Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Apr 21 08:40:05 2020
| Host         : threadripper00 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.143        0.000                      0                13694        0.051        0.000                      0                13448        3.000        0.000                       0                  5216  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk_fpga_0                       {0.000 5.000}      10.000          100.000         
design_1_i/clk_wiz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0    {0.000 25.000}     50.000          20.000          
  clkfbout_design_1_clk_wiz_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             2.723        0.000                      0                 1968        0.074        0.000                      0                 1968        4.020        0.000                       0                  1137  
design_1_i/clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0          0.143        0.000                      0                10101        0.051        0.000                      0                10101       24.020        0.000                       0                  4075  
  clkfbout_design_1_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0  clk_fpga_0                        27.926        0.000                      0                  144                                                                        
clk_fpga_0                   clk_out1_design_1_clk_wiz_0      147.768        0.000                      0                  102                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out1_design_1_clk_wiz_0  clk_out1_design_1_clk_wiz_0       32.871        0.000                      0                 1379        0.711        0.000                      0                 1379  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.723ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.209ns  (logic 2.371ns (32.888%)  route 4.838ns (67.112%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.690     2.984    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.419     3.403 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.922     5.325    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X26Y54         LUT3 (Prop_lut3_I1_O)        0.297     5.622 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.587     6.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X28Y54         LUT5 (Prop_lut5_I0_O)        0.118     6.327 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=20, routed)          1.525     7.852    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y75         LUT4 (Prop_lut4_I3_O)        0.326     8.178 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.178    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.728 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.728    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.062 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.804     9.866    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X30Y76         LUT3 (Prop_lut3_I0_O)        0.327    10.193 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000    10.193    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X30Y76         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.510    12.689    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y76         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.264    12.953    
                         clock uncertainty           -0.154    12.799    
    SLICE_X30Y76         FDRE (Setup_fdre_C_D)        0.118    12.917    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                  2.723    

Slack (MET) :             2.885ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.048ns  (logic 2.355ns (33.413%)  route 4.693ns (66.587%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.690     2.984    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.419     3.403 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.922     5.325    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X26Y54         LUT3 (Prop_lut3_I1_O)        0.297     5.622 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.587     6.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X28Y54         LUT5 (Prop_lut5_I0_O)        0.118     6.327 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=20, routed)          1.525     7.852    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y75         LUT4 (Prop_lut4_I3_O)        0.326     8.178 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.178    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.728 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.728    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.041 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.659     9.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X30Y76         LUT3 (Prop_lut3_I0_O)        0.332    10.032 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000    10.032    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X30Y76         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.510    12.689    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y76         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.264    12.953    
                         clock uncertainty           -0.154    12.799    
    SLICE_X30Y76         FDRE (Setup_fdre_C_D)        0.118    12.917    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                         -10.032    
  -------------------------------------------------------------------
                         slack                                  2.885    

Slack (MET) :             3.039ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.418ns  (logic 1.700ns (26.486%)  route 4.718ns (73.514%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           3.312     7.677    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X13Y47         LUT6 (Prop_lut6_I2_O)        0.124     7.801 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_3/O
                         net (fo=1, routed)           0.562     8.363    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_3_n_0
    SLICE_X14Y48         LUT6 (Prop_lut6_I0_O)        0.124     8.487 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_2/O
                         net (fo=2, routed)           0.462     8.949    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_i_2_n_0
    SLICE_X15Y48         LUT3 (Prop_lut3_I2_O)        0.118     9.067 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1/O
                         net (fo=1, routed)           0.382     9.449    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1_n_0
    SLICE_X14Y48         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.581    12.760    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X14Y48         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
                         clock pessimism              0.115    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X14Y48         FDRE (Setup_fdre_C_D)       -0.233    12.488    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         12.488    
                         arrival time                          -9.449    
  -------------------------------------------------------------------
                         slack                                  3.039    

Slack (MET) :             3.142ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.491ns  (logic 1.472ns (22.679%)  route 5.019ns (77.321%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.757     3.051    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X18Y48         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.826     4.395    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X19Y48         LUT2 (Prop_lut2_I1_O)        0.152     4.547 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=15, routed)          3.105     7.652    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready
    SLICE_X37Y75         LUT3 (Prop_lut3_I0_O)        0.352     8.004 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/r_push_r_i_1/O
                         net (fo=11, routed)          0.617     8.621    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/r_push
    SLICE_X33Y74         LUT6 (Prop_lut6_I5_O)        0.326     8.947 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_1__2/O
                         net (fo=3, routed)           0.470     9.418    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/incr_next_pending
    SLICE_X34Y73         LUT4 (Prop_lut4_I3_O)        0.124     9.542 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/s_axburst_eq1_i_1__0/O
                         net (fo=1, routed)           0.000     9.542    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0_n_26
    SLICE_X34Y73         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.465    12.644    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/aclk
    SLICE_X34Y73         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                         clock pessimism              0.115    12.759    
                         clock uncertainty           -0.154    12.605    
    SLICE_X34Y73         FDRE (Setup_fdre_C_D)        0.079    12.684    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1_reg
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                  3.142    

Slack (MET) :             3.144ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.491ns  (logic 1.472ns (22.677%)  route 5.019ns (77.323%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.757     3.051    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X18Y48         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.826     4.395    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X19Y48         LUT2 (Prop_lut2_I1_O)        0.152     4.547 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=15, routed)          3.105     7.652    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready
    SLICE_X37Y75         LUT3 (Prop_lut3_I0_O)        0.352     8.004 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/r_push_r_i_1/O
                         net (fo=11, routed)          0.614     8.618    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/r_push
    SLICE_X33Y74         LUT6 (Prop_lut6_I5_O)        0.326     8.944 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/next_pending_r_i_1__1/O
                         net (fo=3, routed)           0.474     9.418    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/wrap_next_pending
    SLICE_X34Y73         LUT4 (Prop_lut4_I3_O)        0.124     9.542 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/s_axburst_eq0_i_1__0/O
                         net (fo=1, routed)           0.000     9.542    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0_n_3
    SLICE_X34Y73         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.465    12.644    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/aclk
    SLICE_X34Y73         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq0_reg/C
                         clock pessimism              0.115    12.759    
                         clock uncertainty           -0.154    12.605    
    SLICE_X34Y73         FDRE (Setup_fdre_C_D)        0.081    12.686    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq0_reg
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                  3.144    

Slack (MET) :             3.163ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.733ns  (logic 2.106ns (31.279%)  route 4.627ns (68.721%))
  Logic Levels:           5  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.690     2.984    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.419     3.403 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.922     5.325    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X26Y54         LUT3 (Prop_lut3_I1_O)        0.297     5.622 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.587     6.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X28Y54         LUT5 (Prop_lut5_I0_O)        0.118     6.327 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=20, routed)          1.525     7.852    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y75         LUT4 (Prop_lut4_I3_O)        0.326     8.178 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.178    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.818 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.593     9.411    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X30Y76         LUT3 (Prop_lut3_I0_O)        0.306     9.717 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.717    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X30Y76         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.510    12.689    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y76         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.264    12.953    
                         clock uncertainty           -0.154    12.799    
    SLICE_X30Y76         FDRE (Setup_fdre_C_D)        0.081    12.880    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.880    
                         arrival time                          -9.717    
  -------------------------------------------------------------------
                         slack                                  3.163    

Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 2.251ns (33.503%)  route 4.468ns (66.497%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.690     2.984    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.419     3.403 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.922     5.325    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X26Y54         LUT3 (Prop_lut3_I1_O)        0.297     5.622 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.587     6.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X28Y54         LUT5 (Prop_lut5_I0_O)        0.118     6.327 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=20, routed)          1.525     7.852    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y75         LUT4 (Prop_lut4_I3_O)        0.326     8.178 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.178    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.728 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.728    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.967 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.434     9.401    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X30Y76         LUT3 (Prop_lut3_I0_O)        0.302     9.703 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.703    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X30Y76         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.510    12.689    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y76         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.264    12.953    
                         clock uncertainty           -0.154    12.799    
    SLICE_X30Y76         FDRE (Setup_fdre_C_D)        0.079    12.878    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.878    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                  3.175    

Slack (MET) :             3.211ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.683ns  (logic 2.231ns (33.384%)  route 4.452ns (66.616%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.690     2.984    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.419     3.403 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.922     5.325    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X26Y54         LUT3 (Prop_lut3_I1_O)        0.297     5.622 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.587     6.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X28Y54         LUT5 (Prop_lut5_I0_O)        0.118     6.327 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=20, routed)          1.525     7.852    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y75         LUT4 (Prop_lut4_I3_O)        0.326     8.178 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.178    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X28Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.728 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.728    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.950 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.418     9.368    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X30Y76         LUT3 (Prop_lut3_I0_O)        0.299     9.667 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     9.667    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X30Y76         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.510    12.689    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y76         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.264    12.953    
                         clock uncertainty           -0.154    12.799    
    SLICE_X30Y76         FDRE (Setup_fdre_C_D)        0.079    12.878    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.878    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                  3.211    

Slack (MET) :             3.223ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/next_pending_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 1.348ns (21.575%)  route 4.900ns (78.425%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.757     3.051    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X18Y48         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.826     4.395    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X19Y48         LUT2 (Prop_lut2_I1_O)        0.152     4.547 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=15, routed)          3.105     7.652    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready
    SLICE_X37Y75         LUT3 (Prop_lut3_I0_O)        0.352     8.004 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/r_push_r_i_1/O
                         net (fo=11, routed)          0.614     8.618    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/r_push
    SLICE_X33Y74         LUT6 (Prop_lut6_I5_O)        0.326     8.944 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/next_pending_r_i_1__1/O
                         net (fo=3, routed)           0.355     9.299    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_next_pending
    SLICE_X33Y73         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/next_pending_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.464    12.643    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y73         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/next_pending_r_reg/C
                         clock pessimism              0.115    12.758    
                         clock uncertainty           -0.154    12.604    
    SLICE_X33Y73         FDRE (Setup_fdre_C_D)       -0.081    12.523    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/next_pending_r_reg
  -------------------------------------------------------------------
                         required time                         12.523    
                         arrival time                          -9.299    
  -------------------------------------------------------------------
                         slack                                  3.223    

Slack (MET) :             3.238ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.248ns  (logic 1.348ns (21.576%)  route 4.900ns (78.424%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.757     3.051    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X18Y48         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDRE (Prop_fdre_C_Q)         0.518     3.569 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.826     4.395    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X19Y48         LUT2 (Prop_lut2_I1_O)        0.152     4.547 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=15, routed)          3.105     7.652    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready
    SLICE_X37Y75         LUT3 (Prop_lut3_I0_O)        0.352     8.004 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/r_push_r_i_1/O
                         net (fo=11, routed)          0.617     8.621    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/r_push
    SLICE_X33Y74         LUT6 (Prop_lut6_I5_O)        0.326     8.947 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_1__2/O
                         net (fo=3, routed)           0.351     9.299    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/incr_next_pending
    SLICE_X33Y73         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.464    12.643    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y73         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg/C
                         clock pessimism              0.115    12.758    
                         clock uncertainty           -0.154    12.604    
    SLICE_X33Y73         FDRE (Setup_fdre_C_D)       -0.067    12.537    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg
  -------------------------------------------------------------------
                         required time                         12.537    
                         arrival time                          -9.299    
  -------------------------------------------------------------------
                         slack                                  3.238    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.414%)  route 0.184ns (56.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.184     1.320    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[24]
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.070     1.246    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.852%)  route 0.173ns (55.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.641     0.977    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.173     1.291    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[26]
    SLICE_X32Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X32Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.059     1.216    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.210%)  route 0.149ns (53.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/Q
                         net (fo=1, routed)           0.149     1.272    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[25]
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.012     1.188    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.548     0.884    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X33Y78         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[7]/Q
                         net (fo=1, routed)           0.054     1.079    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[7]
    SLICE_X32Y78         LUT3 (Prop_lut3_I2_O)        0.045     1.124 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.124    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[7]_i_1__0_n_0
    SLICE_X32Y78         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.813     1.179    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X32Y78         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[7]/C
                         clock pessimism             -0.282     0.897    
    SLICE_X32Y78         FDRE (Hold_fdre_C_D)         0.121     1.018    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.423%)  route 0.161ns (49.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X30Y58         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.161     1.236    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X26Y58         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y58         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y58         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.228%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.119     1.173    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.063    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X28Y52         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/Q
                         net (fo=1, routed)           0.119     1.172    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X26Y53         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y53         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y53         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.062    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.681%)  route 0.117ns (45.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X28Y52         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.117     1.170    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X26Y53         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y53         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y53         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.060    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.184ns (45.699%)  route 0.219ns (54.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[13]/Q
                         net (fo=1, routed)           0.219     1.352    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[13]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.043     1.395 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_2/O
                         net (fo=1, routed)           0.000     1.395    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_2_n_0
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.107     1.282    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.115     1.169    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.055    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X18Y47    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/FSM_sequential_src_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X18Y47    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/FSM_sequential_src_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y51    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y51    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y65    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y65    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y65    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X20Y46    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_sendd_ff_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X19Y47    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y52    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y50    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y50    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y50    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y50    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y51    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y51    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y50    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y52    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y50    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y57    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y57    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y55    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y57    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y56    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y57    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y53    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y55    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y58    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y55    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz/inst/clk_in1
  To Clock:  design_1_i/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.642ns  (logic 24.216ns (48.781%)  route 25.426ns (51.219%))
  Logic Levels:           85  (CARRY4=61 LUT1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns = ( 51.638 - 50.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.840     1.843    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X33Y115        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y115        FDCE (Prop_fdce_C_Q)         0.456     2.299 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/Q
                         net (fo=3, routed)           0.416     2.715    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg_n_0_[0]
    SLICE_X33Y115        LUT1 (Prop_lut1_I0_O)        0.124     2.839 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129/O
                         net (fo=1, routed)           0.379     3.219    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     3.701 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_89/O[0]
                         net (fo=26, routed)          0.678     4.379    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen6[1]
    SLICE_X32Y116        LUT3 (Prop_lut3_I1_O)        0.299     4.678 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84/O
                         net (fo=1, routed)           0.613     5.291    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.886 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     5.886    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.003 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.003    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.120 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.120    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.339 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_72/O[0]
                         net (fo=5, routed)           1.043     7.382    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen4[13]
    SLICE_X38Y112        LUT4 (Prop_lut4_I3_O)        0.295     7.677 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_188/O
                         net (fo=1, routed)           0.000     7.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_188_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.210 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148/CO[3]
                         net (fo=1, routed)           0.000     8.210    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148_n_0
    SLICE_X38Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.327 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000     8.327    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147_n_0
    SLICE_X38Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.444 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.444    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146_n_0
    SLICE_X38Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.759 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108/O[3]
                         net (fo=1, routed)           1.151     9.910    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen2[27]
    SLICE_X37Y122        LUT6 (Prop_lut6_I0_O)        0.307    10.217 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57/O
                         net (fo=1, routed)           0.000    10.217    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57_n_0
    SLICE_X37Y122        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.787 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_25/CO[2]
                         net (fo=384, routed)         0.882    11.669    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen110_in
    SLICE_X37Y118        LUT4 (Prop_lut4_I0_O)        0.313    11.982 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215/O
                         net (fo=1, routed)           0.332    12.314    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    12.824 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138/O[0]
                         net (fo=12, routed)          0.476    13.299    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138_n_7
    SLICE_X38Y118        LUT5 (Prop_lut5_I1_O)        0.295    13.594 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204/O
                         net (fo=1, routed)           0.521    14.116    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.696 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.696    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.810 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.810    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.144 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_140/O[1]
                         net (fo=22, routed)          1.335    16.479    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_140_n_6
    SLICE_X47Y127        LUT3 (Prop_lut3_I0_O)        0.329    16.808 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_194/O
                         net (fo=4, routed)           0.825    17.633    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_194_n_0
    SLICE_X41Y123        LUT4 (Prop_lut4_I3_O)        0.326    17.959 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_346/O
                         net (fo=1, routed)           0.000    17.959    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_346_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.357 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299/CO[3]
                         net (fo=1, routed)           0.000    18.357    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.471 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239/CO[3]
                         net (fo=1, routed)           0.009    18.480    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239_n_0
    SLICE_X41Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.594 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    18.594    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238_n_0
    SLICE_X41Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.928 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237/O[1]
                         net (fo=1, routed)           1.061    19.989    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237_n_6
    SLICE_X42Y124        LUT6 (Prop_lut6_I0_O)        0.303    20.292 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_153/O
                         net (fo=1, routed)           0.000    20.292    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_153_n_0
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.668 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_79/CO[3]
                         net (fo=1, routed)           0.009    20.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_79_n_0
    SLICE_X42Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.906 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_39/CO[2]
                         net (fo=361, routed)         0.870    21.776    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen13_in
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.310    22.086 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252/O
                         net (fo=1, routed)           0.493    22.579    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    23.061 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154/O[0]
                         net (fo=5, routed)           0.636    23.697    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154_n_7
    SLICE_X49Y121        LUT5 (Prop_lut5_I1_O)        0.299    23.996 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147/O
                         net (fo=1, routed)           0.385    24.381    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    24.863 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70/O[0]
                         net (fo=9, routed)           0.827    25.690    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70_n_7
    SLICE_X43Y123        LUT5 (Prop_lut5_I2_O)        0.299    25.989 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72/O
                         net (fo=9, routed)           0.622    26.611    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72_n_0
    SLICE_X40Y124        LUT4 (Prop_lut4_I3_O)        0.124    26.735 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_405/O
                         net (fo=1, routed)           0.000    26.735    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_405_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.285 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_352/CO[3]
                         net (fo=1, routed)           0.009    27.295    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_352_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.409 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351/CO[3]
                         net (fo=1, routed)           0.000    27.409    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.523 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350/CO[3]
                         net (fo=1, routed)           0.000    27.523    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.637 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    27.637    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.751 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290/CO[3]
                         net (fo=1, routed)           0.000    27.751    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290_n_0
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.865 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289/CO[3]
                         net (fo=1, routed)           0.000    27.865    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289_n_0
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.979 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.979    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183_n_0
    SLICE_X40Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.313 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182/O[1]
                         net (fo=1, routed)           1.012    29.324    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182_n_6
    SLICE_X44Y128        LUT6 (Prop_lut6_I3_O)        0.303    29.627 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86/O
                         net (fo=1, routed)           0.000    29.627    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    30.197 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_39/CO[2]
                         net (fo=220, routed)         0.891    31.088    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen10_in
    SLICE_X46Y121        LUT6 (Prop_lut6_I0_O)        0.313    31.401 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_423/O
                         net (fo=1, routed)           0.673    32.074    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_423_n_0
    SLICE_X44Y116        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    32.556 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_241/O[0]
                         net (fo=2, routed)           0.876    33.432    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_241_n_7
    SLICE_X43Y114        LUT3 (Prop_lut3_I1_O)        0.325    33.757 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411/O
                         net (fo=1, routed)           0.479    34.236    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411_n_0
    SLICE_X45Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    35.018 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    35.018    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_n_0
    SLICE_X45Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.132 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    35.132    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238_n_0
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.371 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88/O[2]
                         net (fo=5, routed)           1.185    36.556    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88_n_5
    SLICE_X45Y114        LUT3 (Prop_lut3_I0_O)        0.332    36.888 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_60/O
                         net (fo=8, routed)           0.520    37.408    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_60_n_0
    SLICE_X46Y115        LUT2 (Prop_lut2_I1_O)        0.327    37.735 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_649/O
                         net (fo=1, routed)           0.000    37.735    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_649_n_0
    SLICE_X46Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.111 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567/CO[3]
                         net (fo=1, routed)           0.000    38.111    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.228 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437/CO[3]
                         net (fo=1, routed)           0.000    38.228    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437_n_0
    SLICE_X46Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.345 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436/CO[3]
                         net (fo=1, routed)           0.000    38.345    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.462 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435/CO[3]
                         net (fo=1, routed)           0.000    38.462    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.579 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286/CO[3]
                         net (fo=1, routed)           0.000    38.579    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.902 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285/O[1]
                         net (fo=1, routed)           1.071    39.973    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285_n_6
    SLICE_X45Y112        LUT6 (Prop_lut6_I3_O)        0.306    40.279 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137/O
                         net (fo=1, routed)           0.000    40.279    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    40.849 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_50/CO[2]
                         net (fo=143, routed)         0.866    41.715    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen1
    SLICE_X43Y108        LUT2 (Prop_lut2_I1_O)        0.313    42.028 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_683/O
                         net (fo=1, routed)           0.486    42.514    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_683_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    42.996 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_617/O[0]
                         net (fo=3, routed)           0.542    43.537    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]5[1]
    SLICE_X42Y112        LUT5 (Prop_lut5_I1_O)        0.299    43.836 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_674/O
                         net (fo=1, routed)           0.528    44.364    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_674_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    44.944 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613/CO[3]
                         net (fo=1, routed)           0.000    44.944    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.058 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525/CO[3]
                         net (fo=1, routed)           0.000    45.058    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.172 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521/CO[3]
                         net (fo=1, routed)           0.000    45.172    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.286 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    45.286    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.400 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    45.400    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_386_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.514 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    45.514    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_232_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.628 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_227/CO[3]
                         net (fo=1, routed)           0.000    45.628    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_227_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.850 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_225/O[0]
                         net (fo=1, routed)           0.457    46.307    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]3[29]
    SLICE_X42Y118        LUT5 (Prop_lut5_I0_O)        0.299    46.606 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_229/O
                         net (fo=2, routed)           0.733    47.339    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_229_n_0
    SLICE_X39Y117        LUT6 (Prop_lut6_I5_O)        0.124    47.463 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_115/O
                         net (fo=1, routed)           0.475    47.938    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_115_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    48.336 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.336    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    48.558 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14/O[0]
                         net (fo=32, routed)          1.061    49.618    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14_n_7
    SLICE_X52Y110        LUT5 (Prop_lut5_I0_O)        0.299    49.917 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8/O
                         net (fo=1, routed)           0.000    49.917    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.467 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.467    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.581 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.581    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.695 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.695    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.809 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.809    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.923 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.923    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.037 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.037    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.151 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.151    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    51.485 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_1/O[1]
                         net (fo=1, routed)           0.000    51.485    design_1_i/BohSME_export_0/U0/BohSME/instr1/D[29]
    SLICE_X52Y117        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.635    51.638    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X52Y117        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][29]/C
                         clock pessimism              0.032    51.670    
                         clock uncertainty           -0.103    51.567    
    SLICE_X52Y117        FDCE (Setup_fdce_C_D)        0.062    51.629    design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][29]
  -------------------------------------------------------------------
                         required time                         51.629    
                         arrival time                         -51.485    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.621ns  (logic 24.195ns (48.759%)  route 25.426ns (51.241%))
  Logic Levels:           85  (CARRY4=61 LUT1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns = ( 51.638 - 50.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.840     1.843    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X33Y115        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y115        FDCE (Prop_fdce_C_Q)         0.456     2.299 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/Q
                         net (fo=3, routed)           0.416     2.715    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg_n_0_[0]
    SLICE_X33Y115        LUT1 (Prop_lut1_I0_O)        0.124     2.839 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129/O
                         net (fo=1, routed)           0.379     3.219    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     3.701 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_89/O[0]
                         net (fo=26, routed)          0.678     4.379    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen6[1]
    SLICE_X32Y116        LUT3 (Prop_lut3_I1_O)        0.299     4.678 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84/O
                         net (fo=1, routed)           0.613     5.291    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.886 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     5.886    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.003 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.003    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.120 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.120    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.339 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_72/O[0]
                         net (fo=5, routed)           1.043     7.382    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen4[13]
    SLICE_X38Y112        LUT4 (Prop_lut4_I3_O)        0.295     7.677 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_188/O
                         net (fo=1, routed)           0.000     7.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_188_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.210 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148/CO[3]
                         net (fo=1, routed)           0.000     8.210    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148_n_0
    SLICE_X38Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.327 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000     8.327    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147_n_0
    SLICE_X38Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.444 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.444    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146_n_0
    SLICE_X38Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.759 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108/O[3]
                         net (fo=1, routed)           1.151     9.910    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen2[27]
    SLICE_X37Y122        LUT6 (Prop_lut6_I0_O)        0.307    10.217 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57/O
                         net (fo=1, routed)           0.000    10.217    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57_n_0
    SLICE_X37Y122        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.787 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_25/CO[2]
                         net (fo=384, routed)         0.882    11.669    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen110_in
    SLICE_X37Y118        LUT4 (Prop_lut4_I0_O)        0.313    11.982 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215/O
                         net (fo=1, routed)           0.332    12.314    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    12.824 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138/O[0]
                         net (fo=12, routed)          0.476    13.299    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138_n_7
    SLICE_X38Y118        LUT5 (Prop_lut5_I1_O)        0.295    13.594 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204/O
                         net (fo=1, routed)           0.521    14.116    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.696 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.696    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.810 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.810    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.144 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_140/O[1]
                         net (fo=22, routed)          1.335    16.479    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_140_n_6
    SLICE_X47Y127        LUT3 (Prop_lut3_I0_O)        0.329    16.808 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_194/O
                         net (fo=4, routed)           0.825    17.633    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_194_n_0
    SLICE_X41Y123        LUT4 (Prop_lut4_I3_O)        0.326    17.959 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_346/O
                         net (fo=1, routed)           0.000    17.959    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_346_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.357 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299/CO[3]
                         net (fo=1, routed)           0.000    18.357    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.471 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239/CO[3]
                         net (fo=1, routed)           0.009    18.480    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239_n_0
    SLICE_X41Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.594 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    18.594    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238_n_0
    SLICE_X41Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.928 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237/O[1]
                         net (fo=1, routed)           1.061    19.989    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237_n_6
    SLICE_X42Y124        LUT6 (Prop_lut6_I0_O)        0.303    20.292 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_153/O
                         net (fo=1, routed)           0.000    20.292    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_153_n_0
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.668 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_79/CO[3]
                         net (fo=1, routed)           0.009    20.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_79_n_0
    SLICE_X42Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.906 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_39/CO[2]
                         net (fo=361, routed)         0.870    21.776    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen13_in
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.310    22.086 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252/O
                         net (fo=1, routed)           0.493    22.579    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    23.061 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154/O[0]
                         net (fo=5, routed)           0.636    23.697    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154_n_7
    SLICE_X49Y121        LUT5 (Prop_lut5_I1_O)        0.299    23.996 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147/O
                         net (fo=1, routed)           0.385    24.381    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    24.863 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70/O[0]
                         net (fo=9, routed)           0.827    25.690    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70_n_7
    SLICE_X43Y123        LUT5 (Prop_lut5_I2_O)        0.299    25.989 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72/O
                         net (fo=9, routed)           0.622    26.611    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72_n_0
    SLICE_X40Y124        LUT4 (Prop_lut4_I3_O)        0.124    26.735 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_405/O
                         net (fo=1, routed)           0.000    26.735    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_405_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.285 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_352/CO[3]
                         net (fo=1, routed)           0.009    27.295    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_352_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.409 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351/CO[3]
                         net (fo=1, routed)           0.000    27.409    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.523 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350/CO[3]
                         net (fo=1, routed)           0.000    27.523    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.637 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    27.637    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.751 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290/CO[3]
                         net (fo=1, routed)           0.000    27.751    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290_n_0
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.865 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289/CO[3]
                         net (fo=1, routed)           0.000    27.865    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289_n_0
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.979 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.979    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183_n_0
    SLICE_X40Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.313 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182/O[1]
                         net (fo=1, routed)           1.012    29.324    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182_n_6
    SLICE_X44Y128        LUT6 (Prop_lut6_I3_O)        0.303    29.627 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86/O
                         net (fo=1, routed)           0.000    29.627    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    30.197 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_39/CO[2]
                         net (fo=220, routed)         0.891    31.088    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen10_in
    SLICE_X46Y121        LUT6 (Prop_lut6_I0_O)        0.313    31.401 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_423/O
                         net (fo=1, routed)           0.673    32.074    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_423_n_0
    SLICE_X44Y116        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    32.556 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_241/O[0]
                         net (fo=2, routed)           0.876    33.432    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_241_n_7
    SLICE_X43Y114        LUT3 (Prop_lut3_I1_O)        0.325    33.757 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411/O
                         net (fo=1, routed)           0.479    34.236    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411_n_0
    SLICE_X45Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    35.018 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    35.018    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_n_0
    SLICE_X45Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.132 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    35.132    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238_n_0
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.371 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88/O[2]
                         net (fo=5, routed)           1.185    36.556    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88_n_5
    SLICE_X45Y114        LUT3 (Prop_lut3_I0_O)        0.332    36.888 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_60/O
                         net (fo=8, routed)           0.520    37.408    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_60_n_0
    SLICE_X46Y115        LUT2 (Prop_lut2_I1_O)        0.327    37.735 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_649/O
                         net (fo=1, routed)           0.000    37.735    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_649_n_0
    SLICE_X46Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.111 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567/CO[3]
                         net (fo=1, routed)           0.000    38.111    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.228 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437/CO[3]
                         net (fo=1, routed)           0.000    38.228    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437_n_0
    SLICE_X46Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.345 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436/CO[3]
                         net (fo=1, routed)           0.000    38.345    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.462 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435/CO[3]
                         net (fo=1, routed)           0.000    38.462    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.579 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286/CO[3]
                         net (fo=1, routed)           0.000    38.579    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.902 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285/O[1]
                         net (fo=1, routed)           1.071    39.973    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285_n_6
    SLICE_X45Y112        LUT6 (Prop_lut6_I3_O)        0.306    40.279 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137/O
                         net (fo=1, routed)           0.000    40.279    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    40.849 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_50/CO[2]
                         net (fo=143, routed)         0.866    41.715    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen1
    SLICE_X43Y108        LUT2 (Prop_lut2_I1_O)        0.313    42.028 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_683/O
                         net (fo=1, routed)           0.486    42.514    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_683_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    42.996 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_617/O[0]
                         net (fo=3, routed)           0.542    43.537    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]5[1]
    SLICE_X42Y112        LUT5 (Prop_lut5_I1_O)        0.299    43.836 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_674/O
                         net (fo=1, routed)           0.528    44.364    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_674_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    44.944 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613/CO[3]
                         net (fo=1, routed)           0.000    44.944    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.058 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525/CO[3]
                         net (fo=1, routed)           0.000    45.058    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.172 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521/CO[3]
                         net (fo=1, routed)           0.000    45.172    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.286 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    45.286    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.400 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    45.400    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_386_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.514 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    45.514    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_232_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.628 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_227/CO[3]
                         net (fo=1, routed)           0.000    45.628    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_227_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.850 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_225/O[0]
                         net (fo=1, routed)           0.457    46.307    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]3[29]
    SLICE_X42Y118        LUT5 (Prop_lut5_I0_O)        0.299    46.606 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_229/O
                         net (fo=2, routed)           0.733    47.339    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_229_n_0
    SLICE_X39Y117        LUT6 (Prop_lut6_I5_O)        0.124    47.463 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_115/O
                         net (fo=1, routed)           0.475    47.938    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_115_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    48.336 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.336    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    48.558 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14/O[0]
                         net (fo=32, routed)          1.061    49.618    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14_n_7
    SLICE_X52Y110        LUT5 (Prop_lut5_I0_O)        0.299    49.917 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8/O
                         net (fo=1, routed)           0.000    49.917    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.467 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.467    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.581 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.581    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.695 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.695    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.809 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.809    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.923 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.923    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.037 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.037    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.151 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.151    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.464 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_1/O[3]
                         net (fo=1, routed)           0.000    51.464    design_1_i/BohSME_export_0/U0/BohSME/instr1/D[31]
    SLICE_X52Y117        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.635    51.638    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X52Y117        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][31]/C
                         clock pessimism              0.032    51.670    
                         clock uncertainty           -0.103    51.567    
    SLICE_X52Y117        FDCE (Setup_fdce_C_D)        0.062    51.629    design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][31]
  -------------------------------------------------------------------
                         required time                         51.629    
                         arrival time                         -51.464    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.547ns  (logic 24.121ns (48.683%)  route 25.426ns (51.317%))
  Logic Levels:           85  (CARRY4=61 LUT1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns = ( 51.638 - 50.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.840     1.843    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X33Y115        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y115        FDCE (Prop_fdce_C_Q)         0.456     2.299 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/Q
                         net (fo=3, routed)           0.416     2.715    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg_n_0_[0]
    SLICE_X33Y115        LUT1 (Prop_lut1_I0_O)        0.124     2.839 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129/O
                         net (fo=1, routed)           0.379     3.219    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     3.701 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_89/O[0]
                         net (fo=26, routed)          0.678     4.379    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen6[1]
    SLICE_X32Y116        LUT3 (Prop_lut3_I1_O)        0.299     4.678 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84/O
                         net (fo=1, routed)           0.613     5.291    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.886 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     5.886    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.003 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.003    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.120 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.120    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.339 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_72/O[0]
                         net (fo=5, routed)           1.043     7.382    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen4[13]
    SLICE_X38Y112        LUT4 (Prop_lut4_I3_O)        0.295     7.677 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_188/O
                         net (fo=1, routed)           0.000     7.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_188_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.210 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148/CO[3]
                         net (fo=1, routed)           0.000     8.210    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148_n_0
    SLICE_X38Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.327 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000     8.327    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147_n_0
    SLICE_X38Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.444 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.444    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146_n_0
    SLICE_X38Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.759 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108/O[3]
                         net (fo=1, routed)           1.151     9.910    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen2[27]
    SLICE_X37Y122        LUT6 (Prop_lut6_I0_O)        0.307    10.217 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57/O
                         net (fo=1, routed)           0.000    10.217    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57_n_0
    SLICE_X37Y122        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.787 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_25/CO[2]
                         net (fo=384, routed)         0.882    11.669    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen110_in
    SLICE_X37Y118        LUT4 (Prop_lut4_I0_O)        0.313    11.982 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215/O
                         net (fo=1, routed)           0.332    12.314    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    12.824 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138/O[0]
                         net (fo=12, routed)          0.476    13.299    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138_n_7
    SLICE_X38Y118        LUT5 (Prop_lut5_I1_O)        0.295    13.594 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204/O
                         net (fo=1, routed)           0.521    14.116    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.696 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.696    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.810 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.810    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.144 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_140/O[1]
                         net (fo=22, routed)          1.335    16.479    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_140_n_6
    SLICE_X47Y127        LUT3 (Prop_lut3_I0_O)        0.329    16.808 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_194/O
                         net (fo=4, routed)           0.825    17.633    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_194_n_0
    SLICE_X41Y123        LUT4 (Prop_lut4_I3_O)        0.326    17.959 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_346/O
                         net (fo=1, routed)           0.000    17.959    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_346_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.357 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299/CO[3]
                         net (fo=1, routed)           0.000    18.357    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.471 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239/CO[3]
                         net (fo=1, routed)           0.009    18.480    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239_n_0
    SLICE_X41Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.594 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    18.594    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238_n_0
    SLICE_X41Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.928 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237/O[1]
                         net (fo=1, routed)           1.061    19.989    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237_n_6
    SLICE_X42Y124        LUT6 (Prop_lut6_I0_O)        0.303    20.292 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_153/O
                         net (fo=1, routed)           0.000    20.292    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_153_n_0
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.668 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_79/CO[3]
                         net (fo=1, routed)           0.009    20.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_79_n_0
    SLICE_X42Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.906 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_39/CO[2]
                         net (fo=361, routed)         0.870    21.776    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen13_in
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.310    22.086 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252/O
                         net (fo=1, routed)           0.493    22.579    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    23.061 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154/O[0]
                         net (fo=5, routed)           0.636    23.697    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154_n_7
    SLICE_X49Y121        LUT5 (Prop_lut5_I1_O)        0.299    23.996 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147/O
                         net (fo=1, routed)           0.385    24.381    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    24.863 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70/O[0]
                         net (fo=9, routed)           0.827    25.690    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70_n_7
    SLICE_X43Y123        LUT5 (Prop_lut5_I2_O)        0.299    25.989 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72/O
                         net (fo=9, routed)           0.622    26.611    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72_n_0
    SLICE_X40Y124        LUT4 (Prop_lut4_I3_O)        0.124    26.735 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_405/O
                         net (fo=1, routed)           0.000    26.735    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_405_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.285 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_352/CO[3]
                         net (fo=1, routed)           0.009    27.295    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_352_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.409 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351/CO[3]
                         net (fo=1, routed)           0.000    27.409    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.523 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350/CO[3]
                         net (fo=1, routed)           0.000    27.523    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.637 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    27.637    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.751 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290/CO[3]
                         net (fo=1, routed)           0.000    27.751    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290_n_0
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.865 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289/CO[3]
                         net (fo=1, routed)           0.000    27.865    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289_n_0
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.979 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.979    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183_n_0
    SLICE_X40Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.313 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182/O[1]
                         net (fo=1, routed)           1.012    29.324    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182_n_6
    SLICE_X44Y128        LUT6 (Prop_lut6_I3_O)        0.303    29.627 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86/O
                         net (fo=1, routed)           0.000    29.627    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    30.197 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_39/CO[2]
                         net (fo=220, routed)         0.891    31.088    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen10_in
    SLICE_X46Y121        LUT6 (Prop_lut6_I0_O)        0.313    31.401 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_423/O
                         net (fo=1, routed)           0.673    32.074    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_423_n_0
    SLICE_X44Y116        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    32.556 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_241/O[0]
                         net (fo=2, routed)           0.876    33.432    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_241_n_7
    SLICE_X43Y114        LUT3 (Prop_lut3_I1_O)        0.325    33.757 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411/O
                         net (fo=1, routed)           0.479    34.236    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411_n_0
    SLICE_X45Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    35.018 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    35.018    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_n_0
    SLICE_X45Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.132 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    35.132    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238_n_0
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.371 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88/O[2]
                         net (fo=5, routed)           1.185    36.556    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88_n_5
    SLICE_X45Y114        LUT3 (Prop_lut3_I0_O)        0.332    36.888 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_60/O
                         net (fo=8, routed)           0.520    37.408    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_60_n_0
    SLICE_X46Y115        LUT2 (Prop_lut2_I1_O)        0.327    37.735 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_649/O
                         net (fo=1, routed)           0.000    37.735    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_649_n_0
    SLICE_X46Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.111 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567/CO[3]
                         net (fo=1, routed)           0.000    38.111    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.228 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437/CO[3]
                         net (fo=1, routed)           0.000    38.228    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437_n_0
    SLICE_X46Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.345 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436/CO[3]
                         net (fo=1, routed)           0.000    38.345    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.462 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435/CO[3]
                         net (fo=1, routed)           0.000    38.462    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.579 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286/CO[3]
                         net (fo=1, routed)           0.000    38.579    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.902 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285/O[1]
                         net (fo=1, routed)           1.071    39.973    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285_n_6
    SLICE_X45Y112        LUT6 (Prop_lut6_I3_O)        0.306    40.279 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137/O
                         net (fo=1, routed)           0.000    40.279    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    40.849 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_50/CO[2]
                         net (fo=143, routed)         0.866    41.715    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen1
    SLICE_X43Y108        LUT2 (Prop_lut2_I1_O)        0.313    42.028 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_683/O
                         net (fo=1, routed)           0.486    42.514    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_683_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    42.996 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_617/O[0]
                         net (fo=3, routed)           0.542    43.537    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]5[1]
    SLICE_X42Y112        LUT5 (Prop_lut5_I1_O)        0.299    43.836 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_674/O
                         net (fo=1, routed)           0.528    44.364    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_674_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    44.944 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613/CO[3]
                         net (fo=1, routed)           0.000    44.944    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.058 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525/CO[3]
                         net (fo=1, routed)           0.000    45.058    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.172 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521/CO[3]
                         net (fo=1, routed)           0.000    45.172    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.286 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    45.286    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.400 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    45.400    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_386_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.514 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    45.514    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_232_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.628 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_227/CO[3]
                         net (fo=1, routed)           0.000    45.628    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_227_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.850 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_225/O[0]
                         net (fo=1, routed)           0.457    46.307    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]3[29]
    SLICE_X42Y118        LUT5 (Prop_lut5_I0_O)        0.299    46.606 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_229/O
                         net (fo=2, routed)           0.733    47.339    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_229_n_0
    SLICE_X39Y117        LUT6 (Prop_lut6_I5_O)        0.124    47.463 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_115/O
                         net (fo=1, routed)           0.475    47.938    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_115_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    48.336 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.336    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    48.558 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14/O[0]
                         net (fo=32, routed)          1.061    49.618    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14_n_7
    SLICE_X52Y110        LUT5 (Prop_lut5_I0_O)        0.299    49.917 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8/O
                         net (fo=1, routed)           0.000    49.917    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.467 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.467    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.581 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.581    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.695 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.695    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.809 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.809    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.923 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.923    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.037 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.037    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.151 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.151    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    51.390 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_1/O[2]
                         net (fo=1, routed)           0.000    51.390    design_1_i/BohSME_export_0/U0/BohSME/instr1/D[30]
    SLICE_X52Y117        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.635    51.638    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X52Y117        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][30]/C
                         clock pessimism              0.032    51.670    
                         clock uncertainty           -0.103    51.567    
    SLICE_X52Y117        FDCE (Setup_fdce_C_D)        0.062    51.629    design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][30]
  -------------------------------------------------------------------
                         required time                         51.629    
                         arrival time                         -51.390    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.531ns  (logic 24.105ns (48.666%)  route 25.426ns (51.334%))
  Logic Levels:           85  (CARRY4=61 LUT1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns = ( 51.638 - 50.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.840     1.843    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X33Y115        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y115        FDCE (Prop_fdce_C_Q)         0.456     2.299 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/Q
                         net (fo=3, routed)           0.416     2.715    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg_n_0_[0]
    SLICE_X33Y115        LUT1 (Prop_lut1_I0_O)        0.124     2.839 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129/O
                         net (fo=1, routed)           0.379     3.219    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     3.701 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_89/O[0]
                         net (fo=26, routed)          0.678     4.379    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen6[1]
    SLICE_X32Y116        LUT3 (Prop_lut3_I1_O)        0.299     4.678 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84/O
                         net (fo=1, routed)           0.613     5.291    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.886 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     5.886    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.003 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.003    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.120 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.120    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.339 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_72/O[0]
                         net (fo=5, routed)           1.043     7.382    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen4[13]
    SLICE_X38Y112        LUT4 (Prop_lut4_I3_O)        0.295     7.677 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_188/O
                         net (fo=1, routed)           0.000     7.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_188_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.210 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148/CO[3]
                         net (fo=1, routed)           0.000     8.210    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148_n_0
    SLICE_X38Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.327 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000     8.327    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147_n_0
    SLICE_X38Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.444 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.444    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146_n_0
    SLICE_X38Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.759 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108/O[3]
                         net (fo=1, routed)           1.151     9.910    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen2[27]
    SLICE_X37Y122        LUT6 (Prop_lut6_I0_O)        0.307    10.217 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57/O
                         net (fo=1, routed)           0.000    10.217    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57_n_0
    SLICE_X37Y122        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.787 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_25/CO[2]
                         net (fo=384, routed)         0.882    11.669    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen110_in
    SLICE_X37Y118        LUT4 (Prop_lut4_I0_O)        0.313    11.982 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215/O
                         net (fo=1, routed)           0.332    12.314    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    12.824 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138/O[0]
                         net (fo=12, routed)          0.476    13.299    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138_n_7
    SLICE_X38Y118        LUT5 (Prop_lut5_I1_O)        0.295    13.594 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204/O
                         net (fo=1, routed)           0.521    14.116    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.696 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.696    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.810 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.810    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.144 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_140/O[1]
                         net (fo=22, routed)          1.335    16.479    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_140_n_6
    SLICE_X47Y127        LUT3 (Prop_lut3_I0_O)        0.329    16.808 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_194/O
                         net (fo=4, routed)           0.825    17.633    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_194_n_0
    SLICE_X41Y123        LUT4 (Prop_lut4_I3_O)        0.326    17.959 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_346/O
                         net (fo=1, routed)           0.000    17.959    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_346_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.357 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299/CO[3]
                         net (fo=1, routed)           0.000    18.357    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.471 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239/CO[3]
                         net (fo=1, routed)           0.009    18.480    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239_n_0
    SLICE_X41Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.594 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    18.594    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238_n_0
    SLICE_X41Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.928 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237/O[1]
                         net (fo=1, routed)           1.061    19.989    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237_n_6
    SLICE_X42Y124        LUT6 (Prop_lut6_I0_O)        0.303    20.292 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_153/O
                         net (fo=1, routed)           0.000    20.292    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_153_n_0
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.668 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_79/CO[3]
                         net (fo=1, routed)           0.009    20.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_79_n_0
    SLICE_X42Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.906 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_39/CO[2]
                         net (fo=361, routed)         0.870    21.776    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen13_in
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.310    22.086 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252/O
                         net (fo=1, routed)           0.493    22.579    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    23.061 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154/O[0]
                         net (fo=5, routed)           0.636    23.697    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154_n_7
    SLICE_X49Y121        LUT5 (Prop_lut5_I1_O)        0.299    23.996 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147/O
                         net (fo=1, routed)           0.385    24.381    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    24.863 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70/O[0]
                         net (fo=9, routed)           0.827    25.690    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70_n_7
    SLICE_X43Y123        LUT5 (Prop_lut5_I2_O)        0.299    25.989 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72/O
                         net (fo=9, routed)           0.622    26.611    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72_n_0
    SLICE_X40Y124        LUT4 (Prop_lut4_I3_O)        0.124    26.735 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_405/O
                         net (fo=1, routed)           0.000    26.735    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_405_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.285 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_352/CO[3]
                         net (fo=1, routed)           0.009    27.295    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_352_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.409 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351/CO[3]
                         net (fo=1, routed)           0.000    27.409    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.523 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350/CO[3]
                         net (fo=1, routed)           0.000    27.523    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.637 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    27.637    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.751 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290/CO[3]
                         net (fo=1, routed)           0.000    27.751    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290_n_0
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.865 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289/CO[3]
                         net (fo=1, routed)           0.000    27.865    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289_n_0
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.979 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.979    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183_n_0
    SLICE_X40Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.313 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182/O[1]
                         net (fo=1, routed)           1.012    29.324    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182_n_6
    SLICE_X44Y128        LUT6 (Prop_lut6_I3_O)        0.303    29.627 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86/O
                         net (fo=1, routed)           0.000    29.627    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    30.197 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_39/CO[2]
                         net (fo=220, routed)         0.891    31.088    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen10_in
    SLICE_X46Y121        LUT6 (Prop_lut6_I0_O)        0.313    31.401 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_423/O
                         net (fo=1, routed)           0.673    32.074    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_423_n_0
    SLICE_X44Y116        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    32.556 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_241/O[0]
                         net (fo=2, routed)           0.876    33.432    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_241_n_7
    SLICE_X43Y114        LUT3 (Prop_lut3_I1_O)        0.325    33.757 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411/O
                         net (fo=1, routed)           0.479    34.236    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411_n_0
    SLICE_X45Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    35.018 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    35.018    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_n_0
    SLICE_X45Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.132 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    35.132    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238_n_0
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.371 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88/O[2]
                         net (fo=5, routed)           1.185    36.556    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88_n_5
    SLICE_X45Y114        LUT3 (Prop_lut3_I0_O)        0.332    36.888 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_60/O
                         net (fo=8, routed)           0.520    37.408    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_60_n_0
    SLICE_X46Y115        LUT2 (Prop_lut2_I1_O)        0.327    37.735 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_649/O
                         net (fo=1, routed)           0.000    37.735    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_649_n_0
    SLICE_X46Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.111 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567/CO[3]
                         net (fo=1, routed)           0.000    38.111    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.228 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437/CO[3]
                         net (fo=1, routed)           0.000    38.228    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437_n_0
    SLICE_X46Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.345 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436/CO[3]
                         net (fo=1, routed)           0.000    38.345    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.462 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435/CO[3]
                         net (fo=1, routed)           0.000    38.462    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.579 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286/CO[3]
                         net (fo=1, routed)           0.000    38.579    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.902 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285/O[1]
                         net (fo=1, routed)           1.071    39.973    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285_n_6
    SLICE_X45Y112        LUT6 (Prop_lut6_I3_O)        0.306    40.279 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137/O
                         net (fo=1, routed)           0.000    40.279    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    40.849 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_50/CO[2]
                         net (fo=143, routed)         0.866    41.715    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen1
    SLICE_X43Y108        LUT2 (Prop_lut2_I1_O)        0.313    42.028 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_683/O
                         net (fo=1, routed)           0.486    42.514    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_683_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    42.996 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_617/O[0]
                         net (fo=3, routed)           0.542    43.537    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]5[1]
    SLICE_X42Y112        LUT5 (Prop_lut5_I1_O)        0.299    43.836 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_674/O
                         net (fo=1, routed)           0.528    44.364    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_674_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    44.944 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613/CO[3]
                         net (fo=1, routed)           0.000    44.944    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.058 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525/CO[3]
                         net (fo=1, routed)           0.000    45.058    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.172 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521/CO[3]
                         net (fo=1, routed)           0.000    45.172    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.286 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    45.286    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.400 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    45.400    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_386_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.514 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    45.514    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_232_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.628 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_227/CO[3]
                         net (fo=1, routed)           0.000    45.628    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_227_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.850 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_225/O[0]
                         net (fo=1, routed)           0.457    46.307    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]3[29]
    SLICE_X42Y118        LUT5 (Prop_lut5_I0_O)        0.299    46.606 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_229/O
                         net (fo=2, routed)           0.733    47.339    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_229_n_0
    SLICE_X39Y117        LUT6 (Prop_lut6_I5_O)        0.124    47.463 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_115/O
                         net (fo=1, routed)           0.475    47.938    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_115_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    48.336 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.336    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    48.558 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14/O[0]
                         net (fo=32, routed)          1.061    49.618    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14_n_7
    SLICE_X52Y110        LUT5 (Prop_lut5_I0_O)        0.299    49.917 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8/O
                         net (fo=1, routed)           0.000    49.917    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.467 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.467    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.581 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.581    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.695 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.695    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.809 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.809    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.923 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.923    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.037 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.037    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.151 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.151    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1_n_0
    SLICE_X52Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    51.374 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_1/O[0]
                         net (fo=1, routed)           0.000    51.374    design_1_i/BohSME_export_0/U0/BohSME/instr1/D[28]
    SLICE_X52Y117        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.635    51.638    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X52Y117        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][28]/C
                         clock pessimism              0.032    51.670    
                         clock uncertainty           -0.103    51.567    
    SLICE_X52Y117        FDCE (Setup_fdce_C_D)        0.062    51.629    design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][28]
  -------------------------------------------------------------------
                         required time                         51.629    
                         arrival time                         -51.374    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.528ns  (logic 24.102ns (48.663%)  route 25.426ns (51.337%))
  Logic Levels:           84  (CARRY4=60 LUT1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.639ns = ( 51.639 - 50.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.840     1.843    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X33Y115        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y115        FDCE (Prop_fdce_C_Q)         0.456     2.299 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/Q
                         net (fo=3, routed)           0.416     2.715    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg_n_0_[0]
    SLICE_X33Y115        LUT1 (Prop_lut1_I0_O)        0.124     2.839 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129/O
                         net (fo=1, routed)           0.379     3.219    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     3.701 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_89/O[0]
                         net (fo=26, routed)          0.678     4.379    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen6[1]
    SLICE_X32Y116        LUT3 (Prop_lut3_I1_O)        0.299     4.678 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84/O
                         net (fo=1, routed)           0.613     5.291    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.886 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     5.886    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.003 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.003    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.120 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.120    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.339 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_72/O[0]
                         net (fo=5, routed)           1.043     7.382    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen4[13]
    SLICE_X38Y112        LUT4 (Prop_lut4_I3_O)        0.295     7.677 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_188/O
                         net (fo=1, routed)           0.000     7.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_188_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.210 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148/CO[3]
                         net (fo=1, routed)           0.000     8.210    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148_n_0
    SLICE_X38Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.327 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000     8.327    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147_n_0
    SLICE_X38Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.444 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.444    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146_n_0
    SLICE_X38Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.759 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108/O[3]
                         net (fo=1, routed)           1.151     9.910    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen2[27]
    SLICE_X37Y122        LUT6 (Prop_lut6_I0_O)        0.307    10.217 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57/O
                         net (fo=1, routed)           0.000    10.217    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57_n_0
    SLICE_X37Y122        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.787 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_25/CO[2]
                         net (fo=384, routed)         0.882    11.669    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen110_in
    SLICE_X37Y118        LUT4 (Prop_lut4_I0_O)        0.313    11.982 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215/O
                         net (fo=1, routed)           0.332    12.314    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    12.824 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138/O[0]
                         net (fo=12, routed)          0.476    13.299    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138_n_7
    SLICE_X38Y118        LUT5 (Prop_lut5_I1_O)        0.295    13.594 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204/O
                         net (fo=1, routed)           0.521    14.116    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.696 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.696    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.810 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.810    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.144 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_140/O[1]
                         net (fo=22, routed)          1.335    16.479    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_140_n_6
    SLICE_X47Y127        LUT3 (Prop_lut3_I0_O)        0.329    16.808 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_194/O
                         net (fo=4, routed)           0.825    17.633    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_194_n_0
    SLICE_X41Y123        LUT4 (Prop_lut4_I3_O)        0.326    17.959 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_346/O
                         net (fo=1, routed)           0.000    17.959    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_346_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.357 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299/CO[3]
                         net (fo=1, routed)           0.000    18.357    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.471 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239/CO[3]
                         net (fo=1, routed)           0.009    18.480    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239_n_0
    SLICE_X41Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.594 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    18.594    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238_n_0
    SLICE_X41Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.928 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237/O[1]
                         net (fo=1, routed)           1.061    19.989    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237_n_6
    SLICE_X42Y124        LUT6 (Prop_lut6_I0_O)        0.303    20.292 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_153/O
                         net (fo=1, routed)           0.000    20.292    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_153_n_0
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.668 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_79/CO[3]
                         net (fo=1, routed)           0.009    20.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_79_n_0
    SLICE_X42Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.906 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_39/CO[2]
                         net (fo=361, routed)         0.870    21.776    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen13_in
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.310    22.086 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252/O
                         net (fo=1, routed)           0.493    22.579    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    23.061 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154/O[0]
                         net (fo=5, routed)           0.636    23.697    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154_n_7
    SLICE_X49Y121        LUT5 (Prop_lut5_I1_O)        0.299    23.996 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147/O
                         net (fo=1, routed)           0.385    24.381    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    24.863 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70/O[0]
                         net (fo=9, routed)           0.827    25.690    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70_n_7
    SLICE_X43Y123        LUT5 (Prop_lut5_I2_O)        0.299    25.989 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72/O
                         net (fo=9, routed)           0.622    26.611    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72_n_0
    SLICE_X40Y124        LUT4 (Prop_lut4_I3_O)        0.124    26.735 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_405/O
                         net (fo=1, routed)           0.000    26.735    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_405_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.285 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_352/CO[3]
                         net (fo=1, routed)           0.009    27.295    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_352_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.409 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351/CO[3]
                         net (fo=1, routed)           0.000    27.409    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.523 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350/CO[3]
                         net (fo=1, routed)           0.000    27.523    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.637 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    27.637    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.751 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290/CO[3]
                         net (fo=1, routed)           0.000    27.751    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290_n_0
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.865 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289/CO[3]
                         net (fo=1, routed)           0.000    27.865    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289_n_0
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.979 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.979    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183_n_0
    SLICE_X40Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.313 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182/O[1]
                         net (fo=1, routed)           1.012    29.324    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182_n_6
    SLICE_X44Y128        LUT6 (Prop_lut6_I3_O)        0.303    29.627 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86/O
                         net (fo=1, routed)           0.000    29.627    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    30.197 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_39/CO[2]
                         net (fo=220, routed)         0.891    31.088    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen10_in
    SLICE_X46Y121        LUT6 (Prop_lut6_I0_O)        0.313    31.401 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_423/O
                         net (fo=1, routed)           0.673    32.074    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_423_n_0
    SLICE_X44Y116        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    32.556 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_241/O[0]
                         net (fo=2, routed)           0.876    33.432    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_241_n_7
    SLICE_X43Y114        LUT3 (Prop_lut3_I1_O)        0.325    33.757 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411/O
                         net (fo=1, routed)           0.479    34.236    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411_n_0
    SLICE_X45Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    35.018 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    35.018    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_n_0
    SLICE_X45Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.132 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    35.132    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238_n_0
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.371 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88/O[2]
                         net (fo=5, routed)           1.185    36.556    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88_n_5
    SLICE_X45Y114        LUT3 (Prop_lut3_I0_O)        0.332    36.888 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_60/O
                         net (fo=8, routed)           0.520    37.408    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_60_n_0
    SLICE_X46Y115        LUT2 (Prop_lut2_I1_O)        0.327    37.735 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_649/O
                         net (fo=1, routed)           0.000    37.735    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_649_n_0
    SLICE_X46Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.111 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567/CO[3]
                         net (fo=1, routed)           0.000    38.111    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.228 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437/CO[3]
                         net (fo=1, routed)           0.000    38.228    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437_n_0
    SLICE_X46Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.345 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436/CO[3]
                         net (fo=1, routed)           0.000    38.345    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.462 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435/CO[3]
                         net (fo=1, routed)           0.000    38.462    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.579 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286/CO[3]
                         net (fo=1, routed)           0.000    38.579    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.902 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285/O[1]
                         net (fo=1, routed)           1.071    39.973    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285_n_6
    SLICE_X45Y112        LUT6 (Prop_lut6_I3_O)        0.306    40.279 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137/O
                         net (fo=1, routed)           0.000    40.279    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    40.849 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_50/CO[2]
                         net (fo=143, routed)         0.866    41.715    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen1
    SLICE_X43Y108        LUT2 (Prop_lut2_I1_O)        0.313    42.028 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_683/O
                         net (fo=1, routed)           0.486    42.514    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_683_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    42.996 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_617/O[0]
                         net (fo=3, routed)           0.542    43.537    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]5[1]
    SLICE_X42Y112        LUT5 (Prop_lut5_I1_O)        0.299    43.836 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_674/O
                         net (fo=1, routed)           0.528    44.364    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_674_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    44.944 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613/CO[3]
                         net (fo=1, routed)           0.000    44.944    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.058 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525/CO[3]
                         net (fo=1, routed)           0.000    45.058    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.172 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521/CO[3]
                         net (fo=1, routed)           0.000    45.172    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.286 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    45.286    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.400 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    45.400    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_386_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.514 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    45.514    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_232_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.628 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_227/CO[3]
                         net (fo=1, routed)           0.000    45.628    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_227_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.850 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_225/O[0]
                         net (fo=1, routed)           0.457    46.307    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]3[29]
    SLICE_X42Y118        LUT5 (Prop_lut5_I0_O)        0.299    46.606 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_229/O
                         net (fo=2, routed)           0.733    47.339    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_229_n_0
    SLICE_X39Y117        LUT6 (Prop_lut6_I5_O)        0.124    47.463 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_115/O
                         net (fo=1, routed)           0.475    47.938    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_115_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    48.336 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.336    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    48.558 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14/O[0]
                         net (fo=32, routed)          1.061    49.618    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14_n_7
    SLICE_X52Y110        LUT5 (Prop_lut5_I0_O)        0.299    49.917 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8/O
                         net (fo=1, routed)           0.000    49.917    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.467 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.467    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.581 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.581    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.695 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.695    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.809 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.809    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.923 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.923    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.037 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.037    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    51.371 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1/O[1]
                         net (fo=1, routed)           0.000    51.371    design_1_i/BohSME_export_0/U0/BohSME/instr1/D[25]
    SLICE_X52Y116        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.636    51.639    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X52Y116        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][25]/C
                         clock pessimism              0.032    51.671    
                         clock uncertainty           -0.103    51.568    
    SLICE_X52Y116        FDCE (Setup_fdce_C_D)        0.062    51.630    design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][25]
  -------------------------------------------------------------------
                         required time                         51.630    
                         arrival time                         -51.371    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.507ns  (logic 24.081ns (48.641%)  route 25.426ns (51.359%))
  Logic Levels:           84  (CARRY4=60 LUT1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.639ns = ( 51.639 - 50.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.840     1.843    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X33Y115        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y115        FDCE (Prop_fdce_C_Q)         0.456     2.299 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/Q
                         net (fo=3, routed)           0.416     2.715    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg_n_0_[0]
    SLICE_X33Y115        LUT1 (Prop_lut1_I0_O)        0.124     2.839 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129/O
                         net (fo=1, routed)           0.379     3.219    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     3.701 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_89/O[0]
                         net (fo=26, routed)          0.678     4.379    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen6[1]
    SLICE_X32Y116        LUT3 (Prop_lut3_I1_O)        0.299     4.678 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84/O
                         net (fo=1, routed)           0.613     5.291    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.886 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     5.886    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.003 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.003    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.120 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.120    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.339 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_72/O[0]
                         net (fo=5, routed)           1.043     7.382    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen4[13]
    SLICE_X38Y112        LUT4 (Prop_lut4_I3_O)        0.295     7.677 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_188/O
                         net (fo=1, routed)           0.000     7.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_188_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.210 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148/CO[3]
                         net (fo=1, routed)           0.000     8.210    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148_n_0
    SLICE_X38Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.327 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000     8.327    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147_n_0
    SLICE_X38Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.444 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.444    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146_n_0
    SLICE_X38Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.759 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108/O[3]
                         net (fo=1, routed)           1.151     9.910    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen2[27]
    SLICE_X37Y122        LUT6 (Prop_lut6_I0_O)        0.307    10.217 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57/O
                         net (fo=1, routed)           0.000    10.217    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57_n_0
    SLICE_X37Y122        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.787 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_25/CO[2]
                         net (fo=384, routed)         0.882    11.669    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen110_in
    SLICE_X37Y118        LUT4 (Prop_lut4_I0_O)        0.313    11.982 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215/O
                         net (fo=1, routed)           0.332    12.314    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    12.824 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138/O[0]
                         net (fo=12, routed)          0.476    13.299    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138_n_7
    SLICE_X38Y118        LUT5 (Prop_lut5_I1_O)        0.295    13.594 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204/O
                         net (fo=1, routed)           0.521    14.116    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.696 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.696    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.810 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.810    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.144 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_140/O[1]
                         net (fo=22, routed)          1.335    16.479    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_140_n_6
    SLICE_X47Y127        LUT3 (Prop_lut3_I0_O)        0.329    16.808 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_194/O
                         net (fo=4, routed)           0.825    17.633    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_194_n_0
    SLICE_X41Y123        LUT4 (Prop_lut4_I3_O)        0.326    17.959 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_346/O
                         net (fo=1, routed)           0.000    17.959    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_346_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.357 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299/CO[3]
                         net (fo=1, routed)           0.000    18.357    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.471 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239/CO[3]
                         net (fo=1, routed)           0.009    18.480    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239_n_0
    SLICE_X41Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.594 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    18.594    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238_n_0
    SLICE_X41Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.928 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237/O[1]
                         net (fo=1, routed)           1.061    19.989    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237_n_6
    SLICE_X42Y124        LUT6 (Prop_lut6_I0_O)        0.303    20.292 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_153/O
                         net (fo=1, routed)           0.000    20.292    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_153_n_0
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.668 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_79/CO[3]
                         net (fo=1, routed)           0.009    20.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_79_n_0
    SLICE_X42Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.906 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_39/CO[2]
                         net (fo=361, routed)         0.870    21.776    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen13_in
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.310    22.086 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252/O
                         net (fo=1, routed)           0.493    22.579    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    23.061 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154/O[0]
                         net (fo=5, routed)           0.636    23.697    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154_n_7
    SLICE_X49Y121        LUT5 (Prop_lut5_I1_O)        0.299    23.996 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147/O
                         net (fo=1, routed)           0.385    24.381    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    24.863 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70/O[0]
                         net (fo=9, routed)           0.827    25.690    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70_n_7
    SLICE_X43Y123        LUT5 (Prop_lut5_I2_O)        0.299    25.989 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72/O
                         net (fo=9, routed)           0.622    26.611    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72_n_0
    SLICE_X40Y124        LUT4 (Prop_lut4_I3_O)        0.124    26.735 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_405/O
                         net (fo=1, routed)           0.000    26.735    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_405_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.285 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_352/CO[3]
                         net (fo=1, routed)           0.009    27.295    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_352_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.409 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351/CO[3]
                         net (fo=1, routed)           0.000    27.409    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.523 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350/CO[3]
                         net (fo=1, routed)           0.000    27.523    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.637 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    27.637    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.751 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290/CO[3]
                         net (fo=1, routed)           0.000    27.751    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290_n_0
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.865 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289/CO[3]
                         net (fo=1, routed)           0.000    27.865    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289_n_0
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.979 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.979    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183_n_0
    SLICE_X40Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.313 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182/O[1]
                         net (fo=1, routed)           1.012    29.324    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182_n_6
    SLICE_X44Y128        LUT6 (Prop_lut6_I3_O)        0.303    29.627 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86/O
                         net (fo=1, routed)           0.000    29.627    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    30.197 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_39/CO[2]
                         net (fo=220, routed)         0.891    31.088    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen10_in
    SLICE_X46Y121        LUT6 (Prop_lut6_I0_O)        0.313    31.401 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_423/O
                         net (fo=1, routed)           0.673    32.074    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_423_n_0
    SLICE_X44Y116        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    32.556 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_241/O[0]
                         net (fo=2, routed)           0.876    33.432    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_241_n_7
    SLICE_X43Y114        LUT3 (Prop_lut3_I1_O)        0.325    33.757 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411/O
                         net (fo=1, routed)           0.479    34.236    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411_n_0
    SLICE_X45Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    35.018 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    35.018    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_n_0
    SLICE_X45Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.132 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    35.132    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238_n_0
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.371 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88/O[2]
                         net (fo=5, routed)           1.185    36.556    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88_n_5
    SLICE_X45Y114        LUT3 (Prop_lut3_I0_O)        0.332    36.888 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_60/O
                         net (fo=8, routed)           0.520    37.408    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_60_n_0
    SLICE_X46Y115        LUT2 (Prop_lut2_I1_O)        0.327    37.735 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_649/O
                         net (fo=1, routed)           0.000    37.735    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_649_n_0
    SLICE_X46Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.111 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567/CO[3]
                         net (fo=1, routed)           0.000    38.111    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.228 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437/CO[3]
                         net (fo=1, routed)           0.000    38.228    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437_n_0
    SLICE_X46Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.345 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436/CO[3]
                         net (fo=1, routed)           0.000    38.345    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.462 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435/CO[3]
                         net (fo=1, routed)           0.000    38.462    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.579 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286/CO[3]
                         net (fo=1, routed)           0.000    38.579    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.902 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285/O[1]
                         net (fo=1, routed)           1.071    39.973    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285_n_6
    SLICE_X45Y112        LUT6 (Prop_lut6_I3_O)        0.306    40.279 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137/O
                         net (fo=1, routed)           0.000    40.279    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    40.849 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_50/CO[2]
                         net (fo=143, routed)         0.866    41.715    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen1
    SLICE_X43Y108        LUT2 (Prop_lut2_I1_O)        0.313    42.028 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_683/O
                         net (fo=1, routed)           0.486    42.514    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_683_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    42.996 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_617/O[0]
                         net (fo=3, routed)           0.542    43.537    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]5[1]
    SLICE_X42Y112        LUT5 (Prop_lut5_I1_O)        0.299    43.836 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_674/O
                         net (fo=1, routed)           0.528    44.364    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_674_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    44.944 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613/CO[3]
                         net (fo=1, routed)           0.000    44.944    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.058 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525/CO[3]
                         net (fo=1, routed)           0.000    45.058    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.172 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521/CO[3]
                         net (fo=1, routed)           0.000    45.172    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.286 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    45.286    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.400 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    45.400    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_386_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.514 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    45.514    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_232_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.628 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_227/CO[3]
                         net (fo=1, routed)           0.000    45.628    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_227_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.850 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_225/O[0]
                         net (fo=1, routed)           0.457    46.307    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]3[29]
    SLICE_X42Y118        LUT5 (Prop_lut5_I0_O)        0.299    46.606 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_229/O
                         net (fo=2, routed)           0.733    47.339    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_229_n_0
    SLICE_X39Y117        LUT6 (Prop_lut6_I5_O)        0.124    47.463 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_115/O
                         net (fo=1, routed)           0.475    47.938    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_115_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    48.336 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.336    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    48.558 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14/O[0]
                         net (fo=32, routed)          1.061    49.618    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14_n_7
    SLICE_X52Y110        LUT5 (Prop_lut5_I0_O)        0.299    49.917 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8/O
                         net (fo=1, routed)           0.000    49.917    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.467 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.467    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.581 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.581    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.695 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.695    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.809 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.809    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.923 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.923    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.037 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.037    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.350 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1/O[3]
                         net (fo=1, routed)           0.000    51.350    design_1_i/BohSME_export_0/U0/BohSME/instr1/D[27]
    SLICE_X52Y116        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.636    51.639    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X52Y116        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][27]/C
                         clock pessimism              0.032    51.671    
                         clock uncertainty           -0.103    51.568    
    SLICE_X52Y116        FDCE (Setup_fdce_C_D)        0.062    51.630    design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][27]
  -------------------------------------------------------------------
                         required time                         51.630    
                         arrival time                         -51.350    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.433ns  (logic 24.007ns (48.564%)  route 25.426ns (51.436%))
  Logic Levels:           84  (CARRY4=60 LUT1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.639ns = ( 51.639 - 50.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.840     1.843    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X33Y115        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y115        FDCE (Prop_fdce_C_Q)         0.456     2.299 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/Q
                         net (fo=3, routed)           0.416     2.715    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg_n_0_[0]
    SLICE_X33Y115        LUT1 (Prop_lut1_I0_O)        0.124     2.839 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129/O
                         net (fo=1, routed)           0.379     3.219    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     3.701 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_89/O[0]
                         net (fo=26, routed)          0.678     4.379    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen6[1]
    SLICE_X32Y116        LUT3 (Prop_lut3_I1_O)        0.299     4.678 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84/O
                         net (fo=1, routed)           0.613     5.291    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.886 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     5.886    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.003 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.003    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.120 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.120    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.339 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_72/O[0]
                         net (fo=5, routed)           1.043     7.382    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen4[13]
    SLICE_X38Y112        LUT4 (Prop_lut4_I3_O)        0.295     7.677 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_188/O
                         net (fo=1, routed)           0.000     7.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_188_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.210 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148/CO[3]
                         net (fo=1, routed)           0.000     8.210    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148_n_0
    SLICE_X38Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.327 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000     8.327    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147_n_0
    SLICE_X38Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.444 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.444    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146_n_0
    SLICE_X38Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.759 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108/O[3]
                         net (fo=1, routed)           1.151     9.910    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen2[27]
    SLICE_X37Y122        LUT6 (Prop_lut6_I0_O)        0.307    10.217 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57/O
                         net (fo=1, routed)           0.000    10.217    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57_n_0
    SLICE_X37Y122        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.787 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_25/CO[2]
                         net (fo=384, routed)         0.882    11.669    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen110_in
    SLICE_X37Y118        LUT4 (Prop_lut4_I0_O)        0.313    11.982 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215/O
                         net (fo=1, routed)           0.332    12.314    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    12.824 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138/O[0]
                         net (fo=12, routed)          0.476    13.299    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138_n_7
    SLICE_X38Y118        LUT5 (Prop_lut5_I1_O)        0.295    13.594 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204/O
                         net (fo=1, routed)           0.521    14.116    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.696 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.696    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.810 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.810    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.144 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_140/O[1]
                         net (fo=22, routed)          1.335    16.479    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_140_n_6
    SLICE_X47Y127        LUT3 (Prop_lut3_I0_O)        0.329    16.808 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_194/O
                         net (fo=4, routed)           0.825    17.633    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_194_n_0
    SLICE_X41Y123        LUT4 (Prop_lut4_I3_O)        0.326    17.959 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_346/O
                         net (fo=1, routed)           0.000    17.959    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_346_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.357 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299/CO[3]
                         net (fo=1, routed)           0.000    18.357    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.471 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239/CO[3]
                         net (fo=1, routed)           0.009    18.480    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239_n_0
    SLICE_X41Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.594 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    18.594    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238_n_0
    SLICE_X41Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.928 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237/O[1]
                         net (fo=1, routed)           1.061    19.989    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237_n_6
    SLICE_X42Y124        LUT6 (Prop_lut6_I0_O)        0.303    20.292 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_153/O
                         net (fo=1, routed)           0.000    20.292    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_153_n_0
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.668 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_79/CO[3]
                         net (fo=1, routed)           0.009    20.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_79_n_0
    SLICE_X42Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.906 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_39/CO[2]
                         net (fo=361, routed)         0.870    21.776    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen13_in
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.310    22.086 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252/O
                         net (fo=1, routed)           0.493    22.579    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    23.061 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154/O[0]
                         net (fo=5, routed)           0.636    23.697    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154_n_7
    SLICE_X49Y121        LUT5 (Prop_lut5_I1_O)        0.299    23.996 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147/O
                         net (fo=1, routed)           0.385    24.381    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    24.863 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70/O[0]
                         net (fo=9, routed)           0.827    25.690    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70_n_7
    SLICE_X43Y123        LUT5 (Prop_lut5_I2_O)        0.299    25.989 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72/O
                         net (fo=9, routed)           0.622    26.611    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72_n_0
    SLICE_X40Y124        LUT4 (Prop_lut4_I3_O)        0.124    26.735 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_405/O
                         net (fo=1, routed)           0.000    26.735    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_405_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.285 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_352/CO[3]
                         net (fo=1, routed)           0.009    27.295    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_352_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.409 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351/CO[3]
                         net (fo=1, routed)           0.000    27.409    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.523 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350/CO[3]
                         net (fo=1, routed)           0.000    27.523    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.637 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    27.637    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.751 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290/CO[3]
                         net (fo=1, routed)           0.000    27.751    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290_n_0
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.865 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289/CO[3]
                         net (fo=1, routed)           0.000    27.865    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289_n_0
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.979 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.979    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183_n_0
    SLICE_X40Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.313 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182/O[1]
                         net (fo=1, routed)           1.012    29.324    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182_n_6
    SLICE_X44Y128        LUT6 (Prop_lut6_I3_O)        0.303    29.627 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86/O
                         net (fo=1, routed)           0.000    29.627    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    30.197 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_39/CO[2]
                         net (fo=220, routed)         0.891    31.088    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen10_in
    SLICE_X46Y121        LUT6 (Prop_lut6_I0_O)        0.313    31.401 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_423/O
                         net (fo=1, routed)           0.673    32.074    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_423_n_0
    SLICE_X44Y116        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    32.556 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_241/O[0]
                         net (fo=2, routed)           0.876    33.432    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_241_n_7
    SLICE_X43Y114        LUT3 (Prop_lut3_I1_O)        0.325    33.757 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411/O
                         net (fo=1, routed)           0.479    34.236    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411_n_0
    SLICE_X45Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    35.018 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    35.018    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_n_0
    SLICE_X45Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.132 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    35.132    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238_n_0
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.371 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88/O[2]
                         net (fo=5, routed)           1.185    36.556    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88_n_5
    SLICE_X45Y114        LUT3 (Prop_lut3_I0_O)        0.332    36.888 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_60/O
                         net (fo=8, routed)           0.520    37.408    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_60_n_0
    SLICE_X46Y115        LUT2 (Prop_lut2_I1_O)        0.327    37.735 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_649/O
                         net (fo=1, routed)           0.000    37.735    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_649_n_0
    SLICE_X46Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.111 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567/CO[3]
                         net (fo=1, routed)           0.000    38.111    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.228 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437/CO[3]
                         net (fo=1, routed)           0.000    38.228    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437_n_0
    SLICE_X46Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.345 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436/CO[3]
                         net (fo=1, routed)           0.000    38.345    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.462 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435/CO[3]
                         net (fo=1, routed)           0.000    38.462    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.579 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286/CO[3]
                         net (fo=1, routed)           0.000    38.579    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.902 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285/O[1]
                         net (fo=1, routed)           1.071    39.973    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285_n_6
    SLICE_X45Y112        LUT6 (Prop_lut6_I3_O)        0.306    40.279 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137/O
                         net (fo=1, routed)           0.000    40.279    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    40.849 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_50/CO[2]
                         net (fo=143, routed)         0.866    41.715    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen1
    SLICE_X43Y108        LUT2 (Prop_lut2_I1_O)        0.313    42.028 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_683/O
                         net (fo=1, routed)           0.486    42.514    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_683_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    42.996 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_617/O[0]
                         net (fo=3, routed)           0.542    43.537    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]5[1]
    SLICE_X42Y112        LUT5 (Prop_lut5_I1_O)        0.299    43.836 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_674/O
                         net (fo=1, routed)           0.528    44.364    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_674_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    44.944 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613/CO[3]
                         net (fo=1, routed)           0.000    44.944    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.058 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525/CO[3]
                         net (fo=1, routed)           0.000    45.058    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.172 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521/CO[3]
                         net (fo=1, routed)           0.000    45.172    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.286 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    45.286    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.400 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    45.400    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_386_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.514 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    45.514    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_232_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.628 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_227/CO[3]
                         net (fo=1, routed)           0.000    45.628    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_227_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.850 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_225/O[0]
                         net (fo=1, routed)           0.457    46.307    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]3[29]
    SLICE_X42Y118        LUT5 (Prop_lut5_I0_O)        0.299    46.606 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_229/O
                         net (fo=2, routed)           0.733    47.339    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_229_n_0
    SLICE_X39Y117        LUT6 (Prop_lut6_I5_O)        0.124    47.463 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_115/O
                         net (fo=1, routed)           0.475    47.938    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_115_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    48.336 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.336    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    48.558 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14/O[0]
                         net (fo=32, routed)          1.061    49.618    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14_n_7
    SLICE_X52Y110        LUT5 (Prop_lut5_I0_O)        0.299    49.917 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8/O
                         net (fo=1, routed)           0.000    49.917    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.467 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.467    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.581 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.581    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.695 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.695    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.809 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.809    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.923 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.923    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.037 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.037    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    51.276 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1/O[2]
                         net (fo=1, routed)           0.000    51.276    design_1_i/BohSME_export_0/U0/BohSME/instr1/D[26]
    SLICE_X52Y116        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.636    51.639    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X52Y116        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][26]/C
                         clock pessimism              0.032    51.671    
                         clock uncertainty           -0.103    51.568    
    SLICE_X52Y116        FDCE (Setup_fdce_C_D)        0.062    51.630    design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][26]
  -------------------------------------------------------------------
                         required time                         51.630    
                         arrival time                         -51.276    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.417ns  (logic 23.991ns (48.548%)  route 25.426ns (51.452%))
  Logic Levels:           84  (CARRY4=60 LUT1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.639ns = ( 51.639 - 50.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.840     1.843    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X33Y115        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y115        FDCE (Prop_fdce_C_Q)         0.456     2.299 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/Q
                         net (fo=3, routed)           0.416     2.715    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg_n_0_[0]
    SLICE_X33Y115        LUT1 (Prop_lut1_I0_O)        0.124     2.839 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129/O
                         net (fo=1, routed)           0.379     3.219    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     3.701 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_89/O[0]
                         net (fo=26, routed)          0.678     4.379    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen6[1]
    SLICE_X32Y116        LUT3 (Prop_lut3_I1_O)        0.299     4.678 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84/O
                         net (fo=1, routed)           0.613     5.291    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.886 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     5.886    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.003 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.003    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.120 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.120    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.339 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_72/O[0]
                         net (fo=5, routed)           1.043     7.382    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen4[13]
    SLICE_X38Y112        LUT4 (Prop_lut4_I3_O)        0.295     7.677 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_188/O
                         net (fo=1, routed)           0.000     7.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_188_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.210 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148/CO[3]
                         net (fo=1, routed)           0.000     8.210    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148_n_0
    SLICE_X38Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.327 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000     8.327    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147_n_0
    SLICE_X38Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.444 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.444    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146_n_0
    SLICE_X38Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.759 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108/O[3]
                         net (fo=1, routed)           1.151     9.910    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen2[27]
    SLICE_X37Y122        LUT6 (Prop_lut6_I0_O)        0.307    10.217 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57/O
                         net (fo=1, routed)           0.000    10.217    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57_n_0
    SLICE_X37Y122        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.787 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_25/CO[2]
                         net (fo=384, routed)         0.882    11.669    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen110_in
    SLICE_X37Y118        LUT4 (Prop_lut4_I0_O)        0.313    11.982 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215/O
                         net (fo=1, routed)           0.332    12.314    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    12.824 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138/O[0]
                         net (fo=12, routed)          0.476    13.299    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138_n_7
    SLICE_X38Y118        LUT5 (Prop_lut5_I1_O)        0.295    13.594 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204/O
                         net (fo=1, routed)           0.521    14.116    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.696 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.696    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.810 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.810    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.144 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_140/O[1]
                         net (fo=22, routed)          1.335    16.479    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_140_n_6
    SLICE_X47Y127        LUT3 (Prop_lut3_I0_O)        0.329    16.808 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_194/O
                         net (fo=4, routed)           0.825    17.633    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_194_n_0
    SLICE_X41Y123        LUT4 (Prop_lut4_I3_O)        0.326    17.959 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_346/O
                         net (fo=1, routed)           0.000    17.959    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_346_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.357 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299/CO[3]
                         net (fo=1, routed)           0.000    18.357    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.471 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239/CO[3]
                         net (fo=1, routed)           0.009    18.480    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239_n_0
    SLICE_X41Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.594 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    18.594    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238_n_0
    SLICE_X41Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.928 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237/O[1]
                         net (fo=1, routed)           1.061    19.989    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237_n_6
    SLICE_X42Y124        LUT6 (Prop_lut6_I0_O)        0.303    20.292 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_153/O
                         net (fo=1, routed)           0.000    20.292    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_153_n_0
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.668 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_79/CO[3]
                         net (fo=1, routed)           0.009    20.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_79_n_0
    SLICE_X42Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.906 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_39/CO[2]
                         net (fo=361, routed)         0.870    21.776    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen13_in
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.310    22.086 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252/O
                         net (fo=1, routed)           0.493    22.579    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    23.061 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154/O[0]
                         net (fo=5, routed)           0.636    23.697    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154_n_7
    SLICE_X49Y121        LUT5 (Prop_lut5_I1_O)        0.299    23.996 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147/O
                         net (fo=1, routed)           0.385    24.381    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    24.863 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70/O[0]
                         net (fo=9, routed)           0.827    25.690    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70_n_7
    SLICE_X43Y123        LUT5 (Prop_lut5_I2_O)        0.299    25.989 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72/O
                         net (fo=9, routed)           0.622    26.611    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72_n_0
    SLICE_X40Y124        LUT4 (Prop_lut4_I3_O)        0.124    26.735 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_405/O
                         net (fo=1, routed)           0.000    26.735    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_405_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.285 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_352/CO[3]
                         net (fo=1, routed)           0.009    27.295    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_352_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.409 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351/CO[3]
                         net (fo=1, routed)           0.000    27.409    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.523 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350/CO[3]
                         net (fo=1, routed)           0.000    27.523    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.637 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    27.637    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.751 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290/CO[3]
                         net (fo=1, routed)           0.000    27.751    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290_n_0
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.865 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289/CO[3]
                         net (fo=1, routed)           0.000    27.865    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289_n_0
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.979 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.979    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183_n_0
    SLICE_X40Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.313 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182/O[1]
                         net (fo=1, routed)           1.012    29.324    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182_n_6
    SLICE_X44Y128        LUT6 (Prop_lut6_I3_O)        0.303    29.627 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86/O
                         net (fo=1, routed)           0.000    29.627    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    30.197 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_39/CO[2]
                         net (fo=220, routed)         0.891    31.088    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen10_in
    SLICE_X46Y121        LUT6 (Prop_lut6_I0_O)        0.313    31.401 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_423/O
                         net (fo=1, routed)           0.673    32.074    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_423_n_0
    SLICE_X44Y116        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    32.556 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_241/O[0]
                         net (fo=2, routed)           0.876    33.432    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_241_n_7
    SLICE_X43Y114        LUT3 (Prop_lut3_I1_O)        0.325    33.757 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411/O
                         net (fo=1, routed)           0.479    34.236    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411_n_0
    SLICE_X45Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    35.018 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    35.018    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_n_0
    SLICE_X45Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.132 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    35.132    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238_n_0
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.371 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88/O[2]
                         net (fo=5, routed)           1.185    36.556    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88_n_5
    SLICE_X45Y114        LUT3 (Prop_lut3_I0_O)        0.332    36.888 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_60/O
                         net (fo=8, routed)           0.520    37.408    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_60_n_0
    SLICE_X46Y115        LUT2 (Prop_lut2_I1_O)        0.327    37.735 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_649/O
                         net (fo=1, routed)           0.000    37.735    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_649_n_0
    SLICE_X46Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.111 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567/CO[3]
                         net (fo=1, routed)           0.000    38.111    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.228 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437/CO[3]
                         net (fo=1, routed)           0.000    38.228    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437_n_0
    SLICE_X46Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.345 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436/CO[3]
                         net (fo=1, routed)           0.000    38.345    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.462 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435/CO[3]
                         net (fo=1, routed)           0.000    38.462    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.579 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286/CO[3]
                         net (fo=1, routed)           0.000    38.579    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.902 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285/O[1]
                         net (fo=1, routed)           1.071    39.973    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285_n_6
    SLICE_X45Y112        LUT6 (Prop_lut6_I3_O)        0.306    40.279 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137/O
                         net (fo=1, routed)           0.000    40.279    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    40.849 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_50/CO[2]
                         net (fo=143, routed)         0.866    41.715    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen1
    SLICE_X43Y108        LUT2 (Prop_lut2_I1_O)        0.313    42.028 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_683/O
                         net (fo=1, routed)           0.486    42.514    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_683_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    42.996 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_617/O[0]
                         net (fo=3, routed)           0.542    43.537    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]5[1]
    SLICE_X42Y112        LUT5 (Prop_lut5_I1_O)        0.299    43.836 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_674/O
                         net (fo=1, routed)           0.528    44.364    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_674_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    44.944 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613/CO[3]
                         net (fo=1, routed)           0.000    44.944    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.058 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525/CO[3]
                         net (fo=1, routed)           0.000    45.058    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.172 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521/CO[3]
                         net (fo=1, routed)           0.000    45.172    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.286 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    45.286    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.400 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    45.400    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_386_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.514 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    45.514    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_232_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.628 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_227/CO[3]
                         net (fo=1, routed)           0.000    45.628    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_227_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.850 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_225/O[0]
                         net (fo=1, routed)           0.457    46.307    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]3[29]
    SLICE_X42Y118        LUT5 (Prop_lut5_I0_O)        0.299    46.606 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_229/O
                         net (fo=2, routed)           0.733    47.339    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_229_n_0
    SLICE_X39Y117        LUT6 (Prop_lut6_I5_O)        0.124    47.463 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_115/O
                         net (fo=1, routed)           0.475    47.938    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_115_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    48.336 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.336    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    48.558 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14/O[0]
                         net (fo=32, routed)          1.061    49.618    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14_n_7
    SLICE_X52Y110        LUT5 (Prop_lut5_I0_O)        0.299    49.917 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8/O
                         net (fo=1, routed)           0.000    49.917    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.467 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.467    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.581 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.581    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.695 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.695    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.809 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.809    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.923 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.923    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.037 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.037    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    51.260 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][27]_i_1/O[0]
                         net (fo=1, routed)           0.000    51.260    design_1_i/BohSME_export_0/U0/BohSME/instr1/D[24]
    SLICE_X52Y116        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.636    51.639    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X52Y116        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][24]/C
                         clock pessimism              0.032    51.671    
                         clock uncertainty           -0.103    51.568    
    SLICE_X52Y116        FDCE (Setup_fdce_C_D)        0.062    51.630    design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][24]
  -------------------------------------------------------------------
                         required time                         51.630    
                         arrival time                         -51.260    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.414ns  (logic 23.988ns (48.545%)  route 25.426ns (51.455%))
  Logic Levels:           83  (CARRY4=59 LUT1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 51.640 - 50.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.840     1.843    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X33Y115        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y115        FDCE (Prop_fdce_C_Q)         0.456     2.299 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/Q
                         net (fo=3, routed)           0.416     2.715    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg_n_0_[0]
    SLICE_X33Y115        LUT1 (Prop_lut1_I0_O)        0.124     2.839 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129/O
                         net (fo=1, routed)           0.379     3.219    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     3.701 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_89/O[0]
                         net (fo=26, routed)          0.678     4.379    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen6[1]
    SLICE_X32Y116        LUT3 (Prop_lut3_I1_O)        0.299     4.678 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84/O
                         net (fo=1, routed)           0.613     5.291    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.886 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     5.886    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.003 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.003    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.120 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.120    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.339 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_72/O[0]
                         net (fo=5, routed)           1.043     7.382    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen4[13]
    SLICE_X38Y112        LUT4 (Prop_lut4_I3_O)        0.295     7.677 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_188/O
                         net (fo=1, routed)           0.000     7.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_188_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.210 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148/CO[3]
                         net (fo=1, routed)           0.000     8.210    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148_n_0
    SLICE_X38Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.327 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000     8.327    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147_n_0
    SLICE_X38Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.444 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.444    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146_n_0
    SLICE_X38Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.759 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108/O[3]
                         net (fo=1, routed)           1.151     9.910    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen2[27]
    SLICE_X37Y122        LUT6 (Prop_lut6_I0_O)        0.307    10.217 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57/O
                         net (fo=1, routed)           0.000    10.217    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57_n_0
    SLICE_X37Y122        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.787 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_25/CO[2]
                         net (fo=384, routed)         0.882    11.669    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen110_in
    SLICE_X37Y118        LUT4 (Prop_lut4_I0_O)        0.313    11.982 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215/O
                         net (fo=1, routed)           0.332    12.314    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    12.824 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138/O[0]
                         net (fo=12, routed)          0.476    13.299    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138_n_7
    SLICE_X38Y118        LUT5 (Prop_lut5_I1_O)        0.295    13.594 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204/O
                         net (fo=1, routed)           0.521    14.116    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.696 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.696    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.810 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.810    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.144 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_140/O[1]
                         net (fo=22, routed)          1.335    16.479    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_140_n_6
    SLICE_X47Y127        LUT3 (Prop_lut3_I0_O)        0.329    16.808 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_194/O
                         net (fo=4, routed)           0.825    17.633    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_194_n_0
    SLICE_X41Y123        LUT4 (Prop_lut4_I3_O)        0.326    17.959 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_346/O
                         net (fo=1, routed)           0.000    17.959    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_346_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.357 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299/CO[3]
                         net (fo=1, routed)           0.000    18.357    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.471 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239/CO[3]
                         net (fo=1, routed)           0.009    18.480    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239_n_0
    SLICE_X41Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.594 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    18.594    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238_n_0
    SLICE_X41Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.928 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237/O[1]
                         net (fo=1, routed)           1.061    19.989    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237_n_6
    SLICE_X42Y124        LUT6 (Prop_lut6_I0_O)        0.303    20.292 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_153/O
                         net (fo=1, routed)           0.000    20.292    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_153_n_0
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.668 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_79/CO[3]
                         net (fo=1, routed)           0.009    20.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_79_n_0
    SLICE_X42Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.906 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_39/CO[2]
                         net (fo=361, routed)         0.870    21.776    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen13_in
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.310    22.086 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252/O
                         net (fo=1, routed)           0.493    22.579    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    23.061 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154/O[0]
                         net (fo=5, routed)           0.636    23.697    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154_n_7
    SLICE_X49Y121        LUT5 (Prop_lut5_I1_O)        0.299    23.996 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147/O
                         net (fo=1, routed)           0.385    24.381    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    24.863 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70/O[0]
                         net (fo=9, routed)           0.827    25.690    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70_n_7
    SLICE_X43Y123        LUT5 (Prop_lut5_I2_O)        0.299    25.989 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72/O
                         net (fo=9, routed)           0.622    26.611    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72_n_0
    SLICE_X40Y124        LUT4 (Prop_lut4_I3_O)        0.124    26.735 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_405/O
                         net (fo=1, routed)           0.000    26.735    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_405_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.285 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_352/CO[3]
                         net (fo=1, routed)           0.009    27.295    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_352_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.409 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351/CO[3]
                         net (fo=1, routed)           0.000    27.409    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.523 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350/CO[3]
                         net (fo=1, routed)           0.000    27.523    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.637 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    27.637    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.751 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290/CO[3]
                         net (fo=1, routed)           0.000    27.751    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290_n_0
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.865 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289/CO[3]
                         net (fo=1, routed)           0.000    27.865    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289_n_0
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.979 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.979    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183_n_0
    SLICE_X40Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.313 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182/O[1]
                         net (fo=1, routed)           1.012    29.324    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182_n_6
    SLICE_X44Y128        LUT6 (Prop_lut6_I3_O)        0.303    29.627 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86/O
                         net (fo=1, routed)           0.000    29.627    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    30.197 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_39/CO[2]
                         net (fo=220, routed)         0.891    31.088    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen10_in
    SLICE_X46Y121        LUT6 (Prop_lut6_I0_O)        0.313    31.401 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_423/O
                         net (fo=1, routed)           0.673    32.074    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_423_n_0
    SLICE_X44Y116        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    32.556 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_241/O[0]
                         net (fo=2, routed)           0.876    33.432    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_241_n_7
    SLICE_X43Y114        LUT3 (Prop_lut3_I1_O)        0.325    33.757 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411/O
                         net (fo=1, routed)           0.479    34.236    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411_n_0
    SLICE_X45Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    35.018 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    35.018    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_n_0
    SLICE_X45Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.132 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    35.132    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238_n_0
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.371 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88/O[2]
                         net (fo=5, routed)           1.185    36.556    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88_n_5
    SLICE_X45Y114        LUT3 (Prop_lut3_I0_O)        0.332    36.888 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_60/O
                         net (fo=8, routed)           0.520    37.408    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_60_n_0
    SLICE_X46Y115        LUT2 (Prop_lut2_I1_O)        0.327    37.735 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_649/O
                         net (fo=1, routed)           0.000    37.735    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_649_n_0
    SLICE_X46Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.111 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567/CO[3]
                         net (fo=1, routed)           0.000    38.111    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.228 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437/CO[3]
                         net (fo=1, routed)           0.000    38.228    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437_n_0
    SLICE_X46Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.345 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436/CO[3]
                         net (fo=1, routed)           0.000    38.345    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.462 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435/CO[3]
                         net (fo=1, routed)           0.000    38.462    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.579 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286/CO[3]
                         net (fo=1, routed)           0.000    38.579    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.902 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285/O[1]
                         net (fo=1, routed)           1.071    39.973    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285_n_6
    SLICE_X45Y112        LUT6 (Prop_lut6_I3_O)        0.306    40.279 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137/O
                         net (fo=1, routed)           0.000    40.279    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    40.849 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_50/CO[2]
                         net (fo=143, routed)         0.866    41.715    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen1
    SLICE_X43Y108        LUT2 (Prop_lut2_I1_O)        0.313    42.028 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_683/O
                         net (fo=1, routed)           0.486    42.514    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_683_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    42.996 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_617/O[0]
                         net (fo=3, routed)           0.542    43.537    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]5[1]
    SLICE_X42Y112        LUT5 (Prop_lut5_I1_O)        0.299    43.836 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_674/O
                         net (fo=1, routed)           0.528    44.364    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_674_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    44.944 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613/CO[3]
                         net (fo=1, routed)           0.000    44.944    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.058 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525/CO[3]
                         net (fo=1, routed)           0.000    45.058    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.172 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521/CO[3]
                         net (fo=1, routed)           0.000    45.172    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.286 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    45.286    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.400 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    45.400    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_386_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.514 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    45.514    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_232_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.628 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_227/CO[3]
                         net (fo=1, routed)           0.000    45.628    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_227_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.850 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_225/O[0]
                         net (fo=1, routed)           0.457    46.307    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]3[29]
    SLICE_X42Y118        LUT5 (Prop_lut5_I0_O)        0.299    46.606 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_229/O
                         net (fo=2, routed)           0.733    47.339    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_229_n_0
    SLICE_X39Y117        LUT6 (Prop_lut6_I5_O)        0.124    47.463 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_115/O
                         net (fo=1, routed)           0.475    47.938    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_115_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    48.336 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.336    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    48.558 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14/O[0]
                         net (fo=32, routed)          1.061    49.618    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14_n_7
    SLICE_X52Y110        LUT5 (Prop_lut5_I0_O)        0.299    49.917 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8/O
                         net (fo=1, routed)           0.000    49.917    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.467 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.467    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.581 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.581    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.695 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.695    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.809 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.809    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.923 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.923    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    51.257 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1/O[1]
                         net (fo=1, routed)           0.000    51.257    design_1_i/BohSME_export_0/U0/BohSME/instr1/D[21]
    SLICE_X52Y115        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.637    51.640    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X52Y115        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][21]/C
                         clock pessimism              0.032    51.672    
                         clock uncertainty           -0.103    51.569    
    SLICE_X52Y115        FDCE (Setup_fdce_C_D)        0.062    51.631    design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][21]
  -------------------------------------------------------------------
                         required time                         51.631    
                         arrival time                         -51.257    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        49.393ns  (logic 23.967ns (48.523%)  route 25.426ns (51.477%))
  Logic Levels:           83  (CARRY4=59 LUT1=1 LUT2=2 LUT3=4 LUT4=4 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 51.640 - 50.000 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.840     1.843    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X33Y115        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y115        FDCE (Prop_fdce_C_Q)         0.456     2.299 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg[0]/Q
                         net (fo=3, routed)           0.416     2.715    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_len_reg_n_0_[0]
    SLICE_X33Y115        LUT1 (Prop_lut1_I0_O)        0.124     2.839 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129/O
                         net (fo=1, routed)           0.379     3.219    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_129_n_0
    SLICE_X33Y116        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     3.701 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_89/O[0]
                         net (fo=26, routed)          0.678     4.379    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen6[1]
    SLICE_X32Y116        LUT3 (Prop_lut3_I1_O)        0.299     4.678 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84/O
                         net (fo=1, routed)           0.613     5.291    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_84_n_0
    SLICE_X34Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.886 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     5.886    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_41_n_0
    SLICE_X34Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.003 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90/CO[3]
                         net (fo=1, routed)           0.000     6.003    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_90_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.120 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.120    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_91_n_0
    SLICE_X34Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.339 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_72/O[0]
                         net (fo=5, routed)           1.043     7.382    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen4[13]
    SLICE_X38Y112        LUT4 (Prop_lut4_I3_O)        0.295     7.677 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_188/O
                         net (fo=1, routed)           0.000     7.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_188_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.210 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148/CO[3]
                         net (fo=1, routed)           0.000     8.210    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_148_n_0
    SLICE_X38Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.327 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147/CO[3]
                         net (fo=1, routed)           0.000     8.327    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_147_n_0
    SLICE_X38Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.444 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000     8.444    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_146_n_0
    SLICE_X38Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.759 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_108/O[3]
                         net (fo=1, routed)           1.151     9.910    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen2[27]
    SLICE_X37Y122        LUT6 (Prop_lut6_I0_O)        0.307    10.217 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57/O
                         net (fo=1, routed)           0.000    10.217    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[8][31]_i_57_n_0
    SLICE_X37Y122        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.787 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[8][31]_i_25/CO[2]
                         net (fo=384, routed)         0.882    11.669    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen110_in
    SLICE_X37Y118        LUT4 (Prop_lut4_I0_O)        0.313    11.982 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215/O
                         net (fo=1, routed)           0.332    12.314    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_215_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    12.824 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138/O[0]
                         net (fo=12, routed)          0.476    13.299    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_138_n_7
    SLICE_X38Y118        LUT5 (Prop_lut5_I1_O)        0.295    13.594 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204/O
                         net (fo=1, routed)           0.521    14.116    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_204_n_0
    SLICE_X39Y118        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.696 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.696    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_132_n_0
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.810 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    14.810    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_202_n_0
    SLICE_X39Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.144 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_140/O[1]
                         net (fo=22, routed)          1.335    16.479    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_140_n_6
    SLICE_X47Y127        LUT3 (Prop_lut3_I0_O)        0.329    16.808 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_194/O
                         net (fo=4, routed)           0.825    17.633    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_194_n_0
    SLICE_X41Y123        LUT4 (Prop_lut4_I3_O)        0.326    17.959 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_346/O
                         net (fo=1, routed)           0.000    17.959    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_346_n_0
    SLICE_X41Y123        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.357 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299/CO[3]
                         net (fo=1, routed)           0.000    18.357    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_299_n_0
    SLICE_X41Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.471 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239/CO[3]
                         net (fo=1, routed)           0.009    18.480    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_239_n_0
    SLICE_X41Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.594 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    18.594    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_238_n_0
    SLICE_X41Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.928 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237/O[1]
                         net (fo=1, routed)           1.061    19.989    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_237_n_6
    SLICE_X42Y124        LUT6 (Prop_lut6_I0_O)        0.303    20.292 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_153/O
                         net (fo=1, routed)           0.000    20.292    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[4][31]_i_153_n_0
    SLICE_X42Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.668 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_79/CO[3]
                         net (fo=1, routed)           0.009    20.677    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_79_n_0
    SLICE_X42Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    20.906 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[4][31]_i_39/CO[2]
                         net (fo=361, routed)         0.870    21.776    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen13_in
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.310    22.086 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252/O
                         net (fo=1, routed)           0.493    22.579    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_252_n_0
    SLICE_X49Y122        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    23.061 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154/O[0]
                         net (fo=5, routed)           0.636    23.697    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_154_n_7
    SLICE_X49Y121        LUT5 (Prop_lut5_I1_O)        0.299    23.996 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147/O
                         net (fo=1, routed)           0.385    24.381    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_147_n_0
    SLICE_X48Y122        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    24.863 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70/O[0]
                         net (fo=9, routed)           0.827    25.690    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_70_n_7
    SLICE_X43Y123        LUT5 (Prop_lut5_I2_O)        0.299    25.989 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72/O
                         net (fo=9, routed)           0.622    26.611    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_72_n_0
    SLICE_X40Y124        LUT4 (Prop_lut4_I3_O)        0.124    26.735 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_405/O
                         net (fo=1, routed)           0.000    26.735    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_405_n_0
    SLICE_X40Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.285 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_352/CO[3]
                         net (fo=1, routed)           0.009    27.295    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_352_n_0
    SLICE_X40Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.409 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351/CO[3]
                         net (fo=1, routed)           0.000    27.409    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_351_n_0
    SLICE_X40Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.523 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350/CO[3]
                         net (fo=1, routed)           0.000    27.523    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_350_n_0
    SLICE_X40Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.637 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    27.637    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_291_n_0
    SLICE_X40Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.751 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290/CO[3]
                         net (fo=1, routed)           0.000    27.751    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_290_n_0
    SLICE_X40Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.865 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289/CO[3]
                         net (fo=1, routed)           0.000    27.865    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_289_n_0
    SLICE_X40Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.979 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    27.979    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_183_n_0
    SLICE_X40Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.313 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182/O[1]
                         net (fo=1, routed)           1.012    29.324    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_182_n_6
    SLICE_X44Y128        LUT6 (Prop_lut6_I3_O)        0.303    29.627 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86/O
                         net (fo=1, routed)           0.000    29.627    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[2][31]_i_86_n_0
    SLICE_X44Y128        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    30.197 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[2][31]_i_39/CO[2]
                         net (fo=220, routed)         0.891    31.088    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen10_in
    SLICE_X46Y121        LUT6 (Prop_lut6_I0_O)        0.313    31.401 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_423/O
                         net (fo=1, routed)           0.673    32.074    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_423_n_0
    SLICE_X44Y116        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    32.556 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_241/O[0]
                         net (fo=2, routed)           0.876    33.432    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_241_n_7
    SLICE_X43Y114        LUT3 (Prop_lut3_I1_O)        0.325    33.757 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411/O
                         net (fo=1, routed)           0.479    34.236    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_411_n_0
    SLICE_X45Y115        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    35.018 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236/CO[3]
                         net (fo=1, routed)           0.000    35.018    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_236_n_0
    SLICE_X45Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.132 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238/CO[3]
                         net (fo=1, routed)           0.000    35.132    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_238_n_0
    SLICE_X45Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.371 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88/O[2]
                         net (fo=5, routed)           1.185    36.556    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[1][31]_i_88_n_5
    SLICE_X45Y114        LUT3 (Prop_lut3_I0_O)        0.332    36.888 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_60/O
                         net (fo=8, routed)           0.520    37.408    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[1][31]_i_60_n_0
    SLICE_X46Y115        LUT2 (Prop_lut2_I1_O)        0.327    37.735 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_649/O
                         net (fo=1, routed)           0.000    37.735    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_649_n_0
    SLICE_X46Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    38.111 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567/CO[3]
                         net (fo=1, routed)           0.000    38.111    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_567_n_0
    SLICE_X46Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.228 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437/CO[3]
                         net (fo=1, routed)           0.000    38.228    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_437_n_0
    SLICE_X46Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.345 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436/CO[3]
                         net (fo=1, routed)           0.000    38.345    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_436_n_0
    SLICE_X46Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.462 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435/CO[3]
                         net (fo=1, routed)           0.000    38.462    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_435_n_0
    SLICE_X46Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.579 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286/CO[3]
                         net (fo=1, routed)           0.000    38.579    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_286_n_0
    SLICE_X46Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.902 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285/O[1]
                         net (fo=1, routed)           1.071    39.973    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_285_n_6
    SLICE_X45Y112        LUT6 (Prop_lut6_I3_O)        0.306    40.279 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137/O
                         net (fo=1, routed)           0.000    40.279    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_137_n_0
    SLICE_X45Y112        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    40.849 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_50/CO[2]
                         net (fo=143, routed)         0.866    41.715    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/minLen1
    SLICE_X43Y108        LUT2 (Prop_lut2_I1_O)        0.313    42.028 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_683/O
                         net (fo=1, routed)           0.486    42.514    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_683_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    42.996 f  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_617/O[0]
                         net (fo=3, routed)           0.542    43.537    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]5[1]
    SLICE_X42Y112        LUT5 (Prop_lut5_I1_O)        0.299    43.836 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_674/O
                         net (fo=1, routed)           0.528    44.364    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_674_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    44.944 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613/CO[3]
                         net (fo=1, routed)           0.000    44.944    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_613_n_0
    SLICE_X47Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.058 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525/CO[3]
                         net (fo=1, routed)           0.000    45.058    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_525_n_0
    SLICE_X47Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.172 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521/CO[3]
                         net (fo=1, routed)           0.000    45.172    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_521_n_0
    SLICE_X47Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.286 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390/CO[3]
                         net (fo=1, routed)           0.000    45.286    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_390_n_0
    SLICE_X47Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.400 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    45.400    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_386_n_0
    SLICE_X47Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.514 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    45.514    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_232_n_0
    SLICE_X47Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.628 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_227/CO[3]
                         net (fo=1, routed)           0.000    45.628    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_227_n_0
    SLICE_X47Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.850 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_225/O[0]
                         net (fo=1, routed)           0.457    46.307    design_1_i/BohSME_export_0/U0/BohSME/instr0/instr1/acc[0]3[29]
    SLICE_X42Y118        LUT5 (Prop_lut5_I0_O)        0.299    46.606 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_229/O
                         net (fo=2, routed)           0.733    47.339    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_229_n_0
    SLICE_X39Y117        LUT6 (Prop_lut6_I5_O)        0.124    47.463 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_115/O
                         net (fo=1, routed)           0.475    47.938    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][31]_i_115_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    48.336 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.336    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_42_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    48.558 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14/O[0]
                         net (fo=32, routed)          1.061    49.618    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][31]_i_14_n_7
    SLICE_X52Y110        LUT5 (Prop_lut5_I0_O)        0.299    49.917 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8/O
                         net (fo=1, routed)           0.000    49.917    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc[0][3]_i_8_n_0
    SLICE_X52Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.467 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.467    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][3]_i_1_n_0
    SLICE_X52Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.581 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.581    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][7]_i_1_n_0
    SLICE_X52Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.695 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.695    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][11]_i_1_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.809 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.809    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][15]_i_1_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.923 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    50.923    design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][19]_i_1_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    51.236 r  design_1_i/BohSME_export_0/U0/BohSME/instr0/acc_reg[0][23]_i_1/O[3]
                         net (fo=1, routed)           0.000    51.236    design_1_i/BohSME_export_0/U0/BohSME/instr1/D[23]
    SLICE_X52Y115        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.637    51.640    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X52Y115        FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][23]/C
                         clock pessimism              0.032    51.672    
                         clock uncertainty           -0.103    51.569    
    SLICE_X52Y115        FDCE (Setup_fdce_C_D)        0.062    51.631    design_1_i/BohSME_export_0/U0/BohSME/instr1/acc_reg[0][23]
  -------------------------------------------------------------------
                         required time                         51.631    
                         arrival time                         -51.236    
  -------------------------------------------------------------------
                         slack                                  0.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.141%)  route 0.249ns (63.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.559     0.561    design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y50         FDRE                                         r  design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_rdata_reg[0]/Q
                         net (fo=1, routed)           0.249     0.951    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_in[0]
    SLICE_X37Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.828     0.830    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X37Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     0.830    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.070     0.900    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.376%)  route 0.223ns (57.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.559     0.561    design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y51         FDRE                                         r  design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_rdata_reg[17]/Q
                         net (fo=1, routed)           0.223     0.948    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_in[17]
    SLICE_X34Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.829     0.831    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X34Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]/C
                         clock pessimism              0.000     0.831    
    SLICE_X34Y49         FDRE (Hold_fdre_C_D)         0.059     0.890    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_req_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.096%)  route 0.188ns (55.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.590     0.592    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X26Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.148     0.740 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[2]/Q
                         net (fo=2, routed)           0.188     0.927    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_req_nxt
    SLICE_X27Y51         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_req_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.846     0.848    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_clk
    SLICE_X27Y51         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_req_ff_reg/C
                         clock pessimism              0.000     0.848    
    SLICE_X27Y51         FDRE (Hold_fdre_C_D)         0.016     0.864    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_req_ff_reg
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_bvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.227ns (54.635%)  route 0.188ns (45.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.589     0.591    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_ack_reg_0
    SLICE_X29Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.128     0.719 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_valid_i_reg/Q
                         net (fo=10, routed)          0.188     0.907    design_1_i/AXI_Exposer_PS_PL_0/U0/s00_axi_awvalid
    SLICE_X29Y50         LUT6 (Prop_lut6_I5_O)        0.099     1.006 r  design_1_i/AXI_Exposer_PS_PL_0/U0/axi_bvalid_i_1/O
                         net (fo=1, routed)           0.000     1.006    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_bvalid_reg_0
    SLICE_X29Y50         FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_bvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.847     0.849    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y50         FDRE                                         r  design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_bvalid_reg/C
                         clock pessimism              0.000     0.849    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.091     0.940    design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/axi_bvalid_reg
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.771%)  route 0.238ns (59.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.559     0.561    design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y51         FDRE                                         r  design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_rdata_reg[21]/Q
                         net (fo=1, routed)           0.238     0.963    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_in[21]
    SLICE_X34Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.829     0.831    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X34Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]/C
                         clock pessimism              0.000     0.831    
    SLICE_X34Y49         FDRE (Hold_fdre_C_D)         0.052     0.883    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.523%)  route 0.241ns (59.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.558     0.560    design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y53         FDRE                                         r  design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_rdata_reg[3]/Q
                         net (fo=1, routed)           0.241     0.964    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_in[3]
    SLICE_X36Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.828     0.830    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X36Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]/C
                         clock pessimism              0.000     0.830    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.052     0.882    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_req_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.183ns (38.724%)  route 0.290ns (61.276%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.579     0.581    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_clk
    SLICE_X28Y50         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_req_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_req_ff_reg/Q
                         net (fo=5, routed)           0.290     1.011    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/dest_req
    SLICE_X28Y49         LUT5 (Prop_lut5_I0_O)        0.042     1.053 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/m_valid_i_i_1__0/O
                         net (fo=1, routed)           0.000     1.053    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/m_valid_i_i_1__0_n_0
    SLICE_X28Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.857     0.859    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/m_valid_i_reg_1
    SLICE_X28Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/m_valid_i_reg/C
                         clock pessimism              0.000     0.859    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.107     0.966    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_req_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/FSM_sequential_dest_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (40.030%)  route 0.279ns (59.970%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.579     0.581    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_clk
    SLICE_X28Y50         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_req_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_req_ff_reg/Q
                         net (fo=5, routed)           0.279     1.000    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/dest_req
    SLICE_X28Y49         LUT5 (Prop_lut5_I1_O)        0.045     1.045 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/FSM_sequential_dest_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.045    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/FSM_sequential_dest_state[0]_i_1__0_n_0
    SLICE_X28Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/FSM_sequential_dest_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.857     0.859    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/m_valid_i_reg_1
    SLICE_X28Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/FSM_sequential_dest_state_reg[0]/C
                         clock pessimism              0.000     0.859    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.092     0.951    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/FSM_sequential_dest_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.427%)  route 0.274ns (62.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.558     0.560    design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y53         FDRE                                         r  design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_rdata_reg[15]/Q
                         net (fo=1, routed)           0.274     0.998    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_in[15]
    SLICE_X37Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.828     0.830    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X37Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]/C
                         clock pessimism              0.000     0.830    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.070     0.900    design_1_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_req_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/FSM_sequential_dest_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.111%)  route 0.290ns (60.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.579     0.581    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_clk
    SLICE_X28Y50         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_req_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_req_ff_reg/Q
                         net (fo=5, routed)           0.290     1.011    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/dest_req
    SLICE_X28Y49         LUT5 (Prop_lut5_I1_O)        0.045     1.056 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/FSM_sequential_dest_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.056    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/FSM_sequential_dest_state[1]_i_1__0_n_0
    SLICE_X28Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/FSM_sequential_dest_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.857     0.859    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/m_valid_i_reg_1
    SLICE_X28Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/FSM_sequential_dest_state_reg[1]/C
                         clock pessimism              0.000     0.859    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.091     0.950    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/FSM_sequential_dest_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0    design_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         50.000      49.000     SLICE_X3Y47      design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         50.000      49.000     SLICE_X39Y51     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         50.000      49.000     SLICE_X39Y51     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
Min Period        n/a     FDSE/C              n/a            1.000         50.000      49.000     SLICE_X39Y51     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         50.000      49.000     SLICE_X39Y51     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[3]_rep/C
Min Period        n/a     FDSE/C              n/a            1.000         50.000      49.000     SLICE_X37Y60     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         50.000      49.000     SLICE_X37Y59     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDSE/C              n/a            1.000         50.000      49.000     SLICE_X37Y59     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X66Y40     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X66Y40     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X84Y86     design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[24][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X82Y86     design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[24][1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X82Y86     design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[24][2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X82Y86     design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[24][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X87Y84     design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg25_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X99Y78     design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg25_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X99Y78     design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg25_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X99Y78     design_1_i/AXI_Exposer_PS_PL_0/U0/AXI_Exposer_PS_PL_v1_0_S00_AXI_inst/slv_reg25_reg[22]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X66Y40     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X66Y40     design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X3Y47      design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/aw_en_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X3Y47      design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/aw_en_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X39Y51     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X39Y51     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X39Y51     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X39Y51     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X39Y51     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X39Y51     design_1_i/AXI_Exposer_PL_PS_0/U0/AXI_Exposer_PL_PS_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  clkfbout_design_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       27.926ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.926ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        2.007ns  (logic 0.518ns (25.813%)  route 1.489ns (74.187%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]/C
    SLICE_X54Y70         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]/Q
                         net (fo=1, routed)           1.489     2.007    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[18]
    SLICE_X35Y57         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X35Y57         FDRE (Setup_fdre_C_D)       -0.067    29.933    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[18]
  -------------------------------------------------------------------
                         required time                         29.933    
                         arrival time                          -2.007    
  -------------------------------------------------------------------
                         slack                                 27.926    

Slack (MET) :             28.118ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.824ns  (logic 0.456ns (25.007%)  route 1.368ns (74.993%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]/C
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[12]/Q
                         net (fo=1, routed)           1.368     1.824    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[12]
    SLICE_X38Y54         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X38Y54         FDRE (Setup_fdre_C_D)       -0.058    29.942    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[12]
  -------------------------------------------------------------------
                         required time                         29.942    
                         arrival time                          -1.824    
  -------------------------------------------------------------------
                         slack                                 28.118    

Slack (MET) :             28.248ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.671ns  (logic 0.518ns (31.006%)  route 1.153ns (68.994%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]/C
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           1.153     1.671    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[1]
    SLICE_X39Y50         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X39Y50         FDRE (Setup_fdre_C_D)       -0.081    29.919    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         29.919    
                         arrival time                          -1.671    
  -------------------------------------------------------------------
                         slack                                 28.248    

Slack (MET) :             28.271ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.684ns  (logic 0.456ns (27.072%)  route 1.228ns (72.928%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]/C
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[24]/Q
                         net (fo=1, routed)           1.228     1.684    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[24]
    SLICE_X34Y57         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X34Y57         FDRE (Setup_fdre_C_D)       -0.045    29.955    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[24]
  -------------------------------------------------------------------
                         required time                         29.955    
                         arrival time                          -1.684    
  -------------------------------------------------------------------
                         slack                                 28.271    

Slack (MET) :             28.299ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.416ns  (logic 0.478ns (33.747%)  route 0.938ns (66.253%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]/C
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[27]/Q
                         net (fo=1, routed)           0.938     1.416    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[27]
    SLICE_X25Y44         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X25Y44         FDRE (Setup_fdre_C_D)       -0.285    29.715    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[27]
  -------------------------------------------------------------------
                         required time                         29.715    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                 28.299    

Slack (MET) :             28.307ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.665ns  (logic 0.518ns (31.117%)  route 1.147ns (68.883%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]/C
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           1.147     1.665    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[6]
    SLICE_X38Y50         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X38Y50         FDRE (Setup_fdre_C_D)       -0.028    29.972    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         required time                         29.972    
                         arrival time                          -1.665    
  -------------------------------------------------------------------
                         slack                                 28.307    

Slack (MET) :             28.342ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.553ns  (logic 0.518ns (33.347%)  route 1.035ns (66.653%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]/C
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[25]/Q
                         net (fo=1, routed)           1.035     1.553    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[25]
    SLICE_X25Y44         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X25Y44         FDRE (Setup_fdre_C_D)       -0.105    29.895    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[25]
  -------------------------------------------------------------------
                         required time                         29.895    
                         arrival time                          -1.553    
  -------------------------------------------------------------------
                         slack                                 28.342    

Slack (MET) :             28.351ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.547ns  (logic 0.518ns (33.494%)  route 1.029ns (66.506%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/C
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/Q
                         net (fo=1, routed)           1.029     1.547    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[29]
    SLICE_X25Y44         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X25Y44         FDRE (Setup_fdre_C_D)       -0.102    29.898    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]
  -------------------------------------------------------------------
                         required time                         29.898    
                         arrival time                          -1.547    
  -------------------------------------------------------------------
                         slack                                 28.351    

Slack (MET) :             28.366ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.382ns  (logic 0.478ns (34.588%)  route 0.904ns (65.412%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=2, routed)           0.904     1.382    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[1]
    SLICE_X11Y46         FDRE                                         r  design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X11Y46         FDRE (Setup_fdre_C_D)       -0.252    29.748    design_1_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         29.748    
                         arrival time                          -1.382    
  -------------------------------------------------------------------
                         slack                                 28.366    

Slack (MET) :             28.454ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.515ns  (logic 0.456ns (30.090%)  route 1.059ns (69.910%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]/C
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[16]/Q
                         net (fo=1, routed)           1.059     1.515    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[16]
    SLICE_X36Y58         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X36Y58         FDRE (Setup_fdre_C_D)       -0.031    29.969    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[16]
  -------------------------------------------------------------------
                         required time                         29.969    
                         arrival time                          -1.515    
  -------------------------------------------------------------------
                         slack                                 28.454    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      147.768ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             147.768ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (MaxDelay Path 150.000ns)
  Data Path Delay:        2.174ns  (logic 0.518ns (23.829%)  route 1.656ns (76.171%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 150.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y72                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]/C
    SLICE_X26Y72         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[23]/Q
                         net (fo=1, routed)           1.656     2.174    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[23]
    SLICE_X17Y45         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  150.000   150.000    
    SLICE_X17Y45         FDRE (Setup_fdre_C_D)       -0.058   149.942    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[23]
  -------------------------------------------------------------------
                         required time                        149.942    
                         arrival time                          -2.174    
  -------------------------------------------------------------------
                         slack                                147.768    

Slack (MET) :             147.912ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (MaxDelay Path 150.000ns)
  Data Path Delay:        1.993ns  (logic 0.518ns (25.989%)  route 1.475ns (74.011%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 150.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y72                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]/C
    SLICE_X26Y72         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[16]/Q
                         net (fo=1, routed)           1.475     1.993    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[16]
    SLICE_X17Y45         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  150.000   150.000    
    SLICE_X17Y45         FDRE (Setup_fdre_C_D)       -0.095   149.905    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[16]
  -------------------------------------------------------------------
                         required time                        149.905    
                         arrival time                          -1.993    
  -------------------------------------------------------------------
                         slack                                147.912    

Slack (MET) :             148.063ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (MaxDelay Path 150.000ns)
  Data Path Delay:        1.876ns  (logic 0.456ns (24.309%)  route 1.420ns (75.691%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 150.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]/C
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[19]/Q
                         net (fo=1, routed)           1.420     1.876    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[19]
    SLICE_X17Y45         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  150.000   150.000    
    SLICE_X17Y45         FDRE (Setup_fdre_C_D)       -0.061   149.939    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[19]
  -------------------------------------------------------------------
                         required time                        149.939    
                         arrival time                          -1.876    
  -------------------------------------------------------------------
                         slack                                148.063    

Slack (MET) :             148.101ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (MaxDelay Path 150.000ns)
  Data Path Delay:        1.827ns  (logic 0.456ns (24.954%)  route 1.371ns (75.046%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 150.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y70                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]/C
    SLICE_X27Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[20]/Q
                         net (fo=1, routed)           1.371     1.827    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[20]
    SLICE_X27Y46         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  150.000   150.000    
    SLICE_X27Y46         FDRE (Setup_fdre_C_D)       -0.072   149.928    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[20]
  -------------------------------------------------------------------
                         required time                        149.928    
                         arrival time                          -1.827    
  -------------------------------------------------------------------
                         slack                                148.101    

Slack (MET) :             148.160ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (MaxDelay Path 150.000ns)
  Data Path Delay:        1.779ns  (logic 0.456ns (25.632%)  route 1.323ns (74.368%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 150.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]/C
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           1.323     1.779    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[9]
    SLICE_X29Y57         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  150.000   150.000    
    SLICE_X29Y57         FDRE (Setup_fdre_C_D)       -0.061   149.939    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[9]
  -------------------------------------------------------------------
                         required time                        149.939    
                         arrival time                          -1.779    
  -------------------------------------------------------------------
                         slack                                148.160    

Slack (MET) :             148.223ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (MaxDelay Path 150.000ns)
  Data Path Delay:        1.668ns  (logic 0.456ns (27.343%)  route 1.212ns (72.657%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 150.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y60                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/C
    SLICE_X27Y60         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           1.212     1.668    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[21]
    SLICE_X27Y46         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  150.000   150.000    
    SLICE_X27Y46         FDRE (Setup_fdre_C_D)       -0.109   149.891    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]
  -------------------------------------------------------------------
                         required time                        149.891    
                         arrival time                          -1.668    
  -------------------------------------------------------------------
                         slack                                148.223    

Slack (MET) :             148.246ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (MaxDelay Path 150.000ns)
  Data Path Delay:        1.692ns  (logic 0.456ns (26.958%)  route 1.236ns (73.042%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 150.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y66                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]/C
    SLICE_X27Y66         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[32]/Q
                         net (fo=1, routed)           1.236     1.692    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[32]
    SLICE_X27Y46         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  150.000   150.000    
    SLICE_X27Y46         FDRE (Setup_fdre_C_D)       -0.062   149.938    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[32]
  -------------------------------------------------------------------
                         required time                        149.938    
                         arrival time                          -1.692    
  -------------------------------------------------------------------
                         slack                                148.246    

Slack (MET) :             148.259ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (MaxDelay Path 150.000ns)
  Data Path Delay:        1.636ns  (logic 0.456ns (27.865%)  route 1.180ns (72.135%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 150.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[6]/C
    SLICE_X40Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           1.180     1.636    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[6]
    SLICE_X49Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  150.000   150.000    
    SLICE_X49Y90         FDRE (Setup_fdre_C_D)       -0.105   149.895    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         required time                        149.895    
                         arrival time                          -1.636    
  -------------------------------------------------------------------
                         slack                                148.259    

Slack (MET) :             148.279ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (MaxDelay Path 150.000ns)
  Data Path Delay:        1.616ns  (logic 0.456ns (28.220%)  route 1.160ns (71.780%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 150.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[6]/C
    SLICE_X41Y82         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           1.160     1.616    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[6]
    SLICE_X43Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  150.000   150.000    
    SLICE_X43Y85         FDRE (Setup_fdre_C_D)       -0.105   149.895    design_1_i/ps7_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         required time                        149.895    
                         arrival time                          -1.616    
  -------------------------------------------------------------------
                         slack                                148.279    

Slack (MET) :             148.336ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            150.000ns  (MaxDelay Path 150.000ns)
  Data Path Delay:        1.583ns  (logic 0.456ns (28.812%)  route 1.127ns (71.188%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 150.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]/C
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           1.127     1.583    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[5]
    SLICE_X29Y57         FDRE                                         r  design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  150.000   150.000    
    SLICE_X29Y57         FDRE (Setup_fdre_C_D)       -0.081   149.919    design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                        149.919    
                         arrival time                          -1.583    
  -------------------------------------------------------------------
                         slack                                148.336    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.871ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.711ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.871ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.744ns  (logic 0.456ns (2.723%)  route 16.288ns (97.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 51.853 - 50.000 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.727     1.730    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X64Y40         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.456     2.186 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)       16.288    18.474    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X106Y131       FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.850    51.853    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X106Y131       FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][0]/C
                         clock pessimism              0.000    51.853    
                         clock uncertainty           -0.103    51.750    
    SLICE_X106Y131       FDCE (Recov_fdce_C_CLR)     -0.405    51.345    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][0]
  -------------------------------------------------------------------
                         required time                         51.345    
                         arrival time                         -18.474    
  -------------------------------------------------------------------
                         slack                                 32.871    

Slack (MET) :             33.137ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][15]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.406ns  (logic 0.456ns (2.779%)  route 15.950ns (97.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 51.781 - 50.000 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.727     1.730    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X64Y40         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.456     2.186 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)       15.950    18.136    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X103Y132       FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.778    51.781    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X103Y132       FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][15]/C
                         clock pessimism              0.000    51.781    
                         clock uncertainty           -0.103    51.678    
    SLICE_X103Y132       FDCE (Recov_fdce_C_CLR)     -0.405    51.273    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][15]
  -------------------------------------------------------------------
                         required time                         51.273    
                         arrival time                         -18.136    
  -------------------------------------------------------------------
                         slack                                 33.137    

Slack (MET) :             33.137ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.406ns  (logic 0.456ns (2.779%)  route 15.950ns (97.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 51.781 - 50.000 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.727     1.730    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X64Y40         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.456     2.186 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)       15.950    18.136    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X103Y132       FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.778    51.781    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X103Y132       FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][5]/C
                         clock pessimism              0.000    51.781    
                         clock uncertainty           -0.103    51.678    
    SLICE_X103Y132       FDCE (Recov_fdce_C_CLR)     -0.405    51.273    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][5]
  -------------------------------------------------------------------
                         required time                         51.273    
                         arrival time                         -18.136    
  -------------------------------------------------------------------
                         slack                                 33.137    

Slack (MET) :             33.137ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.406ns  (logic 0.456ns (2.779%)  route 15.950ns (97.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 51.781 - 50.000 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.727     1.730    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X64Y40         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.456     2.186 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)       15.950    18.136    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X103Y132       FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.778    51.781    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X103Y132       FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][6]/C
                         clock pessimism              0.000    51.781    
                         clock uncertainty           -0.103    51.678    
    SLICE_X103Y132       FDCE (Recov_fdce_C_CLR)     -0.405    51.273    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][6]
  -------------------------------------------------------------------
                         required time                         51.273    
                         arrival time                         -18.136    
  -------------------------------------------------------------------
                         slack                                 33.137    

Slack (MET) :             33.137ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.406ns  (logic 0.456ns (2.779%)  route 15.950ns (97.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 51.781 - 50.000 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.727     1.730    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X64Y40         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.456     2.186 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)       15.950    18.136    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X103Y132       FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.778    51.781    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X103Y132       FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][7]/C
                         clock pessimism              0.000    51.781    
                         clock uncertainty           -0.103    51.678    
    SLICE_X103Y132       FDCE (Recov_fdce_C_CLR)     -0.405    51.273    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][7]
  -------------------------------------------------------------------
                         required time                         51.273    
                         arrival time                         -18.136    
  -------------------------------------------------------------------
                         slack                                 33.137    

Slack (MET) :             33.139ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.489ns  (logic 0.456ns (2.766%)  route 16.033ns (97.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.779ns = ( 51.779 - 50.000 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.727     1.730    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X64Y40         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.456     2.186 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)       16.033    18.219    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X102Y131       FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.776    51.779    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X102Y131       FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][1]/C
                         clock pessimism              0.000    51.779    
                         clock uncertainty           -0.103    51.676    
    SLICE_X102Y131       FDCE (Recov_fdce_C_CLR)     -0.319    51.357    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][1]
  -------------------------------------------------------------------
                         required time                         51.357    
                         arrival time                         -18.219    
  -------------------------------------------------------------------
                         slack                                 33.139    

Slack (MET) :             33.139ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.489ns  (logic 0.456ns (2.766%)  route 16.033ns (97.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.779ns = ( 51.779 - 50.000 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.727     1.730    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X64Y40         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.456     2.186 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)       16.033    18.219    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X102Y131       FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.776    51.779    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X102Y131       FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][2]/C
                         clock pessimism              0.000    51.779    
                         clock uncertainty           -0.103    51.676    
    SLICE_X102Y131       FDCE (Recov_fdce_C_CLR)     -0.319    51.357    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][2]
  -------------------------------------------------------------------
                         required time                         51.357    
                         arrival time                         -18.219    
  -------------------------------------------------------------------
                         slack                                 33.139    

Slack (MET) :             33.139ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.489ns  (logic 0.456ns (2.766%)  route 16.033ns (97.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.779ns = ( 51.779 - 50.000 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.727     1.730    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X64Y40         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.456     2.186 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)       16.033    18.219    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X102Y131       FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.776    51.779    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X102Y131       FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][3]/C
                         clock pessimism              0.000    51.779    
                         clock uncertainty           -0.103    51.676    
    SLICE_X102Y131       FDCE (Recov_fdce_C_CLR)     -0.319    51.357    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][3]
  -------------------------------------------------------------------
                         required time                         51.357    
                         arrival time                         -18.219    
  -------------------------------------------------------------------
                         slack                                 33.139    

Slack (MET) :             33.197ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][10]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.348ns  (logic 0.456ns (2.789%)  route 15.892ns (97.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.782ns = ( 51.782 - 50.000 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.727     1.730    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X64Y40         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.456     2.186 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)       15.892    18.078    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X103Y133       FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.779    51.782    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X103Y133       FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][10]/C
                         clock pessimism              0.000    51.782    
                         clock uncertainty           -0.103    51.679    
    SLICE_X103Y133       FDCE (Recov_fdce_C_CLR)     -0.405    51.274    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][10]
  -------------------------------------------------------------------
                         required time                         51.274    
                         arrival time                         -18.078    
  -------------------------------------------------------------------
                         slack                                 33.197    

Slack (MET) :             33.197ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][11]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_design_1_clk_wiz_0 rise@50.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.348ns  (logic 0.456ns (2.789%)  route 15.892ns (97.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.782ns = ( 51.782 - 50.000 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.806     1.806    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.727     1.730    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X64Y40         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.456     2.186 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)       15.892    18.078    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X103Y133       FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        1.612    51.612    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    48.187 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    49.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        1.779    51.782    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X103Y133       FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][11]/C
                         clock pessimism              0.000    51.782    
                         clock uncertainty           -0.103    51.679    
    SLICE_X103Y133       FDCE (Recov_fdce_C_CLR)     -0.405    51.274    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[20][11]
  -------------------------------------------------------------------
                         required time                         51.274    
                         arrival time                         -18.078    
  -------------------------------------------------------------------
                         slack                                 33.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_valid_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.141ns (15.917%)  route 0.745ns (84.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.582     0.584    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X64Y40         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.141     0.725 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)        0.745     1.469    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X32Y44         FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.828     0.830    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X32Y44         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_valid_reg/C
                         clock pessimism             -0.005     0.825    
    SLICE_X32Y44         FDCE (Remov_fdce_C_CLR)     -0.067     0.758    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/a0l2_valid_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.141ns (15.917%)  route 0.745ns (84.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.582     0.584    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X64Y40         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.141     0.725 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)        0.745     1.469    design_1_i/BohSME_export_0/U0/BohSME/instr1/RST
    SLICE_X32Y44         FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr1/a0l2_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.828     0.830    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X32Y44         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a0l2_valid_reg/C
                         clock pessimism             -0.005     0.825    
    SLICE_X32Y44         FDCE (Remov_fdce_C_CLR)     -0.067     0.758    design_1_i/BohSME_export_0/U0/BohSME/instr1/a0l2_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[0][1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.141ns (14.989%)  route 0.800ns (85.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.582     0.584    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X64Y40         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.141     0.725 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)        0.800     1.524    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X44Y57         FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.825     0.827    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X44Y57         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[0][1]/C
                         clock pessimism              0.000     0.827    
    SLICE_X44Y57         FDCE (Remov_fdce_C_CLR)     -0.092     0.735    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[0][2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.141ns (14.989%)  route 0.800ns (85.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.582     0.584    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X64Y40         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.141     0.725 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)        0.800     1.524    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X44Y57         FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.825     0.827    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X44Y57         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[0][2]/C
                         clock pessimism              0.000     0.827    
    SLICE_X44Y57         FDCE (Remov_fdce_C_CLR)     -0.092     0.735    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[0][4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.141ns (14.989%)  route 0.800ns (85.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.582     0.584    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X64Y40         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.141     0.725 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)        0.800     1.524    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X44Y57         FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.825     0.827    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X44Y57         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[0][4]/C
                         clock pessimism              0.000     0.827    
    SLICE_X44Y57         FDCE (Remov_fdce_C_CLR)     -0.092     0.735    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr1/a0l2_len_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.141ns (14.231%)  route 0.850ns (85.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.582     0.584    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X64Y40         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.141     0.725 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)        0.850     1.574    design_1_i/BohSME_export_0/U0/BohSME/instr1/RST
    SLICE_X32Y45         FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr1/a0l2_len_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.828     0.830    design_1_i/BohSME_export_0/U0/BohSME/instr1/CLK
    SLICE_X32Y45         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr1/a0l2_len_reg[0]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X32Y45         FDCE (Remov_fdce_C_CLR)     -0.067     0.758    design_1_i/BohSME_export_0/U0/BohSME/instr1/a0l2_len_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[0][0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.141ns (13.872%)  route 0.875ns (86.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.582     0.584    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X64Y40         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.141     0.725 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)        0.875     1.600    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X44Y58         FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.825     0.827    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X44Y58         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[0][0]/C
                         clock pessimism              0.000     0.827    
    SLICE_X44Y58         FDCE (Remov_fdce_C_CLR)     -0.092     0.735    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[0][3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.141ns (13.872%)  route 0.875ns (86.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.582     0.584    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X64Y40         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.141     0.725 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)        0.875     1.600    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X44Y58         FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.825     0.827    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X44Y58         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[0][3]/C
                         clock pessimism              0.000     0.827    
    SLICE_X44Y58         FDCE (Remov_fdce_C_CLR)     -0.092     0.735    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[0][5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.141ns (13.872%)  route 0.875ns (86.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.582     0.584    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X64Y40         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.141     0.725 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)        0.875     1.600    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X44Y58         FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.825     0.827    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X44Y58         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[0][5]/C
                         clock pessimism              0.000     0.827    
    SLICE_X44Y58         FDCE (Remov_fdce_C_CLR)     -0.092     0.735    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[0][7]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.141ns (13.872%)  route 0.875ns (86.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.597     0.597    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.582     0.584    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X64Y40         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.141     0.725 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1399, routed)        0.875     1.600    design_1_i/BohSME_export_0/U0/BohSME/instr0/RST
    SLICE_X44Y58         FDCE                                         f  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[0][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1138, routed)        0.864     0.864    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=4073, routed)        0.825     0.827    design_1_i/BohSME_export_0/U0/BohSME/instr0/CLK
    SLICE_X44Y58         FDCE                                         r  design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[0][7]/C
                         clock pessimism              0.000     0.827    
    SLICE_X44Y58         FDCE (Remov_fdce_C_CLR)     -0.092     0.735    design_1_i/BohSME_export_0/U0/BohSME/instr0/a1l1_val_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.865    





