Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun  5 15:20:09 2022
| Host         : Chiro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_receiver_wrapper_timing_summary_routed.rpt -pb design_receiver_wrapper_timing_summary_routed.pb -rpx design_receiver_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_receiver_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/update_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_receiver_i/ReceiverWrapper_0/inst/Receiver/started_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 43 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.058      -43.460                     29                  709        0.184        0.000                      0                  709        3.667        0.000                       0                   276  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                     ------------         ----------      --------------
clk_50M                                   {0.000 10.000}       20.000          50.000          
  clk_out1_design_receiver_clk_wiz_0_0_1  {0.000 4.167}        8.333           120.000         
  clkfbout_design_receiver_clk_wiz_0_0_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M                                                                                                                                                                                     7.000        0.000                       0                     1  
  clk_out1_design_receiver_clk_wiz_0_0_1       -2.058      -43.460                     29                  709        0.184        0.000                      0                  709        3.667        0.000                       0                   272  
  clkfbout_design_receiver_clk_wiz_0_0_1                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_receiver_clk_wiz_0_0_1
  To Clock:  clk_out1_design_receiver_clk_wiz_0_0_1

Setup :           29  Failing Endpoints,  Worst Slack       -2.058ns,  Total Violation      -43.460ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.058ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.298ns  (logic 4.969ns (48.254%)  route 5.329ns (51.746%))
  Logic Levels:           22  (CARRY4=13 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.041ns = ( 7.293 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         1.518    -0.564    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X100Y14        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y14        FDRE (Prop_fdre_C_Q)         0.433    -0.131 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/Q
                         net (fo=6, routed)           0.365     0.234    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg_n_0_[0]
    SLICE_X100Y15        LUT2 (Prop_lut2_I0_O)        0.105     0.339 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_12/O
                         net (fo=1, routed)           0.000     0.339    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_12_n_0
    SLICE_X100Y15        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.762 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.762    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_8_n_0
    SLICE_X100Y16        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.862 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000     0.862    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_15_n_0
    SLICE_X100Y17        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.962 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.962    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_19_n_0
    SLICE_X100Y18        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.219 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_26/O[1]
                         net (fo=3, routed)           0.700     1.918    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_refData_T_1[13]
    SLICE_X103Y18        LUT5 (Prop_lut5_I2_O)        0.245     2.163 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_24/O
                         net (fo=3, routed)           0.511     2.674    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_24_n_0
    SLICE_X103Y17        LUT5 (Prop_lut5_I4_O)        0.105     2.779 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_18/O
                         net (fo=1, routed)           0.343     3.123    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_18_n_0
    SLICE_X102Y18        LUT6 (Prop_lut6_I2_O)        0.105     3.228 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_14/O
                         net (fo=3, routed)           0.241     3.468    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_14_n_0
    SLICE_X102Y18        LUT6 (Prop_lut6_I1_O)        0.105     3.573 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_12/O
                         net (fo=2, routed)           0.491     4.064    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_12_n_0
    SLICE_X102Y17        LUT6 (Prop_lut6_I1_O)        0.105     4.169 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_9/O
                         net (fo=9, routed)           0.546     4.715    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_9_n_0
    SLICE_X99Y17         LUT3 (Prop_lut3_I2_O)        0.105     4.820 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_8/O
                         net (fo=15, routed)          0.560     5.381    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_8_n_0
    SLICE_X96Y17         LUT4 (Prop_lut4_I2_O)        0.105     5.486 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_6/O
                         net (fo=1, routed)           0.000     5.486    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_6_n_0
    SLICE_X96Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.930 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry/CO[3]
                         net (fo=1, routed)           0.000     5.930    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_n_0
    SLICE_X96Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     6.192 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry__0/O[3]
                         net (fo=2, routed)           0.501     6.692    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry__0_n_4
    SLICE_X97Y18         LUT3 (Prop_lut3_I1_O)        0.250     6.942 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0_i_3/O
                         net (fo=2, routed)           0.418     7.360    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0_i_3_n_0
    SLICE_X94Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.790 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.790    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0_n_0
    SLICE_X94Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.890 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.890    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__1_n_0
    SLICE_X94Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     8.068 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__2/O[0]
                         net (fo=33, routed)          0.653     8.721    design_receiver_i/ReceiverWrapper_0/inst/Receiver/_GEN_26[15]
    SLICE_X95Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.551     9.272 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.272    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__3_n_0
    SLICE_X95Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.370 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.370    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__4_n_0
    SLICE_X95Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.468 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.468    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__5_n_0
    SLICE_X95Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.733 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__6/O[1]
                         net (fo=1, routed)           0.000     9.733    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[31]_0[1]
    SLICE_X95Y23         FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         1.352     7.293    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X95Y23         FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[29]/C
                         clock pessimism              0.406     7.699    
                         clock uncertainty           -0.083     7.616    
    SLICE_X95Y23         FDRE (Setup_fdre_C_D)        0.059     7.675    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[29]
  -------------------------------------------------------------------
                         required time                          7.675    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                 -2.058    

Slack (VIOLATED) :        -2.053ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.293ns  (logic 4.964ns (48.229%)  route 5.329ns (51.771%))
  Logic Levels:           22  (CARRY4=13 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.041ns = ( 7.293 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         1.518    -0.564    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X100Y14        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y14        FDRE (Prop_fdre_C_Q)         0.433    -0.131 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/Q
                         net (fo=6, routed)           0.365     0.234    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg_n_0_[0]
    SLICE_X100Y15        LUT2 (Prop_lut2_I0_O)        0.105     0.339 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_12/O
                         net (fo=1, routed)           0.000     0.339    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_12_n_0
    SLICE_X100Y15        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.762 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.762    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_8_n_0
    SLICE_X100Y16        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.862 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000     0.862    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_15_n_0
    SLICE_X100Y17        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.962 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.962    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_19_n_0
    SLICE_X100Y18        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.219 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_26/O[1]
                         net (fo=3, routed)           0.700     1.918    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_refData_T_1[13]
    SLICE_X103Y18        LUT5 (Prop_lut5_I2_O)        0.245     2.163 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_24/O
                         net (fo=3, routed)           0.511     2.674    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_24_n_0
    SLICE_X103Y17        LUT5 (Prop_lut5_I4_O)        0.105     2.779 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_18/O
                         net (fo=1, routed)           0.343     3.123    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_18_n_0
    SLICE_X102Y18        LUT6 (Prop_lut6_I2_O)        0.105     3.228 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_14/O
                         net (fo=3, routed)           0.241     3.468    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_14_n_0
    SLICE_X102Y18        LUT6 (Prop_lut6_I1_O)        0.105     3.573 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_12/O
                         net (fo=2, routed)           0.491     4.064    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_12_n_0
    SLICE_X102Y17        LUT6 (Prop_lut6_I1_O)        0.105     4.169 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_9/O
                         net (fo=9, routed)           0.546     4.715    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_9_n_0
    SLICE_X99Y17         LUT3 (Prop_lut3_I2_O)        0.105     4.820 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_8/O
                         net (fo=15, routed)          0.560     5.381    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_8_n_0
    SLICE_X96Y17         LUT4 (Prop_lut4_I2_O)        0.105     5.486 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_6/O
                         net (fo=1, routed)           0.000     5.486    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_6_n_0
    SLICE_X96Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.930 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry/CO[3]
                         net (fo=1, routed)           0.000     5.930    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_n_0
    SLICE_X96Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     6.192 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry__0/O[3]
                         net (fo=2, routed)           0.501     6.692    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry__0_n_4
    SLICE_X97Y18         LUT3 (Prop_lut3_I1_O)        0.250     6.942 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0_i_3/O
                         net (fo=2, routed)           0.418     7.360    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0_i_3_n_0
    SLICE_X94Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.790 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.790    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0_n_0
    SLICE_X94Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.890 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.890    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__1_n_0
    SLICE_X94Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     8.068 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__2/O[0]
                         net (fo=33, routed)          0.653     8.721    design_receiver_i/ReceiverWrapper_0/inst/Receiver/_GEN_26[15]
    SLICE_X95Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.551     9.272 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.272    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__3_n_0
    SLICE_X95Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.370 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.370    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__4_n_0
    SLICE_X95Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.468 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.468    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__5_n_0
    SLICE_X95Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.728 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__6/O[3]
                         net (fo=1, routed)           0.000     9.728    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[31]_0[3]
    SLICE_X95Y23         FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         1.352     7.293    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X95Y23         FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[31]/C
                         clock pessimism              0.406     7.699    
                         clock uncertainty           -0.083     7.616    
    SLICE_X95Y23         FDRE (Setup_fdre_C_D)        0.059     7.675    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[31]
  -------------------------------------------------------------------
                         required time                          7.675    
                         arrival time                          -9.728    
  -------------------------------------------------------------------
                         slack                                 -2.053    

Slack (VIOLATED) :        -1.993ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.233ns  (logic 4.904ns (47.926%)  route 5.329ns (52.074%))
  Logic Levels:           22  (CARRY4=13 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.041ns = ( 7.293 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         1.518    -0.564    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X100Y14        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y14        FDRE (Prop_fdre_C_Q)         0.433    -0.131 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/Q
                         net (fo=6, routed)           0.365     0.234    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg_n_0_[0]
    SLICE_X100Y15        LUT2 (Prop_lut2_I0_O)        0.105     0.339 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_12/O
                         net (fo=1, routed)           0.000     0.339    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_12_n_0
    SLICE_X100Y15        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.762 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.762    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_8_n_0
    SLICE_X100Y16        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.862 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000     0.862    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_15_n_0
    SLICE_X100Y17        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.962 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.962    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_19_n_0
    SLICE_X100Y18        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.219 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_26/O[1]
                         net (fo=3, routed)           0.700     1.918    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_refData_T_1[13]
    SLICE_X103Y18        LUT5 (Prop_lut5_I2_O)        0.245     2.163 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_24/O
                         net (fo=3, routed)           0.511     2.674    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_24_n_0
    SLICE_X103Y17        LUT5 (Prop_lut5_I4_O)        0.105     2.779 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_18/O
                         net (fo=1, routed)           0.343     3.123    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_18_n_0
    SLICE_X102Y18        LUT6 (Prop_lut6_I2_O)        0.105     3.228 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_14/O
                         net (fo=3, routed)           0.241     3.468    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_14_n_0
    SLICE_X102Y18        LUT6 (Prop_lut6_I1_O)        0.105     3.573 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_12/O
                         net (fo=2, routed)           0.491     4.064    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_12_n_0
    SLICE_X102Y17        LUT6 (Prop_lut6_I1_O)        0.105     4.169 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_9/O
                         net (fo=9, routed)           0.546     4.715    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_9_n_0
    SLICE_X99Y17         LUT3 (Prop_lut3_I2_O)        0.105     4.820 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_8/O
                         net (fo=15, routed)          0.560     5.381    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_8_n_0
    SLICE_X96Y17         LUT4 (Prop_lut4_I2_O)        0.105     5.486 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_6/O
                         net (fo=1, routed)           0.000     5.486    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_6_n_0
    SLICE_X96Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.930 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry/CO[3]
                         net (fo=1, routed)           0.000     5.930    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_n_0
    SLICE_X96Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     6.192 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry__0/O[3]
                         net (fo=2, routed)           0.501     6.692    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry__0_n_4
    SLICE_X97Y18         LUT3 (Prop_lut3_I1_O)        0.250     6.942 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0_i_3/O
                         net (fo=2, routed)           0.418     7.360    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0_i_3_n_0
    SLICE_X94Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.790 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.790    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0_n_0
    SLICE_X94Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.890 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.890    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__1_n_0
    SLICE_X94Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     8.068 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__2/O[0]
                         net (fo=33, routed)          0.653     8.721    design_receiver_i/ReceiverWrapper_0/inst/Receiver/_GEN_26[15]
    SLICE_X95Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.551     9.272 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.272    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__3_n_0
    SLICE_X95Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.370 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.370    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__4_n_0
    SLICE_X95Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.468 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.468    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__5_n_0
    SLICE_X95Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.668 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__6/O[2]
                         net (fo=1, routed)           0.000     9.668    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[31]_0[2]
    SLICE_X95Y23         FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         1.352     7.293    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X95Y23         FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[30]/C
                         clock pessimism              0.406     7.699    
                         clock uncertainty           -0.083     7.616    
    SLICE_X95Y23         FDRE (Setup_fdre_C_D)        0.059     7.675    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[30]
  -------------------------------------------------------------------
                         required time                          7.675    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                 -1.993    

Slack (VIOLATED) :        -1.974ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.214ns  (logic 4.885ns (47.829%)  route 5.329ns (52.171%))
  Logic Levels:           22  (CARRY4=13 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.041ns = ( 7.293 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         1.518    -0.564    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X100Y14        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y14        FDRE (Prop_fdre_C_Q)         0.433    -0.131 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/Q
                         net (fo=6, routed)           0.365     0.234    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg_n_0_[0]
    SLICE_X100Y15        LUT2 (Prop_lut2_I0_O)        0.105     0.339 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_12/O
                         net (fo=1, routed)           0.000     0.339    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_12_n_0
    SLICE_X100Y15        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.762 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.762    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_8_n_0
    SLICE_X100Y16        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.862 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000     0.862    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_15_n_0
    SLICE_X100Y17        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.962 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.962    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_19_n_0
    SLICE_X100Y18        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.219 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_26/O[1]
                         net (fo=3, routed)           0.700     1.918    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_refData_T_1[13]
    SLICE_X103Y18        LUT5 (Prop_lut5_I2_O)        0.245     2.163 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_24/O
                         net (fo=3, routed)           0.511     2.674    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_24_n_0
    SLICE_X103Y17        LUT5 (Prop_lut5_I4_O)        0.105     2.779 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_18/O
                         net (fo=1, routed)           0.343     3.123    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_18_n_0
    SLICE_X102Y18        LUT6 (Prop_lut6_I2_O)        0.105     3.228 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_14/O
                         net (fo=3, routed)           0.241     3.468    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_14_n_0
    SLICE_X102Y18        LUT6 (Prop_lut6_I1_O)        0.105     3.573 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_12/O
                         net (fo=2, routed)           0.491     4.064    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_12_n_0
    SLICE_X102Y17        LUT6 (Prop_lut6_I1_O)        0.105     4.169 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_9/O
                         net (fo=9, routed)           0.546     4.715    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_9_n_0
    SLICE_X99Y17         LUT3 (Prop_lut3_I2_O)        0.105     4.820 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_8/O
                         net (fo=15, routed)          0.560     5.381    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_8_n_0
    SLICE_X96Y17         LUT4 (Prop_lut4_I2_O)        0.105     5.486 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_6/O
                         net (fo=1, routed)           0.000     5.486    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_6_n_0
    SLICE_X96Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.930 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry/CO[3]
                         net (fo=1, routed)           0.000     5.930    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_n_0
    SLICE_X96Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     6.192 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry__0/O[3]
                         net (fo=2, routed)           0.501     6.692    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry__0_n_4
    SLICE_X97Y18         LUT3 (Prop_lut3_I1_O)        0.250     6.942 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0_i_3/O
                         net (fo=2, routed)           0.418     7.360    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0_i_3_n_0
    SLICE_X94Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.790 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.790    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0_n_0
    SLICE_X94Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.890 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.890    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__1_n_0
    SLICE_X94Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     8.068 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__2/O[0]
                         net (fo=33, routed)          0.653     8.721    design_receiver_i/ReceiverWrapper_0/inst/Receiver/_GEN_26[15]
    SLICE_X95Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.551     9.272 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.272    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__3_n_0
    SLICE_X95Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.370 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.370    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__4_n_0
    SLICE_X95Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.468 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.468    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__5_n_0
    SLICE_X95Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.649 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__6/O[0]
                         net (fo=1, routed)           0.000     9.649    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[31]_0[0]
    SLICE_X95Y23         FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         1.352     7.293    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X95Y23         FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[28]/C
                         clock pessimism              0.406     7.699    
                         clock uncertainty           -0.083     7.616    
    SLICE_X95Y23         FDRE (Setup_fdre_C_D)        0.059     7.675    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[28]
  -------------------------------------------------------------------
                         required time                          7.675    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                 -1.974    

Slack (VIOLATED) :        -1.958ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.200ns  (logic 4.871ns (47.757%)  route 5.329ns (52.243%))
  Logic Levels:           21  (CARRY4=12 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 7.295 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         1.518    -0.564    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X100Y14        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y14        FDRE (Prop_fdre_C_Q)         0.433    -0.131 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/Q
                         net (fo=6, routed)           0.365     0.234    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg_n_0_[0]
    SLICE_X100Y15        LUT2 (Prop_lut2_I0_O)        0.105     0.339 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_12/O
                         net (fo=1, routed)           0.000     0.339    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_12_n_0
    SLICE_X100Y15        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.762 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.762    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_8_n_0
    SLICE_X100Y16        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.862 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000     0.862    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_15_n_0
    SLICE_X100Y17        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.962 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.962    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_19_n_0
    SLICE_X100Y18        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.219 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_26/O[1]
                         net (fo=3, routed)           0.700     1.918    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_refData_T_1[13]
    SLICE_X103Y18        LUT5 (Prop_lut5_I2_O)        0.245     2.163 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_24/O
                         net (fo=3, routed)           0.511     2.674    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_24_n_0
    SLICE_X103Y17        LUT5 (Prop_lut5_I4_O)        0.105     2.779 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_18/O
                         net (fo=1, routed)           0.343     3.123    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_18_n_0
    SLICE_X102Y18        LUT6 (Prop_lut6_I2_O)        0.105     3.228 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_14/O
                         net (fo=3, routed)           0.241     3.468    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_14_n_0
    SLICE_X102Y18        LUT6 (Prop_lut6_I1_O)        0.105     3.573 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_12/O
                         net (fo=2, routed)           0.491     4.064    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_12_n_0
    SLICE_X102Y17        LUT6 (Prop_lut6_I1_O)        0.105     4.169 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_9/O
                         net (fo=9, routed)           0.546     4.715    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_9_n_0
    SLICE_X99Y17         LUT3 (Prop_lut3_I2_O)        0.105     4.820 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_8/O
                         net (fo=15, routed)          0.560     5.381    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_8_n_0
    SLICE_X96Y17         LUT4 (Prop_lut4_I2_O)        0.105     5.486 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_6/O
                         net (fo=1, routed)           0.000     5.486    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_6_n_0
    SLICE_X96Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.930 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry/CO[3]
                         net (fo=1, routed)           0.000     5.930    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_n_0
    SLICE_X96Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     6.192 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry__0/O[3]
                         net (fo=2, routed)           0.501     6.692    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry__0_n_4
    SLICE_X97Y18         LUT3 (Prop_lut3_I1_O)        0.250     6.942 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0_i_3/O
                         net (fo=2, routed)           0.418     7.360    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0_i_3_n_0
    SLICE_X94Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.790 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.790    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0_n_0
    SLICE_X94Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.890 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.890    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__1_n_0
    SLICE_X94Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     8.068 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__2/O[0]
                         net (fo=33, routed)          0.653     8.721    design_receiver_i/ReceiverWrapper_0/inst/Receiver/_GEN_26[15]
    SLICE_X95Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.551     9.272 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.272    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__3_n_0
    SLICE_X95Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.370 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.370    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__4_n_0
    SLICE_X95Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.635 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__5/O[1]
                         net (fo=1, routed)           0.000     9.635    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[27]_1[1]
    SLICE_X95Y22         FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         1.354     7.295    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X95Y22         FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[25]/C
                         clock pessimism              0.406     7.701    
                         clock uncertainty           -0.083     7.618    
    SLICE_X95Y22         FDRE (Setup_fdre_C_D)        0.059     7.677    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[25]
  -------------------------------------------------------------------
                         required time                          7.677    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                 -1.958    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.195ns  (logic 4.866ns (47.732%)  route 5.329ns (52.268%))
  Logic Levels:           21  (CARRY4=12 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 7.295 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         1.518    -0.564    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X100Y14        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y14        FDRE (Prop_fdre_C_Q)         0.433    -0.131 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/Q
                         net (fo=6, routed)           0.365     0.234    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg_n_0_[0]
    SLICE_X100Y15        LUT2 (Prop_lut2_I0_O)        0.105     0.339 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_12/O
                         net (fo=1, routed)           0.000     0.339    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_12_n_0
    SLICE_X100Y15        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.762 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.762    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_8_n_0
    SLICE_X100Y16        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.862 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000     0.862    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_15_n_0
    SLICE_X100Y17        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.962 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.962    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_19_n_0
    SLICE_X100Y18        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.219 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_26/O[1]
                         net (fo=3, routed)           0.700     1.918    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_refData_T_1[13]
    SLICE_X103Y18        LUT5 (Prop_lut5_I2_O)        0.245     2.163 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_24/O
                         net (fo=3, routed)           0.511     2.674    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_24_n_0
    SLICE_X103Y17        LUT5 (Prop_lut5_I4_O)        0.105     2.779 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_18/O
                         net (fo=1, routed)           0.343     3.123    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_18_n_0
    SLICE_X102Y18        LUT6 (Prop_lut6_I2_O)        0.105     3.228 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_14/O
                         net (fo=3, routed)           0.241     3.468    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_14_n_0
    SLICE_X102Y18        LUT6 (Prop_lut6_I1_O)        0.105     3.573 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_12/O
                         net (fo=2, routed)           0.491     4.064    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_12_n_0
    SLICE_X102Y17        LUT6 (Prop_lut6_I1_O)        0.105     4.169 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_9/O
                         net (fo=9, routed)           0.546     4.715    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_9_n_0
    SLICE_X99Y17         LUT3 (Prop_lut3_I2_O)        0.105     4.820 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_8/O
                         net (fo=15, routed)          0.560     5.381    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_8_n_0
    SLICE_X96Y17         LUT4 (Prop_lut4_I2_O)        0.105     5.486 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_6/O
                         net (fo=1, routed)           0.000     5.486    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_6_n_0
    SLICE_X96Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.930 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry/CO[3]
                         net (fo=1, routed)           0.000     5.930    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_n_0
    SLICE_X96Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     6.192 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry__0/O[3]
                         net (fo=2, routed)           0.501     6.692    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry__0_n_4
    SLICE_X97Y18         LUT3 (Prop_lut3_I1_O)        0.250     6.942 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0_i_3/O
                         net (fo=2, routed)           0.418     7.360    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0_i_3_n_0
    SLICE_X94Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.790 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.790    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0_n_0
    SLICE_X94Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.890 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.890    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__1_n_0
    SLICE_X94Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     8.068 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__2/O[0]
                         net (fo=33, routed)          0.653     8.721    design_receiver_i/ReceiverWrapper_0/inst/Receiver/_GEN_26[15]
    SLICE_X95Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.551     9.272 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.272    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__3_n_0
    SLICE_X95Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.370 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.370    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__4_n_0
    SLICE_X95Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.630 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__5/O[3]
                         net (fo=1, routed)           0.000     9.630    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[27]_1[3]
    SLICE_X95Y22         FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         1.354     7.295    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X95Y22         FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[27]/C
                         clock pessimism              0.406     7.701    
                         clock uncertainty           -0.083     7.618    
    SLICE_X95Y22         FDRE (Setup_fdre_C_D)        0.059     7.677    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[27]
  -------------------------------------------------------------------
                         required time                          7.677    
                         arrival time                          -9.630    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.893ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.135ns  (logic 4.806ns (47.422%)  route 5.329ns (52.578%))
  Logic Levels:           21  (CARRY4=12 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 7.295 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         1.518    -0.564    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X100Y14        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y14        FDRE (Prop_fdre_C_Q)         0.433    -0.131 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/Q
                         net (fo=6, routed)           0.365     0.234    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg_n_0_[0]
    SLICE_X100Y15        LUT2 (Prop_lut2_I0_O)        0.105     0.339 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_12/O
                         net (fo=1, routed)           0.000     0.339    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_12_n_0
    SLICE_X100Y15        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.762 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.762    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_8_n_0
    SLICE_X100Y16        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.862 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000     0.862    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_15_n_0
    SLICE_X100Y17        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.962 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.962    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_19_n_0
    SLICE_X100Y18        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.219 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_26/O[1]
                         net (fo=3, routed)           0.700     1.918    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_refData_T_1[13]
    SLICE_X103Y18        LUT5 (Prop_lut5_I2_O)        0.245     2.163 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_24/O
                         net (fo=3, routed)           0.511     2.674    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_24_n_0
    SLICE_X103Y17        LUT5 (Prop_lut5_I4_O)        0.105     2.779 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_18/O
                         net (fo=1, routed)           0.343     3.123    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_18_n_0
    SLICE_X102Y18        LUT6 (Prop_lut6_I2_O)        0.105     3.228 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_14/O
                         net (fo=3, routed)           0.241     3.468    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_14_n_0
    SLICE_X102Y18        LUT6 (Prop_lut6_I1_O)        0.105     3.573 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_12/O
                         net (fo=2, routed)           0.491     4.064    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_12_n_0
    SLICE_X102Y17        LUT6 (Prop_lut6_I1_O)        0.105     4.169 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_9/O
                         net (fo=9, routed)           0.546     4.715    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_9_n_0
    SLICE_X99Y17         LUT3 (Prop_lut3_I2_O)        0.105     4.820 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_8/O
                         net (fo=15, routed)          0.560     5.381    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_8_n_0
    SLICE_X96Y17         LUT4 (Prop_lut4_I2_O)        0.105     5.486 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_6/O
                         net (fo=1, routed)           0.000     5.486    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_6_n_0
    SLICE_X96Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.930 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry/CO[3]
                         net (fo=1, routed)           0.000     5.930    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_n_0
    SLICE_X96Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     6.192 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry__0/O[3]
                         net (fo=2, routed)           0.501     6.692    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry__0_n_4
    SLICE_X97Y18         LUT3 (Prop_lut3_I1_O)        0.250     6.942 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0_i_3/O
                         net (fo=2, routed)           0.418     7.360    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0_i_3_n_0
    SLICE_X94Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.790 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.790    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0_n_0
    SLICE_X94Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.890 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.890    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__1_n_0
    SLICE_X94Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     8.068 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__2/O[0]
                         net (fo=33, routed)          0.653     8.721    design_receiver_i/ReceiverWrapper_0/inst/Receiver/_GEN_26[15]
    SLICE_X95Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.551     9.272 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.272    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__3_n_0
    SLICE_X95Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.370 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.370    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__4_n_0
    SLICE_X95Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.570 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__5/O[2]
                         net (fo=1, routed)           0.000     9.570    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[27]_1[2]
    SLICE_X95Y22         FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         1.354     7.295    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X95Y22         FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[26]/C
                         clock pessimism              0.406     7.701    
                         clock uncertainty           -0.083     7.618    
    SLICE_X95Y22         FDRE (Setup_fdre_C_D)        0.059     7.677    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[26]
  -------------------------------------------------------------------
                         required time                          7.677    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                 -1.893    

Slack (VIOLATED) :        -1.874ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.116ns  (logic 4.787ns (47.323%)  route 5.329ns (52.677%))
  Logic Levels:           21  (CARRY4=12 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 7.295 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         1.518    -0.564    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X100Y14        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y14        FDRE (Prop_fdre_C_Q)         0.433    -0.131 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/Q
                         net (fo=6, routed)           0.365     0.234    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg_n_0_[0]
    SLICE_X100Y15        LUT2 (Prop_lut2_I0_O)        0.105     0.339 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_12/O
                         net (fo=1, routed)           0.000     0.339    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_12_n_0
    SLICE_X100Y15        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.762 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.762    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_8_n_0
    SLICE_X100Y16        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.862 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000     0.862    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_15_n_0
    SLICE_X100Y17        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.962 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.962    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_19_n_0
    SLICE_X100Y18        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.219 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_26/O[1]
                         net (fo=3, routed)           0.700     1.918    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_refData_T_1[13]
    SLICE_X103Y18        LUT5 (Prop_lut5_I2_O)        0.245     2.163 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_24/O
                         net (fo=3, routed)           0.511     2.674    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_24_n_0
    SLICE_X103Y17        LUT5 (Prop_lut5_I4_O)        0.105     2.779 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_18/O
                         net (fo=1, routed)           0.343     3.123    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_18_n_0
    SLICE_X102Y18        LUT6 (Prop_lut6_I2_O)        0.105     3.228 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_14/O
                         net (fo=3, routed)           0.241     3.468    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_14_n_0
    SLICE_X102Y18        LUT6 (Prop_lut6_I1_O)        0.105     3.573 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_12/O
                         net (fo=2, routed)           0.491     4.064    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_12_n_0
    SLICE_X102Y17        LUT6 (Prop_lut6_I1_O)        0.105     4.169 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_9/O
                         net (fo=9, routed)           0.546     4.715    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_9_n_0
    SLICE_X99Y17         LUT3 (Prop_lut3_I2_O)        0.105     4.820 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_8/O
                         net (fo=15, routed)          0.560     5.381    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_8_n_0
    SLICE_X96Y17         LUT4 (Prop_lut4_I2_O)        0.105     5.486 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_6/O
                         net (fo=1, routed)           0.000     5.486    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_6_n_0
    SLICE_X96Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.930 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry/CO[3]
                         net (fo=1, routed)           0.000     5.930    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_n_0
    SLICE_X96Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     6.192 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry__0/O[3]
                         net (fo=2, routed)           0.501     6.692    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry__0_n_4
    SLICE_X97Y18         LUT3 (Prop_lut3_I1_O)        0.250     6.942 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0_i_3/O
                         net (fo=2, routed)           0.418     7.360    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0_i_3_n_0
    SLICE_X94Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.790 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.790    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0_n_0
    SLICE_X94Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.890 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.890    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__1_n_0
    SLICE_X94Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     8.068 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__2/O[0]
                         net (fo=33, routed)          0.653     8.721    design_receiver_i/ReceiverWrapper_0/inst/Receiver/_GEN_26[15]
    SLICE_X95Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.551     9.272 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.272    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__3_n_0
    SLICE_X95Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.370 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.370    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__4_n_0
    SLICE_X95Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.551 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__5/O[0]
                         net (fo=1, routed)           0.000     9.551    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[27]_1[0]
    SLICE_X95Y22         FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         1.354     7.295    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X95Y22         FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[24]/C
                         clock pessimism              0.406     7.701    
                         clock uncertainty           -0.083     7.618    
    SLICE_X95Y22         FDRE (Setup_fdre_C_D)        0.059     7.677    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[24]
  -------------------------------------------------------------------
                         required time                          7.677    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                 -1.874    

Slack (VIOLATED) :        -1.860ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.102ns  (logic 4.773ns (47.250%)  route 5.329ns (52.750%))
  Logic Levels:           20  (CARRY4=11 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 7.295 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         1.518    -0.564    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X100Y14        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y14        FDRE (Prop_fdre_C_Q)         0.433    -0.131 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/Q
                         net (fo=6, routed)           0.365     0.234    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg_n_0_[0]
    SLICE_X100Y15        LUT2 (Prop_lut2_I0_O)        0.105     0.339 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_12/O
                         net (fo=1, routed)           0.000     0.339    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_12_n_0
    SLICE_X100Y15        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.762 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.762    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_8_n_0
    SLICE_X100Y16        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.862 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000     0.862    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_15_n_0
    SLICE_X100Y17        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.962 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.962    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_19_n_0
    SLICE_X100Y18        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.219 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_26/O[1]
                         net (fo=3, routed)           0.700     1.918    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_refData_T_1[13]
    SLICE_X103Y18        LUT5 (Prop_lut5_I2_O)        0.245     2.163 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_24/O
                         net (fo=3, routed)           0.511     2.674    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_24_n_0
    SLICE_X103Y17        LUT5 (Prop_lut5_I4_O)        0.105     2.779 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_18/O
                         net (fo=1, routed)           0.343     3.123    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_18_n_0
    SLICE_X102Y18        LUT6 (Prop_lut6_I2_O)        0.105     3.228 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_14/O
                         net (fo=3, routed)           0.241     3.468    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_14_n_0
    SLICE_X102Y18        LUT6 (Prop_lut6_I1_O)        0.105     3.573 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_12/O
                         net (fo=2, routed)           0.491     4.064    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_12_n_0
    SLICE_X102Y17        LUT6 (Prop_lut6_I1_O)        0.105     4.169 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_9/O
                         net (fo=9, routed)           0.546     4.715    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_9_n_0
    SLICE_X99Y17         LUT3 (Prop_lut3_I2_O)        0.105     4.820 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_8/O
                         net (fo=15, routed)          0.560     5.381    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_8_n_0
    SLICE_X96Y17         LUT4 (Prop_lut4_I2_O)        0.105     5.486 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_6/O
                         net (fo=1, routed)           0.000     5.486    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_6_n_0
    SLICE_X96Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.930 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry/CO[3]
                         net (fo=1, routed)           0.000     5.930    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_n_0
    SLICE_X96Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     6.192 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry__0/O[3]
                         net (fo=2, routed)           0.501     6.692    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry__0_n_4
    SLICE_X97Y18         LUT3 (Prop_lut3_I1_O)        0.250     6.942 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0_i_3/O
                         net (fo=2, routed)           0.418     7.360    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0_i_3_n_0
    SLICE_X94Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.790 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.790    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0_n_0
    SLICE_X94Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.890 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.890    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__1_n_0
    SLICE_X94Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     8.068 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__2/O[0]
                         net (fo=33, routed)          0.653     8.721    design_receiver_i/ReceiverWrapper_0/inst/Receiver/_GEN_26[15]
    SLICE_X95Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.551     9.272 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.272    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__3_n_0
    SLICE_X95Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.537 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__4/O[1]
                         net (fo=1, routed)           0.000     9.537    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[23]_1[1]
    SLICE_X95Y21         FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         1.354     7.295    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X95Y21         FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[21]/C
                         clock pessimism              0.406     7.701    
                         clock uncertainty           -0.083     7.618    
    SLICE_X95Y21         FDRE (Setup_fdre_C_D)        0.059     7.677    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[21]
  -------------------------------------------------------------------
                         required time                          7.677    
                         arrival time                          -9.537    
  -------------------------------------------------------------------
                         slack                                 -1.860    

Slack (VIOLATED) :        -1.855ns  (required time - arrival time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.097ns  (logic 4.768ns (47.224%)  route 5.329ns (52.776%))
  Logic Levels:           20  (CARRY4=11 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 7.295 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         1.518    -0.564    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X100Y14        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y14        FDRE (Prop_fdre_C_Q)         0.433    -0.131 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/Q
                         net (fo=6, routed)           0.365     0.234    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg_n_0_[0]
    SLICE_X100Y15        LUT2 (Prop_lut2_I0_O)        0.105     0.339 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_12/O
                         net (fo=1, routed)           0.000     0.339    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_12_n_0
    SLICE_X100Y15        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.762 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.762    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_8_n_0
    SLICE_X100Y16        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.862 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000     0.862    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_15_n_0
    SLICE_X100Y17        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.962 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     0.962    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_19_n_0
    SLICE_X100Y18        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.219 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_26/O[1]
                         net (fo=3, routed)           0.700     1.918    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/_refData_T_1[13]
    SLICE_X103Y18        LUT5 (Prop_lut5_I2_O)        0.245     2.163 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_24/O
                         net (fo=3, routed)           0.511     2.674    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_24_n_0
    SLICE_X103Y17        LUT5 (Prop_lut5_I4_O)        0.105     2.779 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_18/O
                         net (fo=1, routed)           0.343     3.123    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_18_n_0
    SLICE_X102Y18        LUT6 (Prop_lut6_I2_O)        0.105     3.228 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_14/O
                         net (fo=3, routed)           0.241     3.468    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_14_n_0
    SLICE_X102Y18        LUT6 (Prop_lut6_I1_O)        0.105     3.573 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_12/O
                         net (fo=2, routed)           0.491     4.064    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_12_n_0
    SLICE_X102Y17        LUT6 (Prop_lut6_I1_O)        0.105     4.169 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_9/O
                         net (fo=9, routed)           0.546     4.715    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__27_carry_i_9_n_0
    SLICE_X99Y17         LUT3 (Prop_lut3_I2_O)        0.105     4.820 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_8/O
                         net (fo=15, routed)          0.560     5.381    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_8_n_0
    SLICE_X96Y17         LUT4 (Prop_lut4_I2_O)        0.105     5.486 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_6/O
                         net (fo=1, routed)           0.000     5.486    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_i_6_n_0
    SLICE_X96Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.930 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry/CO[3]
                         net (fo=1, routed)           0.000     5.930    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry_n_0
    SLICE_X96Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     6.192 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry__0/O[3]
                         net (fo=2, routed)           0.501     6.692    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul_carry__0_n_4
    SLICE_X97Y18         LUT3 (Prop_lut3_I1_O)        0.250     6.942 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0_i_3/O
                         net (fo=2, routed)           0.418     7.360    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0_i_3_n_0
    SLICE_X94Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     7.790 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.790    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__0_n_0
    SLICE_X94Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.890 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.890    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__1_n_0
    SLICE_X94Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     8.068 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/mul__82_carry__2/O[0]
                         net (fo=33, routed)          0.653     8.721    design_receiver_i/ReceiverWrapper_0/inst/Receiver/_GEN_26[15]
    SLICE_X95Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.551     9.272 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.272    design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__3_n_0
    SLICE_X95Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.532 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/i_/i_/i__carry__4/O[3]
                         net (fo=1, routed)           0.000     9.532    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[23]_1[3]
    SLICE_X95Y21         FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         1.354     7.295    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/clock
    SLICE_X95Y21         FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[23]/C
                         clock pessimism              0.406     7.701    
                         clock uncertainty           -0.083     7.618    
    SLICE_X95Y21         FDRE (Setup_fdre_C_D)        0.059     7.677    design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[23]
  -------------------------------------------------------------------
                         required time                          7.677    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                 -1.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/exitCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/exitCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.388%)  route 0.103ns (35.612%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         0.638    -0.570    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X107Y12        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/exitCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y12        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/exitCnt_reg[0]/Q
                         net (fo=10, routed)          0.103    -0.326    design_receiver_i/ReceiverWrapper_0/inst/Receiver/exitCnt_reg_n_0_[0]
    SLICE_X106Y12        LUT2 (Prop_lut2_I1_O)        0.045    -0.281 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/exitCnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    design_receiver_i/ReceiverWrapper_0/inst/Receiver/exitCnt[1]
    SLICE_X106Y12        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/exitCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         0.908    -0.807    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X106Y12        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/exitCnt_reg[1]/C
                         clock pessimism              0.251    -0.557    
    SLICE_X106Y12        FDRE (Hold_fdre_C_D)         0.092    -0.465    design_receiver_i/ReceiverWrapper_0/inst/Receiver/exitCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/launched_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/exiting_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.227ns (77.838%)  route 0.065ns (22.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         0.611    -0.597    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X101Y12        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/launched_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y12        FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/launched_reg/Q
                         net (fo=2, routed)           0.065    -0.404    design_receiver_i/ReceiverWrapper_0/inst/Receiver/launched
    SLICE_X101Y12        LUT6 (Prop_lut6_I1_O)        0.099    -0.305 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/exiting_i_1/O
                         net (fo=1, routed)           0.000    -0.305    design_receiver_i/ReceiverWrapper_0/inst/Receiver/exiting_i_1_n_0
    SLICE_X101Y12        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/exiting_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         0.879    -0.836    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X101Y12        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/exiting_reg/C
                         clock pessimism              0.240    -0.597    
    SLICE_X101Y12        FDRE (Hold_fdre_C_D)         0.091    -0.506    design_receiver_i/ReceiverWrapper_0/inst/Receiver/exiting_reg
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/exitCnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/exitCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.850%)  route 0.120ns (39.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         0.638    -0.570    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X106Y12        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/exitCnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y12        FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  design_receiver_i/ReceiverWrapper_0/inst/Receiver/exitCnt_reg[5]/Q
                         net (fo=7, routed)           0.120    -0.309    design_receiver_i/ReceiverWrapper_0/inst/Receiver/exitCnt_reg_n_0_[5]
    SLICE_X107Y12        LUT6 (Prop_lut6_I2_O)        0.045    -0.264 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/exitCnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    design_receiver_i/ReceiverWrapper_0/inst/Receiver/exitCnt[0]_i_1_n_0
    SLICE_X107Y12        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/exitCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         0.908    -0.807    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X107Y12        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/exitCnt_reg[0]/C
                         clock pessimism              0.251    -0.557    
    SLICE_X107Y12        FDRE (Hold_fdre_C_D)         0.092    -0.465    design_receiver_i/ReceiverWrapper_0/inst/Receiver/exitCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.246ns (75.357%)  route 0.080ns (24.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         0.604    -0.604    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X104Y28        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y28        FDRE (Prop_fdre_C_Q)         0.148    -0.456 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[1]/Q
                         net (fo=8, routed)           0.080    -0.375    design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg_n_0_[1]
    SLICE_X104Y28        LUT6 (Prop_lut6_I3_O)        0.098    -0.277 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.277    design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt[4]
    SLICE_X104Y28        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         0.872    -0.843    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X104Y28        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[4]/C
                         clock pessimism              0.240    -0.604    
    SLICE_X104Y28        FDRE (Hold_fdre_C_D)         0.121    -0.483    design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_7_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.091%)  route 0.134ns (44.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         0.613    -0.595    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X102Y9         FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y9         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG_reg[6]/Q
                         net (fo=12, routed)          0.134    -0.297    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_REG[6]
    SLICE_X103Y8         FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_7_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         0.883    -0.832    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X103Y8         FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_7_reg[6]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X103Y8         FDRE (Hold_fdre_C_D)         0.070    -0.509    design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_7_reg[6]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/exitCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/exitCnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.348%)  route 0.133ns (41.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         0.638    -0.570    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X106Y12        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/exitCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y12        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/exitCnt_reg[7]/Q
                         net (fo=4, routed)           0.133    -0.296    design_receiver_i/ReceiverWrapper_0/inst/Receiver/exitCnt_reg_n_0_[7]
    SLICE_X106Y13        LUT6 (Prop_lut6_I1_O)        0.045    -0.251 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/exitCnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    design_receiver_i/ReceiverWrapper_0/inst/Receiver/exitCnt[9]
    SLICE_X106Y13        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/exitCnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         0.907    -0.808    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X106Y13        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/exitCnt_reg[9]/C
                         clock pessimism              0.253    -0.556    
    SLICE_X106Y13        FDRE (Hold_fdre_C_D)         0.091    -0.465    design_receiver_i/ReceiverWrapper_0/inst/Receiver/exitCnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateResult_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateResult_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.122%)  route 0.092ns (28.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         0.609    -0.599    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X97Y15         FDSE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateResult_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y15         FDSE (Prop_fdse_C_Q)         0.128    -0.471 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateResult_reg[3]/Q
                         net (fo=5, routed)           0.092    -0.378    design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateResult_reg_n_0_[3]
    SLICE_X97Y15         LUT6 (Prop_lut6_I1_O)        0.099    -0.279 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateResult[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateResult[2]_i_1_n_0
    SLICE_X97Y15         FDSE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateResult_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         0.877    -0.838    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X97Y15         FDSE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateResult_reg[2]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X97Y15         FDSE (Hold_fdse_C_D)         0.091    -0.508    design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateResult_reg[2]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.212ns (56.107%)  route 0.166ns (43.893%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         0.604    -0.604    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X104Y27        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y27        FDRE (Prop_fdre_C_Q)         0.164    -0.440 f  design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[6]/Q
                         net (fo=5, routed)           0.166    -0.274    design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg_n_0_[6]
    SLICE_X104Y28        LUT5 (Prop_lut5_I3_O)        0.048    -0.226 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.226    design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt[1]
    SLICE_X104Y28        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         0.872    -0.843    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X104Y28        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[1]/C
                         clock pessimism              0.254    -0.590    
    SLICE_X104Y28        FDRE (Hold_fdre_C_D)         0.131    -0.459    design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.013%)  route 0.145ns (40.987%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         0.604    -0.604    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X104Y28        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y28        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[5]/Q
                         net (fo=5, routed)           0.145    -0.294    design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg_n_0_[5]
    SLICE_X104Y28        LUT6 (Prop_lut6_I0_O)        0.045    -0.249 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.249    design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt[5]
    SLICE_X104Y28        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         0.872    -0.843    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X104Y28        FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[5]/C
                         clock pessimism              0.240    -0.604    
    SLICE_X104Y28        FDRE (Hold_fdre_C_D)         0.121    -0.483    design_receiver_i/ReceiverWrapper_0/inst/Receiver/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrating_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_receiver_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_receiver_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_receiver_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.613%)  route 0.174ns (48.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         0.610    -0.598    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X99Y14         FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.457 f  design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime_reg[1]/Q
                         net (fo=22, routed)          0.174    -0.282    design_receiver_i/ReceiverWrapper_0/inst/Receiver/startTime__0[1]
    SLICE_X97Y14         LUT6 (Prop_lut6_I4_O)        0.045    -0.237 r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrating_i_1/O
                         net (fo=1, routed)           0.000    -0.237    design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrating_i_1_n_0
    SLICE_X97Y14         FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrating_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_receiver_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_receiver_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_receiver_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_receiver_i/clk_wiz_0/inst/clk_in1_design_receiver_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_receiver_i/clk_wiz_0/inst/clk_out1_design_receiver_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_receiver_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=270, routed)         0.878    -0.837    design_receiver_i/ReceiverWrapper_0/inst/Receiver/clock
    SLICE_X97Y14         FDRE                                         r  design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrating_reg/C
                         clock pessimism              0.275    -0.563    
    SLICE_X97Y14         FDRE (Hold_fdre_C_D)         0.091    -0.472    design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrating_reg
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_receiver_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.109         8.333       5.224      DSP48_X3Y7       design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.109         8.333       5.224      DSP48_X3Y4       design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.109         8.333       5.224      DSP48_X3Y5       design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_3_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.109         8.333       5.224      DSP48_X4Y4       design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_4_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.109         8.333       5.224      DSP48_X4Y5       design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_5_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.109         8.333       5.224      DSP48_X3Y6       design_receiver_i/ReceiverWrapper_0/inst/Receiver/waveBuffer_0_reg/CLK
Min Period        n/a     BUFG/I              n/a            1.592         8.333       6.741      BUFGCTRL_X0Y16   design_receiver_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.333       7.084      MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X92Y16     design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateIndex_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X92Y16     design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateIndex_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.333       205.027    MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X92Y16     design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateIndex_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X92Y16     design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateIndex_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X92Y16     design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateIndex_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X92Y16     design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateIndex_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X94Y5      design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBufferIndex_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X94Y5      design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBufferIndex_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X96Y5      design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X96Y5      design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X96Y5      design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X96Y5      design_receiver_i/ReceiverWrapper_0/inst/Receiver/dataBuffer_0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X92Y16     design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateIndex_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X92Y16     design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateIndex_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X92Y16     design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateIndex_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X92Y16     design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateIndex_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X92Y12     design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateMaxValue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X93Y12     design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateMaxValue_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X92Y13     design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateMaxValue_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X92Y13     design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateMaxValue_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X92Y13     design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateMaxValue_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X93Y13     design_receiver_i/ReceiverWrapper_0/inst/Receiver/calibrateMaxValue_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_receiver_clk_wiz_0_0_1
  To Clock:  clkfbout_design_receiver_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_receiver_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   design_receiver_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_receiver_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



