<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>SchoolMIPS</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./SchoolMIPS.sdb</name><userFileType>SDB</userFileType></file><file fileid="1"><name>./FCCC_0/SchoolMIPS_FCCC_0_configuration.xml</name><userFileType>LOG</userFileType></file><file fileid="2"><name>./SchoolMIPS_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet><fileSet fileSetId="ANY_SIMULATION_FILESET"><file fileid="3"><name>./subsystem.bfm</name><userFileType>unknown</userFileType></file></fileSet><fileSet fileSetId="COMPONENT_FILESET"><file fileid="4"><name>./OSC_0/SchoolMIPS_OSC_0_OSC.cxf</name><userFileType>CXF</userFileType></file><file fileid="5"><name>../../Actel/SgCore/OSC/2.0.101/OSC.cxf</name><userFileType>CXF</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="6"><name>./SchoolMIPS.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><fileSetRef>COMPONENT_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>ANY_SIMULATION_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SmartCoreDesign</category><function>SmartDesign</function><variation>SmartDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><previousType/><preDesignInGoodState>false</preDesignInGoodState><componentRef library="" name="" vendor="" version=""/><dependentModules><module id_library="SgCore" id_name="OSC" id_vendor="Actel" id_version="2.0.101" module_class="SpiritModule" name="OSC" state="GOOD" type="3"/><module module_class="ComponentModule" name="MSS1_MSS::work" state="GOOD" type="1"/><module file="hdl\MUX.v" module_class="HdlModule" name="MUX" state="GOOD" type="2"/><module file="hdl\sm_top.v" module_class="HdlModule" name="sm_top" state="GOOD" type="2"/></dependentModules></vendorExtensions><busInterfaces><busInterface><name>MMUART_0_FABRIC</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>MMUART_0_TXD_M2F</componentSignalName><busSignalName>MMUART_0_TXD_M2F</busSignalName></signal><signal><componentSignalName>MMUART_0_RXD_F2M</componentSignalName><busSignalName>MMUART_0_RXD_F2M</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>MMUART_0_TXD_M2F</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MMUART_0_RXD_F2M</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>rst_n_0</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>