

================================================================
== Vivado HLS Report for 'NeuralNetwork'
================================================================
* Date:           Mon Dec  6 12:45:26 2021

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        NeuralNetwork_HLS
* Solution:       solution1_
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      9.63|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |    2|  23123|    3|  23124|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+-------+-------+-------+-------+---------+
        |                               |                    |    Latency    |    Interval   | Pipeline|
        |            Instance           |       Module       |  min  |  max  |  min  |  max  |   Type  |
        +-------------------------------+--------------------+-------+-------+-------+-------+---------+
        |grp_run_classification_fu_170  |run_classification  |  23121|  23121|  23121|  23121|   none  |
        +-------------------------------+--------------------+-------+-------+-------+-------+---------+

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    300|    300|         2|          -|          -|    150|    no    |
        |- Loop 2  |  22400|  22400|         2|          -|          -|  11200|    no    |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	7  / (or_cond1)
	2  / (!or_cond1 & !or_cond3)
	5  / (!or_cond1 & or_cond3)
2 --> 
	8  / (!or_cond5)
	3  / (or_cond5)
3 --> 
	4  / (!tmp_34)
	8  / (tmp_34)
4 --> 
	3  / true
5 --> 
	6  / (!tmp_32)
	8  / (tmp_32)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 
* FSM state operations: 

 <State 1>: 5.98ns
ST_1: StgValue_9 (10)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([80 x i32]* %input_r) nounwind, !map !42

ST_1: StgValue_10 (11)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([11200 x i8]* %biasWeight_input_r) nounwind, !map !48

ST_1: StgValue_11 (12)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i8 %runNN_r) nounwind, !map !54

ST_1: StgValue_12 (13)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8 %setBais_r) nounwind, !map !60

ST_1: StgValue_13 (14)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i8 %setWeight_r) nounwind, !map !64

ST_1: StgValue_14 (15)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i8 0) nounwind, !map !68

ST_1: StgValue_15 (16)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @NeuralNetwork_str) nounwind

ST_1: setWeight_r_read (17)  [1/1] 1.00ns
:7  %setWeight_r_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %setWeight_r) nounwind

ST_1: setBais_r_read (18)  [1/1] 1.00ns
:8  %setBais_r_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %setBais_r) nounwind

ST_1: runNN_r_read (19)  [1/1] 1.00ns
:9  %runNN_r_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %runNN_r) nounwind

ST_1: empty (20)  [1/1] 0.00ns
:10  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([80 x i32]* %input_r, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: StgValue_20 (21)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface([80 x i32]* %input_r, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str6, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: empty_28 (22)  [1/1] 0.00ns
:12  %empty_28 = call i32 (...)* @_ssdm_op_SpecMemCore([11200 x i8]* %biasWeight_input_r, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: StgValue_22 (23)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecInterface([11200 x i8]* %biasWeight_input_r, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str6, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: StgValue_23 (24)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:122
:14  call void (...)* @_ssdm_op_SpecInterface(i8 %runNN_r, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str6, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: StgValue_24 (25)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:123
:15  call void (...)* @_ssdm_op_SpecInterface(i8 %setBais_r, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str6, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: StgValue_25 (26)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:124
:16  call void (...)* @_ssdm_op_SpecInterface(i8 %setWeight_r, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str6, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: StgValue_26 (27)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:125
:17  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str6, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: tmp_s (28)  [1/1] 2.91ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:129
:18  %tmp_s = icmp eq i8 %runNN_r_read, 1

ST_1: tmp_26 (29)  [1/1] 2.91ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:129
:19  %tmp_26 = icmp eq i8 %setWeight_r_read, 0

ST_1: tmp (30)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:129 (grouped into LUT with out node tmp_3)
:20  %tmp = or i8 %setBais_r_read, %setWeight_r_read

ST_1: tmp_3 (31)  [1/1] 2.91ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:129 (out node of the LUT)
:21  %tmp_3 = icmp eq i8 %tmp, 0

ST_1: or_cond1 (32)  [1/1] 2.07ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:129
:22  %or_cond1 = and i1 %tmp_3, %tmp_s

ST_1: StgValue_32 (33)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:129
:23  br i1 %or_cond1, label %1, label %2

ST_1: tmp_27 (35)  [1/1] 2.91ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:132
:0  %tmp_27 = icmp eq i8 %runNN_r_read, 0

ST_1: tmp_28 (36)  [1/1] 2.91ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:132
:1  %tmp_28 = icmp eq i8 %setBais_r_read, 1

ST_1: tmp1 (37)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:132 (grouped into LUT with out node or_cond3)
:2  %tmp1 = and i1 %tmp_28, %tmp_26

ST_1: or_cond3 (38)  [1/1] 2.07ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:132 (out node of the LUT)
:3  %or_cond3 = and i1 %tmp1, %tmp_27

ST_1: StgValue_37 (39)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:132
:4  br i1 %or_cond3, label %.preheader7.preheader, label %4

ST_1: tmp_29 (41)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:136 (grouped into LUT with out node tmp_30)
:0  %tmp_29 = or i8 %setBais_r_read, %runNN_r_read

ST_1: tmp_30 (42)  [1/1] 2.91ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:136 (out node of the LUT)
:1  %tmp_30 = icmp eq i8 %tmp_29, 0

ST_1: tmp_31 (43)  [1/1] 2.91ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:136
:2  %tmp_31 = icmp eq i8 %setWeight_r_read, 1

ST_1: or_cond5 (44)  [1/1] 2.07ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:136
:3  %or_cond5 = and i1 %tmp_30, %tmp_31

ST_1: StgValue_42 (64)  [1/1] 1.59ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:13->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:133
.preheader7.preheader:0  br label %.preheader7

ST_1: res (81)  [2/2] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:130
:0  %res = call fastcc zeroext i8 @run_classification([80 x i32]* %input_r) nounwind


 <State 2>: 1.77ns
ST_2: StgValue_44 (45)  [1/1] 1.77ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:136
:4  br i1 %or_cond5, label %.preheader.preheader, label %._crit_edge

ST_2: StgValue_45 (47)  [1/1] 1.59ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:36->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:137
.preheader.preheader:0  br label %.preheader


 <State 3>: 3.01ns
ST_3: i_0_i6 (49)  [1/1] 0.00ns
.preheader:0  %i_0_i6 = phi i14 [ %i_3, %5 ], [ 0, %.preheader.preheader ]

ST_3: tmp_34 (50)  [1/1] 3.01ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:36->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:137
.preheader:1  %tmp_34 = icmp eq i14 %i_0_i6, -5184

ST_3: empty_30 (51)  [1/1] 0.00ns
.preheader:2  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11200, i64 11200, i64 11200) nounwind

ST_3: i_3 (52)  [1/1] 2.34ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:36->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:137
.preheader:3  %i_3 = add i14 %i_0_i6, 1

ST_3: StgValue_50 (53)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:36->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:137
.preheader:4  br i1 %tmp_34, label %._crit_edge.loopexit, label %5

ST_3: tmp_35 (55)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:38->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:137
:0  %tmp_35 = zext i14 %i_0_i6 to i32

ST_3: biasWeight_input_r_a_1 (56)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:38->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:137
:1  %biasWeight_input_r_a_1 = getelementptr [11200 x i8]* %biasWeight_input_r, i32 0, i32 %tmp_35

ST_3: biasWeight_input_r_l_1 (57)  [2/2] 2.57ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:38->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:137
:2  %biasWeight_input_r_l_1 = load i8* %biasWeight_input_r_a_1, align 1

ST_3: StgValue_54 (62)  [1/1] 1.77ns
._crit_edge.loopexit:0  br label %._crit_edge


 <State 4>: 5.82ns
ST_4: biasWeight_input_r_l_1 (57)  [1/2] 2.57ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:38->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:137
:2  %biasWeight_input_r_l_1 = load i8* %biasWeight_input_r_a_1, align 1

ST_4: weights_addr (58)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:38->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:137
:3  %weights_addr = getelementptr inbounds [11200 x i8]* @weights_s, i32 0, i32 %tmp_35

ST_4: StgValue_57 (59)  [1/1] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:38->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:137
:4  store i8 %biasWeight_input_r_l_1, i8* %weights_addr, align 1

ST_4: StgValue_58 (60)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:36->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:137
:5  br label %.preheader


 <State 5>: 2.91ns
ST_5: i_0_i (66)  [1/1] 0.00ns
.preheader7:0  %i_0_i = phi i8 [ %i, %3 ], [ 0, %.preheader7.preheader ]

ST_5: tmp_32 (67)  [1/1] 2.91ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:13->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:133
.preheader7:1  %tmp_32 = icmp eq i8 %i_0_i, -106

ST_5: empty_29 (68)  [1/1] 0.00ns
.preheader7:2  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 150, i64 150, i64 150) nounwind

ST_5: i (69)  [1/1] 2.32ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:13->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:133
.preheader7:3  %i = add i8 %i_0_i, 1

ST_5: StgValue_63 (70)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:13->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:133
.preheader7:4  br i1 %tmp_32, label %._crit_edge.loopexit7, label %3

ST_5: tmp_33 (72)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:15->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:133
:0  %tmp_33 = zext i8 %i_0_i to i32

ST_5: biasWeight_input_r_a (73)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:15->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:133
:1  %biasWeight_input_r_a = getelementptr [11200 x i8]* %biasWeight_input_r, i32 0, i32 %tmp_33

ST_5: biasWeight_input_r_l (74)  [2/2] 2.57ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:15->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:133
:2  %biasWeight_input_r_l = load i8* %biasWeight_input_r_a, align 1

ST_5: StgValue_67 (79)  [1/1] 1.77ns
._crit_edge.loopexit7:0  br label %._crit_edge


 <State 6>: 5.82ns
ST_6: biasWeight_input_r_l (74)  [1/2] 2.57ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:15->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:133
:2  %biasWeight_input_r_l = load i8* %biasWeight_input_r_a, align 1

ST_6: bias_addr (75)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:15->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:133
:3  %bias_addr = getelementptr inbounds [150 x i8]* @bias_s, i32 0, i32 %tmp_33

ST_6: StgValue_70 (76)  [1/1] 3.25ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:15->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:133
:4  store i8 %biasWeight_input_r_l, i8* %bias_addr, align 1

ST_6: StgValue_71 (77)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:13->../NN_Code/NN_Code/neuralnetwork_ccode.cpp:133
:5  br label %.preheader7


 <State 7>: 1.77ns
ST_7: res (81)  [1/2] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:130
:0  %res = call fastcc zeroext i8 @run_classification([80 x i32]* %input_r) nounwind

ST_7: StgValue_73 (82)  [1/1] 1.77ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:131
:1  br label %._crit_edge


 <State 8>: 0.00ns
ST_8: res_2 (84)  [1/1] 0.00ns
._crit_edge:0  %res_2 = phi i8 [ %res, %1 ], [ -2, %4 ], [ -1, %._crit_edge.loopexit ], [ -1, %._crit_edge.loopexit7 ]

ST_8: StgValue_75 (85)  [1/1] 0.00ns  loc: ../NN_Code/NN_Code/neuralnetwork_ccode.cpp:141
._crit_edge:1  ret i8 %res_2



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ biasWeight_input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ runNN_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ setBais_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ setWeight_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ resArray1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ weights_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ resArray2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_9             (specbitsmap      ) [ 000000000]
StgValue_10            (specbitsmap      ) [ 000000000]
StgValue_11            (specbitsmap      ) [ 000000000]
StgValue_12            (specbitsmap      ) [ 000000000]
StgValue_13            (specbitsmap      ) [ 000000000]
StgValue_14            (specbitsmap      ) [ 000000000]
StgValue_15            (spectopmodule    ) [ 000000000]
setWeight_r_read       (read             ) [ 000000000]
setBais_r_read         (read             ) [ 000000000]
runNN_r_read           (read             ) [ 000000000]
empty                  (specmemcore      ) [ 000000000]
StgValue_20            (specinterface    ) [ 000000000]
empty_28               (specmemcore      ) [ 000000000]
StgValue_22            (specinterface    ) [ 000000000]
StgValue_23            (specinterface    ) [ 000000000]
StgValue_24            (specinterface    ) [ 000000000]
StgValue_25            (specinterface    ) [ 000000000]
StgValue_26            (specinterface    ) [ 000000000]
tmp_s                  (icmp             ) [ 000000000]
tmp_26                 (icmp             ) [ 000000000]
tmp                    (or               ) [ 000000000]
tmp_3                  (icmp             ) [ 000000000]
or_cond1               (and              ) [ 010000000]
StgValue_32            (br               ) [ 000000000]
tmp_27                 (icmp             ) [ 000000000]
tmp_28                 (icmp             ) [ 000000000]
tmp1                   (and              ) [ 000000000]
or_cond3               (and              ) [ 010000000]
StgValue_37            (br               ) [ 000000000]
tmp_29                 (or               ) [ 000000000]
tmp_30                 (icmp             ) [ 000000000]
tmp_31                 (icmp             ) [ 000000000]
or_cond5               (and              ) [ 001000000]
StgValue_42            (br               ) [ 010001100]
StgValue_44            (br               ) [ 001111011]
StgValue_45            (br               ) [ 001110000]
i_0_i6                 (phi              ) [ 000100000]
tmp_34                 (icmp             ) [ 000110000]
empty_30               (speclooptripcount) [ 000000000]
i_3                    (add              ) [ 001110000]
StgValue_50            (br               ) [ 000000000]
tmp_35                 (zext             ) [ 000010000]
biasWeight_input_r_a_1 (getelementptr    ) [ 000010000]
StgValue_54            (br               ) [ 001111011]
biasWeight_input_r_l_1 (load             ) [ 000000000]
weights_addr           (getelementptr    ) [ 000000000]
StgValue_57            (store            ) [ 000000000]
StgValue_58            (br               ) [ 001110000]
i_0_i                  (phi              ) [ 000001000]
tmp_32                 (icmp             ) [ 000001100]
empty_29               (speclooptripcount) [ 000000000]
i                      (add              ) [ 010001100]
StgValue_63            (br               ) [ 000000000]
tmp_33                 (zext             ) [ 000000100]
biasWeight_input_r_a   (getelementptr    ) [ 000000100]
StgValue_67            (br               ) [ 001101111]
biasWeight_input_r_l   (load             ) [ 000000000]
bias_addr              (getelementptr    ) [ 000000000]
StgValue_70            (store            ) [ 000000000]
StgValue_71            (br               ) [ 010001100]
res                    (call             ) [ 001101011]
StgValue_73            (br               ) [ 001101011]
res_2                  (phi              ) [ 000000001]
StgValue_75            (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="biasWeight_input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biasWeight_input_r"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="runNN_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="runNN_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="setBais_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="setBais_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="setWeight_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="setWeight_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bias_s">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="resArray1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resArray1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weights_s">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="resArray2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resArray2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="NeuralNetwork_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_classification"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="setWeight_r_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="setWeight_r_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="setBais_r_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="setBais_r_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="runNN_r_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="runNN_r_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="biasWeight_input_r_a_1_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="14" slack="0"/>
<pin id="88" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="biasWeight_input_r_a_1/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="14" slack="0"/>
<pin id="93" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="94" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="biasWeight_input_r_l_1/3 biasWeight_input_r_l/5 "/>
</bind>
</comp>

<comp id="96" class="1004" name="weights_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="14" slack="1"/>
<pin id="100" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr/4 "/>
</bind>
</comp>

<comp id="103" class="1004" name="StgValue_57_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="14" slack="0"/>
<pin id="105" dir="0" index="1" bw="8" slack="0"/>
<pin id="106" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_57/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="biasWeight_input_r_a_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="8" slack="0"/>
<pin id="113" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="biasWeight_input_r_a/5 "/>
</bind>
</comp>

<comp id="117" class="1004" name="bias_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="8" slack="1"/>
<pin id="121" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/6 "/>
</bind>
</comp>

<comp id="124" class="1004" name="StgValue_70_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_70/6 "/>
</bind>
</comp>

<comp id="130" class="1005" name="i_0_i6_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="14" slack="1"/>
<pin id="132" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i6 (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="i_0_i6_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="14" slack="0"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="1" slack="1"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i6/3 "/>
</bind>
</comp>

<comp id="141" class="1005" name="i_0_i_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="1"/>
<pin id="143" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="i_0_i_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="1" slack="1"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/5 "/>
</bind>
</comp>

<comp id="152" class="1005" name="res_2_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="1"/>
<pin id="154" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="res_2 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="res_2_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="2"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="2" slack="2"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="4" bw="1" slack="1"/>
<pin id="163" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="6" bw="1" slack="2"/>
<pin id="165" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="8" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_2/8 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_run_classification_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="8" slack="0"/>
<pin id="174" dir="0" index="3" bw="32" slack="0"/>
<pin id="175" dir="0" index="4" bw="8" slack="0"/>
<pin id="176" dir="0" index="5" bw="32" slack="0"/>
<pin id="177" dir="1" index="6" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="res/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_s_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_26_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_26/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="0"/>
<pin id="199" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_3_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="or_cond1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond1/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_27_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_27/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_28_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_28/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="or_cond3_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond3/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_29_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="8" slack="0"/>
<pin id="241" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_29/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_30_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_30/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_31_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_31/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="or_cond5_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond5/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_34_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="14" slack="0"/>
<pin id="264" dir="0" index="1" bw="14" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_34/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="i_3_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="14" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_35_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="14" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_32_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="0" index="1" bw="8" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_32/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="i_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_33_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="0"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_33/5 "/>
</bind>
</comp>

<comp id="302" class="1005" name="or_cond5_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond5 "/>
</bind>
</comp>

<comp id="309" class="1005" name="i_3_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="14" slack="0"/>
<pin id="311" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="314" class="1005" name="tmp_35_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="319" class="1005" name="biasWeight_input_r_a_1_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="14" slack="1"/>
<pin id="321" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="biasWeight_input_r_a_1 "/>
</bind>
</comp>

<comp id="327" class="1005" name="i_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="332" class="1005" name="tmp_33_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="337" class="1005" name="biasWeight_input_r_a_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="14" slack="1"/>
<pin id="339" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="biasWeight_input_r_a "/>
</bind>
</comp>

<comp id="342" class="1005" name="res_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="2"/>
<pin id="344" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="res "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="40" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="40" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="91" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="40" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="109" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="122"><net_src comp="10" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="40" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="128"><net_src comp="91" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="48" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="155"><net_src comp="62" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="64" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="167"><net_src comp="152" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="168"><net_src comp="152" pin="1"/><net_sink comp="157" pin=4"/></net>

<net id="169"><net_src comp="152" pin="1"/><net_sink comp="157" pin=6"/></net>

<net id="178"><net_src comp="46" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="182"><net_src comp="14" pin="0"/><net_sink comp="170" pin=4"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="170" pin=5"/></net>

<net id="188"><net_src comp="78" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="44" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="66" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="20" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="72" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="66" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="20" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="184" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="78" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="20" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="72" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="44" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="190" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="214" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="72" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="78" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="20" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="66" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="44" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="244" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="250" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="134" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="50" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="134" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="56" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="134" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="283"><net_src comp="145" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="58" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="145" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="44" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="145" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="305"><net_src comp="256" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="268" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="317"><net_src comp="274" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="322"><net_src comp="84" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="330"><net_src comp="285" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="335"><net_src comp="291" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="340"><net_src comp="109" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="345"><net_src comp="170" pin="6"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="157" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bias_s | {6 }
	Port: resArray1 | {1 7 }
	Port: weights_s | {4 }
	Port: resArray2 | {1 7 }
 - Input state : 
	Port: NeuralNetwork : input_r | {1 7 }
	Port: NeuralNetwork : biasWeight_input_r | {3 4 5 6 }
	Port: NeuralNetwork : runNN_r | {1 }
	Port: NeuralNetwork : setBais_r | {1 }
	Port: NeuralNetwork : setWeight_r | {1 }
	Port: NeuralNetwork : bias_s | {1 7 }
	Port: NeuralNetwork : resArray1 | {1 7 }
	Port: NeuralNetwork : weights_s | {1 7 }
	Port: NeuralNetwork : resArray2 | {1 7 }
  - Chain level:
	State 1
		or_cond1 : 1
		StgValue_32 : 1
		tmp1 : 1
		or_cond3 : 1
		StgValue_37 : 1
		or_cond5 : 1
	State 2
	State 3
		tmp_34 : 1
		i_3 : 1
		StgValue_50 : 2
		tmp_35 : 1
		biasWeight_input_r_a_1 : 2
		biasWeight_input_r_l_1 : 3
	State 4
		StgValue_57 : 1
	State 5
		tmp_32 : 1
		i : 1
		StgValue_63 : 2
		tmp_33 : 1
		biasWeight_input_r_a : 2
		biasWeight_input_r_l : 3
	State 6
		StgValue_70 : 1
	State 7
	State 8
		StgValue_75 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|   call   | grp_run_classification_fu_170 |    14   | 21.5173 |   2322  |   1016  |
|----------|-------------------------------|---------|---------|---------|---------|
|    add   |           i_3_fu_268          |    0    |    0    |    47   |    19   |
|          |            i_fu_285           |    0    |    0    |    29   |    13   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |          tmp_s_fu_184         |    0    |    0    |    0    |    4    |
|          |         tmp_26_fu_190         |    0    |    0    |    0    |    4    |
|          |          tmp_3_fu_202         |    0    |    0    |    0    |    4    |
|          |         tmp_27_fu_214         |    0    |    0    |    0    |    4    |
|   icmp   |         tmp_28_fu_220         |    0    |    0    |    0    |    4    |
|          |         tmp_30_fu_244         |    0    |    0    |    0    |    4    |
|          |         tmp_31_fu_250         |    0    |    0    |    0    |    4    |
|          |         tmp_34_fu_262         |    0    |    0    |    0    |    7    |
|          |         tmp_32_fu_279         |    0    |    0    |    0    |    4    |
|----------|-------------------------------|---------|---------|---------|---------|
|    or    |           tmp_fu_196          |    0    |    0    |    0    |    8    |
|          |         tmp_29_fu_238         |    0    |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        or_cond1_fu_208        |    0    |    0    |    0    |    2    |
|    and   |          tmp1_fu_226          |    0    |    0    |    0    |    2    |
|          |        or_cond3_fu_232        |    0    |    0    |    0    |    2    |
|          |        or_cond5_fu_256        |    0    |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |  setWeight_r_read_read_fu_66  |    0    |    0    |    0    |    0    |
|   read   |   setBais_r_read_read_fu_72   |    0    |    0    |    0    |    0    |
|          |    runNN_r_read_read_fu_78    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   zext   |         tmp_35_fu_274         |    0    |    0    |    0    |    0    |
|          |         tmp_33_fu_291         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    14   | 21.5173 |   2398  |   1111  |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|  bias_s |    1   |    0   |    0   |
|resArray1|    1   |    0   |    0   |
|resArray2|    1   |    0   |    0   |
|weights_s|    8   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |   11   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|biasWeight_input_r_a_1_reg_319|   14   |
| biasWeight_input_r_a_reg_337 |   14   |
|        i_0_i6_reg_130        |   14   |
|         i_0_i_reg_141        |    8   |
|          i_3_reg_309         |   14   |
|           i_reg_327          |    8   |
|       or_cond5_reg_302       |    1   |
|         res_2_reg_152        |    8   |
|          res_reg_342         |    8   |
|        tmp_33_reg_332        |   32   |
|        tmp_35_reg_314        |   32   |
+------------------------------+--------+
|             Total            |   153  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_91 |  p0  |   4  |  14  |   56   ||    21   |
|   res_2_reg_152  |  p0  |   2  |   8  |   16   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   72   ||  3.546  ||    21   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   14   |   21   |  2398  |  1111  |
|   Memory  |   11   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   21   |
|  Register |    -   |    -   |    -   |   153  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   11   |   14   |   25   |  2551  |  1132  |
+-----------+--------+--------+--------+--------+--------+
