
<!DOCTYPE html>
<html>
<head>
    <title>Sr. High-Speed SerDes IC Designer</title>
    <link rel="stylesheet" href="styles.css">
</head>
<body>
    <div class="container">
        <header>
            <h1>Oxford International is looking for Sr. High-Speed SerDes IC Designer!</h1>
            <h2>Contract Corp-To-Corp, Contract W2, C2H Corp-To-Corp, C2H W2, 1-2 years+ | San Jose, CA</h2>
            <h2>IC Design Analog "high-speed" serdes cadence virtuoso XL "receiver design" ADC block</h2>
        </header>
        <main>
            <p id="jobDescription"><br>Additional Information:<br>NO Third Party Agency/Candidates for this Role High speed serdes design for Analog. Speed is 28 Gig OBM or above. In regards to the Serdes he is looking for someone who has experience with the front-end receiver and ADC design. There are two blocks to the receiver the front end and the ADC. Either one of them will be sufficient, as long as they have worked on speeds of 28Gig or higher. Experience with 10 Gig or above (nothing below 10 Gig experience will be sufficient). This is a High speed Ser Des IC design (Analog). Speed is 28 Gbps OBM or above. In regards to the Serdes he is looking for someone who has experience with the receiver design. There are two blocks that need help to designed: the receiver front-end and ADC. As long as the candidate has worked on speeds of 28Gbps or higher. Experience with 10 Gbps or above is a must Necessary Skills:- Analog IC Design- High speed Ser Des design- Speed- 10 Gbps or Higher (anything below 10Gb exp. Will not be considered – Architecture will be completely different)- The receiver front-end & ADC design- Cadence Virtuoso XLDesired Skills:- 28 Gbps or above (That is what they are working with now)Please send Resume to daniel_lu@oxfordcorp. com/Daniel Lu (Recruiting Manager of SF bay Area/Silicon Valley)<br>Responsibilities:• <br>Qualifications:• </p>
        </main>
    </div>
    <script src="script.js"></script>
</body>
</html>
    