{
  "creator": "Next Generation Place and Route (Version nextpnr-0.7-63-g2dc71213)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": " ",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "cst.filename": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\constraints.cst",
        "packer.partno": "GW2AR-LV18QN88C8/I7",
        "packer.chipdb": "GW2A-18C",
        "packer.arch": "himbaechel/gowin"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:4.1-55.10"
      },
      "ports": {
        "uart_tx": {
          "direction": "output",
          "bits": [ 9273 ]
        },
        "uart_rx": {
          "direction": "input",
          "bits": [ 9272 ]
        },
        "led": {
          "direction": "output",
          "bits": [ 9353, 9350, 9347, 9344, 9341, 9338 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 9270 ]
        },
        "btn1": {
          "direction": "input",
          "bits": [ 9269 ]
        },
        "adcIn": {
          "direction": "input",
          "bits": [ 9333, 9315, 9309, 9303, 9335, 9297, 9291, 9317 ]
        },
        "adcClk": {
          "direction": "output",
          "bits": [ 9267 ]
        }
      },
      "cells": {
        "txIntervalCounter_DFFR_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y52/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "txIntervalCounter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y52/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 10258 ],
            "COUT": [ 10267 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y50/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 10258 ],
            "COUT": [ 10266 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y46/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 10258 ],
            "COUT": [ 10265 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y51/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 10258 ],
            "COUT": [ 10264 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y49/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 10258 ],
            "COUT": [ 10263 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X50Y27/GSR"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 10258 ]
          }
        },
        "uart_tx_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X49Y0/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:13.12-13.19",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9273 ],
            "I": [ 10204 ]
          }
        },
        "u.uart_rx_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y47/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9819 ],
            "I1": [ 9827 ],
            "I0": [ 9830 ],
            "F": [ 9848 ]
          }
        },
        "u.uart_rx_LUT4_I0_1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y46/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9644 ],
            "I1": [ 9642 ],
            "I0": [ 9639 ],
            "F": [ 9647 ]
          }
        },
        "u.uart_rx_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y47/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9644 ],
            "I2": [ 9642 ],
            "I1": [ 9639 ],
            "I0": [ 9648 ],
            "F": [ 9627 ]
          }
        },
        "u.uart_rx_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y47/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9644 ],
            "I2": [ 9642 ],
            "I1": [ 9639 ],
            "I0": [ 9648 ],
            "F": [ 9702 ]
          }
        },
        "u.uart_rx_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X43Y0/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:12.11-12.18",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9648 ],
            "I": [ 9272 ]
          }
        },
        "u.txState_LUT3_I0_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y47/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 9439 ]
          }
        },
        "u.txState_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y49/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 9425 ]
          }
        },
        "u.txState_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y51/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 10226 ]
          }
        },
        "u.txState_DFFE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y51/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9435 ],
            "I2": [ 9936 ],
            "I1": [ 9941 ],
            "I0": [ 9425 ],
            "F": [ 10225 ]
          }
        },
        "u.txState_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y51/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9882 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 10229 ]
          }
        },
        "u.txState_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y51/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9432 ],
            "D": [ 10229 ],
            "CLK": [ 9276 ],
            "CE": [ 10225 ]
          }
        },
        "u.txState_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y51/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9429 ],
            "D": [ 9880 ],
            "CLK": [ 9276 ],
            "CE": [ 10225 ]
          }
        },
        "u.txState_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y51/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9422 ],
            "D": [ 10226 ],
            "CLK": [ 9276 ],
            "CE": [ 10225 ]
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I2_LUT4_F_I2_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y53/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9867 ],
            "I1": [ 9321 ],
            "I0": [ 9295 ],
            "F": [ 10216 ]
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I2_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y53/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9867 ],
            "I1": [ 9289 ],
            "I0": [ 9284 ],
            "F": [ 10215 ]
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I2_LUT4_F_1_I2_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y53/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9867 ],
            "I1": [ 9331 ],
            "I0": [ 9313 ],
            "F": [ 10219 ]
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I2_LUT4_F_1_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y53/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9867 ],
            "I1": [ 9307 ],
            "I0": [ 9301 ],
            "F": [ 10218 ]
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y53/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10219 ],
            "I2": [ 10218 ],
            "I1": [ 9861 ],
            "I0": [ 9855 ],
            "F": [ 10207 ]
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y53/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10216 ],
            "I2": [ 10215 ],
            "I1": [ 9861 ],
            "I0": [ 9855 ],
            "F": [ 10206 ]
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT4_I3_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y49/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10104 ],
            "I1": [ 9983 ],
            "I0": [ 10031 ],
            "F": [ 9884 ]
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT4_I3_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y51/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 9880 ]
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT4_I3_F_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y49/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10107 ],
            "I0": [ 9440 ],
            "F": [ 9876 ]
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT4_I3_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y51/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10126 ],
            "I0": [ 10111 ],
            "F": [ 9886 ]
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y51/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9896 ],
            "I2": [ 9867 ],
            "I1": [ 9861 ],
            "I0": [ 9855 ],
            "F": [ 9882 ]
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y51/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9432 ],
            "I0": [ 9422 ],
            "F": [ 9896 ]
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010101011101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y51/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10207 ],
            "I2": [ 10206 ],
            "I1": [ 9896 ],
            "I0": [ 9880 ],
            "F": [ 10202 ]
          }
        },
        "u.txPinRegister_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y51/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 10259 ],
            "Q": [ 10204 ],
            "D": [ 10202 ],
            "CLK": [ 9276 ],
            "CE": [ 9420 ]
          }
        },
        "u.txCounter_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y49/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10104 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 9898 ]
          }
        },
        "u.txCounter_DFFE_Q_9_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y48/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10060 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 10198 ]
          }
        },
        "u.txCounter_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y48/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9482 ],
            "D": [ 10198 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_8_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y48/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10057 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 10195 ]
          }
        },
        "u.txCounter_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y48/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9481 ],
            "D": [ 10195 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y50/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10191 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y50/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10190 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y50/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9921 ],
            "O": [ 10183 ],
            "I1": [ 10191 ],
            "I0": [ 10190 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y50/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10186 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y50/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10185 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y50/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9921 ],
            "O": [ 10182 ],
            "I1": [ 10186 ],
            "I0": [ 10185 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y50/MUX1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9916 ],
            "O": [ 10167 ],
            "I1": [ 10183 ],
            "I0": [ 10182 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y50/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10178 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y50/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10177 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y50/MUX4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9921 ],
            "O": [ 10170 ],
            "I1": [ 10178 ],
            "I0": [ 10177 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y50/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10173 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y50/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10172 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y50/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9921 ],
            "O": [ 10169 ],
            "I1": [ 10173 ],
            "I0": [ 10172 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y50/MUX5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9916 ],
            "O": [ 10166 ],
            "I1": [ 10170 ],
            "I0": [ 10169 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y50/MUX3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9912 ],
            "O": [ 10135 ],
            "I1": [ 10167 ],
            "I0": [ 10166 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y50/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10162 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y50/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10161 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y50/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9921 ],
            "O": [ 10154 ],
            "I1": [ 10162 ],
            "I0": [ 10161 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y50/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10157 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y50/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10156 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y50/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9921 ],
            "O": [ 10153 ],
            "I1": [ 10157 ],
            "I0": [ 10156 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y50/MUX1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9916 ],
            "O": [ 10138 ],
            "I1": [ 10154 ],
            "I0": [ 10153 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y50/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10149 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y50/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10148 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y50/MUX4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9921 ],
            "O": [ 10141 ],
            "I1": [ 10149 ],
            "I0": [ 10148 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y50/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10144 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y50/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9975 ],
            "I2": [ 9999 ],
            "I1": [ 10020 ],
            "I0": [ 9473 ],
            "F": [ 10143 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y50/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9921 ],
            "O": [ 10140 ],
            "I1": [ 10144 ],
            "I0": [ 10143 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y50/MUX5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9916 ],
            "O": [ 10137 ],
            "I1": [ 10141 ],
            "I0": [ 10140 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y50/MUX3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9912 ],
            "O": [ 10134 ],
            "I1": [ 10138 ],
            "I0": [ 10137 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y50/MUX7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9908 ],
            "O": [ 10126 ],
            "I1": [ 10135 ],
            "I0": [ 10134 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y49/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10104 ],
            "I2": [ 9983 ],
            "I1": [ 10031 ],
            "I0": [ 10107 ],
            "F": [ 10130 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y49/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10129 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y49/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10111 ],
            "O": [ 9936 ],
            "I1": [ 10130 ],
            "I0": [ 10129 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y49/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10125 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y49/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10126 ],
            "O": [ 9941 ],
            "I1": [ 10123 ],
            "I0": [ 10125 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y49/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10035 ],
            "I2": [ 10039 ],
            "I1": [ 10043 ],
            "I0": [ 10047 ],
            "F": [ 10123 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y49/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10119 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y49/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10118 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y49/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9929 ],
            "O": [ 10110 ],
            "I1": [ 10119 ],
            "I0": [ 10118 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y49/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10114 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y49/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9943 ],
            "I2": [ 9959 ],
            "I1": [ 9989 ],
            "I0": [ 10009 ],
            "F": [ 10113 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y49/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9929 ],
            "O": [ 10109 ],
            "I1": [ 10114 ],
            "I0": [ 10113 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y49/MUX1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9925 ],
            "O": [ 10111 ],
            "I1": [ 10110 ],
            "I0": [ 10109 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y49/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10051 ],
            "I2": [ 10057 ],
            "I1": [ 10060 ],
            "I0": [ 9904 ],
            "F": [ 10107 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y49/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9983 ],
            "I3": [ 10258 ],
            "I1": [ 9466 ],
            "I0": [ 10259 ],
            "COUT": [ 10102 ],
            "CIN": [ 10100 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y49/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 10104 ],
            "I3": [ 10258 ],
            "I1": [ 9465 ],
            "I0": [ 10259 ],
            "COUT": [ 10103 ],
            "CIN": [ 10102 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y49/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 10031 ],
            "I3": [ 10258 ],
            "I1": [ 9467 ],
            "I0": [ 10259 ],
            "COUT": [ 10100 ],
            "CIN": [ 10095 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y49/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 10043 ],
            "I3": [ 10258 ],
            "I1": [ 9457 ],
            "I0": [ 10259 ],
            "COUT": [ 10097 ],
            "CIN": [ 10092 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y49/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 10039 ],
            "I3": [ 10258 ],
            "I1": [ 9456 ],
            "I0": [ 10259 ],
            "COUT": [ 10094 ],
            "CIN": [ 10097 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y49/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 10035 ],
            "I3": [ 10258 ],
            "I1": [ 9455 ],
            "I0": [ 10259 ],
            "COUT": [ 10095 ],
            "CIN": [ 10094 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y49/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 10047 ],
            "I3": [ 10258 ],
            "I1": [ 9458 ],
            "I0": [ 10259 ],
            "COUT": [ 10092 ],
            "CIN": [ 10054 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y49/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9943 ],
            "I3": [ 10258 ],
            "I1": [ 9452 ],
            "I0": [ 10259 ],
            "COUT": [ 10089 ],
            "CIN": [ 10087 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y49/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9929 ],
            "I3": [ 10258 ],
            "I1": [ 9451 ],
            "I0": [ 10259 ],
            "COUT": [ 10085 ],
            "CIN": [ 10089 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y49/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9959 ],
            "I3": [ 10258 ],
            "I1": [ 9453 ],
            "I0": [ 10259 ],
            "COUT": [ 10087 ],
            "CIN": [ 10067 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_5_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y49/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9925 ],
            "I3": [ 10258 ],
            "I1": [ 9450 ],
            "I0": [ 10259 ],
            "COUT": [ 10083 ],
            "CIN": [ 10085 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y49/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9921 ],
            "I3": [ 10258 ],
            "I1": [ 9478 ],
            "I0": [ 10259 ],
            "COUT": [ 10081 ],
            "CIN": [ 10083 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y49/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9916 ],
            "I3": [ 10258 ],
            "I1": [ 9477 ],
            "I0": [ 10259 ],
            "COUT": [ 10079 ],
            "CIN": [ 10081 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y49/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9912 ],
            "I3": [ 10258 ],
            "I1": [ 9476 ],
            "I0": [ 10259 ],
            "COUT": [ 10064 ],
            "CIN": [ 10079 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_2_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y49/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 10009 ],
            "I3": [ 10258 ],
            "I1": [ 9470 ],
            "I0": [ 10259 ],
            "COUT": [ 10069 ],
            "CIN": [ 10074 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y49/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 10076 ],
            "I3": [ 10258 ],
            "I1": [ 9473 ],
            "I0": [ 10258 ],
            "COUT": [ 10073 ],
            "CIN": [ 10263 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y49/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 10020 ],
            "I3": [ 10258 ],
            "I1": [ 9471 ],
            "I0": [ 10259 ],
            "COUT": [ 10074 ],
            "CIN": [ 10073 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y49/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9989 ],
            "I3": [ 10258 ],
            "I1": [ 9445 ],
            "I0": [ 10259 ],
            "COUT": [ 10066 ],
            "CIN": [ 10070 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y49/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9999 ],
            "I3": [ 10258 ],
            "I1": [ 9447 ],
            "I0": [ 10259 ],
            "COUT": [ 10070 ],
            "CIN": [ 10069 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y49/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9975 ],
            "I3": [ 10258 ],
            "I1": [ 9469 ],
            "I0": [ 10259 ],
            "COUT": [ 10067 ],
            "CIN": [ 10066 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y49/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9908 ],
            "I3": [ 10258 ],
            "I1": [ 9475 ],
            "I0": [ 10259 ],
            "COUT": [ 10062 ],
            "CIN": [ 10064 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y49/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9904 ],
            "I3": [ 10258 ],
            "I1": [ 9483 ],
            "I0": [ 10259 ],
            "COUT": [ 10059 ],
            "CIN": [ 10062 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y49/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 10060 ],
            "I3": [ 10258 ],
            "I1": [ 9482 ],
            "I0": [ 10259 ],
            "COUT": [ 10056 ],
            "CIN": [ 10059 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y49/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 10057 ],
            "I3": [ 10258 ],
            "I1": [ 9481 ],
            "I0": [ 10259 ],
            "COUT": [ 10053 ],
            "CIN": [ 10056 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y49/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 10051 ],
            "I3": [ 10258 ],
            "I1": [ 9480 ],
            "I0": [ 10259 ],
            "COUT": [ 10054 ],
            "CIN": [ 10053 ]
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y48/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10051 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 10049 ]
          }
        },
        "u.txCounter_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y48/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9480 ],
            "D": [ 10049 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y48/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10047 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 10045 ]
          }
        },
        "u.txCounter_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y48/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9458 ],
            "D": [ 10045 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y50/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10043 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 10041 ]
          }
        },
        "u.txCounter_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y50/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9457 ],
            "D": [ 10041 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y49/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10039 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 10037 ]
          }
        },
        "u.txCounter_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y50/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9456 ],
            "D": [ 10037 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y50/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10035 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 10033 ]
          }
        },
        "u.txCounter_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y50/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9455 ],
            "D": [ 10033 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y50/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10031 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 9985 ]
          }
        },
        "u.txCounter_DFFE_Q_24_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y48/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9425 ],
            "I1": [ 9439 ],
            "I0": [ 9473 ],
            "F": [ 10028 ]
          }
        },
        "u.txCounter_DFFE_Q_24": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y48/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9473 ],
            "D": [ 10028 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y50/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10020 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 10024 ]
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y50/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10020 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 10023 ]
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y50/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9941 ],
            "O": [ 10014 ],
            "I1": [ 10024 ],
            "I0": [ 10023 ]
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y50/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10020 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 10017 ]
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y50/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10020 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 10016 ]
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y50/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9941 ],
            "O": [ 10013 ],
            "I1": [ 10017 ],
            "I0": [ 10016 ]
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y50/MUX1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9936 ],
            "O": [ 10011 ],
            "I1": [ 10014 ],
            "I0": [ 10013 ]
          }
        },
        "u.txCounter_DFFE_Q_23": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y49/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9471 ],
            "D": [ 10011 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_22_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y49/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10009 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 10007 ]
          }
        },
        "u.txCounter_DFFE_Q_22": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y48/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9470 ],
            "D": [ 10007 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y50/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9999 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 10003 ]
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y50/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9999 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 10002 ]
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y50/MUX4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9941 ],
            "O": [ 9994 ],
            "I1": [ 10003 ],
            "I0": [ 10002 ]
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y50/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9999 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 9997 ]
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y50/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9999 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 9996 ]
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y50/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9941 ],
            "O": [ 9993 ],
            "I1": [ 9997 ],
            "I0": [ 9996 ]
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y50/MUX5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9936 ],
            "O": [ 9991 ],
            "I1": [ 9994 ],
            "I0": [ 9993 ]
          }
        },
        "u.txCounter_DFFE_Q_21": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y49/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9447 ],
            "D": [ 9991 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_20_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y48/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9989 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 9987 ]
          }
        },
        "u.txCounter_DFFE_Q_20": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y48/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9445 ],
            "D": [ 9987 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y50/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9467 ],
            "D": [ 9985 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y49/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9983 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 9900 ]
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y47/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9975 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 9979 ]
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y47/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9975 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 9978 ]
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y47/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9941 ],
            "O": [ 9970 ],
            "I1": [ 9979 ],
            "I0": [ 9978 ]
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y47/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9975 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 9973 ]
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y47/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9975 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 9972 ]
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y47/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9941 ],
            "O": [ 9969 ],
            "I1": [ 9973 ],
            "I0": [ 9972 ]
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y47/MUX1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9936 ],
            "O": [ 9967 ],
            "I1": [ 9970 ],
            "I0": [ 9969 ]
          }
        },
        "u.txCounter_DFFE_Q_19": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y48/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9469 ],
            "D": [ 9967 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y48/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9959 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 9963 ]
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y48/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9959 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 9962 ]
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y48/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9941 ],
            "O": [ 9954 ],
            "I1": [ 9963 ],
            "I0": [ 9962 ]
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y48/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9959 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 9957 ]
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y48/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9959 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 9956 ]
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y48/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9941 ],
            "O": [ 9953 ],
            "I1": [ 9957 ],
            "I0": [ 9956 ]
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y48/MUX1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9936 ],
            "O": [ 9951 ],
            "I1": [ 9954 ],
            "I0": [ 9953 ]
          }
        },
        "u.txCounter_DFFE_Q_18": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y49/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9453 ],
            "D": [ 9951 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y48/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9943 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 9947 ]
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y48/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9943 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 9946 ]
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y48/MUX0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9941 ],
            "O": [ 9934 ],
            "I1": [ 9947 ],
            "I0": [ 9946 ]
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y48/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9943 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 9939 ]
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y48/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9943 ],
            "I2": [ 9432 ],
            "I1": [ 9429 ],
            "I0": [ 9422 ],
            "F": [ 9938 ]
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y48/MUX2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9941 ],
            "O": [ 9933 ],
            "I1": [ 9939 ],
            "I0": [ 9938 ]
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y48/MUX1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9936 ],
            "O": [ 9931 ],
            "I1": [ 9934 ],
            "I0": [ 9933 ]
          }
        },
        "u.txCounter_DFFE_Q_17": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y48/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9452 ],
            "D": [ 9931 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_16_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y48/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9929 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 9927 ]
          }
        },
        "u.txCounter_DFFE_Q_16": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y48/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9451 ],
            "D": [ 9927 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_15_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y49/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9925 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 9923 ]
          }
        },
        "u.txCounter_DFFE_Q_15": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y50/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9450 ],
            "D": [ 9923 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_14_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y48/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9921 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 9918 ]
          }
        },
        "u.txCounter_DFFE_Q_14": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y48/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9478 ],
            "D": [ 9918 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_13_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y50/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9916 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 9914 ]
          }
        },
        "u.txCounter_DFFE_Q_13": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y48/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9477 ],
            "D": [ 9914 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_12_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y49/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9912 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 9910 ]
          }
        },
        "u.txCounter_DFFE_Q_12": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y48/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9476 ],
            "D": [ 9910 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_11_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y48/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9908 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 9906 ]
          }
        },
        "u.txCounter_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y48/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9475 ],
            "D": [ 9906 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_10_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y47/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9904 ],
            "I1": [ 9425 ],
            "I0": [ 9439 ],
            "F": [ 9902 ]
          }
        },
        "u.txCounter_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y47/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9483 ],
            "D": [ 9902 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y49/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9466 ],
            "D": [ 9900 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txCounter_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y49/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9465 ],
            "D": [ 9898 ],
            "CLK": [ 9276 ],
            "CE": [ 9486 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y51/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9886 ],
            "I2": [ 9884 ],
            "I1": [ 9896 ],
            "I0": [ 9880 ],
            "F": [ 9892 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y51/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9891 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y51/MUX4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9876 ],
            "O": [ 9857 ],
            "I1": [ 9892 ],
            "I0": [ 9891 ]
          }
        },
        "$PACKER_GND_DRV": {
          "hide_name": 1,
          "type": "GOWIN_GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 10259 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y51/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:161.36-161.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9853 ],
            "I3": [ 10258 ],
            "I1": [ 9855 ],
            "I0": [ 10259 ],
            "COUT": [ 9888 ],
            "CIN": [ 9865 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y51/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9886 ],
            "I2": [ 9884 ],
            "I1": [ 9882 ],
            "I0": [ 9880 ],
            "F": [ 9874 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y51/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9873 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y51/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9876 ],
            "O": [ 9852 ],
            "I1": [ 9874 ],
            "I0": [ 9873 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_2_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y51/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9867 ],
            "F": [ 9870 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y51/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9857 ],
            "Q": [ 9867 ],
            "D": [ 9870 ],
            "CLK": [ 9276 ],
            "CE": [ 9852 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y51/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:161.36-161.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9868 ],
            "I3": [ 10258 ],
            "I1": [ 9867 ],
            "I0": [ 10258 ],
            "COUT": [ 9864 ],
            "CIN": [ 10264 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y51/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:161.36-161.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9859 ],
            "I3": [ 10258 ],
            "I1": [ 9861 ],
            "I0": [ 10259 ],
            "COUT": [ 9865 ],
            "CIN": [ 9864 ]
          }
        },
        "u.txBitNumber_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y51/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9857 ],
            "Q": [ 9861 ],
            "D": [ 9859 ],
            "CLK": [ 9276 ],
            "CE": [ 9852 ]
          }
        },
        "u.txBitNumber_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y51/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:133.1-184.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9857 ],
            "Q": [ 9855 ],
            "D": [ 9853 ],
            "CLK": [ 9276 ],
            "CE": [ 9852 ]
          }
        },
        "u.rxState_DFFE_Q_D_LUT2_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y50/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9693 ],
            "I1": [ 9688 ],
            "I0": [ 9685 ],
            "F": [ 9843 ]
          }
        },
        "u.rxState_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y47/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9647 ],
            "I0": [ 9843 ],
            "F": [ 9839 ]
          }
        },
        "u.rxState_DFFE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y47/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9848 ],
            "I2": [ 9723 ],
            "I1": [ 9632 ],
            "I0": [ 9702 ],
            "F": [ 9838 ]
          }
        },
        "u.rxState_DFFE_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111110001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y46/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9843 ],
            "I2": [ 9644 ],
            "I1": [ 9642 ],
            "I0": [ 9639 ],
            "F": [ 9845 ]
          }
        },
        "u.rxState_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y46/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9644 ],
            "D": [ 9845 ],
            "CLK": [ 9276 ],
            "CE": [ 9838 ]
          }
        },
        "u.rxState_DFFE_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010001010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y46/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9843 ],
            "I2": [ 9644 ],
            "I1": [ 9642 ],
            "I0": [ 9639 ],
            "F": [ 9841 ]
          }
        },
        "u.rxState_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y46/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9642 ],
            "D": [ 9841 ],
            "CLK": [ 9276 ],
            "CE": [ 9838 ]
          }
        },
        "u.rxState_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y47/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9639 ],
            "D": [ 9839 ],
            "CLK": [ 9276 ],
            "CE": [ 9838 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y47/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9819 ],
            "O": [ 9629 ],
            "I1": [ 9829 ],
            "I0": [ 9823 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y46/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9742 ],
            "I2": [ 9745 ],
            "I1": [ 9715 ],
            "I0": [ 9748 ],
            "F": [ 9833 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y46/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9832 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y46/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9738 ],
            "O": [ 9830 ],
            "I1": [ 9833 ],
            "I0": [ 9832 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y47/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9827 ],
            "I2": [ 9830 ],
            "I1": [ 9821 ],
            "I0": [ 9639 ],
            "F": [ 9829 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y46/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9772 ],
            "I2": [ 9776 ],
            "I1": [ 9780 ],
            "I0": [ 9783 ],
            "F": [ 9827 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_LUT2_I1_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y47/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9821 ],
            "I0": [ 9639 ],
            "F": [ 9623 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_LUT2_I1_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y47/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9821 ],
            "I0": [ 9639 ],
            "F": [ 9754 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y47/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9821 ],
            "I0": [ 9639 ],
            "F": [ 9823 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y47/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9644 ],
            "I0": [ 9642 ],
            "F": [ 9821 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y44/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9808 ],
            "I1": [ 9757 ],
            "I0": [ 9766 ],
            "F": [ 9819 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y46/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9808 ],
            "I3": [ 10258 ],
            "I1": [ 9705 ],
            "I0": [ 10259 ],
            "COUT": [ 9817 ],
            "CIN": [ 9760 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I0_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y47/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9812 ],
            "I2": [ 9754 ],
            "I1": [ 9810 ],
            "I0": [ 9748 ],
            "F": [ 9723 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I0_LUT4_F_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y46/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9782 ],
            "I2": [ 9779 ],
            "I1": [ 9775 ],
            "I0": [ 9771 ],
            "F": [ 9813 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y46/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9813 ],
            "I2": [ 9764 ],
            "I1": [ 9709 ],
            "I0": [ 9705 ],
            "F": [ 9812 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y47/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9712 ],
            "I2": [ 9744 ],
            "I1": [ 9741 ],
            "I0": [ 9737 ],
            "F": [ 9810 ]
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y44/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9632 ],
            "I1": [ 9808 ],
            "I0": [ 9754 ],
            "F": [ 9703 ]
          }
        },
        "u.rxCounter_DFFE_Q_9_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y47/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9629 ],
            "I2": [ 9754 ],
            "I1": [ 9745 ],
            "I0": [ 9636 ],
            "F": [ 9804 ]
          }
        },
        "u.rxCounter_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y47/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9744 ],
            "D": [ 9804 ],
            "CLK": [ 9276 ],
            "CE": [ 9702 ]
          }
        },
        "u.rxCounter_DFFE_Q_8_D_LUT2_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y48/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9723 ],
            "I0": [ 9632 ],
            "F": [ 9716 ]
          }
        },
        "u.rxCounter_DFFE_Q_8_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y47/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9716 ],
            "I0": [ 9742 ],
            "F": [ 9800 ]
          }
        },
        "u.rxCounter_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y47/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9741 ],
            "D": [ 9800 ],
            "CLK": [ 9276 ],
            "CE": [ 9702 ]
          }
        },
        "u.rxCounter_DFFE_Q_7_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y47/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9629 ],
            "I2": [ 9723 ],
            "I1": [ 9738 ],
            "I0": [ 9636 ],
            "F": [ 9797 ]
          }
        },
        "u.rxCounter_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y47/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9737 ],
            "D": [ 9797 ],
            "CLK": [ 9276 ],
            "CE": [ 9702 ]
          }
        },
        "u.rxCounter_DFFE_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y48/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9629 ],
            "I2": [ 9723 ],
            "I1": [ 9783 ],
            "I0": [ 9636 ],
            "F": [ 9794 ]
          }
        },
        "u.rxCounter_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y48/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9782 ],
            "D": [ 9794 ],
            "CLK": [ 9276 ],
            "CE": [ 9702 ]
          }
        },
        "u.rxCounter_DFFE_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y47/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9629 ],
            "I2": [ 9754 ],
            "I1": [ 9780 ],
            "I0": [ 9636 ],
            "F": [ 9791 ]
          }
        },
        "u.rxCounter_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y47/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9779 ],
            "D": [ 9791 ],
            "CLK": [ 9276 ],
            "CE": [ 9702 ]
          }
        },
        "u.rxCounter_DFFE_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y48/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9632 ],
            "I1": [ 9754 ],
            "I0": [ 9776 ],
            "F": [ 9788 ]
          }
        },
        "u.rxCounter_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y48/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9775 ],
            "D": [ 9788 ],
            "CLK": [ 9276 ],
            "CE": [ 9702 ]
          }
        },
        "u.rxCounter_DFFE_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y47/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9632 ],
            "I1": [ 9754 ],
            "I0": [ 9772 ],
            "F": [ 9785 ]
          }
        },
        "u.rxCounter_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y47/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9771 ],
            "D": [ 9785 ],
            "CLK": [ 9276 ],
            "CE": [ 9702 ]
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y46/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9783 ],
            "I3": [ 10258 ],
            "I1": [ 9782 ],
            "I0": [ 10259 ],
            "COUT": [ 9778 ],
            "CIN": [ 9736 ]
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y46/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9780 ],
            "I3": [ 10258 ],
            "I1": [ 9779 ],
            "I0": [ 10259 ],
            "COUT": [ 9774 ],
            "CIN": [ 9778 ]
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y46/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9776 ],
            "I3": [ 10258 ],
            "I1": [ 9775 ],
            "I0": [ 10259 ],
            "COUT": [ 9770 ],
            "CIN": [ 9774 ]
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y46/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9772 ],
            "I3": [ 10258 ],
            "I1": [ 9771 ],
            "I0": [ 10259 ],
            "COUT": [ 9768 ],
            "CIN": [ 9770 ]
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y46/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9766 ],
            "I3": [ 10258 ],
            "I1": [ 9764 ],
            "I0": [ 10259 ],
            "COUT": [ 9759 ],
            "CIN": [ 9768 ]
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y44/LUT1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9632 ],
            "I1": [ 9754 ],
            "I0": [ 9766 ],
            "F": [ 9762 ]
          }
        },
        "u.rxCounter_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y44/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9764 ],
            "D": [ 9762 ],
            "CLK": [ 9276 ],
            "CE": [ 9702 ]
          }
        },
        "u.rxCounter_DFFE_Q_1_D_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y46/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9757 ],
            "I3": [ 10258 ],
            "I1": [ 9709 ],
            "I0": [ 10259 ],
            "COUT": [ 9760 ],
            "CIN": [ 9759 ]
          }
        },
        "u.rxCounter_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y44/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9632 ],
            "I1": [ 9757 ],
            "I0": [ 9754 ],
            "F": [ 9707 ]
          }
        },
        "u.rxCounter_DFFE_Q_12_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y47/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9632 ],
            "I1": [ 9730 ],
            "I0": [ 9723 ],
            "F": [ 9750 ]
          }
        },
        "u.rxCounter_DFFE_Q_12": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y44/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9730 ],
            "D": [ 9750 ],
            "CLK": [ 9276 ],
            "CE": [ 9702 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y47/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9730 ],
            "I0": [ 9719 ],
            "F": [ 9748 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y46/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9745 ],
            "I3": [ 10258 ],
            "I1": [ 9744 ],
            "I0": [ 10259 ],
            "COUT": [ 9740 ],
            "CIN": [ 9733 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y46/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9742 ],
            "I3": [ 10258 ],
            "I1": [ 9741 ],
            "I0": [ 10259 ],
            "COUT": [ 9735 ],
            "CIN": [ 9740 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y46/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9738 ],
            "I3": [ 10258 ],
            "I1": [ 9737 ],
            "I0": [ 10259 ],
            "COUT": [ 9736 ],
            "CIN": [ 9735 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y46/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9715 ],
            "I3": [ 10258 ],
            "I1": [ 9712 ],
            "I0": [ 10259 ],
            "COUT": [ 9733 ],
            "CIN": [ 9727 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y46/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9731 ],
            "I3": [ 10258 ],
            "I1": [ 9730 ],
            "I0": [ 10258 ],
            "COUT": [ 9726 ],
            "CIN": [ 10265 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y46/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9721 ],
            "I3": [ 10258 ],
            "I1": [ 9719 ],
            "I0": [ 10259 ],
            "COUT": [ 9727 ],
            "CIN": [ 9726 ]
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y47/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9629 ],
            "I2": [ 9723 ],
            "I1": [ 9721 ],
            "I0": [ 9636 ],
            "F": [ 9718 ]
          }
        },
        "u.rxCounter_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y47/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9719 ],
            "D": [ 9718 ],
            "CLK": [ 9276 ],
            "CE": [ 9702 ]
          }
        },
        "u.rxCounter_DFFE_Q_10_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y47/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9716 ],
            "I0": [ 9715 ],
            "F": [ 9711 ]
          }
        },
        "u.rxCounter_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y47/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9712 ],
            "D": [ 9711 ],
            "CLK": [ 9276 ],
            "CE": [ 9702 ]
          }
        },
        "u.rxCounter_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y44/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9709 ],
            "D": [ 9707 ],
            "CLK": [ 9276 ],
            "CE": [ 9702 ]
          }
        },
        "u.rxCounter_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y44/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9705 ],
            "D": [ 9703 ],
            "CLK": [ 9276 ],
            "CE": [ 9702 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y50/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:220.28-220.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9684 ],
            "I3": [ 10258 ],
            "I1": [ 9685 ],
            "I0": [ 10259 ],
            "COUT": [ 9700 ],
            "CIN": [ 9691 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y49/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9647 ],
            "I0": [ 9627 ],
            "F": [ 9683 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_2_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y49/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9693 ],
            "F": [ 9696 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y49/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9627 ],
            "Q": [ 9693 ],
            "D": [ 9696 ],
            "CLK": [ 9276 ],
            "CE": [ 9683 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y50/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:220.28-220.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9694 ],
            "I3": [ 10258 ],
            "I1": [ 9693 ],
            "I0": [ 10258 ],
            "COUT": [ 9690 ],
            "CIN": [ 10266 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y50/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:220.28-220.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9687 ],
            "I3": [ 10258 ],
            "I1": [ 9688 ],
            "I0": [ 10259 ],
            "COUT": [ 9691 ],
            "CIN": [ 9690 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y50/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9627 ],
            "Q": [ 9688 ],
            "D": [ 9687 ],
            "CLK": [ 9276 ],
            "CE": [ 9683 ]
          }
        },
        "u.rxBitNumber_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y50/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9627 ],
            "Q": [ 9685 ],
            "D": [ 9684 ],
            "CLK": [ 9276 ],
            "CE": [ 9683 ]
          }
        },
        "u.led_DFFE_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y44/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9653 ],
            "F": [ 9665 ]
          }
        },
        "u.led_DFFE_Q_5_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y49/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9663 ],
            "F": [ 9679 ]
          }
        },
        "u.led_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y49/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:188.1-192.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9352 ],
            "D": [ 9679 ],
            "CLK": [ 9276 ],
            "CE": [ 9624 ]
          }
        },
        "u.led_DFFE_Q_4_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y49/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9661 ],
            "F": [ 9676 ]
          }
        },
        "u.led_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y49/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:188.1-192.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9349 ],
            "D": [ 9676 ],
            "CLK": [ 9276 ],
            "CE": [ 9624 ]
          }
        },
        "u.led_DFFE_Q_3_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y48/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9659 ],
            "F": [ 9673 ]
          }
        },
        "u.led_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y48/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:188.1-192.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9346 ],
            "D": [ 9673 ],
            "CLK": [ 9276 ],
            "CE": [ 9624 ]
          }
        },
        "u.led_DFFE_Q_2_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y48/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9657 ],
            "F": [ 9670 ]
          }
        },
        "u.led_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y48/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:188.1-192.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9343 ],
            "D": [ 9670 ],
            "CLK": [ 9276 ],
            "CE": [ 9624 ]
          }
        },
        "u.led_DFFE_Q_1_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y44/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9655 ],
            "F": [ 9667 ]
          }
        },
        "u.led_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y44/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:188.1-192.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9340 ],
            "D": [ 9667 ],
            "CLK": [ 9276 ],
            "CE": [ 9624 ]
          }
        },
        "u.led_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y44/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:188.1-192.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9337 ],
            "D": [ 9665 ],
            "CLK": [ 9276 ],
            "CE": [ 9624 ]
          }
        },
        "u.dataIn_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y49/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9663 ],
            "D": [ 9661 ],
            "CLK": [ 9276 ],
            "CE": [ 9647 ]
          }
        },
        "u.dataIn_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y48/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9661 ],
            "D": [ 9659 ],
            "CLK": [ 9276 ],
            "CE": [ 9647 ]
          }
        },
        "u.dataIn_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y48/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9659 ],
            "D": [ 9657 ],
            "CLK": [ 9276 ],
            "CE": [ 9647 ]
          }
        },
        "u.dataIn_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y48/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9657 ],
            "D": [ 9655 ],
            "CLK": [ 9276 ],
            "CE": [ 9647 ]
          }
        },
        "u.dataIn_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y44/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9655 ],
            "D": [ 9653 ],
            "CLK": [ 9276 ],
            "CE": [ 9647 ]
          }
        },
        "u.dataIn_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y43/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9653 ],
            "D": [ 9651 ],
            "CLK": [ 9276 ],
            "CE": [ 9647 ]
          }
        },
        "u.dataIn_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y43/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9651 ],
            "D": [ 9649 ],
            "CLK": [ 9276 ],
            "CE": [ 9647 ]
          }
        },
        "u.dataIn_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y43/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9649 ],
            "D": [ 9648 ],
            "CLK": [ 9276 ],
            "CE": [ 9647 ]
          }
        },
        "u.clk_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y6/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:10.16-10.19",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9276 ],
            "I": [ 9270 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y47/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9644 ],
            "I1": [ 9642 ],
            "I0": [ 9639 ],
            "F": [ 9636 ]
          }
        },
        "u.byteReady_DFFE_Q_D_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y48/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9623 ],
            "I0": [ 9636 ],
            "F": [ 9632 ]
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y48/LUT3",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9629 ],
            "I1": [ 9623 ],
            "I0": [ 9627 ],
            "F": [ 9621 ]
          }
        },
        "u.byteReady_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y48/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:194.1-235.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9624 ],
            "D": [ 9623 ],
            "CLK": [ 9276 ],
            "CE": [ 9621 ]
          }
        },
        "$PACKER_VCC_DRV": {
          "hide_name": 1,
          "type": "GOWIN_VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 10258 ]
          }
        },
        "txIntervalCounter_DFFR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y52/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9489 ],
            "I3": [ 10258 ],
            "I1": [ 9407 ],
            "I0": [ 10259 ],
            "COUT": [ 9618 ],
            "CIN": [ 9536 ]
          }
        },
        "txIntervalCounter_DFFR_Q_9_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y52/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9615 ],
            "I3": [ 10258 ],
            "I1": [ 9371 ],
            "I0": [ 10259 ],
            "COUT": [ 9613 ],
            "CIN": [ 9496 ]
          }
        },
        "txIntervalCounter_DFFR_Q_9": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y52/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9371 ],
            "D": [ 9615 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_8_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y52/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9611 ],
            "I3": [ 10258 ],
            "I1": [ 9370 ],
            "I0": [ 10259 ],
            "COUT": [ 9609 ],
            "CIN": [ 9613 ]
          }
        },
        "txIntervalCounter_DFFR_Q_8": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y52/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9370 ],
            "D": [ 9611 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_7_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y52/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9607 ],
            "I3": [ 10258 ],
            "I1": [ 9418 ],
            "I0": [ 10259 ],
            "COUT": [ 9605 ],
            "CIN": [ 9609 ]
          }
        },
        "txIntervalCounter_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y52/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9418 ],
            "D": [ 9607 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y52/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9603 ],
            "I3": [ 10258 ],
            "I1": [ 9417 ],
            "I0": [ 10259 ],
            "COUT": [ 9601 ],
            "CIN": [ 9605 ]
          }
        },
        "txIntervalCounter_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y52/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9417 ],
            "D": [ 9603 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y52/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9599 ],
            "I3": [ 10258 ],
            "I1": [ 9416 ],
            "I0": [ 10259 ],
            "COUT": [ 9597 ],
            "CIN": [ 9601 ]
          }
        },
        "txIntervalCounter_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y52/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9416 ],
            "D": [ 9599 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y52/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9595 ],
            "I3": [ 10258 ],
            "I1": [ 9415 ],
            "I0": [ 10259 ],
            "COUT": [ 9593 ],
            "CIN": [ 9597 ]
          }
        },
        "txIntervalCounter_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y52/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9415 ],
            "D": [ 9595 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y52/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9582 ],
            "I3": [ 10258 ],
            "I1": [ 9413 ],
            "I0": [ 10259 ],
            "COUT": [ 9580 ],
            "CIN": [ 9593 ]
          }
        },
        "txIntervalCounter_DFFR_Q_31_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y53/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9393 ],
            "F": [ 9590 ]
          }
        },
        "txIntervalCounter_DFFR_Q_31": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y53/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9393 ],
            "D": [ 9590 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y52/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9588 ],
            "I3": [ 10258 ],
            "I1": [ 9393 ],
            "I0": [ 10258 ],
            "COUT": [ 9586 ],
            "CIN": [ 10267 ]
          }
        },
        "txIntervalCounter_DFFR_Q_30_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y52/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9584 ],
            "I3": [ 10258 ],
            "I1": [ 9392 ],
            "I0": [ 10259 ],
            "COUT": [ 9578 ],
            "CIN": [ 9586 ]
          }
        },
        "txIntervalCounter_DFFR_Q_30": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y52/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9392 ],
            "D": [ 9584 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y52/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9413 ],
            "D": [ 9582 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y52/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9538 ],
            "I3": [ 10258 ],
            "I1": [ 9411 ],
            "I0": [ 10259 ],
            "COUT": [ 9535 ],
            "CIN": [ 9580 ]
          }
        },
        "txIntervalCounter_DFFR_Q_29_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y52/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9576 ],
            "I3": [ 10258 ],
            "I1": [ 9391 ],
            "I0": [ 10259 ],
            "COUT": [ 9574 ],
            "CIN": [ 9578 ]
          }
        },
        "txIntervalCounter_DFFR_Q_29": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y52/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9391 ],
            "D": [ 9576 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_28_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y52/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9572 ],
            "I3": [ 10258 ],
            "I1": [ 9390 ],
            "I0": [ 10259 ],
            "COUT": [ 9570 ],
            "CIN": [ 9574 ]
          }
        },
        "txIntervalCounter_DFFR_Q_28": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y52/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9390 ],
            "D": [ 9572 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_27_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y52/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9568 ],
            "I3": [ 10258 ],
            "I1": [ 9398 ],
            "I0": [ 10259 ],
            "COUT": [ 9566 ],
            "CIN": [ 9570 ]
          }
        },
        "txIntervalCounter_DFFR_Q_27": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y52/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9398 ],
            "D": [ 9568 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_26_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y52/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9564 ],
            "I3": [ 10258 ],
            "I1": [ 9397 ],
            "I0": [ 10259 ],
            "COUT": [ 9562 ],
            "CIN": [ 9566 ]
          }
        },
        "txIntervalCounter_DFFR_Q_26": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y52/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9397 ],
            "D": [ 9564 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_25_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y52/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9560 ],
            "I3": [ 10258 ],
            "I1": [ 9396 ],
            "I0": [ 10259 ],
            "COUT": [ 9558 ],
            "CIN": [ 9562 ]
          }
        },
        "txIntervalCounter_DFFR_Q_25": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y52/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9396 ],
            "D": [ 9560 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_24_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y52/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9556 ],
            "I3": [ 10258 ],
            "I1": [ 9395 ],
            "I0": [ 10259 ],
            "COUT": [ 9554 ],
            "CIN": [ 9558 ]
          }
        },
        "txIntervalCounter_DFFR_Q_24": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y52/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9395 ],
            "D": [ 9556 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_23_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y52/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9552 ],
            "I3": [ 10258 ],
            "I1": [ 9383 ],
            "I0": [ 10259 ],
            "COUT": [ 9550 ],
            "CIN": [ 9554 ]
          }
        },
        "txIntervalCounter_DFFR_Q_23": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y52/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9383 ],
            "D": [ 9552 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_22_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y52/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9548 ],
            "I3": [ 10258 ],
            "I1": [ 9382 ],
            "I0": [ 10259 ],
            "COUT": [ 9546 ],
            "CIN": [ 9550 ]
          }
        },
        "txIntervalCounter_DFFR_Q_22": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y52/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9382 ],
            "D": [ 9548 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_21_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y52/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9544 ],
            "I3": [ 10258 ],
            "I1": [ 9381 ],
            "I0": [ 10259 ],
            "COUT": [ 9542 ],
            "CIN": [ 9546 ]
          }
        },
        "txIntervalCounter_DFFR_Q_21": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y52/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9381 ],
            "D": [ 9544 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_20_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y52/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9540 ],
            "I3": [ 10258 ],
            "I1": [ 9380 ],
            "I0": [ 10259 ],
            "COUT": [ 9533 ],
            "CIN": [ 9542 ]
          }
        },
        "txIntervalCounter_DFFR_Q_20": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y52/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9380 ],
            "D": [ 9540 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y52/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9411 ],
            "D": [ 9538 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y52/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9491 ],
            "I3": [ 10258 ],
            "I1": [ 9409 ],
            "I0": [ 10259 ],
            "COUT": [ 9536 ],
            "CIN": [ 9535 ]
          }
        },
        "txIntervalCounter_DFFR_Q_19_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y52/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9531 ],
            "I3": [ 10258 ],
            "I1": [ 9388 ],
            "I0": [ 10259 ],
            "COUT": [ 9529 ],
            "CIN": [ 9533 ]
          }
        },
        "txIntervalCounter_DFFR_Q_19": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y52/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9388 ],
            "D": [ 9531 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_18_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y52/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9527 ],
            "I3": [ 10258 ],
            "I1": [ 9387 ],
            "I0": [ 10259 ],
            "COUT": [ 9525 ],
            "CIN": [ 9529 ]
          }
        },
        "txIntervalCounter_DFFR_Q_18": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y52/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9387 ],
            "D": [ 9527 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_17_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y52/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9523 ],
            "I3": [ 10258 ],
            "I1": [ 9386 ],
            "I0": [ 10259 ],
            "COUT": [ 9521 ],
            "CIN": [ 9525 ]
          }
        },
        "txIntervalCounter_DFFR_Q_17": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y52/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9386 ],
            "D": [ 9523 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_16_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y52/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9519 ],
            "I3": [ 10258 ],
            "I1": [ 9385 ],
            "I0": [ 10259 ],
            "COUT": [ 9517 ],
            "CIN": [ 9521 ]
          }
        },
        "txIntervalCounter_DFFR_Q_16": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y52/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9385 ],
            "D": [ 9519 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_15_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y52/ALU5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9515 ],
            "I3": [ 10258 ],
            "I1": [ 9368 ],
            "I0": [ 10259 ],
            "COUT": [ 9513 ],
            "CIN": [ 9517 ]
          }
        },
        "txIntervalCounter_DFFR_Q_15": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y52/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9368 ],
            "D": [ 9515 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_14_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y52/ALU0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9511 ],
            "I3": [ 10258 ],
            "I1": [ 9367 ],
            "I0": [ 10259 ],
            "COUT": [ 9509 ],
            "CIN": [ 9513 ]
          }
        },
        "txIntervalCounter_DFFR_Q_14": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y52/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9367 ],
            "D": [ 9511 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_13_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y52/ALU1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9507 ],
            "I3": [ 10258 ],
            "I1": [ 9366 ],
            "I0": [ 10259 ],
            "COUT": [ 9505 ],
            "CIN": [ 9509 ]
          }
        },
        "txIntervalCounter_DFFR_Q_13": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y52/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9366 ],
            "D": [ 9507 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_12_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y52/ALU2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9503 ],
            "I3": [ 10258 ],
            "I1": [ 9365 ],
            "I0": [ 10259 ],
            "COUT": [ 9501 ],
            "CIN": [ 9505 ]
          }
        },
        "txIntervalCounter_DFFR_Q_12": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y52/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9365 ],
            "D": [ 9503 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_11_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y52/ALU3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9499 ],
            "I3": [ 10258 ],
            "I1": [ 9373 ],
            "I0": [ 10259 ],
            "COUT": [ 9495 ],
            "CIN": [ 9501 ]
          }
        },
        "txIntervalCounter_DFFR_Q_11": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y52/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9373 ],
            "D": [ 9499 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_10_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y52/ALU4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10258 ],
            "SUM": [ 9493 ],
            "I3": [ 10258 ],
            "I1": [ 9372 ],
            "I0": [ 10259 ],
            "COUT": [ 9496 ],
            "CIN": [ 9495 ]
          }
        },
        "txIntervalCounter_DFFR_Q_10": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y52/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9372 ],
            "D": [ 9493 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y52/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9409 ],
            "D": [ 9491 ],
            "CLK": [ 9276 ]
          }
        },
        "txIntervalCounter_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y52/DFF2",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9281 ],
            "Q": [ 9407 ],
            "D": [ 9489 ],
            "CLK": [ 9276 ]
          }
        },
        "sendOnLow_LUT4_I0_F_MUX2_LUT5_I0_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y48/LUT5",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9485 ]
          }
        },
        "sendOnLow_LUT4_I0_F_MUX2_LUT5_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y48/MUX4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9436 ],
            "O": [ 9486 ],
            "I1": [ 9485 ],
            "I0": [ 9427 ]
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y48/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9483 ],
            "I2": [ 9482 ],
            "I1": [ 9481 ],
            "I0": [ 9480 ],
            "F": [ 9463 ]
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y48/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9478 ],
            "I2": [ 9477 ],
            "I1": [ 9476 ],
            "I0": [ 9475 ],
            "F": [ 9462 ]
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y48/LUT2",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9473 ],
            "I2": [ 9471 ],
            "I1": [ 9470 ],
            "I0": [ 9469 ],
            "F": [ 9461 ]
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y49/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9467 ],
            "I1": [ 9466 ],
            "I0": [ 9465 ],
            "F": [ 9460 ]
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y48/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9463 ],
            "I2": [ 9462 ],
            "I1": [ 9461 ],
            "I0": [ 9460 ],
            "F": [ 9442 ]
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y49/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9458 ],
            "I2": [ 9457 ],
            "I1": [ 9456 ],
            "I0": [ 9455 ],
            "F": [ 9440 ]
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y48/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9453 ],
            "I2": [ 9452 ],
            "I1": [ 9451 ],
            "I0": [ 9450 ],
            "F": [ 9448 ]
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y48/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9448 ],
            "I1": [ 9447 ],
            "I0": [ 9445 ],
            "F": [ 9441 ]
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y48/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9442 ],
            "I2": [ 9441 ],
            "I1": [ 9440 ],
            "I0": [ 9439 ],
            "F": [ 9436 ]
          }
        },
        "sendOnLow_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y51/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9436 ],
            "I2": [ 9425 ],
            "I1": [ 9422 ],
            "I0": [ 9357 ],
            "F": [ 9435 ]
          }
        },
        "sendOnLow_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y48/LUT4",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9432 ],
            "I2": [ 9429 ],
            "I1": [ 9422 ],
            "I0": [ 9357 ],
            "F": [ 9427 ]
          }
        },
        "sendOnLow_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y51/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9425 ],
            "I1": [ 9422 ],
            "I0": [ 9357 ],
            "F": [ 9420 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y52/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9418 ],
            "I2": [ 9417 ],
            "I1": [ 9416 ],
            "I0": [ 9415 ],
            "F": [ 9403 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y52/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9413 ],
            "I2": [ 9411 ],
            "I1": [ 9409 ],
            "I0": [ 9407 ],
            "F": [ 9402 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y52/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9401 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y52/MUX6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9403 ],
            "O": [ 9362 ],
            "I1": [ 9402 ],
            "I0": [ 9401 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y53/LUT0",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9363 ],
            "I2": [ 9362 ],
            "I1": [ 9361 ],
            "I0": [ 9360 ],
            "F": [ 9281 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y52/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9398 ],
            "I2": [ 9397 ],
            "I1": [ 9396 ],
            "I0": [ 9395 ],
            "F": [ 9378 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y52/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9393 ],
            "I2": [ 9392 ],
            "I1": [ 9391 ],
            "I0": [ 9390 ],
            "F": [ 9377 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y52/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9388 ],
            "I2": [ 9387 ],
            "I1": [ 9386 ],
            "I0": [ 9385 ],
            "F": [ 9376 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y52/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9383 ],
            "I2": [ 9382 ],
            "I1": [ 9381 ],
            "I0": [ 9380 ],
            "F": [ 9375 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y52/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9378 ],
            "I2": [ 9377 ],
            "I1": [ 9376 ],
            "I0": [ 9375 ],
            "F": [ 9363 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y52/LUT7",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9373 ],
            "I2": [ 9372 ],
            "I1": [ 9371 ],
            "I0": [ 9370 ],
            "F": [ 9361 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y52/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9368 ],
            "I2": [ 9367 ],
            "I1": [ 9366 ],
            "I0": [ 9365 ],
            "F": [ 9360 ]
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y53/LUT6",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9363 ],
            "I2": [ 9362 ],
            "I1": [ 9361 ],
            "I0": [ 9360 ],
            "F": [ 9355 ]
          }
        },
        "sendOnLow_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y53/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 10259 ],
            "Q": [ 9357 ],
            "D": [ 9355 ],
            "CLK": [ 9276 ]
          }
        },
        "led_OBUF_O_5": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y50/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9353 ],
            "I": [ 9352 ]
          }
        },
        "led_OBUF_O_4": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y50/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9350 ],
            "I": [ 9349 ]
          }
        },
        "led_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y48/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9347 ],
            "I": [ 9346 ]
          }
        },
        "led_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y48/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9344 ],
            "I": [ 9343 ]
          }
        },
        "led_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y46/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9341 ],
            "I": [ 9340 ]
          }
        },
        "led_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y46/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9338 ],
            "I": [ 9337 ]
          }
        },
        "dataOut_DFFSE_Q_D_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X5Y54/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9319 ],
            "I": [ 9335 ]
          }
        },
        "dataOut_DFFSE_Q_1_D_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X17Y54/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9329 ],
            "I": [ 9333 ]
          }
        },
        "dataOut_DFFSE_Q_1": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y53/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 10259 ],
            "Q": [ 9331 ],
            "D": [ 9329 ],
            "CLK": [ 9276 ],
            "CE": [ 9281 ]
          }
        },
        "dataOut_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y53/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 10259 ],
            "Q": [ 9321 ],
            "D": [ 9319 ],
            "CLK": [ 9276 ],
            "CE": [ 9281 ]
          }
        },
        "dataOut_DFFE_Q_D_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X41Y54/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9282 ],
            "I": [ 9317 ]
          }
        },
        "dataOut_DFFE_Q_5_D_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X13Y54/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9311 ],
            "I": [ 9315 ]
          }
        },
        "dataOut_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y53/DFF1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9313 ],
            "D": [ 9311 ],
            "CLK": [ 9276 ],
            "CE": [ 9281 ]
          }
        },
        "dataOut_DFFE_Q_4_D_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X13Y54/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9305 ],
            "I": [ 9309 ]
          }
        },
        "dataOut_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y53/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9307 ],
            "D": [ 9305 ],
            "CLK": [ 9276 ],
            "CE": [ 9281 ]
          }
        },
        "dataOut_DFFE_Q_3_D_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X5Y54/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9299 ],
            "I": [ 9303 ]
          }
        },
        "dataOut_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y53/DFF4",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9301 ],
            "D": [ 9299 ],
            "CLK": [ 9276 ],
            "CE": [ 9281 ]
          }
        },
        "dataOut_DFFE_Q_2_D_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y54/IOBB",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9293 ],
            "I": [ 9297 ]
          }
        },
        "dataOut_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y53/DFF5",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9295 ],
            "D": [ 9293 ],
            "CLK": [ 9276 ],
            "CE": [ 9281 ]
          }
        },
        "dataOut_DFFE_Q_1_D_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y54/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9287 ],
            "I": [ 9291 ]
          }
        },
        "dataOut_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y53/DFF3",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9289 ],
            "D": [ 9287 ],
            "CLK": [ 9276 ],
            "CE": [ 9281 ]
          }
        },
        "dataOut_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y53/DFF0",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:40.5-49.4|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9284 ],
            "D": [ 9282 ],
            "CLK": [ 9276 ],
            "CE": [ 9281 ]
          }
        },
        "btn1_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X55Y29/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:15.11-15.15",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9279 ],
            "I": [ 9269 ]
          }
        },
        "adcClk_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X42Y54/IOBA",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:17.17-17.23",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9267 ],
            "I": [ 9276 ]
          }
        }
      },
      "netnames": {
        "txIntervalCounter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 10267 ] ,
          "attributes": {
            "ROUTING": "X4Y52/COUT0;;1"
          }
        },
        "u.rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 10266 ] ,
          "attributes": {
            "ROUTING": "X2Y50/COUT0;;1"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 10265 ] ,
          "attributes": {
            "ROUTING": "X1Y46/COUT0;;1"
          }
        },
        "u.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 10264 ] ,
          "attributes": {
            "ROUTING": "X8Y51/COUT0;;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 10263 ] ,
          "attributes": {
            "ROUTING": "X6Y49/COUT0;;1"
          }
        },
        "uart_tx": {
          "hide_name": 0,
          "bits": [ 9273 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:13.12-13.19"
          }
        },
        "uart_rx": {
          "hide_name": 0,
          "bits": [ 9272 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:12.11-12.18"
          }
        },
        "u.txState_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 10229 ] ,
          "attributes": {
            "ROUTING": "X6Y51/F4;;1;X6Y51/EW20;X6Y51/EW20/F4;1;X5Y51/D3;X5Y51/D3/W121;1;X5Y51/XD3;X5Y51/XD3/D3;1"
          }
        },
        "u.txState_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 10226 ] ,
          "attributes": {
            "ROUTING": "X5Y51/F6;;1;X5Y51/C4;X5Y51/C4/F6;1;X5Y51/XD4;X5Y51/XD4/C4;1"
          }
        },
        "u.txState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 10225 ] ,
          "attributes": {
            "ROUTING": "X5Y51/CE1;X5Y51/CE1/X05;1;X5Y51/CE2;X5Y51/CE2/X05;1;X5Y51/F2;;1;X5Y51/X05;X5Y51/X05/F2;1;X5Y51/CE0;X5Y51/CE0/X05;1"
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I2_LUT4_F_1_I2[3]": {
          "hide_name": 0,
          "bits": [ 10219 ] ,
          "attributes": {
            "ROUTING": "X8Y53/F7;;1;X8Y53/W130;X8Y53/W130/F7;1;X8Y53/D3;X8Y53/D3/W130;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I2_LUT4_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 10218 ] ,
          "attributes": {
            "ROUTING": "X8Y53/F6;;1;X8Y53/C3;X8Y53/C3/F6;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I2_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 10216 ] ,
          "attributes": {
            "ROUTING": "X7Y53/F7;;1;X7Y53/E100;X7Y53/E100/F7;1;X8Y53/D2;X8Y53/D2/E101;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I2_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10215 ] ,
          "attributes": {
            "ROUTING": "X8Y53/F4;;1;X8Y53/C2;X8Y53/C2/F4;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 10207 ] ,
          "attributes": {
            "ROUTING": "X8Y53/F3;;1;X8Y53/N230;X8Y53/N230/F3;1;X8Y51/X04;X8Y51/X04/N232;1;X8Y51/D6;X8Y51/D6/X04;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10206 ] ,
          "attributes": {
            "ROUTING": "X8Y53/F2;;1;X8Y53/N220;X8Y53/N220/F2;1;X8Y51/C6;X8Y51/C6/N222;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txPinRegister": {
          "hide_name": 0,
          "bits": [ 10204 ] ,
          "attributes": {
            "ROUTING": "X9Y51/Q3;;1;X9Y51/N800;X9Y51/N800/Q3;1;X9Y43/N810;X9Y43/N810/N808;1;X9Y35/E810;X9Y35/E810/N818;1;X17Y35/E810;X17Y35/E810/E818;1;X25Y35/E810;X25Y35/E810/E818;1;X33Y35/E820;X33Y35/E820/E818;1;X41Y35/E820;X41Y35/E820/E828;1;X49Y35/N820;X49Y35/N820/E828;1;X49Y27/N830;X49Y27/N830/N828;1;X49Y19/N800;X49Y19/N800/N838;1;X49Y11/N810;X49Y11/N810/N808;1;X49Y3/N810;X49Y3/N810/N818;1;X49Y0/E210;X49Y0/E210/S814;1;X49Y0/A0;X49Y0/A0/E210;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:11.12-11.19",
            "hdlname": "u uart_tx"
          }
        },
        "u.txPinRegister_DFFSE_Q_D": {
          "hide_name": 0,
          "bits": [ 10202 ] ,
          "attributes": {
            "ROUTING": "X8Y51/F6;;1;X8Y51/E130;X8Y51/E130/F6;1;X9Y51/B3;X9Y51/B3/E131;1;X9Y51/XD3;X9Y51/XD3/B3;1"
          }
        },
        "u.txCounter_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 10198 ] ,
          "attributes": {
            "ROUTING": "X8Y48/F1;;1;X8Y48/XD1;X8Y48/XD1/F1;1"
          }
        },
        "u.txCounter_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 10195 ] ,
          "attributes": {
            "ROUTING": "X8Y48/F0;;1;X8Y48/XD0;X8Y48/XD0/F0;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10191 ] ,
          "attributes": {
            "ROUTING": "X6Y50/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10190 ] ,
          "attributes": {
            "ROUTING": "X6Y50/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10186 ] ,
          "attributes": {
            "ROUTING": "X6Y50/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10185 ] ,
          "attributes": {
            "ROUTING": "X6Y50/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10183 ] ,
          "attributes": {
            "ROUTING": "X6Y50/OF0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10182 ] ,
          "attributes": {
            "ROUTING": "X6Y50/OF2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10178 ] ,
          "attributes": {
            "ROUTING": "X6Y50/F5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10177 ] ,
          "attributes": {
            "ROUTING": "X6Y50/F4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10173 ] ,
          "attributes": {
            "ROUTING": "X6Y50/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10172 ] ,
          "attributes": {
            "ROUTING": "X6Y50/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10170 ] ,
          "attributes": {
            "ROUTING": "X6Y50/OF4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10169 ] ,
          "attributes": {
            "ROUTING": "X6Y50/OF6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10167 ] ,
          "attributes": {
            "ROUTING": "X6Y50/OF1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10166 ] ,
          "attributes": {
            "ROUTING": "X6Y50/OF5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:171.43-171.68|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10162 ] ,
          "attributes": {
            "ROUTING": "X7Y50/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10161 ] ,
          "attributes": {
            "ROUTING": "X7Y50/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10157 ] ,
          "attributes": {
            "ROUTING": "X7Y50/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10156 ] ,
          "attributes": {
            "ROUTING": "X7Y50/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10154 ] ,
          "attributes": {
            "ROUTING": "X7Y50/OF0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10153 ] ,
          "attributes": {
            "ROUTING": "X7Y50/OF2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10149 ] ,
          "attributes": {
            "ROUTING": "X7Y50/F5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10148 ] ,
          "attributes": {
            "ROUTING": "X7Y50/F4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10144 ] ,
          "attributes": {
            "ROUTING": "X7Y50/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10143 ] ,
          "attributes": {
            "ROUTING": "X7Y50/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10141 ] ,
          "attributes": {
            "ROUTING": "X7Y50/OF4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10140 ] ,
          "attributes": {
            "ROUTING": "X7Y50/OF6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10138 ] ,
          "attributes": {
            "ROUTING": "X7Y50/OF1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10137 ] ,
          "attributes": {
            "ROUTING": "X7Y50/OF5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:170.42-170.67|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 10135 ] ,
          "attributes": {
            "ROUTING": "X5Y50/OF30;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 10134 ] ,
          "attributes": {
            "ROUTING": "X6Y50/OF30;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10130 ] ,
          "attributes": {
            "ROUTING": "X5Y49/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10129 ] ,
          "attributes": {
            "ROUTING": "X5Y49/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[4]": {
          "hide_name": 0,
          "bits": [ 10126 ] ,
          "attributes": {
            "ROUTING": "X6Y50/S270;X6Y50/S270/OF7;1;X6Y51/X04;X6Y51/X04/S271;1;X6Y51/B3;X6Y51/B3/X04;1;X6Y50/OF7;;1;X6Y50/N270;X6Y50/N270/OF7;1;X6Y49/X06;X6Y49/X06/N271;1;X6Y49/SEL6;X6Y49/SEL6/X06;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 10125 ] ,
          "attributes": {
            "ROUTING": "X6Y49/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 10123 ] ,
          "attributes": {
            "ROUTING": "X6Y49/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10119 ] ,
          "attributes": {
            "ROUTING": "X4Y49/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10118 ] ,
          "attributes": {
            "ROUTING": "X4Y49/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10114 ] ,
          "attributes": {
            "ROUTING": "X4Y49/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10113 ] ,
          "attributes": {
            "ROUTING": "X4Y49/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[4]": {
          "hide_name": 0,
          "bits": [ 10111 ] ,
          "attributes": {
            "ROUTING": "X6Y49/S210;X6Y49/S210/E212;1;X6Y51/X02;X6Y51/X02/S212;1;X6Y51/A3;X6Y51/A3/X02;1;X4Y49/OF1;;1;X4Y49/E210;X4Y49/E210/OF1;1;X5Y49/X06;X5Y49/X06/E211;1;X5Y49/SEL0;X5Y49/SEL0/X06;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10110 ] ,
          "attributes": {
            "ROUTING": "X4Y49/OF0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10109 ] ,
          "attributes": {
            "ROUTING": "X4Y49/OF2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 10107 ] ,
          "attributes": {
            "ROUTING": "X8Y49/EW10;X8Y49/EW10/F7;1;X7Y49/B7;X7Y49/B7/W111;1;X8Y49/F7;;1;X8Y49/W130;X8Y49/W130/F7;1;X7Y49/W270;X7Y49/W270/W131;1;X5Y49/A1;X5Y49/A1/W272;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 10104 ] ,
          "attributes": {
            "ROUTING": "X10Y49/E130;X10Y49/E130/F1;1;X10Y49/C2;X10Y49/C2/E130;1;X10Y49/EW20;X10Y49/EW20/F1;1;X9Y49/W260;X9Y49/W260/W121;1;X7Y49/C6;X7Y49/C6/W262;1;X10Y49/F1;;1;X10Y49/W130;X10Y49/W130/F1;1;X9Y49/W830;X9Y49/W830/W131;1;X5Y49/S260;X5Y49/S260/W834;1;X5Y49/D1;X5Y49/D1/S260;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10103 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 10102 ] ,
          "attributes": {
            "ROUTING": "X10Y49/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10100 ] ,
          "attributes": {
            "ROUTING": "X10Y49/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 10097 ] ,
          "attributes": {
            "ROUTING": "X9Y49/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10095 ] ,
          "attributes": {
            "ROUTING": "X9Y49/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 10094 ] ,
          "attributes": {
            "ROUTING": "X9Y49/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10092 ] ,
          "attributes": {
            "ROUTING": "X9Y49/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 10089 ] ,
          "attributes": {
            "ROUTING": "X7Y49/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10087 ] ,
          "attributes": {
            "ROUTING": "X7Y49/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10085 ] ,
          "attributes": {
            "ROUTING": "X7Y49/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_5_CIN": {
          "hide_name": 0,
          "bits": [ 10083 ] ,
          "attributes": {
            "ROUTING": "X7Y49/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_5_COUT": {
          "hide_name": 0,
          "bits": [ 10081 ] ,
          "attributes": {
            "ROUTING": "X8Y49/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_4_COUT": {
          "hide_name": 0,
          "bits": [ 10079 ] ,
          "attributes": {
            "ROUTING": "X8Y49/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10076 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 10074 ] ,
          "attributes": {
            "ROUTING": "X6Y49/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_2_CIN": {
          "hide_name": 0,
          "bits": [ 10073 ] ,
          "attributes": {
            "ROUTING": "X6Y49/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 10070 ] ,
          "attributes": {
            "ROUTING": "X6Y49/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_1_CIN": {
          "hide_name": 0,
          "bits": [ 10069 ] ,
          "attributes": {
            "ROUTING": "X6Y49/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10067 ] ,
          "attributes": {
            "ROUTING": "X7Y49/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 10066 ] ,
          "attributes": {
            "ROUTING": "X7Y49/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_3_COUT": {
          "hide_name": 0,
          "bits": [ 10064 ] ,
          "attributes": {
            "ROUTING": "X8Y49/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN": {
          "hide_name": 0,
          "bits": [ 10062 ] ,
          "attributes": {
            "ROUTING": "X8Y49/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 10060 ] ,
          "attributes": {
            "ROUTING": "X8Y49/N240;X8Y49/N240/F4;1;X8Y48/C1;X8Y48/C1/N241;1;X8Y49/F4;;1;X8Y49/X07;X8Y49/X07/F4;1;X8Y49/B7;X8Y49/B7/X07;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_COUT": {
          "hide_name": 0,
          "bits": [ 10059 ] ,
          "attributes": {
            "ROUTING": "X8Y49/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10057 ] ,
          "attributes": {
            "ROUTING": "X8Y49/N130;X8Y49/N130/F5;1;X8Y48/W230;X8Y48/W230/N131;1;X8Y48/C0;X8Y48/C0/W230;1;X8Y49/F5;;1;X8Y49/X08;X8Y49/X08/F5;1;X8Y49/C7;X8Y49/C7/X08;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 10056 ] ,
          "attributes": {
            "ROUTING": "X8Y49/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10054 ] ,
          "attributes": {
            "ROUTING": "X9Y49/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 10053 ] ,
          "attributes": {
            "ROUTING": "X9Y49/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:147.18-147.31|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 10051 ] ,
          "attributes": {
            "ROUTING": "X9Y49/SN10;X9Y49/SN10/F0;1;X9Y48/C4;X9Y48/C4/N111;1;X9Y49/F0;;1;X9Y49/W200;X9Y49/W200/F0;1;X8Y49/D7;X8Y49/D7/W201;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 10049 ] ,
          "attributes": {
            "ROUTING": "X9Y48/F4;;1;X9Y48/C1;X9Y48/C1/F4;1;X9Y48/XD1;X9Y48/XD1/C1;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 10047 ] ,
          "attributes": {
            "ROUTING": "X9Y49/E130;X9Y49/E130/F1;1;X9Y49/N260;X9Y49/N260/E130;1;X9Y48/C0;X9Y48/C0/N261;1;X9Y49/F1;;1;X9Y49/EW10;X9Y49/EW10/F1;1;X8Y49/W250;X8Y49/W250/W111;1;X6Y49/A7;X6Y49/A7/W252;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 10045 ] ,
          "attributes": {
            "ROUTING": "X9Y48/F0;;1;X9Y48/D5;X9Y48/D5/F0;1;X9Y48/XD5;X9Y48/XD5/D5;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 10043 ] ,
          "attributes": {
            "ROUTING": "X9Y49/S100;X9Y49/S100/F2;1;X9Y50/C1;X9Y50/C1/S101;1;X9Y49/F2;;1;X9Y49/W130;X9Y49/W130/F2;1;X8Y49/W230;X8Y49/W230/W131;1;X6Y49/B7;X6Y49/B7/W232;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 10041 ] ,
          "attributes": {
            "ROUTING": "X9Y50/F1;;1;X9Y50/B3;X9Y50/B3/F1;1;X9Y50/XD3;X9Y50/XD3/B3;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 10039 ] ,
          "attributes": {
            "ROUTING": "X9Y49/N130;X9Y49/N130/F3;1;X9Y49/C6;X9Y49/C6/N130;1;X9Y49/F3;;1;X9Y49/W100;X9Y49/W100/F3;1;X8Y49/W240;X8Y49/W240/W101;1;X6Y49/C7;X6Y49/C7/W242;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 10037 ] ,
          "attributes": {
            "ROUTING": "X9Y49/F6;;1;X9Y49/SN20;X9Y49/SN20/F6;1;X9Y50/B4;X9Y50/B4/S121;1;X9Y50/XD4;X9Y50/XD4/B4;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 10035 ] ,
          "attributes": {
            "ROUTING": "X9Y49/S130;X9Y49/S130/F4;1;X9Y50/C7;X9Y50/C7/S131;1;X9Y49/F4;;1;X9Y49/EW20;X9Y49/EW20/F4;1;X8Y49/W220;X8Y49/W220/W121;1;X6Y49/D7;X6Y49/D7/W222;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 10033 ] ,
          "attributes": {
            "ROUTING": "X9Y50/F7;;1;X9Y50/A5;X9Y50/A5/F7;1;X9Y50/XD5;X9Y50/XD5/A5;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 10031 ] ,
          "attributes": {
            "ROUTING": "X9Y49/S250;X9Y49/S250/F5;1;X9Y50/X04;X9Y50/X04/S251;1;X9Y50/C2;X9Y50/C2/X04;1;X7Y49/A6;X7Y49/A6/W252;1;X9Y49/F5;;1;X9Y49/W250;X9Y49/W250/F5;1;X7Y49/W250;X7Y49/W250/W252;1;X5Y49/X04;X5Y49/X04/W252;1;X5Y49/B1;X5Y49/B1/X04;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 10028 ] ,
          "attributes": {
            "ROUTING": "X6Y48/F4;;1;X6Y48/XD4;X6Y48/XD4/F4;1"
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10024 ] ,
          "attributes": {
            "ROUTING": "X5Y50/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10023 ] ,
          "attributes": {
            "ROUTING": "X5Y50/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 10020 ] ,
          "attributes": {
            "ROUTING": "X5Y50/D2;X5Y50/D2/S221;1;X5Y50/D1;X5Y50/D1/S221;1;X5Y50/D0;X5Y50/D0/S221;1;X6Y49/EW20;X6Y49/EW20/F2;1;X5Y49/S220;X5Y49/S220/W121;1;X5Y50/D3;X5Y50/D3/S221;1;X6Y49/F2;;1;X6Y49/SN10;X6Y49/SN10/F2;1;X6Y50/E210;X6Y50/E210/S111;1;X7Y50/B6;X7Y50/B6/E211;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10017 ] ,
          "attributes": {
            "ROUTING": "X5Y50/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10016 ] ,
          "attributes": {
            "ROUTING": "X5Y50/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10014 ] ,
          "attributes": {
            "ROUTING": "X5Y50/OF0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_23_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10013 ] ,
          "attributes": {
            "ROUTING": "X5Y50/OF2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 10011 ] ,
          "attributes": {
            "ROUTING": "X5Y50/OF1;;1;X5Y50/SN10;X5Y50/SN10/OF1;1;X5Y49/A2;X5Y49/A2/N111;1;X5Y49/XD2;X5Y49/XD2/A2;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 10009 ] ,
          "attributes": {
            "ROUTING": "X6Y49/W100;X6Y49/W100/F3;1;X5Y49/C7;X5Y49/C7/W101;1;X6Y49/F3;;1;X6Y49/W230;X6Y49/W230/F3;1;X4Y49/X02;X4Y49/X02/W232;1;X4Y49/A2;X4Y49/A2/X02;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 10007 ] ,
          "attributes": {
            "ROUTING": "X5Y49/F7;;1;X5Y49/N270;X5Y49/N270/F7;1;X5Y48/E270;X5Y48/E270/N271;1;X6Y48/A3;X6Y48/A3/E271;1;X6Y48/XD3;X6Y48/XD3/A3;1"
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10003 ] ,
          "attributes": {
            "ROUTING": "X5Y50/F5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10002 ] ,
          "attributes": {
            "ROUTING": "X5Y50/F4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9999 ] ,
          "attributes": {
            "ROUTING": "X5Y50/D7;X5Y50/D7/W201;1;X5Y50/D6;X5Y50/D6/W201;1;X5Y50/D5;X5Y50/D5/W201;1;X6Y49/S100;X6Y49/S100/F4;1;X6Y50/W200;X6Y50/W200/S101;1;X5Y50/D4;X5Y50/D4/W201;1;X6Y49/F4;;1;X6Y49/E100;X6Y49/E100/F4;1;X7Y49/S200;X7Y49/S200/E101;1;X7Y50/C6;X7Y50/C6/S201;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9997 ] ,
          "attributes": {
            "ROUTING": "X5Y50/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9996 ] ,
          "attributes": {
            "ROUTING": "X5Y50/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9994 ] ,
          "attributes": {
            "ROUTING": "X5Y50/OF4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_21_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9993 ] ,
          "attributes": {
            "ROUTING": "X5Y50/OF6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 9991 ] ,
          "attributes": {
            "ROUTING": "X5Y50/OF5;;1;X5Y50/N130;X5Y50/N130/OF5;1;X5Y49/D4;X5Y49/D4/N131;1;X5Y49/XD4;X5Y49/XD4/D4;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9989 ] ,
          "attributes": {
            "ROUTING": "X6Y49/N130;X6Y49/N130/F5;1;X6Y48/W230;X6Y48/W230/N131;1;X6Y48/C0;X6Y48/C0/W230;1;X6Y49/F5;;1;X6Y49/W250;X6Y49/W250/F5;1;X4Y49/X04;X4Y49/X04/W252;1;X4Y49/B2;X4Y49/B2/X04;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 9987 ] ,
          "attributes": {
            "ROUTING": "X6Y48/F0;;1;X6Y48/XD0;X6Y48/XD0/F0;1"
          }
        },
        "u.txCounter_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9985 ] ,
          "attributes": {
            "ROUTING": "X9Y50/F2;;1;X9Y50/XD2;X9Y50/XD2/F2;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9983 ] ,
          "attributes": {
            "ROUTING": "X9Y49/W210;X9Y49/W210/W111;1;X7Y49/B6;X7Y49/B6/W212;1;X10Y49/N100;X10Y49/N100/F0;1;X10Y49/C5;X10Y49/C5/N100;1;X10Y49/F0;;1;X10Y49/EW10;X10Y49/EW10/F0;1;X9Y49/W810;X9Y49/W810/W111;1;X5Y49/N220;X5Y49/N220/W814;1;X5Y49/C1;X5Y49/C1/N220;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9979 ] ,
          "attributes": {
            "ROUTING": "X6Y47/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9978 ] ,
          "attributes": {
            "ROUTING": "X6Y47/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9975 ] ,
          "attributes": {
            "ROUTING": "X7Y49/SN10;X7Y49/SN10/F0;1;X7Y50/D6;X7Y50/D6/S111;1;X6Y47/D0;X6Y47/D0/W201;1;X6Y47/D1;X6Y47/D1/W201;1;X6Y47/D3;X6Y47/D3/W201;1;X7Y49/F0;;1;X7Y49/N200;X7Y49/N200/F0;1;X7Y47/W200;X7Y47/W200/N202;1;X6Y47/D2;X6Y47/D2/W201;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9973 ] ,
          "attributes": {
            "ROUTING": "X6Y47/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9972 ] ,
          "attributes": {
            "ROUTING": "X6Y47/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9970 ] ,
          "attributes": {
            "ROUTING": "X6Y47/OF0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_19_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9969 ] ,
          "attributes": {
            "ROUTING": "X6Y47/OF2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 9967 ] ,
          "attributes": {
            "ROUTING": "X6Y47/OF1;;1;X6Y47/SN10;X6Y47/SN10/OF1;1;X6Y48/D5;X6Y48/D5/S111;1;X6Y48/XD5;X6Y48/XD5/D5;1"
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9963 ] ,
          "attributes": {
            "ROUTING": "X5Y48/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9962 ] ,
          "attributes": {
            "ROUTING": "X5Y48/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9959 ] ,
          "attributes": {
            "ROUTING": "X5Y48/D3;X5Y48/D3/W202;1;X5Y48/D0;X5Y48/D0/W202;1;X4Y49/C2;X4Y49/C2/W262;1;X7Y49/EW20;X7Y49/EW20/F1;1;X7Y48/W200;X7Y48/W200/N101;1;X6Y49/W260;X6Y49/W260/W121;1;X7Y49/F1;;1;X5Y48/D1;X5Y48/D1/W202;1;X5Y48/D2;X5Y48/D2/W202;1;X7Y49/N100;X7Y49/N100/F1;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9957 ] ,
          "attributes": {
            "ROUTING": "X5Y48/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9956 ] ,
          "attributes": {
            "ROUTING": "X5Y48/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9954 ] ,
          "attributes": {
            "ROUTING": "X5Y48/OF0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_18_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9953 ] ,
          "attributes": {
            "ROUTING": "X5Y48/OF2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 9951 ] ,
          "attributes": {
            "ROUTING": "X5Y48/OF1;;1;X5Y48/SN10;X5Y48/SN10/OF1;1;X5Y49/B3;X5Y49/B3/S111;1;X5Y49/XD3;X5Y49/XD3/B3;1"
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9947 ] ,
          "attributes": {
            "ROUTING": "X7Y48/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9946 ] ,
          "attributes": {
            "ROUTING": "X7Y48/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9943 ] ,
          "attributes": {
            "ROUTING": "X7Y48/D0;X7Y48/D0/N221;1;X7Y48/D1;X7Y48/D1/N221;1;X7Y48/D2;X7Y48/D2/N221;1;X7Y49/N220;X7Y49/N220/F2;1;X7Y48/D3;X7Y48/D3/N221;1;X7Y49/F2;;1;X7Y49/W220;X7Y49/W220/F2;1;X5Y49/W220;X5Y49/W220/W222;1;X4Y49/D2;X4Y49/D2/W221;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_F[1]": {
          "hide_name": 0,
          "bits": [ 9941 ] ,
          "attributes": {
            "ROUTING": "X6Y47/SEL0;X6Y47/SEL0/X07;1;X6Y47/SEL2;X6Y47/SEL2/X07;1;X6Y48/E260;X6Y48/E260/N121;1;X6Y49/N260;X6Y49/N260/OF6;1;X6Y49/SN20;X6Y49/SN20/OF6;1;X5Y50/SEL6;X5Y50/SEL6/W261;1;X5Y48/SEL2;X5Y48/SEL2/W261;1;X7Y48/SEL2;X7Y48/SEL2/E261;1;X6Y47/X07;X6Y47/X07/N262;1;X7Y48/SEL0;X7Y48/SEL0/E261;1;X5Y48/SEL0;X5Y48/SEL0/W261;1;X6Y50/W260;X6Y50/W260/S121;1;X5Y50/SEL2;X5Y50/SEL2/W261;1;X5Y50/SEL0;X5Y50/SEL0/W261;1;X6Y48/W260;X6Y48/W260/N121;1;X5Y50/SEL4;X5Y50/SEL4/W261;1;X6Y49/OF6;;1;X6Y49/W130;X6Y49/W130/OF6;1;X5Y49/S230;X5Y49/S230/W131;1;X5Y51/B2;X5Y51/B2/S232;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9939 ] ,
          "attributes": {
            "ROUTING": "X7Y48/F3;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9938 ] ,
          "attributes": {
            "ROUTING": "X7Y48/F2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "sendOnLow_LUT4_I0_1_F[2]": {
          "hide_name": 0,
          "bits": [ 9936 ] ,
          "attributes": {
            "ROUTING": "X5Y49/E100;X5Y49/E100/OF0;1;X6Y49/N200;X6Y49/N200/E101;1;X6Y47/X03;X6Y47/X03/N202;1;X6Y47/SEL1;X6Y47/SEL1/X03;1;X5Y48/X01;X5Y48/X01/N201;1;X5Y48/SEL1;X5Y48/SEL1/X01;1;X5Y49/S200;X5Y49/S200/OF0;1;X5Y51/X01;X5Y51/X01/S202;1;X5Y51/C2;X5Y51/C2/X01;1;X5Y49/SN10;X5Y49/SN10/OF0;1;X5Y48/E210;X5Y48/E210/N111;1;X7Y48/X02;X7Y48/X02/E212;1;X7Y48/SEL1;X7Y48/SEL1/X02;1;X5Y49/OF0;;1;X5Y50/SEL1;X5Y50/SEL1/X01;1;X5Y50/X01;X5Y50/X01/S201;1;X5Y50/SEL5;X5Y50/SEL5/X01;1;X5Y49/N200;X5Y49/N200/OF0;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9934 ] ,
          "attributes": {
            "ROUTING": "X7Y48/OF0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "u.txCounter_DFFE_Q_17_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9933 ] ,
          "attributes": {
            "ROUTING": "X7Y48/OF2;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "u.txCounter_DFFE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 9931 ] ,
          "attributes": {
            "ROUTING": "X7Y48/OF1;;1;X7Y48/W100;X7Y48/W100/OF1;1;X7Y48/B4;X7Y48/B4/W100;1;X7Y48/XD4;X7Y48/XD4/B4;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[4]": {
          "hide_name": 0,
          "bits": [ 9929 ] ,
          "attributes": {
            "ROUTING": "X7Y49/N130;X7Y49/N130/F3;1;X7Y49/N240;X7Y49/N240/N130;1;X7Y48/W240;X7Y48/W240/N241;1;X5Y48/C6;X5Y48/C6/W242;1;X4Y49/SEL2;X4Y49/SEL2/W261;1;X7Y49/F3;;1;X7Y49/W230;X7Y49/W230/F3;1;X5Y49/W260;X5Y49/W260/W232;1;X4Y49/SEL0;X4Y49/SEL0/W261;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 9927 ] ,
          "attributes": {
            "ROUTING": "X5Y48/F6;;1;X5Y48/E130;X5Y48/E130/F6;1;X6Y48/B1;X6Y48/B1/E131;1;X6Y48/XD1;X6Y48/XD1/B1;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM_ALU_SUM_COUT_ALU_CIN_SUM[5]": {
          "hide_name": 0,
          "bits": [ 9925 ] ,
          "attributes": {
            "ROUTING": "X7Y49/W240;X7Y49/W240/F4;1;X5Y49/C6;X5Y49/C6/W242;1;X7Y49/F4;;1;X7Y49/W100;X7Y49/W100/F4;1;X6Y49/W200;X6Y49/W200/W101;1;X4Y49/X01;X4Y49/X01/W202;1;X4Y49/SEL1;X4Y49/SEL1/X01;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 9923 ] ,
          "attributes": {
            "ROUTING": "X5Y49/F6;;1;X5Y49/W100;X5Y49/W100/F6;1;X4Y49/E800;X4Y49/E800/W101;1;X8Y49/S200;X8Y49/S200/E804;1;X8Y50/C5;X8Y50/C5/S201;1;X8Y50/XD5;X8Y50/XD5/C5;1"
          }
        },
        "sendOnLow_LUT3_I0_I2[2]": {
          "hide_name": 0,
          "bits": [ 9921 ] ,
          "attributes": {
            "ROUTING": "X7Y49/N250;X7Y49/N250/F5;1;X7Y48/X06;X7Y48/X06/N251;1;X7Y48/C5;X7Y48/C5/X06;1;X6Y50/SEL6;X6Y50/SEL6/W261;1;X6Y50/SEL2;X6Y50/SEL2/W261;1;X7Y50/SEL0;X7Y50/SEL0/X06;1;X7Y49/S250;X7Y49/S250/F5;1;X7Y50/X06;X7Y50/X06/S251;1;X7Y50/SEL6;X7Y50/SEL6/X06;1;X6Y50/SEL0;X6Y50/SEL0/W261;1;X7Y50/SEL4;X7Y50/SEL4/X06;1;X6Y50/SEL4;X6Y50/SEL4/W261;1;X7Y49/F5;;1;X7Y50/SEL2;X7Y50/SEL2/X06;1;X7Y50/W260;X7Y50/W260/S121;1;X7Y49/SN20;X7Y49/SN20/F5;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 9918 ] ,
          "attributes": {
            "ROUTING": "X7Y48/F5;;1;X7Y48/XD5;X7Y48/XD5/F5;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 9916 ] ,
          "attributes": {
            "ROUTING": "X8Y50/W220;X8Y50/W220/S121;1;X8Y50/C3;X8Y50/C3/W220;1;X7Y50/SEL5;X7Y50/SEL5/S261;1;X8Y49/EW20;X8Y49/EW20/F0;1;X7Y49/S260;X7Y49/S260/W121;1;X7Y50/SEL1;X7Y50/SEL1/S261;1;X6Y50/SEL1;X6Y50/SEL1/X03;1;X6Y50/SEL5;X6Y50/SEL5/X03;1;X6Y50/X03;X6Y50/X03/W262;1;X8Y49/SN20;X8Y49/SN20/F0;1;X8Y50/W260;X8Y50/W260/S121;1;X8Y49/F0;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 9914 ] ,
          "attributes": {
            "ROUTING": "X8Y50/F3;;1;X8Y50/N230;X8Y50/N230/F3;1;X8Y48/B3;X8Y48/B3/N232;1;X8Y48/XD3;X8Y48/XD3/B3;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM[6]": {
          "hide_name": 0,
          "bits": [ 9912 ] ,
          "attributes": {
            "ROUTING": "X8Y49/X06;X8Y49/X06/F1;1;X8Y49/C6;X8Y49/C6/X06;1;X7Y50/X04;X7Y50/X04/W271;1;X7Y50/SEL3;X7Y50/SEL3/X04;1;X6Y50/SEL3;X6Y50/SEL3/X04;1;X8Y50/W270;X8Y50/W270/S131;1;X8Y49/S130;X8Y49/S130/F1;1;X6Y50/X04;X6Y50/X04/W272;1;X8Y49/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 9910 ] ,
          "attributes": {
            "ROUTING": "X8Y49/F6;;1;X8Y49/N100;X8Y49/N100/F6;1;X8Y48/D2;X8Y48/D2/N101;1;X8Y48/XD2;X8Y48/XD2/D2;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2_ALU_SUM_3_CIN_ALU_COUT_SUM[7]": {
          "hide_name": 0,
          "bits": [ 9908 ] ,
          "attributes": {
            "ROUTING": "X8Y49/SN10;X8Y49/SN10/F2;1;X8Y48/C7;X8Y48/C7/N111;1;X8Y49/F2;;1;X8Y49/S100;X8Y49/S100/F2;1;X8Y50/W240;X8Y50/W240/S101;1;X6Y50/SEL7;X6Y50/SEL7/W242;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 9906 ] ,
          "attributes": {
            "ROUTING": "X8Y48/F7;;1;X8Y48/A5;X8Y48/A5/F7;1;X8Y48/XD5;X8Y48/XD5/A5;1"
          }
        },
        "u.txCounter_DFFE_Q_7_D_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 9904 ] ,
          "attributes": {
            "ROUTING": "X8Y49/N230;X8Y49/N230/F3;1;X8Y47/X02;X8Y47/X02/N232;1;X8Y47/C1;X8Y47/C1/X02;1;X8Y49/F3;;1;X8Y49/E130;X8Y49/E130/F3;1;X8Y49/A7;X8Y49/A7/E130;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 9902 ] ,
          "attributes": {
            "ROUTING": "X8Y47/F1;;1;X8Y47/B2;X8Y47/B2/F1;1;X8Y47/XD2;X8Y47/XD2/B2;1"
          }
        },
        "u.txCounter_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9900 ] ,
          "attributes": {
            "ROUTING": "X10Y49/F5;;1;X10Y49/XD5;X10Y49/XD5/F5;1"
          }
        },
        "u.txCounter_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9898 ] ,
          "attributes": {
            "ROUTING": "X10Y49/F2;;1;X10Y49/XD2;X10Y49/XD2/F2;1"
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9896 ] ,
          "attributes": {
            "ROUTING": "X7Y51/E100;X7Y51/E100/F2;1;X8Y51/D7;X8Y51/D7/E101;1;X7Y51/X01;X7Y51/X01/F2;1;X7Y51/B5;X7Y51/B5/X01;1;X7Y51/F2;;1;X7Y51/E130;X7Y51/E130/F2;1;X8Y51/B6;X8Y51/B6/E131;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9892 ] ,
          "attributes": {
            "ROUTING": "X7Y51/F5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9891 ] ,
          "attributes": {
            "ROUTING": "X7Y51/F4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9888 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:161.36-161.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 9886 ] ,
          "attributes": {
            "ROUTING": "X7Y51/D7;X7Y51/D7/E101;1;X6Y51/F3;;1;X6Y51/E100;X6Y51/E100/F3;1;X7Y51/D5;X7Y51/D5/E101;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9884 ] ,
          "attributes": {
            "ROUTING": "X7Y51/C5;X7Y51/C5/S201;1;X7Y49/F6;;1;X7Y49/S100;X7Y49/S100/F6;1;X7Y50/S200;X7Y50/S200/S101;1;X7Y51/C7;X7Y51/C7/S201;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I1_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 9882 ] ,
          "attributes": {
            "ROUTING": "X8Y51/W270;X8Y51/W270/F7;1;X6Y51/X08;X6Y51/X08/W272;1;X6Y51/C4;X6Y51/C4/X08;1;X8Y51/F7;;1;X8Y51/EW10;X8Y51/EW10/F7;1;X7Y51/B7;X7Y51/B7/W111;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 9880 ] ,
          "attributes": {
            "ROUTING": "X7Y51/A5;X7Y51/A5/E252;1;X5Y51/A1;X5Y51/A1/F5;1;X5Y51/XD1;X5Y51/XD1/A1;1;X7Y51/E250;X7Y51/E250/E252;1;X8Y51/A6;X8Y51/A6/E251;1;X5Y51/F5;;1;X5Y51/E250;X5Y51/E250/F5;1;X7Y51/A7;X7Y51/A7/E252;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txPinRegister_DFFSE_Q_D_LUT4_F_I1[4]": {
          "hide_name": 0,
          "bits": [ 9876 ] ,
          "attributes": {
            "ROUTING": "X7Y51/SEL6;X7Y51/SEL6/X08;1;X7Y49/F7;;1;X7Y49/S270;X7Y49/S270/F7;1;X7Y51/X08;X7Y51/X08/S272;1;X7Y51/SEL4;X7Y51/SEL4/X08;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9874 ] ,
          "attributes": {
            "ROUTING": "X7Y51/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9873 ] ,
          "attributes": {
            "ROUTING": "X7Y51/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.txBitNumber_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9870 ] ,
          "attributes": {
            "ROUTING": "X8Y51/F4;;1;X8Y51/C5;X8Y51/C5/F4;1;X8Y51/XD5;X8Y51/XD5/C5;1"
          }
        },
        "u.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9868 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "u.txBitNumber[0]": {
          "hide_name": 0,
          "bits": [ 9867 ] ,
          "attributes": {
            "ROUTING": "X8Y51/E100;X8Y51/E100/Q5;1;X8Y51/A4;X8Y51/A4/E100;1;X8Y53/C4;X8Y53/C4/X08;1;X8Y53/C7;X8Y53/C7/X08;1;X8Y51/S250;X8Y51/S250/Q5;1;X8Y53/X08;X8Y53/X08/S252;1;X8Y53/C6;X8Y53/C6/X08;1;X8Y51/EW20;X8Y51/EW20/Q5;1;X7Y51/S220;X7Y51/S220/W121;1;X7Y53/C7;X7Y53/C7/S222;1;X8Y51/S100;X8Y51/S100/Q5;1;X8Y51/B1;X8Y51/B1/S100;1;X8Y51/Q5;;1;X8Y51/X08;X8Y51/X08/Q5;1;X8Y51/C7;X8Y51/C7/X08;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:39.11-39.22",
            "hdlname": "u txBitNumber"
          }
        },
        "u.txBitNumber_DFFRE_Q_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9865 ] ,
          "attributes": {
            "ROUTING": "X8Y51/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:161.36-161.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9864 ] ,
          "attributes": {
            "ROUTING": "X8Y51/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:161.36-161.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.txBitNumber[1]": {
          "hide_name": 0,
          "bits": [ 9861 ] ,
          "attributes": {
            "ROUTING": "X8Y51/X01;X8Y51/X01/Q2;1;X8Y51/B2;X8Y51/B2/X01;1;X8Y51/W130;X8Y51/W130/Q2;1;X8Y51/B7;X8Y51/B7/W130;1;X8Y53/B3;X8Y53/B3/X01;1;X8Y51/Q2;;1;X8Y51/S220;X8Y51/S220/Q2;1;X8Y53/X01;X8Y53/X01/S222;1;X8Y53/B2;X8Y53/B2/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u txBitNumber"
          }
        },
        "u.txBitNumber_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9859 ] ,
          "attributes": {
            "ROUTING": "X8Y51/F2;;1;X8Y51/XD2;X8Y51/XD2/F2;1"
          }
        },
        "u.txBitNumber_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 9857 ] ,
          "attributes": {
            "ROUTING": "X8Y51/LSR2;X8Y51/LSR2/X07;1;X7Y51/OF4;;1;X7Y51/E240;X7Y51/E240/OF4;1;X8Y51/X07;X8Y51/X07/E241;1;X8Y51/LSR1;X8Y51/LSR1/X07;1"
          }
        },
        "u.txBitNumber[2]": {
          "hide_name": 0,
          "bits": [ 9855 ] ,
          "attributes": {
            "ROUTING": "X8Y51/B3;X8Y51/B3/Q3;1;X8Y51/X06;X8Y51/X06/Q3;1;X8Y51/A7;X8Y51/A7/X06;1;X8Y53/A3;X8Y53/A3/X02;1;X8Y51/Q3;;1;X8Y51/S230;X8Y51/S230/Q3;1;X8Y53/X02;X8Y53/X02/S232;1;X8Y53/A2;X8Y53/A2/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u txBitNumber"
          }
        },
        "u.txBitNumber_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 9853 ] ,
          "attributes": {
            "ROUTING": "X8Y51/F3;;1;X8Y51/XD3;X8Y51/XD3/F3;1"
          }
        },
        "u.txBitNumber_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9852 ] ,
          "attributes": {
            "ROUTING": "X8Y51/CE2;X8Y51/CE2/E271;1;X8Y51/CE1;X8Y51/CE1/E271;1;X7Y51/W130;X7Y51/W130/OF6;1;X7Y51/OF6;;1;X7Y51/E270;X7Y51/E270/W130;1"
          }
        },
        "u.uart_rx_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 9848 ] ,
          "attributes": {
            "ROUTING": "X2Y47/F2;;1;X2Y47/D4;X2Y47/D4/F2;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxState_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9845 ] ,
          "attributes": {
            "ROUTING": "X3Y46/F2;;1;X3Y46/D4;X3Y46/D4/F2;1;X3Y46/XD4;X3Y46/XD4/D4;1"
          }
        },
        "u.rxState_DFFE_Q_D_LUT2_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 9843 ] ,
          "attributes": {
            "ROUTING": "X3Y50/N230;X3Y50/N230/E131;1;X3Y48/N230;X3Y48/N230/N232;1;X3Y47/A6;X3Y47/A6/N231;1;X2Y50/E130;X2Y50/E130/F6;1;X3Y50/N830;X3Y50/N830/E131;1;X3Y46/E260;X3Y46/E260/N834;1;X3Y46/D2;X3Y46/D2/E260;1;X2Y50/F6;;1;X2Y50/N830;X2Y50/N830/F6;1;X2Y46/E250;X2Y46/E250/N834;1;X3Y46/X04;X3Y46/X04/E251;1;X3Y46/D5;X3Y46/D5/X04;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxState_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9841 ] ,
          "attributes": {
            "ROUTING": "X3Y46/F5;;1;X3Y46/XD5;X3Y46/XD5/F5;1"
          }
        },
        "u.rxState_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9839 ] ,
          "attributes": {
            "ROUTING": "X3Y47/F6;;1;X3Y47/C1;X3Y47/C1/F6;1;X3Y47/XD1;X3Y47/XD1/C1;1"
          }
        },
        "u.rxState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9838 ] ,
          "attributes": {
            "ROUTING": "X2Y47/EW10;X2Y47/EW10/F4;1;X3Y47/N210;X3Y47/N210/E111;1;X3Y46/CE2;X3Y46/CE2/N211;1;X2Y47/F4;;1;X2Y47/E240;X2Y47/E240/F4;1;X3Y47/X07;X3Y47/X07/E241;1;X3Y47/CE0;X3Y47/CE0/X07;1"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9833 ] ,
          "attributes": {
            "ROUTING": "X1Y46/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9832 ] ,
          "attributes": {
            "ROUTING": "X1Y46/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 9830 ] ,
          "attributes": {
            "ROUTING": "X1Y46/E130;X1Y46/E130/OF6;1;X2Y46/S270;X2Y46/S270/E131;1;X2Y47/A2;X2Y47/A2/S271;1;X2Y47/C7;X2Y47/C7/E261;1;X1Y46/S260;X1Y46/S260/OF6;1;X1Y47/E260;X1Y47/E260/S261;1;X1Y46/OF6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 9829 ] ,
          "attributes": {
            "ROUTING": "X2Y47/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 9827 ] ,
          "attributes": {
            "ROUTING": "X2Y47/B2;X2Y47/B2/S111;1;X2Y46/F7;;1;X2Y46/SN10;X2Y46/SN10/F7;1;X2Y47/D7;X2Y47/D7/S111;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 9823 ] ,
          "attributes": {
            "ROUTING": "X2Y47/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 9821 ] ,
          "attributes": {
            "ROUTING": "X3Y47/B5;X3Y47/B5/X08;1;X3Y47/X08;X3Y47/X08/F7;1;X3Y47/B4;X3Y47/B4/X08;1;X2Y47/B7;X2Y47/B7/W111;1;X3Y47/F7;;1;X3Y47/EW10;X3Y47/EW10/F7;1;X2Y47/B6;X2Y47/B6/W111;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F[4]": {
          "hide_name": 0,
          "bits": [ 9819 ] ,
          "attributes": {
            "ROUTING": "X2Y47/C2;X2Y47/C2/W261;1;X3Y44/F2;;1;X3Y44/SN20;X3Y44/SN20/F2;1;X3Y45/S260;X3Y45/S260/S121;1;X3Y47/W260;X3Y47/W260/S262;1;X2Y47/SEL6;X2Y47/SEL6/W261;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9817 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I0_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 9813 ] ,
          "attributes": {
            "ROUTING": "X2Y46/F6;;1;X2Y46/E100;X2Y46/E100/F6;1;X3Y46/D7;X3Y46/D7/E101;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 9812 ] ,
          "attributes": {
            "ROUTING": "X3Y46/F7;;1;X3Y46/W100;X3Y46/W100/F7;1;X2Y46/S240;X2Y46/S240/W101;1;X2Y47/D5;X2Y47/D5/S241;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 9810 ] ,
          "attributes": {
            "ROUTING": "X1Y47/F1;;1;X1Y47/E210;X1Y47/E210/F1;1;X2Y47/B5;X2Y47/B5/E211;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 9808 ] ,
          "attributes": {
            "ROUTING": "X3Y44/X08;X3Y44/X08/N212;1;X3Y44/B7;X3Y44/B7/X08;1;X3Y46/F1;;1;X3Y46/N210;X3Y46/N210/F1;1;X3Y44/X02;X3Y44/X02/N212;1;X3Y44/C2;X3Y44/C2/X02;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 9804 ] ,
          "attributes": {
            "ROUTING": "X2Y47/F0;;1;X2Y47/XD0;X2Y47/XD0/F0;1"
          }
        },
        "u.rxCounter_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 9800 ] ,
          "attributes": {
            "ROUTING": "X1Y47/F6;;1;X1Y47/C4;X1Y47/C4/F6;1;X1Y47/XD4;X1Y47/XD4/C4;1"
          }
        },
        "u.rxCounter_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 9797 ] ,
          "attributes": {
            "ROUTING": "X1Y47/F0;;1;X1Y47/XD0;X1Y47/XD0/F0;1"
          }
        },
        "u.rxCounter_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 9794 ] ,
          "attributes": {
            "ROUTING": "X2Y48/F3;;1;X2Y48/B1;X2Y48/B1/F3;1;X2Y48/XD1;X2Y48/XD1/B1;1"
          }
        },
        "u.rxCounter_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9791 ] ,
          "attributes": {
            "ROUTING": "X2Y47/F3;;1;X2Y47/XD3;X2Y47/XD3/F3;1"
          }
        },
        "u.rxCounter_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9788 ] ,
          "attributes": {
            "ROUTING": "X2Y48/F5;;1;X2Y48/A4;X2Y48/A4/F5;1;X2Y48/XD4;X2Y48/XD4/A4;1"
          }
        },
        "u.rxCounter_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9785 ] ,
          "attributes": {
            "ROUTING": "X2Y47/F1;;1;X2Y47/XD1;X2Y47/XD1/F1;1"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 9783 ] ,
          "attributes": {
            "ROUTING": "X2Y46/A7;X2Y46/A7/S210;1;X2Y48/B3;X2Y48/B3/S212;1;X2Y46/S210;X2Y46/S210/F1;1;X2Y46/F1;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[6]": {
          "hide_name": 0,
          "bits": [ 9782 ] ,
          "attributes": {
            "ROUTING": "X2Y46/X04;X2Y46/X04/N212;1;X2Y46/D6;X2Y46/D6/X04;1;X2Y48/Q1;;1;X2Y48/N210;X2Y48/N210/Q1;1;X2Y46/B1;X2Y46/B1/N212;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9780 ] ,
          "attributes": {
            "ROUTING": "X2Y46/W130;X2Y46/W130/F2;1;X2Y46/B7;X2Y46/B7/W130;1;X2Y46/F2;;1;X2Y46/S220;X2Y46/S220/F2;1;X2Y47/X01;X2Y47/X01/S221;1;X2Y47/B3;X2Y47/B3/X01;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[7]": {
          "hide_name": 0,
          "bits": [ 9779 ] ,
          "attributes": {
            "ROUTING": "X2Y47/SN10;X2Y47/SN10/Q3;1;X2Y46/C6;X2Y46/C6/N111;1;X2Y47/Q3;;1;X2Y47/N130;X2Y47/N130/Q3;1;X2Y46/B2;X2Y46/B2/N131;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 9778 ] ,
          "attributes": {
            "ROUTING": "X2Y46/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9776 ] ,
          "attributes": {
            "ROUTING": "X2Y46/S230;X2Y46/S230/F3;1;X2Y48/A5;X2Y48/A5/S232;1;X2Y46/F3;;1;X2Y46/X06;X2Y46/X06/F3;1;X2Y46/C7;X2Y46/C7/X06;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[8]": {
          "hide_name": 0,
          "bits": [ 9775 ] ,
          "attributes": {
            "ROUTING": "X2Y46/X05;X2Y46/X05/N242;1;X2Y46/B6;X2Y46/B6/X05;1;X2Y48/Q4;;1;X2Y48/N240;X2Y48/N240/Q4;1;X2Y46/X03;X2Y46/X03/N242;1;X2Y46/B3;X2Y46/B3/X03;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 9774 ] ,
          "attributes": {
            "ROUTING": "X2Y46/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9772 ] ,
          "attributes": {
            "ROUTING": "X2Y46/S130;X2Y46/S130/F4;1;X2Y47/A1;X2Y47/A1/S131;1;X2Y46/F4;;1;X2Y46/X07;X2Y46/X07/F4;1;X2Y46/D7;X2Y46/D7/X07;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[9]": {
          "hide_name": 0,
          "bits": [ 9771 ] ,
          "attributes": {
            "ROUTING": "X2Y47/N210;X2Y47/N210/Q1;1;X2Y46/A6;X2Y46/A6/N211;1;X2Y47/Q1;;1;X2Y47/N100;X2Y47/N100/Q1;1;X2Y46/B4;X2Y46/B4/N101;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9770 ] ,
          "attributes": {
            "ROUTING": "X2Y46/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9768 ] ,
          "attributes": {
            "ROUTING": "X2Y46/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 9766 ] ,
          "attributes": {
            "ROUTING": "X2Y44/A1;X2Y44/A1/N252;1;X2Y46/F5;;1;X2Y46/N250;X2Y46/N250/F5;1;X2Y44/E250;X2Y44/E250/N252;1;X3Y44/A2;X3Y44/A2/E251;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[10]": {
          "hide_name": 0,
          "bits": [ 9764 ] ,
          "attributes": {
            "ROUTING": "X2Y44/SN10;X2Y44/SN10/Q1;1;X2Y45/S250;X2Y45/S250/S111;1;X2Y46/B5;X2Y46/B5/S251;1;X2Y44/Q1;;1;X2Y44/EW20;X2Y44/EW20/Q1;1;X3Y44/S220;X3Y44/S220/E121;1;X3Y46/C7;X3Y46/C7/S222;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9762 ] ,
          "attributes": {
            "ROUTING": "X2Y44/F1;;1;X2Y44/XD1;X2Y44/XD1/F1;1"
          }
        },
        "u.rxCounter_DFFE_Q_1_D_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9760 ] ,
          "attributes": {
            "ROUTING": "X3Y46/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9759 ] ,
          "attributes": {
            "ROUTING": "X3Y46/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_1_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9757 ] ,
          "attributes": {
            "ROUTING": "X3Y44/B2;X3Y44/B2/X03;1;X3Y46/F0;;1;X3Y46/N200;X3Y46/N200/F0;1;X3Y44/X03;X3Y44/X03/N202;1;X3Y44/B5;X3Y44/B5/X03;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_1_D_LUT3_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 9754 ] ,
          "attributes": {
            "ROUTING": "X2Y47/C0;X2Y47/C0/W241;1;X2Y47/C5;X2Y47/C5/W241;1;X3Y47/SN10;X3Y47/SN10/F4;1;X3Y48/W210;X3Y48/W210/S111;1;X2Y48/B5;X2Y48/B5/W211;1;X3Y44/A5;X3Y44/A5/N232;1;X2Y47/C3;X2Y47/C3/W241;1;X3Y44/W230;X3Y44/W230/N232;1;X2Y44/B1;X2Y44/B1/W231;1;X2Y47/B1;X2Y47/B1/X07;1;X3Y47/W240;X3Y47/W240/F4;1;X2Y47/X07;X2Y47/X07/W241;1;X3Y47/F4;;1;X3Y47/N130;X3Y47/N130/F4;1;X3Y46/N230;X3Y46/N230/N131;1;X3Y44/A7;X3Y44/A7/N232;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 9750 ] ,
          "attributes": {
            "ROUTING": "X1Y47/F7;;1;X1Y47/SN10;X1Y47/SN10/F7;1;X1Y46/N250;X1Y46/N250/N111;1;X1Y44/A2;X1Y44/A2/N252;1;X1Y44/XD2;X1Y44/XD2/A2;1"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 9748 ] ,
          "attributes": {
            "ROUTING": "X1Y47/EW10;X1Y47/EW10/F2;1;X2Y47/A5;X2Y47/A5/E111;1;X1Y47/F2;;1;X1Y47/SN20;X1Y47/SN20/F2;1;X1Y46/A7;X1Y46/A7/N121;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9745 ] ,
          "attributes": {
            "ROUTING": "X1Y46/S130;X1Y46/S130/F4;1;X1Y47/E230;X1Y47/E230/S131;1;X2Y47/B0;X2Y47/B0/E231;1;X1Y46/F4;;1;X1Y46/C7;X1Y46/C7/F4;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[3]": {
          "hide_name": 0,
          "bits": [ 9744 ] ,
          "attributes": {
            "ROUTING": "X1Y47/W230;X1Y47/W230/W131;1;X1Y47/C1;X1Y47/C1/W230;1;X2Y47/Q0;;1;X2Y47/W130;X2Y47/W130/Q0;1;X1Y47/N270;X1Y47/N270/W131;1;X1Y46/B4;X1Y46/B4/N271;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9742 ] ,
          "attributes": {
            "ROUTING": "X1Y46/S100;X1Y46/S100/F5;1;X1Y47/A6;X1Y47/A6/S101;1;X1Y46/F5;;1;X1Y46/X04;X1Y46/X04/F5;1;X1Y46/D7;X1Y46/D7/X04;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[4]": {
          "hide_name": 0,
          "bits": [ 9741 ] ,
          "attributes": {
            "ROUTING": "X1Y47/N100;X1Y47/N100/Q4;1;X1Y46/B5;X1Y46/B5/N101;1;X1Y47/Q4;;1;X1Y47/S100;X1Y47/S100/Q4;1;X1Y47/B1;X1Y47/B1/S100;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 9740 ] ,
          "attributes": {
            "ROUTING": "X1Y46/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM[4]": {
          "hide_name": 0,
          "bits": [ 9738 ] ,
          "attributes": {
            "ROUTING": "X2Y46/EW10;X2Y46/EW10/F0;1;X1Y46/S210;X1Y46/S210/W111;1;X1Y47/B0;X1Y47/B0/S211;1;X2Y46/F0;;1;X2Y46/W200;X2Y46/W200/F0;1;X1Y46/X05;X1Y46/X05/W201;1;X1Y46/SEL6;X1Y46/SEL6/X05;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[5]": {
          "hide_name": 0,
          "bits": [ 9737 ] ,
          "attributes": {
            "ROUTING": "X1Y47/E130;X1Y47/E130/Q0;1;X2Y47/N230;X2Y47/N230/E131;1;X2Y46/B0;X2Y46/B0/N231;1;X1Y47/X01;X1Y47/X01/Q0;1;X1Y47/A1;X1Y47/A1/X01;1;X1Y47/Q0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9736 ] ,
          "attributes": {
            "ROUTING": "X2Y46/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 9735 ] ,
          "attributes": {
            "ROUTING": "X2Y46/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9733 ] ,
          "attributes": {
            "ROUTING": "X1Y46/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9731 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "u.rxCounter[0]": {
          "hide_name": 0,
          "bits": [ 9730 ] ,
          "attributes": {
            "ROUTING": "X1Y46/S230;X1Y46/S230/S222;1;X1Y47/B2;X1Y47/B2/S231;1;X1Y44/S130;X1Y44/S130/Q2;1;X1Y45/S270;X1Y45/S270/S131;1;X1Y47/B7;X1Y47/B7/S272;1;X1Y44/Q2;;1;X1Y44/S220;X1Y44/S220/Q2;1;X1Y46/X07;X1Y46/X07/S222;1;X1Y46/B1;X1Y46/B1/X07;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9727 ] ,
          "attributes": {
            "ROUTING": "X1Y46/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9726 ] ,
          "attributes": {
            "ROUTING": "X1Y46/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:209.30-209.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9723 ] ,
          "attributes": {
            "ROUTING": "X2Y47/W250;X2Y47/W250/F5;1;X1Y47/A7;X1Y47/A7/W251;1;X2Y47/S130;X2Y47/S130/F5;1;X2Y48/W230;X2Y48/W230/S131;1;X1Y48/B6;X1Y48/B6/W231;1;X2Y47/X08;X2Y47/X08/F5;1;X2Y47/C4;X2Y47/C4/X08;1;X1Y47/C5;X1Y47/C5/W101;1;X1Y47/C0;X1Y47/C0/W101;1;X2Y47/W100;X2Y47/W100/F5;1;X2Y47/F5;;1;X2Y47/S100;X2Y47/S100/F5;1;X2Y48/C3;X2Y48/C3/S101;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9721 ] ,
          "attributes": {
            "ROUTING": "X1Y46/F2;;1;X1Y46/SN20;X1Y46/SN20/F2;1;X1Y47/B5;X1Y47/B5/S121;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[1]": {
          "hide_name": 0,
          "bits": [ 9719 ] ,
          "attributes": {
            "ROUTING": "X1Y47/A2;X1Y47/A2/N130;1;X1Y47/Q5;;1;X1Y47/N130;X1Y47/N130/Q5;1;X1Y46/B2;X1Y46/B2/N131;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 9718 ] ,
          "attributes": {
            "ROUTING": "X1Y47/F5;;1;X1Y47/XD5;X1Y47/XD5/F5;1"
          }
        },
        "u.rxCounter_DFFE_Q_8_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9716 ] ,
          "attributes": {
            "ROUTING": "X1Y48/SN10;X1Y48/SN10/F6;1;X1Y47/N250;X1Y47/N250/N111;1;X1Y47/B6;X1Y47/B6/N250;1;X1Y48/F6;;1;X1Y48/N130;X1Y48/N130/F6;1;X1Y47/B3;X1Y47/B3/N131;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_11_D_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9715 ] ,
          "attributes": {
            "ROUTING": "X1Y46/W130;X1Y46/W130/F3;1;X1Y46/S270;X1Y46/S270/W130;1;X1Y47/A3;X1Y47/A3/S271;1;X1Y46/F3;;1;X1Y46/B7;X1Y46/B7/F3;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter[2]": {
          "hide_name": 0,
          "bits": [ 9712 ] ,
          "attributes": {
            "ROUTING": "X1Y47/X06;X1Y47/X06/Q3;1;X1Y47/D1;X1Y47/D1/X06;1;X1Y47/Q3;;1;X1Y47/N230;X1Y47/N230/Q3;1;X1Y46/B3;X1Y46/B3/N231;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:22.12-22.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 9711 ] ,
          "attributes": {
            "ROUTING": "X1Y47/F3;;1;X1Y47/XD3;X1Y47/XD3/F3;1"
          }
        },
        "u.rxCounter[11]": {
          "hide_name": 0,
          "bits": [ 9709 ] ,
          "attributes": {
            "ROUTING": "X3Y46/B0;X3Y46/B0/X07;1;X3Y44/Q4;;1;X3Y44/S240;X3Y44/S240/Q4;1;X3Y46/X07;X3Y46/X07/S242;1;X3Y46/B7;X3Y46/B7/X07;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9707 ] ,
          "attributes": {
            "ROUTING": "X3Y44/F5;;1;X3Y44/A4;X3Y44/A4/F5;1;X3Y44/XD4;X3Y44/XD4/A4;1"
          }
        },
        "u.rxCounter[12]": {
          "hide_name": 0,
          "bits": [ 9705 ] ,
          "attributes": {
            "ROUTING": "X3Y46/X05;X3Y46/X05/S202;1;X3Y46/B1;X3Y46/B1/X05;1;X3Y44/Q0;;1;X3Y44/S200;X3Y44/S200/Q0;1;X3Y46/X01;X3Y46/X01/S202;1;X3Y46/A7;X3Y46/A7/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u rxCounter"
          }
        },
        "u.rxCounter_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9703 ] ,
          "attributes": {
            "ROUTING": "X3Y44/F7;;1;X3Y44/A0;X3Y44/A0/F7;1;X3Y44/XD0;X3Y44/XD0/A0;1"
          }
        },
        "u.uart_rx_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 9702 ] ,
          "attributes": {
            "ROUTING": "X2Y47/CE0;X2Y47/CE0/X05;1;X2Y47/CE1;X2Y47/CE1/X05;1;X2Y47/A4;X2Y47/A4/S200;1;X2Y47/N200;X2Y47/N200/W101;1;X2Y45/N210;X2Y45/N210/N202;1;X2Y44/CE0;X2Y44/CE0/N211;1;X1Y44/CE1;X1Y44/CE1/N211;1;X1Y47/CE0;X1Y47/CE0/X05;1;X1Y47/X05;X1Y47/X05/W202;1;X3Y44/CE2;X3Y44/CE2/N211;1;X2Y48/CE0;X2Y48/CE0/X05;1;X2Y47/S240;X2Y47/S240/W101;1;X2Y48/CE2;X2Y48/CE2/X05;1;X2Y48/X05;X2Y48/X05/S241;1;X1Y47/CE1;X1Y47/CE1/X05;1;X3Y44/CE0;X3Y44/CE0/N211;1;X3Y47/W100;X3Y47/W100/F0;1;X3Y45/N210;X3Y45/N210/N202;1;X3Y47/N200;X3Y47/N200/F0;1;X1Y47/N200;X1Y47/N200/W202;1;X1Y45/N210;X1Y45/N210/N202;1;X3Y47/F0;;1;X2Y47/X05;X2Y47/X05/W201;1;X3Y47/W200;X3Y47/W200/F0;1;X1Y47/CE2;X1Y47/CE2/X05;1;X2Y47/S200;X2Y47/S200/W101;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxBitNumber_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9700 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:220.28-220.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxBitNumber_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9696 ] ,
          "attributes": {
            "ROUTING": "X2Y49/F3;;1;X2Y49/XD3;X2Y49/XD3/F3;1"
          }
        },
        "u.rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9694 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "u.rxBitNumber[0]": {
          "hide_name": 0,
          "bits": [ 9693 ] ,
          "attributes": {
            "ROUTING": "X2Y49/S130;X2Y49/S130/Q3;1;X2Y50/C6;X2Y50/C6/S131;1;X2Y49/X02;X2Y49/X02/Q3;1;X2Y49/A3;X2Y49/A3/X02;1;X2Y49/Q3;;1;X2Y49/SN10;X2Y49/SN10/Q3;1;X2Y50/B1;X2Y50/B1/S111;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:23.11-23.22",
            "hdlname": "u rxBitNumber"
          }
        },
        "u.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9691 ] ,
          "attributes": {
            "ROUTING": "X2Y50/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:220.28-220.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9690 ] ,
          "attributes": {
            "ROUTING": "X2Y50/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:220.28-220.43|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "u.rxBitNumber[1]": {
          "hide_name": 0,
          "bits": [ 9688 ] ,
          "attributes": {
            "ROUTING": "X2Y50/W130;X2Y50/W130/Q4;1;X2Y50/B6;X2Y50/B6/W130;1;X2Y50/Q4;;1;X2Y50/S130;X2Y50/S130/Q4;1;X2Y50/B2;X2Y50/B2/S130;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:23.11-23.22",
            "hdlname": "u rxBitNumber"
          }
        },
        "u.rxBitNumber_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9687 ] ,
          "attributes": {
            "ROUTING": "X2Y50/F2;;1;X2Y50/D4;X2Y50/D4/F2;1;X2Y50/XD4;X2Y50/XD4/D4;1"
          }
        },
        "u.rxBitNumber[2]": {
          "hide_name": 0,
          "bits": [ 9685 ] ,
          "attributes": {
            "ROUTING": "X2Y50/X06;X2Y50/X06/Q3;1;X2Y50/A6;X2Y50/A6/X06;1;X2Y50/Q3;;1;X2Y50/B3;X2Y50/B3/Q3;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:23.11-23.22",
            "hdlname": "u rxBitNumber"
          }
        },
        "u.rxBitNumber_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 9684 ] ,
          "attributes": {
            "ROUTING": "X2Y50/F3;;1;X2Y50/XD3;X2Y50/XD3/F3;1"
          }
        },
        "u.rxBitNumber_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9683 ] ,
          "attributes": {
            "ROUTING": "X2Y50/CE1;X2Y50/CE1/X05;1;X2Y49/S260;X2Y49/S260/F6;1;X2Y50/X05;X2Y50/X05/S261;1;X2Y50/CE2;X2Y50/CE2/X05;1;X2Y49/F6;;1;X2Y49/X07;X2Y49/X07/F6;1;X2Y49/CE1;X2Y49/CE1/X07;1"
          }
        },
        "u.led_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9679 ] ,
          "attributes": {
            "ROUTING": "X1Y49/F7;;1;X1Y49/A2;X1Y49/A2/F7;1;X1Y49/XD2;X1Y49/XD2/A2;1"
          }
        },
        "u.led_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9676 ] ,
          "attributes": {
            "ROUTING": "X1Y49/F0;;1;X1Y49/D3;X1Y49/D3/F0;1;X1Y49/XD3;X1Y49/XD3/D3;1"
          }
        },
        "u.led_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9673 ] ,
          "attributes": {
            "ROUTING": "X1Y48/F3;;1;X1Y48/XD3;X1Y48/XD3/F3;1"
          }
        },
        "u.led_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9670 ] ,
          "attributes": {
            "ROUTING": "X1Y48/F0;;1;X1Y48/D2;X1Y48/D2/F0;1;X1Y48/XD2;X1Y48/XD2/D2;1"
          }
        },
        "u.led_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9667 ] ,
          "attributes": {
            "ROUTING": "X1Y44/F7;;1;X1Y44/A1;X1Y44/A1/F7;1;X1Y44/XD1;X1Y44/XD1/A1;1"
          }
        },
        "u.led_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9665 ] ,
          "attributes": {
            "ROUTING": "X2Y44/F6;;1;X2Y44/EW10;X2Y44/EW10/F6;1;X1Y44/B4;X1Y44/B4/W111;1;X1Y44/XD4;X1Y44/XD4/B4;1"
          }
        },
        "u.dataIn[0]": {
          "hide_name": 0,
          "bits": [ 9663 ] ,
          "attributes": {
            "ROUTING": "X1Y49/Q4;;1;X1Y49/X03;X1Y49/X03/Q4;1;X1Y49/A7;X1Y49/A7/X03;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.dataIn[1]": {
          "hide_name": 0,
          "bits": [ 9661 ] ,
          "attributes": {
            "ROUTING": "X1Y48/S130;X1Y48/S130/Q4;1;X1Y49/A0;X1Y49/A0/S131;1;X1Y48/Q4;;1;X1Y48/SN20;X1Y48/SN20/Q4;1;X1Y49/B4;X1Y49/B4/S121;1;X1Y49/XD4;X1Y49/XD4/B4;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.dataIn[2]": {
          "hide_name": 0,
          "bits": [ 9659 ] ,
          "attributes": {
            "ROUTING": "X1Y48/N210;X1Y48/N210/Q1;1;X1Y48/A3;X1Y48/A3/N210;1;X1Y48/Q1;;1;X1Y48/X06;X1Y48/X06/Q1;1;X1Y48/A4;X1Y48/A4/X06;1;X1Y48/XD4;X1Y48/XD4/A4;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.dataIn[3]": {
          "hide_name": 0,
          "bits": [ 9657 ] ,
          "attributes": {
            "ROUTING": "X1Y48/N100;X1Y48/N100/Q5;1;X1Y48/A0;X1Y48/A0/N100;1;X1Y48/Q5;;1;X1Y48/X04;X1Y48/X04/Q5;1;X1Y48/C1;X1Y48/C1/X04;1;X1Y48/XD1;X1Y48/XD1/C1;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.dataIn[4]": {
          "hide_name": 0,
          "bits": [ 9655 ] ,
          "attributes": {
            "ROUTING": "X2Y44/W130;X2Y44/W130/Q4;1;X1Y44/A7;X1Y44/A7/W131;1;X2Y44/Q4;;1;X2Y44/S820;X2Y44/S820/Q4;1;X2Y48/W240;X2Y48/W240/S824;1;X1Y48/C5;X1Y48/C5/W241;1;X1Y48/XD5;X1Y48/XD5/C5;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.dataIn[5]": {
          "hide_name": 0,
          "bits": [ 9653 ] ,
          "attributes": {
            "ROUTING": "X2Y43/S100;X2Y43/S100/Q0;1;X2Y44/A6;X2Y44/A6/S101;1;X2Y43/Q0;;1;X2Y43/SN10;X2Y43/SN10/Q0;1;X2Y44/D4;X2Y44/D4/S111;1;X2Y44/XD4;X2Y44/XD4/D4;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.dataIn[6]": {
          "hide_name": 0,
          "bits": [ 9651 ] ,
          "attributes": {
            "ROUTING": "X2Y43/Q2;;1;X2Y43/X01;X2Y43/X01/Q2;1;X2Y43/C0;X2Y43/C0/X01;1;X2Y43/XD0;X2Y43/XD0/C0;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.dataIn[7]": {
          "hide_name": 0,
          "bits": [ 9649 ] ,
          "attributes": {
            "ROUTING": "X2Y43/Q5;;1;X2Y43/X04;X2Y43/X04/Q5;1;X2Y43/C2;X2Y43/C2/X04;1;X2Y43/XD2;X2Y43/XD2/C2;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:24.11-24.17",
            "hdlname": "u dataIn"
          }
        },
        "u.uart_rx": {
          "hide_name": 0,
          "bits": [ 9648 ] ,
          "attributes": {
            "ROUTING": "X43Y40/W810;X43Y40/W810/S818;1;X35Y40/W810;X35Y40/W810/W818;1;X27Y40/W820;X27Y40/W820/W818;1;X19Y40/W830;X19Y40/W830/W828;1;X11Y40/W830;X11Y40/W830/W838;1;X3Y40/W100;X3Y40/W100/W838;1;X2Y40/S200;X2Y40/S200/W101;1;X2Y42/S200;X2Y42/S200/S202;1;X2Y43/C5;X2Y43/C5/S201;1;X2Y43/XD5;X2Y43/XD5/C5;1;X3Y47/A3;X3Y47/A3/N271;1;X43Y0/Q6;;1;X43Y0/S830;X43Y0/S830/Q6;1;X43Y8/S830;X43Y8/S830/S838;1;X43Y16/S830;X43Y16/S830/S838;1;X43Y24/S800;X43Y24/S800/S838;1;X43Y32/S810;X43Y32/S810/S808;1;X43Y40/S810;X43Y40/S810/S818;1;X43Y48/W810;X43Y48/W810/S818;1;X35Y48/W810;X35Y48/W810/W818;1;X27Y48/W810;X27Y48/W810/W818;1;X19Y48/W810;X19Y48/W810/W818;1;X11Y48/W820;X11Y48/W820/W818;1;X3Y48/N270;X3Y48/N270/W828;1;X3Y47/A0;X3Y47/A0/N271;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:10.11-10.18",
            "hdlname": "u uart_rx"
          }
        },
        "u.uart_rx_LUT4_I0_1_F[1]": {
          "hide_name": 0,
          "bits": [ 9647 ] ,
          "attributes": {
            "ROUTING": "X2Y46/S250;X2Y46/S250/W111;1;X2Y48/S250;X2Y48/S250/S252;1;X2Y49/B6;X2Y49/B6/S251;1;X1Y48/S260;X1Y48/S260/W262;1;X1Y49/X05;X1Y49/X05/S261;1;X1Y49/CE2;X1Y49/CE2/X05;1;X1Y48/CE0;X1Y48/CE0/X07;1;X2Y44/CE2;X2Y44/CE2/N212;1;X2Y43/CE2;X2Y43/CE2/N211;1;X3Y47/X05;X3Y47/X05/S261;1;X3Y47/B6;X3Y47/B6/X05;1;X3Y48/W260;X3Y48/W260/S262;1;X3Y46/S260;X3Y46/S260/F6;1;X1Y48/X07;X1Y48/X07/W262;1;X1Y48/CE2;X1Y48/CE2/X07;1;X2Y43/CE0;X2Y43/CE0/N211;1;X3Y46/F6;;1;X3Y46/EW10;X3Y46/EW10/F6;1;X2Y46/N210;X2Y46/N210/W111;1;X2Y44/N210;X2Y44/N210/N212;1;X2Y43/CE1;X2Y43/CE1/N211;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 9270 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:10.16-10.19"
          }
        },
        "u.rxState[0]": {
          "hide_name": 0,
          "bits": [ 9644 ] ,
          "attributes": {
            "ROUTING": "X3Y46/N130;X3Y46/N130/Q4;1;X3Y46/C6;X3Y46/C6/N130;1;X3Y47/B7;X3Y47/B7/S121;1;X3Y47/D3;X3Y47/D3/S121;1;X3Y47/D0;X3Y47/D0/S121;1;X3Y46/N100;X3Y46/N100/Q4;1;X3Y46/C5;X3Y46/C5/N100;1;X3Y46/E130;X3Y46/E130/Q4;1;X3Y46/C2;X3Y46/C2/E130;1;X3Y46/SN20;X3Y46/SN20/Q4;1;X3Y46/Q4;;1;X3Y46/S240;X3Y46/S240/Q4;1;X3Y47/C2;X3Y47/C2/S241;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u rxState"
          }
        },
        "u.rxState[1]": {
          "hide_name": 0,
          "bits": [ 9642 ] ,
          "attributes": {
            "ROUTING": "X3Y46/SN10;X3Y46/SN10/Q5;1;X3Y47/B2;X3Y47/B2/S111;1;X3Y47/A7;X3Y47/A7/S101;1;X3Y46/B6;X3Y46/B6/X08;1;X3Y46/X08;X3Y46/X08/Q5;1;X3Y46/B5;X3Y46/B5/X08;1;X3Y46/B2;X3Y46/B2/S130;1;X3Y46/S100;X3Y46/S100/Q5;1;X3Y47/C3;X3Y47/C3/S101;1;X3Y46/Q5;;1;X3Y46/S130;X3Y46/S130/Q5;1;X3Y47/W230;X3Y47/W230/S131;1;X3Y47/C0;X3Y47/C0/W230;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u rxState"
          }
        },
        "u.rxCounter_DFFE_Q_D_LUT3_F_I1_LUT3_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 9639 ] ,
          "attributes": {
            "ROUTING": "X2Y47/A6;X2Y47/A6/X06;1;X3Y47/X02;X3Y47/X02/Q1;1;X3Y47/A2;X3Y47/A2/X02;1;X3Y47/A5;X3Y47/A5/X06;1;X3Y47/N100;X3Y47/N100/Q1;1;X3Y46/E200;X3Y46/E200/N101;1;X3Y46/A2;X3Y46/A2/E200;1;X2Y47/X06;X2Y47/X06/W211;1;X2Y47/A7;X2Y47/A7/X06;1;X3Y47/S130;X3Y47/S130/Q1;1;X3Y47/B3;X3Y47/B3/S130;1;X3Y47/SN20;X3Y47/SN20/Q1;1;X3Y46/A5;X3Y46/A5/N121;1;X3Y46/A6;X3Y46/A6/N121;1;X3Y47/W210;X3Y47/W210/Q1;1;X3Y47/S100;X3Y47/S100/Q1;1;X3Y47/B0;X3Y47/B0/S100;1;X3Y47/Q1;;1;X3Y47/X06;X3Y47/X06/Q1;1;X3Y47/A4;X3Y47/A4/X06;1",
            "hdlname": "u rxState",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady_DFFE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 9636 ] ,
          "attributes": {
            "ROUTING": "X1Y47/A5;X1Y47/A5/W271;1;X1Y47/A0;X1Y47/A0/W271;1;X2Y47/S270;X2Y47/S270/W131;1;X2Y48/A3;X2Y48/A3/S271;1;X3Y47/W130;X3Y47/W130/F2;1;X2Y47/A3;X2Y47/A3/W131;1;X3Y48/X07;X3Y48/X07/S221;1;X3Y48/A2;X3Y48/A2/X07;1;X3Y47/S220;X3Y47/S220/F2;1;X2Y47/A0;X2Y47/A0/W131;1;X3Y47/F2;;1;X2Y47/W270;X2Y47/W270/W131;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.rxCounter_DFFE_Q_1_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9632 ] ,
          "attributes": {
            "ROUTING": "X3Y48/W130;X3Y48/W130/F2;1;X2Y48/N270;X2Y48/N270/W131;1;X2Y47/B4;X2Y47/B4/N271;1;X3Y48/EW20;X3Y48/EW20/F2;1;X2Y48/N260;X2Y48/N260/W121;1;X2Y47/C1;X2Y47/C1/N261;1;X1Y48/A6;X1Y48/A6/X01;1;X3Y44/W220;X3Y44/W220/N814;1;X2Y44/X01;X2Y44/X01/W221;1;X2Y44/C1;X2Y44/C1/X01;1;X3Y47/N220;X3Y47/N220/N121;1;X3Y45/N220;X3Y45/N220/N222;1;X3Y44/C5;X3Y44/C5/N221;1;X3Y48/N810;X3Y48/N810/F2;1;X3Y44/E220;X3Y44/E220/N814;1;X3Y44/C7;X3Y44/C7/E220;1;X3Y48/W100;X3Y48/W100/F2;1;X2Y48/C5;X2Y48/C5/W101;1;X3Y48/SN20;X3Y48/SN20/F2;1;X1Y48/X01;X1Y48/X01/W222;1;X3Y48/F2;;1;X3Y48/W220;X3Y48/W220/F2;1;X1Y48/N220;X1Y48/N220/W222;1;X1Y47/C7;X1Y47/C7/N221;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9629 ] ,
          "attributes": {
            "ROUTING": "X2Y48/E260;X2Y48/E260/S121;1;X3Y48/C3;X3Y48/C3/E261;1;X2Y47/S260;X2Y47/S260/OF6;1;X2Y47/D0;X2Y47/D0/S260;1;X2Y47/E260;X2Y47/E260/OF6;1;X2Y47/D3;X2Y47/D3/E260;1;X1Y47/X07;X1Y47/X07/W261;1;X1Y47/D5;X1Y47/D5/X07;1;X2Y47/W260;X2Y47/W260/OF6;1;X1Y47/X03;X1Y47/X03/W261;1;X1Y47/D0;X1Y47/D0/X03;1;X2Y47/OF6;;1;X2Y47/SN20;X2Y47/SN20/OF6;1;X2Y48/D3;X2Y48/D3/S121;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 9627 ] ,
          "attributes": {
            "ROUTING": "X2Y49/X03;X2Y49/X03/S222;1;X2Y49/A6;X2Y49/A6/X03;1;X3Y47/S230;X3Y47/S230/F3;1;X3Y48/X02;X3Y48/X02/S231;1;X3Y48/A3;X3Y48/A3/X02;1;X2Y50/LSR1;X2Y50/LSR1/X08;1;X2Y50/LSR2;X2Y50/LSR2/X08;1;X2Y49/LSR1;X2Y49/LSR1/X05;1;X2Y47/S220;X2Y47/S220/W121;1;X3Y47/F3;;1;X2Y49/S230;X2Y49/S230/S222;1;X2Y50/X08;X2Y50/X08/S231;1;X3Y47/EW20;X3Y47/EW20/F3;1;X2Y49/X05;X2Y49/X05/S222;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady": {
          "hide_name": 0,
          "bits": [ 9624 ] ,
          "attributes": {
            "ROUTING": "X3Y48/EW10;X3Y48/EW10/Q4;1;X2Y48/W210;X2Y48/W210/W111;1;X1Y48/CE1;X1Y48/CE1/W211;1;X3Y48/SN10;X3Y48/SN10/Q4;1;X3Y49/W210;X3Y49/W210/S111;1;X1Y49/CE1;X1Y49/CE1/W212;1;X1Y44/CE2;X1Y44/CE2/X07;1;X3Y48/Q4;;1;X3Y48/N820;X3Y48/N820/Q4;1;X3Y44/W240;X3Y44/W240/N824;1;X1Y44/X07;X1Y44/X07/W242;1;X1Y44/CE0;X1Y44/CE0/X07;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:25.5-25.14",
            "hdlname": "u byteReady"
          }
        },
        "u.byteReady_DFFE_Q_CE_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 9623 ] ,
          "attributes": {
            "ROUTING": "X3Y48/B3;X3Y48/B3/X04;1;X3Y48/B4;X3Y48/B4/S251;1;X3Y48/XD4;X3Y48/XD4/B4;1;X3Y47/F5;;1;X3Y47/S250;X3Y47/S250/F5;1;X3Y48/X04;X3Y48/X04/S251;1;X3Y48/B2;X3Y48/B2/X04;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.byteReady_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9621 ] ,
          "attributes": {
            "ROUTING": "X3Y48/F3;;1;X3Y48/X06;X3Y48/X06/F3;1;X3Y48/CE2;X3Y48/CE2/X06;1"
          }
        },
        "txIntervalCounter_DFFR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9618 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 9615 ] ,
          "attributes": {
            "ROUTING": "X7Y52/F5;;1;X7Y52/XD5;X7Y52/XD5/F5;1"
          }
        },
        "txIntervalCounter_DFFR_Q_9_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9613 ] ,
          "attributes": {
            "ROUTING": "X8Y52/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 9611 ] ,
          "attributes": {
            "ROUTING": "X8Y52/F0;;1;X8Y52/XD0;X8Y52/XD0/F0;1"
          }
        },
        "txIntervalCounter_DFFR_Q_8_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9609 ] ,
          "attributes": {
            "ROUTING": "X8Y52/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 9607 ] ,
          "attributes": {
            "ROUTING": "X8Y52/F1;;1;X8Y52/XD1;X8Y52/XD1/F1;1"
          }
        },
        "txIntervalCounter_DFFR_Q_7_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9605 ] ,
          "attributes": {
            "ROUTING": "X8Y52/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 9603 ] ,
          "attributes": {
            "ROUTING": "X8Y52/F2;;1;X8Y52/XD2;X8Y52/XD2/F2;1"
          }
        },
        "txIntervalCounter_DFFR_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9601 ] ,
          "attributes": {
            "ROUTING": "X8Y52/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9599 ] ,
          "attributes": {
            "ROUTING": "X8Y52/F3;;1;X8Y52/XD3;X8Y52/XD3/F3;1"
          }
        },
        "txIntervalCounter_DFFR_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9597 ] ,
          "attributes": {
            "ROUTING": "X8Y52/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9595 ] ,
          "attributes": {
            "ROUTING": "X8Y52/F4;;1;X8Y52/XD4;X8Y52/XD4/F4;1"
          }
        },
        "txIntervalCounter_DFFR_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9593 ] ,
          "attributes": {
            "ROUTING": "X8Y52/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_31_D": {
          "hide_name": 0,
          "bits": [ 9590 ] ,
          "attributes": {
            "ROUTING": "X5Y53/F0;;1;X5Y53/D1;X5Y53/D1/F0;1;X5Y53/XD1;X5Y53/XD1/D1;1"
          }
        },
        "txIntervalCounter_DFFR_Q_30_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9588 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "txIntervalCounter_DFFR_Q_30_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9586 ] ,
          "attributes": {
            "ROUTING": "X4Y52/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_30_D": {
          "hide_name": 0,
          "bits": [ 9584 ] ,
          "attributes": {
            "ROUTING": "X4Y52/F2;;1;X4Y52/XD2;X4Y52/XD2/F2;1"
          }
        },
        "txIntervalCounter_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9582 ] ,
          "attributes": {
            "ROUTING": "X8Y52/F5;;1;X8Y52/XD5;X8Y52/XD5/F5;1"
          }
        },
        "txIntervalCounter_DFFR_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9580 ] ,
          "attributes": {
            "ROUTING": "X9Y52/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_30_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9578 ] ,
          "attributes": {
            "ROUTING": "X4Y52/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_29_D": {
          "hide_name": 0,
          "bits": [ 9576 ] ,
          "attributes": {
            "ROUTING": "X4Y52/F3;;1;X4Y52/XD3;X4Y52/XD3/F3;1"
          }
        },
        "txIntervalCounter_DFFR_Q_29_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9574 ] ,
          "attributes": {
            "ROUTING": "X4Y52/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_28_D": {
          "hide_name": 0,
          "bits": [ 9572 ] ,
          "attributes": {
            "ROUTING": "X4Y52/F4;;1;X4Y52/XD4;X4Y52/XD4/F4;1"
          }
        },
        "txIntervalCounter_DFFR_Q_28_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9570 ] ,
          "attributes": {
            "ROUTING": "X4Y52/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_27_D": {
          "hide_name": 0,
          "bits": [ 9568 ] ,
          "attributes": {
            "ROUTING": "X4Y52/F5;;1;X4Y52/XD5;X4Y52/XD5/F5;1"
          }
        },
        "txIntervalCounter_DFFR_Q_27_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9566 ] ,
          "attributes": {
            "ROUTING": "X5Y52/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_26_D": {
          "hide_name": 0,
          "bits": [ 9564 ] ,
          "attributes": {
            "ROUTING": "X5Y52/F0;;1;X5Y52/XD0;X5Y52/XD0/F0;1"
          }
        },
        "txIntervalCounter_DFFR_Q_26_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9562 ] ,
          "attributes": {
            "ROUTING": "X5Y52/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_25_D": {
          "hide_name": 0,
          "bits": [ 9560 ] ,
          "attributes": {
            "ROUTING": "X5Y52/F1;;1;X5Y52/XD1;X5Y52/XD1/F1;1"
          }
        },
        "txIntervalCounter_DFFR_Q_25_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9558 ] ,
          "attributes": {
            "ROUTING": "X5Y52/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_24_D": {
          "hide_name": 0,
          "bits": [ 9556 ] ,
          "attributes": {
            "ROUTING": "X5Y52/F2;;1;X5Y52/XD2;X5Y52/XD2/F2;1"
          }
        },
        "txIntervalCounter_DFFR_Q_24_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9554 ] ,
          "attributes": {
            "ROUTING": "X5Y52/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_23_D": {
          "hide_name": 0,
          "bits": [ 9552 ] ,
          "attributes": {
            "ROUTING": "X5Y52/F3;;1;X5Y52/XD3;X5Y52/XD3/F3;1"
          }
        },
        "txIntervalCounter_DFFR_Q_23_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9550 ] ,
          "attributes": {
            "ROUTING": "X5Y52/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_22_D": {
          "hide_name": 0,
          "bits": [ 9548 ] ,
          "attributes": {
            "ROUTING": "X5Y52/F4;;1;X5Y52/XD4;X5Y52/XD4/F4;1"
          }
        },
        "txIntervalCounter_DFFR_Q_22_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9546 ] ,
          "attributes": {
            "ROUTING": "X5Y52/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_21_D": {
          "hide_name": 0,
          "bits": [ 9544 ] ,
          "attributes": {
            "ROUTING": "X5Y52/F5;;1;X5Y52/XD5;X5Y52/XD5/F5;1"
          }
        },
        "txIntervalCounter_DFFR_Q_21_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9542 ] ,
          "attributes": {
            "ROUTING": "X6Y52/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_20_D": {
          "hide_name": 0,
          "bits": [ 9540 ] ,
          "attributes": {
            "ROUTING": "X6Y52/F0;;1;X6Y52/XD0;X6Y52/XD0/F0;1"
          }
        },
        "txIntervalCounter_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9538 ] ,
          "attributes": {
            "ROUTING": "X9Y52/F0;;1;X9Y52/D5;X9Y52/D5/F0;1;X9Y52/XD5;X9Y52/XD5/D5;1"
          }
        },
        "txIntervalCounter_DFFR_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9536 ] ,
          "attributes": {
            "ROUTING": "X9Y52/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9535 ] ,
          "attributes": {
            "ROUTING": "X9Y52/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_20_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9533 ] ,
          "attributes": {
            "ROUTING": "X6Y52/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_19_D": {
          "hide_name": 0,
          "bits": [ 9531 ] ,
          "attributes": {
            "ROUTING": "X6Y52/F1;;1;X6Y52/XD1;X6Y52/XD1/F1;1"
          }
        },
        "txIntervalCounter_DFFR_Q_19_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9529 ] ,
          "attributes": {
            "ROUTING": "X6Y52/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_18_D": {
          "hide_name": 0,
          "bits": [ 9527 ] ,
          "attributes": {
            "ROUTING": "X6Y52/F2;;1;X6Y52/XD2;X6Y52/XD2/F2;1"
          }
        },
        "txIntervalCounter_DFFR_Q_18_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9525 ] ,
          "attributes": {
            "ROUTING": "X6Y52/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_17_D": {
          "hide_name": 0,
          "bits": [ 9523 ] ,
          "attributes": {
            "ROUTING": "X6Y52/F3;;1;X6Y52/XD3;X6Y52/XD3/F3;1"
          }
        },
        "txIntervalCounter_DFFR_Q_17_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9521 ] ,
          "attributes": {
            "ROUTING": "X6Y52/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_16_D": {
          "hide_name": 0,
          "bits": [ 9519 ] ,
          "attributes": {
            "ROUTING": "X6Y52/F4;;1;X6Y52/XD4;X6Y52/XD4/F4;1"
          }
        },
        "txIntervalCounter_DFFR_Q_16_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9517 ] ,
          "attributes": {
            "ROUTING": "X6Y52/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 9515 ] ,
          "attributes": {
            "ROUTING": "X6Y52/F5;;1;X6Y52/XD5;X6Y52/XD5/F5;1"
          }
        },
        "txIntervalCounter_DFFR_Q_15_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9513 ] ,
          "attributes": {
            "ROUTING": "X7Y52/CIN0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 9511 ] ,
          "attributes": {
            "ROUTING": "X7Y52/F0;;1;X7Y52/XD0;X7Y52/XD0/F0;1"
          }
        },
        "txIntervalCounter_DFFR_Q_14_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9509 ] ,
          "attributes": {
            "ROUTING": "X7Y52/COUT0;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 9507 ] ,
          "attributes": {
            "ROUTING": "X7Y52/F1;;1;X7Y52/XD1;X7Y52/XD1/F1;1"
          }
        },
        "txIntervalCounter_DFFR_Q_13_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9505 ] ,
          "attributes": {
            "ROUTING": "X7Y52/COUT1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 9503 ] ,
          "attributes": {
            "ROUTING": "X7Y52/F2;;1;X7Y52/XD2;X7Y52/XD2/F2;1"
          }
        },
        "txIntervalCounter_DFFR_Q_12_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9501 ] ,
          "attributes": {
            "ROUTING": "X7Y52/COUT2;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 9499 ] ,
          "attributes": {
            "ROUTING": "X7Y52/F3;;1;X7Y52/XD3;X7Y52/XD3/F3;1"
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "bits": [ 10259 ] ,
          "attributes": {
            "ROUTING": "X6Y49/A5;X6Y49/A5/W210;1;X8Y52/A1;X8Y52/A1/E210;1;X5Y52/A1;X5Y52/A1/E210;1;X7Y52/A1;X7Y52/A1/W251;1;X8Y52/A4;X8Y52/A4/W210;1;X2Y46/A2;X2Y46/A2/N271;1;X8Y49/A1;X8Y49/A1/E210;1;X4Y52/A5;X4Y52/A5/W210;1;X7Y49/A2;X7Y49/A2/N210;1;X9Y49/A4;X9Y49/A4/W271;1;X9Y49/A5;X9Y49/A5/W271;1;X9Y49/A0;X9Y49/A0/E210;1;X7Y49/A4;X7Y49/A4/N231;1;X9Y49/A3;X9Y49/A3/N210;1;X7Y49/A1;X7Y49/A1/E210;1;X2Y50/A3;X2Y50/A3/N210;1;X9Y52/A1;X9Y52/A1/E210;1;X4Y52/A3;X4Y52/A3/N210;1;X3Y46/A1;X3Y46/A1/E210;1;X6Y49/A3;X6Y49/A3/N210;1;X2Y46/A5;X2Y46/A5/W210;1;X3Y46/E210;X3Y46/E210/VSS;1;X3Y46/A0;X3Y46/A0/E210;1;X6Y49/N210;X6Y49/N210/VSS;1;X6Y49/A2;X6Y49/A2/N210;1;X7Y49/E210;X7Y49/E210/VSS;1;X7Y49/A0;X7Y49/A0/E210;1;X1Y46/A5;X1Y46/A5/W210;1;X7Y52/A5;X7Y52/A5/W251;1;X6Y54/N270;X6Y54/N270/VSS;1;X6Y53/LSR2;X6Y53/LSR2/N271;1;X10Y49/W270;X10Y49/W270/VSS;1;X5Y52/A5;X5Y52/A5/W271;1;X8Y51/A3;X8Y51/A3/N210;1;X8Y49/A3;X8Y49/A3/N210;1;X6Y49/W210;X6Y49/W210/VSS;1;X6Y49/A4;X6Y49/A4/W210;1;X2Y50/N210;X2Y50/N210/VSS;1;X2Y50/A2;X2Y50/A2/N210;1;X2Y46/A1;X2Y46/A1/E210;1;X9Y52/N210;X9Y52/N210/VSS;1;X9Y52/A2;X9Y52/A2/N210;1;X8Y52/E210;X8Y52/E210/VSS;1;X8Y52/A0;X8Y52/A0/E210;1;X10Y49/A0;X10Y49/A0/E210;1;X9Y52/E210;X9Y52/E210/VSS;1;X9Y52/A0;X9Y52/A0/E210;1;X6Y52/A3;X6Y52/A3/N210;1;X4Y52/W210;X4Y52/W210/VSS;1;X4Y52/A4;X4Y52/A4/W210;1;X9Y49/E210;X9Y49/E210/VSS;1;X9Y49/A1;X9Y49/A1/E210;1;X10Y49/E210;X10Y49/E210/VSS;1;X10Y49/A1;X10Y49/A1/E210;1;X6Y52/A5;X6Y52/A5/W210;1;X6Y52/W210;X6Y52/W210/VSS;1;X6Y52/A4;X6Y52/A4/W210;1;X6Y52/A1;X6Y52/A1/E210;1;X6Y52/E210;X6Y52/E210/VSS;1;X6Y52/A0;X6Y52/A0/E210;1;X8Y49/A5;X8Y49/A5/W210;1;X8Y52/A3;X8Y52/A3/N210;1;X6Y52/W270;X6Y52/W270/VSS;1;X5Y52/A4;X5Y52/A4/W271;1;X7Y52/A2;X7Y52/A2/N210;1;X8Y52/W210;X8Y52/W210/VSS;1;X8Y52/A5;X8Y52/A5/W210;1;X8Y53/E270;X8Y53/E270/VSS;1;X9Y53/LSR0;X9Y53/LSR0/E271;1;X6Y52/N210;X6Y52/N210/VSS;1;X6Y52/A2;X6Y52/A2/N210;1;X7Y52/A0;X7Y52/A0/W251;1;X1Y46/W210;X1Y46/W210/VSS;1;X1Y46/A4;X1Y46/A4/W210;1;X5Y52/A2;X5Y52/A2/N210;1;X9Y49/N210;X9Y49/N210/VSS;1;X9Y49/A2;X9Y49/A2/N210;1;X2Y47/N270;X2Y47/N270/VSS;1;X2Y46/A3;X2Y46/A3/N271;1;X8Y51/N210;X8Y51/N210/VSS;1;X8Y51/A2;X8Y51/A2/N210;1;X2Y46/E210;X2Y46/E210/VSS;1;X2Y46/A0;X2Y46/A0/E210;1;X4Y52/N210;X4Y52/N210/VSS;1;X4Y52/A2;X4Y52/A2/N210;1;X7Y52/N210;X7Y52/N210/VSS;1;X7Y52/A3;X7Y52/A3/N210;1;X7Y49/N210;X7Y49/N210/VSS;1;X7Y49/A3;X7Y49/A3/N210;1;X8Y52/N210;X8Y52/N210/VSS;1;X8Y52/A2;X8Y52/A2/N210;1;X8Y52/W250;X8Y52/W250/VSS;1;X7Y52/A4;X7Y52/A4/W251;1;X1Y46/A3;X1Y46/A3/N210;1;X5Y52/E210;X5Y52/E210/VSS;1;X5Y52/A0;X5Y52/A0/E210;1;X8Y53/W210;X8Y53/W210/VSS;1;X7Y53/LSR0;X7Y53/LSR0/W211;1;X8Y49/E210;X8Y49/E210/VSS;1;X8Y49/A0;X8Y49/A0/E210;1;X1Y46/N210;X1Y46/N210/VSS;1;X1Y46/A2;X1Y46/A2/N210;1;X5Y52/N210;X5Y52/N210/VSS;1;X5Y52/A3;X5Y52/A3/N210;1;X9Y50/S270;X9Y50/S270/VSS;1;X9Y51/LSR1;X9Y51/LSR1/S271;1;X2Y46/W210;X2Y46/W210/VSS;1;X2Y46/A4;X2Y46/A4/W210;1;X7Y50/N230;X7Y50/N230/VSS;1;X7Y49/A5;X7Y49/A5/N231;1;X8Y49/N210;X8Y49/N210/VSS;1;X8Y49/A2;X8Y49/A2/N210;1;X0Y0/VSS;;1;X8Y49/W210;X8Y49/W210/VSS;1;X8Y49/A4;X8Y49/A4/W210;1"
          }
        },
        "txIntervalCounter_DFFR_Q_10_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9496 ] ,
          "attributes": {
            "ROUTING": "X7Y52/COUT4;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_11_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9495 ] ,
          "attributes": {
            "ROUTING": "X7Y52/COUT3;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:46.30-46.51|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter_DFFR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 9493 ] ,
          "attributes": {
            "ROUTING": "X7Y52/F4;;1;X7Y52/XD4;X7Y52/XD4/F4;1"
          }
        },
        "txIntervalCounter_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9491 ] ,
          "attributes": {
            "ROUTING": "X9Y52/F1;;1;X9Y52/XD1;X9Y52/XD1/F1;1"
          }
        },
        "txIntervalCounter_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 9489 ] ,
          "attributes": {
            "ROUTING": "X9Y52/F2;;1;X9Y52/XD2;X9Y52/XD2/F2;1"
          }
        },
        "sendOnLow_LUT4_I0_F_MUX2_LUT5_I0_O": {
          "hide_name": 0,
          "bits": [ 9486 ] ,
          "attributes": {
            "ROUTING": "X6Y48/CE0;X6Y48/CE0/X07;1;X7Y48/CE2;X7Y48/CE2/X07;1;X5Y48/S240;X5Y48/S240/OF4;1;X5Y49/X05;X5Y49/X05/S241;1;X5Y49/CE2;X5Y49/CE2/X05;1;X6Y48/CE2;X6Y48/CE2/X07;1;X6Y48/X07;X6Y48/X07/E241;1;X6Y48/CE1;X6Y48/CE1/X07;1;X9Y48/CE0;X9Y48/CE0/X07;1;X9Y48/CE2;X9Y48/CE2/X07;1;X8Y48/CE0;X8Y48/CE0/X05;1;X8Y48/CE1;X8Y48/CE1/X05;1;X8Y48/X05;X8Y48/X05/E222;1;X8Y48/CE2;X8Y48/CE2/X05;1;X5Y48/N130;X5Y48/N130/OF4;1;X5Y47/E270;X5Y47/E270/N131;1;X7Y47/E270;X7Y47/E270/E272;1;X8Y47/CE1;X8Y47/CE1/E271;1;X7Y48/X07;X7Y48/X07/E242;1;X5Y49/CE1;X5Y49/CE1/X05;1;X7Y48/E240;X7Y48/E240/E242;1;X9Y48/X07;X9Y48/X07/E242;1;X5Y48/E240;X5Y48/E240/OF4;1;X6Y48/E220;X6Y48/E220/E121;1;X8Y48/S220;X8Y48/S220/E222;1;X8Y50/X05;X8Y50/X05/S222;1;X8Y50/CE2;X8Y50/CE2/X05;1;X9Y50/CE1;X9Y50/CE1/X05;1;X5Y48/S130;X5Y48/S130/OF4;1;X5Y49/E830;X5Y49/E830/S131;1;X9Y49/S260;X9Y49/S260/E834;1;X9Y50/X05;X9Y50/X05/S261;1;X9Y50/CE2;X9Y50/CE2/X05;1;X10Y49/CE1;X10Y49/CE1/X05;1;X5Y48/OF4;;1;X5Y48/EW20;X5Y48/EW20/OF4;1;X6Y48/E820;X6Y48/E820/E121;1;X10Y48/S240;X10Y48/S240/E824;1;X10Y49/X05;X10Y49/X05/S241;1;X10Y49/CE2;X10Y49/CE2/X05;1"
          }
        },
        "sendOnLow_LUT4_I0_F_MUX2_LUT5_I0_I1": {
          "hide_name": 0,
          "bits": [ 9485 ] ,
          "attributes": {
            "ROUTING": "X5Y48/F5;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "u.txCounter[14]": {
          "hide_name": 0,
          "bits": [ 9483 ] ,
          "attributes": {
            "ROUTING": "X8Y47/SN10;X8Y47/SN10/Q2;1;X8Y48/D6;X8Y48/D6/S111;1;X8Y47/Q2;;1;X8Y47/S220;X8Y47/S220/Q2;1;X8Y49/X03;X8Y49/X03/S222;1;X8Y49/B3;X8Y49/B3/X03;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[15]": {
          "hide_name": 0,
          "bits": [ 9482 ] ,
          "attributes": {
            "ROUTING": "X8Y48/X06;X8Y48/X06/Q1;1;X8Y48/C6;X8Y48/C6/X06;1;X8Y48/Q1;;1;X8Y48/SN20;X8Y48/SN20/Q1;1;X8Y49/B4;X8Y49/B4/S121;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[16]": {
          "hide_name": 0,
          "bits": [ 9481 ] ,
          "attributes": {
            "ROUTING": "X8Y48/W130;X8Y48/W130/Q0;1;X8Y48/B6;X8Y48/B6/W130;1;X8Y48/Q0;;1;X8Y48/S200;X8Y48/S200/Q0;1;X8Y49/X01;X8Y49/X01/S201;1;X8Y49/B5;X8Y49/B5/X01;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[17]": {
          "hide_name": 0,
          "bits": [ 9480 ] ,
          "attributes": {
            "ROUTING": "X9Y48/W130;X9Y48/W130/Q1;1;X8Y48/A6;X8Y48/A6/W131;1;X9Y48/Q1;;1;X9Y48/S210;X9Y48/S210/Q1;1;X9Y49/B0;X9Y49/B0/S211;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[10]": {
          "hide_name": 0,
          "bits": [ 9478 ] ,
          "attributes": {
            "ROUTING": "X7Y48/E100;X7Y48/E100/Q5;1;X8Y48/D4;X8Y48/D4/E101;1;X7Y48/Q5;;1;X7Y48/SN20;X7Y48/SN20/Q5;1;X7Y49/B5;X7Y49/B5/S121;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[11]": {
          "hide_name": 0,
          "bits": [ 9477 ] ,
          "attributes": {
            "ROUTING": "X8Y48/N100;X8Y48/N100/Q3;1;X8Y48/C4;X8Y48/C4/N100;1;X8Y48/Q3;;1;X8Y48/S230;X8Y48/S230/Q3;1;X8Y49/B0;X8Y49/B0/S231;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[12]": {
          "hide_name": 0,
          "bits": [ 9476 ] ,
          "attributes": {
            "ROUTING": "X8Y48/X01;X8Y48/X01/Q2;1;X8Y48/B4;X8Y48/B4/X01;1;X8Y48/Q2;;1;X8Y48/S100;X8Y48/S100/Q2;1;X8Y49/S240;X8Y49/S240/S101;1;X8Y49/B1;X8Y49/B1/S240;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[13]": {
          "hide_name": 0,
          "bits": [ 9475 ] ,
          "attributes": {
            "ROUTING": "X8Y48/E100;X8Y48/E100/Q5;1;X8Y48/A4;X8Y48/A4/E100;1;X8Y48/Q5;;1;X8Y48/SN10;X8Y48/SN10/Q5;1;X8Y49/B2;X8Y49/B2/S111;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[0]": {
          "hide_name": 0,
          "bits": [ 9473 ] ,
          "attributes": {
            "ROUTING": "X6Y48/A4;X6Y48/A4/E100;1;X6Y48/X03;X6Y48/X03/Q4;1;X6Y48/D2;X6Y48/D2/X03;1;X6Y48/SN10;X6Y48/SN10/Q4;1;X6Y49/B1;X6Y49/B1/S111;1;X7Y50/X03;X7Y50/X03/S242;1;X7Y50/A6;X7Y50/A6/X03;1;X6Y48/E100;X6Y48/E100/Q4;1;X7Y48/S240;X7Y48/S240/E101;1;X6Y48/Q4;;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[1]": {
          "hide_name": 0,
          "bits": [ 9471 ] ,
          "attributes": {
            "ROUTING": "X5Y49/SN20;X5Y49/SN20/Q2;1;X5Y48/E260;X5Y48/E260/N121;1;X6Y48/C2;X6Y48/C2/E261;1;X6Y49/B2;X6Y49/B2/S250;1;X5Y49/Q2;;1;X5Y49/EW10;X5Y49/EW10/Q2;1;X6Y49/S250;X6Y49/S250/E111;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[2]": {
          "hide_name": 0,
          "bits": [ 9470 ] ,
          "attributes": {
            "ROUTING": "X6Y48/S130;X6Y48/S130/Q3;1;X6Y48/B2;X6Y48/B2/S130;1;X6Y48/Q3;;1;X6Y48/S230;X6Y48/S230/Q3;1;X6Y49/B3;X6Y49/B3/S231;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[5]": {
          "hide_name": 0,
          "bits": [ 9469 ] ,
          "attributes": {
            "ROUTING": "X6Y48/N130;X6Y48/N130/Q5;1;X6Y48/A2;X6Y48/A2/N130;1;X6Y48/Q5;;1;X6Y48/EW10;X6Y48/EW10/Q5;1;X7Y48/S210;X7Y48/S210/E111;1;X7Y49/B0;X7Y49/B0/S211;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[22]": {
          "hide_name": 0,
          "bits": [ 9467 ] ,
          "attributes": {
            "ROUTING": "X9Y49/E240;X9Y49/E240/N101;1;X10Y49/C6;X10Y49/C6/E241;1;X9Y50/Q2;;1;X9Y50/N100;X9Y50/N100/Q2;1;X9Y49/B5;X9Y49/B5/N101;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[23]": {
          "hide_name": 0,
          "bits": [ 9466 ] ,
          "attributes": {
            "ROUTING": "X10Y49/N250;X10Y49/N250/Q5;1;X10Y49/B6;X10Y49/B6/N250;1;X10Y49/Q5;;1;X10Y49/X04;X10Y49/X04/Q5;1;X10Y49/B0;X10Y49/B0/X04;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[24]": {
          "hide_name": 0,
          "bits": [ 9465 ] ,
          "attributes": {
            "ROUTING": "X10Y49/X01;X10Y49/X01/Q2;1;X10Y49/A6;X10Y49/A6/X01;1;X10Y49/Q2;;1;X10Y49/S100;X10Y49/S100/Q2;1;X10Y49/B1;X10Y49/B1/S100;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 9463 ] ,
          "attributes": {
            "ROUTING": "X8Y48/F6;;1;X8Y48/EW20;X8Y48/EW20/F6;1;X7Y48/D6;X7Y48/D6/W121;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 9462 ] ,
          "attributes": {
            "ROUTING": "X8Y48/F4;;1;X8Y48/W100;X8Y48/W100/F4;1;X7Y48/C6;X7Y48/C6/W101;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 9461 ] ,
          "attributes": {
            "ROUTING": "X6Y48/F2;;1;X6Y48/W100;X6Y48/W100/F2;1;X6Y48/E230;X6Y48/E230/W100;1;X7Y48/B6;X7Y48/B6/E231;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 9460 ] ,
          "attributes": {
            "ROUTING": "X10Y49/F6;;1;X10Y49/SN10;X10Y49/SN10/F6;1;X10Y48/W250;X10Y48/W250/N111;1;X8Y48/W250;X8Y48/W250/W252;1;X7Y48/A6;X7Y48/A6/W251;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txCounter[18]": {
          "hide_name": 0,
          "bits": [ 9458 ] ,
          "attributes": {
            "ROUTING": "X9Y49/D7;X9Y49/D7/S111;1;X9Y48/Q5;;1;X9Y48/SN10;X9Y48/SN10/Q5;1;X9Y49/B1;X9Y49/B1/S111;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[19]": {
          "hide_name": 0,
          "bits": [ 9457 ] ,
          "attributes": {
            "ROUTING": "X9Y50/SN10;X9Y50/SN10/Q3;1;X9Y49/C7;X9Y49/C7/N111;1;X9Y50/Q3;;1;X9Y50/N230;X9Y50/N230/Q3;1;X9Y49/B2;X9Y49/B2/N231;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[20]": {
          "hide_name": 0,
          "bits": [ 9456 ] ,
          "attributes": {
            "ROUTING": "X9Y50/N240;X9Y50/N240/Q4;1;X9Y49/X05;X9Y49/X05/N241;1;X9Y49/B7;X9Y49/B7/X05;1;X9Y50/Q4;;1;X9Y50/N130;X9Y50/N130/Q4;1;X9Y49/B3;X9Y49/B3/N131;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[21]": {
          "hide_name": 0,
          "bits": [ 9455 ] ,
          "attributes": {
            "ROUTING": "X9Y50/SN20;X9Y50/SN20/Q5;1;X9Y49/A7;X9Y49/A7/N121;1;X9Y50/Q5;;1;X9Y50/N250;X9Y50/N250/Q5;1;X9Y49/B4;X9Y49/B4/N251;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[6]": {
          "hide_name": 0,
          "bits": [ 9453 ] ,
          "attributes": {
            "ROUTING": "X5Y49/S100;X5Y49/S100/Q3;1;X5Y50/E240;X5Y50/E240/S101;1;X7Y50/N240;X7Y50/N240/E242;1;X7Y48/D7;X7Y48/D7/N242;1;X5Y49/Q3;;1;X5Y49/E230;X5Y49/E230/Q3;1;X7Y49/B1;X7Y49/B1/E232;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[7]": {
          "hide_name": 0,
          "bits": [ 9452 ] ,
          "attributes": {
            "ROUTING": "X7Y48/N130;X7Y48/N130/Q4;1;X7Y48/C7;X7Y48/C7/N130;1;X7Y48/Q4;;1;X7Y48/SN10;X7Y48/SN10/Q4;1;X7Y49/B2;X7Y49/B2/S111;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[8]": {
          "hide_name": 0,
          "bits": [ 9451 ] ,
          "attributes": {
            "ROUTING": "X7Y48/B7;X7Y48/B7/E131;1;X6Y48/Q1;;1;X6Y48/E130;X6Y48/E130/Q1;1;X7Y48/S230;X7Y48/S230/E131;1;X7Y49/B3;X7Y49/B3/S231;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "u.txCounter[9]": {
          "hide_name": 0,
          "bits": [ 9450 ] ,
          "attributes": {
            "ROUTING": "X7Y50/N210;X7Y50/N210/W111;1;X7Y48/A7;X7Y48/A7/N212;1;X8Y50/Q5;;1;X8Y50/EW10;X8Y50/EW10/Q5;1;X7Y50/N250;X7Y50/N250/W111;1;X7Y49/B4;X7Y49/B4/N251;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "hdlname": "u txCounter"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9448 ] ,
          "attributes": {
            "ROUTING": "X7Y48/F7;;1;X7Y48/W270;X7Y48/W270/F7;1;X6Y48/X08;X6Y48/X08/W271;1;X6Y48/C6;X6Y48/C6/X08;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 9447 ] ,
          "attributes": {
            "ROUTING": "X6Y49/N270;X6Y49/N270/E131;1;X6Y48/B6;X6Y48/B6/N271;1;X5Y49/Q4;;1;X5Y49/E130;X5Y49/E130/Q4;1;X6Y49/B4;X6Y49/B4/E131;1",
            "hdlname": "u txCounter",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 9445 ] ,
          "attributes": {
            "ROUTING": "X6Y48/X01;X6Y48/X01/Q0;1;X6Y48/A6;X6Y48/A6/X01;1;X6Y48/Q0;;1;X6Y48/SN20;X6Y48/SN20/Q0;1;X6Y49/B5;X6Y49/B5/S121;1",
            "hdlname": "u txCounter",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:34.12-34.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 9442 ] ,
          "attributes": {
            "ROUTING": "X7Y48/F6;;1;X7Y48/EW20;X7Y48/EW20/F6;1;X6Y48/D7;X6Y48/D7/W121;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9441 ] ,
          "attributes": {
            "ROUTING": "X6Y48/F6;;1;X6Y48/C7;X6Y48/C7/F6;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9440 ] ,
          "attributes": {
            "ROUTING": "X9Y49/W270;X9Y49/W270/F7;1;X7Y49/A7;X7Y49/A7/W272;1;X9Y49/F7;;1;X9Y49/N100;X9Y49/N100/F7;1;X9Y48/W200;X9Y48/W200/N101;1;X7Y48/W210;X7Y48/W210/W202;1;X6Y48/B7;X6Y48/B7/W211;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT3_I0_I2[0]": {
          "hide_name": 0,
          "bits": [ 9439 ] ,
          "attributes": {
            "ROUTING": "X10Y49/A5;X10Y49/A5/E252;1;X9Y48/A0;X9Y48/A0/E271;1;X5Y49/A7;X5Y49/A7/S232;1;X9Y50/A2;X9Y50/A2/E271;1;X8Y48/E270;X8Y48/E270/E272;1;X9Y48/A4;X9Y48/A4/E271;1;X10Y49/A2;X10Y49/A2/E252;1;X8Y50/A3;X8Y50/A3/S272;1;X6Y48/S200;X6Y48/S200/S101;1;X6Y50/S210;X6Y50/S210/S202;1;X6Y51/A4;X6Y51/A4/S211;1;X8Y48/A7;X8Y48/A7/E272;1;X6Y47/S100;X6Y47/S100/F5;1;X6Y48/A7;X6Y48/A7/S101;1;X9Y50/A7;X9Y50/A7/E271;1;X8Y49/E250;X8Y49/E250/E252;1;X9Y49/A6;X9Y49/A6/E251;1;X8Y48/S270;X8Y48/S270/E272;1;X8Y50/E270;X8Y50/E270/S272;1;X9Y50/A1;X9Y50/A1/E271;1;X5Y49/A6;X5Y49/A6/S232;1;X8Y48/A0;X8Y48/A0/E272;1;X6Y47/E250;X6Y47/E250/F5;1;X8Y47/A1;X8Y47/A1/E252;1;X6Y47/W130;X6Y47/W130/F5;1;X5Y47/S230;X5Y47/S230/W131;1;X5Y48/A6;X5Y48/A6/S231;1;X6Y48/A0;X6Y48/A0/S131;1;X8Y48/A1;X8Y48/A1/E272;1;X6Y47/S130;X6Y47/S130/F5;1;X6Y48/E270;X6Y48/E270/S131;1;X7Y48/A5;X7Y48/A5/E271;1;X6Y48/B4;X6Y48/B4/S251;1;X6Y47/F5;;1;X6Y47/S250;X6Y47/S250/F5;1;X6Y49/E250;X6Y49/E250/S252;1;X8Y49/A6;X8Y49/A6/E252;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3[4]": {
          "hide_name": 0,
          "bits": [ 9436 ] ,
          "attributes": {
            "ROUTING": "X6Y48/W270;X6Y48/W270/F7;1;X5Y48/X08;X5Y48/X08/W271;1;X5Y48/SEL4;X5Y48/SEL4/X08;1;X6Y48/F7;;1;X6Y48/S100;X6Y48/S100/F7;1;X6Y49/S200;X6Y49/S200/S101;1;X6Y51/W200;X6Y51/W200/S202;1;X5Y51/D7;X5Y51/D7/W201;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_F[3]": {
          "hide_name": 0,
          "bits": [ 9435 ] ,
          "attributes": {
            "ROUTING": "X5Y51/F7;;1;X5Y51/S270;X5Y51/S270/F7;1;X5Y51/D2;X5Y51/D2/S270;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 9432 ] ,
          "attributes": {
            "ROUTING": "X5Y51/S230;X5Y51/S230/Q3;1;X5Y51/C6;X5Y51/C6/S230;1;X5Y51/E100;X5Y51/E100/Q3;1;X5Y51/N220;X5Y51/N220/E100;1;X5Y49/C5;X5Y49/C5/N222;1;X5Y51/C5;X5Y51/C5/E230;1;X7Y51/B2;X7Y51/B2/E232;1;X6Y47/X05;X6Y47/X05/E201;1;X6Y47/C5;X6Y47/C5/X05;1;X5Y50/C0;X5Y50/C0/X02;1;X5Y50/C4;X5Y50/C4/X08;1;X5Y50/C3;X5Y50/C3/X02;1;X5Y50/C7;X5Y50/C7/X08;1;X5Y50/C1;X5Y50/C1/X02;1;X5Y50/C5;X5Y50/C5/X08;1;X5Y50/X08;X5Y50/X08/N231;1;X5Y50/C6;X5Y50/C6/X08;1;X5Y50/C2;X5Y50/C2/X02;1;X5Y50/X02;X5Y50/X02/N231;1;X5Y48/C2;X5Y48/C2/N261;1;X5Y48/D4;X5Y48/D4/N261;1;X7Y48/C3;X7Y48/C3/N261;1;X5Y48/C1;X5Y48/C1/N261;1;X5Y51/N230;X5Y51/N230/Q3;1;X5Y48/C3;X5Y48/C3/N261;1;X7Y48/C1;X7Y48/C1/N261;1;X7Y49/N260;X7Y49/N260/N232;1;X5Y51/E230;X5Y51/E230/Q3;1;X7Y48/C2;X7Y48/C2/N261;1;X5Y48/C0;X5Y48/C0/N261;1;X7Y48/C0;X7Y48/C0/N261;1;X7Y51/N230;X7Y51/N230/E232;1;X5Y49/N260;X5Y49/N260/N232;1;X6Y47/C3;X6Y47/C3/X01;1;X6Y47/C1;X6Y47/C1/X01;1;X6Y47/C0;X6Y47/C0/X01;1;X5Y51/Q3;;1;X5Y51/N800;X5Y51/N800/Q3;1;X5Y47/E200;X5Y47/E200/N804;1;X6Y47/X01;X6Y47/X01/E201;1;X6Y47/C2;X6Y47/C2/X01;1",
            "hdlname": "u txState",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:35.11-35.18",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3[2]": {
          "hide_name": 0,
          "bits": [ 9429 ] ,
          "attributes": {
            "ROUTING": "X6Y47/B5;X6Y47/B5/E211;1;X5Y51/W130;X5Y51/W130/Q1;1;X5Y51/B6;X5Y51/B6/W130;1;X5Y51/N210;X5Y51/N210/Q1;1;X5Y49/X08;X5Y49/X08/N212;1;X5Y49/B5;X5Y49/B5/X08;1;X5Y51/W100;X5Y51/W100/Q1;1;X5Y51/B5;X5Y51/B5/W100;1;X5Y50/N200;X5Y50/N200/N101;1;X5Y48/C4;X5Y48/C4/N202;1;X5Y50/B1;X5Y50/B1/N131;1;X5Y50/B0;X5Y50/B0/N131;1;X5Y50/B7;X5Y50/B7/N101;1;X5Y50/B5;X5Y50/B5/N101;1;X5Y51/N100;X5Y51/N100/Q1;1;X5Y50/B4;X5Y50/B4/N101;1;X5Y48/B1;X5Y48/B1/N232;1;X5Y48/B3;X5Y48/B3/N232;1;X5Y48/B0;X5Y48/B0/N232;1;X5Y51/N130;X5Y51/N130/Q1;1;X5Y50/N230;X5Y50/N230/N131;1;X5Y48/B2;X5Y48/B2/N232;1;X5Y50/B2;X5Y50/B2/N131;1;X5Y50/B3;X5Y50/B3/N131;1;X5Y50/B6;X5Y50/B6/N101;1;X7Y48/B1;X7Y48/B1/S211;1;X7Y48/B0;X7Y48/B0/S211;1;X7Y48/B3;X7Y48/B3/S211;1;X7Y47/S210;X7Y47/S210/E212;1;X7Y48/B2;X7Y48/B2/S211;1;X6Y47/B1;X6Y47/B1/E211;1;X6Y47/B0;X6Y47/B0/E211;1;X6Y47/B2;X6Y47/B2/E211;1;X5Y51/Q1;;1;X5Y51/N810;X5Y51/N810/Q1;1;X5Y47/E210;X5Y47/E210/N814;1;X6Y47/B3;X6Y47/B3/E211;1",
            "hdlname": "u txState",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:35.11-35.18",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 9427 ] ,
          "attributes": {
            "ROUTING": "X5Y48/F4;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "sendOnLow_LUT3_I0_I2[1]": {
          "hide_name": 0,
          "bits": [ 9425 ] ,
          "attributes": {
            "ROUTING": "X5Y51/A2;X5Y51/A2/S252;1;X8Y48/B7;X8Y48/B7/E211;1;X9Y48/B0;X9Y48/B0/E212;1;X6Y51/B4;X6Y51/B4/X03;1;X9Y49/B6;X9Y49/B6/E231;1;X5Y49/S250;X5Y49/S250/F5;1;X5Y51/X06;X5Y51/X06/S252;1;X5Y51/C7;X5Y51/C7/X06;1;X8Y50/B3;X8Y50/B3/E231;1;X8Y48/B0;X8Y48/B0/E211;1;X8Y47/X05;X8Y47/X05/E222;1;X8Y47/B1;X8Y47/B1/X05;1;X5Y49/W130;X5Y49/W130/F5;1;X5Y49/B6;X5Y49/B6/W130;1;X5Y48/B6;X5Y48/B6/N101;1;X8Y48/B1;X8Y48/B1/E211;1;X10Y49/B5;X10Y49/B5/E232;1;X9Y50/B2;X9Y50/B2/E232;1;X6Y49/S260;X6Y49/S260/E121;1;X6Y51/E260;X6Y51/E260/S262;1;X7Y51/C0;X7Y51/C0/E261;1;X9Y50/B1;X9Y50/B1/E232;1;X8Y49/B6;X8Y49/B6/X05;1;X5Y50/E230;X5Y50/E230/S131;1;X7Y50/E230;X7Y50/E230/E232;1;X9Y50/B7;X9Y50/B7/E232;1;X5Y49/N100;X5Y49/N100/F5;1;X9Y48/B4;X9Y48/B4/E212;1;X6Y47/E220;X6Y47/E220/N222;1;X8Y49/X05;X8Y49/X05/E222;1;X5Y48/E200;X5Y48/E200/N101;1;X7Y48/E210;X7Y48/E210/E202;1;X6Y51/X03;X6Y51/X03/S262;1;X8Y49/E230;X8Y49/E230/E222;1;X5Y49/S130;X5Y49/S130/F5;1;X5Y49/EW20;X5Y49/EW20/F5;1;X10Y49/B2;X10Y49/B2/E232;1;X6Y48/B0;X6Y48/B0/E231;1;X6Y49/E220;X6Y49/E220/E121;1;X6Y49/N220;X6Y49/N220/E121;1;X6Y48/C4;X6Y48/C4/N221;1;X5Y49/B7;X5Y49/B7/W130;1;X5Y49/F5;;1;X5Y49/N130;X5Y49/N130/F5;1;X5Y48/E230;X5Y48/E230/N131;1;X7Y48/B5;X7Y48/B5/E232;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_LUT4_I0_1_I3[1]": {
          "hide_name": 0,
          "bits": [ 9422 ] ,
          "attributes": {
            "ROUTING": "X5Y51/X07;X5Y51/X07/Q4;1;X5Y51/A5;X5Y51/A5/X07;1;X7Y48/A0;X7Y48/A0/E252;1;X7Y48/A2;X7Y48/A2/E252;1;X5Y49/X07;X5Y49/X07/N242;1;X5Y49/A5;X5Y49/A5/X07;1;X7Y51/A2;X7Y51/A2/X07;1;X5Y51/X03;X5Y51/X03/Q4;1;X5Y51/A6;X5Y51/A6/X03;1;X7Y51/X07;X7Y51/X07/E242;1;X7Y51/B0;X7Y51/B0/X07;1;X5Y51/B7;X5Y51/B7/E240;1;X5Y50/A0;X5Y50/A0/N111;1;X5Y50/A2;X5Y50/A2/N111;1;X5Y48/B4;X5Y48/B4/N251;1;X6Y47/W210;X6Y47/W210/N814;1;X5Y50/N250;X5Y50/N250/N111;1;X5Y48/A1;X5Y48/A1/N251;1;X5Y50/A3;X5Y50/A3/N111;1;X5Y50/A6;X5Y50/A6/N121;1;X5Y50/A1;X5Y50/A1/N111;1;X5Y50/A5;X5Y50/A5/N121;1;X5Y51/SN20;X5Y51/SN20/Q4;1;X5Y50/A4;X5Y50/A4/N121;1;X5Y51/N240;X5Y51/N240/Q4;1;X5Y48/A0;X5Y48/A0/N251;1;X5Y49/N250;X5Y49/N250/N242;1;X5Y48/A2;X5Y48/A2/N251;1;X6Y47/A5;X6Y47/A5/W210;1;X5Y48/E250;X5Y48/E250/N252;1;X5Y51/SN10;X5Y51/SN10/Q4;1;X5Y51/E240;X5Y51/E240/Q4;1;X5Y50/A7;X5Y50/A7/N121;1;X5Y48/A3;X5Y48/A3/N251;1;X7Y48/A3;X7Y48/A3/E252;1;X7Y48/A1;X7Y48/A1/E252;1;X6Y47/A2;X6Y47/A2/N252;1;X6Y51/N250;X6Y51/N250/E111;1;X6Y49/N250;X6Y49/N250/N252;1;X6Y47/A3;X6Y47/A3/N252;1;X6Y47/A1;X6Y47/A1/E210;1;X5Y51/Q4;;1;X5Y51/EW10;X5Y51/EW10/Q4;1;X6Y51/N810;X6Y51/N810/E111;1;X6Y47/E210;X6Y47/E210/N814;1;X6Y47/A0;X6Y47/A0/E210;1",
            "hdlname": "u txState",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:35.11-35.18",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "u.txPinRegister_DFFSE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9420 ] ,
          "attributes": {
            "ROUTING": "X7Y51/F0;;1;X7Y51/E200;X7Y51/E200/F0;1;X9Y51/X05;X9Y51/X05/E202;1;X9Y51/CE1;X9Y51/CE1/X05;1"
          }
        },
        "txIntervalCounter[24]": {
          "hide_name": 0,
          "bits": [ 9418 ] ,
          "attributes": {
            "ROUTING": "X8Y52/S130;X8Y52/S130/Q1;1;X8Y52/D7;X8Y52/D7/S130;1;X8Y52/B1;X8Y52/B1/Q1;1;X8Y52/Q1;;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[25]": {
          "hide_name": 0,
          "bits": [ 9417 ] ,
          "attributes": {
            "ROUTING": "X8Y52/X01;X8Y52/X01/Q2;1;X8Y52/B2;X8Y52/B2/X01;1;X8Y52/Q2;;1;X8Y52/N130;X8Y52/N130/Q2;1;X8Y52/C7;X8Y52/C7/N130;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[26]": {
          "hide_name": 0,
          "bits": [ 9416 ] ,
          "attributes": {
            "ROUTING": "X8Y52/B3;X8Y52/B3/Q3;1;X8Y52/Q3;;1;X8Y52/W130;X8Y52/W130/Q3;1;X8Y52/B7;X8Y52/B7/W130;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[27]": {
          "hide_name": 0,
          "bits": [ 9415 ] ,
          "attributes": {
            "ROUTING": "X8Y52/B4;X8Y52/B4/X03;1;X8Y52/Q4;;1;X8Y52/X03;X8Y52/X03/Q4;1;X8Y52/A7;X8Y52/A7/X03;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 9413 ] ,
          "attributes": {
            "ROUTING": "X8Y52/X08;X8Y52/X08/Q5;1;X8Y52/B5;X8Y52/B5/X08;1;X8Y52/Q5;;1;X8Y52/E100;X8Y52/E100/Q5;1;X9Y52/D7;X9Y52/D7/E101;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 9411 ] ,
          "attributes": {
            "ROUTING": "X9Y52/S100;X9Y52/S100/Q5;1;X9Y52/B0;X9Y52/B0/S100;1;X9Y52/Q5;;1;X9Y52/N130;X9Y52/N130/Q5;1;X9Y52/C7;X9Y52/C7/N130;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 9409 ] ,
          "attributes": {
            "ROUTING": "X9Y52/B1;X9Y52/B1/Q1;1;X9Y52/Q1;;1;X9Y52/W130;X9Y52/W130/Q1;1;X9Y52/B7;X9Y52/B7/W130;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 9407 ] ,
          "attributes": {
            "ROUTING": "X9Y52/B2;X9Y52/B2/X01;1;X9Y52/Q2;;1;X9Y52/X01;X9Y52/X01/Q2;1;X9Y52/A7;X9Y52/A7/X01;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 9403 ] ,
          "attributes": {
            "ROUTING": "X8Y52/F7;;1;X8Y52/E270;X8Y52/E270/F7;1;X9Y52/X08;X9Y52/X08/E271;1;X9Y52/SEL6;X9Y52/SEL6/X08;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9402 ] ,
          "attributes": {
            "ROUTING": "X9Y52/F7;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9401 ] ,
          "attributes": {
            "ROUTING": "X9Y52/F6;;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txIntervalCounter[4]": {
          "hide_name": 0,
          "bits": [ 9398 ] ,
          "attributes": {
            "ROUTING": "X4Y52/X04;X4Y52/X04/Q5;1;X4Y52/D7;X4Y52/D7/X04;1;X4Y52/Q5;;1;X4Y52/X08;X4Y52/X08/Q5;1;X4Y52/B5;X4Y52/B5/X08;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[5]": {
          "hide_name": 0,
          "bits": [ 9397 ] ,
          "attributes": {
            "ROUTING": "X5Y52/X05;X5Y52/X05/Q0;1;X5Y52/B0;X5Y52/B0/X05;1;X5Y52/Q0;;1;X5Y52/W100;X5Y52/W100/Q0;1;X4Y52/C7;X4Y52/C7/W101;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[6]": {
          "hide_name": 0,
          "bits": [ 9396 ] ,
          "attributes": {
            "ROUTING": "X5Y52/B1;X5Y52/B1/Q1;1;X5Y52/Q1;;1;X5Y52/W210;X5Y52/W210/Q1;1;X4Y52/B7;X4Y52/B7/W211;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[7]": {
          "hide_name": 0,
          "bits": [ 9395 ] ,
          "attributes": {
            "ROUTING": "X5Y52/X01;X5Y52/X01/Q2;1;X5Y52/B2;X5Y52/B2/X01;1;X5Y52/Q2;;1;X5Y52/W130;X5Y52/W130/Q2;1;X4Y52/A7;X4Y52/A7/W131;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[0]": {
          "hide_name": 0,
          "bits": [ 9393 ] ,
          "attributes": {
            "ROUTING": "X5Y53/X02;X5Y53/X02/Q1;1;X5Y53/A0;X5Y53/A0/X02;1;X5Y53/W100;X5Y53/W100/Q1;1;X4Y53/N240;X4Y53/N240/W101;1;X4Y52/D6;X4Y52/D6/N241;1;X5Y53/Q1;;1;X5Y53/W130;X5Y53/W130/Q1;1;X4Y53/N230;X4Y53/N230/W131;1;X4Y52/B1;X4Y52/B1/N231;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[1]": {
          "hide_name": 0,
          "bits": [ 9392 ] ,
          "attributes": {
            "ROUTING": "X4Y52/X05;X4Y52/X05/Q2;1;X4Y52/C6;X4Y52/C6/X05;1;X4Y52/Q2;;1;X4Y52/X01;X4Y52/X01/Q2;1;X4Y52/B2;X4Y52/B2/X01;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[2]": {
          "hide_name": 0,
          "bits": [ 9391 ] ,
          "attributes": {
            "ROUTING": "X4Y52/W130;X4Y52/W130/Q3;1;X4Y52/B6;X4Y52/B6/W130;1;X4Y52/Q3;;1;X4Y52/B3;X4Y52/B3/Q3;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[3]": {
          "hide_name": 0,
          "bits": [ 9390 ] ,
          "attributes": {
            "ROUTING": "X4Y52/A6;X4Y52/A6/X03;1;X4Y52/Q4;;1;X4Y52/X03;X4Y52/X03/Q4;1;X4Y52/B4;X4Y52/B4/X03;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[12]": {
          "hide_name": 0,
          "bits": [ 9388 ] ,
          "attributes": {
            "ROUTING": "X6Y52/B1;X6Y52/B1/Q1;1;X6Y52/Q1;;1;X6Y52/X02;X6Y52/X02/Q1;1;X6Y52/D6;X6Y52/D6/X02;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[13]": {
          "hide_name": 0,
          "bits": [ 9387 ] ,
          "attributes": {
            "ROUTING": "X6Y52/S130;X6Y52/S130/Q2;1;X6Y52/B2;X6Y52/B2/S130;1;X6Y52/Q2;;1;X6Y52/E220;X6Y52/E220/Q2;1;X6Y52/C6;X6Y52/C6/E220;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[14]": {
          "hide_name": 0,
          "bits": [ 9386 ] ,
          "attributes": {
            "ROUTING": "X6Y52/B3;X6Y52/B3/Q3;1;X6Y52/Q3;;1;X6Y52/W130;X6Y52/W130/Q3;1;X6Y52/B6;X6Y52/B6/W130;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[15]": {
          "hide_name": 0,
          "bits": [ 9385 ] ,
          "attributes": {
            "ROUTING": "X6Y52/X03;X6Y52/X03/Q4;1;X6Y52/B4;X6Y52/B4/X03;1;X6Y52/Q4;;1;X6Y52/E130;X6Y52/E130/Q4;1;X6Y52/A6;X6Y52/A6/E130;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[8]": {
          "hide_name": 0,
          "bits": [ 9383 ] ,
          "attributes": {
            "ROUTING": "X5Y52/X02;X5Y52/X02/Q3;1;X5Y52/D6;X5Y52/D6/X02;1;X5Y52/Q3;;1;X5Y52/B3;X5Y52/B3/Q3;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[9]": {
          "hide_name": 0,
          "bits": [ 9382 ] ,
          "attributes": {
            "ROUTING": "X5Y52/N130;X5Y52/N130/Q4;1;X5Y52/C6;X5Y52/C6/N130;1;X5Y52/Q4;;1;X5Y52/X03;X5Y52/X03/Q4;1;X5Y52/B4;X5Y52/B4/X03;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[10]": {
          "hide_name": 0,
          "bits": [ 9381 ] ,
          "attributes": {
            "ROUTING": "X5Y52/X08;X5Y52/X08/Q5;1;X5Y52/B5;X5Y52/B5/X08;1;X5Y52/Q5;;1;X5Y52/N250;X5Y52/N250/Q5;1;X5Y52/B6;X5Y52/B6/N250;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[11]": {
          "hide_name": 0,
          "bits": [ 9380 ] ,
          "attributes": {
            "ROUTING": "X6Y52/X05;X6Y52/X05/Q0;1;X6Y52/B0;X6Y52/B0/X05;1;X6Y52/Q0;;1;X6Y52/W100;X6Y52/W100/Q0;1;X5Y52/W200;X5Y52/W200/W101;1;X5Y52/A6;X5Y52/A6/W200;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0[3]": {
          "hide_name": 0,
          "bits": [ 9378 ] ,
          "attributes": {
            "ROUTING": "X4Y52/F7;;1;X4Y52/E100;X4Y52/E100/F7;1;X5Y52/D7;X5Y52/D7/E101;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0[2]": {
          "hide_name": 0,
          "bits": [ 9377 ] ,
          "attributes": {
            "ROUTING": "X4Y52/F6;;1;X4Y52/EW20;X4Y52/EW20/F6;1;X5Y52/C7;X5Y52/C7/E121;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0[1]": {
          "hide_name": 0,
          "bits": [ 9376 ] ,
          "attributes": {
            "ROUTING": "X6Y52/F6;;1;X6Y52/EW10;X6Y52/EW10/F6;1;X5Y52/B7;X5Y52/B7/W111;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_F_2_I0[0]": {
          "hide_name": 0,
          "bits": [ 9375 ] ,
          "attributes": {
            "ROUTING": "X5Y52/F6;;1;X5Y52/E130;X5Y52/E130/F6;1;X5Y52/A7;X5Y52/A7/E130;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "txIntervalCounter[20]": {
          "hide_name": 0,
          "bits": [ 9373 ] ,
          "attributes": {
            "ROUTING": "X7Y52/X02;X7Y52/X02/Q3;1;X7Y52/D7;X7Y52/D7/X02;1;X7Y52/Q3;;1;X7Y52/B3;X7Y52/B3/Q3;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[21]": {
          "hide_name": 0,
          "bits": [ 9372 ] ,
          "attributes": {
            "ROUTING": "X7Y52/N130;X7Y52/N130/Q4;1;X7Y52/C7;X7Y52/C7/N130;1;X7Y52/Q4;;1;X7Y52/X03;X7Y52/X03/Q4;1;X7Y52/B4;X7Y52/B4/X03;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[22]": {
          "hide_name": 0,
          "bits": [ 9371 ] ,
          "attributes": {
            "ROUTING": "X7Y52/X08;X7Y52/X08/Q5;1;X7Y52/B5;X7Y52/B5/X08;1;X7Y52/Q5;;1;X7Y52/N250;X7Y52/N250/Q5;1;X7Y52/B7;X7Y52/B7/N250;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[23]": {
          "hide_name": 0,
          "bits": [ 9370 ] ,
          "attributes": {
            "ROUTING": "X8Y52/X05;X8Y52/X05/Q0;1;X8Y52/B0;X8Y52/B0/X05;1;X8Y52/Q0;;1;X8Y52/W100;X8Y52/W100/Q0;1;X7Y52/W200;X7Y52/W200/W101;1;X7Y52/A7;X7Y52/A7/W200;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[16]": {
          "hide_name": 0,
          "bits": [ 9368 ] ,
          "attributes": {
            "ROUTING": "X6Y52/E250;X6Y52/E250/Q5;1;X6Y52/B5;X6Y52/B5/E250;1;X6Y52/Q5;;1;X6Y52/E100;X6Y52/E100/Q5;1;X7Y52/D6;X7Y52/D6/E101;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[17]": {
          "hide_name": 0,
          "bits": [ 9367 ] ,
          "attributes": {
            "ROUTING": "X7Y52/C6;X7Y52/C6/X05;1;X7Y52/Q0;;1;X7Y52/X05;X7Y52/X05/Q0;1;X7Y52/B0;X7Y52/B0/X05;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[18]": {
          "hide_name": 0,
          "bits": [ 9366 ] ,
          "attributes": {
            "ROUTING": "X7Y52/W130;X7Y52/W130/Q1;1;X7Y52/B6;X7Y52/B6/W130;1;X7Y52/Q1;;1;X7Y52/B1;X7Y52/B1/Q1;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "txIntervalCounter[19]": {
          "hide_name": 0,
          "bits": [ 9365 ] ,
          "attributes": {
            "ROUTING": "X7Y52/A6;X7Y52/A6/X01;1;X7Y52/Q2;;1;X7Y52/X01;X7Y52/X01/Q2;1;X7Y52/B2;X7Y52/B2/X01;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:38.16-38.33"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 9363 ] ,
          "attributes": {
            "ROUTING": "X7Y53/D6;X7Y53/D6/E202;1;X5Y52/F7;;1;X5Y52/S100;X5Y52/S100/F7;1;X5Y53/E200;X5Y53/E200/S101;1;X7Y53/D0;X7Y53/D0/E202;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 9362 ] ,
          "attributes": {
            "ROUTING": "X9Y52/SN20;X9Y52/SN20/OF6;1;X9Y53/W260;X9Y53/W260/S121;1;X7Y53/C6;X7Y53/C6/W262;1;X9Y52/OF6;;1;X9Y52/W260;X9Y52/W260/OF6;1;X7Y52/S260;X7Y52/S260/W262;1;X7Y53/C0;X7Y53/C0/S261;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 9361 ] ,
          "attributes": {
            "ROUTING": "X7Y52/SN20;X7Y52/SN20/F7;1;X7Y53/B6;X7Y53/B6/S121;1;X7Y52/F7;;1;X7Y52/SN10;X7Y52/SN10/F7;1;X7Y53/B0;X7Y53/B0/S111;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 9360 ] ,
          "attributes": {
            "ROUTING": "X7Y52/S100;X7Y52/S100/F6;1;X7Y53/A6;X7Y53/A6/S101;1;X7Y52/F6;;1;X7Y52/S130;X7Y52/S130/F6;1;X7Y53/A0;X7Y53/A0/S131;1",
            "src": "c:\\Users\\patog\\DOWNLO~1\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sendOnLow": {
          "hide_name": 0,
          "bits": [ 9357 ] ,
          "attributes": {
            "ROUTING": "X7Y53/N210;X7Y53/N210/Q1;1;X7Y51/X02;X7Y51/X02/N212;1;X7Y51/A0;X7Y51/A0/X02;1;X7Y53/W210;X7Y53/W210/Q1;1;X5Y53/N210;X5Y53/N210/W212;1;X5Y51/A7;X5Y51/A7/N212;1;X7Y53/Q1;;1;X7Y53/N810;X7Y53/N810/Q1;1;X7Y49/W210;X7Y49/W210/N814;1;X5Y49/N210;X5Y49/N210/W212;1;X5Y48/A4;X5Y48/A4/N211;1",
            "hdlname": "u sendOnLow",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:15.11-15.20"
          }
        },
        "sendOnLow_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 9355 ] ,
          "attributes": {
            "ROUTING": "X7Y53/F6;;1;X7Y53/C1;X7Y53/C1/F6;1;X7Y53/XD1;X7Y53/XD1/C1;1"
          }
        },
        "led[0]": {
          "hide_name": 0,
          "bits": [ 9353 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26"
          }
        },
        "u.led[0]": {
          "hide_name": 0,
          "bits": [ 9352 ] ,
          "attributes": {
            "ROUTING": "X1Y49/Q2;;1;X1Y49/SN20;X1Y49/SN20/Q2;1;X1Y50/W220;X1Y50/W220/S121;1;X0Y50/D1;X0Y50/D1/W221;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:12.22-12.25",
            "hdlname": "u led"
          }
        },
        "led[1]": {
          "hide_name": 0,
          "bits": [ 9350 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26"
          }
        },
        "u.led[1]": {
          "hide_name": 0,
          "bits": [ 9349 ] ,
          "attributes": {
            "ROUTING": "X1Y49/Q3;;1;X1Y49/SN10;X1Y49/SN10/Q3;1;X1Y50/W250;X1Y50/W250/S111;1;X0Y50/A0;X0Y50/A0/W251;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:12.22-12.25",
            "hdlname": "u led"
          }
        },
        "led[2]": {
          "hide_name": 0,
          "bits": [ 9347 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26"
          }
        },
        "u.led[2]": {
          "hide_name": 0,
          "bits": [ 9346 ] ,
          "attributes": {
            "ROUTING": "X1Y48/Q3;;1;X1Y48/EW20;X1Y48/EW20/Q3;1;X0Y48/D1;X0Y48/D1/W121;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:12.22-12.25",
            "hdlname": "u led"
          }
        },
        "led[3]": {
          "hide_name": 0,
          "bits": [ 9344 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26"
          }
        },
        "u.led[3]": {
          "hide_name": 0,
          "bits": [ 9343 ] ,
          "attributes": {
            "ROUTING": "X1Y48/Q2;;1;X1Y48/W130;X1Y48/W130/Q2;1;X0Y48/A0;X0Y48/A0/W131;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:12.22-12.25",
            "hdlname": "u led"
          }
        },
        "led[4]": {
          "hide_name": 0,
          "bits": [ 9341 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26"
          }
        },
        "u.led[4]": {
          "hide_name": 0,
          "bits": [ 9340 ] ,
          "attributes": {
            "ROUTING": "X1Y44/Q1;;1;X1Y44/W100;X1Y44/W100/Q1;1;X0Y44/S200;X0Y44/S200/W101;1;X0Y46/D1;X0Y46/D1/S202;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:12.22-12.25",
            "hdlname": "u led"
          }
        },
        "led[5]": {
          "hide_name": 0,
          "bits": [ 9338 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:14.23-14.26"
          }
        },
        "u.led[5]": {
          "hide_name": 0,
          "bits": [ 9337 ] ,
          "attributes": {
            "ROUTING": "X1Y44/Q4;;1;X1Y44/EW10;X1Y44/EW10/Q4;1;X0Y44/S250;X0Y44/S250/W111;1;X0Y46/A0;X0Y46/A0/S252;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:12.22-12.25",
            "hdlname": "u led"
          }
        },
        "adcIn[4]": {
          "hide_name": 0,
          "bits": [ 9335 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "adcIn[0]": {
          "hide_name": 0,
          "bits": [ 9333 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "dataOut[0]": {
          "hide_name": 0,
          "bits": [ 9331 ] ,
          "attributes": {
            "ROUTING": "X9Y53/Q1;;1;X9Y53/W210;X9Y53/W210/Q1;1;X8Y53/B7;X8Y53/B7/W211;1",
            "hdlname": "u dataOut",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:13.17-13.24"
          }
        },
        "dataOut_DFFSE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9329 ] ,
          "attributes": {
            "ROUTING": "X17Y54/F6;;1;X17Y54/W830;X17Y54/W830/F6;1;X9Y54/N260;X9Y54/N260/W838;1;X9Y53/C1;X9Y53/C1/N261;1;X9Y53/XD1;X9Y53/XD1/C1;1"
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "bits": [ 10258 ] ,
          "attributes": {
            "ROUTING": "X7Y49/C3;X7Y49/C3/X04;1;X6Y49/C0;X6Y49/C0/X04;1;X7Y52/C5;X7Y52/C5/S220;1;X8Y52/D2;X8Y52/D2/S270;1;X8Y51/D2;X8Y51/D2/X03;1;X4Y52/C3;X4Y52/C3/W220;1;X4Y52/C4;X4Y52/C4/S220;1;X8Y52/D1;X8Y52/D1/S260;1;X8Y49/C3;X8Y49/C3/X04;1;X10Y49/C0;X10Y49/C0/N220;1;X2Y46/C5;X2Y46/C5/X08;1;X4Y52/D2;X4Y52/D2/S270;1;X1Y46/C0;X1Y46/C0/N220;1;X6Y52/D4;X6Y52/D4/X04;1;X7Y49/D2;X7Y49/D2/X08;1;X5Y52/D2;X5Y52/D2/E260;1;X7Y49/C1;X7Y49/C1/X04;1;X8Y49/C4;X8Y49/C4/S220;1;X8Y52/C4;X8Y52/C4/S220;1;X6Y49/C4;X6Y49/C4/X08;1;X9Y52/D2;X9Y52/D2/X03;1;X8Y49/C1;X8Y49/C1/X04;1;X9Y49/D1;X9Y49/D1/X03;1;X9Y52/C1;X9Y52/C1/X04;1;X6Y52/C5;X6Y52/C5/X08;1;X2Y46/D5;X2Y46/D5/W270;1;X6Y52/D1;X6Y52/D1/X08;1;X6Y52/D2;X6Y52/D2/X08;1;X8Y52/S270;X8Y52/S270/VCC;1;X8Y52/D3;X8Y52/D3/S270;1;X6Y49/D2;X6Y49/D2/X03;1;X7Y52/C1;X7Y52/C1/X04;1;X7Y49/D3;X7Y49/D3/X08;1;X4Y52/S260;X4Y52/S260/VCC;1;X4Y52/D1;X4Y52/D1/S260;1;X4Y52/N200;X4Y52/N200/VCC;1;X4Y52/A1;X4Y52/A1/N200;1;X8Y52/S220;X8Y52/S220/VCC;1;X8Y52/C5;X8Y52/C5/S220;1;X8Y52/D5;X8Y52/D5/X07;1;X4Y52/S270;X4Y52/S270/VCC;1;X4Y52/D3;X4Y52/D3/S270;1;X6Y49/D4;X6Y49/D4/X04;1;X5Y52/C4;X5Y52/C4/S220;1;X5Y52/C2;X5Y52/C2/X04;1;X6Y49/D3;X6Y49/D3/X08;1;X1Y46/C2;X1Y46/C2/W220;1;X8Y49/D4;X8Y49/D4/X04;1;X10Y49/D1;X10Y49/D1/X03;1;X6Y52/C2;X6Y52/C2/X04;1;X8Y51/C2;X8Y51/C2/W220;1;X7Y52/D1;X7Y52/D1/E270;1;X1Y46/W220;X1Y46/W220/VCC;1;X1Y46/C3;X1Y46/C3/W220;1;X2Y46/C1;X2Y46/C1/N220;1;X1Y46/X03;X1Y46/X03/VCC;1;X1Y46/A1;X1Y46/A1/X03;1;X2Y50/C0;X2Y50/C0/X04;1;X7Y52/D2;X7Y52/D2/S270;1;X10Y49/N220;X10Y49/N220/VCC;1;X10Y49/C1;X10Y49/C1/N220;1;X7Y49/D5;X7Y49/D5/X04;1;X8Y51/W220;X8Y51/W220/VCC;1;X8Y51/C3;X8Y51/C3/W220;1;X2Y46/C2;X2Y46/C2/W220;1;X2Y46/D3;X2Y46/D3/X08;1;X8Y51/C1;X8Y51/C1/N220;1;X5Y52/C1;X5Y52/C1/X04;1;X9Y49/C4;X9Y49/C4/S220;1;X3Y46/C1;X3Y46/C1/N220;1;X2Y50/C2;X2Y50/C2/X04;1;X8Y52/C0;X8Y52/C0/X04;1;X6Y52/C4;X6Y52/C4/X08;1;X2Y46/W220;X2Y46/W220/VCC;1;X2Y46/C3;X2Y46/C3/W220;1;X9Y49/D4;X9Y49/D4/X04;1;X9Y49/C1;X9Y49/C1/X04;1;X8Y49/D5;X8Y49/D5/X04;1;X9Y49/D3;X9Y49/D3/X03;1;X2Y50/X04;X2Y50/X04/VCC;1;X2Y50/C3;X2Y50/C3/X04;1;X8Y51/D3;X8Y51/D3/X03;1;X7Y52/C3;X7Y52/C3/X04;1;X7Y52/C0;X7Y52/C0/X04;1;X6Y49/D1;X6Y49/D1/X08;1;X8Y49/C2;X8Y49/C2/X04;1;X7Y49/D1;X7Y49/D1/X08;1;X1Y46/D2;X1Y46/D2/X08;1;X7Y52/D5;X7Y52/D5/X04;1;X4Y52/C0;X4Y52/C0/N220;1;X6Y52/C3;X6Y52/C3/X04;1;X7Y52/C2;X7Y52/C2/X04;1;X8Y49/S220;X8Y49/S220/VCC;1;X8Y49/C5;X8Y49/C5/S220;1;X5Y52/C3;X5Y52/C3/X04;1;X8Y52/C2;X8Y52/C2/X04;1;X2Y50/D1;X2Y50/D1/X03;1;X7Y52/X04;X7Y52/X04/VCC;1;X7Y52/D4;X7Y52/D4/X04;1;X7Y49/D0;X7Y49/D0/X08;1;X2Y46/D1;X2Y46/D1/X08;1;X8Y51/D1;X8Y51/D1/X03;1;X9Y49/D5;X9Y49/D5/X04;1;X6Y49/C2;X6Y49/C2/X04;1;X7Y49/D4;X7Y49/D4/X04;1;X9Y49/C0;X9Y49/C0/X04;1;X5Y52/D1;X5Y52/D1/S260;1;X8Y51/N220;X8Y51/N220/VCC;1;X8Y51/C0;X8Y51/C0/N220;1;X50Y27/S220;X50Y27/S220/VCC;1;X50Y27/C4;X50Y27/C4/S220;1;X2Y50/A1;X2Y50/A1/X03;1;X1Y46/D5;X1Y46/D5/N260;1;X8Y49/X04;X8Y49/X04/VCC;1;X8Y49/C0;X8Y49/C0/X04;1;X2Y46/C4;X2Y46/C4/X08;1;X4Y52/D4;X4Y52/D4/N260;1;X5Y52/S260;X5Y52/S260/VCC;1;X5Y52/D0;X5Y52/D0/S260;1;X2Y46/N220;X2Y46/N220/VCC;1;X2Y46/C0;X2Y46/C0/N220;1;X8Y52/X04;X8Y52/X04/VCC;1;X8Y52/C1;X8Y52/C1/X04;1;X1Y46/N260;X1Y46/N260/VCC;1;X1Y46/D4;X1Y46/D4/N260;1;X5Y52/C0;X5Y52/C0/X04;1;X6Y49/C1;X6Y49/C1/X04;1;X6Y49/D5;X6Y49/D5/X04;1;X8Y51/X03;X8Y51/X03/VCC;1;X8Y51/A1;X8Y51/A1/X03;1;X1Y46/D1;X1Y46/D1/X08;1;X3Y46/D0;X3Y46/D0/X03;1;X6Y49/X03;X6Y49/X03/VCC;1;X6Y49/A1;X6Y49/A1/X03;1;X8Y49/D0;X8Y49/D0/E270;1;X4Y52/N220;X4Y52/N220/VCC;1;X4Y52/C1;X4Y52/C1/N220;1;X8Y49/D2;X8Y49/D2/E260;1;X6Y52/D0;X6Y52/D0/X08;1;X2Y50/D3;X2Y50/D3/X03;1;X1Y46/C5;X1Y46/C5/X08;1;X2Y46/D0;X2Y46/D0/X08;1;X7Y49/C4;X7Y49/C4/X08;1;X10Y49/X03;X10Y49/X03/VCC;1;X10Y49/D0;X10Y49/D0/X03;1;X9Y49/X03;X9Y49/X03/VCC;1;X9Y49/D0;X9Y49/D0/X03;1;X5Y52/D5;X5Y52/D5/X04;1;X7Y49/C0;X7Y49/C0/X04;1;X9Y49/C2;X9Y49/C2/X04;1;X3Y46/X03;X3Y46/X03/VCC;1;X3Y46/D1;X3Y46/D1/X03;1;X4Y52/S220;X4Y52/S220/VCC;1;X4Y52/C5;X4Y52/C5/S220;1;X6Y52/X08;X6Y52/X08/VCC;1;X6Y52/D3;X6Y52/D3/X08;1;X8Y49/E270;X8Y49/E270/VCC;1;X8Y49/D1;X8Y49/D1/E270;1;X1Y46/D3;X1Y46/D3/X08;1;X1Y46/X08;X1Y46/X08/VCC;1;X1Y46/C4;X1Y46/C4/X08;1;X6Y49/X04;X6Y49/X04/VCC;1;X6Y49/C3;X6Y49/C3/X04;1;X6Y49/X08;X6Y49/X08/VCC;1;X6Y49/C5;X6Y49/C5/X08;1;X2Y50/X03;X2Y50/X03/VCC;1;X2Y50/D2;X2Y50/D2/X03;1;X6Y52/D5;X6Y52/D5/X04;1;X8Y52/X07;X8Y52/X07/VCC;1;X8Y52/D4;X8Y52/D4/X07;1;X7Y49/X08;X7Y49/X08/VCC;1;X7Y49/C5;X7Y49/C5/X08;1;X9Y49/S270;X9Y49/S270/VCC;1;X9Y49/D2;X9Y49/D2/S270;1;X7Y52/S220;X7Y52/S220/VCC;1;X7Y52/C4;X7Y52/C4/S220;1;X6Y52/C1;X6Y52/C1/X04;1;X7Y52/S270;X7Y52/S270/VCC;1;X7Y52/D3;X7Y52/D3/S270;1;X8Y52/S260;X8Y52/S260/VCC;1;X8Y52/D0;X8Y52/D0/S260;1;X3Y46/N220;X3Y46/N220/VCC;1;X3Y46/C0;X3Y46/C0/N220;1;X4Y52/W220;X4Y52/W220/VCC;1;X4Y52/C2;X4Y52/C2/W220;1;X9Y49/X04;X9Y49/X04/VCC;1;X9Y49/C3;X9Y49/C3/X04;1;X5Y52/S220;X5Y52/S220/VCC;1;X5Y52/C5;X5Y52/C5/S220;1;X1Y46/N220;X1Y46/N220/VCC;1;X1Y46/C1;X1Y46/C1/N220;1;X5Y52/E260;X5Y52/E260/VCC;1;X5Y52/D3;X5Y52/D3/E260;1;X4Y52/N260;X4Y52/N260/VCC;1;X4Y52/D5;X4Y52/D5/N260;1;X8Y52/W220;X8Y52/W220/VCC;1;X8Y52/C3;X8Y52/C3/W220;1;X2Y46/W270;X2Y46/W270/VCC;1;X2Y46/D4;X2Y46/D4/W270;1;X2Y50/N220;X2Y50/N220/VCC;1;X2Y50/C1;X2Y50/C1/N220;1;X9Y52/D0;X9Y52/D0/X03;1;X7Y52/E270;X7Y52/E270/VCC;1;X7Y52/D0;X7Y52/D0/E270;1;X2Y46/X08;X2Y46/X08/VCC;1;X2Y46/D2;X2Y46/D2/X08;1;X9Y52/X03;X9Y52/X03/VCC;1;X9Y52/D1;X9Y52/D1/X03;1;X7Y49/X04;X7Y49/X04/VCC;1;X7Y49/C2;X7Y49/C2/X04;1;X6Y52/X04;X6Y52/X04/VCC;1;X6Y52/C0;X6Y52/C0/X04;1;X5Y52/X04;X5Y52/X04/VCC;1;X5Y52/D4;X5Y52/D4/X04;1;X9Y49/S220;X9Y49/S220/VCC;1;X9Y49/C5;X9Y49/C5/S220;1;X9Y52/C0;X9Y52/C0/X04;1;X8Y49/E260;X8Y49/E260/VCC;1;X8Y49/D3;X8Y49/D3/E260;1;X0Y0/VCC;;1;X9Y52/X04;X9Y52/X04/VCC;1;X9Y52/C2;X9Y52/C2/X04;1"
          }
        },
        "dataOut[4]": {
          "hide_name": 0,
          "bits": [ 9321 ] ,
          "attributes": {
            "ROUTING": "X6Y53/Q5;;1;X6Y53/E130;X6Y53/E130/Q5;1;X7Y53/B7;X7Y53/B7/E131;1",
            "hdlname": "u dataOut",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:13.17-13.24"
          }
        },
        "dataOut_DFFSE_Q_D": {
          "hide_name": 0,
          "bits": [ 9319 ] ,
          "attributes": {
            "ROUTING": "X5Y54/F6;;1;X5Y54/E130;X5Y54/E130/F6;1;X6Y54/S270;X6Y54/S270/E131;1;X6Y53/B5;X6Y53/B5/N272;1;X6Y53/XD5;X6Y53/XD5/B5;1"
          }
        },
        "adcIn[7]": {
          "hide_name": 0,
          "bits": [ 9317 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "adcIn[1]": {
          "hide_name": 0,
          "bits": [ 9315 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "dataOut[1]": {
          "hide_name": 0,
          "bits": [ 9313 ] ,
          "attributes": {
            "ROUTING": "X8Y53/Q1;;1;X8Y53/X06;X8Y53/X06/Q1;1;X8Y53/A7;X8Y53/A7/X06;1",
            "hdlname": "u dataOut",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:13.17-13.24"
          }
        },
        "dataOut_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9311 ] ,
          "attributes": {
            "ROUTING": "X13Y54/Q6;;1;X13Y54/EW10;X13Y54/EW10/Q6;1;X12Y54/W810;X12Y54/W810/W111;1;X8Y54/N220;X8Y54/N220/W814;1;X8Y53/D1;X8Y53/D1/N221;1;X8Y53/XD1;X8Y53/XD1/D1;1"
          }
        },
        "adcIn[2]": {
          "hide_name": 0,
          "bits": [ 9309 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "dataOut[2]": {
          "hide_name": 0,
          "bits": [ 9307 ] ,
          "attributes": {
            "ROUTING": "X9Y53/Q4;;1;X9Y53/EW10;X9Y53/EW10/Q4;1;X8Y53/B6;X8Y53/B6/W111;1",
            "hdlname": "u dataOut",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:13.17-13.24"
          }
        },
        "dataOut_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9305 ] ,
          "attributes": {
            "ROUTING": "X13Y54/F6;;1;X13Y54/W830;X13Y54/W830/F6;1;X9Y54/N250;X9Y54/N250/W834;1;X9Y53/B4;X9Y53/B4/N251;1;X9Y53/XD4;X9Y53/XD4/B4;1"
          }
        },
        "adcIn[3]": {
          "hide_name": 0,
          "bits": [ 9303 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "dataOut[3]": {
          "hide_name": 0,
          "bits": [ 9301 ] ,
          "attributes": {
            "ROUTING": "X7Y53/Q4;;1;X7Y53/EW10;X7Y53/EW10/Q4;1;X8Y53/A6;X8Y53/A6/E111;1",
            "hdlname": "u dataOut",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:13.17-13.24"
          }
        },
        "dataOut_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9299 ] ,
          "attributes": {
            "ROUTING": "X5Y54/Q6;;1;X5Y54/SN20;X5Y54/SN20/Q6;1;X5Y53/E220;X5Y53/E220/N121;1;X7Y53/D4;X7Y53/D4/E222;1;X7Y53/XD4;X7Y53/XD4/D4;1"
          }
        },
        "adcIn[5]": {
          "hide_name": 0,
          "bits": [ 9297 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "dataOut[5]": {
          "hide_name": 0,
          "bits": [ 9295 ] ,
          "attributes": {
            "ROUTING": "X7Y53/Q5;;1;X7Y53/E130;X7Y53/E130/Q5;1;X7Y53/A7;X7Y53/A7/E130;1",
            "hdlname": "u dataOut",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:13.17-13.24"
          }
        },
        "dataOut_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9293 ] ,
          "attributes": {
            "ROUTING": "X7Y54/Q6;;1;X7Y54/SN20;X7Y54/SN20/Q6;1;X7Y53/A5;X7Y53/A5/N121;1;X7Y53/XD5;X7Y53/XD5/A5;1"
          }
        },
        "adcIn[6]": {
          "hide_name": 0,
          "bits": [ 9291 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:16.17-16.22"
          }
        },
        "dataOut[6]": {
          "hide_name": 0,
          "bits": [ 9289 ] ,
          "attributes": {
            "ROUTING": "X7Y53/Q3;;1;X7Y53/E230;X7Y53/E230/Q3;1;X8Y53/B4;X8Y53/B4/E231;1",
            "hdlname": "u dataOut",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:13.17-13.24"
          }
        },
        "dataOut_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9287 ] ,
          "attributes": {
            "ROUTING": "X7Y54/F6;;1;X7Y54/N130;X7Y54/N130/F6;1;X7Y53/B3;X7Y53/B3/N131;1;X7Y53/XD3;X7Y53/XD3/B3;1"
          }
        },
        "dataOut[7]": {
          "hide_name": 0,
          "bits": [ 9284 ] ,
          "attributes": {
            "ROUTING": "X8Y53/Q0;;1;X8Y53/E100;X8Y53/E100/Q0;1;X8Y53/A4;X8Y53/A4/E100;1",
            "hdlname": "u dataOut",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:13.17-13.24"
          }
        },
        "dataOut_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9282 ] ,
          "attributes": {
            "ROUTING": "X41Y54/Q6;;1;X41Y54/W830;X41Y54/W830/Q6;1;X33Y54/W830;X33Y54/W830/W838;1;X25Y54/W830;X25Y54/W830/W838;1;X17Y54/W800;X17Y54/W800/W838;1;X9Y54/W130;X9Y54/W130/W808;1;X8Y54/N230;X8Y54/N230/W131;1;X8Y53/B0;X8Y53/B0/N231;1;X8Y53/XD0;X8Y53/XD0/B0;1"
          }
        },
        "sendOnLow_DFFS_Q_D_LUT4_F_I0_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 9281 ] ,
          "attributes": {
            "ROUTING": "X7Y53/CE1;X7Y53/CE1/X05;1;X7Y53/X05;X7Y53/X05/F0;1;X7Y53/CE2;X7Y53/CE2/X05;1;X7Y52/LSR0;X7Y52/LSR0/X07;1;X7Y52/LSR1;X7Y52/LSR1/X07;1;X6Y53/X05;X6Y53/X05/W201;1;X6Y53/CE2;X6Y53/CE2/X05;1;X7Y53/N200;X7Y53/N200/F0;1;X7Y52/X07;X7Y52/X07/N201;1;X7Y52/LSR2;X7Y52/LSR2/X07;1;X8Y53/X05;X8Y53/X05/E201;1;X8Y53/CE0;X8Y53/CE0/X05;1;X9Y53/CE0;X9Y53/CE0/X05;1;X8Y52/LSR2;X8Y52/LSR2/E211;1;X6Y52/LSR1;X6Y52/LSR1/W211;1;X6Y52/LSR2;X6Y52/LSR2/W211;1;X6Y52/LSR0;X6Y52/LSR0/W211;1;X8Y52/LSR1;X8Y52/LSR1/E211;1;X7Y53/E200;X7Y53/E200/F0;1;X9Y53/X05;X9Y53/X05/E202;1;X9Y53/CE2;X9Y53/CE2/X05;1;X8Y52/LSR0;X8Y52/LSR0/E211;1;X7Y53/W200;X7Y53/W200/F0;1;X5Y53/X05;X5Y53/X05/W202;1;X5Y53/LSR0;X5Y53/LSR0/X05;1;X9Y52/LSR1;X9Y52/LSR1/E212;1;X9Y52/LSR2;X9Y52/LSR2/E212;1;X5Y52/LSR0;X5Y52/LSR0/W212;1;X5Y52/LSR1;X5Y52/LSR1/W212;1;X7Y52/W210;X7Y52/W210/N111;1;X5Y52/LSR2;X5Y52/LSR2/W212;1;X7Y53/SN10;X7Y53/SN10/F0;1;X7Y52/E210;X7Y52/E210/N111;1;X9Y52/LSR0;X9Y52/LSR0/E212;1;X4Y52/LSR2;X4Y52/LSR2/N271;1;X7Y53/F0;;1;X7Y53/W130;X7Y53/W130/F0;1;X6Y53/W270;X6Y53/W270/W131;1;X4Y53/N270;X4Y53/N270/W272;1;X4Y52/LSR1;X4Y52/LSR1/N271;1"
          }
        },
        "btn1_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 9279 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "btn1": {
          "hide_name": 0,
          "bits": [ 9269 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:15.11-15.15"
          }
        },
        "adcClk": {
          "hide_name": 0,
          "bits": [ 9267 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\top.v:17.17-17.23"
          }
        },
        "u.clk": {
          "hide_name": 0,
          "bits": [ 9276 ] ,
          "attributes": {
            "ROUTING": "X3Y46/S820;X3Y46/S820/S828;1;X3Y54/S820;X3Y54/S820/S828;1;X3Y51/E240;X3Y51/E240/N824;1;X5Y51/CLK0;X5Y51/CLK0/E242;1;X9Y53/CLK2;X9Y53/CLK2/E242;1;X2Y44/CLK2;X2Y44/CLK2/X02;1;X9Y52/CLK1;X9Y52/CLK1/N241;1;X2Y48/CLK2;X2Y48/CLK2/X02;1;X7Y46/W130;X7Y46/W130/E818;1;X6Y46/S270;X6Y46/S270/W131;1;X6Y48/X04;X6Y48/X04/S272;1;X6Y48/CLK0;X6Y48/CLK0/X04;1;X5Y51/CLK2;X5Y51/CLK2/S241;1;X1Y47/CLK2;X1Y47/CLK2/X04;1;X1Y49/CLK1;X1Y49/CLK1/E241;1;X1Y49/CLK2;X1Y49/CLK2/E241;1;X9Y53/CLK0;X9Y53/CLK0/N241;1;X2Y47/E220;X2Y47/E220/E272;1;X3Y47/X01;X3Y47/X01/E221;1;X3Y47/CLK0;X3Y47/CLK0/X01;1;X2Y47/CLK0;X2Y47/CLK0/X04;1;X7Y54/W210;X7Y54/W210/S818;1;X6Y54/S210;X6Y54/S210/W211;1;X6Y53/X02;X6Y53/X02/N212;1;X6Y53/CLK2;X6Y53/CLK2/X02;1;X7Y53/W240;X7Y53/W240/N101;1;X5Y53/CLK0;X5Y53/CLK0/W242;1;X3Y38/S820;X3Y38/S820/S818;1;X3Y46/N240;X3Y46/N240/S828;1;X3Y44/CLK2;X3Y44/CLK2/N242;1;X3Y53/N100;X3Y53/N100/N818;1;X3Y52/E240;X3Y52/E240/N101;1;X5Y52/CLK0;X5Y52/CLK0/E242;1;X4Y52/CLK2;X4Y52/CLK2/X02;1;X9Y50/X02;X9Y50/X02/E212;1;X9Y50/CLK1;X9Y50/CLK1/X02;1;X2Y43/CLK0;X2Y43/CLK0/X02;1;X7Y46/E100;X7Y46/E100/E818;1;X8Y46/S240;X8Y46/S240/E101;1;X8Y48/CLK2;X8Y48/CLK2/S242;1;X7Y46/S810;X7Y46/S810/E818;1;X7Y50/E210;X7Y50/E210/S814;1;X9Y50/S210;X9Y50/S210/E212;1;X9Y52/X02;X9Y52/X02/S212;1;X9Y52/CLK0;X9Y52/CLK0/X02;1;X5Y47/S270;X5Y47/S270/W272;1;X5Y49/X02;X5Y49/X02/S272;1;X5Y49/CLK1;X5Y49/CLK1/X02;1;X7Y53/CLK0;X7Y53/CLK0/X03;1;X7Y53/N240;X7Y53/N240/N101;1;X7Y52/CLK2;X7Y52/CLK2/N241;1;X8Y50/X01;X8Y50/X01/E201;1;X8Y50/CLK2;X8Y50/CLK2/X01;1;X8Y52/CLK0;X8Y52/CLK0/X02;1;X1Y48/CLK0;X1Y48/CLK0/X03;1;X1Y44/CLK2;X1Y44/CLK2/X02;1;X7Y50/E200;X7Y50/E200/S804;1;X9Y50/X01;X9Y50/X01/E202;1;X9Y50/CLK2;X9Y50/CLK2/X01;1;X9Y53/N240;X9Y53/N240/E242;1;X9Y52/CLK2;X9Y52/CLK2/N241;1;X10Y50/W100;X10Y50/W100/E828;1;X9Y50/S240;X9Y50/S240/W101;1;X2Y47/X04;X2Y47/X04/E272;1;X2Y47/CLK1;X2Y47/CLK1/X04;1;X2Y43/CLK2;X2Y43/CLK2/X02;1;X3Y48/S810;X3Y48/S810/S222;1;X3Y52/E210;X3Y52/E210/S814;1;X4Y52/X02;X4Y52/X02/E211;1;X4Y52/CLK1;X4Y52/CLK1/X02;1;X7Y54/N100;X7Y54/N100/S808;1;X7Y53/E240;X7Y53/E240/N101;1;X8Y53/CLK0;X8Y53/CLK0/E241;1;X7Y52/E230;X7Y52/E230/S804;1;X8Y52/X02;X8Y52/X02/E231;1;X8Y52/CLK1;X8Y52/CLK1/X02;1;X0Y46/W810;X0Y46/W810/S818;1;X8Y48/E240;X8Y48/E240/S242;1;X7Y52/CLK1;X7Y52/CLK1/N241;1;X9Y48/CLK2;X9Y48/CLK2/E241;1;X3Y6/S830;X3Y6/S830/E834;1;X3Y14/S800;X3Y14/S800/S838;1;X3Y22/S810;X3Y22/S810/S808;1;X3Y30/S810;X3Y30/S810/S818;1;X3Y38/S810;X3Y38/S810/S818;1;X3Y46/S220;X3Y46/S220/S818;1;X3Y48/X03;X3Y48/X03/S222;1;X3Y48/CLK2;X3Y48/CLK2/X03;1;X9Y54/N240;X9Y54/N240/E242;1;X1Y48/CLK1;X1Y48/CLK1/X03;1;X7Y53/CLK2;X7Y53/CLK2/X03;1;X7Y52/E240;X7Y52/E240/E242;1;X8Y52/CLK2;X8Y52/CLK2/E241;1;X6Y52/CLK1;X6Y52/CLK1/W241;1;X8Y48/CLK0;X8Y48/CLK0/X02;1;X7Y46/S800;X7Y46/S800/S808;1;X7Y54/S200;X7Y54/S200/S808;1;X7Y53/X03;X7Y53/X03/N202;1;X7Y53/CLK1;X7Y53/CLK1/X03;1;X5Y52/E240;X5Y52/E240/S242;1;X7Y52/CLK0;X7Y52/CLK0/E242;1;X10Y47/W240;X10Y47/W240/E828;1;X8Y47/CLK1;X8Y47/CLK1/W242;1;X0Y46/S210;X0Y46/S210/S818;1;X0Y48/E210;X0Y48/E210/S212;1;X2Y48/X02;X2Y48/X02/E212;1;X2Y48/CLK0;X2Y48/CLK0/X02;1;X0Y54/W820;X0Y54/W820/S828;1;X7Y54/E820;X7Y54/E820/E828;1;X15Y54/E820;X15Y54/E820/E828;1;X23Y54/E820;X23Y54/E820/E828;1;X31Y54/E820;X31Y54/E820/E828;1;X39Y54/E130;X39Y54/E130/E828;1;X40Y54/E270;X40Y54/E270/E131;1;X42Y54/A0;X42Y54/A0/E272;1;X7Y53/N100;X7Y53/N100/N808;1;X7Y52/W240;X7Y52/W240/N101;1;X5Y52/CLK1;X5Y52/CLK1/W242;1;X7Y46/S130;X7Y46/S130/S808;1;X9Y51/CLK1;X9Y51/CLK1/S241;1;X7Y47/W270;X7Y47/W270/S131;1;X0Y42/E210;X0Y42/E210/S814;1;X2Y42/S210;X2Y42/S210/E212;1;X2Y43/X02;X2Y43/X02/S211;1;X2Y43/CLK1;X2Y43/CLK1/X02;1;X10Y49/CLK1;X10Y49/CLK1/N241;1;X10Y50/W240;X10Y50/W240/E828;1;X8Y50/S240;X8Y50/S240/W242;1;X8Y51/CLK2;X8Y51/CLK2/S241;1;X1Y47/CLK0;X1Y47/CLK0/X04;1;X5Y52/CLK2;X5Y52/CLK2/S242;1;X7Y54/E240;X7Y54/E240/E828;1;X0Y48/S240;X0Y48/S240/S212;1;X0Y49/E240;X0Y49/E240/S241;1;X5Y50/N240;X5Y50/N240/E828;1;X5Y49/CLK2;X5Y49/CLK2/N241;1;X1Y44/CLK0;X1Y44/CLK0/X02;1;X0Y46/E210;X0Y46/E210/S818;1;X2Y46/E240;X2Y46/E240/E212;1;X3Y46/CLK2;X3Y46/CLK2/E241;1;X2Y44/X02;X2Y44/X02/E212;1;X2Y44/CLK0;X2Y44/CLK0/X02;1;X2Y50/W820;X2Y50/W820/E242;1;X5Y50/S240;X5Y50/S240/E828;1;X5Y51/CLK1;X5Y51/CLK1/S241;1;X2Y50/N240;X2Y50/N240/E242;1;X2Y49/CLK1;X2Y49/CLK1/N241;1;X10Y50/N240;X10Y50/N240/E828;1;X10Y49/CLK2;X10Y49/CLK2/N241;1;X2Y50/CLK2;X2Y50/CLK2/E242;1;X7Y48/X04;X7Y48/X04/S232;1;X7Y48/CLK2;X7Y48/CLK2/X04;1;X2Y44/E240;X2Y44/E240/E212;1;X3Y44/CLK0;X3Y44/CLK0/E241;1;X6Y48/CLK1;X6Y48/CLK1/X02;1;X9Y48/X02;X9Y48/X02/E232;1;X9Y48/CLK0;X9Y48/CLK0/X02;1;X0Y46/W220;X0Y46/W220/S818;1;X1Y46/S220;X1Y46/S220/E222;1;X1Y48/X03;X1Y48/X03/S222;1;X1Y48/CLK2;X1Y48/CLK2/X03;1;X7Y48/E230;X7Y48/E230/S232;1;X8Y48/X02;X8Y48/X02/E231;1;X8Y48/CLK1;X8Y48/CLK1/X02;1;X2Y50/E820;X2Y50/E820/E242;1;X6Y50/S240;X6Y50/S240/E824;1;X6Y52/CLK2;X6Y52/CLK2/S242;1;X0Y46/S820;X0Y46/S820/S818;1;X0Y50/E240;X0Y50/E240/S824;1;X2Y50/CLK1;X2Y50/CLK1/E242;1;X2Y47/E820;X2Y47/E820/E272;1;X10Y47/S820;X10Y47/S820/E828;1;X10Y51/W240;X10Y51/W240/S824;1;X8Y51/CLK1;X8Y51/CLK1/W242;1;X0Y46/N210;X0Y46/N210/S818;1;X0Y44/E210;X0Y44/E210/N212;1;X1Y44/X02;X1Y44/X02/E211;1;X1Y44/CLK1;X1Y44/CLK1/X02;1;X7Y48/S800;X7Y48/S800/S232;1;X7Y54/W100;X7Y54/W100/E828;1;X6Y54/N240;X6Y54/N240/W101;1;X6Y52/CLK0;X6Y52/CLK0/N242;1;X0Y6/S830;X0Y6/S830/F6;1;X0Y14/S800;X0Y14/S800/S838;1;X0Y22/S800;X0Y22/S800/S808;1;X0Y30/S800;X0Y30/S800/S808;1;X0Y38/S810;X0Y38/S810/S808;1;X0Y46/S130;X0Y46/S130/S818;1;X0Y47/E270;X0Y47/E270/S131;1;X1Y47/X04;X1Y47/X04/E271;1;X1Y47/CLK1;X1Y47/CLK1/X04;1;X0Y6/F6;;1;X0Y6/W830;X0Y6/W830/F6;1;X7Y6/S830;X7Y6/S830/E838;1;X7Y14/S830;X7Y14/S830/S838;1;X7Y22/S800;X7Y22/S800/S838;1;X7Y30/S800;X7Y30/S800/S808;1;X7Y38/S800;X7Y38/S800/S808;1;X7Y46/S230;X7Y46/S230/S808;1;X7Y48/W230;X7Y48/W230/S232;1;X6Y48/X02;X6Y48/X02/W231;1;X6Y48/CLK2;X6Y48/CLK2/X02;1",
            "src": "c:\\Users\\patog\\OneDrive\\Documents\\fpga\\vscode\\diy-oscilloscope\\uart.v:9.11-9.14",
            "hdlname": "u clk"
          }
        }
      }
    }
  }
}
