
---------- Begin Simulation Statistics ----------
final_tick                                13562811500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 177557                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706016                       # Number of bytes of host memory used
host_op_rate                                   178059                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    56.32                       # Real time elapsed on the host
host_tick_rate                              240815567                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10028308                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013563                       # Number of seconds simulated
sim_ticks                                 13562811500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.731302                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  300311                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               304170                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7165                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            603926                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                128                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             424                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              296                       # Number of indirect misses.
system.cpu.branchPred.lookups                  716911                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6961                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      10028308                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.712562                       # CPI: cycles per instruction
system.cpu.discardedOps                         15396                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2169663                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           5801259                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1454485                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12625269                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.368655                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         27125623                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2830128     28.22%     28.22% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20549      0.20%     28.43% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::MemRead                5721911     57.06%     85.48% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1455702     14.52%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10028308                       # Class of committed instruction
system.cpu.tickCycles                        14500354                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        45378                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        123693                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          490                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        87037                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          228                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       174563                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            228                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  13562811500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              27831                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        36459                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8912                       # Transaction distribution
system.membus.trans_dist::ReadExReq             50491                       # Transaction distribution
system.membus.trans_dist::ReadExResp            50491                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         27831                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       202015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 202015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     14691968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14691968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             78322                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   78322    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               78322                       # Request fanout histogram
system.membus.respLayer1.occupancy          727239500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           435140500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  13562811500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             33146                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        92558                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           39956                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            54386                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           54386                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           361                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32785                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          838                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       261257                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                262095                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        61056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     18338560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               18399616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           45599                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4666752                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           133131                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005438                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.073544                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 132407     99.46%     99.46% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    724      0.54%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             133131                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          199711500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         217929995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            902500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  13562811500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   26                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 9179                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9205                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  26                       # number of overall hits
system.l2.overall_hits::.cpu.data                9179                       # number of overall hits
system.l2.overall_hits::total                    9205                       # number of overall hits
system.l2.demand_misses::.cpu.inst                335                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              77992                       # number of demand (read+write) misses
system.l2.demand_misses::total                  78327                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               335                       # number of overall misses
system.l2.overall_misses::.cpu.data             77992                       # number of overall misses
system.l2.overall_misses::total                 78327                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     28258500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6918434000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6946692500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     28258500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6918434000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6946692500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              361                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            87171                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                87532                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             361                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           87171                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               87532                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.927978                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.894701                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.894838                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.927978                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.894701                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.894838                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 84353.731343                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88706.969946                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88688.351399                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 84353.731343                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88706.969946                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88688.351399                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               36459                       # number of writebacks
system.l2.writebacks::total                     36459                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         77987                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             78322                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        77987                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            78322                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     24908500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   6138201000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6163109500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     24908500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   6138201000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6163109500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.927978                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.894644                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.894781                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.927978                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.894644                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.894781                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 74353.731343                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78708.002616                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78689.378463                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 74353.731343                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78708.002616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78689.378463                       # average overall mshr miss latency
system.l2.replacements                          45599                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        56099                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            56099                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        56099                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        56099                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          106                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              106                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          106                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          106                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              3895                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3895                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           50491                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               50491                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4617069500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4617069500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         54386                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             54386                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.928382                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.928382                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91443.415658                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91443.415658                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        50491                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          50491                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4112159500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4112159500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.928382                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.928382                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81443.415658                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81443.415658                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             26                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 26                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     28258500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     28258500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          361                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            361                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.927978                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.927978                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 84353.731343                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84353.731343                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     24908500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24908500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.927978                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.927978                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 74353.731343                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74353.731343                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          5284                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5284                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        27501                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           27501                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2301364500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2301364500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        32785                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32785                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.838829                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.838829                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83682.938802                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83682.938802                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        27496                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        27496                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2026041500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2026041500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.838676                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.838676                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73684.954175                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73684.954175                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  13562811500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25689.940991                       # Cycle average of tags in use
system.l2.tags.total_refs                      174068                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     78367                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.221190                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.190173                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       111.113740                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25556.637077                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000677                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003391                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.779927                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.783995                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        22896                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9700                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    774659                       # Number of tag accesses
system.l2.tags.data_accesses                   774659                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13562811500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        9982336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10025216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4666752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4666752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           77987                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               78322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        36459                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              36459                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           3161586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         736007870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             739169456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      3161586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3161586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      344084411                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            344084411                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      344084411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          3161586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        736007870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1083253867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     72918.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    155949.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000776746250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4552                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4552                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              264282                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              68378                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       78322                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      36459                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156644                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    72918                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     25                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4508                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2542526000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  783095000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5479132250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16233.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34983.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   144679                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   67153                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156644                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                72918                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   62721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   62785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   15584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   15520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        17689                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    830.418904                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   702.259878                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   326.532403                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          136      0.77%      0.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1986     11.23%     12.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          707      4.00%     15.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          547      3.09%     19.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          570      3.22%     22.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          330      1.87%     24.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          741      4.19%     28.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          583      3.30%     31.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12089     68.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        17689                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4552                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.392135                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.381521                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    137.868819                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          4550     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4552                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4552                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.015598                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.014232                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.223775                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4527     99.45%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               14      0.31%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.07%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.13%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4552                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10023616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4665792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10025216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4666752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       739.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       344.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    739.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    344.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13558740000                       # Total gap between requests
system.mem_ctrls.avgGap                     118127.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      9980736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4665792                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 3161586.371675223578                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 735889900.113999128342                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 344013628.737669885159                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          670                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       155974                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        72918                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     20654000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5458478250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 308056370750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30826.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34996.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4224695.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             61139820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             32496585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           554956500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          188870040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1070088240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2946840150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2726570400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7580961735                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        558.952083                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7036662250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    452660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6073489250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             65166780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             34633170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           563303160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          191683620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1070088240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3474407640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2282303040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7681585650                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        566.371187                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5875634250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    452660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7234517250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     13562811500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13562811500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1038848                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1038848                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1038848                       # number of overall hits
system.cpu.icache.overall_hits::total         1038848                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          361                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            361                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          361                       # number of overall misses
system.cpu.icache.overall_misses::total           361                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     29484500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     29484500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     29484500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     29484500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1039209                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1039209                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1039209                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1039209                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000347                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000347                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000347                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000347                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81674.515235                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81674.515235                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81674.515235                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81674.515235                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          361                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          361                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          361                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          361                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     29123500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29123500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     29123500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29123500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000347                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000347                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000347                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000347                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80674.515235                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80674.515235                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80674.515235                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80674.515235                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1038848                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1038848                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          361                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           361                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     29484500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     29484500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1039209                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1039209                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000347                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000347                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81674.515235                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81674.515235                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          361                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          361                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     29123500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29123500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000347                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000347                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80674.515235                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80674.515235                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13562811500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           231.134131                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1039209                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               361                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2878.695291                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   231.134131                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.902868                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.902868                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          245                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          182                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4157197                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4157197                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13562811500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13562811500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13562811500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      7034264                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7034264                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7034398                       # number of overall hits
system.cpu.dcache.overall_hits::total         7034398                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106980                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106980                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       108459                       # number of overall misses
system.cpu.dcache.overall_misses::total        108459                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8783902000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8783902000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8783902000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8783902000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7141244                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7141244                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7142857                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7142857                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014981                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014981                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015184                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015184                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 82107.889325                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82107.889325                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80988.225966                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80988.225966                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        56099                       # number of writebacks
system.cpu.dcache.writebacks::total             56099                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        20572                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20572                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        20572                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20572                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        86408                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        86408                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        87171                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        87171                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7085153000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7085153000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7161725500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7161725500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012100                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012100                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012204                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012204                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81996.493380                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81996.493380                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82157.202510                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82157.202510                       # average overall mshr miss latency
system.cpu.dcache.replacements                  86915                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5652902                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5652902                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32844                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32844                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2414976500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2414976500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5685746                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5685746                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005777                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005777                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73528.696261                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73528.696261                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          822                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          822                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        32022                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32022                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2338138000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2338138000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005632                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005632                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73016.613578                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73016.613578                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1381362                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1381362                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        74136                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        74136                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6368925500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6368925500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1455498                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1455498                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.050935                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.050935                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85908.674598                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85908.674598                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        19750                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19750                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        54386                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        54386                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4747015000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4747015000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.037366                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037366                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 87283.767881                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87283.767881                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          134                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           134                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1479                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1479                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1613                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1613                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.916925                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.916925                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          763                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          763                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     76572500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     76572500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.473032                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.473032                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 100357.142857                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 100357.142857                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13562811500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           238.229892                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7121645                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             87171                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             81.697411                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   238.229892                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.930586                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.930586                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          176                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           68                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7230104                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7230104                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13562811500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13562811500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
