Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/tino1b2be/Documents/YODA_Image_Masking_Accelerator/muninja/imm_tb_isim_beh.exe -prj /home/tino1b2be/Documents/YODA_Image_Masking_Accelerator/muninja/imm_tb_beh.prj work.imm_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "/home/tino1b2be/Documents/YODA_Image_Masking_Accelerator/muninja/imm.v" into library work
WARNING:HDLCompiler:329 - "/home/tino1b2be/Documents/YODA_Image_Masking_Accelerator/muninja/imm.v" Line 22: Target <vga_buffer> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:255 - "/home/tino1b2be/Documents/YODA_Image_Masking_Accelerator/muninja/imm.v" Line 22: Cannot assign to memory vga_buffer directly
WARNING:HDLCompiler:329 - "/home/tino1b2be/Documents/YODA_Image_Masking_Accelerator/muninja/imm.v" Line 23: Target <mask> of concurrent assignment or output port connection should be a net type.
ERROR:HDLCompiler:255 - "/home/tino1b2be/Documents/YODA_Image_Masking_Accelerator/muninja/imm.v" Line 23: Cannot assign to memory mask directly
ERROR:HDLCompiler:598 - "/home/tino1b2be/Documents/YODA_Image_Masking_Accelerator/muninja/imm.v" Line 7: Module <imm> ignored due to previous errors.
Verilog file /home/tino1b2be/Documents/YODA_Image_Masking_Accelerator/muninja/imm.v ignored due to errors
