`timescale 1ns / 1ps
import Util::*;

/* ConfigManagerTest

    */
module ConfigManagerTest;

    reg CLK = 0;
    always #5 CLK <= !CLK;

    ConfigManagerTest (

    );

endmodule