// Seed: 250568979
module module_0 (
    output wand id_0,
    input supply1 id_1
    , id_18, id_19, id_20,
    output supply1 id_2,
    output supply0 id_3,
    output supply1 id_4,
    input tri id_5,
    output wor id_6,
    input supply0 id_7,
    output wor id_8,
    output wire id_9,
    output wand id_10,
    input tri id_11,
    input uwire id_12,
    input uwire id_13,
    input wor id_14,
    output wor id_15,
    output tri1 id_16
);
  assign id_15 = id_13 && id_11;
  assign id_19[1] = id_7;
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1,
    input tri0 id_2,
    input supply1 id_3,
    output supply0 id_4,
    output tri id_5,
    input tri id_6,
    output tri1 id_7,
    input tri0 id_8,
    input tri0 id_9,
    output uwire id_10
);
  if (1'b0) assign id_5 = 1'b0;
  else assign id_5 = 1;
  module_0(
      id_0,
      id_3,
      id_7,
      id_7,
      id_7,
      id_1,
      id_10,
      id_8,
      id_0,
      id_10,
      id_10,
      id_8,
      id_6,
      id_3,
      id_8,
      id_4,
      id_10
  );
endmodule
