 ```verilog
always @(posedge clk) begin
    assign out = ~(a | b);
end