#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Oct 20 23:45:54 2021
# Process ID: 16112
# Current directory: C:/Users/pskon/Workbench_repo/EE118_MidtermProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25380 C:\Users\pskon\Workbench_repo\EE118_MidtermProject\EE118_MidtermProject.xpr
# Log file: C:/Users/pskon/Workbench_repo/EE118_MidtermProject/vivado.log
# Journal file: C:/Users/pskon/Workbench_repo/EE118_MidtermProject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/comparator_3bit_tb.v]
update_compile_order -fileset sim_1
set_property top mult_3bit [current_fileset]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'array_mult_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj array_mult_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-311] analyzing module comparator_3bit
INFO: [VRFC 10-311] analyzing module adder_1bit
INFO: [VRFC 10-311] analyzing module mult_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/array_mult_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_mult_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot array_mult_tb_behav xil_defaultlib.array_mult_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder_1bit
Compiling module xil_defaultlib.mult_3bit
Compiling module xil_defaultlib.array_mult_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot array_mult_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim/xsim.dir/array_mult_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 20 23:48:16 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "array_mult_tb_behav -key {Behavioral:sim_1:Functional:array_mult_tb} -tclbatch {array_mult_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source array_mult_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'array_mult_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 792.789 ; gain = 0.340
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'array_mult_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj array_mult_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-311] analyzing module comparator_3bit
INFO: [VRFC 10-311] analyzing module mult_adder_1bit
INFO: [VRFC 10-311] analyzing module mult_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/array_mult_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_mult_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot array_mult_tb_behav xil_defaultlib.array_mult_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mult_adder_1bit
Compiling module xil_defaultlib.mult_3bit
Compiling module xil_defaultlib.array_mult_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot array_mult_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "array_mult_tb_behav -key {Behavioral:sim_1:Functional:array_mult_tb} -tclbatch {array_mult_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source array_mult_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'array_mult_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/fulladder_3bit_tb.v w ]
add_files -fileset sim_1 C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/fulladder_3bit_tb.v
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/array_mult_tb.v]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property top adder_3bit [current_fileset]
set_property top fulladder_3bit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fulladder_3bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fulladder_3bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-311] analyzing module comparator_3bit
INFO: [VRFC 10-311] analyzing module adder_1bit
INFO: [VRFC 10-311] analyzing module adder_3bit
INFO: [VRFC 10-311] analyzing module mult_adder_1bit
INFO: [VRFC 10-311] analyzing module mult_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/fulladder_3bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_3bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fulladder_3bit_tb_behav xil_defaultlib.fulladder_3bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder_1bit
Compiling module xil_defaultlib.adder_3bit
Compiling module xil_defaultlib.fulladder_3bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fulladder_3bit_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim/xsim.dir/fulladder_3bit_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 21 01:09:41 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fulladder_3bit_tb_behav -key {Behavioral:sim_1:Functional:fulladder_3bit_tb} -tclbatch {fulladder_3bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fulladder_3bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fulladder_3bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 797.117 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fulladder_3bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fulladder_3bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/fulladder_3bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_3bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fulladder_3bit_tb_behav xil_defaultlib.fulladder_3bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder_1bit
Compiling module xil_defaultlib.adder_3bit
Compiling module xil_defaultlib.fulladder_3bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fulladder_3bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fulladder_3bit_tb_behav -key {Behavioral:sim_1:Functional:fulladder_3bit_tb} -tclbatch {fulladder_3bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fulladder_3bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fulladder_3bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fulladder_3bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fulladder_3bit_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fulladder_3bit_tb_behav xil_defaultlib.fulladder_3bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fulladder_3bit_tb_behav -key {Behavioral:sim_1:Functional:fulladder_3bit_tb} -tclbatch {fulladder_3bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fulladder_3bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fulladder_3bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fulladder_3bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fulladder_3bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-311] analyzing module comparator_3bit
INFO: [VRFC 10-311] analyzing module adder_1bit
INFO: [VRFC 10-311] analyzing module adder_3bit
INFO: [VRFC 10-311] analyzing module mult_adder_1bit
INFO: [VRFC 10-311] analyzing module mult_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/fulladder_3bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_3bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fulladder_3bit_tb_behav xil_defaultlib.fulladder_3bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder_1bit
Compiling module xil_defaultlib.adder_3bit
Compiling module xil_defaultlib.fulladder_3bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fulladder_3bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fulladder_3bit_tb_behav -key {Behavioral:sim_1:Functional:fulladder_3bit_tb} -tclbatch {fulladder_3bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fulladder_3bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fulladder_3bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/odd_even_tb.v w ]
add_files -fileset sim_1 C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/odd_even_tb.v
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/fulladder_3bit_tb.v]
set_property top odd_even_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top odd_even [current_fileset]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'odd_even_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj odd_even_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-311] analyzing module comparator_3bit
INFO: [VRFC 10-311] analyzing module adder_1bit
INFO: [VRFC 10-311] analyzing module adder_3bit
INFO: [VRFC 10-311] analyzing module odd_even
INFO: [VRFC 10-311] analyzing module mult_adder_1bit
INFO: [VRFC 10-311] analyzing module mult_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/odd_even_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module odd_even_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot odd_even_tb_behav xil_defaultlib.odd_even_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.odd_even
Compiling module xil_defaultlib.odd_even_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot odd_even_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim/xsim.dir/odd_even_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 21 02:12:06 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "odd_even_tb_behav -key {Behavioral:sim_1:Functional:odd_even_tb} -tclbatch {odd_even_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source odd_even_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'odd_even_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 800.098 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'odd_even_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj odd_even_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/odd_even_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module odd_even_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot odd_even_tb_behav xil_defaultlib.odd_even_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.odd_even
Compiling module xil_defaultlib.odd_even_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot odd_even_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "odd_even_tb_behav -key {Behavioral:sim_1:Functional:odd_even_tb} -tclbatch {odd_even_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source odd_even_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'odd_even_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/adder3_bit_tb.v]
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/odd_even_tb.v]
update_compile_order -fileset sim_1
set_property top adder_3bit [current_fileset]
update_compile_order -fileset sim_1
set_property top adder_3bit [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top adder3_bit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'adder3_bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj adder3_bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/adder3_bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder3_bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adder3_bit_tb_behav xil_defaultlib.adder3_bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder3_bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot adder3_bit_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim/xsim.dir/adder3_bit_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 21 02:20:17 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "adder3_bit_tb_behav -key {Behavioral:sim_1:Functional:adder3_bit_tb} -tclbatch {adder3_bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source adder3_bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'adder3_bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 800.098 ; gain = 0.000
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/fulladder_3bit_tb.v]
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/adder3_bit_tb.v]
set_property top fulladder_3bit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fulladder_3bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fulladder_3bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-311] analyzing module comparator_3bit
INFO: [VRFC 10-311] analyzing module adder_1bit
INFO: [VRFC 10-311] analyzing module adder_3bit
INFO: [VRFC 10-311] analyzing module odd_even
INFO: [VRFC 10-311] analyzing module mult_adder_1bit
INFO: [VRFC 10-311] analyzing module mult_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/fulladder_3bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_3bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fulladder_3bit_tb_behav xil_defaultlib.fulladder_3bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder_1bit
Compiling module xil_defaultlib.adder_3bit
Compiling module xil_defaultlib.fulladder_3bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fulladder_3bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fulladder_3bit_tb_behav -key {Behavioral:sim_1:Functional:fulladder_3bit_tb} -tclbatch {fulladder_3bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fulladder_3bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fulladder_3bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fulladder_3bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fulladder_3bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-311] analyzing module comparator_3bit
INFO: [VRFC 10-311] analyzing module adder_1bit
INFO: [VRFC 10-311] analyzing module adder_3bit
INFO: [VRFC 10-311] analyzing module odd_even
INFO: [VRFC 10-311] analyzing module mult_adder_1bit
INFO: [VRFC 10-311] analyzing module mult_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/fulladder_3bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_3bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fulladder_3bit_tb_behav xil_defaultlib.fulladder_3bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder_1bit
Compiling module xil_defaultlib.adder_3bit
Compiling module xil_defaultlib.fulladder_3bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fulladder_3bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fulladder_3bit_tb_behav -key {Behavioral:sim_1:Functional:fulladder_3bit_tb} -tclbatch {fulladder_3bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fulladder_3bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fulladder_3bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 804.660 ; gain = 0.375
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fulladder_3bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fulladder_3bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-311] analyzing module comparator_3bit
INFO: [VRFC 10-311] analyzing module adder_1bit
INFO: [VRFC 10-311] analyzing module adder_3bit
INFO: [VRFC 10-311] analyzing module odd_even
INFO: [VRFC 10-311] analyzing module mult_adder_1bit
INFO: [VRFC 10-311] analyzing module mult_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/fulladder_3bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_3bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fulladder_3bit_tb_behav xil_defaultlib.fulladder_3bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder_1bit
Compiling module xil_defaultlib.adder_3bit
Compiling module xil_defaultlib.fulladder_3bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fulladder_3bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fulladder_3bit_tb_behav -key {Behavioral:sim_1:Functional:fulladder_3bit_tb} -tclbatch {fulladder_3bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fulladder_3bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fulladder_3bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fulladder_3bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fulladder_3bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-311] analyzing module comparator_3bit
INFO: [VRFC 10-311] analyzing module adder_1bit
INFO: [VRFC 10-311] analyzing module adder_3bit
INFO: [VRFC 10-311] analyzing module odd_even
INFO: [VRFC 10-311] analyzing module mult_adder_1bit
INFO: [VRFC 10-311] analyzing module mult_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/fulladder_3bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_3bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fulladder_3bit_tb_behav xil_defaultlib.fulladder_3bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder_1bit
Compiling module xil_defaultlib.adder_3bit
Compiling module xil_defaultlib.fulladder_3bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fulladder_3bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fulladder_3bit_tb_behav -key {Behavioral:sim_1:Functional:fulladder_3bit_tb} -tclbatch {fulladder_3bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fulladder_3bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fulladder_3bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 808.879 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fulladder_3bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fulladder_3bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-311] analyzing module comparator_3bit
INFO: [VRFC 10-311] analyzing module adder_1bit
INFO: [VRFC 10-311] analyzing module adder_3bit
INFO: [VRFC 10-311] analyzing module odd_even
INFO: [VRFC 10-311] analyzing module mult_adder_1bit
INFO: [VRFC 10-311] analyzing module mult_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/fulladder_3bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_3bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fulladder_3bit_tb_behav xil_defaultlib.fulladder_3bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'sum' [C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/fulladder_3bit_tb.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder_1bit
Compiling module xil_defaultlib.adder_3bit
Compiling module xil_defaultlib.fulladder_3bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fulladder_3bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fulladder_3bit_tb_behav -key {Behavioral:sim_1:Functional:fulladder_3bit_tb} -tclbatch {fulladder_3bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fulladder_3bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fulladder_3bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fulladder_3bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fulladder_3bit_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fulladder_3bit_tb_behav xil_defaultlib.fulladder_3bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'sum' [C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/fulladder_3bit_tb.v:29]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fulladder_3bit_tb_behav -key {Behavioral:sim_1:Functional:fulladder_3bit_tb} -tclbatch {fulladder_3bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fulladder_3bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fulladder_3bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fulladder_3bit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fulladder_3bit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-311] analyzing module comparator_3bit
INFO: [VRFC 10-311] analyzing module adder_1bit
INFO: [VRFC 10-311] analyzing module adder_3bit
INFO: [VRFC 10-311] analyzing module odd_even
INFO: [VRFC 10-311] analyzing module mult_adder_1bit
INFO: [VRFC 10-311] analyzing module mult_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/fulladder_3bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_3bit_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6b5124e8d7004c2e970800290fee2f07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fulladder_3bit_tb_behav xil_defaultlib.fulladder_3bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'sum' [C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/fulladder_3bit_tb.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder_1bit
Compiling module xil_defaultlib.adder_3bit
Compiling module xil_defaultlib.fulladder_3bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fulladder_3bit_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fulladder_3bit_tb_behav -key {Behavioral:sim_1:Functional:fulladder_3bit_tb} -tclbatch {fulladder_3bit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fulladder_3bit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fulladder_3bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property is_enabled true [get_files  C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/odd_even_tb.v]
update_compile_order -fileset sim_1
set_property top odd_even [current_fileset]
set_property is_enabled false [get_files  C:/Users/pskon/Workbench_repo/EE118_MidtermProject/EE118_MidtermProject.srcs/sim_1/new/fulladder_3bit_tb.v]
set_property top odd_even_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 21 02:48:56 2021...
