ARM GAS  C:\Users\user\AppData\Local\Temp\ccSBDmzl.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software component is licensed by ST under Ultimate Liberty license
  14:Core/Src/stm32f1xx_hal_msp.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  15:Core/Src/stm32f1xx_hal_msp.c ****   * the License. You may obtain a copy of the License at:
  16:Core/Src/stm32f1xx_hal_msp.c ****   *                             www.st.com/SLA0044
  17:Core/Src/stm32f1xx_hal_msp.c ****   *
  18:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f1xx_hal_msp.c ****   */
  20:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f1xx_hal_msp.c **** 
  22:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_hal_msp.c **** 
  26:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_hal_msp.c **** 
  28:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_hal_msp.c **** 
  31:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\user\AppData\Local\Temp\ccSBDmzl.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f1xx_hal_msp.c **** 
  36:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f1xx_hal_msp.c **** 
  38:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f1xx_hal_msp.c **** 
  41:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f1xx_hal_msp.c **** 
  43:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_hal_msp.c **** 
  46:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_hal_msp.c **** 
  48:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_hal_msp.c **** 
  51:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_hal_msp.c **** 
  53:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f1xx_hal_msp.c **** 
  56:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f1xx_hal_msp.c **** 
  58:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f1xx_hal_msp.c **** 
  60:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f1xx_hal_msp.c **** 
  62:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32f1xx_hal_msp.c ****                     /**
  64:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32f1xx_hal_msp.c ****   */
  66:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 67 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 16
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32f1xx_hal_msp.c **** 
  72:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  38              		.loc 1 72 3 view .LVU1
  39              	.LBB2:
  40              		.loc 1 72 3 view .LVU2
  41              		.loc 1 72 3 view .LVU3
  42 0004 114B     		ldr	r3, .L3
  43 0006 9A69     		ldr	r2, [r3, #24]
ARM GAS  C:\Users\user\AppData\Local\Temp\ccSBDmzl.s 			page 3


  44 0008 42F00102 		orr	r2, r2, #1
  45 000c 9A61     		str	r2, [r3, #24]
  46              		.loc 1 72 3 view .LVU4
  47 000e 9A69     		ldr	r2, [r3, #24]
  48 0010 02F00102 		and	r2, r2, #1
  49 0014 0092     		str	r2, [sp]
  50              		.loc 1 72 3 view .LVU5
  51 0016 009A     		ldr	r2, [sp]
  52              	.LBE2:
  73:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  53              		.loc 1 73 3 view .LVU6
  54              	.LBB3:
  55              		.loc 1 73 3 view .LVU7
  56              		.loc 1 73 3 view .LVU8
  57 0018 DA69     		ldr	r2, [r3, #28]
  58 001a 42F08052 		orr	r2, r2, #268435456
  59 001e DA61     		str	r2, [r3, #28]
  60              		.loc 1 73 3 view .LVU9
  61 0020 DB69     		ldr	r3, [r3, #28]
  62 0022 03F08053 		and	r3, r3, #268435456
  63 0026 0193     		str	r3, [sp, #4]
  64              		.loc 1 73 3 view .LVU10
  65 0028 019B     		ldr	r3, [sp, #4]
  66              	.LBE3:
  74:Core/Src/stm32f1xx_hal_msp.c **** 
  75:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f1xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  77:Core/Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  67              		.loc 1 77 3 view .LVU11
  68 002a 0022     		movs	r2, #0
  69 002c 0F21     		movs	r1, #15
  70 002e 6FF00100 		mvn	r0, #1
  71 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  72              	.LVL0:
  78:Core/Src/stm32f1xx_hal_msp.c **** 
  79:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  80:Core/Src/stm32f1xx_hal_msp.c ****   */
  81:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  73              		.loc 1 81 3 view .LVU12
  74              	.LBB4:
  75              		.loc 1 81 3 view .LVU13
  76 0036 064A     		ldr	r2, .L3+4
  77 0038 5368     		ldr	r3, [r2, #4]
  78              	.LVL1:
  79              		.loc 1 81 3 view .LVU14
  80 003a 23F0E063 		bic	r3, r3, #117440512
  81              	.LVL2:
  82              		.loc 1 81 3 view .LVU15
  83 003e 43F00073 		orr	r3, r3, #33554432
  84              	.LVL3:
  85              		.loc 1 81 3 view .LVU16
  86 0042 5360     		str	r3, [r2, #4]
  87              	.LBE4:
  82:Core/Src/stm32f1xx_hal_msp.c **** 
  83:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  84:Core/Src/stm32f1xx_hal_msp.c **** 
  85:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
ARM GAS  C:\Users\user\AppData\Local\Temp\ccSBDmzl.s 			page 4


  86:Core/Src/stm32f1xx_hal_msp.c **** }
  88              		.loc 1 86 1 is_stmt 0 view .LVU17
  89 0044 03B0     		add	sp, sp, #12
  90              	.LCFI2:
  91              		.cfi_def_cfa_offset 4
  92              		@ sp needed
  93 0046 5DF804FB 		ldr	pc, [sp], #4
  94              	.L4:
  95 004a 00BF     		.align	2
  96              	.L3:
  97 004c 00100240 		.word	1073876992
  98 0050 00000140 		.word	1073807360
  99              		.cfi_endproc
 100              	.LFE65:
 102              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 103              		.align	1
 104              		.global	HAL_TIM_Base_MspInit
 105              		.syntax unified
 106              		.thumb
 107              		.thumb_func
 108              		.fpu softvfp
 110              	HAL_TIM_Base_MspInit:
 111              	.LVL4:
 112              	.LFB66:
  87:Core/Src/stm32f1xx_hal_msp.c **** 
  88:Core/Src/stm32f1xx_hal_msp.c **** /**
  89:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  90:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  91:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  92:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  93:Core/Src/stm32f1xx_hal_msp.c **** */
  94:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  95:Core/Src/stm32f1xx_hal_msp.c **** {
 113              		.loc 1 95 1 is_stmt 1 view -0
 114              		.cfi_startproc
 115              		@ args = 0, pretend = 0, frame = 8
 116              		@ frame_needed = 0, uses_anonymous_args = 0
 117              		@ link register save eliminated.
  96:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 118              		.loc 1 96 3 view .LVU19
 119              		.loc 1 96 15 is_stmt 0 view .LVU20
 120 0000 0368     		ldr	r3, [r0]
 121              		.loc 1 96 5 view .LVU21
 122 0002 B3F1804F 		cmp	r3, #1073741824
 123 0006 00D0     		beq	.L11
 124 0008 7047     		bx	lr
 125              	.L11:
  95:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 126              		.loc 1 95 1 view .LVU22
 127 000a 82B0     		sub	sp, sp, #8
 128              	.LCFI3:
 129              		.cfi_def_cfa_offset 8
  97:Core/Src/stm32f1xx_hal_msp.c ****   {
  98:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 100:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 101:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
ARM GAS  C:\Users\user\AppData\Local\Temp\ccSBDmzl.s 			page 5


 102:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 130              		.loc 1 102 5 is_stmt 1 view .LVU23
 131              	.LBB5:
 132              		.loc 1 102 5 view .LVU24
 133              		.loc 1 102 5 view .LVU25
 134 000c 03F50433 		add	r3, r3, #135168
 135 0010 DA69     		ldr	r2, [r3, #28]
 136 0012 42F00102 		orr	r2, r2, #1
 137 0016 DA61     		str	r2, [r3, #28]
 138              		.loc 1 102 5 view .LVU26
 139 0018 DB69     		ldr	r3, [r3, #28]
 140 001a 03F00103 		and	r3, r3, #1
 141 001e 0193     		str	r3, [sp, #4]
 142              		.loc 1 102 5 view .LVU27
 143 0020 019B     		ldr	r3, [sp, #4]
 144              	.LBE5:
 103:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 104:Core/Src/stm32f1xx_hal_msp.c **** 
 105:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 106:Core/Src/stm32f1xx_hal_msp.c ****   }
 107:Core/Src/stm32f1xx_hal_msp.c **** 
 108:Core/Src/stm32f1xx_hal_msp.c **** }
 145              		.loc 1 108 1 is_stmt 0 view .LVU28
 146 0022 02B0     		add	sp, sp, #8
 147              	.LCFI4:
 148              		.cfi_def_cfa_offset 0
 149              		@ sp needed
 150 0024 7047     		bx	lr
 151              		.cfi_endproc
 152              	.LFE66:
 154              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 155              		.align	1
 156              		.global	HAL_TIM_MspPostInit
 157              		.syntax unified
 158              		.thumb
 159              		.thumb_func
 160              		.fpu softvfp
 162              	HAL_TIM_MspPostInit:
 163              	.LVL5:
 164              	.LFB67:
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 110:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 111:Core/Src/stm32f1xx_hal_msp.c **** {
 165              		.loc 1 111 1 is_stmt 1 view -0
 166              		.cfi_startproc
 167              		@ args = 0, pretend = 0, frame = 24
 168              		@ frame_needed = 0, uses_anonymous_args = 0
 169              		.loc 1 111 1 is_stmt 0 view .LVU30
 170 0000 00B5     		push	{lr}
 171              	.LCFI5:
 172              		.cfi_def_cfa_offset 4
 173              		.cfi_offset 14, -4
 174 0002 87B0     		sub	sp, sp, #28
 175              	.LCFI6:
 176              		.cfi_def_cfa_offset 32
 112:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 177              		.loc 1 112 3 is_stmt 1 view .LVU31
ARM GAS  C:\Users\user\AppData\Local\Temp\ccSBDmzl.s 			page 6


 178              		.loc 1 112 20 is_stmt 0 view .LVU32
 179 0004 0023     		movs	r3, #0
 180 0006 0293     		str	r3, [sp, #8]
 181 0008 0393     		str	r3, [sp, #12]
 182 000a 0493     		str	r3, [sp, #16]
 183 000c 0593     		str	r3, [sp, #20]
 113:Core/Src/stm32f1xx_hal_msp.c ****   if(htim->Instance==TIM2)
 184              		.loc 1 113 3 is_stmt 1 view .LVU33
 185              		.loc 1 113 10 is_stmt 0 view .LVU34
 186 000e 0368     		ldr	r3, [r0]
 187              		.loc 1 113 5 view .LVU35
 188 0010 B3F1804F 		cmp	r3, #1073741824
 189 0014 02D0     		beq	.L15
 190              	.LVL6:
 191              	.L12:
 114:Core/Src/stm32f1xx_hal_msp.c ****   {
 115:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 116:Core/Src/stm32f1xx_hal_msp.c **** 
 117:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 118:Core/Src/stm32f1xx_hal_msp.c **** 
 119:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 120:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 121:Core/Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> TIM2_CH1
 122:Core/Src/stm32f1xx_hal_msp.c ****     */
 123:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 124:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 125:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 126:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 127:Core/Src/stm32f1xx_hal_msp.c **** 
 128:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 129:Core/Src/stm32f1xx_hal_msp.c **** 
 130:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 131:Core/Src/stm32f1xx_hal_msp.c ****   }
 132:Core/Src/stm32f1xx_hal_msp.c **** 
 133:Core/Src/stm32f1xx_hal_msp.c **** }
 192              		.loc 1 133 1 view .LVU36
 193 0016 07B0     		add	sp, sp, #28
 194              	.LCFI7:
 195              		.cfi_remember_state
 196              		.cfi_def_cfa_offset 4
 197              		@ sp needed
 198 0018 5DF804FB 		ldr	pc, [sp], #4
 199              	.LVL7:
 200              	.L15:
 201              	.LCFI8:
 202              		.cfi_restore_state
 119:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 203              		.loc 1 119 5 is_stmt 1 view .LVU37
 204              	.LBB6:
 119:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 205              		.loc 1 119 5 view .LVU38
 119:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 206              		.loc 1 119 5 view .LVU39
 207 001c 03F50433 		add	r3, r3, #135168
 208 0020 9A69     		ldr	r2, [r3, #24]
 209 0022 42F00402 		orr	r2, r2, #4
 210 0026 9A61     		str	r2, [r3, #24]
ARM GAS  C:\Users\user\AppData\Local\Temp\ccSBDmzl.s 			page 7


 119:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 211              		.loc 1 119 5 view .LVU40
 212 0028 9B69     		ldr	r3, [r3, #24]
 213 002a 03F00403 		and	r3, r3, #4
 214 002e 0193     		str	r3, [sp, #4]
 119:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 215              		.loc 1 119 5 view .LVU41
 216 0030 019B     		ldr	r3, [sp, #4]
 217              	.LBE6:
 123:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 218              		.loc 1 123 5 view .LVU42
 123:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 219              		.loc 1 123 25 is_stmt 0 view .LVU43
 220 0032 0123     		movs	r3, #1
 221 0034 0293     		str	r3, [sp, #8]
 124:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 222              		.loc 1 124 5 is_stmt 1 view .LVU44
 124:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 223              		.loc 1 124 26 is_stmt 0 view .LVU45
 224 0036 0223     		movs	r3, #2
 225 0038 0393     		str	r3, [sp, #12]
 125:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 226              		.loc 1 125 5 is_stmt 1 view .LVU46
 125:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 227              		.loc 1 125 27 is_stmt 0 view .LVU47
 228 003a 0593     		str	r3, [sp, #20]
 126:Core/Src/stm32f1xx_hal_msp.c **** 
 229              		.loc 1 126 5 is_stmt 1 view .LVU48
 230 003c 02A9     		add	r1, sp, #8
 231 003e 0248     		ldr	r0, .L16
 232              	.LVL8:
 126:Core/Src/stm32f1xx_hal_msp.c **** 
 233              		.loc 1 126 5 is_stmt 0 view .LVU49
 234 0040 FFF7FEFF 		bl	HAL_GPIO_Init
 235              	.LVL9:
 236              		.loc 1 133 1 view .LVU50
 237 0044 E7E7     		b	.L12
 238              	.L17:
 239 0046 00BF     		.align	2
 240              	.L16:
 241 0048 00080140 		.word	1073809408
 242              		.cfi_endproc
 243              	.LFE67:
 245              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 246              		.align	1
 247              		.global	HAL_TIM_Base_MspDeInit
 248              		.syntax unified
 249              		.thumb
 250              		.thumb_func
 251              		.fpu softvfp
 253              	HAL_TIM_Base_MspDeInit:
 254              	.LVL10:
 255              	.LFB68:
 134:Core/Src/stm32f1xx_hal_msp.c **** /**
 135:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 136:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 137:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
ARM GAS  C:\Users\user\AppData\Local\Temp\ccSBDmzl.s 			page 8


 138:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 139:Core/Src/stm32f1xx_hal_msp.c **** */
 140:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 141:Core/Src/stm32f1xx_hal_msp.c **** {
 256              		.loc 1 141 1 is_stmt 1 view -0
 257              		.cfi_startproc
 258              		@ args = 0, pretend = 0, frame = 0
 259              		@ frame_needed = 0, uses_anonymous_args = 0
 260              		@ link register save eliminated.
 142:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 261              		.loc 1 142 3 view .LVU52
 262              		.loc 1 142 15 is_stmt 0 view .LVU53
 263 0000 0368     		ldr	r3, [r0]
 264              		.loc 1 142 5 view .LVU54
 265 0002 B3F1804F 		cmp	r3, #1073741824
 266 0006 00D0     		beq	.L20
 267              	.L18:
 143:Core/Src/stm32f1xx_hal_msp.c ****   {
 144:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 145:Core/Src/stm32f1xx_hal_msp.c **** 
 146:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 147:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 148:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 149:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 150:Core/Src/stm32f1xx_hal_msp.c **** 
 151:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 152:Core/Src/stm32f1xx_hal_msp.c ****   }
 153:Core/Src/stm32f1xx_hal_msp.c **** 
 154:Core/Src/stm32f1xx_hal_msp.c **** }
 268              		.loc 1 154 1 view .LVU55
 269 0008 7047     		bx	lr
 270              	.L20:
 148:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 271              		.loc 1 148 5 is_stmt 1 view .LVU56
 272 000a 034A     		ldr	r2, .L21
 273 000c D369     		ldr	r3, [r2, #28]
 274 000e 23F00103 		bic	r3, r3, #1
 275 0012 D361     		str	r3, [r2, #28]
 276              		.loc 1 154 1 is_stmt 0 view .LVU57
 277 0014 F8E7     		b	.L18
 278              	.L22:
 279 0016 00BF     		.align	2
 280              	.L21:
 281 0018 00100240 		.word	1073876992
 282              		.cfi_endproc
 283              	.LFE68:
 285              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 286              		.align	1
 287              		.global	HAL_UART_MspInit
 288              		.syntax unified
 289              		.thumb
 290              		.thumb_func
 291              		.fpu softvfp
 293              	HAL_UART_MspInit:
 294              	.LVL11:
 295              	.LFB69:
 155:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\user\AppData\Local\Temp\ccSBDmzl.s 			page 9


 156:Core/Src/stm32f1xx_hal_msp.c **** /**
 157:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 158:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 159:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 160:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 161:Core/Src/stm32f1xx_hal_msp.c **** */
 162:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 163:Core/Src/stm32f1xx_hal_msp.c **** {
 296              		.loc 1 163 1 is_stmt 1 view -0
 297              		.cfi_startproc
 298              		@ args = 0, pretend = 0, frame = 24
 299              		@ frame_needed = 0, uses_anonymous_args = 0
 300              		.loc 1 163 1 is_stmt 0 view .LVU59
 301 0000 10B5     		push	{r4, lr}
 302              	.LCFI9:
 303              		.cfi_def_cfa_offset 8
 304              		.cfi_offset 4, -8
 305              		.cfi_offset 14, -4
 306 0002 86B0     		sub	sp, sp, #24
 307              	.LCFI10:
 308              		.cfi_def_cfa_offset 32
 164:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 309              		.loc 1 164 3 is_stmt 1 view .LVU60
 310              		.loc 1 164 20 is_stmt 0 view .LVU61
 311 0004 0023     		movs	r3, #0
 312 0006 0293     		str	r3, [sp, #8]
 313 0008 0393     		str	r3, [sp, #12]
 314 000a 0493     		str	r3, [sp, #16]
 315 000c 0593     		str	r3, [sp, #20]
 165:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 316              		.loc 1 165 3 is_stmt 1 view .LVU62
 317              		.loc 1 165 11 is_stmt 0 view .LVU63
 318 000e 0268     		ldr	r2, [r0]
 319              		.loc 1 165 5 view .LVU64
 320 0010 174B     		ldr	r3, .L27
 321 0012 9A42     		cmp	r2, r3
 322 0014 01D0     		beq	.L26
 323              	.LVL12:
 324              	.L23:
 166:Core/Src/stm32f1xx_hal_msp.c ****   {
 167:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 168:Core/Src/stm32f1xx_hal_msp.c **** 
 169:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 170:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 171:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 172:Core/Src/stm32f1xx_hal_msp.c **** 
 173:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 174:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 175:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 176:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 177:Core/Src/stm32f1xx_hal_msp.c ****     */
 178:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 179:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 180:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 181:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 182:Core/Src/stm32f1xx_hal_msp.c **** 
 183:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
ARM GAS  C:\Users\user\AppData\Local\Temp\ccSBDmzl.s 			page 10


 184:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 185:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 186:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 187:Core/Src/stm32f1xx_hal_msp.c **** 
 188:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 189:Core/Src/stm32f1xx_hal_msp.c **** 
 190:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 191:Core/Src/stm32f1xx_hal_msp.c ****   }
 192:Core/Src/stm32f1xx_hal_msp.c **** 
 193:Core/Src/stm32f1xx_hal_msp.c **** }
 325              		.loc 1 193 1 view .LVU65
 326 0016 06B0     		add	sp, sp, #24
 327              	.LCFI11:
 328              		.cfi_remember_state
 329              		.cfi_def_cfa_offset 8
 330              		@ sp needed
 331 0018 10BD     		pop	{r4, pc}
 332              	.LVL13:
 333              	.L26:
 334              	.LCFI12:
 335              		.cfi_restore_state
 171:Core/Src/stm32f1xx_hal_msp.c **** 
 336              		.loc 1 171 5 is_stmt 1 view .LVU66
 337              	.LBB7:
 171:Core/Src/stm32f1xx_hal_msp.c **** 
 338              		.loc 1 171 5 view .LVU67
 171:Core/Src/stm32f1xx_hal_msp.c **** 
 339              		.loc 1 171 5 view .LVU68
 340 001a 03F55843 		add	r3, r3, #55296
 341 001e 9A69     		ldr	r2, [r3, #24]
 342 0020 42F48042 		orr	r2, r2, #16384
 343 0024 9A61     		str	r2, [r3, #24]
 171:Core/Src/stm32f1xx_hal_msp.c **** 
 344              		.loc 1 171 5 view .LVU69
 345 0026 9A69     		ldr	r2, [r3, #24]
 346 0028 02F48042 		and	r2, r2, #16384
 347 002c 0092     		str	r2, [sp]
 171:Core/Src/stm32f1xx_hal_msp.c **** 
 348              		.loc 1 171 5 view .LVU70
 349 002e 009A     		ldr	r2, [sp]
 350              	.LBE7:
 173:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 351              		.loc 1 173 5 view .LVU71
 352              	.LBB8:
 173:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 353              		.loc 1 173 5 view .LVU72
 173:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 354              		.loc 1 173 5 view .LVU73
 355 0030 9A69     		ldr	r2, [r3, #24]
 356 0032 42F00402 		orr	r2, r2, #4
 357 0036 9A61     		str	r2, [r3, #24]
 173:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 358              		.loc 1 173 5 view .LVU74
 359 0038 9B69     		ldr	r3, [r3, #24]
 360 003a 03F00403 		and	r3, r3, #4
 361 003e 0193     		str	r3, [sp, #4]
 173:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
ARM GAS  C:\Users\user\AppData\Local\Temp\ccSBDmzl.s 			page 11


 362              		.loc 1 173 5 view .LVU75
 363 0040 019B     		ldr	r3, [sp, #4]
 364              	.LBE8:
 178:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 365              		.loc 1 178 5 view .LVU76
 178:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 366              		.loc 1 178 25 is_stmt 0 view .LVU77
 367 0042 4FF40073 		mov	r3, #512
 368 0046 0293     		str	r3, [sp, #8]
 179:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 369              		.loc 1 179 5 is_stmt 1 view .LVU78
 179:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 370              		.loc 1 179 26 is_stmt 0 view .LVU79
 371 0048 0223     		movs	r3, #2
 372 004a 0393     		str	r3, [sp, #12]
 180:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 373              		.loc 1 180 5 is_stmt 1 view .LVU80
 180:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 374              		.loc 1 180 27 is_stmt 0 view .LVU81
 375 004c 0323     		movs	r3, #3
 376 004e 0593     		str	r3, [sp, #20]
 181:Core/Src/stm32f1xx_hal_msp.c **** 
 377              		.loc 1 181 5 is_stmt 1 view .LVU82
 378 0050 084C     		ldr	r4, .L27+4
 379 0052 02A9     		add	r1, sp, #8
 380 0054 2046     		mov	r0, r4
 381              	.LVL14:
 181:Core/Src/stm32f1xx_hal_msp.c **** 
 382              		.loc 1 181 5 is_stmt 0 view .LVU83
 383 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 384              	.LVL15:
 183:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 385              		.loc 1 183 5 is_stmt 1 view .LVU84
 183:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 386              		.loc 1 183 25 is_stmt 0 view .LVU85
 387 005a 4FF48063 		mov	r3, #1024
 388 005e 0293     		str	r3, [sp, #8]
 184:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 389              		.loc 1 184 5 is_stmt 1 view .LVU86
 184:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 390              		.loc 1 184 26 is_stmt 0 view .LVU87
 391 0060 0023     		movs	r3, #0
 392 0062 0393     		str	r3, [sp, #12]
 185:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 393              		.loc 1 185 5 is_stmt 1 view .LVU88
 185:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 394              		.loc 1 185 26 is_stmt 0 view .LVU89
 395 0064 0493     		str	r3, [sp, #16]
 186:Core/Src/stm32f1xx_hal_msp.c **** 
 396              		.loc 1 186 5 is_stmt 1 view .LVU90
 397 0066 02A9     		add	r1, sp, #8
 398 0068 2046     		mov	r0, r4
 399 006a FFF7FEFF 		bl	HAL_GPIO_Init
 400              	.LVL16:
 401              		.loc 1 193 1 is_stmt 0 view .LVU91
 402 006e D2E7     		b	.L23
 403              	.L28:
ARM GAS  C:\Users\user\AppData\Local\Temp\ccSBDmzl.s 			page 12


 404              		.align	2
 405              	.L27:
 406 0070 00380140 		.word	1073821696
 407 0074 00080140 		.word	1073809408
 408              		.cfi_endproc
 409              	.LFE69:
 411              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 412              		.align	1
 413              		.global	HAL_UART_MspDeInit
 414              		.syntax unified
 415              		.thumb
 416              		.thumb_func
 417              		.fpu softvfp
 419              	HAL_UART_MspDeInit:
 420              	.LVL17:
 421              	.LFB70:
 194:Core/Src/stm32f1xx_hal_msp.c **** 
 195:Core/Src/stm32f1xx_hal_msp.c **** /**
 196:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 197:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 198:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 199:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 200:Core/Src/stm32f1xx_hal_msp.c **** */
 201:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 202:Core/Src/stm32f1xx_hal_msp.c **** {
 422              		.loc 1 202 1 is_stmt 1 view -0
 423              		.cfi_startproc
 424              		@ args = 0, pretend = 0, frame = 0
 425              		@ frame_needed = 0, uses_anonymous_args = 0
 426              		.loc 1 202 1 is_stmt 0 view .LVU93
 427 0000 08B5     		push	{r3, lr}
 428              	.LCFI13:
 429              		.cfi_def_cfa_offset 8
 430              		.cfi_offset 3, -8
 431              		.cfi_offset 14, -4
 203:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 432              		.loc 1 203 3 is_stmt 1 view .LVU94
 433              		.loc 1 203 11 is_stmt 0 view .LVU95
 434 0002 0268     		ldr	r2, [r0]
 435              		.loc 1 203 5 view .LVU96
 436 0004 074B     		ldr	r3, .L33
 437 0006 9A42     		cmp	r2, r3
 438 0008 00D0     		beq	.L32
 439              	.LVL18:
 440              	.L29:
 204:Core/Src/stm32f1xx_hal_msp.c ****   {
 205:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 206:Core/Src/stm32f1xx_hal_msp.c **** 
 207:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 208:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 209:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 210:Core/Src/stm32f1xx_hal_msp.c **** 
 211:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 212:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 213:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 214:Core/Src/stm32f1xx_hal_msp.c ****     */
 215:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
ARM GAS  C:\Users\user\AppData\Local\Temp\ccSBDmzl.s 			page 13


 216:Core/Src/stm32f1xx_hal_msp.c **** 
 217:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 218:Core/Src/stm32f1xx_hal_msp.c **** 
 219:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 220:Core/Src/stm32f1xx_hal_msp.c ****   }
 221:Core/Src/stm32f1xx_hal_msp.c **** 
 222:Core/Src/stm32f1xx_hal_msp.c **** }
 441              		.loc 1 222 1 view .LVU97
 442 000a 08BD     		pop	{r3, pc}
 443              	.LVL19:
 444              	.L32:
 209:Core/Src/stm32f1xx_hal_msp.c **** 
 445              		.loc 1 209 5 is_stmt 1 view .LVU98
 446 000c 064A     		ldr	r2, .L33+4
 447 000e 9369     		ldr	r3, [r2, #24]
 448 0010 23F48043 		bic	r3, r3, #16384
 449 0014 9361     		str	r3, [r2, #24]
 215:Core/Src/stm32f1xx_hal_msp.c **** 
 450              		.loc 1 215 5 view .LVU99
 451 0016 4FF4C061 		mov	r1, #1536
 452 001a 0448     		ldr	r0, .L33+8
 453              	.LVL20:
 215:Core/Src/stm32f1xx_hal_msp.c **** 
 454              		.loc 1 215 5 is_stmt 0 view .LVU100
 455 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 456              	.LVL21:
 457              		.loc 1 222 1 view .LVU101
 458 0020 F3E7     		b	.L29
 459              	.L34:
 460 0022 00BF     		.align	2
 461              	.L33:
 462 0024 00380140 		.word	1073821696
 463 0028 00100240 		.word	1073876992
 464 002c 00080140 		.word	1073809408
 465              		.cfi_endproc
 466              	.LFE70:
 468              		.text
 469              	.Letext0:
 470              		.file 2 "c:\\program files (x86)\\gnu tools arm embedded\\8 2019-q3-update\\arm-none-eabi\\include
 471              		.file 3 "c:\\program files (x86)\\gnu tools arm embedded\\8 2019-q3-update\\arm-none-eabi\\include
 472              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 473              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 474              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 475              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 476              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 477              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 478              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 479              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 480              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 481              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  C:\Users\user\AppData\Local\Temp\ccSBDmzl.s 			page 14


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
C:\Users\user\AppData\Local\Temp\ccSBDmzl.s:16     .text.HAL_MspInit:00000000 $t
C:\Users\user\AppData\Local\Temp\ccSBDmzl.s:24     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\user\AppData\Local\Temp\ccSBDmzl.s:97     .text.HAL_MspInit:0000004c $d
C:\Users\user\AppData\Local\Temp\ccSBDmzl.s:103    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\user\AppData\Local\Temp\ccSBDmzl.s:110    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\user\AppData\Local\Temp\ccSBDmzl.s:155    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\user\AppData\Local\Temp\ccSBDmzl.s:162    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\user\AppData\Local\Temp\ccSBDmzl.s:241    .text.HAL_TIM_MspPostInit:00000048 $d
C:\Users\user\AppData\Local\Temp\ccSBDmzl.s:246    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\user\AppData\Local\Temp\ccSBDmzl.s:253    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\user\AppData\Local\Temp\ccSBDmzl.s:281    .text.HAL_TIM_Base_MspDeInit:00000018 $d
C:\Users\user\AppData\Local\Temp\ccSBDmzl.s:286    .text.HAL_UART_MspInit:00000000 $t
C:\Users\user\AppData\Local\Temp\ccSBDmzl.s:293    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\user\AppData\Local\Temp\ccSBDmzl.s:406    .text.HAL_UART_MspInit:00000070 $d
C:\Users\user\AppData\Local\Temp\ccSBDmzl.s:412    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\user\AppData\Local\Temp\ccSBDmzl.s:419    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\user\AppData\Local\Temp\ccSBDmzl.s:462    .text.HAL_UART_MspDeInit:00000024 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_GPIO_DeInit
