{
  "module_name": "virtual-memory.json",
  "hash_id": "d858eee37aa5ebbdae3bc55bad46ed52986036e5520a49e9f2a50a3ca6ba5aef",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/westmereex/virtual-memory.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"DTLB load misses\",\n        \"EventCode\": \"0x8\",\n        \"EventName\": \"DTLB_LOAD_MISSES.ANY\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"DTLB load miss large page walks\",\n        \"EventCode\": \"0x8\",\n        \"EventName\": \"DTLB_LOAD_MISSES.LARGE_WALK_COMPLETED\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x80\"\n    },\n    {\n        \"BriefDescription\": \"DTLB load miss caused by low part of address\",\n        \"EventCode\": \"0x8\",\n        \"EventName\": \"DTLB_LOAD_MISSES.PDE_MISS\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"DTLB second level hit\",\n        \"EventCode\": \"0x8\",\n        \"EventName\": \"DTLB_LOAD_MISSES.STLB_HIT\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"DTLB load miss page walks complete\",\n        \"EventCode\": \"0x8\",\n        \"EventName\": \"DTLB_LOAD_MISSES.WALK_COMPLETED\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"DTLB load miss page walk cycles\",\n        \"EventCode\": \"0x8\",\n        \"EventName\": \"DTLB_LOAD_MISSES.WALK_CYCLES\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"DTLB misses\",\n        \"EventCode\": \"0x49\",\n        \"EventName\": \"DTLB_MISSES.ANY\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"DTLB miss large page walks\",\n        \"EventCode\": \"0x49\",\n        \"EventName\": \"DTLB_MISSES.LARGE_WALK_COMPLETED\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x80\"\n    },\n    {\n        \"BriefDescription\": \"DTLB misses caused by low part of address. Count also includes 2M page references because 2M pages do not use the PDE.\",\n        \"EventCode\": \"0x49\",\n        \"EventName\": \"DTLB_MISSES.PDE_MISS\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"DTLB first level misses but second level hit\",\n        \"EventCode\": \"0x49\",\n        \"EventName\": \"DTLB_MISSES.STLB_HIT\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"DTLB miss page walks\",\n        \"EventCode\": \"0x49\",\n        \"EventName\": \"DTLB_MISSES.WALK_COMPLETED\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"DTLB miss page walk cycles\",\n        \"EventCode\": \"0x49\",\n        \"EventName\": \"DTLB_MISSES.WALK_CYCLES\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Extended Page Table walk cycles\",\n        \"EventCode\": \"0x4F\",\n        \"EventName\": \"EPT.WALK_CYCLES\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"ITLB flushes\",\n        \"EventCode\": \"0xAE\",\n        \"EventName\": \"ITLB_FLUSH\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"ITLB miss\",\n        \"EventCode\": \"0x85\",\n        \"EventName\": \"ITLB_MISSES.ANY\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"ITLB miss large page walks\",\n        \"EventCode\": \"0x85\",\n        \"EventName\": \"ITLB_MISSES.LARGE_WALK_COMPLETED\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x80\"\n    },\n    {\n        \"BriefDescription\": \"ITLB miss page walks\",\n        \"EventCode\": \"0x85\",\n        \"EventName\": \"ITLB_MISSES.WALK_COMPLETED\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"ITLB miss page walk cycles\",\n        \"EventCode\": \"0x85\",\n        \"EventName\": \"ITLB_MISSES.WALK_CYCLES\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Retired instructions that missed the ITLB (Precise Event)\",\n        \"EventCode\": \"0xC8\",\n        \"EventName\": \"ITLB_MISS_RETIRED\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"Retired loads that miss the DTLB (Precise Event)\",\n        \"EventCode\": \"0xCB\",\n        \"EventName\": \"MEM_LOAD_RETIRED.DTLB_MISS\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x80\"\n    },\n    {\n        \"BriefDescription\": \"Retired stores that miss the DTLB (Precise Event)\",\n        \"EventCode\": \"0xC\",\n        \"EventName\": \"MEM_STORE_RETIRED.DTLB_MISS\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x1\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}