

================================================================
== Vitis HLS Report for 'fir_filter_Pipeline_VITIS_LOOP_18_2'
================================================================
* Date:           Sat Sep 27 19:03:48 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        filter
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.860 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      263|      263|  2.630 us|  2.630 us|  257|  257|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_2  |      261|      261|         7|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.33>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [filter.cpp:18]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 11 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_7 = alloca i32 1"   --->   Operation 12 'alloca' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_8 = alloca i32 1"   --->   Operation 13 'alloca' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_9 = alloca i32 1"   --->   Operation 14 'alloca' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_10 = alloca i32 1"   --->   Operation 15 'alloca' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_11 = alloca i32 1"   --->   Operation 16 'alloca' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_12 = alloca i32 1"   --->   Operation 17 'alloca' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_13 = alloca i32 1"   --->   Operation 18 'alloca' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_14 = alloca i32 1"   --->   Operation 19 'alloca' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_15 = alloca i32 1"   --->   Operation 20 'alloca' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_16 = alloca i32 1"   --->   Operation 21 'alloca' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_17 = alloca i32 1"   --->   Operation 22 'alloca' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_18 = alloca i32 1"   --->   Operation 23 'alloca' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_19 = alloca i32 1"   --->   Operation 24 'alloca' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_20 = alloca i32 1"   --->   Operation 25 'alloca' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%shift_reg_14_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shift_reg_14_load"   --->   Operation 28 'read' 'shift_reg_14_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shift_reg_13_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shift_reg_13_load"   --->   Operation 29 'read' 'shift_reg_13_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%shift_reg_12_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shift_reg_12_load"   --->   Operation 30 'read' 'shift_reg_12_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%shift_reg_11_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shift_reg_11_load"   --->   Operation 31 'read' 'shift_reg_11_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%shift_reg_10_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shift_reg_10_load"   --->   Operation 32 'read' 'shift_reg_10_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%shift_reg_9_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shift_reg_9_load"   --->   Operation 33 'read' 'shift_reg_9_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shift_reg_8_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shift_reg_8_load"   --->   Operation 34 'read' 'shift_reg_8_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%shift_reg_7_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shift_reg_7_load"   --->   Operation 35 'read' 'shift_reg_7_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%shift_reg_6_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shift_reg_6_load"   --->   Operation 36 'read' 'shift_reg_6_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%shift_reg_5_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shift_reg_5_load"   --->   Operation 37 'read' 'shift_reg_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shift_reg_4_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shift_reg_4_load"   --->   Operation 38 'read' 'shift_reg_4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%shift_reg_3_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shift_reg_3_load"   --->   Operation 39 'read' 'shift_reg_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%shift_reg_2_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shift_reg_2_load"   --->   Operation 40 'read' 'shift_reg_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%shift_reg_1_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shift_reg_1_load"   --->   Operation 41 'read' 'shift_reg_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%shift_reg_0_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %shift_reg_0_load"   --->   Operation 42 'read' 'shift_reg_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %shift_reg_0_load_read, i32 %empty_20"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 44 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %shift_reg_1_load_read, i32 %empty_19"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 45 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %shift_reg_2_load_read, i32 %empty_18"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 46 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %shift_reg_3_load_read, i32 %empty_17"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 47 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %shift_reg_4_load_read, i32 %empty_16"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 48 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %shift_reg_5_load_read, i32 %empty_15"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 49 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %shift_reg_6_load_read, i32 %empty_14"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 50 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %shift_reg_7_load_read, i32 %empty_13"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 51 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %shift_reg_8_load_read, i32 %empty_12"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 52 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %shift_reg_9_load_read, i32 %empty_11"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 53 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %shift_reg_10_load_read, i32 %empty_10"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 54 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %shift_reg_11_load_read, i32 %empty_9"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 55 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %shift_reg_12_load_read, i32 %empty_8"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 56 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %shift_reg_13_load_read, i32 %empty_7"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 57 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %shift_reg_14_load_read, i32 %empty"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 58 [1/1] (1.61ns)   --->   "%store_ln18 = store i9 0, i9 %i" [filter.cpp:18]   --->   Operation 58 'store' 'store_ln18' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_21_3"   --->   Operation 59 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [filter.cpp:18]   --->   Operation 60 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (2.11ns)   --->   "%icmp_ln18 = icmp_eq  i9 %i_1, i9 256" [filter.cpp:18]   --->   Operation 61 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (2.11ns)   --->   "%add_ln18 = add i9 %i_1, i9 1" [filter.cpp:18]   --->   Operation 62 'add' 'add_ln18' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %VITIS_LOOP_21_3.split, void %for.end34.exitStub" [filter.cpp:18]   --->   Operation 63 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i9 %i_1" [filter.cpp:18]   --->   Operation 64 'zext' 'zext_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%in_r_addr = getelementptr i32 %in_r, i64 0, i64 %zext_ln18" [filter.cpp:25]   --->   Operation 65 'getelementptr' 'in_r_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (3.25ns)   --->   "%in_r_load = load i8 %in_r_addr" [filter.cpp:25]   --->   Operation 66 'load' 'in_r_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 67 [1/1] (1.61ns)   --->   "%store_ln18 = store i9 %add_ln18, i9 %i" [filter.cpp:18]   --->   Operation 67 'store' 'store_ln18' <Predicate = (!icmp_ln18)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 4.86>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_load51 = load i32 %empty_7"   --->   Operation 68 'load' 'p_load51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%p_load50 = load i32 %empty_8"   --->   Operation 69 'load' 'p_load50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%p_load49 = load i32 %empty_9"   --->   Operation 70 'load' 'p_load49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%p_load48 = load i32 %empty_10"   --->   Operation 71 'load' 'p_load48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%p_load47 = load i32 %empty_11"   --->   Operation 72 'load' 'p_load47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%p_load46 = load i32 %empty_12" [filter.cpp:18]   --->   Operation 73 'load' 'p_load46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%p_load45 = load i32 %empty_13" [filter.cpp:29]   --->   Operation 74 'load' 'p_load45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%p_load44 = load i32 %empty_14"   --->   Operation 75 'load' 'p_load44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%p_load43 = load i32 %empty_15"   --->   Operation 76 'load' 'p_load43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%p_load42 = load i32 %empty_16"   --->   Operation 77 'load' 'p_load42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%p_load41 = load i32 %empty_17"   --->   Operation 78 'load' 'p_load41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%p_load40 = load i32 %empty_18"   --->   Operation 79 'load' 'p_load40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%p_load39 = load i32 %empty_19"   --->   Operation 80 'load' 'p_load39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_20" [filter.cpp:18]   --->   Operation 81 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/2] ( I:3.25ns O:3.25ns )   --->   "%in_r_load = load i8 %in_r_addr" [filter.cpp:25]   --->   Operation 82 'load' 'in_r_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 83 [1/1] (2.70ns)   --->   "%tmp32 = add i32 %p_load48, i32 %p_load40"   --->   Operation 83 'add' 'tmp32' <Predicate = (!icmp_ln18)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (1.61ns)   --->   "%store_ln25 = store i32 %in_r_load, i32 %empty_20" [filter.cpp:25]   --->   Operation 84 'store' 'store_ln25' <Predicate = (!icmp_ln18)> <Delay = 1.61>
ST_2 : Operation 85 [1/1] (1.61ns)   --->   "%store_ln18 = store i32 %p_load, i32 %empty_19" [filter.cpp:18]   --->   Operation 85 'store' 'store_ln18' <Predicate = (!icmp_ln18)> <Delay = 1.61>
ST_2 : Operation 86 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %p_load39, i32 %empty_18"   --->   Operation 86 'store' 'store_ln0' <Predicate = (!icmp_ln18)> <Delay = 1.61>
ST_2 : Operation 87 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %p_load40, i32 %empty_17"   --->   Operation 87 'store' 'store_ln0' <Predicate = (!icmp_ln18)> <Delay = 1.61>
ST_2 : Operation 88 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %p_load41, i32 %empty_16"   --->   Operation 88 'store' 'store_ln0' <Predicate = (!icmp_ln18)> <Delay = 1.61>
ST_2 : Operation 89 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %p_load42, i32 %empty_15"   --->   Operation 89 'store' 'store_ln0' <Predicate = (!icmp_ln18)> <Delay = 1.61>
ST_2 : Operation 90 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %p_load43, i32 %empty_14"   --->   Operation 90 'store' 'store_ln0' <Predicate = (!icmp_ln18)> <Delay = 1.61>
ST_2 : Operation 91 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %p_load44, i32 %empty_13"   --->   Operation 91 'store' 'store_ln0' <Predicate = (!icmp_ln18)> <Delay = 1.61>
ST_2 : Operation 92 [1/1] (1.61ns)   --->   "%store_ln29 = store i32 %p_load45, i32 %empty_12" [filter.cpp:29]   --->   Operation 92 'store' 'store_ln29' <Predicate = (!icmp_ln18)> <Delay = 1.61>
ST_2 : Operation 93 [1/1] (1.61ns)   --->   "%store_ln18 = store i32 %p_load46, i32 %empty_11" [filter.cpp:18]   --->   Operation 93 'store' 'store_ln18' <Predicate = (!icmp_ln18)> <Delay = 1.61>
ST_2 : Operation 94 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %p_load47, i32 %empty_10"   --->   Operation 94 'store' 'store_ln0' <Predicate = (!icmp_ln18)> <Delay = 1.61>
ST_2 : Operation 95 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %p_load48, i32 %empty_9"   --->   Operation 95 'store' 'store_ln0' <Predicate = (!icmp_ln18)> <Delay = 1.61>
ST_2 : Operation 96 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %p_load49, i32 %empty_8"   --->   Operation 96 'store' 'store_ln0' <Predicate = (!icmp_ln18)> <Delay = 1.61>
ST_2 : Operation 97 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %p_load50, i32 %empty_7"   --->   Operation 97 'store' 'store_ln0' <Predicate = (!icmp_ln18)> <Delay = 1.61>
ST_2 : Operation 98 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %p_load51, i32 %empty"   --->   Operation 98 'store' 'store_ln0' <Predicate = (!icmp_ln18)> <Delay = 1.61>

State 3 <SV = 2> <Delay = 6.86>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i32 %p_load46" [filter.cpp:18]   --->   Operation 99 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = trunc i32 %p_load" [filter.cpp:18]   --->   Operation 100 'trunc' 'trunc_ln18_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (2.70ns)   --->   "%tmp = add i32 %p_load51, i32 %p_load43"   --->   Operation 101 'add' 'tmp' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%empty_22 = trunc i32 %p_load42"   --->   Operation 102 'trunc' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%empty_23 = trunc i32 %p_load50"   --->   Operation 103 'trunc' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (2.63ns)   --->   "%tmp3017 = add i30 %empty_23, i30 %empty_22"   --->   Operation 104 'add' 'tmp3017' <Predicate = true> <Delay = 2.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [2/2] (6.86ns)   --->   "%tmp33 = mul i32 %tmp32, i32 4294967293"   --->   Operation 105 'mul' 'tmp33' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (2.66ns)   --->   "%tmp3415 = sub i31 %trunc_ln18_1, i31 %trunc_ln18" [filter.cpp:18]   --->   Operation 106 'sub' 'tmp3415' <Predicate = true> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp3415, i1 0" [filter.cpp:18]   --->   Operation 107 'bitconcatenate' 'tmp2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (2.70ns)   --->   "%add_ln29 = add i32 %tmp2, i32 %p_load45" [filter.cpp:29]   --->   Operation 108 'add' 'add_ln29' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.86>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%empty_21 = shl i32 %tmp, i32 2"   --->   Operation 109 'shl' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_neg38 = sub i32 0, i32 %empty_21"   --->   Operation 110 'sub' 'p_neg38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 111 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%tmp29 = sub i32 %p_neg38, i32 %tmp"   --->   Operation 111 'sub' 'tmp29' <Predicate = true> <Delay = 4.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 112 [1/2] (6.86ns)   --->   "%tmp33 = mul i32 %tmp32, i32 4294967293"   --->   Operation 112 'mul' 'tmp33' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.50>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%tmp1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %tmp3017, i2 0"   --->   Operation 113 'bitconcatenate' 'tmp1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_2 = add i32 %tmp1, i32 %tmp29" [filter.cpp:29]   --->   Operation 114 'add' 'add_ln29_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 115 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%add_ln29_3 = add i32 %add_ln29_2, i32 %tmp33" [filter.cpp:29]   --->   Operation 115 'add' 'add_ln29_3' <Predicate = true> <Delay = 4.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.50>
ST_6 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_1 = add i32 %add_ln29, i32 %in_r_load" [filter.cpp:29]   --->   Operation 116 'add' 'add_ln29_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 117 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%add_ln29_4 = add i32 %add_ln29_3, i32 %add_ln29_1" [filter.cpp:29]   --->   Operation 117 'add' 'add_ln29_4' <Predicate = true> <Delay = 4.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%p_load52 = load i32 %empty"   --->   Operation 124 'load' 'p_load52' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out, i32 %p_load" [filter.cpp:18]   --->   Operation 125 'write' 'write_ln18' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out1, i32 %p_load39"   --->   Operation 126 'write' 'write_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out2, i32 %p_load40"   --->   Operation 127 'write' 'write_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out3, i32 %p_load41"   --->   Operation 128 'write' 'write_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out4, i32 %p_load42"   --->   Operation 129 'write' 'write_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out5, i32 %p_load43"   --->   Operation 130 'write' 'write_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out6, i32 %p_load44"   --->   Operation 131 'write' 'write_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out7, i32 %p_load45" [filter.cpp:29]   --->   Operation 132 'write' 'write_ln29' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out8, i32 %p_load46" [filter.cpp:18]   --->   Operation 133 'write' 'write_ln18' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out9, i32 %p_load47"   --->   Operation 134 'write' 'write_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out10, i32 %p_load48"   --->   Operation 135 'write' 'write_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out11, i32 %p_load49"   --->   Operation 136 'write' 'write_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out12, i32 %p_load50"   --->   Operation 137 'write' 'write_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out13, i32 %p_load51"   --->   Operation 138 'write' 'write_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_out14, i32 %p_load52"   --->   Operation 139 'write' 'write_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 140 'ret' 'ret_ln0' <Predicate = (icmp_ln18)> <Delay = 1.61>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [filter.cpp:18]   --->   Operation 118 'specpipeline' 'specpipeline_ln18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [filter.cpp:18]   --->   Operation 119 'speclooptripcount' 'speclooptripcount_ln18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [filter.cpp:18]   --->   Operation 120 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%out_r_addr = getelementptr i32 %out_r, i64 0, i64 %zext_ln18" [filter.cpp:32]   --->   Operation 121 'getelementptr' 'out_r_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln32 = store i32 %add_ln29_4, i8 %out_r_addr" [filter.cpp:32]   --->   Operation 122 'store' 'store_ln32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln18 = br void %VITIS_LOOP_21_3" [filter.cpp:18]   --->   Operation 123 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.339ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln18', filter.cpp:18) of constant 0 on local variable 'i', filter.cpp:18 [81]  (1.610 ns)
	'load' operation 9 bit ('i', filter.cpp:18) on local variable 'i', filter.cpp:18 [84]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln18', filter.cpp:18) [99]  (2.119 ns)
	'store' operation 0 bit ('store_ln18', filter.cpp:18) of variable 'add_ln18', filter.cpp:18 on local variable 'i', filter.cpp:18 [145]  (1.610 ns)

 <State 2>: 4.867ns
The critical path consists of the following:
	'load' operation 32 bit ('in_r_load', filter.cpp:25) on array 'in_r' [110]  (3.257 ns)
	'store' operation 0 bit ('store_ln25', filter.cpp:25) of variable 'in_r_load', filter.cpp:25 on local variable 'empty_20' [130]  (1.610 ns)

 <State 3>: 6.860ns
The critical path consists of the following:
	'mul' operation 32 bit ('tmp33') [120]  (6.860 ns)

 <State 4>: 6.860ns
The critical path consists of the following:
	'mul' operation 32 bit ('tmp33') [120]  (6.860 ns)

 <State 5>: 4.505ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln29_2', filter.cpp:29) [125]  (0.000 ns)
	'add' operation 32 bit ('add_ln29_3', filter.cpp:29) [126]  (4.505 ns)

 <State 6>: 4.505ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln29_1', filter.cpp:29) [124]  (0.000 ns)
	'add' operation 32 bit ('add_ln29_4', filter.cpp:29) [127]  (4.505 ns)

 <State 7>: 3.257ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('out_r_addr', filter.cpp:32) [128]  (0.000 ns)
	'store' operation 0 bit ('store_ln32', filter.cpp:32) of variable 'add_ln29_4', filter.cpp:29 on array 'out_r' [129]  (3.257 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
