# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do rede_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/rede_H {C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/rede_H/rede.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:35 on Jun 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/rede_H" C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/rede_H/rede.v 
# -- Compiling module rede
# 
# Top level modules:
# 	rede
# End time: 21:47:35 on Jun 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP {C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:35 on Jun 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP" C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/ula_fx.v 
# -- Compiling module ula_fx
# 
# Top level modules:
# 	ula_fx
# End time: 21:47:35 on Jun 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP {C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/stack_pointer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:35 on Jun 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP" C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/stack_pointer.v 
# -- Compiling module stack_pointer
# 
# Top level modules:
# 	stack_pointer
# End time: 21:47:36 on Jun 22,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP {C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/reg_file.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:36 on Jun 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP" C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/reg_file.v 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 21:47:36 on Jun 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP {C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/proc_fx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:36 on Jun 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP" C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/proc_fx.v 
# -- Compiling module proc_fx
# 
# Top level modules:
# 	proc_fx
# End time: 21:47:36 on Jun 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP {C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/prefetch.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:36 on Jun 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP" C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/prefetch.v 
# -- Compiling module prefetch
# 
# Top level modules:
# 	prefetch
# End time: 21:47:36 on Jun 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP {C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/pc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:36 on Jun 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP" C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/pc.v 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 21:47:36 on Jun 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP {C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/positivo_fx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:36 on Jun 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP" C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/positivo_fx.v 
# -- Compiling module positivo_fx
# 
# Top level modules:
# 	positivo_fx
# End time: 21:47:36 on Jun 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP {C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/mem_instr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:36 on Jun 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP" C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/mem_instr.v 
# -- Compiling module mem_instr
# 
# Top level modules:
# 	mem_instr
# End time: 21:47:36 on Jun 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP {C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/mem_data.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:36 on Jun 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP" C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/mem_data.v 
# -- Compiling module mem_data
# 
# Top level modules:
# 	mem_data
# End time: 21:47:37 on Jun 22,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP {C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/instr_dec_fx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:37 on Jun 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP" C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/instr_dec_fx.v 
# -- Compiling module instr_dec_fx
# 
# Top level modules:
# 	instr_dec_fx
# End time: 21:47:37 on Jun 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP {C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/core_fx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:37 on Jun 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP" C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/core_fx.v 
# -- Compiling module core_fx
# 
# Top level modules:
# 	core_fx
# End time: 21:47:37 on Jun 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP {C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/addr_dec.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:37 on Jun 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP" C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Proc_IP/addr_dec.v 
# -- Compiling module addr_dec
# 
# Top level modules:
# 	addr_dec
# End time: 21:47:37 on Jun 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/rede_H {C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/rede_H/multicore.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:37 on Jun 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/rede_H" C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/rede_H/multicore.v 
# -- Compiling module multicore
# 
# Top level modules:
# 	multicore
# End time: 21:47:37 on Jun 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Quartus_Files/../rede_H {C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Quartus_Files/../rede_H/multicore_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:37 on Jun 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Quartus_Files/../rede_H" C:/Users/melis/Desktop/GitDesk/rede/rede/Hardware/Quartus_Files/../rede_H/multicore_tb.v 
# -- Compiling module multicore_tb
# 
# Top level modules:
# 	multicore_tb
# End time: 21:47:37 on Jun 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclone10lp_ver -L rtl_work -L work -voptargs="+acc"  multicore_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclone10lp_ver -L rtl_work -L work -voptargs=""+acc"" multicore_tb 
# Start time: 21:47:37 on Jun 22,2020
# Loading work.multicore_tb
# Loading work.multicore
# Loading work.rede
# Loading work.proc_fx
# Loading work.mem_data
# Loading work.addr_dec
# Loading work.core_fx
# Loading work.pc
# Loading work.prefetch
# Loading work.instr_dec_fx
# Loading work.stack_pointer
# Loading work.ula_fx
# Loading work.positivo_fx
# Loading work.mem_instr
# Loading work.reg_file
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
# End time: 21:51:40 on Jun 22,2020, Elapsed time: 0:04:03
# Errors: 0, Warnings: 0
