<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="file:////mnt/media/Tools/Altera/Quartus_23p3/quartus/dspba/Blocksets/BaseBlocks/modelip.xsl"?>
<MODEL>
<NAME>ca_interp/DUT/Summer_DUC/Summer</NAME>
<BUILD_YEAR>2023</BUILD_YEAR>
<LATENCY block='lastTStep'>0</LATENCY>
<INFO>
 <TEXT>Created using DSP Builder for Intel(R) FPGAs - Advanced Blockset software</TEXT>
</INFO>
<INFO>
 <TEXT>Written on Tue Jan  7 17:04:25 2025
</TEXT>
</INFO>
<PORTS>
<PORT>
 <NAME>in_1_0_imag_d1_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>General Purpose Input</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_1_0_real_d1_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>General Purpose Input</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_1_1_imag_d1_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>General Purpose Input</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_1_1_real_d1_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>General Purpose Input</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_1_2_imag_d1_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>General Purpose Input</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_1_2_real_d1_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>General Purpose Input</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_1_3_imag_d1_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>General Purpose Input</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_1_3_real_d1_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>General Purpose Input</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_2_v1_tpl</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>General Purpose Input</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_3_c1_tpl</NAME>
 <WIDTH>8</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>General Purpose Input</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_4_0_imag_d2_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>General Purpose Input</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_4_0_real_d2_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>General Purpose Input</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_4_1_imag_d2_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>General Purpose Input</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_4_1_real_d2_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>General Purpose Input</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_4_2_imag_d2_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>General Purpose Input</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_4_2_real_d2_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>General Purpose Input</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_4_3_imag_d2_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>General Purpose Input</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_4_3_real_d2_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>General Purpose Input</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_5_v2_tpl</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>General Purpose Input</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_6_c2_tpl</NAME>
 <WIDTH>8</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>General Purpose Input</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain_RegField_x_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>General Purpose Input</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain_RegField1_x_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>General Purpose Input</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain_RegField2_x_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>General Purpose Input</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain_RegField3_x_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>General Purpose Input</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField1_x_tpl</NAME>
 <WIDTH>8</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>General Purpose Input</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField2_x_tpl</NAME>
 <WIDTH>8</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>General Purpose Input</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField3_x_tpl</NAME>
 <WIDTH>8</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>General Purpose Input</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField4_x_tpl</NAME>
 <WIDTH>8</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>General Purpose Input</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField6_x_tpl</NAME>
 <WIDTH>8</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>General Purpose Input</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField7_x_tpl</NAME>
 <WIDTH>8</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>General Purpose Input</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField8_x_tpl</NAME>
 <WIDTH>8</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>General Purpose Input</DESCRIPTION>
</PORT>
<PORT>
 <NAME>in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField9_x_tpl</NAME>
 <WIDTH>8</WIDTH>
 <DIRECTION>in</DIRECTION>
 <DESCRIPTION>General Purpose Input</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_1_0_imag_alt_data1_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>General Purpose Output</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_1_0_real_alt_data1_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>General Purpose Output</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_1_1_imag_alt_data1_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>General Purpose Output</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_1_1_real_alt_data1_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>General Purpose Output</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_1_2_imag_alt_data1_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>General Purpose Output</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_1_2_real_alt_data1_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>General Purpose Output</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_1_3_imag_alt_data1_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>General Purpose Output</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_1_3_real_alt_data1_tpl</NAME>
 <WIDTH>16</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>General Purpose Output</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_2_alt_v1_tpl</NAME>
 <WIDTH>1</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>General Purpose Output</DESCRIPTION>
</PORT>
<PORT>
 <NAME>out_3_alt_c1_tpl</NAME>
 <WIDTH>8</WIDTH>
 <DIRECTION>out</DIRECTION>
 <DESCRIPTION>General Purpose Output</DESCRIPTION>
</PORT>
</PORTS>

<TIMING>
 <WAVEFORM>
  <NAME>Overview</NAME>
  <PATH>./cic.svg</PATH>
 </WAVEFORM>
</TIMING>
<RESOURCES>
<FUNIT>
 <FUNAME>GND</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>VCC</FUNAME>
 <FUTYPE>CONSTANT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>scale_Antenna_Summer2</FUNAME>
 <FUTYPE>BLACKBOX</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>scale_Antenna_Summer3</FUNAME>
 <FUTYPE>BLACKBOX</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Carrier_Aggregation_and_Gain_vunroll_cunroll_x</FUNAME>
 <FUTYPE>BLACKBOX</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>Delay_Compensation_vunroll_cunroll_x</FUNAME>
 <FUTYPE>BLACKBOX</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>1</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
</FUNIT>
<FUNIT>
 <FUNAME>in_1_0_imag_d1_tpl</FUNAME>
 <FUTYPE>GPIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>in_1_0_real_d1_tpl</FUNAME>
 <FUTYPE>GPIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>in_1_1_imag_d1_tpl</FUNAME>
 <FUTYPE>GPIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>in_1_1_real_d1_tpl</FUNAME>
 <FUTYPE>GPIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>in_1_2_imag_d1_tpl</FUNAME>
 <FUTYPE>GPIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>in_1_2_real_d1_tpl</FUNAME>
 <FUTYPE>GPIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>in_1_3_imag_d1_tpl</FUNAME>
 <FUTYPE>GPIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>in_1_3_real_d1_tpl</FUNAME>
 <FUTYPE>GPIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>in_2_v1_tpl</FUNAME>
 <FUTYPE>GPIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>in_3_c1_tpl</FUNAME>
 <FUTYPE>GPIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>in_4_0_imag_d2_tpl</FUNAME>
 <FUTYPE>GPIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>in_4_0_real_d2_tpl</FUNAME>
 <FUTYPE>GPIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>in_4_1_imag_d2_tpl</FUNAME>
 <FUTYPE>GPIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>in_4_1_real_d2_tpl</FUNAME>
 <FUTYPE>GPIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>in_4_2_imag_d2_tpl</FUNAME>
 <FUTYPE>GPIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>in_4_2_real_d2_tpl</FUNAME>
 <FUTYPE>GPIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>in_4_3_imag_d2_tpl</FUNAME>
 <FUTYPE>GPIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>in_4_3_real_d2_tpl</FUNAME>
 <FUTYPE>GPIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>in_5_v2_tpl</FUNAME>
 <FUTYPE>GPIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>in_6_c2_tpl</FUNAME>
 <FUTYPE>GPIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain_RegField_x_tpl</FUNAME>
 <FUTYPE>GPIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain_RegField1_x_tpl</FUNAME>
 <FUTYPE>GPIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain_RegField2_x_tpl</FUNAME>
 <FUTYPE>GPIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain_RegField3_x_tpl</FUNAME>
 <FUTYPE>GPIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField1_x_tpl</FUNAME>
 <FUTYPE>GPIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField2_x_tpl</FUNAME>
 <FUTYPE>GPIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField3_x_tpl</FUNAME>
 <FUTYPE>GPIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField4_x_tpl</FUNAME>
 <FUTYPE>GPIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField6_x_tpl</FUNAME>
 <FUTYPE>GPIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField7_x_tpl</FUNAME>
 <FUTYPE>GPIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField8_x_tpl</FUNAME>
 <FUTYPE>GPIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>in_AMMregisterWireData_ca_interp_DUT_Summer_DUC_Summer_Delay_Compensation_RegField9_x_tpl</FUNAME>
 <FUTYPE>GPIN</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>out_1_0_imag_alt_data1_tpl</FUNAME>
 <FUTYPE>GPOUT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>out_1_0_real_alt_data1_tpl</FUNAME>
 <FUTYPE>GPOUT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>out_1_1_imag_alt_data1_tpl</FUNAME>
 <FUTYPE>GPOUT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>out_1_1_real_alt_data1_tpl</FUNAME>
 <FUTYPE>GPOUT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>out_1_2_imag_alt_data1_tpl</FUNAME>
 <FUTYPE>GPOUT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>out_1_2_real_alt_data1_tpl</FUNAME>
 <FUTYPE>GPOUT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>out_1_3_imag_alt_data1_tpl</FUNAME>
 <FUTYPE>GPOUT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>out_1_3_real_alt_data1_tpl</FUNAME>
 <FUTYPE>GPOUT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>out_2_alt_v1_tpl</FUNAME>
 <FUTYPE>GPOUT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<FUNIT>
 <FUNAME>out_3_alt_c1_tpl</FUNAME>
 <FUTYPE>GPOUT</FUTYPE>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
 <SHOWINRESOURCEVIEWER>0</SHOWINRESOURCEVIEWER>
 <LATENCY>0</LATENCY>
 <DELAY_CORRECTION>0</DELAY_CORRECTION>
</FUNIT>
<TOTAL>
 <LUT4>0</LUT4>
 <MULT>0</MULT>
 <BITS>0</BITS>
 <BLOCKS>0</BLOCKS>
</TOTAL>
</RESOURCES>

</MODEL>
