Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Mar 16 11:39:47 2017
| Host         : Inator running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ex2_wrapper_timing_summary_routed.rpt -rpx ex2_wrapper_timing_summary_routed.rpx
| Design       : ex2_wrapper
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.751      -12.238                      8                   74        0.187        0.000                      0                   74        4.500        0.000                       0                    43  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.751      -12.238                      8                   74        0.187        0.000                      0                   74        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            8  Failing Endpoints,  Worst Slack       -1.751ns,  Total Violation      -12.238ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.751ns  (required time - arrival time)
  Source:                 ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.716ns  (logic 6.404ns (54.661%)  route 5.312ns (45.339%))
  Logic Levels:           28  (CARRY4=17 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 13.991 - 10.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.321     4.252    ex2_i/Greatest_common_divisor_0/U0/clk
    SLICE_X87Y65         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y65         FDRE (Prop_fdre_C_Q)         0.341     4.593 f  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[3]/Q
                         net (fo=17, routed)          0.623     5.216    ex2_i/Greatest_common_divisor_0/U0/FSM_B[3]
    SLICE_X88Y64         LUT6 (Prop_lut6_I0_O)        0.097     5.313 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_9/O
                         net (fo=5, routed)           0.119     5.432    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_9_n_0
    SLICE_X88Y64         LUT4 (Prop_lut4_I1_O)        0.097     5.529 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_1/O
                         net (fo=12, routed)          0.755     6.283    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_1_n_0
    SLICE_X84Y64         LUT2 (Prop_lut2_I1_O)        0.102     6.385 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_1__1/O
                         net (fo=1, routed)           0.000     6.385    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_1__1_n_0
    SLICE_X84Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     6.630 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.630    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry__0_n_0
    SLICE_X84Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     6.814 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry__1/CO[0]
                         net (fo=11, routed)          0.518     7.332    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry__1_n_3
    SLICE_X87Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.597     7.929 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.929    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_50_n_0
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.018 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.018    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_47_n_0
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     8.138 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_46/CO[1]
                         net (fo=11, routed)          0.435     8.573    ex2_i/Greatest_common_divisor_0/U0/CO[0]
    SLICE_X87Y66         LUT3 (Prop_lut3_I0_O)        0.249     8.822 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_57/O
                         net (fo=1, routed)           0.000     8.822    ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_57_n_0
    SLICE_X87Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.234 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.234    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_38_n_0
    SLICE_X87Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.323 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.323    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_35_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.443 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_34/CO[1]
                         net (fo=11, routed)          0.376     9.819    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_0[0]
    SLICE_X86Y67         LUT3 (Prop_lut3_I0_O)        0.249    10.068 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_45/O
                         net (fo=1, routed)           0.000    10.068    ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_45_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.480 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.480    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_26_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.569 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.569    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_23_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    10.689 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_22/CO[1]
                         net (fo=11, routed)          0.450    11.139    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_2[0]
    SLICE_X87Y70         LUT3 (Prop_lut3_I0_O)        0.249    11.388 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_29/O
                         net (fo=1, routed)           0.000    11.388    ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_29_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.800 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.800    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_14_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    11.920 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.480    12.400    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[6]_1[0]
    SLICE_X88Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.596    12.996 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.996    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[6]_i_5_n_0
    SLICE_X88Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.088 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.088    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_9_n_0
    SLICE_X88Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    13.207 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_8/CO[1]
                         net (fo=11, routed)          0.382    13.589    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_8_n_2
    SLICE_X86Y70         LUT3 (Prop_lut3_I0_O)        0.251    13.840 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[2]_i_6/O
                         net (fo=1, routed)           0.000    13.840    ex2_i/Greatest_common_divisor_0/U0/FSM_B[2]_i_6_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    14.272 f  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[2]_i_3/O[2]
                         net (fo=5, routed)           0.335    14.607    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[2]_i_3_n_5
    SLICE_X89Y68         LUT4 (Prop_lut4_I3_O)        0.230    14.837 f  ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_12/O
                         net (fo=1, routed)           0.288    15.125    ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_12_n_0
    SLICE_X88Y67         LUT5 (Prop_lut5_I0_O)        0.097    15.222 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_6/O
                         net (fo=4, routed)           0.456    15.678    ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_6_n_0
    SLICE_X87Y72         LUT6 (Prop_lut6_I4_O)        0.097    15.775 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_3/O
                         net (fo=1, routed)           0.096    15.870    ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_3_n_0
    SLICE_X87Y72         LUT6 (Prop_lut6_I1_O)        0.097    15.967 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_1/O
                         net (fo=1, routed)           0.000    15.967    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next[7]
    SLICE_X87Y72         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.213    13.991    ex2_i/Greatest_common_divisor_0/U0/clk
    SLICE_X87Y72         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]/C
                         clock pessimism              0.231    14.222    
                         clock uncertainty           -0.035    14.186    
    SLICE_X87Y72         FDRE (Setup_fdre_C_D)        0.030    14.216    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]
  -------------------------------------------------------------------
                         required time                         14.216    
                         arrival time                         -15.967    
  -------------------------------------------------------------------
                         slack                                 -1.751    

Slack (VIOLATED) :        -1.650ns  (required time - arrival time)
  Source:                 ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.623ns  (logic 6.404ns (55.100%)  route 5.219ns (44.900%))
  Logic Levels:           28  (CARRY4=17 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.997ns = ( 13.997 - 10.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.321     4.252    ex2_i/Greatest_common_divisor_0/U0/clk
    SLICE_X87Y65         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y65         FDRE (Prop_fdre_C_Q)         0.341     4.593 f  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[3]/Q
                         net (fo=17, routed)          0.623     5.216    ex2_i/Greatest_common_divisor_0/U0/FSM_B[3]
    SLICE_X88Y64         LUT6 (Prop_lut6_I0_O)        0.097     5.313 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_9/O
                         net (fo=5, routed)           0.119     5.432    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_9_n_0
    SLICE_X88Y64         LUT4 (Prop_lut4_I1_O)        0.097     5.529 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_1/O
                         net (fo=12, routed)          0.755     6.283    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_1_n_0
    SLICE_X84Y64         LUT2 (Prop_lut2_I1_O)        0.102     6.385 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_1__1/O
                         net (fo=1, routed)           0.000     6.385    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_1__1_n_0
    SLICE_X84Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     6.630 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.630    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry__0_n_0
    SLICE_X84Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     6.814 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry__1/CO[0]
                         net (fo=11, routed)          0.518     7.332    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry__1_n_3
    SLICE_X87Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.597     7.929 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.929    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_50_n_0
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.018 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.018    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_47_n_0
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     8.138 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_46/CO[1]
                         net (fo=11, routed)          0.435     8.573    ex2_i/Greatest_common_divisor_0/U0/CO[0]
    SLICE_X87Y66         LUT3 (Prop_lut3_I0_O)        0.249     8.822 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_57/O
                         net (fo=1, routed)           0.000     8.822    ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_57_n_0
    SLICE_X87Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.234 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.234    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_38_n_0
    SLICE_X87Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.323 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.323    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_35_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.443 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_34/CO[1]
                         net (fo=11, routed)          0.376     9.819    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_0[0]
    SLICE_X86Y67         LUT3 (Prop_lut3_I0_O)        0.249    10.068 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_45/O
                         net (fo=1, routed)           0.000    10.068    ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_45_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.480 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.480    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_26_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.569 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.569    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_23_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    10.689 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_22/CO[1]
                         net (fo=11, routed)          0.450    11.139    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_2[0]
    SLICE_X87Y70         LUT3 (Prop_lut3_I0_O)        0.249    11.388 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_29/O
                         net (fo=1, routed)           0.000    11.388    ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_29_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.800 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.800    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_14_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    11.920 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.480    12.400    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[6]_1[0]
    SLICE_X88Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.596    12.996 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.996    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[6]_i_5_n_0
    SLICE_X88Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.088 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.088    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_9_n_0
    SLICE_X88Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    13.207 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_8/CO[1]
                         net (fo=11, routed)          0.382    13.589    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_8_n_2
    SLICE_X86Y70         LUT3 (Prop_lut3_I0_O)        0.251    13.840 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[2]_i_6/O
                         net (fo=1, routed)           0.000    13.840    ex2_i/Greatest_common_divisor_0/U0/FSM_B[2]_i_6_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    14.272 f  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[2]_i_3/O[2]
                         net (fo=5, routed)           0.335    14.607    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[2]_i_3_n_5
    SLICE_X89Y68         LUT4 (Prop_lut4_I3_O)        0.230    14.837 f  ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_12/O
                         net (fo=1, routed)           0.288    15.125    ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_12_n_0
    SLICE_X88Y67         LUT5 (Prop_lut5_I0_O)        0.097    15.222 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_6/O
                         net (fo=4, routed)           0.364    15.586    ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_6_n_0
    SLICE_X89Y66         LUT6 (Prop_lut6_I3_O)        0.097    15.683 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[4]_i_2/O
                         net (fo=1, routed)           0.094    15.777    ex2_i/Greatest_common_divisor_0/U0/FSM_B[4]_i_2_n_0
    SLICE_X89Y66         LUT5 (Prop_lut5_I4_O)        0.097    15.874 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[4]_i_1/O
                         net (fo=1, routed)           0.000    15.874    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next[4]
    SLICE_X89Y66         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.219    13.997    ex2_i/Greatest_common_divisor_0/U0/clk
    SLICE_X89Y66         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[4]/C
                         clock pessimism              0.231    14.228    
                         clock uncertainty           -0.035    14.192    
    SLICE_X89Y66         FDRE (Setup_fdre_C_D)        0.032    14.224    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[4]
  -------------------------------------------------------------------
                         required time                         14.224    
                         arrival time                         -15.874    
  -------------------------------------------------------------------
                         slack                                 -1.650    

Slack (VIOLATED) :        -1.633ns  (required time - arrival time)
  Source:                 ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.642ns  (logic 6.404ns (55.006%)  route 5.238ns (44.994%))
  Logic Levels:           28  (CARRY4=17 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.997ns = ( 13.997 - 10.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.321     4.252    ex2_i/Greatest_common_divisor_0/U0/clk
    SLICE_X87Y65         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y65         FDRE (Prop_fdre_C_Q)         0.341     4.593 f  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[3]/Q
                         net (fo=17, routed)          0.623     5.216    ex2_i/Greatest_common_divisor_0/U0/FSM_B[3]
    SLICE_X88Y64         LUT6 (Prop_lut6_I0_O)        0.097     5.313 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_9/O
                         net (fo=5, routed)           0.119     5.432    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_9_n_0
    SLICE_X88Y64         LUT4 (Prop_lut4_I1_O)        0.097     5.529 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_1/O
                         net (fo=12, routed)          0.755     6.283    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_1_n_0
    SLICE_X84Y64         LUT2 (Prop_lut2_I1_O)        0.102     6.385 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_1__1/O
                         net (fo=1, routed)           0.000     6.385    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_1__1_n_0
    SLICE_X84Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     6.630 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.630    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry__0_n_0
    SLICE_X84Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     6.814 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry__1/CO[0]
                         net (fo=11, routed)          0.518     7.332    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry__1_n_3
    SLICE_X87Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.597     7.929 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.929    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_50_n_0
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.018 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.018    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_47_n_0
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     8.138 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_46/CO[1]
                         net (fo=11, routed)          0.435     8.573    ex2_i/Greatest_common_divisor_0/U0/CO[0]
    SLICE_X87Y66         LUT3 (Prop_lut3_I0_O)        0.249     8.822 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_57/O
                         net (fo=1, routed)           0.000     8.822    ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_57_n_0
    SLICE_X87Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.234 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.234    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_38_n_0
    SLICE_X87Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.323 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.323    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_35_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.443 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_34/CO[1]
                         net (fo=11, routed)          0.376     9.819    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_0[0]
    SLICE_X86Y67         LUT3 (Prop_lut3_I0_O)        0.249    10.068 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_45/O
                         net (fo=1, routed)           0.000    10.068    ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_45_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.480 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.480    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_26_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.569 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.569    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_23_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    10.689 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_22/CO[1]
                         net (fo=11, routed)          0.450    11.139    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_2[0]
    SLICE_X87Y70         LUT3 (Prop_lut3_I0_O)        0.249    11.388 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_29/O
                         net (fo=1, routed)           0.000    11.388    ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_29_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.800 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.800    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_14_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    11.920 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.480    12.400    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[6]_1[0]
    SLICE_X88Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.596    12.996 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.996    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[6]_i_5_n_0
    SLICE_X88Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.088 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.088    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_9_n_0
    SLICE_X88Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    13.207 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_8/CO[1]
                         net (fo=11, routed)          0.382    13.589    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_8_n_2
    SLICE_X86Y70         LUT3 (Prop_lut3_I0_O)        0.251    13.840 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[2]_i_6/O
                         net (fo=1, routed)           0.000    13.840    ex2_i/Greatest_common_divisor_0/U0/FSM_B[2]_i_6_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    14.272 f  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[2]_i_3/O[2]
                         net (fo=5, routed)           0.335    14.607    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[2]_i_3_n_5
    SLICE_X89Y68         LUT4 (Prop_lut4_I3_O)        0.230    14.837 f  ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_12/O
                         net (fo=1, routed)           0.288    15.125    ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_12_n_0
    SLICE_X88Y67         LUT5 (Prop_lut5_I0_O)        0.097    15.222 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_6/O
                         net (fo=4, routed)           0.373    15.595    ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_6_n_0
    SLICE_X88Y66         LUT6 (Prop_lut6_I3_O)        0.097    15.692 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[5]_i_2/O
                         net (fo=1, routed)           0.104    15.797    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0[5]
    SLICE_X88Y66         LUT5 (Prop_lut5_I2_O)        0.097    15.894 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[5]_i_1/O
                         net (fo=1, routed)           0.000    15.894    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next[5]
    SLICE_X88Y66         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.219    13.997    ex2_i/Greatest_common_divisor_0/U0/clk
    SLICE_X88Y66         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[5]/C
                         clock pessimism              0.231    14.228    
                         clock uncertainty           -0.035    14.192    
    SLICE_X88Y66         FDRE (Setup_fdre_C_D)        0.069    14.261    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[5]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                         -15.894    
  -------------------------------------------------------------------
                         slack                                 -1.633    

Slack (VIOLATED) :        -1.586ns  (required time - arrival time)
  Source:                 ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.557ns  (logic 6.404ns (55.414%)  route 5.153ns (44.586%))
  Logic Levels:           28  (CARRY4=17 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.321     4.252    ex2_i/Greatest_common_divisor_0/U0/clk
    SLICE_X87Y65         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y65         FDRE (Prop_fdre_C_Q)         0.341     4.593 f  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[3]/Q
                         net (fo=17, routed)          0.623     5.216    ex2_i/Greatest_common_divisor_0/U0/FSM_B[3]
    SLICE_X88Y64         LUT6 (Prop_lut6_I0_O)        0.097     5.313 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_9/O
                         net (fo=5, routed)           0.119     5.432    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_9_n_0
    SLICE_X88Y64         LUT4 (Prop_lut4_I1_O)        0.097     5.529 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_1/O
                         net (fo=12, routed)          0.755     6.283    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_1_n_0
    SLICE_X84Y64         LUT2 (Prop_lut2_I1_O)        0.102     6.385 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_1__1/O
                         net (fo=1, routed)           0.000     6.385    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_1__1_n_0
    SLICE_X84Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     6.630 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.630    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry__0_n_0
    SLICE_X84Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     6.814 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry__1/CO[0]
                         net (fo=11, routed)          0.518     7.332    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry__1_n_3
    SLICE_X87Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.597     7.929 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.929    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_50_n_0
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.018 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.018    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_47_n_0
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     8.138 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_46/CO[1]
                         net (fo=11, routed)          0.435     8.573    ex2_i/Greatest_common_divisor_0/U0/CO[0]
    SLICE_X87Y66         LUT3 (Prop_lut3_I0_O)        0.249     8.822 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_57/O
                         net (fo=1, routed)           0.000     8.822    ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_57_n_0
    SLICE_X87Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.234 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.234    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_38_n_0
    SLICE_X87Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.323 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.323    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_35_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.443 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_34/CO[1]
                         net (fo=11, routed)          0.376     9.819    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_0[0]
    SLICE_X86Y67         LUT3 (Prop_lut3_I0_O)        0.249    10.068 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_45/O
                         net (fo=1, routed)           0.000    10.068    ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_45_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.480 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.480    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_26_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.569 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.569    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_23_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    10.689 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_22/CO[1]
                         net (fo=11, routed)          0.450    11.139    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_2[0]
    SLICE_X87Y70         LUT3 (Prop_lut3_I0_O)        0.249    11.388 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_29/O
                         net (fo=1, routed)           0.000    11.388    ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_29_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.800 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.800    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_14_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    11.920 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.480    12.400    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[6]_1[0]
    SLICE_X88Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.596    12.996 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.996    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[6]_i_5_n_0
    SLICE_X88Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.088 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.088    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_9_n_0
    SLICE_X88Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    13.207 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_8/CO[1]
                         net (fo=11, routed)          0.382    13.589    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_8_n_2
    SLICE_X86Y70         LUT3 (Prop_lut3_I0_O)        0.251    13.840 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[2]_i_6/O
                         net (fo=1, routed)           0.000    13.840    ex2_i/Greatest_common_divisor_0/U0/FSM_B[2]_i_6_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    14.272 f  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[2]_i_3/O[2]
                         net (fo=5, routed)           0.335    14.607    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[2]_i_3_n_5
    SLICE_X89Y68         LUT4 (Prop_lut4_I3_O)        0.230    14.837 f  ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_12/O
                         net (fo=1, routed)           0.288    15.125    ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_12_n_0
    SLICE_X88Y67         LUT5 (Prop_lut5_I0_O)        0.097    15.222 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_6/O
                         net (fo=4, routed)           0.204    15.426    ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_6_n_0
    SLICE_X89Y67         LUT6 (Prop_lut6_I5_O)        0.097    15.523 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[6]_i_3/O
                         net (fo=1, routed)           0.188    15.711    ex2_i/Greatest_common_divisor_0/U0/FSM_B[6]_i_3_n_0
    SLICE_X89Y68         LUT6 (Prop_lut6_I1_O)        0.097    15.808 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[6]_i_1/O
                         net (fo=1, routed)           0.000    15.808    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next[6]
    SLICE_X89Y68         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.217    13.995    ex2_i/Greatest_common_divisor_0/U0/clk
    SLICE_X89Y68         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[6]/C
                         clock pessimism              0.231    14.226    
                         clock uncertainty           -0.035    14.190    
    SLICE_X89Y68         FDRE (Setup_fdre_C_D)        0.032    14.222    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[6]
  -------------------------------------------------------------------
                         required time                         14.222    
                         arrival time                         -15.808    
  -------------------------------------------------------------------
                         slack                                 -1.586    

Slack (VIOLATED) :        -1.550ns  (required time - arrival time)
  Source:                 ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.524ns  (logic 6.418ns (55.691%)  route 5.106ns (44.309%))
  Logic Levels:           28  (CARRY4=19 LUT2=1 LUT3=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.321     4.252    ex2_i/Greatest_common_divisor_0/U0/clk
    SLICE_X87Y65         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y65         FDRE (Prop_fdre_C_Q)         0.341     4.593 f  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[3]/Q
                         net (fo=17, routed)          0.623     5.216    ex2_i/Greatest_common_divisor_0/U0/FSM_B[3]
    SLICE_X88Y64         LUT6 (Prop_lut6_I0_O)        0.097     5.313 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_9/O
                         net (fo=5, routed)           0.119     5.432    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_9_n_0
    SLICE_X88Y64         LUT4 (Prop_lut4_I1_O)        0.097     5.529 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_1/O
                         net (fo=12, routed)          0.755     6.283    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_1_n_0
    SLICE_X84Y64         LUT2 (Prop_lut2_I1_O)        0.102     6.385 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_1__1/O
                         net (fo=1, routed)           0.000     6.385    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_1__1_n_0
    SLICE_X84Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     6.630 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.630    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry__0_n_0
    SLICE_X84Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     6.814 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry__1/CO[0]
                         net (fo=11, routed)          0.518     7.332    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry__1_n_3
    SLICE_X87Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.597     7.929 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.929    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_50_n_0
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.018 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.018    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_47_n_0
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     8.138 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_46/CO[1]
                         net (fo=11, routed)          0.435     8.573    ex2_i/Greatest_common_divisor_0/U0/CO[0]
    SLICE_X87Y66         LUT3 (Prop_lut3_I0_O)        0.249     8.822 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_57/O
                         net (fo=1, routed)           0.000     8.822    ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_57_n_0
    SLICE_X87Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.234 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.234    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_38_n_0
    SLICE_X87Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.323 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.323    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_35_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.443 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_34/CO[1]
                         net (fo=11, routed)          0.376     9.819    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_0[0]
    SLICE_X86Y67         LUT3 (Prop_lut3_I0_O)        0.249    10.068 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_45/O
                         net (fo=1, routed)           0.000    10.068    ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_45_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.480 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.480    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_26_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.569 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.569    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_23_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    10.689 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_22/CO[1]
                         net (fo=11, routed)          0.450    11.139    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_2[0]
    SLICE_X87Y70         LUT3 (Prop_lut3_I0_O)        0.249    11.388 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_29/O
                         net (fo=1, routed)           0.000    11.388    ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_29_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.800 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.800    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_14_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    11.920 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.480    12.400    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[6]_1[0]
    SLICE_X88Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.596    12.996 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.996    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[6]_i_5_n_0
    SLICE_X88Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.088 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.088    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_9_n_0
    SLICE_X88Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    13.207 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_8/CO[1]
                         net (fo=11, routed)          0.382    13.589    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_8_n_2
    SLICE_X86Y70         LUT3 (Prop_lut3_I0_O)        0.251    13.840 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[2]_i_6/O
                         net (fo=1, routed)           0.000    13.840    ex2_i/Greatest_common_divisor_0/U0/FSM_B[2]_i_6_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.252 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.252    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[2]_i_3_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.341 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.341    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    14.461 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.437    14.898    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_4_n_2
    SLICE_X89Y72         LUT5 (Prop_lut5_I0_O)        0.249    15.147 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[1]_i_2/O
                         net (fo=1, routed)           0.532    15.679    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0[1]
    SLICE_X89Y64         LUT5 (Prop_lut5_I2_O)        0.097    15.776 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[1]_i_1/O
                         net (fo=1, routed)           0.000    15.776    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next[1]
    SLICE_X89Y64         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.220    13.998    ex2_i/Greatest_common_divisor_0/U0/clk
    SLICE_X89Y64         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[1]/C
                         clock pessimism              0.231    14.229    
                         clock uncertainty           -0.035    14.193    
    SLICE_X89Y64         FDRE (Setup_fdre_C_D)        0.033    14.226    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[1]
  -------------------------------------------------------------------
                         required time                         14.226    
                         arrival time                         -15.776    
  -------------------------------------------------------------------
                         slack                                 -1.550    

Slack (VIOLATED) :        -1.518ns  (required time - arrival time)
  Source:                 ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.488ns  (logic 6.307ns (54.900%)  route 5.181ns (45.100%))
  Logic Levels:           27  (CARRY4=17 LUT2=1 LUT3=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.997ns = ( 13.997 - 10.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.322     4.253    ex2_i/Greatest_common_divisor_0/U0/clk
    SLICE_X89Y64         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y64         FDRE (Prop_fdre_C_Q)         0.341     4.594 f  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[1]/Q
                         net (fo=22, routed)          0.610     5.203    ex2_i/Greatest_common_divisor_0/U0/FSM_B[1]
    SLICE_X88Y64         LUT6 (Prop_lut6_I1_O)        0.097     5.300 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_9/O
                         net (fo=5, routed)           0.119     5.419    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_9_n_0
    SLICE_X88Y64         LUT4 (Prop_lut4_I1_O)        0.097     5.516 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_1/O
                         net (fo=12, routed)          0.755     6.271    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_1_n_0
    SLICE_X84Y64         LUT2 (Prop_lut2_I1_O)        0.102     6.373 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_1__1/O
                         net (fo=1, routed)           0.000     6.373    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_1__1_n_0
    SLICE_X84Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     6.618 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.618    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry__0_n_0
    SLICE_X84Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     6.802 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry__1/CO[0]
                         net (fo=11, routed)          0.518     7.320    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry__1_n_3
    SLICE_X87Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.597     7.917 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.917    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_50_n_0
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.006 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.006    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_47_n_0
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     8.126 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_46/CO[1]
                         net (fo=11, routed)          0.435     8.561    ex2_i/Greatest_common_divisor_0/U0/CO[0]
    SLICE_X87Y66         LUT3 (Prop_lut3_I0_O)        0.249     8.810 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_57/O
                         net (fo=1, routed)           0.000     8.810    ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_57_n_0
    SLICE_X87Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.222 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.222    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_38_n_0
    SLICE_X87Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.311 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.311    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_35_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.431 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_34/CO[1]
                         net (fo=11, routed)          0.376     9.807    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_0[0]
    SLICE_X86Y67         LUT3 (Prop_lut3_I0_O)        0.249    10.056 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_45/O
                         net (fo=1, routed)           0.000    10.056    ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_45_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.468 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.468    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_26_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.557 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.557    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_23_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    10.677 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_22/CO[1]
                         net (fo=11, routed)          0.450    11.127    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_2[0]
    SLICE_X87Y70         LUT3 (Prop_lut3_I0_O)        0.249    11.376 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_29/O
                         net (fo=1, routed)           0.000    11.376    ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_29_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.788 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.788    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_14_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    11.908 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.480    12.388    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[6]_1[0]
    SLICE_X88Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.596    12.984 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.984    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[6]_i_5_n_0
    SLICE_X88Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.076 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.076    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_9_n_0
    SLICE_X88Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    13.195 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_8/CO[1]
                         net (fo=11, routed)          0.382    13.576    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_8_n_2
    SLICE_X86Y70         LUT3 (Prop_lut3_I0_O)        0.251    13.827 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[2]_i_6/O
                         net (fo=1, routed)           0.000    13.827    ex2_i/Greatest_common_divisor_0/U0/FSM_B[2]_i_6_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    14.259 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[2]_i_3/O[2]
                         net (fo=5, routed)           0.340    14.600    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[2]_i_3_n_5
    SLICE_X88Y68         LUT4 (Prop_lut4_I3_O)        0.230    14.830 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[3]_i_3/O
                         net (fo=1, routed)           0.431    15.261    ex2_i/Greatest_common_divisor_0/U0/FSM_B[3]_i_3_n_0
    SLICE_X88Y66         LUT6 (Prop_lut6_I1_O)        0.097    15.358 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[3]_i_2/O
                         net (fo=1, routed)           0.286    15.644    ex2_i/Greatest_common_divisor_0/U0/FSM_B[3]_i_2_n_0
    SLICE_X87Y65         LUT6 (Prop_lut6_I2_O)        0.097    15.741 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[3]_i_1/O
                         net (fo=1, routed)           0.000    15.741    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next[3]
    SLICE_X87Y65         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.219    13.997    ex2_i/Greatest_common_divisor_0/U0/clk
    SLICE_X87Y65         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[3]/C
                         clock pessimism              0.231    14.228    
                         clock uncertainty           -0.035    14.192    
    SLICE_X87Y65         FDRE (Setup_fdre_C_D)        0.030    14.222    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[3]
  -------------------------------------------------------------------
                         required time                         14.222    
                         arrival time                         -15.741    
  -------------------------------------------------------------------
                         slack                                 -1.518    

Slack (VIOLATED) :        -1.284ns  (required time - arrival time)
  Source:                 ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.256ns  (logic 6.097ns (54.166%)  route 5.159ns (45.834%))
  Logic Levels:           25  (CARRY4=17 LUT2=1 LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.321     4.252    ex2_i/Greatest_common_divisor_0/U0/clk
    SLICE_X87Y65         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y65         FDRE (Prop_fdre_C_Q)         0.341     4.593 f  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[3]/Q
                         net (fo=17, routed)          0.623     5.216    ex2_i/Greatest_common_divisor_0/U0/FSM_B[3]
    SLICE_X88Y64         LUT6 (Prop_lut6_I0_O)        0.097     5.313 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_9/O
                         net (fo=5, routed)           0.119     5.432    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_9_n_0
    SLICE_X88Y64         LUT4 (Prop_lut4_I1_O)        0.097     5.529 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_1/O
                         net (fo=12, routed)          0.755     6.283    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_1_n_0
    SLICE_X84Y64         LUT2 (Prop_lut2_I1_O)        0.102     6.385 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_1__1/O
                         net (fo=1, routed)           0.000     6.385    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_1__1_n_0
    SLICE_X84Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     6.630 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.630    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry__0_n_0
    SLICE_X84Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     6.814 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry__1/CO[0]
                         net (fo=11, routed)          0.518     7.332    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry__1_n_3
    SLICE_X87Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.597     7.929 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.929    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_50_n_0
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.018 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.018    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_47_n_0
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     8.138 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_46/CO[1]
                         net (fo=11, routed)          0.435     8.573    ex2_i/Greatest_common_divisor_0/U0/CO[0]
    SLICE_X87Y66         LUT3 (Prop_lut3_I0_O)        0.249     8.822 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_57/O
                         net (fo=1, routed)           0.000     8.822    ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_57_n_0
    SLICE_X87Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.234 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.234    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_38_n_0
    SLICE_X87Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.323 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.323    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_35_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.443 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_34/CO[1]
                         net (fo=11, routed)          0.376     9.819    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_0[0]
    SLICE_X86Y67         LUT3 (Prop_lut3_I0_O)        0.249    10.068 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_45/O
                         net (fo=1, routed)           0.000    10.068    ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_45_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.480 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.480    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_26_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.569 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.569    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_23_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    10.689 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_22/CO[1]
                         net (fo=11, routed)          0.450    11.139    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_2[0]
    SLICE_X87Y70         LUT3 (Prop_lut3_I0_O)        0.249    11.388 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_29/O
                         net (fo=1, routed)           0.000    11.388    ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_29_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.800 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.800    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_14_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    11.920 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.480    12.400    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[6]_1[0]
    SLICE_X88Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.596    12.996 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.996    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[6]_i_5_n_0
    SLICE_X88Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.088 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.088    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_9_n_0
    SLICE_X88Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    13.207 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_8/CO[1]
                         net (fo=11, routed)          0.386    13.593    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_8_n_2
    SLICE_X86Y70         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.575    14.168 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[2]_i_3/O[1]
                         net (fo=5, routed)           0.580    14.748    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[2]_i_3_n_6
    SLICE_X89Y72         LUT6 (Prop_lut6_I1_O)        0.225    14.973 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[2]_i_2/O
                         net (fo=1, routed)           0.437    15.411    ex2_i/Greatest_common_divisor_0/U0/FSM_B[2]_i_2_n_0
    SLICE_X89Y64         LUT6 (Prop_lut6_I2_O)        0.097    15.508 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[2]_i_1/O
                         net (fo=1, routed)           0.000    15.508    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next[2]
    SLICE_X89Y64         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.220    13.998    ex2_i/Greatest_common_divisor_0/U0/clk
    SLICE_X89Y64         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[2]/C
                         clock pessimism              0.231    14.229    
                         clock uncertainty           -0.035    14.193    
    SLICE_X89Y64         FDRE (Setup_fdre_C_D)        0.030    14.223    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[2]
  -------------------------------------------------------------------
                         required time                         14.223    
                         arrival time                         -15.508    
  -------------------------------------------------------------------
                         slack                                 -1.284    

Slack (VIOLATED) :        -1.266ns  (required time - arrival time)
  Source:                 ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.239ns  (logic 6.418ns (57.103%)  route 4.821ns (42.897%))
  Logic Levels:           28  (CARRY4=19 LUT2=1 LUT3=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.321     4.252    ex2_i/Greatest_common_divisor_0/U0/clk
    SLICE_X87Y65         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y65         FDRE (Prop_fdre_C_Q)         0.341     4.593 f  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[3]/Q
                         net (fo=17, routed)          0.623     5.216    ex2_i/Greatest_common_divisor_0/U0/FSM_B[3]
    SLICE_X88Y64         LUT6 (Prop_lut6_I0_O)        0.097     5.313 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_9/O
                         net (fo=5, routed)           0.119     5.432    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_9_n_0
    SLICE_X88Y64         LUT4 (Prop_lut4_I1_O)        0.097     5.529 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_1/O
                         net (fo=12, routed)          0.755     6.283    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_1_n_0
    SLICE_X84Y64         LUT2 (Prop_lut2_I1_O)        0.102     6.385 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_1__1/O
                         net (fo=1, routed)           0.000     6.385    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry_i_1__1_n_0
    SLICE_X84Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.245     6.630 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.630    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry__0_n_0
    SLICE_X84Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184     6.814 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry__1/CO[0]
                         net (fo=11, routed)          0.518     7.332    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next0__7_carry__1_n_3
    SLICE_X87Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.597     7.929 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.929    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_50_n_0
    SLICE_X87Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.018 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.018    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_47_n_0
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     8.138 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_46/CO[1]
                         net (fo=11, routed)          0.435     8.573    ex2_i/Greatest_common_divisor_0/U0/CO[0]
    SLICE_X87Y66         LUT3 (Prop_lut3_I0_O)        0.249     8.822 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_57/O
                         net (fo=1, routed)           0.000     8.822    ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_57_n_0
    SLICE_X87Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     9.234 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000     9.234    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_38_n_0
    SLICE_X87Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.323 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.323    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_35_n_0
    SLICE_X87Y68         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.443 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_34/CO[1]
                         net (fo=11, routed)          0.376     9.819    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_0[0]
    SLICE_X86Y67         LUT3 (Prop_lut3_I0_O)        0.249    10.068 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_45/O
                         net (fo=1, routed)           0.000    10.068    ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_45_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    10.480 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.480    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_26_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    10.569 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.569    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_23_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    10.689 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_22/CO[1]
                         net (fo=11, routed)          0.450    11.139    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_2[0]
    SLICE_X87Y70         LUT3 (Prop_lut3_I0_O)        0.249    11.388 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_29/O
                         net (fo=1, routed)           0.000    11.388    ex2_i/Greatest_common_divisor_0/U0/FSM_B[7]_i_29_n_0
    SLICE_X87Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.800 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.800    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_14_n_0
    SLICE_X87Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    11.920 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.480    12.400    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[6]_1[0]
    SLICE_X88Y69         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.596    12.996 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.996    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[6]_i_5_n_0
    SLICE_X88Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    13.088 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    13.088    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_9_n_0
    SLICE_X88Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    13.207 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_8/CO[1]
                         net (fo=11, routed)          0.382    13.589    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_8_n_2
    SLICE_X86Y70         LUT3 (Prop_lut3_I0_O)        0.251    13.840 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[2]_i_6/O
                         net (fo=1, routed)           0.000    13.840    ex2_i/Greatest_common_divisor_0/U0/FSM_B[2]_i_6_n_0
    SLICE_X86Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    14.252 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.252    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[2]_i_3_n_0
    SLICE_X86Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.341 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.341    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[6]_i_4_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    14.461 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.234    14.695    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]_i_4_n_2
    SLICE_X89Y72         LUT5 (Prop_lut5_I3_O)        0.249    14.944 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[0]_i_2/O
                         net (fo=1, routed)           0.450    15.394    ex2_i/Greatest_common_divisor_0/U0/FSM_B[0]_i_2_n_0
    SLICE_X89Y64         LUT5 (Prop_lut5_I4_O)        0.097    15.491 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[0]_i_1/O
                         net (fo=1, routed)           0.000    15.491    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next[0]
    SLICE_X89Y64         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.220    13.998    ex2_i/Greatest_common_divisor_0/U0/clk
    SLICE_X89Y64         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[0]/C
                         clock pessimism              0.231    14.229    
                         clock uncertainty           -0.035    14.193    
    SLICE_X89Y64         FDRE (Setup_fdre_C_D)        0.032    14.225    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[0]
  -------------------------------------------------------------------
                         required time                         14.225    
                         arrival time                         -15.491    
  -------------------------------------------------------------------
                         slack                                 -1.266    

Slack (MET) :             6.194ns  (required time - arrival time)
  Source:                 ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/Greatest_common_divisor_0/U0/Res_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.632ns (17.565%)  route 2.966ns (82.435%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.999ns = ( 13.999 - 10.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.322     4.253    ex2_i/Greatest_common_divisor_0/U0/clk
    SLICE_X89Y64         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y64         FDRE (Prop_fdre_C_Q)         0.341     4.594 f  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[2]/Q
                         net (fo=19, routed)          1.074     5.668    ex2_i/Greatest_common_divisor_0/U0/FSM_B[2]
    SLICE_X88Y67         LUT4 (Prop_lut4_I3_O)        0.097     5.765 f  ex2_i/Greatest_common_divisor_0/U0/Res[7]_i_7/O
                         net (fo=1, routed)           0.485     6.250    ex2_i/Greatest_common_divisor_0/U0/Res[7]_i_7_n_0
    SLICE_X89Y67         LUT5 (Prop_lut5_I4_O)        0.097     6.347 f  ex2_i/Greatest_common_divisor_0/U0/Res[7]_i_4/O
                         net (fo=2, routed)           0.609     6.956    ex2_i/Greatest_common_divisor_0/U0/Res[7]_i_4_n_0
    SLICE_X85Y67         LUT3 (Prop_lut3_I2_O)        0.097     7.053 r  ex2_i/Greatest_common_divisor_0/U0/Res[7]_i_2/O
                         net (fo=8, routed)           0.798     7.850    ex2_i/Greatest_common_divisor_0/U0/Res
    SLICE_X86Y63         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/Res_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.221    13.999    ex2_i/Greatest_common_divisor_0/U0/clk
    SLICE_X86Y63         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/Res_reg[3]/C
                         clock pessimism              0.231    14.230    
                         clock uncertainty           -0.035    14.194    
    SLICE_X86Y63         FDRE (Setup_fdre_C_CE)      -0.150    14.044    ex2_i/Greatest_common_divisor_0/U0/Res_reg[3]
  -------------------------------------------------------------------
                         required time                         14.044    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                  6.194    

Slack (MET) :             6.194ns  (required time - arrival time)
  Source:                 ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/Greatest_common_divisor_0/U0/Res_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 0.632ns (17.565%)  route 2.966ns (82.435%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.999ns = ( 13.999 - 10.000 ) 
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.322     4.253    ex2_i/Greatest_common_divisor_0/U0/clk
    SLICE_X89Y64         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y64         FDRE (Prop_fdre_C_Q)         0.341     4.594 f  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[2]/Q
                         net (fo=19, routed)          1.074     5.668    ex2_i/Greatest_common_divisor_0/U0/FSM_B[2]
    SLICE_X88Y67         LUT4 (Prop_lut4_I3_O)        0.097     5.765 f  ex2_i/Greatest_common_divisor_0/U0/Res[7]_i_7/O
                         net (fo=1, routed)           0.485     6.250    ex2_i/Greatest_common_divisor_0/U0/Res[7]_i_7_n_0
    SLICE_X89Y67         LUT5 (Prop_lut5_I4_O)        0.097     6.347 f  ex2_i/Greatest_common_divisor_0/U0/Res[7]_i_4/O
                         net (fo=2, routed)           0.609     6.956    ex2_i/Greatest_common_divisor_0/U0/Res[7]_i_4_n_0
    SLICE_X85Y67         LUT3 (Prop_lut3_I2_O)        0.097     7.053 r  ex2_i/Greatest_common_divisor_0/U0/Res[7]_i_2/O
                         net (fo=8, routed)           0.798     7.850    ex2_i/Greatest_common_divisor_0/U0/Res
    SLICE_X86Y63         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/Res_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.221    13.999    ex2_i/Greatest_common_divisor_0/U0/clk
    SLICE_X86Y63         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/Res_reg[6]/C
                         clock pessimism              0.231    14.230    
                         clock uncertainty           -0.035    14.194    
    SLICE_X86Y63         FDRE (Setup_fdre_C_CE)      -0.150    14.044    ex2_i/Greatest_common_divisor_0/U0/Res_reg[6]
  -------------------------------------------------------------------
                         required time                         14.044    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                  6.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ex2_i/Greatest_common_divisor_0/U0/FSM_A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/Greatest_common_divisor_0/U0/Res_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.770%)  route 0.130ns (44.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.603     1.522    ex2_i/Greatest_common_divisor_0/U0/clk
    SLICE_X84Y62         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/FSM_A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  ex2_i/Greatest_common_divisor_0/U0/FSM_A_reg[3]/Q
                         net (fo=6, routed)           0.130     1.816    ex2_i/Greatest_common_divisor_0/U0/FSM_A[3]
    SLICE_X86Y63         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/Res_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.874     2.039    ex2_i/Greatest_common_divisor_0/U0/clk
    SLICE_X86Y63         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/Res_reg[3]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X86Y63         FDRE (Hold_fdre_C_D)         0.070     1.629    ex2_i/Greatest_common_divisor_0/U0/Res_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ex2_i/EightDispControl_0/U0/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/EightDispControl_0/U0/div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.594     1.513    ex2_i/EightDispControl_0/U0/clk
    SLICE_X88Y74         FDRE                                         r  ex2_i/EightDispControl_0/U0/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  ex2_i/EightDispControl_0/U0/div_reg[10]/Q
                         net (fo=1, routed)           0.110     1.788    ex2_i/EightDispControl_0/U0/div_reg_n_0_[10]
    SLICE_X88Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.898 r  ex2_i/EightDispControl_0/U0/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.898    ex2_i/EightDispControl_0/U0/div_reg[8]_i_1_n_5
    SLICE_X88Y74         FDRE                                         r  ex2_i/EightDispControl_0/U0/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.863     2.028    ex2_i/EightDispControl_0/U0/clk
    SLICE_X88Y74         FDRE                                         r  ex2_i/EightDispControl_0/U0/div_reg[10]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X88Y74         FDRE (Hold_fdre_C_D)         0.134     1.647    ex2_i/EightDispControl_0/U0/div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 ex2_i/EightDispControl_0/U0/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/EightDispControl_0/U0/div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.595     1.514    ex2_i/EightDispControl_0/U0/clk
    SLICE_X88Y73         FDRE                                         r  ex2_i/EightDispControl_0/U0/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  ex2_i/EightDispControl_0/U0/div_reg[6]/Q
                         net (fo=1, routed)           0.110     1.789    ex2_i/EightDispControl_0/U0/div_reg_n_0_[6]
    SLICE_X88Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.899 r  ex2_i/EightDispControl_0/U0/div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.899    ex2_i/EightDispControl_0/U0/div_reg[4]_i_1_n_5
    SLICE_X88Y73         FDRE                                         r  ex2_i/EightDispControl_0/U0/div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.864     2.029    ex2_i/EightDispControl_0/U0/clk
    SLICE_X88Y73         FDRE                                         r  ex2_i/EightDispControl_0/U0/div_reg[6]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X88Y73         FDRE (Hold_fdre_C_D)         0.134     1.648    ex2_i/EightDispControl_0/U0/div_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 ex2_i/Greatest_common_divisor_0/U0/FSM_A_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.606%)  route 0.213ns (53.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.603     1.522    ex2_i/Greatest_common_divisor_0/U0/clk
    SLICE_X89Y64         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/FSM_A_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y64         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ex2_i/Greatest_common_divisor_0/U0/FSM_A_reg[5]/Q
                         net (fo=6, routed)           0.213     1.876    ex2_i/Greatest_common_divisor_0/U0/FSM_A[5]
    SLICE_X88Y66         LUT5 (Prop_lut5_I1_O)        0.045     1.921 r  ex2_i/Greatest_common_divisor_0/U0/FSM_B[5]_i_1/O
                         net (fo=1, routed)           0.000     1.921    ex2_i/Greatest_common_divisor_0/U0/FSM_B_next[5]
    SLICE_X88Y66         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.872     2.037    ex2_i/Greatest_common_divisor_0/U0/clk
    SLICE_X88Y66         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[5]/C
                         clock pessimism             -0.501     1.535    
    SLICE_X88Y66         FDRE (Hold_fdre_C_D)         0.120     1.655    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 ex2_i/Greatest_common_divisor_0/U0/FSM_A_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/Greatest_common_divisor_0/U0/Res_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.668%)  route 0.187ns (59.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.603     1.522    ex2_i/Greatest_common_divisor_0/U0/clk
    SLICE_X89Y64         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/FSM_A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y64         FDRE (Prop_fdre_C_Q)         0.128     1.650 r  ex2_i/Greatest_common_divisor_0/U0/FSM_A_reg[7]/Q
                         net (fo=10, routed)          0.187     1.837    ex2_i/Greatest_common_divisor_0/U0/FSM_A[7]
    SLICE_X86Y63         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/Res_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.874     2.039    ex2_i/Greatest_common_divisor_0/U0/clk
    SLICE_X86Y63         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/Res_reg[7]/C
                         clock pessimism             -0.501     1.537    
    SLICE_X86Y63         FDRE (Hold_fdre_C_D)         0.017     1.554    ex2_i/Greatest_common_divisor_0/U0/Res_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 ex2_i/Greatest_common_divisor_0/U0/FSM_A_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/Greatest_common_divisor_0/U0/Res_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.148ns (44.417%)  route 0.185ns (55.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.603     1.522    ex2_i/Greatest_common_divisor_0/U0/clk
    SLICE_X84Y62         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/FSM_A_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y62         FDRE (Prop_fdre_C_Q)         0.148     1.670 r  ex2_i/Greatest_common_divisor_0/U0/FSM_A_reg[6]/Q
                         net (fo=6, routed)           0.185     1.856    ex2_i/Greatest_common_divisor_0/U0/FSM_A[6]
    SLICE_X86Y63         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/Res_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.874     2.039    ex2_i/Greatest_common_divisor_0/U0/clk
    SLICE_X86Y63         FDRE                                         r  ex2_i/Greatest_common_divisor_0/U0/Res_reg[6]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X86Y63         FDRE (Hold_fdre_C_D)         0.012     1.571    ex2_i/Greatest_common_divisor_0/U0/Res_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 ex2_i/EightDispControl_0/U0/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/EightDispControl_0/U0/div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.310ns (73.726%)  route 0.110ns (26.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.594     1.513    ex2_i/EightDispControl_0/U0/clk
    SLICE_X88Y74         FDRE                                         r  ex2_i/EightDispControl_0/U0/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  ex2_i/EightDispControl_0/U0/div_reg[10]/Q
                         net (fo=1, routed)           0.110     1.788    ex2_i/EightDispControl_0/U0/div_reg_n_0_[10]
    SLICE_X88Y74         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.934 r  ex2_i/EightDispControl_0/U0/div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.934    ex2_i/EightDispControl_0/U0/div_reg[8]_i_1_n_4
    SLICE_X88Y74         FDRE                                         r  ex2_i/EightDispControl_0/U0/div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.863     2.028    ex2_i/EightDispControl_0/U0/clk
    SLICE_X88Y74         FDRE                                         r  ex2_i/EightDispControl_0/U0/div_reg[11]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X88Y74         FDRE (Hold_fdre_C_D)         0.134     1.647    ex2_i/EightDispControl_0/U0/div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 ex2_i/EightDispControl_0/U0/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/EightDispControl_0/U0/div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.310ns (73.726%)  route 0.110ns (26.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.595     1.514    ex2_i/EightDispControl_0/U0/clk
    SLICE_X88Y73         FDRE                                         r  ex2_i/EightDispControl_0/U0/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  ex2_i/EightDispControl_0/U0/div_reg[6]/Q
                         net (fo=1, routed)           0.110     1.789    ex2_i/EightDispControl_0/U0/div_reg_n_0_[6]
    SLICE_X88Y73         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.935 r  ex2_i/EightDispControl_0/U0/div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.935    ex2_i/EightDispControl_0/U0/div_reg[4]_i_1_n_4
    SLICE_X88Y73         FDRE                                         r  ex2_i/EightDispControl_0/U0/div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.864     2.029    ex2_i/EightDispControl_0/U0/clk
    SLICE_X88Y73         FDRE                                         r  ex2_i/EightDispControl_0/U0/div_reg[7]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X88Y73         FDRE (Hold_fdre_C_D)         0.134     1.648    ex2_i/EightDispControl_0/U0/div_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 ex2_i/EightDispControl_0/U0/div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/EightDispControl_0/U0/div_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.279ns (63.264%)  route 0.162ns (36.736%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.597     1.516    ex2_i/EightDispControl_0/U0/clk
    SLICE_X88Y72         FDRE                                         r  ex2_i/EightDispControl_0/U0/div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         FDRE (Prop_fdre_C_Q)         0.164     1.680 f  ex2_i/EightDispControl_0/U0/div_reg[0]/Q
                         net (fo=1, routed)           0.162     1.842    ex2_i/EightDispControl_0/U0/div_reg_n_0_[0]
    SLICE_X88Y72         LUT1 (Prop_lut1_I0_O)        0.045     1.887 r  ex2_i/EightDispControl_0/U0/div[0]_i_5/O
                         net (fo=1, routed)           0.000     1.887    ex2_i/EightDispControl_0/U0/div[0]_i_5_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.957 r  ex2_i/EightDispControl_0/U0/div_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.957    ex2_i/EightDispControl_0/U0/div_reg[0]_i_1_n_7
    SLICE_X88Y72         FDRE                                         r  ex2_i/EightDispControl_0/U0/div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.866     2.031    ex2_i/EightDispControl_0/U0/clk
    SLICE_X88Y72         FDRE                                         r  ex2_i/EightDispControl_0/U0/div_reg[0]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X88Y72         FDRE (Hold_fdre_C_D)         0.134     1.650    ex2_i/EightDispControl_0/U0/div_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 ex2_i/EightDispControl_0/U0/div_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex2_i/EightDispControl_0/U0/div_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.275ns (62.081%)  route 0.168ns (37.919%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.595     1.514    ex2_i/EightDispControl_0/U0/clk
    SLICE_X88Y73         FDRE                                         r  ex2_i/EightDispControl_0/U0/div_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  ex2_i/EightDispControl_0/U0/div_reg[5]/Q
                         net (fo=1, routed)           0.168     1.846    ex2_i/EightDispControl_0/U0/div_reg_n_0_[5]
    SLICE_X88Y73         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.957 r  ex2_i/EightDispControl_0/U0/div_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.957    ex2_i/EightDispControl_0/U0/div_reg[4]_i_1_n_6
    SLICE_X88Y73         FDRE                                         r  ex2_i/EightDispControl_0/U0/div_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.864     2.029    ex2_i/EightDispControl_0/U0/clk
    SLICE_X88Y73         FDRE                                         r  ex2_i/EightDispControl_0/U0/div_reg[5]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X88Y73         FDRE (Hold_fdre_C_D)         0.134     1.648    ex2_i/EightDispControl_0/U0/div_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.309    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y72    ex2_i/EightDispControl_0/U0/div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y74    ex2_i/EightDispControl_0/U0/div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y74    ex2_i/EightDispControl_0/U0/div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y75    ex2_i/EightDispControl_0/U0/div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y75    ex2_i/EightDispControl_0/U0/div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y75    ex2_i/EightDispControl_0/U0/div_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y75    ex2_i/EightDispControl_0/U0/div_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y76    ex2_i/EightDispControl_0/U0/div_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y72    ex2_i/EightDispControl_0/U0/div_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y72    ex2_i/EightDispControl_0/U0/div_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y72    ex2_i/EightDispControl_0/U0/div_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y72    ex2_i/EightDispControl_0/U0/div_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y72    ex2_i/EightDispControl_0/U0/div_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y72    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y67    ex2_i/Greatest_common_divisor_0/U0/Res_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y72    ex2_i/EightDispControl_0/U0/div_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y74    ex2_i/EightDispControl_0/U0/div_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y74    ex2_i/EightDispControl_0/U0/div_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y74    ex2_i/EightDispControl_0/U0/div_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y69    ex2_i/Greatest_common_divisor_0/U0/C_S_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y68    ex2_i/Greatest_common_divisor_0/U0/FSM_A_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y68    ex2_i/Greatest_common_divisor_0/U0/FSM_A_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y68    ex2_i/Greatest_common_divisor_0/U0/FSM_A_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y68    ex2_i/Greatest_common_divisor_0/U0/FSM_A_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y68    ex2_i/Greatest_common_divisor_0/U0/FSM_B_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y67    ex2_i/Greatest_common_divisor_0/U0/Res_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y72    ex2_i/EightDispControl_0/U0/div_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y72    ex2_i/EightDispControl_0/U0/div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y74    ex2_i/EightDispControl_0/U0/div_reg[10]/C



