==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file '../saxpy.cpp' ... 
ERROR: [HLS 214-157] Top function not found: there is no function named 'saxpy'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file '../saxpy.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.699 ; gain = 902.809
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.699 ; gain = 902.809
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.699 ; gain = 902.809
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.699 ; gain = 902.809
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_5_1' (../saxpy.cpp:5) in function 'saxpy' automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.699 ; gain = 902.809
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.699 ; gain = 902.809
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'saxpy' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_5_1'.
WARNING: [HLS 200-880] The II Violation in module 'saxpy' (Loop: VITIS_LOOP_5_1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between wire write on port 'y' (../saxpy.cpp:6) and wire read on port 'y' (../saxpy.cpp:6).
WARNING: [HLS 200-880] The II Violation in module 'saxpy' (Loop: VITIS_LOOP_5_1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between wire write on port 'y' (../saxpy.cpp:6) and wire read on port 'y' (../saxpy.cpp:6).
WARNING: [HLS 200-880] The II Violation in module 'saxpy' (Loop: VITIS_LOOP_5_1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between wire write on port 'y' (../saxpy.cpp:6) and wire read on port 'y' (../saxpy.cpp:6).
WARNING: [HLS 200-880] The II Violation in module 'saxpy' (Loop: VITIS_LOOP_5_1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between wire write on port 'y' (../saxpy.cpp:6) and wire read on port 'y' (../saxpy.cpp:6).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.935 seconds; current allocated memory: 138.506 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 138.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/y' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'saxpy' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'saxpy'.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 139.089 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1000.699 ; gain = 902.809
INFO: [VHDL 208-304] Generating VHDL RTL for saxpy.
INFO: [VLOG 209-307] Generating Verilog RTL for saxpy.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-112] Total elapsed time: 8.883 seconds; peak allocated memory: 139.089 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file '../saxpy.cpp' ... 
WARNING: [HLS 207-1602] Unsupported interface port data type in '#pragma HLS interface m_axi': ../saxpy.cpp:7:34
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.906 ; gain = 901.945
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.906 ; gain = 901.945
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.906 ; gain = 901.945
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.906 ; gain = 901.945
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_1' (../saxpy.cpp:15) in function 'saxpy' automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.906 ; gain = 901.945
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.906 ; gain = 901.945
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'saxpy' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1'.
WARNING: [HLS 200-885] Unable to schedule bus request on port 'gmem' (../saxpy.cpp:16) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.265 seconds; current allocated memory: 138.838 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 139.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'saxpy' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'y', 'a' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'saxpy'.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 140.160 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 999.906 ; gain = 901.945
INFO: [VHDL 208-304] Generating VHDL RTL for saxpy.
INFO: [VLOG 209-307] Generating Verilog RTL for saxpy.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-112] Total elapsed time: 9.715 seconds; peak allocated memory: 140.160 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file '../saxpy.cpp' ... 
WARNING: [HLS 207-1602] Unsupported interface port data type in '#pragma HLS interface m_axi': ../saxpy.cpp:7:34
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (../saxpy.cpp:15:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:15:19)
INFO: [HLS 214-115] Burst read of length 10 and bit width 32 has been inferred on port 'gmem' (../saxpy.cpp:17:12)
INFO: [HLS 214-115] Burst read of length 10 and bit width 32 has been inferred on port 'gmem' (../saxpy.cpp:17:7)
INFO: [HLS 214-115] Burst write of length 10 and bit width 32 has been inferred on port 'gmem' (../saxpy.cpp:15:27)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.781 ; gain = 901.914
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.781 ; gain = 901.914
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.781 ; gain = 901.914
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.781 ; gain = 901.914
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.781 ; gain = 901.914
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.781 ; gain = 901.914
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'saxpy' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.522 seconds; current allocated memory: 138.667 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 139.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'saxpy' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'y', 'a' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'saxpy'.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 140.757 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 999.781 ; gain = 901.914
INFO: [VHDL 208-304] Generating VHDL RTL for saxpy.
INFO: [VLOG 209-307] Generating Verilog RTL for saxpy.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-112] Total elapsed time: 10.288 seconds; peak allocated memory: 140.757 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file '../saxpy.cpp' ... 
WARNING: [HLS 207-1602] Unsupported interface port data type in '#pragma HLS interface m_axi': ../saxpy.cpp:7:34
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_26_3' (../saxpy.cpp:26:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:26:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_21_2' (../saxpy.cpp:21:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:21:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_16_1' (../saxpy.cpp:16:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:16:19)
INFO: [HLS 214-115] Burst read of length 10 and bit width 32 has been inferred on port 'gmem' (../saxpy.cpp:18:11)
INFO: [HLS 214-115] Burst write of length 10 and bit width 32 has been inferred on port 'gmem' (../saxpy.cpp:26:27)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.066 ; gain = 902.312
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.066 ; gain = 902.312
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.066 ; gain = 902.312
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.066 ; gain = 902.312
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.066 ; gain = 902.312
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.066 ; gain = 902.312
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'saxpy' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.535 seconds; current allocated memory: 138.382 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 138.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'saxpy' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'y', 'a' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'saxpy'.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 139.793 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1000.066 ; gain = 902.312
INFO: [VHDL 208-304] Generating VHDL RTL for saxpy.
INFO: [VLOG 209-307] Generating Verilog RTL for saxpy.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-112] Total elapsed time: 9.818 seconds; peak allocated memory: 139.793 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file '../saxpy.cpp' ... 
WARNING: [HLS 207-1602] Unsupported interface port data type in '#pragma HLS interface m_axi': ../saxpy.cpp:7:34
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_26_3' (../saxpy.cpp:26:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:26:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_21_2' (../saxpy.cpp:21:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:21:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_16_1' (../saxpy.cpp:16:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:16:19)
INFO: [HLS 214-115] Burst read of length 10 and bit width 32 has been inferred on port 'gmem' (../saxpy.cpp:18:11)
INFO: [HLS 214-115] Burst read of length 10 and bit width 32 has been inferred on port 'gmem' (../saxpy.cpp:28:7)
INFO: [HLS 214-115] Burst write of length 10 and bit width 32 has been inferred on port 'gmem' (../saxpy.cpp:26:27)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.660 ; gain = 901.840
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.660 ; gain = 901.840
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.660 ; gain = 901.840
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.660 ; gain = 901.840
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.660 ; gain = 901.840
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.660 ; gain = 901.840
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'saxpy' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.513 seconds; current allocated memory: 138.716 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 139.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'saxpy' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'y', 'a' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'saxpy'.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 140.804 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 999.660 ; gain = 901.840
INFO: [VHDL 208-304] Generating VHDL RTL for saxpy.
INFO: [VLOG 209-307] Generating Verilog RTL for saxpy.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-112] Total elapsed time: 10.269 seconds; peak allocated memory: 140.804 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file '../saxpy.cpp' ... 
WARNING: [HLS 207-1602] Unsupported interface port data type in '#pragma HLS interface m_axi': ../saxpy.cpp:7:34
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_3' (../saxpy.cpp:29:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:29:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_2' (../saxpy.cpp:24:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:24:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_19_1' (../saxpy.cpp:19:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:19:19)
INFO: [HLS 214-115] Burst read of length 10 and bit width 32 has been inferred on port 'gmem' (../saxpy.cpp:21:11)
INFO: [HLS 214-115] Burst read of length 10 and bit width 32 has been inferred on port 'gmem' (../saxpy.cpp:31:7)
INFO: [HLS 214-115] Burst write of length 10 and bit width 32 has been inferred on port 'gmem' (../saxpy.cpp:29:27)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.879 ; gain = 902.039
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.879 ; gain = 902.039
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.879 ; gain = 902.039
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.879 ; gain = 902.039
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.879 ; gain = 902.039
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.879 ; gain = 902.039
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'saxpy' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.6 seconds; current allocated memory: 138.720 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 139.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'saxpy' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'y', 'a' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'saxpy'.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 140.807 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 999.879 ; gain = 902.039
INFO: [VHDL 208-304] Generating VHDL RTL for saxpy.
INFO: [VLOG 209-307] Generating Verilog RTL for saxpy.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-112] Total elapsed time: 10.413 seconds; peak allocated memory: 140.807 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file '../saxpy.cpp' ... 
WARNING: [HLS 207-1602] Unsupported interface port data type in '#pragma HLS interface m_axi': ../saxpy.cpp:7:34
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_3' (../saxpy.cpp:29:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:29:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_2' (../saxpy.cpp:24:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:24:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_19_1' (../saxpy.cpp:19:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:19:19)
INFO: [HLS 214-115] Burst read of length 10 and bit width 32 has been inferred on port 'gmem' (../saxpy.cpp:21:11)
INFO: [HLS 214-115] Burst read of length 10 and bit width 32 has been inferred on port 'gmem' (../saxpy.cpp:31:7)
INFO: [HLS 214-115] Burst write of length 10 and bit width 32 has been inferred on port 'gmem' (../saxpy.cpp:29:27)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.898 ; gain = 902.059
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.898 ; gain = 902.059
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.898 ; gain = 902.059
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.898 ; gain = 902.059
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.898 ; gain = 902.059
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.898 ; gain = 902.059
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'saxpy' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.614 seconds; current allocated memory: 138.720 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 139.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'saxpy' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'y', 'a' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'saxpy'.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 140.807 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 999.898 ; gain = 902.059
INFO: [VHDL 208-304] Generating VHDL RTL for saxpy.
INFO: [VLOG 209-307] Generating Verilog RTL for saxpy.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-112] Total elapsed time: 10.382 seconds; peak allocated memory: 140.807 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file '../saxpy.cpp' ... 
WARNING: [HLS 207-1602] Unsupported interface port data type in '#pragma HLS interface m_axi': ../saxpy.cpp:7:34
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_3' (../saxpy.cpp:29:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:29:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_2' (../saxpy.cpp:24:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:24:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_19_1' (../saxpy.cpp:19:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:19:19)
INFO: [HLS 214-115] Burst read of length 10 and bit width 32 has been inferred on port 'gmem' (../saxpy.cpp:21:11)
INFO: [HLS 214-115] Burst read of length 10 and bit width 32 has been inferred on port 'gmem' (../saxpy.cpp:31:7)
INFO: [HLS 214-115] Burst write of length 10 and bit width 32 has been inferred on port 'gmem' (../saxpy.cpp:29:27)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.832 ; gain = 901.988
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.832 ; gain = 901.988
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.832 ; gain = 901.988
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.832 ; gain = 901.988
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.832 ; gain = 901.988
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.832 ; gain = 901.988
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'saxpy' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.56 seconds; current allocated memory: 138.720 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 139.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'saxpy' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'y', 'a' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'saxpy'.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 140.807 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 999.832 ; gain = 901.988
INFO: [VHDL 208-304] Generating VHDL RTL for saxpy.
INFO: [VLOG 209-307] Generating Verilog RTL for saxpy.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-112] Total elapsed time: 10.322 seconds; peak allocated memory: 140.807 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file '../saxpy.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_3' (../saxpy.cpp:27:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:27:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_2' (../saxpy.cpp:22:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:22:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_17_1' (../saxpy.cpp:17:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:17:19)
INFO: [HLS 214-115] Burst read of length 10 and bit width 32 has been inferred on port 'gmem' (../saxpy.cpp:19:11)
INFO: [HLS 214-115] Burst read of length 10 and bit width 32 has been inferred on port 'gmem' (../saxpy.cpp:29:7)
INFO: [HLS 214-115] Burst write of length 10 and bit width 32 has been inferred on port 'gmem' (../saxpy.cpp:27:27)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.836 ; gain = 902.016
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.836 ; gain = 902.016
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.836 ; gain = 902.016
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.836 ; gain = 902.016
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.836 ; gain = 902.016
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.836 ; gain = 902.016
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'saxpy' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.505 seconds; current allocated memory: 138.687 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 139.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'saxpy' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'y' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'saxpy'.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 140.753 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 999.836 ; gain = 902.016
INFO: [VHDL 208-304] Generating VHDL RTL for saxpy.
INFO: [VLOG 209-307] Generating Verilog RTL for saxpy.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-112] Total elapsed time: 10.25 seconds; peak allocated memory: 140.753 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file '../saxpy.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_5' (../saxpy.cpp:38:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:38:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_4' (../saxpy.cpp:33:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:33:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_28_3' (../saxpy.cpp:28:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:28:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_2' (../saxpy.cpp:23:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:23:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (../saxpy.cpp:18:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:18:19)
INFO: [HLS 214-115] Burst read of length 10 and bit width 32 has been inferred on port 'gmem' (../saxpy.cpp:20:11)
INFO: [HLS 214-115] Burst read of length 10 and bit width 32 has been inferred on port 'gmem' (../saxpy.cpp:25:12)
INFO: [HLS 214-115] Burst write of length 10 and bit width 32 has been inferred on port 'gmem' (../saxpy.cpp:38:27)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.129 ; gain = 902.098
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.129 ; gain = 902.098
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.129 ; gain = 902.098
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.129 ; gain = 902.098
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.129 ; gain = 902.098
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.129 ; gain = 902.098
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'saxpy' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.571 seconds; current allocated memory: 138.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 139.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'saxpy' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'y' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'saxpy'.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 140.856 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1000.129 ; gain = 902.098
INFO: [VHDL 208-304] Generating VHDL RTL for saxpy.
INFO: [VLOG 209-307] Generating Verilog RTL for saxpy.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-112] Total elapsed time: 10.386 seconds; peak allocated memory: 140.856 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file '../saxpy.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_5' (../saxpy.cpp:38:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:38:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_4' (../saxpy.cpp:33:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:33:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_28_3' (../saxpy.cpp:28:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:28:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_2' (../saxpy.cpp:23:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:23:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (../saxpy.cpp:18:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:18:19)
INFO: [HLS 214-115] Burst read of length 10 and bit width 32 has been inferred on port 'gmem' (../saxpy.cpp:20:11)
INFO: [HLS 214-115] Burst read of length 10 and bit width 32 has been inferred on port 'gmem' (../saxpy.cpp:25:12)
INFO: [HLS 214-115] Burst write of length 10 and bit width 32 has been inferred on port 'gmem' (../saxpy.cpp:38:27)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.480 ; gain = 901.645
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.480 ; gain = 901.645
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.480 ; gain = 901.645
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.480 ; gain = 901.645
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.480 ; gain = 901.645
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.480 ; gain = 901.645
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'saxpy' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.619 seconds; current allocated memory: 138.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 139.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'saxpy' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'y' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'saxpy'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 140.856 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 999.480 ; gain = 901.645
INFO: [VHDL 208-304] Generating VHDL RTL for saxpy.
INFO: [VLOG 209-307] Generating Verilog RTL for saxpy.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-112] Total elapsed time: 10.408 seconds; peak allocated memory: 140.856 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file '../saxpy.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:18:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:20:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:25:2
WARNING: [HLS 214-169] There are a total of 6 such instances of non-canonical statements in the dataflow region: ../saxpy.cpp:15:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file ../saxpy.cpp
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_5' (../saxpy.cpp:40:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:40:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_4' (../saxpy.cpp:35:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:35:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_3' (../saxpy.cpp:30:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:30:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_25_2' (../saxpy.cpp:25:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:25:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_1' (../saxpy.cpp:20:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:20:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.836 ; gain = 901.965
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.836 ; gain = 901.965
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.836 ; gain = 901.965
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.836 ; gain = 901.965
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'saxpy'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'saxpy', detected/extracted 1 process function(s): 
	 'Block_.split1_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.836 ; gain = 901.965
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.836 ; gain = 901.965
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'saxpy' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1_proc' to 'Block_split1_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.639 seconds; current allocated memory: 149.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 150.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 150.802 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 150.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 152.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'saxpy' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'y' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'saxpy'.
INFO: [HLS 200-111]  Elapsed time: 0.779 seconds; current allocated memory: 155.895 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 999.836 ; gain = 901.965
INFO: [VHDL 208-304] Generating VHDL RTL for saxpy.
INFO: [VLOG 209-307] Generating Verilog RTL for saxpy.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-112] Total elapsed time: 11.292 seconds; peak allocated memory: 155.895 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file '../saxpy.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:18:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:20:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:25:2
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region: ../saxpy.cpp:15:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file ../saxpy.cpp
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_3' (../saxpy.cpp:30:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:30:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_25_2' (../saxpy.cpp:25:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:25:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_1' (../saxpy.cpp:20:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:20:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.914 ; gain = 902.105
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.914 ; gain = 902.105
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.914 ; gain = 902.105
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.914 ; gain = 902.105
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'saxpy'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'saxpy', detected/extracted 1 process function(s): 
	 'Block_.split1_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.914 ; gain = 902.105
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.914 ; gain = 902.105
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'saxpy' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1_proc' to 'Block_split1_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.778 seconds; current allocated memory: 149.673 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 151.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 151.437 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 151.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 154.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'saxpy' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'y' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'saxpy'.
INFO: [HLS 200-111]  Elapsed time: 0.822 seconds; current allocated memory: 157.897 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 999.914 ; gain = 902.105
INFO: [VHDL 208-304] Generating VHDL RTL for saxpy.
INFO: [VLOG 209-307] Generating Verilog RTL for saxpy.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-112] Total elapsed time: 11.735 seconds; peak allocated memory: 157.897 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file '../saxpy.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:20:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file ../saxpy.cpp
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_20_1' (../saxpy.cpp:20:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:20:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.098 ; gain = 902.270
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.098 ; gain = 902.270
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.098 ; gain = 902.270
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.098 ; gain = 902.270
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'saxpy'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'saxpy', detected/extracted 1 process function(s): 
	 'Block_.split1_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.098 ; gain = 902.270
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.098 ; gain = 902.270
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'saxpy' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1_proc' to 'Block_split1_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.672 seconds; current allocated memory: 149.640 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 151.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 151.451 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 151.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 154.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'saxpy' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'y' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'saxpy'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 158.051 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1000.098 ; gain = 902.270
INFO: [VHDL 208-304] Generating VHDL RTL for saxpy.
INFO: [VLOG 209-307] Generating Verilog RTL for saxpy.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-112] Total elapsed time: 11.693 seconds; peak allocated memory: 158.051 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file '../saxpy.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:20:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:31:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:36:2
WARNING: [HLS 214-169] There are a total of 6 such instances of non-canonical statements in the dataflow region: ../saxpy.cpp:17:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file ../saxpy.cpp
WARNING: [HLS 207-1602] Unsupported interface port data type in '#pragma HLS interface m_axi': ../saxpy.cpp:7:34
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_51_5' (../saxpy.cpp:51:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:51:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_46_4' (../saxpy.cpp:46:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:46:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_3' (../saxpy.cpp:41:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:41:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (../saxpy.cpp:36:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:36:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_1' (../saxpy.cpp:31:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:31:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.238 ; gain = 902.383
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.238 ; gain = 902.383
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.238 ; gain = 902.383
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.238 ; gain = 902.383
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'saxpy'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'saxpy', detected/extracted 1 process function(s): 
	 'Block_.split1_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.238 ; gain = 902.383
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.238 ; gain = 902.383
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'saxpy' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1_proc' to 'Block_split1_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.719 seconds; current allocated memory: 149.606 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 150.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 150.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 150.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 152.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'saxpy' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'y', 'a' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'saxpy'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 155.957 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1000.238 ; gain = 902.383
INFO: [VHDL 208-304] Generating VHDL RTL for saxpy.
INFO: [VLOG 209-307] Generating Verilog RTL for saxpy.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-112] Total elapsed time: 11.425 seconds; peak allocated memory: 155.957 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file '../saxpy.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:25:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file ../saxpy.cpp
WARNING: [HLS 207-1602] Unsupported interface port data type in '#pragma HLS interface m_axi': ../saxpy.cpp:7:34
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_25_1' (../saxpy.cpp:25:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:25:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.191 ; gain = 902.285
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.191 ; gain = 902.285
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.191 ; gain = 902.285
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.191 ; gain = 902.285
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'saxpy'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'saxpy', detected/extracted 1 process function(s): 
	 'Block_.split1_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.191 ; gain = 902.285
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.191 ; gain = 902.285
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'saxpy' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1_proc' to 'Block_split1_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.672 seconds; current allocated memory: 149.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 151.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 151.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 151.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 154.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'saxpy' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'y', 'a' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'saxpy'.
INFO: [HLS 200-111]  Elapsed time: 0.784 seconds; current allocated memory: 158.108 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1000.191 ; gain = 902.285
INFO: [VHDL 208-304] Generating VHDL RTL for saxpy.
INFO: [VLOG 209-307] Generating Verilog RTL for saxpy.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-112] Total elapsed time: 11.583 seconds; peak allocated memory: 158.108 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file '../saxpy.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:20:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:23:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:28:2
WARNING: [HLS 214-169] There are a total of 6 such instances of non-canonical statements in the dataflow region: ../saxpy.cpp:17:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file ../saxpy.cpp
WARNING: [HLS 207-1602] Unsupported interface port data type in '#pragma HLS interface m_axi': ../saxpy.cpp:7:34
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_5' (../saxpy.cpp:43:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:43:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_4' (../saxpy.cpp:38:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:38:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_3' (../saxpy.cpp:33:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:33:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_28_2' (../saxpy.cpp:28:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:28:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (../saxpy.cpp:23:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:23:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.961 ; gain = 902.113
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.961 ; gain = 902.113
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.961 ; gain = 902.113
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.961 ; gain = 902.113
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'saxpy'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'saxpy', detected/extracted 1 process function(s): 
	 'Block_.split1_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.961 ; gain = 902.113
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.961 ; gain = 902.113
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'saxpy' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1_proc' to 'Block_split1_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.735 seconds; current allocated memory: 149.606 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 150.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 150.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 150.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 152.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'saxpy' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'y', 'a' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'saxpy'.
INFO: [HLS 200-111]  Elapsed time: 0.778 seconds; current allocated memory: 155.956 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 999.961 ; gain = 902.113
INFO: [VHDL 208-304] Generating VHDL RTL for saxpy.
INFO: [VLOG 209-307] Generating Verilog RTL for saxpy.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-112] Total elapsed time: 11.411 seconds; peak allocated memory: 155.956 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file '../saxpy.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:20:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:23:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:36:2
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region: ../saxpy.cpp:17:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file ../saxpy.cpp
WARNING: [HLS 207-1602] Unsupported interface port data type in '#pragma HLS interface m_axi': ../saxpy.cpp:7:34
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_46_4' (../saxpy.cpp:46:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:46:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_3' (../saxpy.cpp:41:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:41:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (../saxpy.cpp:36:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:36:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (../saxpy.cpp:23:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:23:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.254 ; gain = 901.387
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.254 ; gain = 901.387
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.254 ; gain = 901.387
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.254 ; gain = 901.387
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'saxpy'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'saxpy', detected/extracted 1 process function(s): 
	 'Block_.split1_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.254 ; gain = 901.387
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.254 ; gain = 901.387
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'saxpy' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1_proc' to 'Block_split1_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.599 seconds; current allocated memory: 149.591 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 150.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 150.794 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 150.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 152.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'saxpy' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'y', 'a' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'saxpy'.
INFO: [HLS 200-111]  Elapsed time: 0.755 seconds; current allocated memory: 155.762 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 999.254 ; gain = 901.387
INFO: [VHDL 208-304] Generating VHDL RTL for saxpy.
INFO: [VLOG 209-307] Generating Verilog RTL for saxpy.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-112] Total elapsed time: 11.131 seconds; peak allocated memory: 155.762 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file '../saxpy.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:20:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:23:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:37:2
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region: ../saxpy.cpp:17:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file ../saxpy.cpp
WARNING: [HLS 207-1602] Unsupported interface port data type in '#pragma HLS interface m_axi': ../saxpy.cpp:7:34
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_4' (../saxpy.cpp:47:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:47:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_3' (../saxpy.cpp:42:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:42:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_37_2' (../saxpy.cpp:37:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:37:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (../saxpy.cpp:23:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:23:19)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_23_1' (../saxpy.cpp:23:19) in function 'saxpy' has been removed because the loop is unrolled completely (../saxpy.cpp:23:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.230 ; gain = 901.344
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.230 ; gain = 901.344
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.230 ; gain = 901.344
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.230 ; gain = 901.344
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'saxpy'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'saxpy', detected/extracted 1 process function(s): 
	 'Block_.split1_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.230 ; gain = 901.344
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.230 ; gain = 901.344
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'saxpy' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1_proc' to 'Block_split1_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.611 seconds; current allocated memory: 149.592 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 150.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 150.811 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 150.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 152.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'saxpy' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'y', 'a' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'saxpy'.
INFO: [HLS 200-111]  Elapsed time: 0.717 seconds; current allocated memory: 155.779 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 999.230 ; gain = 901.344
INFO: [VHDL 208-304] Generating VHDL RTL for saxpy.
INFO: [VLOG 209-307] Generating Verilog RTL for saxpy.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-112] Total elapsed time: 11.11 seconds; peak allocated memory: 155.779 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file '../saxpy.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:20:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:23:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:28:2
WARNING: [HLS 214-169] There are a total of 6 such instances of non-canonical statements in the dataflow region: ../saxpy.cpp:17:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file ../saxpy.cpp
WARNING: [HLS 207-1602] Unsupported interface port data type in '#pragma HLS interface m_axi': ../saxpy.cpp:7:34
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_5' (../saxpy.cpp:43:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:43:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_4' (../saxpy.cpp:38:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:38:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_3' (../saxpy.cpp:33:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:33:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_28_2' (../saxpy.cpp:28:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:28:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (../saxpy.cpp:23:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:23:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.426 ; gain = 901.621
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.426 ; gain = 901.621
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.426 ; gain = 901.621
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.426 ; gain = 901.621
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'saxpy'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'saxpy', detected/extracted 1 process function(s): 
	 'Block_.split1_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.426 ; gain = 901.621
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.426 ; gain = 901.621
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'saxpy' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1_proc' to 'Block_split1_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.564 seconds; current allocated memory: 149.606 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 150.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 150.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 150.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 152.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'saxpy' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'y', 'a' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'saxpy'.
INFO: [HLS 200-111]  Elapsed time: 0.757 seconds; current allocated memory: 155.957 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 999.426 ; gain = 901.621
INFO: [VHDL 208-304] Generating VHDL RTL for saxpy.
INFO: [VLOG 209-307] Generating Verilog RTL for saxpy.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-112] Total elapsed time: 11.144 seconds; peak allocated memory: 155.957 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file '../saxpy.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:20:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:23:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:28:2
WARNING: [HLS 214-169] There are a total of 6 such instances of non-canonical statements in the dataflow region: ../saxpy.cpp:17:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file ../saxpy.cpp
WARNING: [HLS 207-1602] Unsupported interface port data type in '#pragma HLS interface m_axi': ../saxpy.cpp:7:34
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_5' (../saxpy.cpp:43:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:43:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_4' (../saxpy.cpp:38:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:38:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_3' (../saxpy.cpp:33:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:33:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_28_2' (../saxpy.cpp:28:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:28:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (../saxpy.cpp:23:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:23:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.449 ; gain = 902.613
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.449 ; gain = 902.613
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.449 ; gain = 902.613
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.449 ; gain = 902.613
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'saxpy'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'saxpy', detected/extracted 1 process function(s): 
	 'Block_.split1_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.449 ; gain = 902.613
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.449 ; gain = 902.613
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'saxpy' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1_proc' to 'Block_split1_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.626 seconds; current allocated memory: 149.606 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 150.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 150.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 150.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 152.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'saxpy' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'y', 'a' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'saxpy'.
INFO: [HLS 200-111]  Elapsed time: 0.768 seconds; current allocated memory: 155.956 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1000.449 ; gain = 902.613
INFO: [VHDL 208-304] Generating VHDL RTL for saxpy.
INFO: [VLOG 209-307] Generating Verilog RTL for saxpy.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-112] Total elapsed time: 11.273 seconds; peak allocated memory: 155.956 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file lab4_saxpy/solution1/impl/export.zip
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file C:/Xilinx/Vivado/2020.1/ip_repository/saxpy.zip
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Xilinx/Vivado/2020.1/ip_repository/saxpy.zip
INFO: [HLS 200-10] Analyzing design file '../saxpy.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:20:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:23:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:28:2
WARNING: [HLS 214-169] There are a total of 6 such instances of non-canonical statements in the dataflow region: ../saxpy.cpp:17:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file ../saxpy.cpp
WARNING: [HLS 207-1602] Unsupported interface port data type in '#pragma HLS interface m_axi': ../saxpy.cpp:7:34
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_5' (../saxpy.cpp:43:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:43:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_38_4' (../saxpy.cpp:38:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:38:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_3' (../saxpy.cpp:33:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:33:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_28_2' (../saxpy.cpp:28:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:28:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (../saxpy.cpp:23:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:23:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.270 ; gain = 901.391
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.270 ; gain = 901.391
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.270 ; gain = 901.391
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.270 ; gain = 901.391
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'saxpy'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'saxpy', detected/extracted 1 process function(s): 
	 'Block_.split1_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.270 ; gain = 901.391
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.270 ; gain = 901.391
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'saxpy' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1_proc' to 'Block_split1_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.728 seconds; current allocated memory: 149.756 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 150.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 151.024 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 151.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 152.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'saxpy' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'y', 'a' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'saxpy'.
INFO: [HLS 200-111]  Elapsed time: 0.785 seconds; current allocated memory: 156.145 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 999.270 ; gain = 901.391
INFO: [VHDL 208-304] Generating VHDL RTL for saxpy.
INFO: [VLOG 209-307] Generating Verilog RTL for saxpy.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-112] Total elapsed time: 12.525 seconds; peak allocated memory: 156.145 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Xilinx/Vivado/2020.1/ip_repository/saxpy.zip
INFO: [HLS 200-10] Analyzing design file '../saxpy.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:22:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:25:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:30:2
WARNING: [HLS 214-169] There are a total of 6 such instances of non-canonical statements in the dataflow region: ../saxpy.cpp:17:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file ../saxpy.cpp
WARNING: [HLS 207-1602] Unsupported interface port data type in '#pragma HLS interface m_axi': ../saxpy.cpp:7:34
WARNING: [HLS 207-1017] unknown pragma ignored: ../saxpy.cpp:18:9
WARNING: [HLS 207-1017] unknown pragma ignored: ../saxpy.cpp:20:9
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_5' (../saxpy.cpp:45:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:45:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_4' (../saxpy.cpp:40:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:40:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_3' (../saxpy.cpp:35:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:35:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_2' (../saxpy.cpp:30:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:30:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_25_1' (../saxpy.cpp:25:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:25:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.297 ; gain = 901.547
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.297 ; gain = 901.547
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.297 ; gain = 901.547
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.297 ; gain = 901.547
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'saxpy'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'saxpy', detected/extracted 1 process function(s): 
	 'Block_.split1_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.297 ; gain = 901.547
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.297 ; gain = 901.547
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'saxpy' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1_proc' to 'Block_split1_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.416 seconds; current allocated memory: 149.753 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 150.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 151.022 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 151.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 152.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'saxpy' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'y', 'a' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'saxpy'.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 156.143 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 999.297 ; gain = 901.547
INFO: [VHDL 208-304] Generating VHDL RTL for saxpy.
INFO: [VLOG 209-307] Generating Verilog RTL for saxpy.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-112] Total elapsed time: 12.143 seconds; peak allocated memory: 156.143 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Xilinx/Vivado/2020.1/ip_repository/saxpy.zip
INFO: [HLS 200-10] Analyzing design file '../saxpy.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:22:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:25:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:30:2
WARNING: [HLS 214-169] There are a total of 6 such instances of non-canonical statements in the dataflow region: ../saxpy.cpp:17:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file ../saxpy.cpp
WARNING: [HLS 207-1602] Unsupported interface port data type in '#pragma HLS interface m_axi': ../saxpy.cpp:7:34
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_5' (../saxpy.cpp:45:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:45:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_4' (../saxpy.cpp:40:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:40:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_3' (../saxpy.cpp:35:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:35:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_2' (../saxpy.cpp:30:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:30:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_25_1' (../saxpy.cpp:25:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:25:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 999.945 ; gain = 902.133
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 999.945 ; gain = 902.133
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 999.945 ; gain = 902.133
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 999.945 ; gain = 902.133
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'saxpy'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'saxpy', detected/extracted 1 process function(s): 
	 'Block_.split1_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 999.945 ; gain = 902.133
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 999.945 ; gain = 902.133
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'saxpy' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1_proc' to 'Block_split1_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.563 seconds; current allocated memory: 152.831 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 153.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 153.978 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 154.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 155.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'saxpy' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'y', 'a' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'saxpy'.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 158.677 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 999.945 ; gain = 902.133
INFO: [VHDL 208-304] Generating VHDL RTL for saxpy.
INFO: [VLOG 209-307] Generating Verilog RTL for saxpy.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-112] Total elapsed time: 14.256 seconds; peak allocated memory: 158.677 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Xilinx/Vivado/2020.1/ip_repository/saxpy.zip
INFO: [HLS 200-10] Analyzing design file '../saxpy.cpp' ... 
WARNING: [HLS 207-1602] Unsupported interface port data type in '#pragma HLS interface m_axi': ../saxpy.cpp:7:34
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_5' (../saxpy.cpp:45:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:45:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_4' (../saxpy.cpp:40:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:40:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_3' (../saxpy.cpp:35:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:35:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_2' (../saxpy.cpp:30:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:30:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_25_1' (../saxpy.cpp:25:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:25:19)
INFO: [HLS 214-115] Burst read of length 10 and bit width 32 has been inferred on port 'gmem' (../saxpy.cpp:27:11)
INFO: [HLS 214-115] Burst read of length 10 and bit width 32 has been inferred on port 'gmem' (../saxpy.cpp:32:12)
INFO: [HLS 214-115] Burst write of length 10 and bit width 32 has been inferred on port 'gmem' (../saxpy.cpp:45:27)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.402 ; gain = 902.453
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.402 ; gain = 902.453
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.402 ; gain = 902.453
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.402 ; gain = 902.453
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.402 ; gain = 902.453
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.402 ; gain = 902.453
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'saxpy' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.209 seconds; current allocated memory: 138.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 139.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'saxpy' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'y', 'a' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'saxpy'.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 141.012 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1000.402 ; gain = 902.453
INFO: [VHDL 208-304] Generating VHDL RTL for saxpy.
INFO: [VLOG 209-307] Generating Verilog RTL for saxpy.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-112] Total elapsed time: 10.983 seconds; peak allocated memory: 141.012 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Xilinx/Vivado/2020.1/ip_repository/saxpy.zip
INFO: [HLS 200-10] Analyzing design file '../saxpy.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:22:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:25:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:30:2
WARNING: [HLS 214-169] There are a total of 6 such instances of non-canonical statements in the dataflow region: ../saxpy.cpp:17:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file ../saxpy.cpp
WARNING: [HLS 207-1602] Unsupported interface port data type in '#pragma HLS interface m_axi': ../saxpy.cpp:7:34
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_5' (../saxpy.cpp:45:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:45:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_4' (../saxpy.cpp:40:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:40:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_3' (../saxpy.cpp:35:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:35:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_2' (../saxpy.cpp:30:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:30:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_25_1' (../saxpy.cpp:25:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:25:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.949 ; gain = 902.035
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.949 ; gain = 902.035
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.949 ; gain = 902.035
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.949 ; gain = 902.035
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'saxpy'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'saxpy', detected/extracted 1 process function(s): 
	 'Block_.split1_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.949 ; gain = 902.035
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.949 ; gain = 902.035
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'saxpy' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1_proc' to 'Block_split1_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.548 seconds; current allocated memory: 149.756 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 150.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 151.054 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 151.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 152.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'saxpy' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'y', 'a' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'saxpy'.
INFO: [HLS 200-111]  Elapsed time: 0.798 seconds; current allocated memory: 156.145 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 999.949 ; gain = 902.035
INFO: [VHDL 208-304] Generating VHDL RTL for saxpy.
INFO: [VLOG 209-307] Generating Verilog RTL for saxpy.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-112] Total elapsed time: 12.413 seconds; peak allocated memory: 156.145 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Xilinx/Vivado/2020.1/ip_repository/saxpy.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
WARNING: [COSIM 212-369] AXI_master port 'x' has a depth of '20'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'y' has a depth of '20'. Insufficient depth may result in simulation mismatch or freeze.
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Xilinx/Vivado/2020.1/ip_repository/saxpy.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file '../saxpy.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:22:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:25:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:30:2
WARNING: [HLS 214-169] There are a total of 6 such instances of non-canonical statements in the dataflow region: ../saxpy.cpp:17:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file ../saxpy.cpp
WARNING: [HLS 207-1602] Unsupported interface port data type in '#pragma HLS interface m_axi': ../saxpy.cpp:7:34
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_5' (../saxpy.cpp:45:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:45:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_4' (../saxpy.cpp:40:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:40:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_3' (../saxpy.cpp:35:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:35:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_2' (../saxpy.cpp:30:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:30:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_25_1' (../saxpy.cpp:25:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:25:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.641 ; gain = 901.715
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.641 ; gain = 901.715
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.641 ; gain = 901.715
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.641 ; gain = 901.715
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'saxpy'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'saxpy', detected/extracted 1 process function(s): 
	 'Block_.split1_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.641 ; gain = 901.715
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.641 ; gain = 901.715
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'saxpy' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1_proc' to 'Block_split1_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.571 seconds; current allocated memory: 149.756 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 150.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 151.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 151.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 152.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'saxpy' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'y', 'a' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'saxpy'.
INFO: [HLS 200-111]  Elapsed time: 0.799 seconds; current allocated memory: 156.145 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 999.641 ; gain = 901.715
INFO: [VHDL 208-304] Generating VHDL RTL for saxpy.
INFO: [VLOG 209-307] Generating Verilog RTL for saxpy.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-112] Total elapsed time: 12.368 seconds; peak allocated memory: 156.145 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Xilinx/Vivado/2020.1/ip_repository/saxpy.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file C:/Xilinx/Vivado/2020.1/ip_repository/saxpy.zip
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Xilinx/Vivado/2020.1/ip_repository/saxpy.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Xilinx/Vivado/2020.1/ip_repository/saxpy.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Xilinx/Vivado/2020.1/ip_repository/saxpy.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file '../saxpy.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:22:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:25:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:30:2
WARNING: [HLS 214-169] There are a total of 6 such instances of non-canonical statements in the dataflow region: ../saxpy.cpp:17:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file ../saxpy.cpp
WARNING: [HLS 207-1602] Unsupported interface port data type in '#pragma HLS interface m_axi': ../saxpy.cpp:7:34
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_5' (../saxpy.cpp:45:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:45:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_4' (../saxpy.cpp:40:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:40:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_3' (../saxpy.cpp:35:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:35:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_2' (../saxpy.cpp:30:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:30:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_25_1' (../saxpy.cpp:25:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:25:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.820 ; gain = 901.855
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.820 ; gain = 901.855
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.820 ; gain = 901.855
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.820 ; gain = 901.855
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'saxpy'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'saxpy', detected/extracted 1 process function(s): 
	 'Block_.split1_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.820 ; gain = 901.855
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.820 ; gain = 901.855
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'saxpy' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1_proc' to 'Block_split1_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.475 seconds; current allocated memory: 149.725 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 150.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 151.006 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 151.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 152.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'saxpy' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'y', 'a' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'saxpy'.
INFO: [HLS 200-111]  Elapsed time: 0.775 seconds; current allocated memory: 156.112 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 999.820 ; gain = 901.855
INFO: [VHDL 208-304] Generating VHDL RTL for saxpy.
INFO: [VLOG 209-307] Generating Verilog RTL for saxpy.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-112] Total elapsed time: 12.185 seconds; peak allocated memory: 156.112 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Xilinx/Vivado/2020.1/ip_repository/saxpy.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Xilinx/Vivado/2020.1/ip_repository/saxpy.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Xilinx/Vivado/2020.1/ip_repository/saxpy.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Xilinx/Vivado/2020.1/ip_repository/saxpy.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Xilinx/Vivado/2020.1/ip_repository/saxpy.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file '../saxpy.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:22:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:25:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:30:2
WARNING: [HLS 214-169] There are a total of 6 such instances of non-canonical statements in the dataflow region: ../saxpy.cpp:17:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file ../saxpy.cpp
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_5' (../saxpy.cpp:45:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:45:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_4' (../saxpy.cpp:40:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:40:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_3' (../saxpy.cpp:35:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:35:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_2' (../saxpy.cpp:30:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:30:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_25_1' (../saxpy.cpp:25:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:25:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.215 ; gain = 902.238
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.215 ; gain = 902.238
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.215 ; gain = 902.238
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.215 ; gain = 902.238
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'saxpy'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'saxpy', detected/extracted 1 process function(s): 
	 'Block_.split1_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.215 ; gain = 902.238
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.215 ; gain = 902.238
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'saxpy' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1_proc' to 'Block_split1_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.565 seconds; current allocated memory: 149.728 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 150.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 151.030 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 151.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 152.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'saxpy' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'y', 'a' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'saxpy'.
INFO: [HLS 200-111]  Elapsed time: 0.894 seconds; current allocated memory: 156.174 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1000.215 ; gain = 902.238
INFO: [VHDL 208-304] Generating VHDL RTL for saxpy.
INFO: [VLOG 209-307] Generating Verilog RTL for saxpy.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-112] Total elapsed time: 12.474 seconds; peak allocated memory: 156.174 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Xilinx/Vivado/2020.1/ip_repository/saxpy.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file C:/Xilinx/Vivado/2020.1/ip_repository/saxpy.zip
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Xilinx/Vivado/2020.1/ip_repository/saxpy.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Xilinx/Vivado/2020.1/ip_repository/saxpy.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Xilinx/Vivado/2020.1/ip_repository/saxpy.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Xilinx/Vivado/2020.1/ip_repository/saxpy.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file '../saxpy.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:22:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:25:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:30:2
WARNING: [HLS 214-169] There are a total of 6 such instances of non-canonical statements in the dataflow region: ../saxpy.cpp:4:87
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file ../saxpy.cpp
WARNING: [HLS 207-1602] Unsupported interface port data type in '#pragma HLS interface m_axi': ../saxpy.cpp:7:34
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_5' (../saxpy.cpp:45:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:45:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_4' (../saxpy.cpp:40:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:40:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_3' (../saxpy.cpp:35:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:35:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_2' (../saxpy.cpp:30:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:30:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_25_1' (../saxpy.cpp:25:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:25:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.156 ; gain = 902.246
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.156 ; gain = 902.246
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.156 ; gain = 902.246
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.156 ; gain = 902.246
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'saxpy'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'saxpy', detected/extracted 1 process function(s): 
	 'Block_.split1_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.156 ; gain = 902.246
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.156 ; gain = 902.246
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'saxpy' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1_proc' to 'Block_split1_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.511 seconds; current allocated memory: 149.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 150.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 151.006 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 151.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 152.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'saxpy' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'y', 'a' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'saxpy'.
INFO: [HLS 200-111]  Elapsed time: 0.791 seconds; current allocated memory: 156.097 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1000.156 ; gain = 902.246
INFO: [VHDL 208-304] Generating VHDL RTL for saxpy.
INFO: [VLOG 209-307] Generating Verilog RTL for saxpy.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-112] Total elapsed time: 12.23 seconds; peak allocated memory: 156.097 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Xilinx/Vivado/2020.1/ip_repository/saxpy.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file C:/Xilinx/Vivado/2020.1/ip_repository/saxpy.zip
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Xilinx/Vivado/2020.1/ip_repository/saxpy.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Xilinx/Vivado/2020.1/ip_repository/saxpy.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file '../saxpy.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:22:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:25:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:30:2
WARNING: [HLS 214-169] There are a total of 6 such instances of non-canonical statements in the dataflow region: ../saxpy.cpp:17:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file ../saxpy.cpp
WARNING: [HLS 207-1602] Unsupported interface port data type in '#pragma HLS interface m_axi': ../saxpy.cpp:7:34
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_5' (../saxpy.cpp:45:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:45:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_4' (../saxpy.cpp:40:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:40:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_3' (../saxpy.cpp:35:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:35:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_2' (../saxpy.cpp:30:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:30:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_25_1' (../saxpy.cpp:25:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:25:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.188 ; gain = 902.359
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.188 ; gain = 902.359
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.188 ; gain = 902.359
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.188 ; gain = 902.359
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'saxpy'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'saxpy', detected/extracted 1 process function(s): 
	 'Block_.split1_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.188 ; gain = 902.359
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1000.188 ; gain = 902.359
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'saxpy' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1_proc' to 'Block_split1_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.763 seconds; current allocated memory: 149.725 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 150.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 151.006 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 151.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 152.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'saxpy' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'y', 'a' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'saxpy'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 156.112 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1000.188 ; gain = 902.359
INFO: [VHDL 208-304] Generating VHDL RTL for saxpy.
INFO: [VLOG 209-307] Generating Verilog RTL for saxpy.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-112] Total elapsed time: 12.455 seconds; peak allocated memory: 156.112 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Xilinx/Vivado/2020.1/ip_repository/saxpy.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file C:/Xilinx/Vivado/2020.1/ip_repository/saxpy.zip
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Xilinx/Vivado/2020.1/ip_repository/saxpy.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file '../saxpy.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:22:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:25:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:30:2
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region: ../saxpy.cpp:17:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file ../saxpy.cpp
WARNING: [HLS 207-1602] Unsupported interface port data type in '#pragma HLS interface m_axi': ../saxpy.cpp:7:34
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_4' (../saxpy.cpp:40:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:40:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_3' (../saxpy.cpp:35:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:35:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_2' (../saxpy.cpp:30:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:30:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_25_1' (../saxpy.cpp:25:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:25:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.145 ; gain = 902.266
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.145 ; gain = 902.266
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.145 ; gain = 902.266
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.145 ; gain = 902.266
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'saxpy'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'saxpy', detected/extracted 1 process function(s): 
	 'Block_.split1_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.145 ; gain = 902.266
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.145 ; gain = 902.266
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'saxpy' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1_proc' to 'Block_split1_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.569 seconds; current allocated memory: 149.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 151.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 151.653 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 151.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 154.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'saxpy' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'y', 'a' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'saxpy'.
INFO: [HLS 200-111]  Elapsed time: 0.804 seconds; current allocated memory: 158.142 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1000.145 ; gain = 902.266
INFO: [VHDL 208-304] Generating VHDL RTL for saxpy.
INFO: [VLOG 209-307] Generating Verilog RTL for saxpy.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-112] Total elapsed time: 12.526 seconds; peak allocated memory: 158.142 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Xilinx/Vivado/2020.1/ip_repository/saxpy.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file '../saxpy.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:22:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:25:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:30:2
WARNING: [HLS 214-169] There are a total of 6 such instances of non-canonical statements in the dataflow region: ../saxpy.cpp:17:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file ../saxpy.cpp
WARNING: [HLS 207-1602] Unsupported interface port data type in '#pragma HLS interface m_axi': ../saxpy.cpp:7:34
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_5' (../saxpy.cpp:45:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:45:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_4' (../saxpy.cpp:40:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:40:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_3' (../saxpy.cpp:35:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:35:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_2' (../saxpy.cpp:30:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:30:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_25_1' (../saxpy.cpp:25:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:25:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.199 ; gain = 901.332
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.199 ; gain = 901.332
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.199 ; gain = 901.332
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.199 ; gain = 901.332
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'saxpy'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'saxpy', detected/extracted 1 process function(s): 
	 'Block_.split1_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.199 ; gain = 901.332
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.199 ; gain = 901.332
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'saxpy' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1_proc' to 'Block_split1_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.368 seconds; current allocated memory: 149.755 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 150.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 151.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 151.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 152.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'saxpy' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'y', 'a' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'saxpy'.
INFO: [HLS 200-111]  Elapsed time: 0.779 seconds; current allocated memory: 156.143 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 999.199 ; gain = 901.332
INFO: [VHDL 208-304] Generating VHDL RTL for saxpy.
INFO: [VLOG 209-307] Generating Verilog RTL for saxpy.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-112] Total elapsed time: 12.066 seconds; peak allocated memory: 156.143 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Xilinx/Vivado/2020.1/ip_repository/saxpy.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file '../saxpy.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:22:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:25:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:30:2
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region: ../saxpy.cpp:17:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file ../saxpy.cpp
WARNING: [HLS 207-1602] Unsupported interface port data type in '#pragma HLS interface m_axi': ../saxpy.cpp:7:34
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_4' (../saxpy.cpp:48:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:48:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_3' (../saxpy.cpp:35:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:35:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_2' (../saxpy.cpp:30:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:30:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_25_1' (../saxpy.cpp:25:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:25:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.871 ; gain = 902.020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.871 ; gain = 902.020
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.871 ; gain = 902.020
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.871 ; gain = 902.020
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'saxpy'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'saxpy', detected/extracted 1 process function(s): 
	 'Block_.split1_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.871 ; gain = 902.020
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.871 ; gain = 902.020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'saxpy' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1_proc' to 'Block_split1_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.326 seconds; current allocated memory: 149.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 150.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 151.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 151.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 152.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'saxpy' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'y', 'a' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'saxpy'.
INFO: [HLS 200-111]  Elapsed time: 0.774 seconds; current allocated memory: 156.122 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 999.871 ; gain = 902.020
INFO: [VHDL 208-304] Generating VHDL RTL for saxpy.
INFO: [VLOG 209-307] Generating Verilog RTL for saxpy.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-112] Total elapsed time: 12.024 seconds; peak allocated memory: 156.122 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Xilinx/Vivado/2020.1/ip_repository/saxpy.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file '../saxpy.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:22:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:25:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../saxpy.cpp:30:2
WARNING: [HLS 214-169] There are a total of 6 such instances of non-canonical statements in the dataflow region: ../saxpy.cpp:17:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file ../saxpy.cpp
WARNING: [HLS 207-1602] Unsupported interface port data type in '#pragma HLS interface m_axi': ../saxpy.cpp:7:34
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_5' (../saxpy.cpp:45:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:45:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_4' (../saxpy.cpp:40:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:40:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_35_3' (../saxpy.cpp:35:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:35:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_2' (../saxpy.cpp:30:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:30:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_25_1' (../saxpy.cpp:25:19) in function 'saxpy' completely with a factor of 10 (../saxpy.cpp:25:19)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.871 ; gain = 902.055
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.871 ; gain = 902.055
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.871 ; gain = 902.055
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.871 ; gain = 902.055
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'saxpy'  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'saxpy', detected/extracted 1 process function(s): 
	 'Block_.split1_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.871 ; gain = 902.055
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 999.871 ; gain = 902.055
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'saxpy' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1_proc' to 'Block_split1_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.322 seconds; current allocated memory: 149.755 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 150.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 151.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 151.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 152.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'saxpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'saxpy/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'saxpy' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'x', 'y', 'a' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'saxpy'.
INFO: [HLS 200-111]  Elapsed time: 0.771 seconds; current allocated memory: 156.143 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 999.871 ; gain = 902.055
INFO: [VHDL 208-304] Generating VHDL RTL for saxpy.
INFO: [VLOG 209-307] Generating Verilog RTL for saxpy.
INFO: [HLS 200-789] **** Estimated Fmax: 120.23 MHz
INFO: [HLS 200-112] Total elapsed time: 11.986 seconds; peak allocated memory: 156.143 MB.
