// Generated by CIRCT 42e53322a
module Decoder3to8(	// /tmp/tmp.adsvJZztQP/17296_Reaction-Time-Game_RegisterFile_Decoder3to8.cleaned.mlir:2:3
  input  [2:0] X,	// /tmp/tmp.adsvJZztQP/17296_Reaction-Time-Game_RegisterFile_Decoder3to8.cleaned.mlir:2:29
  input        Enable,	// /tmp/tmp.adsvJZztQP/17296_Reaction-Time-Game_RegisterFile_Decoder3to8.cleaned.mlir:2:41
  output [7:0] OUT	// /tmp/tmp.adsvJZztQP/17296_Reaction-Time-Game_RegisterFile_Decoder3to8.cleaned.mlir:2:59
);

  wire _GEN = ~(X[2]) & ~(X[1]);	// /tmp/tmp.adsvJZztQP/17296_Reaction-Time-Game_RegisterFile_Decoder3to8.cleaned.mlir:4:10, :5:10, :6:10, :7:10, :8:10
  wire _GEN_0 = ~(X[2]) & X[1];	// /tmp/tmp.adsvJZztQP/17296_Reaction-Time-Game_RegisterFile_Decoder3to8.cleaned.mlir:4:10, :5:10, :7:10, :14:11
  wire _GEN_1 = X[2] & ~(X[1]);	// /tmp/tmp.adsvJZztQP/17296_Reaction-Time-Game_RegisterFile_Decoder3to8.cleaned.mlir:4:10, :5:10, :6:10, :19:11
  wire _GEN_2 = X[2] & X[1];	// /tmp/tmp.adsvJZztQP/17296_Reaction-Time-Game_RegisterFile_Decoder3to8.cleaned.mlir:4:10, :5:10, :23:11
  assign OUT =
    {_GEN_2 & X[0] & Enable,
     _GEN_2 & ~(X[0]) & Enable,
     _GEN_1 & X[0] & Enable,
     _GEN_1 & ~(X[0]) & Enable,
     _GEN_0 & X[0] & Enable,
     _GEN_0 & ~(X[0]) & Enable,
     _GEN & X[0] & Enable,
     _GEN & ~(X[0]) & Enable};	// /tmp/tmp.adsvJZztQP/17296_Reaction-Time-Game_RegisterFile_Decoder3to8.cleaned.mlir:8:10, :9:10, :10:10, :11:10, :12:10, :14:11, :16:11, :17:11, :19:11, :21:11, :22:11, :23:11, :25:11, :26:11, :27:11, :28:5
endmodule

