#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Nov 21 19:50:22 2021
# Process ID: 9404
# Current directory: C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1648 C:\Users\Ali\Documents\Online Lectures\Computer Architechture Lab\LAB 4\Vivado harcoded values\project_1.xpr
# Log file: C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/vivado.log
# Journal file: C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 838.250 ; gain = 124.789
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: main_module
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 947.199 ; gain = 95.086
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main_module' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:123]
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:238]
INFO: [Synth 8-6157] synthesizing module 'Instruction_fetch' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:375]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:386]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_fetch' (1#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:375]
WARNING: [Synth 8-350] instance 'B1' of module 'Instruction_fetch' requires 8 connections, but only 7 given [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:269]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:469]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:483]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:477]
WARNING: [Synth 8-3848] Net MemWrite in module/entity Control_Unit does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:470]
WARNING: [Synth 8-3848] Net ResultSrc in module/entity Control_Unit does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:470]
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit' (2#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:469]
WARNING: [Synth 8-350] instance 'B2' of module 'Control_Unit' requires 12 connections, but only 9 given [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:273]
INFO: [Synth 8-6157] synthesizing module 'extend' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:609]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:613]
INFO: [Synth 8-6155] done synthesizing module 'extend' (3#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:609]
INFO: [Synth 8-6157] synthesizing module 'address_generator' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:310]
INFO: [Synth 8-6155] done synthesizing module 'address_generator' (4#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:310]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Memory' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:351]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:355]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (5#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:351]
INFO: [Synth 8-6157] synthesizing module 'ALU_2nd_operand_mux' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:631]
INFO: [Synth 8-6155] done synthesizing module 'ALU_2nd_operand_mux' (6#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:631]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:444]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (7#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:444]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:548]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:566]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:548]
WARNING: [Synth 8-350] instance 'B8' of module 'ALU' requires 7 connections, but only 6 given [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:297]
INFO: [Synth 8-6157] synthesizing module 'Return_Result' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:662]
INFO: [Synth 8-6155] done synthesizing module 'Return_Result' (9#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:662]
WARNING: [Synth 8-3848] Net alu_z in module/entity main does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:242]
WARNING: [Synth 8-3848] Net LED_out in module/entity main does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:243]
INFO: [Synth 8-6155] done synthesizing module 'main' (10#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:238]
WARNING: [Synth 8-350] instance 'f4' of module 'main' requires 5 connections, but only 3 given [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:131]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:181]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:207]
INFO: [Synth 8-6155] done synthesizing module 'main_module' (11#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:123]
WARNING: [Synth 8-3331] design Return_Result has unconnected port zero_flag
WARNING: [Synth 8-3331] design Control_Unit has unconnected port MemWrite
WARNING: [Synth 8-3331] design Control_Unit has unconnected port ResultSrc
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[6]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[5]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[4]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[3]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[2]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[1]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[0]
WARNING: [Synth 8-3331] design main has unconnected port alu_z
WARNING: [Synth 8-3331] design main has unconnected port LED_out[6]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[5]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[4]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[3]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[2]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[1]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 969.680 ; gain = 117.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 969.680 ; gain = 117.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 969.680 ; gain = 117.566
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc]
Finished Parsing XDC File [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1346.664 ; gain = 494.551
34 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1346.664 ; gain = 494.551
set_property top main [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1347.863 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:238]
INFO: [Synth 8-6157] synthesizing module 'Instruction_fetch' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:375]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:386]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_fetch' (1#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:375]
WARNING: [Synth 8-350] instance 'B1' of module 'Instruction_fetch' requires 8 connections, but only 7 given [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:269]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:469]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:483]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:477]
WARNING: [Synth 8-3848] Net MemWrite in module/entity Control_Unit does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:470]
WARNING: [Synth 8-3848] Net ResultSrc in module/entity Control_Unit does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:470]
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit' (2#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:469]
WARNING: [Synth 8-350] instance 'B2' of module 'Control_Unit' requires 12 connections, but only 9 given [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:273]
INFO: [Synth 8-6157] synthesizing module 'extend' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:609]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:613]
INFO: [Synth 8-6155] done synthesizing module 'extend' (3#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:609]
INFO: [Synth 8-6157] synthesizing module 'address_generator' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:310]
INFO: [Synth 8-6155] done synthesizing module 'address_generator' (4#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:310]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Memory' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:351]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:355]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (5#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:351]
INFO: [Synth 8-6157] synthesizing module 'ALU_2nd_operand_mux' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:631]
INFO: [Synth 8-6155] done synthesizing module 'ALU_2nd_operand_mux' (6#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:631]
INFO: [Synth 8-6157] synthesizing module 'register_file' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:444]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (7#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:444]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:548]
INFO: [Synth 8-226] default block is never used [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:566]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:548]
WARNING: [Synth 8-350] instance 'B8' of module 'ALU' requires 7 connections, but only 6 given [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:297]
INFO: [Synth 8-6157] synthesizing module 'Return_Result' [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:662]
INFO: [Synth 8-6155] done synthesizing module 'Return_Result' (9#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:662]
WARNING: [Synth 8-3848] Net alu_z in module/entity main does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:242]
WARNING: [Synth 8-3848] Net LED_out in module/entity main does not have driver. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:243]
INFO: [Synth 8-6155] done synthesizing module 'main' (10#1) [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/sources_1/new/Single_Cycle.v:238]
WARNING: [Synth 8-3331] design Return_Result has unconnected port zero_flag
WARNING: [Synth 8-3331] design Control_Unit has unconnected port MemWrite
WARNING: [Synth 8-3331] design Control_Unit has unconnected port ResultSrc
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[6]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[5]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[4]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[3]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[2]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[1]
WARNING: [Synth 8-3331] design Control_Unit has unconnected port funct7[0]
WARNING: [Synth 8-3331] design main has unconnected port alu_z
WARNING: [Synth 8-3331] design main has unconnected port LED_out[6]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[5]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[4]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[3]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[2]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[1]
WARNING: [Synth 8-3331] design main has unconnected port LED_out[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1358.160 ; gain = 10.297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1358.336 ; gain = 10.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1358.336 ; gain = 10.473
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc]
WARNING: [Vivado 12-584] No ports matched 'Anode_Activate[7]'. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode_Activate[6]'. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode_Activate[5]'. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode_Activate[4]'. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode_Activate[3]'. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode_Activate[2]'. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode_Activate[1]'. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode_Activate[0]'. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode_Activate[7]'. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode_Activate[6]'. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode_Activate[5]'. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode_Activate[4]'. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode_Activate[3]'. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode_Activate[2]'. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode_Activate[1]'. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode_Activate[0]'. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Ali/Documents/Online Lectures/Computer Architechture Lab/LAB 4/Vivado harcoded values/project_1.srcs/constrs_1/new/LAB4_pins.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1401.617 ; gain = 53.754
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 21 19:52:40 2021...
