module half_adder( input a,b,
                    output sum,carry
    );
    
    assign sum = a ^ b;
    assign carry = a & b;
endmodule


//TESTBENCH//
module half_adder_tb();
    reg a,b;
    wire sum,carry;
    integer i;
    
half_adder dut(a,b,sum,carry);
    initial begin
    for(i = 0; i < 4 ; i = i+1)
        begin
            {a,b}  = i;
            #10;
        end
        $finish;
            end
    initial begin
            $monitor("input a = %d, b = %d, output sum = %d,carry = %d", a,b,sum,carry);
            end
            
endmodule
