$date
	Thu Oct 30 01:48:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module mux2x1_struct_tb $end
$var wire 1 ! y0 $end
$var reg 1 " a0 $end
$var reg 1 # b0 $end
$var reg 1 $ sel0 $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 % and_a $end
$var wire 1 & and_b $end
$var wire 1 # b $end
$var wire 1 ' not_sel $end
$var wire 1 $ sel $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1'
0&
0%
0$
0#
0"
0!
$end
#100
1!
1&
1#
#200
0!
0&
0'
1$
#300
1'
0$
0#
1"
#400
1!
0'
1%
1$
#500
1&
1!
1'
0%
0$
1#
#600
0&
0'
1%
1$
#800
