{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1583836835445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1583836835445 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 10 13:40:35 2020 " "Processing started: Tue Mar 10 13:40:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1583836835445 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1583836835445 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off orandprj -c orandprj " "Command: quartus_map --read_settings_files=on --write_settings_files=off orandprj -c orandprj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1583836835445 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1583836836261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orandprj.bdf 1 1 " "Found 1 design units, including 1 entities, in source file orandprj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 orandprj " "Found entity 1: orandprj" {  } { { "orandprj.bdf" "" { Schematic "C:/Users/buket/Desktop/FPGA_Uyg_56320640556/orandprj/orandprj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583836836386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583836836386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_prj-davranisi " "Found design unit 1: or_prj-davranisi" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/buket/Desktop/FPGA_Uyg_56320640556/orandprj/Vhdl2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583836837060 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_prj " "Found entity 1: or_prj" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/buket/Desktop/FPGA_Uyg_56320640556/orandprj/Vhdl2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583836837060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1583836837060 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../yarymtoplayycy/Vhdl1.vhd " "Can't analyze file -- file ../yarymtoplayycy/Vhdl1.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1583836837060 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "orandprj " "Elaborating entity \"orandprj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1583836837163 ""}
{ "Warning" "WSGN_SEARCH_FILE" "andprj/and_prj1.bdf 1 1 " "Using design file andprj/and_prj1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 and_prj1 " "Found entity 1: and_prj1" {  } { { "and_prj1.bdf" "" { Schematic "c:/users/buket/desktop/fpga_uyg_56320640556/orandprj/andprj/and_prj1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1583836837217 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1583836837217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_prj1 and_prj1:inst9 " "Elaborating entity \"and_prj1\" for hierarchy \"and_prj1:inst9\"" {  } { { "orandprj.bdf" "inst9" { Schematic "C:/Users/buket/Desktop/FPGA_Uyg_56320640556/orandprj/orandprj.bdf" { { 112 472 568 208 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583836837217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_prj or_prj:inst8 " "Elaborating entity \"or_prj\" for hierarchy \"or_prj:inst8\"" {  } { { "orandprj.bdf" "inst8" { Schematic "C:/Users/buket/Desktop/FPGA_Uyg_56320640556/orandprj/orandprj.bdf" { { 176 304 440 256 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1583836837217 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1583836838048 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583836838048 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_name2 " "No output dependent on input pin \"pin_name2\"" {  } { { "orandprj.bdf" "" { Schematic "C:/Users/buket/Desktop/FPGA_Uyg_56320640556/orandprj/orandprj.bdf" { { 216 128 296 232 "pin_name2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1583836838191 "|orandprj|pin_name2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1583836838191 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1583836838192 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1583836838192 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1583836838192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1583836838237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 10 13:40:38 2020 " "Processing ended: Tue Mar 10 13:40:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1583836838237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1583836838237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1583836838237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1583836838237 ""}
