Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 85de1b5cac274a038c341390b7b14898 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot TopLevelModule_func_synth xil_defaultlib.TopLevelModule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.game_state
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.ps2_rx
Compiling module xil_defaultlib.keyboard
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB18E1(INIT_00=256'b0111111010...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1(INIT=2'b01)
Compiling module xil_defaultlib.font_rom
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.LDCP
Compiling module xil_defaultlib.text
Compiling module xil_defaultlib.pixel_gen
Compiling module xil_defaultlib.TopLevelModule
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelModule_func_synth
