# Verilog Verification Automation Tool

## π“– μ†κ°
Verilog κΈ°λ°μ n-bit Full Adder λ¨λ“κ³Ό ν…μ¤νΈλ²¤μΉλ¥Ό μλ™μΌλ΅ μƒμ„±ν•κ³  κ²€μ¦ν•λ” Python κΈ°λ°μ μλ™ν™” λ„κµ¬μ…λ‹λ‹¤.  
Pythonμ—μ„ μν–‰ν• Full Adder μ—°μ‚° κ²°κ³Όμ™€ Verilog μ‹λ®¬λ μ΄μ… κ²°κ³Όλ¥Ό λΉ„κµν•μ—¬ κ²€μ¦ν•λ” μλ™ν™”λ κ²€μ¦ μ‹μ¤ν…μ„ μ κ³µν•©λ‹λ‹¤.  
λ³Έ ν”„λ΅μ νΈλ” μ„¤κ³„μκ°€ λ³΄λ‹¤ ν¨μ¨μ μΌλ΅ Verilog ν•λ“μ›¨μ–΄ λ¨λ“μ„ κ°λ°ν•κ³  κ²€μ¦ν•  μ μλ„λ΅ μ§€μ›ν•λ” κ²ƒμ„ λ©ν‘λ΅ ν•©λ‹λ‹¤.
<br>

## π― λ©μ 
λ””μ§€ν„Έ νλ΅ μ„¤κ³„μ—μ„ λ†’μ€ λΉ„νΈμ(n-bit) μ—°μ‚°μ„ ν¬ν•¨ν•λ” λ¨λ“μ κ²€μ¦ κ³Όμ •μ€ ν…μ¤νΈ μΌ€μ΄μ¤λ¥Ό μλ™μΌλ΅ μ‘μ„±ν•΄μ•Ό ν•λ” λ²κ±°λ΅μ›€μ΄ μ΅΄μ¬ν•©λ‹λ‹¤.  
νΉν n-bit μ—°μ‚°μ κ²½μ° κ°€λ¥ν• μ…λ ¥ μ΅°ν•©μ΄ κΈ°ν•κΈ‰μμ μΌλ΅ μ¦κ°€ν•μ—¬, μ™„μ „ν• κ²€μ¦μ„ μ„ν•΄μ„λ” λ°©λ€ν• μ–‘μ ν…μ¤νΈ μΌ€μ΄μ¤κ°€ ν•„μ”ν•©λ‹λ‹¤.  
λ³Έ ν”„λ΅μ νΈλ” Verilog λ¨λ“ κ²€μ¦μ„ μλ™ν™”ν•μ—¬ μ΄λ¬ν• λ¬Έμ λ¥Ό ν•΄κ²°ν•λ©°, μ„¤κ³„μμ μμ‘μ—…μ„ μµμ†ν™”ν•λ©΄μ„λ„ μ‹ λΆ°λ„ λ†’μ€ κ²€μ¦μ„ μν–‰ν•  μ μλ„λ΅ μ§€μ›ν•©λ‹λ‹¤.
<br>

## π”§ μ£Όμ” κΈ°λ¥
### β… **n-bit Full Adder μ„¤κ³„ μλ™ν™”**
Pythonμ„ μ΄μ©ν•μ—¬ Verilog κΈ°λ°μ n-bit Full Adder λ¨λ“ λ° ν…μ¤νΈλ²¤μΉλ¥Ό μλ™μΌλ΅ μƒμ„±  
- **π”— [1-bit Adder](https://github.com/goeun-oh/Verilog-verification-automation-tool/blob/main/explain/adder.md)** π‘ *ν΄λ¦­ν•μ—¬ μμ„Έν λ³΄κΈ°*
- **π”— [n-bit Adder](https://github.com/goeun-oh/Verilog-verification-automation-tool/blob/main/explain/adder_nbit.md)** π‘ *ν΄λ¦­ν•μ—¬ μμ„Έν λ³΄κΈ°*
- **π”— [testbench](https://github.com/goeun-oh/Verilog-verification-automation-tool/blob/main/explain/adder_tb.md)** π‘ *ν΄λ¦­ν•μ—¬ μμ„Έν λ³΄κΈ°*
- **π”— [λ¨λ“/ν…μ¤νΈλ²¤μΉ μ„¤κ³„ μλ™ν™”](https://github.com/goeun-oh/Verilog-verification-automation-tool/blob/main/explain/Automating_n-bit_Full_Adder_Design.md)** π‘ *ν΄λ¦­ν•μ—¬ μμ„Έν λ³΄κΈ°*
<br>

### β… **Verilog μ‹λ®¬λ μ΄μ… μλ™ν™”**
Linux ν™κ²½ λ° GitHub Actionsλ¥Ό ν™μ©ν• Verilog λ¨λ“ μλ™ κ²€μ¦<br>
<br>

### β… **λλ¤ λ° μ—£μ§€ μΌ€μ΄μ¤ μ…λ ¥ μλ™ μƒμ„±**
n-bit μ—°μ‚°μ—μ„ λ°μƒν•  μ μλ” λ‹¤μ–‘ν• μ…λ ¥ μ΅°ν•©(λλ¤ κ°’, μ—£μ§€ μΌ€μ΄μ¤)μ„ μλ™μΌλ΅ μƒμ„±ν•μ—¬ ν…μ¤νΈ μ»¤λ²„λ¦¬μ§€ ν–¥μƒ  
- **π”— [Random Testcase μƒμ„±](https://github.com/goeun-oh/Verilog-verification-automation-tool/blob/main/explain/gen_testcase.md)** π‘ *ν΄λ¦­ν•μ—¬ μμ„Έν λ³΄κΈ°*
- **π”— [Edge case κ³ λ ¤ κ³„κΈ°](https://github.com/goeun-oh/Verilog-verification-automation-tool/blob/main/explain/edge_testing.md)** π‘ *ν΄λ¦­ν•μ—¬ μμ„Έν λ³΄κΈ°*
- **π”— [Edge Testcase μƒμ„±](https://github.com/goeun-oh/Verilog-verification-automation-tool/blob/main/explain/edge_case.md)** π‘ *ν΄λ¦­ν•μ—¬ μμ„Έν λ³΄κΈ°*
<br>

### β… **λ¨λ“ κµμ°¨ κ²€μ¦**
Pythonμ—μ„ μ—°μ‚°ν• κ²°κ³Όμ™€ Verilog μ‹λ®¬λ μ΄μ… κ²°κ³Όλ¥Ό λΉ„κµν•μ—¬ μ •ν™•μ„±μ„ κ²€μ¦<br>
- **π”— [κµμ°¨ κ²€μ¦](https://github.com/goeun-oh/Verilog-verification-automation-tool/blob/main/explain/comparison.md)** π‘ *ν΄λ¦­ν•μ—¬ μμ„Έν λ³΄κΈ°*
<br>

### β… **CI/CD κΈ°λ° μ§€μ†μ  κ²€μ¦ μ§€μ›**
GitHub Actionsλ¥Ό ν™μ©ν• μλ™ κ²€μ¦ νμ΄ν”„λΌμΈ κµ¬μ¶•<br>
- **π”— [GitHub Actions](https://github.com/goeun-oh/Verilog-verification-automation-tool/blob/main/explain/yml.md)** π‘ *ν΄λ¦­ν•μ—¬ μμ„Έν λ³΄κΈ°*
<br>

## π€ μ°¨λ³„μ 
β” **μ™„μ „ μλ™ν™”λ κ²€μ¦ ν”„λ΅μ„Έμ¤**<br>
ν…μ¤νΈ μ…λ ¥ μƒμ„±λ¶€ν„° μ‹λ®¬λ μ΄μ…, κ²°κ³Ό κ²€μ¦κΉμ§€ λ¨λ“  κ³Όμ •μ„ μλ™ν™”ν•μ—¬ μ„¤κ³„μμ κ²€μ¦ λ¶€λ‹΄μ„ μµμ†ν™”<br>

β” **Pythonκ³Ό Verilogμ κµμ°¨ κ²€μ¦ μ‹μ¤ν…**<br>
Pythonμ—μ„ μ§μ ‘ Full Adder μ—°μ‚°μ„ μν–‰ν•κ³ , μ΄λ¥Ό Verilog μ‹λ®¬λ μ΄μ… κ²°κ³Όμ™€ λΉ„κµν•μ—¬ μ„¤κ³„ μ¤λ¥λ¥Ό μ‹ μ†ν•κ² νƒμ§€<br>

β” **CI/CD μ μ©μΌλ΅ μ§€μ†μ  κ²€μ¦ κ°€λ¥**<br>
GitHub Actionsλ¥Ό ν™μ©ν• μλ™ν™”λ κ²€μ¦ ν™κ²½μ„ μ κ³µν•μ—¬ μ½”λ“ λ³€κ²½ μ‹ μ¦‰κ°μ μΈ ν…μ¤νΈ λ° κ²€μ¦ μν–‰<br>

β” **ν™•μ¥μ„± λ†’μ€ κµ¬μ΅°**<br>
n-bit Full AdderλΏλ§ μ•„λ‹λΌ, ν–¥ν›„ λ‹¤μ–‘ν• λ””μ§€ν„Έ νλ΅ λ¨λ“ κ²€μ¦μΌλ΅ ν™•μ¥ κ°€λ¥<br>
<br>
<br>
## π“‚ νμΌ κµ¬μ΅° λ° μ‹¤ν–‰νλ¦„
- **π”— [νμΌ κµ¬μ΅°](https://github.com/goeun-oh/Verilog-verification-automation-tool/blob/main/explain/file_structure.md)** π‘ *ν΄λ¦­ν•μ—¬ μμ„Έν λ³΄κΈ°*
- **π”— [μ‹¤ν–‰ νλ¦„](https://github.com/goeun-oh/Verilog-verification-automation-tool/blob/main/explain/flow.md)** π‘ *ν΄λ¦­ν•μ—¬ μμ„Έν λ³΄κΈ°*
<br>
  
## π€ νΈλ¬λΈ”μν…
**π”— [1οΈβƒ£ n-bit κ°€μ‚°κΈ° λ¨λ“ μλ™ μƒμ„±](https://github.com/goeun-oh/Verilog-verification-automation-tool/blob/main/explain/trouble_shooting/Nbit_Adder_Debugging.md)** π‘ *ν΄λ¦­ν•μ—¬ μμ„Έν λ³΄κΈ°* <br>
**π”— [2οΈβƒ£ verilog μ»΄νμΌ λ¬Έμ ](https://github.com/goeun-oh/Verilog-verification-automation-tool/blob/main/explain/trouble_shooting/pyverilog_limitation.md)** π‘ *ν΄λ¦­ν•μ—¬ μμ„Έν λ³΄κΈ°*  
**π”— [3οΈβƒ£ κ²€μ¦ μ‹ λΆ°λ„ λ¬Έμ ](https://github.com/goeun-oh/Verilog-verification-automation-tool/blob/main/explain/trouble_shooting/RandomTesting_limitation.md)** π‘ *ν΄λ¦­ν•μ—¬ μμ„Έν λ³΄κΈ°* <br>
<br>

## π—οΈ ν€μ› μ†κ° λ° μ—­ν• 
**π”— [ν€μ› μ†κ°](https://github.com/goeun-oh/Verilog-verification-automation-tool/blob/main/explain/division_role.md)** π‘ *ν΄λ¦­ν•μ—¬ μμ„Έν λ³΄κΈ°*


<br>




