Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Nov 12 15:27:28 2025
| Host         : DESKTOP-S4UD1KI running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_zynq_ultra_ps_e_0'

1. Summary
----------

SUCCESS in the conversion of top_zynq_ultra_ps_e_0 (xilinx.com:ip:zynq_ultra_ps_e:3.4 (Rev. 1)) to Vivado generation flows.

2. Upgrade messages
-------------------

Set parameter PSU__GPIO_EMIO__PERIPHERAL__IO to value 95 (source 'default')
WARNING: upgrade cannot add parameter PSU__USE__USB3_0_HUB with default value 0 : a parameter called PSU__USE__USB3_0_HUB already exists in zynq_ultra_ps_e_v3_4
WARNING: upgrade cannot add parameter PSU__USE__USB3_1_HUB with default value 0 : a parameter called PSU__USE__USB3_1_HUB already exists in zynq_ultra_ps_e_v3_4
Set parameter PSU__PROTECTION__FPD_SEGMENTS to value SA:0xFD1A0000; SIZE:1280; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD000000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD010000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD020000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD030000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD040000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD050000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD610000; SIZE:512; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD5D0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware | SA:0xFD1A0000 ; SIZE:1280; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem (source 'default')






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Nov 12 15:27:28 2025
| Host         : DESKTOP-S4UD1KI running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_rst_gen_reg_0'

1. Summary
----------

SUCCESS in the conversion of top_rst_gen_reg_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Nov 12 15:27:28 2025
| Host         : DESKTOP-S4UD1KI running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_rst_gen_ghp_0'

1. Summary
----------

SUCCESS in the conversion of top_rst_gen_ghp_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Nov 12 15:27:28 2025
| Host         : DESKTOP-S4UD1KI running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_rst_gen_clk_dsp_0'

1. Summary
----------

SUCCESS in the conversion of top_rst_gen_clk_dsp_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Nov 12 15:27:28 2025
| Host         : DESKTOP-S4UD1KI running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_rst_gen_clk_0'

1. Summary
----------

SUCCESS in the conversion of top_rst_gen_clk_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Nov 12 15:27:28 2025
| Host         : DESKTOP-S4UD1KI running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xck26-sfvc784-2LV-c
------------------------------------------------------------------------------------

Upgrade Log for IP 'top_dpu_clk_wiz_0'

1. Summary
----------

SUCCESS in the conversion of top_dpu_clk_wiz_0 (xilinx.com:ip:clk_wiz:6.0 (Rev. 11)) to Vivado generation flows.

