<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="KGP_RISC_Grp_52.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ALU_Module.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALU_Module.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALU_Module.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ALU_Module.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ALU_Module.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ALU_Module.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ALU_Module.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ALU_Module.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ALU_Module.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ALU_Module.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_Module.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ALU_Module.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU_Module.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALU_Module.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ALU_Module.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ALU_Module.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ALU_Module.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ALU_Module.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALU_Module.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_Module_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ALU_Module_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_Module_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ALU_Module_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ALU_Module_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ALU_Module_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ALU_Module_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU_Module_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU_Module_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ALU_Module_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ALU_Module_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU_Module_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_Module_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ALU_Module_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ALU_Module_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU_Module_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Diff_Module.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Diff_Module.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Diff_Module.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Diff_Module.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Diff_Module.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Diff_Module.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Diff_Module.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Diff_Module.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Diff_Module.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Diff_Module.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Diff_Module.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Diff_Module.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Diff_Module.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Diff_Module.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Diff_Module.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Diff_Module.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Diff_Module_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Diff_Module_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Diff_Module_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Diff_Module_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Diff_Module_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Diff_Module_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Diff_Module_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Diff_Module_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Diff_Module_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Diff_Module_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Main_Module.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Main_Module.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Main_Module.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Main_Module.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Main_Module.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Main_Module.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Main_Module.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Main_Module.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Main_Module.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Main_Module.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Main_Module_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Main_Module_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Main_Module_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Main_Module_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Main_Module_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Main_Module_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Main_Module_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Main_Module_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_ALU_Module_Bit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_ALU_Module_Bit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_Branch_Module_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_Branch_Module_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Test_Branch_Module_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_Diff_Module_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_Diff_Module_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_Instr_Module_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_RISC_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_RISC_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Test_RISC_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_Register_File_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="smartpreview.twr"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="wrapper_RISC.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="wrapper_RISC.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="wrapper_RISC.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="wrapper_RISC.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="wrapper_RISC.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="wrapper_RISC.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="wrapper_RISC.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="wrapper_RISC.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="wrapper_RISC.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="wrapper_RISC.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="wrapper_RISC.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="wrapper_RISC.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="wrapper_RISC.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="wrapper_RISC.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="wrapper_RISC.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="wrapper_RISC.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="wrapper_RISC.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="wrapper_RISC.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="wrapper_RISC.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="wrapper_RISC.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="wrapper_RISC_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="wrapper_RISC_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="wrapper_RISC_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="wrapper_RISC_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="wrapper_RISC_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="wrapper_RISC_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="wrapper_RISC_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="wrapper_RISC_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="wrapper_RISC_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="wrapper_RISC_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="wrapper_RISC_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="wrapper_RISC_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="wrapper_RISC_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="wrapper_RISC_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="wrapper_RISC_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="wrapper_risc.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="wrapper_risc.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="wrapper_risc.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="wrapper_sort_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="wrapper_sort_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1667978262" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1667978262">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667983490" xil_pn:in_ck="-4566842006218535345" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1667983490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_Control_Module.v"/>
      <outfile xil_pn:name="ALU_Module.v"/>
      <outfile xil_pn:name="Adder_Module.v"/>
      <outfile xil_pn:name="CLA_16_Bit.v"/>
      <outfile xil_pn:name="CLA_4_Bit.v"/>
      <outfile xil_pn:name="Control_Module.v"/>
      <outfile xil_pn:name="DFF_Module.v"/>
      <outfile xil_pn:name="Diff_Module.v"/>
      <outfile xil_pn:name="Jump_Control.v"/>
      <outfile xil_pn:name="Look_Ahead_Carry_Unit.v"/>
      <outfile xil_pn:name="MUX_2X1_32B.v"/>
      <outfile xil_pn:name="MUX_3X1_32B.v"/>
      <outfile xil_pn:name="MUX_3X1_5B.v"/>
      <outfile xil_pn:name="Main_Module.v"/>
      <outfile xil_pn:name="Program_Counter.v"/>
      <outfile xil_pn:name="Register_File.v"/>
      <outfile xil_pn:name="Shift_Module.v"/>
      <outfile xil_pn:name="Sign_Extend_Module.v"/>
      <outfile xil_pn:name="Test_ALU_Module.v"/>
      <outfile xil_pn:name="Test_Adder_Module.v"/>
      <outfile xil_pn:name="Test_Branch_Module.v"/>
      <outfile xil_pn:name="Test_CLA_16_Bit.v"/>
      <outfile xil_pn:name="Test_CLA_4_Bit.v"/>
      <outfile xil_pn:name="Test_Diff_Module.v"/>
      <outfile xil_pn:name="Test_Instr_Module.v"/>
      <outfile xil_pn:name="Test_RISC.v"/>
      <outfile xil_pn:name="Test_Register_File.v"/>
      <outfile xil_pn:name="Test_Shift_Modue.v"/>
      <outfile xil_pn:name="wrapper_RISC.v"/>
      <outfile xil_pn:name="wrapper_add.v"/>
      <outfile xil_pn:name="wrapper_sort.v"/>
    </transform>
    <transform xil_pn:end_ts="1667983490" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5129591245174501689" xil_pn:start_ts="1667983490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667983490" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3278662138045384077" xil_pn:start_ts="1667983490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667983490" xil_pn:in_ck="-1673548426385735916" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2737908777830392853" xil_pn:start_ts="1667983490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ipcore_dir/DATA_MEM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/DATA_MEM.v"/>
      <outfile xil_pn:name="ipcore_dir/INSTR_MEM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/INSTR_MEM.v"/>
    </transform>
    <transform xil_pn:end_ts="1667983490" xil_pn:in_ck="-3287306027388272869" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1667983490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_Control_Module.v"/>
      <outfile xil_pn:name="ALU_Module.v"/>
      <outfile xil_pn:name="Adder_Module.v"/>
      <outfile xil_pn:name="CLA_16_Bit.v"/>
      <outfile xil_pn:name="CLA_4_Bit.v"/>
      <outfile xil_pn:name="Control_Module.v"/>
      <outfile xil_pn:name="DFF_Module.v"/>
      <outfile xil_pn:name="Diff_Module.v"/>
      <outfile xil_pn:name="Jump_Control.v"/>
      <outfile xil_pn:name="Look_Ahead_Carry_Unit.v"/>
      <outfile xil_pn:name="MUX_2X1_32B.v"/>
      <outfile xil_pn:name="MUX_3X1_32B.v"/>
      <outfile xil_pn:name="MUX_3X1_5B.v"/>
      <outfile xil_pn:name="Main_Module.v"/>
      <outfile xil_pn:name="Program_Counter.v"/>
      <outfile xil_pn:name="Register_File.v"/>
      <outfile xil_pn:name="Shift_Module.v"/>
      <outfile xil_pn:name="Sign_Extend_Module.v"/>
      <outfile xil_pn:name="Test_ALU_Module.v"/>
      <outfile xil_pn:name="Test_Adder_Module.v"/>
      <outfile xil_pn:name="Test_Branch_Module.v"/>
      <outfile xil_pn:name="Test_CLA_16_Bit.v"/>
      <outfile xil_pn:name="Test_CLA_4_Bit.v"/>
      <outfile xil_pn:name="Test_Diff_Module.v"/>
      <outfile xil_pn:name="Test_Instr_Module.v"/>
      <outfile xil_pn:name="Test_RISC.v"/>
      <outfile xil_pn:name="Test_Register_File.v"/>
      <outfile xil_pn:name="Test_Shift_Modue.v"/>
      <outfile xil_pn:name="ipcore_dir/DATA_MEM.v"/>
      <outfile xil_pn:name="ipcore_dir/INSTR_MEM.v"/>
      <outfile xil_pn:name="wrapper_RISC.v"/>
      <outfile xil_pn:name="wrapper_add.v"/>
      <outfile xil_pn:name="wrapper_sort.v"/>
    </transform>
    <transform xil_pn:end_ts="1667983501" xil_pn:in_ck="-3287306027388272869" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1589727945246072898" xil_pn:start_ts="1667983490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Test_RISC_beh.prj"/>
      <outfile xil_pn:name="Test_RISC_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1667983501" xil_pn:in_ck="-8049390201076264614" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2603477522264146527" xil_pn:start_ts="1667983501">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Test_RISC_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1667982211" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1667982211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667982211" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8980341126964171700" xil_pn:start_ts="1667982211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667987934" xil_pn:in_ck="-1673548426385735916" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2737908777830392853" xil_pn:start_ts="1667987933">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/DATA_MEM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/DATA_MEM.v"/>
      <outfile xil_pn:name="ipcore_dir/INSTR_MEM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/INSTR_MEM.v"/>
    </transform>
    <transform xil_pn:end_ts="1667982211" xil_pn:in_ck="8756510767621123378" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1667982211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667982211" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-532344582090549880" xil_pn:start_ts="1667982211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667982211" xil_pn:in_ck="8756510767621123378" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5702940744460053484" xil_pn:start_ts="1667982211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667982211" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8935481586447632865" xil_pn:start_ts="1667982211">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667989872" xil_pn:in_ck="-6814252098005168015" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="6734306390555355775" xil_pn:start_ts="1667989777">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_Module.ngr"/>
      <outfile xil_pn:name="Diff_Module.ngr"/>
      <outfile xil_pn:name="Main_Module.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="wrapper_RISC.lso"/>
      <outfile xil_pn:name="wrapper_RISC.ngc"/>
      <outfile xil_pn:name="wrapper_RISC.ngr"/>
      <outfile xil_pn:name="wrapper_RISC.prj"/>
      <outfile xil_pn:name="wrapper_RISC.stx"/>
      <outfile xil_pn:name="wrapper_RISC.syr"/>
      <outfile xil_pn:name="wrapper_RISC.xst"/>
      <outfile xil_pn:name="wrapper_RISC_xst.xrpt"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1667989883" xil_pn:in_ck="129098408302071255" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6916491765081581005" xil_pn:start_ts="1667989882">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667989902" xil_pn:in_ck="-8352024264783830209" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2786411425122476237" xil_pn:start_ts="1667989883">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="wrapper_RISC.bld"/>
      <outfile xil_pn:name="wrapper_RISC.ngd"/>
      <outfile xil_pn:name="wrapper_RISC_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1667989986" xil_pn:in_ck="5692930084078104851" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="3373610943407121171" xil_pn:start_ts="1667989902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="wrapper_RISC.pcf"/>
      <outfile xil_pn:name="wrapper_RISC_map.map"/>
      <outfile xil_pn:name="wrapper_RISC_map.mrp"/>
      <outfile xil_pn:name="wrapper_RISC_map.ncd"/>
      <outfile xil_pn:name="wrapper_RISC_map.ngm"/>
      <outfile xil_pn:name="wrapper_RISC_map.xrpt"/>
      <outfile xil_pn:name="wrapper_RISC_summary.xml"/>
      <outfile xil_pn:name="wrapper_RISC_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1667990166" xil_pn:in_ck="-5820433781060188691" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-8066324139983898644" xil_pn:start_ts="1667989986">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="wrapper_RISC.ncd"/>
      <outfile xil_pn:name="wrapper_RISC.pad"/>
      <outfile xil_pn:name="wrapper_RISC.par"/>
      <outfile xil_pn:name="wrapper_RISC.ptwx"/>
      <outfile xil_pn:name="wrapper_RISC.unroutes"/>
      <outfile xil_pn:name="wrapper_RISC.xpi"/>
      <outfile xil_pn:name="wrapper_RISC_pad.csv"/>
      <outfile xil_pn:name="wrapper_RISC_pad.txt"/>
      <outfile xil_pn:name="wrapper_RISC_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1667990213" xil_pn:in_ck="5390338233249824511" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="-1356826312568710053" xil_pn:start_ts="1667990169">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="wrapper_RISC.ut"/>
      <outfile xil_pn:name="wrapper_risc.bgn"/>
      <outfile xil_pn:name="wrapper_risc.bit"/>
      <outfile xil_pn:name="wrapper_risc.drc"/>
    </transform>
    <transform xil_pn:end_ts="1667990246" xil_pn:in_ck="395431821303333118" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5976826523707178963" xil_pn:start_ts="1667990243">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1667990166" xil_pn:in_ck="282421364834858486" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="-3742689831323817471" xil_pn:start_ts="1667990134">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="wrapper_RISC.twr"/>
      <outfile xil_pn:name="wrapper_RISC.twx"/>
    </transform>
  </transforms>

</generated_project>
