0.6
2017.4
Dec 15 2017
21:07:18
F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.sim/sim_1/behav/xsim/glbl.v,1747988103,verilog,,,,glbl,,,,,,,,
F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sim_1/new/CPU_top_tb.v,1748441687,verilog,,,,CPU_top_tb,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/Downloads/ALU.v,1748438438,verilog,,F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/CPU_state.v,,ALU,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/Downloads/IFetch.v,1748440350,verilog,,F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/clock_divider.v,,IFetch,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/new/control.v,1748437489,verilog,,F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/debounce.v,,control,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/new/decoder.v,1747988103,verilog,,F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/new/immGen.v,,decoder,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/new/immGen.v,1747988103,verilog,,F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/programrom.v,,immGen,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/new/registers.v,1747988103,verilog,,F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/sevenSegmentDisplay.v,,registers,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/ip/RAM/sim/RAM.v,1748440491,verilog,,F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/ip/prgrom/sim/prgrom.v,,RAM,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/ip/cpuclk/cpuclk.v,1748002396,verilog,,F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/Downloads/ALU.v,,cpuclk,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v,1748002396,verilog,,F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/ip/cpuclk/cpuclk.v,,cpuclk_clk_wiz,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/ip/prgrom/sim/prgrom.v,1748423183,verilog,,F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/Downloads/ALU.v,,prgrom,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/ip/uart_bmpg_0/sim/uart_bmpg_0.v,1747988103,verilog,,F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/ip/RAM/sim/RAM.v,,uart_bmpg_0,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg.v,1747988103,verilog,,F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/ip/uart_bmpg_0/upg.v,,uart_bmpg,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/ip/uart_bmpg_0/upg.v,1747988103,verilog,,F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/ip/uart_bmpg_0/sim/uart_bmpg_0.v,,upg,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/CPU_state.v,1748441614,verilog,,F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/CPU_top.v,,CPU_state,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/CPU_top.v,1748438022,verilog,,F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/ClkDiv.v,,CPU_top,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/ClkDiv.v,1748435085,verilog,,F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/D_Flip_Flop.v,,ClkDiv,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/D_Flip_Flop.v,1748006906,verilog,,F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/DataMem.v,,D_Flip_Flop,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/DataMem.v,1748438044,verilog,,F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/Downloads/IFetch.v,,DataMem,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/clock_divider.v,1748435223,verilog,,F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/new/control.v,,clock_divider,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/debounce.v,1748006984,verilog,,F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/new/decoder.v,,debounce,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/programrom.v,1748439486,verilog,,F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/regWriteMUX.v,,programrom,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/regWriteMUX.v,1747988103,verilog,,F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/imports/new/registers.v,,regWriteMUX,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/sevenSegmentDisplay.v,1747988103,verilog,,F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/switchInput.v,,sevenSegmentDisplay,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sources_1/new/switchInput.v,1747988103,verilog,,F:/ComputerOrganization/SUSTech_CS202_Computer-Organization_proj/CPU/CPU.srcs/sim_1/new/CPU_top_tb.v,,switchInput,,,../../../../CPU.srcs/sources_1/ip/cpuclk,,,,,
