Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 951ece56312641ae942e0377eceec932 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'ADDRA' [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/cache.v:390]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 1 for port 'DINA' [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/cache.v:379]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'ADDRA' [C:/Users/Legion/Desktop/loongarch/mycpu_env/module_verify/cache_verify/rtl/cache.v:380]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_pll_clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.uncache
Compiling module xil_defaultlib.RAM_256X32
Compiling module xil_defaultlib.RAM_256X21
Compiling module xil_defaultlib.Regfile_256X1
Compiling module xil_defaultlib.cache_default
Compiling module xil_defaultlib.cache_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
