/**
 * @file cw32l010_sysctrl.c
 * @author WHXY
 * @brief
 * @version 0.1
 * @date 2024-08-07
 *
 * @copyright Copyright (c) 2021
 *
 */
 /*******************************************************************************
 *
 * ä»£ç è®¸å¯å’Œå…è´£ä¿¡æ?
 * æ­¦æ±‰èŠ¯æºåŠå¯¼ä½“æœ‰é™å…¬å¸æŽˆäºˆæ‚¨ä½¿ç”¨æ‰€æœ‰ç¼–ç¨‹ä»£ç ç¤ºä¾‹çš„éžä¸“å±žçš„ç‰ˆæƒè®¸å¯ï¼Œæ‚¨å¯ä»¥ç”±æ­¤
 * ç”Ÿæˆæ ¹æ®æ‚¨çš„ç‰¹å®šéœ€è¦è€Œå®šåˆ¶çš„ç›¸ä¼¼åŠŸèƒ½ã€‚æ ¹æ®ä¸èƒ½è¢«æŽ’é™¤çš„ä»»ä½•æ³•å®šä¿è¯ï¼Œæ­¦æ±‰èŠ¯æºå?
 * å¯¼ä½“æœ‰é™å…¬å¸åŠå…¶ç¨‹åºå¼€å‘å•†å’Œä¾›åº”å•†å¯¹ç¨‹åºæˆ–æŠ€æœ¯æ”¯æŒï¼ˆå¦‚æžœæœ‰ï¼‰ä¸æä¾›ä»»ä½•æ˜Žç¤ºæˆ–æš?
 * å«çš„ä¿è¯æˆ–æ¡ä»¶ï¼ŒåŒ…æ‹¬ä½†ä¸é™äºŽæš—å«çš„æœ‰å…³é€‚é”€æ€§ã€é€‚ç”¨äºŽæŸç§ç‰¹å®šç”¨é€”å’Œéžä¾µæƒçš„ä¿è¯
 * æˆ–æ¡ä»¶ã€?
 * æ— è®ºä½•ç§æƒ…å½¢ï¼Œæ­¦æ±‰èŠ¯æºåŠå¯¼ä½“æœ‰é™å…¬å¸åŠå…¶ç¨‹åºå¼€å‘å•†æˆ–ä¾›åº”å•†å‡ä¸å¯¹ä¸‹åˆ—å„é¡¹è´Ÿè´£ï¼Œ
 * å³ä½¿è¢«å‘ŠçŸ¥å…¶å‘ç”Ÿçš„å¯èƒ½æ€§æ—¶ï¼Œä¹Ÿæ˜¯å¦‚æ­¤ï¼šæ•°æ®çš„ä¸¢å¤±æˆ–æŸåï¼›ç›´æŽ¥çš„ã€ç‰¹åˆ«çš„ã€é™„å¸¦çš„
 * æˆ–é—´æŽ¥çš„æŸå®³ï¼Œæˆ–ä»»ä½•åŽæžœæ€§ç»æµŽæŸå®³ï¼›æˆ–åˆ©æ¶¦ã€ä¸šåŠ¡ã€æ”¶å…¥ã€å•†èª‰æˆ–é¢„æœŸå¯èŠ‚çœé‡‘é¢çš„
 * æŸå¤±ã€?
 * æŸäº›å¸æ³•è¾–åŒºä¸å…è®¸å¯¹ç›´æŽ¥çš„ã€é™„å¸¦çš„æˆ–åŽæžœæ€§çš„æŸå®³æœ‰ä»»ä½•çš„æŽ’é™¤æˆ–é™åˆ¶ï¼Œå› æ­¤æŸäº›æˆ?
 * å…¨éƒ¨ä¸Šè¿°æŽ’é™¤æˆ–é™åˆ¶å¯èƒ½å¹¶ä¸é€‚ç”¨äºŽæ‚¨ã€?
 *
 *******************************************************************************/

/* Includes ------------------------------------------------------------------*/
#include "cw32l010_sysctrl.h"

/* Private_TypesDefinitions --------------------------------------------------*/


/* Private_Defines -----------------------------------------------------------*/

/* Private_Variables ---------------------------------------------------------*/

const uint32_t hsiprs_tbl[] = {16, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15};
/* Private_FunctionPrototypes ------------------------------------------------*/

/* Private_Functions ---------------------------------------------------------*/

/* Public_Functions ----------------------------------------------------------*/

/**
 * @brief é…ç½®SysClk åˆ?HCLKçš„åˆ†é¢‘ç³»æ•?
 *
 * @param HCLKPRS ï¼šSYSCTRL_HCLK_DIV1/2/4/8/16/32/64/128
 */
void SYSCTRL_HCLKPRS_Config(uint32_t HCLKPRS)
{
    assert_param(IS_SYSCTRL_HCLKPRS(HCLKPRS));
    CW_SYSCTRL->CR0 = ((CW_SYSCTRL->CR0 & (~(SYSCTRL_KEY_MASK | SYSCTRL_CR0_HCLKPRS_Msk))) | SYSCTRL_KEY | HCLKPRS);
}
/**
 * @brief é…ç½®HCLK åˆ?PCLKçš„åˆ†é¢‘ç³»æ•?
 *
 * @param PCLKPRS ï¼šSYSCTRL_PCLK_DIV1/2/4/8
 */
void SYSCTRL_PCLKPRS_Config(uint32_t PCLKPRS)
{
    assert_param(IS_SYSCTRL_HCLKPRS(PCLKPRS));
    CW_SYSCTRL->CR0 = ((CW_SYSCTRL->CR0 & (~(SYSCTRL_KEY_MASK | SYSCTRL_CR0_PCLKPRS_Msk))) | SYSCTRL_KEY | PCLKPRS);
}

/**
 * @brief é…ç½®SysClkçš„æ—¶é’Ÿæº
 *
 * @param SYSCLKSRC ï¼šSYSCTRL_SYSCLKSRC_HSI SYSCTRL_SYSCLKSRC_HSE
 *                    SYSCTRL_SYSCLKSRC_LSI SYSCTRL_SYSCLKSRC_LSE
 */
void SYSCTRL_SYSCLKSRC_Config(uint32_t SYSCLKSRC)
{
    assert_param(IS_SYSCTRL_SYSCLKSRC(SYSCLKSRC));
    CW_SYSCTRL->CR0 = ((CW_SYSCTRL->CR0 & (~(SYSCTRL_KEY_MASK | SYSCTRL_CR0_SYSCLK_Msk))) | SYSCTRL_KEY | SYSCLKSRC);
    SYSCTRL_SystemCoreClockUpdate(SYSCTRL_GetHClkFreq());
}

/**
 * @brief é…ç½®CLKCCS  LSECCS åŠŸèƒ½
 *
 * @param CCS  ï¼šSYSCTRL_LSECCSEN  SYSCTRL_CLKCCSEN SYSCTRL_HSECCSEN
 * @param NewState  :ENABLE  DISABLE
 */
void SYSCTRL_CCS_Config(uint32_t CCS, FunctionalState NewState)
{
    assert_param(IS_SYSCTRL_CCS_STATUS(CCS));

    if (NewState != DISABLE)
    {
        CW_SYSCTRL->CR1 = (((CW_SYSCTRL->CR1 & (~SYSCTRL_KEY_MASK)) | SYSCTRL_KEY) | CCS);
    }
    else
    {
        CW_SYSCTRL->CR1 = (((CW_SYSCTRL->CR1 & (~SYSCTRL_KEY_MASK)) | SYSCTRL_KEY) & (~CCS));
    }
}

/**
 * @brief é…ç½®LSELOCKåŠŸèƒ½ï¼šä½¿èƒ½åŽè½¯ä»¶æ— æ³•å…³é—­LSEæ—¶é’Ÿ
 *
 * @param LSELOCK ï¼?SYSCTRL_LSELOCKEN  SYSCTRL_LSELOCKDIS
 */
void SYSCTRL_LSELOCK_Config(uint32_t LSELOCK)
{
    assert_param(IS_SYSCTRL_LSELOCK_STATUS(LSELOCK));
    CW_SYSCTRL->CR1 = ((CW_SYSCTRL->CR1 & (~SYSCTRL_KEY_MASK)) | SYSCTRL_KEY | LSELOCK);
}

/**
 * @brief é…ç½®WAKEUPCLKåŠŸèƒ½:å†³å®šä»Žæ·±åº¦ä¼‘çœ æ¨¡å¼å”¤é†’åŽæ‰€ä½¿ç”¨çš„ç³»ç»Ÿæ—¶é’Ÿæº
 *
 * @param WAKEUPCLK ï¼šSYSCTRL_WAKEUPCLKEN   SYSCTRL_WAKEUPCLKDIS
 */
void SYSCTRL_WAKEUPCLK_Config(uint32_t WAKEUPCLK)
{
    assert_param(IS_SYSCTRL_WAKEUPCLK_STATUS(WAKEUPCLK));
    CW_SYSCTRL->CR2 = ((CW_SYSCTRL->CR2 & (~(SYSCTRL_KEY_MASK | SYSCTRL_CR2_WAKEUPCLK_Msk))) | SYSCTRL_KEY | WAKEUPCLK);
}

/**
 * @brief é…ç½®LOCKåŠŸèƒ½ï¼šå†³å®šå¼‚å¸¸æ•…éšœåŽæ˜¯å¦äº§ç”ŸLOCKUPå¤ä½
 *
 * @param LOCKUP ï¼šSYSCTRL_LOCKUPEN  SYSCTRL_LOCKUPDIS
 */
void SYSCTRL_LOCKUP_Config(uint32_t LOCKUP)
{
    assert_param(IS_SYSCTRL_LOCKUP_STATUS(LOCKUP));
    CW_SYSCTRL->CR2 = ((CW_SYSCTRL->CR2 & (~(SYSCTRL_KEY_MASK | SYSCTRL_CR2_LOCKUP_Msk))) | SYSCTRL_KEY | LOCKUP);
}

/**
 * @brief é…ç½®ç«¯å£SWDIOåŠŸèƒ½
 *
 * @param SWDIO  ï¼šSYSCTRL_SWDIOEN   SYSCTRL_SWDIODIS
 */
void SYSCTRL_SWDIO_Config(uint32_t SWDIO)
{
    assert_param(IS_SYSCTRL_SWDIO_STATUS(SWDIO));
    CW_SYSCTRL->CR2 = ((CW_SYSCTRL->CR2 & (~(SYSCTRL_KEY_MASK | SYSCTRL_CR2_SWDIO_Msk))) | SYSCTRL_KEY | SWDIO);
}

/**
  * @brief  Resets the SYSCTRL clock configuration to the default reset state.
  * @param  None
  * @retval 0:success, 1:fault
  * CAUTION:
  * 1ã€LSEEN Bit Not Changed ,so it will not affect RTC,BUT LSELOCK BIT Changed.
  * 2ã€Before CALL this funciton,we should set FLASH_CR2.WAT
  */
int SYSCTRL_DeInit(void)
{
    uint16_t timeout = 0xffff;
    /* HSIEN Enable*/
    CW_SYSCTRL->CR1 = ((CW_SYSCTRL->CR1 & (~SYSCTRL_KEY_MASK)) | SYSCTRL_KEY | SYSCTRL_HSIEN);

    //Here need wait HSI STBALE
    while (((CW_SYSCTRL->HSI & SYSCTRL_HSI_STABLE_Msk) == 0) && timeout)
    {
        timeout--;
    }        //Wait stable

    if (timeout == 0) return 1;

    /* SWITCH TO HSI*/
    CW_SYSCTRL->CR0 = ((CW_SYSCTRL->CR0 & (~SYSCTRL_KEY_MASK)) | SYSCTRL_KEY | SYSCTRL_SYSCLKSRC_HSI);

    /* HCLKPRS SET TO 000,PCLKPRS SET TO 00*/
    CW_SYSCTRL->CR0 = ((CW_SYSCTRL->CR0 & (~SYSCTRL_KEY_MASK)) | SYSCTRL_KEY | SYSCTRL_HCLK_DIV1 | \
                       SYSCTRL_PCLK_DIV1 | SYSCTRL_SYSCLKSRC_HSI);

    /* CLKCCS/LSECCS/LSELOCK/LSIEN/HEXEN Disable   CLKCCS / LSEEN NO CHANGE*/
    CW_SYSCTRL->CR1 = (((CW_SYSCTRL->CR1 & (~SYSCTRL_KEY_MASK)) | SYSCTRL_KEY | SYSCTRL_HSIEN) \
                       & (~SYSCTRL_CLKCCSEN) & (~SYSCTRL_LSECCSEN) \
                       & (~SYSCTRL_LSELOCKEN) & (~SYSCTRL_LSIEN) & (~SYSCTRL_HSEEN));

    /* SWDIO Enable,LOCKUP/WAKEUPCLK Disable*/
    CW_SYSCTRL->CR2 = (((((CW_SYSCTRL->CR2 & (~SYSCTRL_KEY_MASK)) | SYSCTRL_KEY) \
                         & (~SYSCTRL_SWDIOEN)) & (~SYSCTRL_LOCKUPEN)) & (~SYSCTRL_WAKEUPCLKEN));

    /* Disable all interrupts */
    CW_SYSCTRL->IER = 0x5A5AFE00;      //IER have KEY attribute

    /* Clear all pending bits  */
    CW_SYSCTRL->ICR &= 0xFFFFFE00;

    return 0;

}

/**
 * @brief
 *
 * @param NewFreq
 */
void SYSCTRL_SystemCoreClockUpdate(uint32_t NewFreq)
{
    SystemCoreClock = NewFreq;
}

/**
 * @brief èŽ·å¾—ç³»ç»Ÿæ—¶é’Ÿï¼ˆHCLKï¼‰é¢‘çŽ‡å€?
 *
 * @return uint32_t   HCLKé¢‘çŽ‡å€?Hz)
 */
uint32_t SYSCTRL_GetHClkFreq(void)
{
    uint32_t u32rtnVal = 0;
    uint32_t sysclksource = 0;
    uint32_t hsiprs = 0;

    sysclksource = CW_SYSCTRL->CR0_f.SYSCLK;
    hsiprs = CW_SYSCTRL->HSI_f.DIV;

    switch (sysclksource)
    {
        case 0x00:  /* HSI used as system clock */
            u32rtnVal = (HSIOSC_VALUE / hsiprs_tbl[hsiprs]);
            break;

        case 0x01:  /* HSE used as system clock */
            u32rtnVal = HSE_VALUE;
            break;

        case 0x03:  /* LSI used as system clock */
            u32rtnVal = LSI_VALUE;
            break;

        case 0x04:  /* LSE used as system clock */
            u32rtnVal = LSE_VALUE;
            break;

        default:
            u32rtnVal = (HSIOSC_VALUE / hsiprs_tbl[hsiprs]);
            break;
    }

    u32rtnVal = (u32rtnVal >> CW_SYSCTRL->CR0_f.HCLKPRS);
    return u32rtnVal;
}

/**
 * @brief èŽ·å¾—å¤–è®¾æ—¶é’Ÿï¼ˆPCLKï¼‰é¢‘çŽ‡å€?
 *
 * @return uint32_t    PCLKé¢‘çŽ‡å€?Hz)
 */
uint32_t SYSCTRL_GetPClkFreq(void)
{
    uint32_t u32Val = 0;

    u32Val = SYSCTRL_GetHClkFreq();
    u32Val = (u32Val >> (CW_SYSCTRL->CR0_f.PCLKPRS));
    return u32Val;
}

/**
* @brief  Enable HSI
* @param  HSIDiv:
*   SYSCTRL_HSIOSC_DIV1
*   SYSCTRL_HSIOSC_DIV2
*   SYSCTRL_HSIOSC_DIV3
*   SYSCTRL_HSIOSC_DIV4
*   SYSCTRL_HSIOSC_DIV5
*   SYSCTRL_HSIOSC_DIV6
*   SYSCTRL_HSIOSC_DIV7
*   SYSCTRL_HSIOSC_DIV8
*   SYSCTRL_HSIOSC_DIV9
*   SYSCTRL_HSIOSC_DIV10
*   SYSCTRL_HSIOSC_DIV11
*   SYSCTRL_HSIOSC_DIV12
*   SYSCTRL_HSIOSC_DIV13
*   SYSCTRL_HSIOSC_DIV14
*   SYSCTRL_HSIOSC_DIV15
*   SYSCTRL_HSIOSC_DIV16
*
* @retval 0:success, 1:fault
*/
int SYSCTRL_HSI_Enable(uint32_t HSIDiv)
{
    uint16_t timeout = 0xffff;

    assert_param(IS_SYSCTRL_HSIOSC_DIV(HSIDiv));    

    if (HSIDiv == SYSCTRL_HSIOSC_DIV1)
    {
        if ((CW_SYSCTRL->CR0 & SYSCTRL_CR0_SYSCLK_Msk) == SYSCTRL_SYSCLKSRC_HSI)
        {
            REGBITS_SET(CW_SYSCTRL->CR2,0x5A5A0000 | bv4);    // é˜²æ­¢ç›´æŽ¥åˆ‡å…¥é«˜é€Ÿæ—¶é’Ÿæ—¶ï¼ŒFLASHæ²¡æœ‰åŠ å…¥ç­‰å¾…å‘¨æœŸï¼Œé€ æˆå®•æœº
        }
    }

    CW_SYSCTRL->HSI = (HSIDiv) | ((*((volatile uint16_t*)SYSCTRL_HSI_TRIMCODEADDR)) & 0x7FF);
    
    CW_SYSCTRL->CR1 |= SYSCTRL_KEY | SYSCTRL_CR1_HSIEN_Msk;                   //Enable HSI

    while (((CW_SYSCTRL->HSI & SYSCTRL_HSI_STABLE_Msk) == 0) && timeout)
    {
        timeout--;
    }//Wait stable

    if (timeout == 0) return 1;

    return 0;
}

/**
* @brief  Disable HSI
* @param  None.
* @retval 0:success, 1:fault
*/
void SYSCTRL_HSI_Disable(void)
{
    CW_SYSCTRL->CR1 = (((CW_SYSCTRL->CR1 & (~SYSCTRL_KEY_MASK)) | SYSCTRL_KEY) & \
                       (~SYSCTRL_CR1_HSIEN_Msk));
}


/**
* @brief  Enable LSI
* @param  None:
* @retval None
*/
int SYSCTRL_LSI_Enable(void)
{
    uint16_t timeout = 0xffff;
    CW_SYSCTRL->LSI = *((uint16_t*)SYSCTRL_LSI_TRIMCODEADDR) & 0x3FF;                       
    CW_SYSCTRL->LSI |= SYSCTRL_LSI_WAITCYCLE_258;                                     //WaitCycle = 258
    CW_SYSCTRL->CR1 |= SYSCTRL_KEY | SYSCTRL_CR1_LSIEN_Msk;                    //Enable LSI

    while (((CW_SYSCTRL->LSI & SYSCTRL_LSI_STABLE_Msk) == 0) && timeout)
    {
        timeout--;
    }        //Wait stable

    if (timeout == 0) return 1;

    return 0;

}

/**
* @brief  Disable LSI
* @param  None.
* @retval None.
*/
void SYSCTRL_LSI_Disable(void)
{
    CW_SYSCTRL->CR1 = (((CW_SYSCTRL->CR1 & (~SYSCTRL_KEY_MASK)) | SYSCTRL_KEY) & \
                       (~SYSCTRL_CR1_LSIEN_Msk));
}

/**
* @brief  Set the HSE WAITCYCLE
* @param  WaitClock: SYSCTRL_HSE_WAITCYCLE_8192,SYSCTRL_HSE_WAITCYCLE_32768,
*                    SYSCTRL_HSE_WAITCYCLE_131072, SYSCTRL_HSE_WAITCYCLE_262144
* @retval None.
*/
void SYSCTRL_HSEWaitClockSet(uint32_t WaitClock)
{
   
    REGBITS_MODIFY(CW_SYSCTRL->HSE, SYSCTRL_HSE_WAITCYCLE_Msk, WaitClock);
}

/**
* @brief  Set the HEX enable pin polarity
* @param  Polarity: SYSCTRL_HEX_ENPOL_HIGH,SYSCTRL_HEX_ENPOL_LOW
*
* @retval None.
*/
void SYSCTRL_HEXEnablePinPolSet(uint32_t Polarity)
{
    // HEXEN pin PA05
    CW_SYSCTRL->AHBEN |= SYSCTRL_AHBEN_GPIOA_Msk;
    CW_GPIOA->DIR_f.PIN5 = 0;
    CW_GPIOA->ANALOG_f.PIN5 = 0;
    CW_GPIOA->AFRL_f.AFR5 = 5;
    
    REGBITS_MODIFY(CW_SYSCTRL->HSE, SYSCTRL_HSE_HEXENPOL_Msk, Polarity);
}

/**
* @brief  Enable HSE
* @param  Mode:   SYSCTRL_HSE_MODE_OSC: Oscillator,
*                 SYSCTRL_HSE_MODE_CLK: Input Clk
*
* @param  FreqIn: 4000000Hz ~ 32000000Hz
*
* @param  Driver: SYSCTRL_HSE_DRIVER_LEVEL0~SYSCTRL_HSE_DRIVER_LEVEL9 0:æœ€å°?
*
* @param  Flt: SYSCTRL_HSE_FLT_OPEN,
*              SYSCTRL_HSE_FLT_CLOSE
*
* @retval None

æ³¨æ„ï¼?ã€é€‰æ‹©è´Ÿè½½ç”µå®¹å°çš„æ™¶ä½“æ›´å®¹æ˜“èµ·æŒ¯ã€?
2ã€Flt: å¼ºå¹²æ‰°çŽ¯å¢ƒæ‰“å¼€,ä¸€èˆ¬ä¸æ‰“å¼€
*/
int SYSCTRL_HSE_Enable(uint32_t Mode, uint32_t FreqIn, uint8_t Driver, uint32_t Flt)
{   
    uint16_t timeout = 0xffff;
    //å‚æ•°æ–­è¨€
    assert_param(IS_SYSCTRL_HSE_MODE(Mode));
   
  
    //æ ¹æ®HSEæ¨¡å¼è®¾ç½®IOå£åŠŸèƒ?
    CW_SYSCTRL->AHBEN |= SYSCTRL_AHBEN_GPIOA_Msk; //Open GPIOF Clk
    if (Mode == SYSCTRL_HSE_MODE_OSC)                 //Oscillator
    {
        CW_GPIOA->ANALOG |= (bv0 | bv1);          //PA00 PA01 as analog pin
    }
    else                                          //Input clk
    {
        CW_GPIOA->ANALOG &= ~bv0;                 //PA00 as input clk pin
        CW_GPIOA->DIR    |=  bv0;                 //PA00 input
        CW_GPIOA->PUR    &= ~bv0;
    }
    
    //è®¾ç½®HSEå‚æ•°
    CW_SYSCTRL->HSE = 0x00200000 /* PDRIVER = 01 */ | ((8000000000 / FreqIn)<< 8) | \
                      (Mode) | \
                      (SYSCTRL_HSE_WAITCYCLE_131072) | \
                       (Driver) | \
                       (Flt);
    //ä½¿èƒ½HSE,åŒæ—¶ä½¿èƒ½CLKCCSå’ŒHSECCSï¼Œä½¿èƒ½æ—¶é’Ÿå¤±æ•ˆåˆ‡æ?
    CW_SYSCTRL->CR1 |= SYSCTRL_KEY | SYSCTRL_CR1_CLKCCS_Msk | SYSCTRL_CR1_HSECCS_Msk | SYSCTRL_CR1_HSEEN_Msk;  //Enable HSE
    //ç­‰å¾…HSEç¨³å®š
    while (((CW_SYSCTRL->HSE & SYSCTRL_HSE_STABLE_Msk) != SYSCTRL_HSE_STABLE_Msk) && timeout--);        //Wait stable
    if (timeout == 0) return 1;
    return 0;
}

/**
* @brief  Disable HSE
* @param  None.
* @retval None.
*/
void SYSCTRL_HSE_Disable(void)
{
    CW_SYSCTRL->CR1 = (((CW_SYSCTRL->CR1 & (~ SYSCTRL_CR1_KEY_Msk)) | SYSCTRL_KEY) & \
                       (~SYSCTRL_CR1_HSEEN_Msk));
}


/**
* @brief  Enable LSE
* @param  Mode:   SYSCTRL_LSE_MODE_OSC: Oscillator,
*                 SYSCTRL_LSE_MODE_CLK: Input Clk
* @param  Driver: SYSCTRL_LSE_DRIVER_LEVEL0~15
*
* @retval  0ï¼šsuccesï¼?1ï¼šfault

é©±åŠ¨é…ç½®å»ºè®®ï¼?
Driverï¼šSYSCTRL_LSE_DRIVER_LEVEL2
*/

int SYSCTRL_LSE_Enable(uint32_t Mode, uint8_t Driver)
{
    uint32_t timeout = 0x4ffff;
    //å‚æ•°æ–­è¨€
    assert_param(IS_SYSCTRL_LSE_MODE(Mode));
    assert_param(IS_SYSCTRL_LSE_DRIVER(Driver));

    //æ ¹æ®LSEæ¨¡å¼ï¼Œè®¾ç½®IOåŠŸèƒ½
    CW_SYSCTRL->AHBEN |= SYSCTRL_AHBEN_GPIOB_Msk; //Open GPIOB clk

    if (Mode == SYSCTRL_LSE_MODE_OSC)                //Oscillator
    {
        CW_GPIOB->ANALOG |= (bv0 | bv1);      //PB00 PB01 as analog pin
    }
    else                                          //Input clk
    {
        CW_GPIOB->ANALOG &= ~bv1;                //PB01 as input clk pin
        CW_GPIOB->DIR |= bv1;                //PB01 input
        CW_GPIOB->PUR &= bv1;
    }

    //è®¾ç½®LSEå‚æ•°
    CW_SYSCTRL->LSE = 0x00000A20 |(Mode) | (Driver);

    //LSEä½¿èƒ½,åŒæ—¶ä½¿èƒ½CLKCCSå’ŒLSECCSï¼Œä½¿èƒ½æ—¶é’Ÿå¤±æ•ˆåˆ‡æ?
    CW_SYSCTRL->CR1 |= SYSCTRL_KEY | SYSCTRL_CLKCCSEN | SYSCTRL_CR1_LSECCS_Msk | SYSCTRL_CR1_LSEEN_Msk;                    //Enable LSE

    //ç­‰å¾…LSEç¨³å®š
    while ((CW_SYSCTRL->LSE_f.STABLE == 0) && timeout)
    {
        timeout--;
    }//Wait stable

    if (timeout == 0) return 1;

    return 0;
}

/**
* @brief  Disable LSE
* @param  None
* @retval None
*/
void SYSCTRL_LSE_Disable(void)
{
    CW_SYSCTRL->CR1 = (((CW_SYSCTRL->CR1 & (~SYSCTRL_KEY_MASK)) | SYSCTRL_KEY) & \
                       (~SYSCTRL_CR1_LSEEN_Msk));
}

/**
* @brief  CLKSRC switch
* @param  NewClk:
*                SYSCTRL_SYSCLKSRC_HSI,
*                SYSCTRL_SYSCLKSRC_HSE,
*                SYSCTRL_SYSCLKSRC_LSI,
*                SYSCTRL_SYSCLKSRC_LSE
* @retval 0: PASS, 1: Fail
*
* NOTE:è°ƒç”¨æ­¤å‡½æ•°ä¹‹å‰éœ€è¦ä¿è¯æ–°æ—¶é’Ÿæºå·²ç»ä½¿èƒ½ï¼ˆENABLEå‡½æ•°ä¸­å·²åŒ…å«ç­‰å¾…æ—¶é’Ÿç¨³å®šè¿‡ç¨‹ï¼‰ã€?
*/

int SYSCTRL_SysClk_Switch(uint32_t NewClk)
{
    assert_param(IS_SYSCTRL_SYSCLKSRC(NewClk));

    switch (NewClk)
    {
        default:
        case SYSCTRL_SYSCLKSRC_HSI:
            if ((CW_SYSCTRL->ISR_f.HSIRDY == 0) || (CW_SYSCTRL->ISR_f.HSISTABLE == 0))
                return 1;

            break;

        case SYSCTRL_SYSCLKSRC_HSE:
            if (CW_SYSCTRL->ISR_f.HSESTABLE == 0)
                return 1;

            break;

        case SYSCTRL_SYSCLKSRC_LSI:
            if ((CW_SYSCTRL->ISR_f.LSIRDY == 0) || (CW_SYSCTRL->ISR_f.LSISTABLE == 0))
                return 1;

            break;

        case SYSCTRL_SYSCLKSRC_LSE:
            if ((CW_SYSCTRL->ISR_f.LSEFAIL == 1) || (CW_SYSCTRL->ISR_f.LSERDY == 0) || \
                    (CW_SYSCTRL->ISR_f.LSESTABLE == 0) || (CW_SYSCTRL->ISR_f.LSEFAIL == 1))
                return 1;

            break;
    }

    CW_SYSCTRL->CR0 = ((((CW_SYSCTRL->CR0 & (~SYSCTRL_KEY_MASK)) | SYSCTRL_KEY) & (~SYSCTRL_CR0_SYSCLK_Msk)) | (NewClk));

    SYSCTRL_SystemCoreClockUpdate(SYSCTRL_GetHClkFreq());

    return (((CW_SYSCTRL->CR0 & SYSCTRL_CR0_SYSCLK_Msk) == NewClk) ? 0U : 1U);
}

/**
 * @brief SYSCTRLä¸­æ–­é…ç½®
 *
 * @param SYSCTRL_IT ï¼šSYSCTRL_IT_LSEFAULT SYSCTRL_IT_LSEFAIL
 *                 SYSCTRL_IT_LSERDY     SYSCTRL_IT_LSIRDY
 *                 SYSCTRL_IT_HSIRDY
 * @param NewState  :ENABLE  DISABLE
 */
void SYSCTRL_ITConfig(uint32_t SYSCTRL_IT, FunctionalState NewState)
{
    assert_param(IS_SYSCTRL_IT(SYSCTRL_IT));
    assert_param(IS_FUNCTIONAL_STATE(NewState));

    if (NewState != DISABLE)     //IER have KEY attribute
    {
        CW_SYSCTRL->IER = ((CW_SYSCTRL->IER & (~SYSCTRL_KEY_MASK)) | SYSCTRL_KEY) | SYSCTRL_IT;
    }
    else                         //IER have KEY attribute
    {
        CW_SYSCTRL->IER = ((CW_SYSCTRL->IER & (~SYSCTRL_KEY_MASK)) | SYSCTRL_KEY) & (~SYSCTRL_IT);
    }
}

/**
 * @brief èŽ·å–SYSCTRLæŒ‡å®šä¸­æ–­çŠ¶æ€?
 *
 * @param SYSCTRL_IT ï¼?SYSCTRL_IT_LSEFAULT    SYSCTRL_IT_LSEFAIL
 *                 SYSCTRL_IT_LSERDY     SYSCTRL_IT_LSIRDY
 *                 SYSCTRL_IT_HSIRDY
 *
 * @return ITStatus  : SET   RESET
 */
ITStatus SYSCTRL_GetITStatus(uint32_t SYSCTRL_IT)
{
    assert_param(IS_SYSCTRL_GET_IT(SYSCTRL_IT));

    return (CW_SYSCTRL->ISR & SYSCTRL_IT) ? SET : RESET;
}


/**
 * @brief æ¸…é™¤SYSCTRLæŒ‡å®šä¸­æ–­æ ‡å¿—
 *
 * @param SYSCTRL_IT ï¼šSYSCTRL_IT_LSEFAULT     SYSCTRL_IT_LSEFAIL
 *                 SYSCTRL_IT_LSERDY     SYSCTRL_IT_LSIRDY
 *                 SYSCTRL_IT_HSIRDY
 *
 */
void SYSCTRL_ClearITPendingBit(uint32_t SYSCTRL_IT)
{
    assert_param(IS_SYSCTRL_GET_IT(SYSCTRL_IT));

    CW_SYSCTRL->ICR &= (~SYSCTRL_IT);
}

/**
 * @brief èŽ·å–æŒ‡å®šæ—¶é’Ÿæºç¨³å®šæ ‡å¿?
 *
 * @param SYSCTRL_STABLEFLAG ï¼šSYSCTRL_FLAG_HSISTABLE  SYSCTRL_FLAG_HEXSTABLE
 *                         SYSCTRL_FLAG_LSESTABLE
 *                         SYSCTRL_FLAG_LSISTABLE
 * @return FlagStatus ï¼šSET   RESET
 */
FlagStatus SYSCTRL_GetStableFlag(uint32_t SYSCTRL_STABLEFLAG)
{
    assert_param(IS_SYSCTRL_STABLEFLAG(SYSCTRL_STABLEFLAG));

    return(((CW_SYSCTRL->ISR) & SYSCTRL_STABLEFLAG) ? SET : RESET);
}

/**
 * @brief  èŽ·å–æ‰€æœ‰æ—¶é’Ÿæºç¨³å®šæ ‡å¿—
 *
 * @return uint32_t ï¼šè¿”å›žISRå¯„å­˜å™¨å†…å®?
 */
uint32_t SYSCTRL_GetAllStableFlag(void)
{
    return(CW_SYSCTRL->ISR);
}


/**
 * @brief AHBå¤–è®¾æ—¶é’Ÿè®¾ç½®
 *
 * @param Periph  ï¼šSYSCTRL_AHB_PERIPH_GPIOA   SYSCTRL_AHB_PERIPH_GPIOB
 *                  SYSCTRL_AHB_PERIPH_CRC     SYSCTRL_AHB_PERIPH_FLASH
 * @param NewState  ENABLE  DISABLE
 */
void SYSCTRL_AHBPeriphClk_Enable(uint32_t Periph, FunctionalState NewState)
{
    assert_param(IS_SYSCTRL_AHB_PERIPH(Periph));

    if (NewState != DISABLE)
    {
        CW_SYSCTRL->AHBEN |= SYSCTRL_KEY | Periph;
    }
    else
    {
        CW_SYSCTRL->AHBEN = SYSCTRL_KEY | (CW_SYSCTRL->AHBEN & (~Periph));
    }
}

/**
 * @brief APBå¤–è®¾æ—¶é’Ÿè®¾ç½®1
 *
 * @param Periph   ï¼? SYSCTRL_APB1_PERIPH_ATIM    SYSCTRL_APB1_PERIPH_GTIM1 
 *                     SYSCTRL_APB1_PERIPH_UART2   SYSCTRL_APB1_PERIPH_UART1
 *                     SYSCTRL_APB1_PERIPH_SPI    SYSCTRL_APB1_PERIPH_VC
 *                     SYSCTRL_APB1_PERIPH_ADC    
 * @param NewState  ENABLE  DISABLE
 */
void SYSCTRL_APBPeriphClk_Enable1(uint32_t Periph, FunctionalState NewState)
{
    assert_param(IS_SYSCTRL_APB1_PERIPH(Periph));

    if (NewState != DISABLE)
    {
        CW_SYSCTRL->APBEN1 |= SYSCTRL_KEY | Periph;
    }
    else
    {
        CW_SYSCTRL->APBEN1 = SYSCTRL_KEY | (CW_SYSCTRL->APBEN1 & (~Periph));
    }
}

/**
 * @brief APBå¤–è®¾æ—¶é’Ÿè®¾ç½®2
 *
 * @param Periph ï¼? SYSCTRL_APB2_PERIPH_I2C       SYSCTRL_APB2_PERIPH_LPTIM
 *                   SYSCTRL_APB2_PERIPH_IWDT      SYSCTRL_APB2_PERIPH_RTC
 *                   SYSCTRL_APB2_PERIPH_BTIM123   
 * @param NewState :  ENABLE  DISABLE
 */
void SYSCTRL_APBPeriphClk_Enable2(uint32_t Periph, FunctionalState NewState)
{
    assert_param(IS_SYSCTRL_APB2_PERIPH(Periph));

    if (NewState != DISABLE)
    {
        CW_SYSCTRL->APBEN2 |= SYSCTRL_KEY | Periph;
    }
    else
    {
        CW_SYSCTRL->APBEN2 = SYSCTRL_KEY | (CW_SYSCTRL->APBEN2 & (~Periph));
    }
}

/**
 * @brief AHBå¤–è®¾å¤ä½è®¾ç½®
 *
 * @param Periph  ï¼šSYSCTRL_AHB_PERIPH_GPIOA   SYSCTRL_AHB_PERIPH_GPIOB
 *                  SYSCTRL_AHB_PERIPH_CRC     SYSCTRL_AHB_PERIPH_FLASH
 * @param NewState  : ENABLE  DISABLE
 */
void SYSCTRL_AHBPeriphReset(uint32_t Periph, FunctionalState NewState)
{
    assert_param(IS_SYSCTRL_AHB_PERIPH(Periph));

    if (NewState != ENABLE)
    {
        CW_SYSCTRL->AHBRST |= Periph;
    }
    else
    {
        CW_SYSCTRL->AHBRST &= (~Periph);
    }
}

/**
 * @brief APBå¤–è®¾å¤ä½è®¾ç½®1
 *
 * @param Periph   ï¼? SYSCTRL_APB1_PERIPH_ATIM    SYSCTRL_APB1_PERIPH_GTIM1 
 *                     SYSCTRL_APB1_PERIPH_UART2   SYSCTRL_APB1_PERIPH_UART1
 *                     SYSCTRL_APB1_PERIPH_SPI1    SYSCTRL_APB1_PERIPH_VC
 *                     SYSCTRL_APB1_PERIPH_ADC 
 * @param NewState  : ENABLE  DISABLE
 */
void SYSCTRL_APBPeriphReset1(uint32_t Periph, FunctionalState NewState)
{
    assert_param(IS_SYSCTRL_APB1_PERIPH(Periph));

    if (NewState != ENABLE)
    {
        CW_SYSCTRL->APBRST1 |= Periph;
    }
    else
    {
        CW_SYSCTRL->APBRST1 &= (~Periph);
    }
}

/**
 * @brief APBå¤–è®¾å¤ä½è®¾ç½®2
 *
 * @param Periph ï¼? SYSCTRL_APB2_PERIPH_I2C       SYSCTRL_APB2_PERIPH_LPTIM
 *                   SYSCTRL_APB2_PERIPH_IWDT      SYSCTRL_APB2_PERIPH_RTC
 *                   SYSCTRL_APB2_PERIPH_BTIM123 
 * @param NewState : ENABLE  DISABLE
 */
void SYSCTRL_APBPeriphReset2(uint32_t Periph, FunctionalState NewState)
{
    assert_param(IS_SYSCTRL_APB1_PERIPH(Periph));

    if (NewState != ENABLE)
    {
        CW_SYSCTRL->APBRST2 |= Periph;
    }
    else
    {
        CW_SYSCTRL->APBRST2 &= (~Periph);
    }
}

/**
 * @brief èŽ·å–æŒ‡å®šçš„ç³»ç»Ÿå¤ä½æ ‡å¿?
 *
 * @param SYSCTRL_RSTFLAG  ï¼šSYSCTRL_FLAG_PORRST   SYSCTRL_FLAG_SYSRESETREQRST
 *                           SYSCTRL_FLAG_LVDRST   SYSCTRL_FLAG_LOCKUPRST
 *                           SYSCTRL_FLAG_IWDTRST  SYSCTRL_FLAG_RSTBRST                 
 * @return FlagStatus  SET RESET
 */
FlagStatus SYSCTRL_GetRstFlag(uint32_t SYSCTRL_RSTFLAG)
{
    assert_param(IS_SYSCTRL_RSTFLAG(SYSCTRL_RSTFLAG));

    return(((CW_SYSCTRL->RESETFLAG) & SYSCTRL_RSTFLAG) ? SET : RESET);
}

/**
 * @brief èŽ·å–å¤ä½æ ‡å¿—å¯„å­˜å™¨å†…å®?
 *
 * @return uint32_t
 */
uint32_t SYSCTRL_GetAllRstFlag(void)
{
    return(CW_SYSCTRL->RESETFLAG);
}

/**
 * @brief æ¸…é™¤æŒ‡å®šæˆ–è€…å…¨éƒ¨å¤ä½æ ‡å¿?
 *
 * @param SYSCTRL_RSTFLAG  ï¼šSYSCTRL_FLAG_PORRST   SYSCTRL_FLAG_SYSRESETREQRST
 *                           SYSCTRL_FLAG_LVDRST   SYSCTRL_FLAG_LOCKUPRST
 *                           SYSCTRL_FLAG_IWDTRST  SYSCTRL_FLAG_RSTBRST
 * @return
 */
void SYSCTRL_ClearRstFlag(uint32_t SYSCTRL_RSTFLAG)
{
    assert_param(IS_SYSCTRL_RSTFLAG(SYSCTRL_RSTFLAG));
    CW_SYSCTRL->RESETFLAG &= (~SYSCTRL_RSTFLAG);
}

/**
 * @brief é…ç½®PCLK_OUTå¼•è„š(PA02)è¾“å‡ºPCLKæ—¶é’Ÿ
 *
 */
void SYSCTRL_PCLK_OUT(void)
{
	   __SYSCTRL_GPIOA_CLK_ENABLE();
    CW_GPIOA->ANALOG_f.PIN2 = 0U;
    CW_GPIOA->DIR_f.PIN2 = 0U;
    CW_GPIOA->AFRL_f.AFR2 = 1U;
}

/**
 * @brief  é…ç½®MCO_OUTå¼•è„š(PA04)è¾“å‡ºæŒ‡å®šçš„æ—¶é’ŸæºåŠåˆ†é¢‘æ¯”
 *
 * @param Source  ï¼šSYSCTRL_MCO_SRC_NONE    SYSCTRL_MCO_SRC_HCLK
 *                  SYSCTRL_MCO_SRC_PCLK    SYSCTRL_MCO_SRC_HSI
 *                  SYSCTRL_MCO_SRC_LSI     SYSCTRL_MCO_SRC_HSE
 *                  SYSCTRL_MCO_SRC_LSE
 *                 
 * @param Div     ï¼šSYSCTRL_MCO_DIV1/2/8/64/128/256/512/1024
 */
void SYSCTRL_MCO_OUT(uint8_t Source, uint8_t Div)
{
    assert_param(IS_SYSCTRL_MCO_SRC(Source));
    assert_param(IS_SYSCTRL_MCO_DIV(Div));

    CW_SYSCTRL->AHBEN |= SYSCTRL_KEY | SYSCTRL_AHBEN_GPIOA_Msk; //Open GPIOA clk

    CW_GPIOA->ANALOG &= ~GPIOx_ANALOG_PIN4_Msk;  //Digit
    CW_GPIOA->AFRL = ((CW_GPIOA->AFRL) & (~(uint32_t)(GPIOx_AFRL_AFR4_Msk))) | (uint32_t)(0x4U << GPIOx_AFRL_AFR4_Pos);
    CW_GPIOA->DIR &= ~GPIOx_DIR_PIN4_Msk;     //Output

    CW_SYSCTRL->MCO = (uint32_t)(Source | Div);
}
void SYSCTRL_GotoSleep(void)
{
    SCB->SCR &= ~(SCB_SCR_SLEEPDEEP_Msk);
    __DSB();
    __WFI();
}

void SYSCTRL_GotoDeepSleep(void)
{
    SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
    __DSB();
    __WFI();
}

void SYSCTRL_ConfigSleepOnExit(FunctionalState state)
{
    if (state == ENABLE)
    {
        SCB->SCR |= SCB_SCR_SLEEPONEXIT_Msk;
    }
    else
    {
        SCB->SCR &= ~SCB_SCR_SLEEPONEXIT_Msk;
    }
}
