

================================================================
== Vitis HLS Report for 'cyt_rdma_tx'
================================================================
* Date:           Sat Dec 30 12:25:00 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        dummy_cyt_rdma_stack
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.353 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                 |                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_cyt_rdma_tx_Pipeline_VITIS_LOOP_65_2_fu_197  |cyt_rdma_tx_Pipeline_VITIS_LOOP_65_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      192|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       34|      126|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      199|    -|
|Register             |        -|     -|      437|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      471|      517|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+----+-----+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP| FF | LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+----+-----+-----+
    |grp_cyt_rdma_tx_Pipeline_VITIS_LOOP_65_2_fu_197  |cyt_rdma_tx_Pipeline_VITIS_LOOP_65_2  |        0|   0|  34|  126|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+----+-----+-----+
    |Total                                            |                                      |        0|   0|  34|  126|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+
    |                       Variable Name                       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln840_fu_395_p2                                        |         +|   0|  0|  71|          64|          64|
    |sub_ln73_fu_378_p2                                         |         -|   0|  0|  39|          32|          32|
    |ap_predicate_op21_read_state1                              |       and|   0|  0|   2|           1|           1|
    |grp_cyt_rdma_tx_Pipeline_VITIS_LOOP_65_2_fu_197_tx_TREADY  |       and|   0|  0|   2|           1|           1|
    |tmp_1_nbreadreq_fu_130_p3                                  |       and|   0|  0|   2|           1|           0|
    |tmp_nbreadreq_fu_144_p7                                    |       and|   0|  0|   2|           1|           0|
    |icmp_ln1027_fu_373_p2                                      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1035_fu_400_p2                                      |      icmp|   0|  0|  20|          32|           1|
    |ap_block_state1                                            |        or|   0|  0|   2|           1|           1|
    |select_ln73_fu_383_p3                                      |    select|   0|  0|  32|           1|           1|
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                      |          |   0|  0| 192|         166|         133|
    +-----------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  43|          8|    1|          8|
    |ap_done                        |   9|          2|    1|          2|
    |command_len_V                  |   9|          2|   32|         64|
    |command_vaddr_V                |   9|          2|   64|        128|
    |empty_23_fu_126                |   9|          2|   32|         64|
    |empty_fu_122                   |   9|          2|   64|        128|
    |rdma_sq_TDATA_blk_n            |   9|          2|    1|          2|
    |send_data_TREADY_int_regslice  |   9|          2|    1|          2|
    |tx_TDATA_blk_n                 |   9|          2|    1|          2|
    |tx_TDATA_int_regslice          |  14|          3|  512|       1536|
    |tx_TDEST_int_regslice          |  14|          3|    8|         24|
    |tx_TKEEP_int_regslice          |  14|          3|   64|        192|
    |tx_TLAST_int_regslice          |  14|          3|    1|          3|
    |tx_TSTRB_int_regslice          |  14|          3|   64|        192|
    |tx_TVALID_int_regslice         |  14|          3|    1|          3|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 199|         42|  847|       2350|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                     |   7|   0|    7|          0|
    |ap_done_reg                                                   |   1|   0|    1|          0|
    |command_host_V                                                |   8|   0|    8|          0|
    |command_len_V                                                 |  32|   0|   32|          0|
    |command_len_V_load_reg_455                                    |  32|   0|   32|          0|
    |command_opcode_V                                              |   8|   0|    8|          0|
    |command_qpn_V                                                 |  16|   0|   16|          0|
    |command_vaddr_V                                               |  64|   0|   64|          0|
    |empty_23_fu_126                                               |  32|   0|   32|          0|
    |empty_fu_122                                                  |  64|   0|   64|          0|
    |grp_cyt_rdma_tx_Pipeline_VITIS_LOOP_65_2_fu_197_ap_start_reg  |   1|   0|    1|          0|
    |i_1_loc_fu_110                                                |  32|   0|   32|          0|
    |tmp_2_reg_467                                                 |   1|   0|    1|          0|
    |tmp_reg_463                                                   |   1|   0|    1|          0|
    |tmp_strb_V_fu_118                                             |  64|   0|   64|          0|
    |tmp_strb_V_loc_fu_114                                         |  64|   0|   64|          0|
    |txFsmState                                                    |   1|   0|    1|          0|
    |txFsmState_load_reg_451                                       |   1|   0|    1|          0|
    |tx_word_dest_V_reg_494                                        |   8|   0|    8|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         | 437|   0|  437|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------+-----+-----+------------+--------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|         cyt_rdma_tx|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|         cyt_rdma_tx|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|         cyt_rdma_tx|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|         cyt_rdma_tx|  return value|
|ap_continue       |   in|    1|  ap_ctrl_hs|         cyt_rdma_tx|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|         cyt_rdma_tx|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|         cyt_rdma_tx|  return value|
|rdma_sq_TDATA     |   in|  128|        axis|             rdma_sq|       pointer|
|rdma_sq_TVALID    |   in|    1|        axis|             rdma_sq|       pointer|
|rdma_sq_TREADY    |  out|    1|        axis|             rdma_sq|       pointer|
|send_data_TDATA   |   in|  512|        axis|  send_data_V_data_V|       pointer|
|send_data_TVALID  |   in|    1|        axis|  send_data_V_dest_V|       pointer|
|send_data_TREADY  |  out|    1|        axis|  send_data_V_dest_V|       pointer|
|send_data_TDEST   |   in|    8|        axis|  send_data_V_dest_V|       pointer|
|send_data_TKEEP   |   in|   64|        axis|  send_data_V_keep_V|       pointer|
|send_data_TSTRB   |   in|   64|        axis|  send_data_V_strb_V|       pointer|
|send_data_TLAST   |   in|    1|        axis|  send_data_V_last_V|       pointer|
|tx_TDATA          |  out|  512|        axis|         tx_V_data_V|       pointer|
|tx_TVALID         |  out|    1|        axis|         tx_V_dest_V|       pointer|
|tx_TREADY         |   in|    1|        axis|         tx_V_dest_V|       pointer|
|tx_TDEST          |  out|    8|        axis|         tx_V_dest_V|       pointer|
|tx_TKEEP          |  out|   64|        axis|         tx_V_keep_V|       pointer|
|tx_TSTRB          |  out|   64|        axis|         tx_V_strb_V|       pointer|
|tx_TLAST          |  out|    1|        axis|         tx_V_last_V|       pointer|
+------------------+-----+-----+------------+--------------------+--------------+

