// Seed: 1699075496
module module_0 (
    output wand id_0,
    input tri1 id_1,
    input wor id_2,
    input uwire id_3,
    output tri1 id_4,
    output supply1 id_5
);
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    input wand id_2,
    output wand id_3,
    input wire id_4,
    input wire id_5,
    output tri id_6,
    input wand id_7,
    input wand id_8,
    input tri id_9,
    input tri id_10
);
  wire id_12;
  supply0 id_13;
  wor id_14 = 1'b0;
  wire id_15;
  reg id_16;
  assign id_6 = (id_8);
  supply1 id_17;
  wire id_18;
  assign id_13 = 1;
  module_0(
      id_3, id_2, id_4, id_2, id_3, id_3
  );
  always @(posedge id_10 or id_2)
    if (id_7)
      if (id_16 / 1) id_16 = #1 1;
      else id_17 = 1;
endmodule
