-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity GenerateProof_PRG is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    iv_val : IN STD_LOGIC_VECTOR (127 downto 0);
    seed : IN STD_LOGIC_VECTOR (127 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (127 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (127 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of GenerateProof_PRG is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv128_lc_2 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";

attribute shreg_extract : string;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal grp_encrypt_fu_28_ap_return : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_encrypt_fu_28_ap_ce : STD_LOGIC;
    signal ap_block_pp0_stage0_11001_ignoreCallOp27 : BOOLEAN;
    signal grp_encrypt_fu_40_key : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_encrypt_fu_40_ap_return : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_encrypt_fu_40_ap_ce : STD_LOGIC;
    signal ap_block_pp0_stage0_11001_ignoreCallOp29 : BOOLEAN;
    signal ap_block_pp0_stage0_ignoreCallOp27 : BOOLEAN;
    signal ap_block_pp0_stage0_ignoreCallOp29 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;
    signal iv_val_int_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal seed_int_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_return_0_int_reg : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_return_1_int_reg : STD_LOGIC_VECTOR (127 downto 0);

    component GenerateProof_encrypt IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        in_r : IN STD_LOGIC_VECTOR (127 downto 0);
        key : IN STD_LOGIC_VECTOR (127 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (127 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;



begin
    grp_encrypt_fu_28 : component GenerateProof_encrypt
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => seed_int_reg,
        key => iv_val_int_reg,
        ap_return => grp_encrypt_fu_28_ap_return,
        ap_ce => grp_encrypt_fu_28_ap_ce);

    grp_encrypt_fu_40 : component GenerateProof_encrypt
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => seed_int_reg,
        key => grp_encrypt_fu_40_key,
        ap_return => grp_encrypt_fu_40_ap_return,
        ap_ce => grp_encrypt_fu_40_ap_ce);





    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_0_int_reg <= grp_encrypt_fu_28_ap_return;
                ap_return_1_int_reg <= grp_encrypt_fu_40_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                iv_val_int_reg <= iv_val;
                seed_int_reg <= seed;
            end if;
        end if;
    end process;
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp29 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_return_0_assign_proc : process(grp_encrypt_fu_28_ap_return, ap_ce_reg, ap_return_0_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_0 <= ap_return_0_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_0 <= grp_encrypt_fu_28_ap_return;
        else 
            ap_return_0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_return_1_assign_proc : process(grp_encrypt_fu_40_ap_return, ap_ce_reg, ap_return_1_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_1 <= ap_return_1_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_1 <= grp_encrypt_fu_40_ap_return;
        else 
            ap_return_1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_encrypt_fu_28_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001_ignoreCallOp27, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp27) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_encrypt_fu_28_ap_ce <= ap_const_logic_1;
        else 
            grp_encrypt_fu_28_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_encrypt_fu_40_ap_ce_assign_proc : process(ap_block_pp0_stage0_11001_ignoreCallOp29, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp29) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_encrypt_fu_40_ap_ce <= ap_const_logic_1;
        else 
            grp_encrypt_fu_40_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_encrypt_fu_40_key <= std_logic_vector(unsigned(iv_val_int_reg) + unsigned(ap_const_lv128_lc_2));
end behav;
