Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Dec  3 15:32:38 2019
| Host         : LAPTOP-GGPIPL6E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mcs_top_complete_timing_summary_routed.rpt -pb mcs_top_complete_timing_summary_routed.pb -rpx mcs_top_complete_timing_summary_routed.rpx -warn_on_violation
| Design       : mcs_top_complete
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 54 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2136 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.189        0.000                      0                 9569        0.032        0.000                      0                 9569        3.000        0.000                       0                  2144  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_100M_mmcm_fpro    {0.000 5.000}      10.000          100.000         
  clk_25M_mmcm_fpro     {0.000 20.000}     40.000          25.000          
  clkfbout_mmcm_fpro    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_100M_mmcm_fpro_1  {0.000 5.000}      10.000          100.000         
  clk_25M_mmcm_fpro_1   {0.000 20.000}     40.000          25.000          
  clkfbout_mmcm_fpro_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_100M_mmcm_fpro          0.189        0.000                      0                 9508        0.106        0.000                      0                 9508        3.750        0.000                       0                  2100  
  clk_25M_mmcm_fpro          35.405        0.000                      0                   61        0.154        0.000                      0                   61       19.500        0.000                       0                    40  
  clkfbout_mmcm_fpro                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_100M_mmcm_fpro_1        0.190        0.000                      0                 9508        0.106        0.000                      0                 9508        3.750        0.000                       0                  2100  
  clk_25M_mmcm_fpro_1        35.408        0.000                      0                   61        0.154        0.000                      0                   61       19.500        0.000                       0                    40  
  clkfbout_mmcm_fpro_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100M_mmcm_fpro_1  clk_100M_mmcm_fpro          0.189        0.000                      0                 9508        0.032        0.000                      0                 9508  
clk_25M_mmcm_fpro_1   clk_25M_mmcm_fpro          35.405        0.000                      0                   61        0.060        0.000                      0                   61  
clk_100M_mmcm_fpro    clk_100M_mmcm_fpro_1        0.189        0.000                      0                 9508        0.032        0.000                      0                 9508  
clk_25M_mmcm_fpro     clk_25M_mmcm_fpro_1        35.405        0.000                      0                   61        0.060        0.000                      0                   61  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_mmcm_fpro
  To Clock:  clk_100M_mmcm_fpro

Setup :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_4_4/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        9.322ns  (logic 0.456ns (4.892%)  route 8.866ns (95.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 8.748 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.617    -0.923    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X43Y109        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[5]/Q
                         net (fo=94, routed)          8.866     8.399    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[3]
    RAMB36_X2Y1          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_4_4/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.768     8.748    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X2Y1          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_4_4/CLKARDCLK
                         clock pessimism              0.480     9.228    
                         clock uncertainty           -0.074     9.154    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     8.588    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_4_4
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -8.399    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 video_sys_unit/buf_unit/bypass_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[8]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 3.797ns (42.823%)  route 5.070ns (57.177%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.633    -0.907    video_sys_unit/buf_unit/clk_100M
    SLICE_X50Y97         FDCE                                         r  video_sys_unit/buf_unit/bypass_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  video_sys_unit/buf_unit/bypass_reg_reg/Q
                         net (fo=38, routed)          0.948     0.559    video_sys_unit/v7_bar_unit/bar_src_unit/bypass_reg
    SLICE_X51Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.683 r  video_sys_unit/v7_bar_unit/bar_src_unit/gray121__0_carry_i_9/O
                         net (fo=9, routed)           1.096     1.779    video_sys_unit/v7_bar_unit/bar_src_unit/rgb_reg_reg[11]_4
    SLICE_X54Y97         LUT4 (Prop_lut4_I0_O)        0.124     1.903 r  video_sys_unit/v7_bar_unit/bar_src_unit/gray121__0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.903    video_sys_unit/v6_gray_unit/rgb2gray_unit/S[1]
    SLICE_X54Y97         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.546 r  video_sys_unit/v6_gray_unit/rgb2gray_unit/gray121__0_carry/O[3]
                         net (fo=2, routed)           0.618     3.165    video_sys_unit/v6_gray_unit/rgb2gray_unit/O[3]
    SLICE_X53Y97         LUT6 (Prop_lut6_I5_O)        0.307     3.472 r  video_sys_unit/v6_gray_unit/rgb2gray_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_76/O
                         net (fo=1, routed)           0.000     3.472    video_sys_unit/v7_bar_unit/bar_src_unit/bypass_reg_reg_2[3]
    SLICE_X53Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.873 r  video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_68/CO[3]
                         net (fo=1, routed)           0.000     3.873    video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_68_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.207 r  video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_74/O[1]
                         net (fo=1, routed)           0.505     4.712    video_sys_unit/v6_gray_unit/rgb2gray_unit/C[5]
    SLICE_X52Y98         LUT2 (Prop_lut2_I1_O)        0.303     5.015 r  video_sys_unit/v6_gray_unit/rgb2gray_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_65/O
                         net (fo=1, routed)           0.000     5.015    video_sys_unit/v7_bar_unit/bar_src_unit/frame_reg_reg[7][2]
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.413 r  video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_53/CO[3]
                         net (fo=1, routed)           0.000     5.413    video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_53_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.635 r  video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_52/O[0]
                         net (fo=3, routed)           0.312     5.947    video_sys_unit/v3_ghost_unit/ghost_src_unit/gray12[3]
    SLICE_X55Y99         LUT5 (Prop_lut5_I4_O)        0.299     6.246 r  video_sys_unit/v3_ghost_unit/ghost_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_27/O
                         net (fo=1, routed)           0.753     6.999    video_sys_unit/v2_osd_unit/osd_src_unit/font_unit/out_rgb_d1_reg_reg[7]
    SLICE_X60Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.123 r  video_sys_unit/v2_osd_unit/osd_src_unit/font_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_6/O
                         net (fo=1, routed)           0.837     7.960    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/DI[8]
    RAMB18_X1Y40         FIFO18E1                                     r  video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.538     8.518    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/clk_100M
    RAMB18_X1Y40         FIFO18E1                                     r  video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.480     8.998    
                         clock uncertainty           -0.074     8.924    
    RAMB18_X1Y40         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[8])
                                                     -0.737     8.187    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                          8.187    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_4_8/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        9.245ns  (logic 0.456ns (4.933%)  route 8.789ns (95.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 8.713 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.618    -0.922    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X43Y108        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/Q
                         net (fo=195, routed)         8.789     8.323    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[0]
    RAMB36_X0Y1          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_4_8/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.733     8.713    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X0Y1          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_4_8/CLKARDCLK
                         clock pessimism              0.480     9.193    
                         clock uncertainty           -0.074     9.119    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566     8.553    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_4_8
  -------------------------------------------------------------------
                         required time                          8.553    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_6_8/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        9.199ns  (logic 0.456ns (4.957%)  route 8.743ns (95.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 8.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.618    -0.922    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X43Y108        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/Q
                         net (fo=195, routed)         8.743     8.277    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[0]
    RAMB36_X0Y3          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_6_8/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.724     8.704    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X0Y3          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_6_8/CLKARDCLK
                         clock pessimism              0.480     9.184    
                         clock uncertainty           -0.074     9.110    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566     8.544    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_6_8
  -------------------------------------------------------------------
                         required time                          8.544    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 video_sys_unit/buf_unit/bypass_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[12]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        8.811ns  (logic 3.797ns (43.093%)  route 5.014ns (56.907%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.633    -0.907    video_sys_unit/buf_unit/clk_100M
    SLICE_X50Y97         FDCE                                         r  video_sys_unit/buf_unit/bypass_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  video_sys_unit/buf_unit/bypass_reg_reg/Q
                         net (fo=38, routed)          0.948     0.559    video_sys_unit/v7_bar_unit/bar_src_unit/bypass_reg
    SLICE_X51Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.683 r  video_sys_unit/v7_bar_unit/bar_src_unit/gray121__0_carry_i_9/O
                         net (fo=9, routed)           1.096     1.779    video_sys_unit/v7_bar_unit/bar_src_unit/rgb_reg_reg[11]_4
    SLICE_X54Y97         LUT4 (Prop_lut4_I0_O)        0.124     1.903 r  video_sys_unit/v7_bar_unit/bar_src_unit/gray121__0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.903    video_sys_unit/v6_gray_unit/rgb2gray_unit/S[1]
    SLICE_X54Y97         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.546 r  video_sys_unit/v6_gray_unit/rgb2gray_unit/gray121__0_carry/O[3]
                         net (fo=2, routed)           0.618     3.165    video_sys_unit/v6_gray_unit/rgb2gray_unit/O[3]
    SLICE_X53Y97         LUT6 (Prop_lut6_I5_O)        0.307     3.472 r  video_sys_unit/v6_gray_unit/rgb2gray_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_76/O
                         net (fo=1, routed)           0.000     3.472    video_sys_unit/v7_bar_unit/bar_src_unit/bypass_reg_reg_2[3]
    SLICE_X53Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.873 r  video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_68/CO[3]
                         net (fo=1, routed)           0.000     3.873    video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_68_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.207 r  video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_74/O[1]
                         net (fo=1, routed)           0.505     4.712    video_sys_unit/v6_gray_unit/rgb2gray_unit/C[5]
    SLICE_X52Y98         LUT2 (Prop_lut2_I1_O)        0.303     5.015 r  video_sys_unit/v6_gray_unit/rgb2gray_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_65/O
                         net (fo=1, routed)           0.000     5.015    video_sys_unit/v7_bar_unit/bar_src_unit/frame_reg_reg[7][2]
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.413 r  video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_53/CO[3]
                         net (fo=1, routed)           0.000     5.413    video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_53_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.635 r  video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_52/O[0]
                         net (fo=3, routed)           0.463     6.098    video_sys_unit/v3_ghost_unit/ghost_src_unit/gray12[3]
    SLICE_X55Y99         LUT5 (Prop_lut5_I4_O)        0.299     6.397 r  video_sys_unit/v3_ghost_unit/ghost_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_19/O
                         net (fo=1, routed)           0.857     7.254    video_sys_unit/v2_osd_unit/osd_src_unit/font_unit/out_rgb_d1_reg_reg[10]_1
    SLICE_X60Y101        LUT6 (Prop_lut6_I5_O)        0.124     7.378 r  video_sys_unit/v2_osd_unit/osd_src_unit/font_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_2/O
                         net (fo=1, routed)           0.527     7.904    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/DI[12]
    RAMB18_X1Y40         FIFO18E1                                     r  video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.538     8.518    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/clk_100M
    RAMB18_X1Y40         FIFO18E1                                     r  video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.480     8.998    
                         clock uncertainty           -0.074     8.924    
    RAMB18_X1Y40         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[12])
                                                     -0.737     8.187    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                          8.187    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_5_8/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        9.181ns  (logic 0.456ns (4.967%)  route 8.725ns (95.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 8.709 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.618    -0.922    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X43Y108        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/Q
                         net (fo=195, routed)         8.725     8.259    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[0]
    RAMB36_X0Y2          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_5_8/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.729     8.709    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X0Y2          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_5_8/CLKARDCLK
                         clock pessimism              0.480     9.189    
                         clock uncertainty           -0.074     9.115    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566     8.549    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_5_8
  -------------------------------------------------------------------
                         required time                          8.549    
                         arrival time                          -8.259    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_8/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        9.073ns  (logic 0.456ns (5.026%)  route 8.617ns (94.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 8.699 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.617    -0.923    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X43Y109        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[4]/Q
                         net (fo=120, routed)         8.617     8.150    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[2]
    RAMB36_X0Y4          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_8/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.719     8.699    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X0Y4          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_8/CLKARDCLK
                         clock pessimism              0.480     9.179    
                         clock uncertainty           -0.074     9.105    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566     8.539    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_8
  -------------------------------------------------------------------
                         required time                          8.539    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.442ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_8/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        9.019ns  (logic 0.456ns (5.056%)  route 8.563ns (94.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 8.699 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.618    -0.922    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X43Y108        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/Q
                         net (fo=195, routed)         8.563     8.097    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[0]
    RAMB36_X0Y4          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_8/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.719     8.699    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X0Y4          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_8/CLKARDCLK
                         clock pessimism              0.480     9.179    
                         clock uncertainty           -0.074     9.105    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566     8.539    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_8
  -------------------------------------------------------------------
                         required time                          8.539    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_5/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        9.370ns  (logic 0.456ns (4.867%)  route 8.914ns (95.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 8.734 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.613    -0.927    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X36Y118        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[5]/Q
                         net (fo=41, routed)          8.914     8.443    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_write_data[5]
    RAMB36_X2Y4          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_5/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.754     8.734    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X2Y4          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_5/CLKARDCLK
                         clock pessimism              0.480     9.214    
                         clock uncertainty           -0.074     9.140    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241     8.899    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_5
  -------------------------------------------------------------------
                         required time                          8.899    
                         arrival time                          -8.443    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_0_0/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        8.857ns  (logic 0.456ns (5.149%)  route 8.401ns (94.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.615    -0.925    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X43Y112        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/Q
                         net (fo=106, routed)         8.401     7.932    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/IO_address[15]
    RAMB36_X1Y13         RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_0_0/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.544     8.523    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/clk_100M
    RAMB36_X1Y13         RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.480     9.004    
                         clock uncertainty           -0.074     8.929    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     8.414    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                          8.414    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                  0.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mmio_unit/i2c_slot10/i2c_unit/tx_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/i2c_slot10/i2c_unit/tx_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.560    -0.604    mmio_unit/i2c_slot10/i2c_unit/clk_100M
    SLICE_X31Y116        FDCE                                         r  mmio_unit/i2c_slot10/i2c_unit/tx_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  mmio_unit/i2c_slot10/i2c_unit/tx_reg_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.409    mmio_unit/i2c_slot10/i2c_unit/tx_reg_reg_n_0_[3]
    SLICE_X30Y116        LUT3 (Prop_lut3_I2_O)        0.045    -0.364 r  mmio_unit/i2c_slot10/i2c_unit/tx_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.364    mmio_unit/i2c_slot10/i2c_unit/tx_next[4]
    SLICE_X30Y116        FDCE                                         r  mmio_unit/i2c_slot10/i2c_unit/tx_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.829    -0.844    mmio_unit/i2c_slot10/i2c_unit/clk_100M
    SLICE_X30Y116        FDCE                                         r  mmio_unit/i2c_slot10/i2c_unit/tx_reg_reg[4]/C
                         clock pessimism              0.253    -0.591    
    SLICE_X30Y116        FDCE (Hold_fdce_C_D)         0.121    -0.470    mmio_unit/i2c_slot10/i2c_unit/tx_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 cpu_unit/inst/rst_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/rst_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.562    -0.602    cpu_unit/inst/rst_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X31Y137        FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  cpu_unit/inst/rst_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.395    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X30Y137        LUT5 (Prop_lut5_I1_O)        0.045    -0.350 r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.350    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X30Y137        FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.832    -0.841    cpu_unit/inst/rst_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X30Y137        FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.252    -0.589    
    SLICE_X30Y137        FDRE (Hold_fdre_C_D)         0.121    -0.468    cpu_unit/inst/rst_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/Set_DFF.PC_IF_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.555    -0.609    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/Set_DFF.PC_IF_DFF/Clk
    SLICE_X33Y128        FDSE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/Set_DFF.PC_IF_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y128        FDSE (Prop_fdse_C_Q)         0.141    -0.468 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/Set_DFF.PC_IF_DFF/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.125    -0.343    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/PC_OF_Buffer/pc_I
    SLICE_X34Y127        SRL16E                                       r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.822    -0.851    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/PC_OF_Buffer/Clk
    SLICE_X34Y127        SRL16E                                       r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1/CLK
                         clock pessimism              0.275    -0.576    
    SLICE_X34Y127        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.467    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.256%)  route 0.310ns (68.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.556    -0.608    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/clk_100M
    SLICE_X49Y114        FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/Q
                         net (fo=73, routed)          0.310    -0.157    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/ADDRD1
    SLICE_X46Y114        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.826    -0.847    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/WCLK
    SLICE_X46Y114        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMA/CLK
                         clock pessimism              0.254    -0.593    
    SLICE_X46Y114        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.284    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.256%)  route 0.310ns (68.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.556    -0.608    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/clk_100M
    SLICE_X49Y114        FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/Q
                         net (fo=73, routed)          0.310    -0.157    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/ADDRD1
    SLICE_X46Y114        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.826    -0.847    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/WCLK
    SLICE_X46Y114        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMB/CLK
                         clock pessimism              0.254    -0.593    
    SLICE_X46Y114        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.284    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.256%)  route 0.310ns (68.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.556    -0.608    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/clk_100M
    SLICE_X49Y114        FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/Q
                         net (fo=73, routed)          0.310    -0.157    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/ADDRD1
    SLICE_X46Y114        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.826    -0.847    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/WCLK
    SLICE_X46Y114        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMC/CLK
                         clock pessimism              0.254    -0.593    
    SLICE_X46Y114        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.284    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.256%)  route 0.310ns (68.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.556    -0.608    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/clk_100M
    SLICE_X49Y114        FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/Q
                         net (fo=73, routed)          0.310    -0.157    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/ADDRD1
    SLICE_X46Y114        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.826    -0.847    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/WCLK
    SLICE_X46Y114        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMD/CLK
                         clock pessimism              0.254    -0.593    
    SLICE_X46Y114        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.284    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.257%)  route 0.310ns (68.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.555    -0.609    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/clk_100M
    SLICE_X36Y120        FDCE                                         r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[0]/Q
                         net (fo=75, routed)          0.310    -0.158    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/ADDRD0
    SLICE_X34Y121        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.823    -0.850    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/WCLK
    SLICE_X34Y121        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMA/CLK
                         clock pessimism              0.254    -0.596    
    SLICE_X34Y121        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.286    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.257%)  route 0.310ns (68.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.555    -0.609    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/clk_100M
    SLICE_X36Y120        FDCE                                         r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[0]/Q
                         net (fo=75, routed)          0.310    -0.158    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/ADDRD0
    SLICE_X34Y121        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.823    -0.850    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/WCLK
    SLICE_X34Y121        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMB/CLK
                         clock pessimism              0.254    -0.596    
    SLICE_X34Y121        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.286    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.257%)  route 0.310ns (68.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.555    -0.609    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/clk_100M
    SLICE_X36Y120        FDCE                                         r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[0]/Q
                         net (fo=75, routed)          0.310    -0.158    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/ADDRD0
    SLICE_X34Y121        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.823    -0.850    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/WCLK
    SLICE_X34Y121        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMC/CLK
                         clock pessimism              0.254    -0.596    
    SLICE_X34Y121        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.286    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M_mmcm_fpro
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        mmio_unit/xadc_slot5/xadc_unit/inst/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X1Y46      mmio_unit/ddfs_slot12/ddfs_unit/modu/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y7      video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y16     video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y14     video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y20     video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_4_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y2      video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_5_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y5      video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_6_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y4      video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y12     video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y130    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y130    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y130    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y130    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y126    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y126    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y126    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y126    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y124    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y124    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y124    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y124    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y124    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y124    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y124    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y124    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y124    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y124    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y128    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y128    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_mmcm_fpro
  To Clock:  clk_25M_mmcm_fpro

Setup :            0  Failing Endpoints,  Worst Slack       35.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.405ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.839ns (21.732%)  route 3.022ns (78.268%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.618    -0.922    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.503 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.884     0.381    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.296     0.677 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_15/O
                         net (fo=5, routed)           0.796     1.472    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_7
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124     1.596 r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.342     2.938    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1_n_0
    SLICE_X62Y108        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.494    38.473    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X62Y108        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[7]/C
                         clock pessimism              0.488    38.962    
                         clock uncertainty           -0.095    38.867    
    SLICE_X62Y108        FDRE (Setup_fdre_C_R)       -0.524    38.343    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         38.343    
                         arrival time                          -2.938    
  -------------------------------------------------------------------
                         slack                                 35.405    

Slack (MET) :             35.405ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.839ns (21.732%)  route 3.022ns (78.268%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.618    -0.922    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.503 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.884     0.381    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.296     0.677 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_15/O
                         net (fo=5, routed)           0.796     1.472    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_7
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124     1.596 r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.342     2.938    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1_n_0
    SLICE_X62Y108        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.494    38.473    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X62Y108        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[8]/C
                         clock pessimism              0.488    38.962    
                         clock uncertainty           -0.095    38.867    
    SLICE_X62Y108        FDRE (Setup_fdre_C_R)       -0.524    38.343    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         38.343    
                         arrival time                          -2.938    
  -------------------------------------------------------------------
                         slack                                 35.405    

Slack (MET) :             35.526ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 1.148ns (27.893%)  route 2.968ns (72.107%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.615    -0.925    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDCE (Prop_fdce_C_Q)         0.518    -0.407 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/Q
                         net (fo=6, routed)           0.818     0.411    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[1]
    SLICE_X50Y107        LUT4 (Prop_lut4_I0_O)        0.124     0.535 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[7]_i_2/O
                         net (fo=3, routed)           0.981     1.516    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[7]_i_2_n_0
    SLICE_X50Y105        LUT4 (Prop_lut4_I0_O)        0.150     1.666 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[10]_i_2__0/O
                         net (fo=3, routed)           0.833     2.499    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[10]_i_2__0_n_0
    SLICE_X50Y104        LUT5 (Prop_lut5_I3_O)        0.356     2.855 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[10]_i_1__0/O
                         net (fo=1, routed)           0.336     3.191    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[10]
    SLICE_X50Y104        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.495    38.474    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y104        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
                         clock pessimism              0.577    39.051    
                         clock uncertainty           -0.095    38.956    
    SLICE_X50Y104        FDCE (Setup_fdce_C_D)       -0.240    38.716    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         38.716    
                         arrival time                          -3.191    
  -------------------------------------------------------------------
                         slack                                 35.526    

Slack (MET) :             35.543ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.839ns (22.541%)  route 2.883ns (77.459%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.618    -0.922    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.503 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.884     0.381    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.296     0.677 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_15/O
                         net (fo=5, routed)           0.796     1.472    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_7
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124     1.596 r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.204     2.800    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1_n_0
    SLICE_X62Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.494    38.473    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X62Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[4]/C
                         clock pessimism              0.488    38.962    
                         clock uncertainty           -0.095    38.867    
    SLICE_X62Y107        FDRE (Setup_fdre_C_R)       -0.524    38.343    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         38.343    
                         arrival time                          -2.800    
  -------------------------------------------------------------------
                         slack                                 35.543    

Slack (MET) :             35.543ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.839ns (22.541%)  route 2.883ns (77.459%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.618    -0.922    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.503 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.884     0.381    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.296     0.677 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_15/O
                         net (fo=5, routed)           0.796     1.472    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_7
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124     1.596 r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.204     2.800    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1_n_0
    SLICE_X62Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.494    38.473    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X62Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[5]/C
                         clock pessimism              0.488    38.962    
                         clock uncertainty           -0.095    38.867    
    SLICE_X62Y107        FDRE (Setup_fdre_C_R)       -0.524    38.343    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         38.343    
                         arrival time                          -2.800    
  -------------------------------------------------------------------
                         slack                                 35.543    

Slack (MET) :             35.543ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.839ns (22.541%)  route 2.883ns (77.459%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.618    -0.922    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.503 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.884     0.381    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.296     0.677 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_15/O
                         net (fo=5, routed)           0.796     1.472    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_7
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124     1.596 r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.204     2.800    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1_n_0
    SLICE_X62Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.494    38.473    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X62Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[6]/C
                         clock pessimism              0.488    38.962    
                         clock uncertainty           -0.095    38.867    
    SLICE_X62Y107        FDRE (Setup_fdre_C_R)       -0.524    38.343    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         38.343    
                         arrival time                          -2.800    
  -------------------------------------------------------------------
                         slack                                 35.543    

Slack (MET) :             35.543ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.839ns (22.541%)  route 2.883ns (77.459%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.618    -0.922    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.503 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.884     0.381    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.296     0.677 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_15/O
                         net (fo=5, routed)           0.796     1.472    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_7
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124     1.596 r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.204     2.800    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1_n_0
    SLICE_X62Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.494    38.473    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X62Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[9]/C
                         clock pessimism              0.488    38.962    
                         clock uncertainty           -0.095    38.867    
    SLICE_X62Y107        FDRE (Setup_fdre_C_R)       -0.524    38.343    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         38.343    
                         arrival time                          -2.800    
  -------------------------------------------------------------------
                         slack                                 35.543    

Slack (MET) :             35.638ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.839ns (22.541%)  route 2.883ns (77.459%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.618    -0.922    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.503 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.884     0.381    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.296     0.677 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_15/O
                         net (fo=5, routed)           0.796     1.472    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_7
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124     1.596 r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.204     2.800    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1_n_0
    SLICE_X63Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.494    38.473    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X63Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[11]/C
                         clock pessimism              0.488    38.962    
                         clock uncertainty           -0.095    38.867    
    SLICE_X63Y107        FDRE (Setup_fdre_C_R)       -0.429    38.438    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         38.438    
                         arrival time                          -2.800    
  -------------------------------------------------------------------
                         slack                                 35.638    

Slack (MET) :             35.700ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.839ns (23.525%)  route 2.727ns (76.475%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.618    -0.922    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.503 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.884     0.381    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.296     0.677 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_15/O
                         net (fo=5, routed)           0.796     1.472    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_7
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124     1.596 r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.048     2.644    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1_n_0
    SLICE_X62Y106        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.495    38.474    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X62Y106        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[10]/C
                         clock pessimism              0.488    38.963    
                         clock uncertainty           -0.095    38.868    
    SLICE_X62Y106        FDRE (Setup_fdre_C_R)       -0.524    38.344    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         38.344    
                         arrival time                          -2.644    
  -------------------------------------------------------------------
                         slack                                 35.700    

Slack (MET) :             35.700ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.839ns (23.525%)  route 2.727ns (76.475%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.618    -0.922    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.503 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.884     0.381    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.296     0.677 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_15/O
                         net (fo=5, routed)           0.796     1.472    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_7
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124     1.596 r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.048     2.644    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1_n_0
    SLICE_X62Y106        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.495    38.474    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X62Y106        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[1]/C
                         clock pessimism              0.488    38.963    
                         clock uncertainty           -0.095    38.868    
    SLICE_X62Y106        FDRE (Setup_fdre_C_R)       -0.524    38.344    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         38.344    
                         arrival time                          -2.644    
  -------------------------------------------------------------------
                         slack                                 35.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.558    -0.606    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X51Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[3]/Q
                         net (fo=4, routed)           0.102    -0.363    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[3]
    SLICE_X50Y107        LUT5 (Prop_lut5_I2_O)        0.045    -0.318 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.318    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[4]
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.828    -0.845    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[4]/C
                         clock pessimism              0.252    -0.593    
    SLICE_X50Y107        FDCE (Hold_fdce_C_D)         0.121    -0.472    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.558    -0.606    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDCE (Prop_fdce_C_Q)         0.164    -0.442 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/Q
                         net (fo=7, routed)           0.160    -0.282    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[0]
    SLICE_X50Y107        LUT1 (Prop_lut1_I0_O)        0.045    -0.237 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.237    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[0]
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.828    -0.845    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/C
                         clock pessimism              0.239    -0.606    
    SLICE_X50Y107        FDCE (Hold_fdce_C_D)         0.121    -0.485    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.558    -0.606    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDCE (Prop_fdce_C_Q)         0.164    -0.442 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/Q
                         net (fo=6, routed)           0.186    -0.256    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[1]
    SLICE_X50Y107        LUT3 (Prop_lut3_I1_O)        0.043    -0.213 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.213    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[2]
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.828    -0.845    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/C
                         clock pessimism              0.239    -0.606    
    SLICE_X50Y107        FDCE (Hold_fdce_C_D)         0.131    -0.475    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/FSM_sequential_state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/FSM_sequential_state_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.559    -0.605    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X50Y104        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/FSM_sequential_state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDCE (Prop_fdce_C_Q)         0.164    -0.441 r  video_sys_unit/v0_vga_sync_unit/sync_unit/FSM_sequential_state_reg_reg/Q
                         net (fo=3, routed)           0.175    -0.266    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/out
    SLICE_X50Y104        LUT5 (Prop_lut5_I1_O)        0.045    -0.221 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/FSM_sequential_state_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.221    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_0
    SLICE_X50Y104        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/FSM_sequential_state_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.829    -0.844    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X50Y104        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/FSM_sequential_state_reg_reg/C
                         clock pessimism              0.239    -0.605    
    SLICE_X50Y104        FDCE (Hold_fdce_C_D)         0.120    -0.485    video_sys_unit/v0_vga_sync_unit/sync_unit/FSM_sequential_state_reg_reg
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.227ns (60.617%)  route 0.147ns (39.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.560    -0.604    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y106        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y106        FDCE (Prop_fdce_C_Q)         0.128    -0.476 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]/Q
                         net (fo=6, routed)           0.147    -0.329    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[3]
    SLICE_X48Y105        LUT6 (Prop_lut6_I3_O)        0.099    -0.230 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.230    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_next[5]
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.831    -0.842    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[5]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X48Y105        FDCE (Hold_fdce_C_D)         0.092    -0.496    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.298%)  route 0.196ns (51.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.560    -0.604    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/Q
                         net (fo=8, routed)           0.196    -0.267    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[1]
    SLICE_X48Y105        LUT2 (Prop_lut2_I1_O)        0.042    -0.225 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.225    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_next[1]
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.831    -0.842    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/C
                         clock pessimism              0.238    -0.604    
    SLICE_X48Y105        FDCE (Hold_fdce_C_D)         0.105    -0.499    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.558    -0.606    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDCE (Prop_fdce_C_Q)         0.164    -0.442 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/Q
                         net (fo=6, routed)           0.186    -0.256    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[1]
    SLICE_X50Y107        LUT2 (Prop_lut2_I1_O)        0.045    -0.211 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.211    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[1]
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.828    -0.845    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
                         clock pessimism              0.239    -0.606    
    SLICE_X50Y107        FDCE (Hold_fdce_C_D)         0.120    -0.486    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.559    -0.605    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.441 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/Q
                         net (fo=9, routed)           0.187    -0.254    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[0]_0[0]
    SLICE_X50Y105        LUT5 (Prop_lut5_I0_O)        0.045    -0.209 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.209    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[7]
    SLICE_X50Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.829    -0.844    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/C
                         clock pessimism              0.239    -0.605    
    SLICE_X50Y105        FDCE (Hold_fdce_C_D)         0.120    -0.485    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.183ns (46.683%)  route 0.209ns (53.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.560    -0.604    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y106        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[2]/Q
                         net (fo=7, routed)           0.209    -0.254    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[2]
    SLICE_X48Y106        LUT5 (Prop_lut5_I1_O)        0.042    -0.212 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.212    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_next[3]
    SLICE_X48Y106        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.831    -0.842    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y106        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]/C
                         clock pessimism              0.238    -0.604    
    SLICE_X48Y106        FDCE (Hold_fdce_C_D)         0.107    -0.497    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.885%)  route 0.194ns (51.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.560    -0.604    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y106        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]/Q
                         net (fo=5, routed)           0.194    -0.269    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[4]
    SLICE_X48Y106        LUT5 (Prop_lut5_I0_O)        0.045    -0.224 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_next[4]
    SLICE_X48Y106        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.831    -0.842    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y106        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]/C
                         clock pessimism              0.238    -0.604    
    SLICE_X48Y106        FDCE (Hold_fdce_C_D)         0.092    -0.512    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25M_mmcm_fpro
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         40.000      37.424     RAMB18_X1Y40     video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_mmcm_unit/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X50Y104    video_sys_unit/v0_vga_sync_unit/sync_unit/FSM_sequential_state_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X50Y107    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X50Y104    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X50Y107    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X50Y107    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X51Y107    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X50Y107    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y104    video_sys_unit/v0_vga_sync_unit/sync_unit/FSM_sequential_state_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y104    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y106    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y106    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y105    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y104    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y104    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y107    video_sys_unit/v0_vga_sync_unit/sync_unit/hsync_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y107    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y107    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y104    video_sys_unit/v0_vga_sync_unit/sync_unit/FSM_sequential_state_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y107    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y104    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y107    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y107    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y107    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y107    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y106    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y106    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y105    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_fpro
  To Clock:  clkfbout_mmcm_fpro

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_fpro
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_mmcm_unit/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_mmcm_unit/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_mmcm_fpro_1
  To Clock:  clk_100M_mmcm_fpro_1

Setup :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_4_4/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        9.322ns  (logic 0.456ns (4.892%)  route 8.866ns (95.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 8.748 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.617    -0.923    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X43Y109        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[5]/Q
                         net (fo=94, routed)          8.866     8.399    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[3]
    RAMB36_X2Y1          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_4_4/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.768     8.748    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X2Y1          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_4_4/CLKARDCLK
                         clock pessimism              0.480     9.228    
                         clock uncertainty           -0.074     9.155    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     8.589    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_4_4
  -------------------------------------------------------------------
                         required time                          8.589    
                         arrival time                          -8.399    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 video_sys_unit/buf_unit/bypass_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[8]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 3.797ns (42.823%)  route 5.070ns (57.177%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.633    -0.907    video_sys_unit/buf_unit/clk_100M
    SLICE_X50Y97         FDCE                                         r  video_sys_unit/buf_unit/bypass_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  video_sys_unit/buf_unit/bypass_reg_reg/Q
                         net (fo=38, routed)          0.948     0.559    video_sys_unit/v7_bar_unit/bar_src_unit/bypass_reg
    SLICE_X51Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.683 r  video_sys_unit/v7_bar_unit/bar_src_unit/gray121__0_carry_i_9/O
                         net (fo=9, routed)           1.096     1.779    video_sys_unit/v7_bar_unit/bar_src_unit/rgb_reg_reg[11]_4
    SLICE_X54Y97         LUT4 (Prop_lut4_I0_O)        0.124     1.903 r  video_sys_unit/v7_bar_unit/bar_src_unit/gray121__0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.903    video_sys_unit/v6_gray_unit/rgb2gray_unit/S[1]
    SLICE_X54Y97         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.546 r  video_sys_unit/v6_gray_unit/rgb2gray_unit/gray121__0_carry/O[3]
                         net (fo=2, routed)           0.618     3.165    video_sys_unit/v6_gray_unit/rgb2gray_unit/O[3]
    SLICE_X53Y97         LUT6 (Prop_lut6_I5_O)        0.307     3.472 r  video_sys_unit/v6_gray_unit/rgb2gray_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_76/O
                         net (fo=1, routed)           0.000     3.472    video_sys_unit/v7_bar_unit/bar_src_unit/bypass_reg_reg_2[3]
    SLICE_X53Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.873 r  video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_68/CO[3]
                         net (fo=1, routed)           0.000     3.873    video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_68_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.207 r  video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_74/O[1]
                         net (fo=1, routed)           0.505     4.712    video_sys_unit/v6_gray_unit/rgb2gray_unit/C[5]
    SLICE_X52Y98         LUT2 (Prop_lut2_I1_O)        0.303     5.015 r  video_sys_unit/v6_gray_unit/rgb2gray_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_65/O
                         net (fo=1, routed)           0.000     5.015    video_sys_unit/v7_bar_unit/bar_src_unit/frame_reg_reg[7][2]
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.413 r  video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_53/CO[3]
                         net (fo=1, routed)           0.000     5.413    video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_53_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.635 r  video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_52/O[0]
                         net (fo=3, routed)           0.312     5.947    video_sys_unit/v3_ghost_unit/ghost_src_unit/gray12[3]
    SLICE_X55Y99         LUT5 (Prop_lut5_I4_O)        0.299     6.246 r  video_sys_unit/v3_ghost_unit/ghost_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_27/O
                         net (fo=1, routed)           0.753     6.999    video_sys_unit/v2_osd_unit/osd_src_unit/font_unit/out_rgb_d1_reg_reg[7]
    SLICE_X60Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.123 r  video_sys_unit/v2_osd_unit/osd_src_unit/font_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_6/O
                         net (fo=1, routed)           0.837     7.960    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/DI[8]
    RAMB18_X1Y40         FIFO18E1                                     r  video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.538     8.518    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/clk_100M
    RAMB18_X1Y40         FIFO18E1                                     r  video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.480     8.998    
                         clock uncertainty           -0.074     8.925    
    RAMB18_X1Y40         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[8])
                                                     -0.737     8.188    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                          8.188    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_4_8/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        9.245ns  (logic 0.456ns (4.933%)  route 8.789ns (95.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 8.713 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.618    -0.922    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X43Y108        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/Q
                         net (fo=195, routed)         8.789     8.323    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[0]
    RAMB36_X0Y1          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_4_8/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.733     8.713    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X0Y1          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_4_8/CLKARDCLK
                         clock pessimism              0.480     9.193    
                         clock uncertainty           -0.074     9.120    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566     8.554    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_4_8
  -------------------------------------------------------------------
                         required time                          8.554    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_6_8/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        9.199ns  (logic 0.456ns (4.957%)  route 8.743ns (95.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 8.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.618    -0.922    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X43Y108        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/Q
                         net (fo=195, routed)         8.743     8.277    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[0]
    RAMB36_X0Y3          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_6_8/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.724     8.704    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X0Y3          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_6_8/CLKARDCLK
                         clock pessimism              0.480     9.184    
                         clock uncertainty           -0.074     9.111    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566     8.545    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_6_8
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 video_sys_unit/buf_unit/bypass_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[12]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        8.811ns  (logic 3.797ns (43.093%)  route 5.014ns (56.907%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.633    -0.907    video_sys_unit/buf_unit/clk_100M
    SLICE_X50Y97         FDCE                                         r  video_sys_unit/buf_unit/bypass_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  video_sys_unit/buf_unit/bypass_reg_reg/Q
                         net (fo=38, routed)          0.948     0.559    video_sys_unit/v7_bar_unit/bar_src_unit/bypass_reg
    SLICE_X51Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.683 r  video_sys_unit/v7_bar_unit/bar_src_unit/gray121__0_carry_i_9/O
                         net (fo=9, routed)           1.096     1.779    video_sys_unit/v7_bar_unit/bar_src_unit/rgb_reg_reg[11]_4
    SLICE_X54Y97         LUT4 (Prop_lut4_I0_O)        0.124     1.903 r  video_sys_unit/v7_bar_unit/bar_src_unit/gray121__0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.903    video_sys_unit/v6_gray_unit/rgb2gray_unit/S[1]
    SLICE_X54Y97         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.546 r  video_sys_unit/v6_gray_unit/rgb2gray_unit/gray121__0_carry/O[3]
                         net (fo=2, routed)           0.618     3.165    video_sys_unit/v6_gray_unit/rgb2gray_unit/O[3]
    SLICE_X53Y97         LUT6 (Prop_lut6_I5_O)        0.307     3.472 r  video_sys_unit/v6_gray_unit/rgb2gray_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_76/O
                         net (fo=1, routed)           0.000     3.472    video_sys_unit/v7_bar_unit/bar_src_unit/bypass_reg_reg_2[3]
    SLICE_X53Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.873 r  video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_68/CO[3]
                         net (fo=1, routed)           0.000     3.873    video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_68_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.207 r  video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_74/O[1]
                         net (fo=1, routed)           0.505     4.712    video_sys_unit/v6_gray_unit/rgb2gray_unit/C[5]
    SLICE_X52Y98         LUT2 (Prop_lut2_I1_O)        0.303     5.015 r  video_sys_unit/v6_gray_unit/rgb2gray_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_65/O
                         net (fo=1, routed)           0.000     5.015    video_sys_unit/v7_bar_unit/bar_src_unit/frame_reg_reg[7][2]
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.413 r  video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_53/CO[3]
                         net (fo=1, routed)           0.000     5.413    video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_53_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.635 r  video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_52/O[0]
                         net (fo=3, routed)           0.463     6.098    video_sys_unit/v3_ghost_unit/ghost_src_unit/gray12[3]
    SLICE_X55Y99         LUT5 (Prop_lut5_I4_O)        0.299     6.397 r  video_sys_unit/v3_ghost_unit/ghost_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_19/O
                         net (fo=1, routed)           0.857     7.254    video_sys_unit/v2_osd_unit/osd_src_unit/font_unit/out_rgb_d1_reg_reg[10]_1
    SLICE_X60Y101        LUT6 (Prop_lut6_I5_O)        0.124     7.378 r  video_sys_unit/v2_osd_unit/osd_src_unit/font_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_2/O
                         net (fo=1, routed)           0.527     7.904    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/DI[12]
    RAMB18_X1Y40         FIFO18E1                                     r  video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.538     8.518    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/clk_100M
    RAMB18_X1Y40         FIFO18E1                                     r  video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.480     8.998    
                         clock uncertainty           -0.074     8.925    
    RAMB18_X1Y40         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[12])
                                                     -0.737     8.188    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                          8.188    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_5_8/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        9.181ns  (logic 0.456ns (4.967%)  route 8.725ns (95.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 8.709 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.618    -0.922    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X43Y108        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/Q
                         net (fo=195, routed)         8.725     8.259    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[0]
    RAMB36_X0Y2          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_5_8/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.729     8.709    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X0Y2          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_5_8/CLKARDCLK
                         clock pessimism              0.480     9.189    
                         clock uncertainty           -0.074     9.116    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566     8.550    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_5_8
  -------------------------------------------------------------------
                         required time                          8.550    
                         arrival time                          -8.259    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_8/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        9.073ns  (logic 0.456ns (5.026%)  route 8.617ns (94.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 8.699 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.617    -0.923    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X43Y109        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[4]/Q
                         net (fo=120, routed)         8.617     8.150    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[2]
    RAMB36_X0Y4          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_8/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.719     8.699    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X0Y4          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_8/CLKARDCLK
                         clock pessimism              0.480     9.179    
                         clock uncertainty           -0.074     9.106    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566     8.540    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_8
  -------------------------------------------------------------------
                         required time                          8.540    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_8/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        9.019ns  (logic 0.456ns (5.056%)  route 8.563ns (94.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 8.699 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.618    -0.922    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X43Y108        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/Q
                         net (fo=195, routed)         8.563     8.097    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[0]
    RAMB36_X0Y4          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_8/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.719     8.699    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X0Y4          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_8/CLKARDCLK
                         clock pessimism              0.480     9.179    
                         clock uncertainty           -0.074     9.106    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566     8.540    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_8
  -------------------------------------------------------------------
                         required time                          8.540    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_5/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        9.370ns  (logic 0.456ns (4.867%)  route 8.914ns (95.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 8.734 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.613    -0.927    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X36Y118        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[5]/Q
                         net (fo=41, routed)          8.914     8.443    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_write_data[5]
    RAMB36_X2Y4          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_5/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.754     8.734    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X2Y4          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_5/CLKARDCLK
                         clock pessimism              0.480     9.214    
                         clock uncertainty           -0.074     9.141    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241     8.900    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_5
  -------------------------------------------------------------------
                         required time                          8.900    
                         arrival time                          -8.443    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_0_0/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        8.857ns  (logic 0.456ns (5.149%)  route 8.401ns (94.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.615    -0.925    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X43Y112        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/Q
                         net (fo=106, routed)         8.401     7.932    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/IO_address[15]
    RAMB36_X1Y13         RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_0_0/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.544     8.523    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/clk_100M
    RAMB36_X1Y13         RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.480     9.004    
                         clock uncertainty           -0.074     8.930    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     8.415    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                  0.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mmio_unit/i2c_slot10/i2c_unit/tx_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/i2c_slot10/i2c_unit/tx_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.560    -0.604    mmio_unit/i2c_slot10/i2c_unit/clk_100M
    SLICE_X31Y116        FDCE                                         r  mmio_unit/i2c_slot10/i2c_unit/tx_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  mmio_unit/i2c_slot10/i2c_unit/tx_reg_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.409    mmio_unit/i2c_slot10/i2c_unit/tx_reg_reg_n_0_[3]
    SLICE_X30Y116        LUT3 (Prop_lut3_I2_O)        0.045    -0.364 r  mmio_unit/i2c_slot10/i2c_unit/tx_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.364    mmio_unit/i2c_slot10/i2c_unit/tx_next[4]
    SLICE_X30Y116        FDCE                                         r  mmio_unit/i2c_slot10/i2c_unit/tx_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.829    -0.844    mmio_unit/i2c_slot10/i2c_unit/clk_100M
    SLICE_X30Y116        FDCE                                         r  mmio_unit/i2c_slot10/i2c_unit/tx_reg_reg[4]/C
                         clock pessimism              0.253    -0.591    
    SLICE_X30Y116        FDCE (Hold_fdce_C_D)         0.121    -0.470    mmio_unit/i2c_slot10/i2c_unit/tx_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 cpu_unit/inst/rst_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/rst_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.562    -0.602    cpu_unit/inst/rst_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X31Y137        FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  cpu_unit/inst/rst_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.395    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X30Y137        LUT5 (Prop_lut5_I1_O)        0.045    -0.350 r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.350    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X30Y137        FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.832    -0.841    cpu_unit/inst/rst_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X30Y137        FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.252    -0.589    
    SLICE_X30Y137        FDRE (Hold_fdre_C_D)         0.121    -0.468    cpu_unit/inst/rst_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/Set_DFF.PC_IF_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.555    -0.609    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/Set_DFF.PC_IF_DFF/Clk
    SLICE_X33Y128        FDSE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/Set_DFF.PC_IF_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y128        FDSE (Prop_fdse_C_Q)         0.141    -0.468 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/Set_DFF.PC_IF_DFF/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.125    -0.343    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/PC_OF_Buffer/pc_I
    SLICE_X34Y127        SRL16E                                       r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.822    -0.851    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/PC_OF_Buffer/Clk
    SLICE_X34Y127        SRL16E                                       r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1/CLK
                         clock pessimism              0.275    -0.576    
    SLICE_X34Y127        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.467    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.256%)  route 0.310ns (68.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.556    -0.608    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/clk_100M
    SLICE_X49Y114        FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/Q
                         net (fo=73, routed)          0.310    -0.157    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/ADDRD1
    SLICE_X46Y114        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.826    -0.847    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/WCLK
    SLICE_X46Y114        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMA/CLK
                         clock pessimism              0.254    -0.593    
    SLICE_X46Y114        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.284    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.256%)  route 0.310ns (68.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.556    -0.608    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/clk_100M
    SLICE_X49Y114        FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/Q
                         net (fo=73, routed)          0.310    -0.157    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/ADDRD1
    SLICE_X46Y114        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.826    -0.847    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/WCLK
    SLICE_X46Y114        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMB/CLK
                         clock pessimism              0.254    -0.593    
    SLICE_X46Y114        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.284    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.256%)  route 0.310ns (68.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.556    -0.608    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/clk_100M
    SLICE_X49Y114        FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/Q
                         net (fo=73, routed)          0.310    -0.157    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/ADDRD1
    SLICE_X46Y114        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.826    -0.847    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/WCLK
    SLICE_X46Y114        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMC/CLK
                         clock pessimism              0.254    -0.593    
    SLICE_X46Y114        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.284    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.256%)  route 0.310ns (68.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.556    -0.608    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/clk_100M
    SLICE_X49Y114        FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/Q
                         net (fo=73, routed)          0.310    -0.157    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/ADDRD1
    SLICE_X46Y114        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.826    -0.847    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/WCLK
    SLICE_X46Y114        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMD/CLK
                         clock pessimism              0.254    -0.593    
    SLICE_X46Y114        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.284    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.257%)  route 0.310ns (68.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.555    -0.609    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/clk_100M
    SLICE_X36Y120        FDCE                                         r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[0]/Q
                         net (fo=75, routed)          0.310    -0.158    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/ADDRD0
    SLICE_X34Y121        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.823    -0.850    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/WCLK
    SLICE_X34Y121        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMA/CLK
                         clock pessimism              0.254    -0.596    
    SLICE_X34Y121        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.286    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.257%)  route 0.310ns (68.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.555    -0.609    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/clk_100M
    SLICE_X36Y120        FDCE                                         r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[0]/Q
                         net (fo=75, routed)          0.310    -0.158    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/ADDRD0
    SLICE_X34Y121        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.823    -0.850    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/WCLK
    SLICE_X34Y121        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMB/CLK
                         clock pessimism              0.254    -0.596    
    SLICE_X34Y121        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.286    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.257%)  route 0.310ns (68.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.555    -0.609    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/clk_100M
    SLICE_X36Y120        FDCE                                         r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[0]/Q
                         net (fo=75, routed)          0.310    -0.158    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/ADDRD0
    SLICE_X34Y121        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.823    -0.850    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/WCLK
    SLICE_X34Y121        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMC/CLK
                         clock pessimism              0.254    -0.596    
    SLICE_X34Y121        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.286    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M_mmcm_fpro_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        mmio_unit/xadc_slot5/xadc_unit/inst/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X1Y46      mmio_unit/ddfs_slot12/ddfs_unit/modu/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y7      video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y16     video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y14     video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y20     video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_4_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y2      video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_5_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y5      video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_6_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y4      video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y12     video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y130    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y130    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y130    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y130    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y126    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y126    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y126    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y126    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y124    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y124    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y124    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y124    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y124    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y124    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y124    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y124    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y124    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y124    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y128    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y128    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_mmcm_fpro_1
  To Clock:  clk_25M_mmcm_fpro_1

Setup :            0  Failing Endpoints,  Worst Slack       35.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.408ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.839ns (21.732%)  route 3.022ns (78.268%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.618    -0.922    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.503 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.884     0.381    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.296     0.677 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_15/O
                         net (fo=5, routed)           0.796     1.472    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_7
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124     1.596 r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.342     2.938    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1_n_0
    SLICE_X62Y108        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.494    38.473    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X62Y108        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[7]/C
                         clock pessimism              0.488    38.962    
                         clock uncertainty           -0.091    38.871    
    SLICE_X62Y108        FDRE (Setup_fdre_C_R)       -0.524    38.347    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         38.347    
                         arrival time                          -2.938    
  -------------------------------------------------------------------
                         slack                                 35.408    

Slack (MET) :             35.408ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.839ns (21.732%)  route 3.022ns (78.268%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.618    -0.922    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.503 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.884     0.381    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.296     0.677 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_15/O
                         net (fo=5, routed)           0.796     1.472    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_7
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124     1.596 r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.342     2.938    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1_n_0
    SLICE_X62Y108        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.494    38.473    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X62Y108        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[8]/C
                         clock pessimism              0.488    38.962    
                         clock uncertainty           -0.091    38.871    
    SLICE_X62Y108        FDRE (Setup_fdre_C_R)       -0.524    38.347    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         38.347    
                         arrival time                          -2.938    
  -------------------------------------------------------------------
                         slack                                 35.408    

Slack (MET) :             35.529ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 1.148ns (27.893%)  route 2.968ns (72.107%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.615    -0.925    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDCE (Prop_fdce_C_Q)         0.518    -0.407 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/Q
                         net (fo=6, routed)           0.818     0.411    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[1]
    SLICE_X50Y107        LUT4 (Prop_lut4_I0_O)        0.124     0.535 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[7]_i_2/O
                         net (fo=3, routed)           0.981     1.516    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[7]_i_2_n_0
    SLICE_X50Y105        LUT4 (Prop_lut4_I0_O)        0.150     1.666 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[10]_i_2__0/O
                         net (fo=3, routed)           0.833     2.499    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[10]_i_2__0_n_0
    SLICE_X50Y104        LUT5 (Prop_lut5_I3_O)        0.356     2.855 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[10]_i_1__0/O
                         net (fo=1, routed)           0.336     3.191    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[10]
    SLICE_X50Y104        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.495    38.474    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y104        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
                         clock pessimism              0.577    39.051    
                         clock uncertainty           -0.091    38.960    
    SLICE_X50Y104        FDCE (Setup_fdce_C_D)       -0.240    38.720    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         38.720    
                         arrival time                          -3.191    
  -------------------------------------------------------------------
                         slack                                 35.529    

Slack (MET) :             35.546ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.839ns (22.541%)  route 2.883ns (77.459%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.618    -0.922    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.503 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.884     0.381    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.296     0.677 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_15/O
                         net (fo=5, routed)           0.796     1.472    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_7
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124     1.596 r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.204     2.800    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1_n_0
    SLICE_X62Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.494    38.473    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X62Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[4]/C
                         clock pessimism              0.488    38.962    
                         clock uncertainty           -0.091    38.871    
    SLICE_X62Y107        FDRE (Setup_fdre_C_R)       -0.524    38.347    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         38.347    
                         arrival time                          -2.800    
  -------------------------------------------------------------------
                         slack                                 35.546    

Slack (MET) :             35.546ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.839ns (22.541%)  route 2.883ns (77.459%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.618    -0.922    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.503 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.884     0.381    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.296     0.677 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_15/O
                         net (fo=5, routed)           0.796     1.472    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_7
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124     1.596 r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.204     2.800    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1_n_0
    SLICE_X62Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.494    38.473    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X62Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[5]/C
                         clock pessimism              0.488    38.962    
                         clock uncertainty           -0.091    38.871    
    SLICE_X62Y107        FDRE (Setup_fdre_C_R)       -0.524    38.347    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         38.347    
                         arrival time                          -2.800    
  -------------------------------------------------------------------
                         slack                                 35.546    

Slack (MET) :             35.546ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.839ns (22.541%)  route 2.883ns (77.459%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.618    -0.922    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.503 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.884     0.381    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.296     0.677 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_15/O
                         net (fo=5, routed)           0.796     1.472    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_7
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124     1.596 r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.204     2.800    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1_n_0
    SLICE_X62Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.494    38.473    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X62Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[6]/C
                         clock pessimism              0.488    38.962    
                         clock uncertainty           -0.091    38.871    
    SLICE_X62Y107        FDRE (Setup_fdre_C_R)       -0.524    38.347    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         38.347    
                         arrival time                          -2.800    
  -------------------------------------------------------------------
                         slack                                 35.546    

Slack (MET) :             35.546ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.839ns (22.541%)  route 2.883ns (77.459%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.618    -0.922    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.503 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.884     0.381    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.296     0.677 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_15/O
                         net (fo=5, routed)           0.796     1.472    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_7
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124     1.596 r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.204     2.800    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1_n_0
    SLICE_X62Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.494    38.473    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X62Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[9]/C
                         clock pessimism              0.488    38.962    
                         clock uncertainty           -0.091    38.871    
    SLICE_X62Y107        FDRE (Setup_fdre_C_R)       -0.524    38.347    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         38.347    
                         arrival time                          -2.800    
  -------------------------------------------------------------------
                         slack                                 35.546    

Slack (MET) :             35.641ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.839ns (22.541%)  route 2.883ns (77.459%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.618    -0.922    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.503 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.884     0.381    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.296     0.677 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_15/O
                         net (fo=5, routed)           0.796     1.472    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_7
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124     1.596 r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.204     2.800    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1_n_0
    SLICE_X63Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.494    38.473    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X63Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[11]/C
                         clock pessimism              0.488    38.962    
                         clock uncertainty           -0.091    38.871    
    SLICE_X63Y107        FDRE (Setup_fdre_C_R)       -0.429    38.442    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         38.442    
                         arrival time                          -2.800    
  -------------------------------------------------------------------
                         slack                                 35.641    

Slack (MET) :             35.703ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.839ns (23.525%)  route 2.727ns (76.475%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.618    -0.922    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.503 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.884     0.381    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.296     0.677 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_15/O
                         net (fo=5, routed)           0.796     1.472    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_7
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124     1.596 r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.048     2.644    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1_n_0
    SLICE_X62Y106        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.495    38.474    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X62Y106        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[10]/C
                         clock pessimism              0.488    38.963    
                         clock uncertainty           -0.091    38.872    
    SLICE_X62Y106        FDRE (Setup_fdre_C_R)       -0.524    38.348    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         38.348    
                         arrival time                          -2.644    
  -------------------------------------------------------------------
                         slack                                 35.703    

Slack (MET) :             35.703ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.839ns (23.525%)  route 2.727ns (76.475%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.618    -0.922    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.503 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.884     0.381    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.296     0.677 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_15/O
                         net (fo=5, routed)           0.796     1.472    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_7
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124     1.596 r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.048     2.644    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1_n_0
    SLICE_X62Y106        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.495    38.474    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X62Y106        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[1]/C
                         clock pessimism              0.488    38.963    
                         clock uncertainty           -0.091    38.872    
    SLICE_X62Y106        FDRE (Setup_fdre_C_R)       -0.524    38.348    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         38.348    
                         arrival time                          -2.644    
  -------------------------------------------------------------------
                         slack                                 35.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.558    -0.606    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X51Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[3]/Q
                         net (fo=4, routed)           0.102    -0.363    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[3]
    SLICE_X50Y107        LUT5 (Prop_lut5_I2_O)        0.045    -0.318 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.318    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[4]
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.828    -0.845    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[4]/C
                         clock pessimism              0.252    -0.593    
    SLICE_X50Y107        FDCE (Hold_fdce_C_D)         0.121    -0.472    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.558    -0.606    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDCE (Prop_fdce_C_Q)         0.164    -0.442 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/Q
                         net (fo=7, routed)           0.160    -0.282    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[0]
    SLICE_X50Y107        LUT1 (Prop_lut1_I0_O)        0.045    -0.237 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.237    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[0]
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.828    -0.845    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/C
                         clock pessimism              0.239    -0.606    
    SLICE_X50Y107        FDCE (Hold_fdce_C_D)         0.121    -0.485    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.558    -0.606    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDCE (Prop_fdce_C_Q)         0.164    -0.442 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/Q
                         net (fo=6, routed)           0.186    -0.256    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[1]
    SLICE_X50Y107        LUT3 (Prop_lut3_I1_O)        0.043    -0.213 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.213    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[2]
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.828    -0.845    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/C
                         clock pessimism              0.239    -0.606    
    SLICE_X50Y107        FDCE (Hold_fdce_C_D)         0.131    -0.475    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/FSM_sequential_state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/FSM_sequential_state_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.559    -0.605    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X50Y104        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/FSM_sequential_state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDCE (Prop_fdce_C_Q)         0.164    -0.441 r  video_sys_unit/v0_vga_sync_unit/sync_unit/FSM_sequential_state_reg_reg/Q
                         net (fo=3, routed)           0.175    -0.266    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/out
    SLICE_X50Y104        LUT5 (Prop_lut5_I1_O)        0.045    -0.221 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/FSM_sequential_state_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.221    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_0
    SLICE_X50Y104        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/FSM_sequential_state_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.829    -0.844    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X50Y104        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/FSM_sequential_state_reg_reg/C
                         clock pessimism              0.239    -0.605    
    SLICE_X50Y104        FDCE (Hold_fdce_C_D)         0.120    -0.485    video_sys_unit/v0_vga_sync_unit/sync_unit/FSM_sequential_state_reg_reg
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.227ns (60.617%)  route 0.147ns (39.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.560    -0.604    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y106        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y106        FDCE (Prop_fdce_C_Q)         0.128    -0.476 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]/Q
                         net (fo=6, routed)           0.147    -0.329    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[3]
    SLICE_X48Y105        LUT6 (Prop_lut6_I3_O)        0.099    -0.230 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.230    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_next[5]
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.831    -0.842    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[5]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X48Y105        FDCE (Hold_fdce_C_D)         0.092    -0.496    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.298%)  route 0.196ns (51.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.560    -0.604    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/Q
                         net (fo=8, routed)           0.196    -0.267    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[1]
    SLICE_X48Y105        LUT2 (Prop_lut2_I1_O)        0.042    -0.225 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.225    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_next[1]
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.831    -0.842    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/C
                         clock pessimism              0.238    -0.604    
    SLICE_X48Y105        FDCE (Hold_fdce_C_D)         0.105    -0.499    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.558    -0.606    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDCE (Prop_fdce_C_Q)         0.164    -0.442 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/Q
                         net (fo=6, routed)           0.186    -0.256    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[1]
    SLICE_X50Y107        LUT2 (Prop_lut2_I1_O)        0.045    -0.211 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.211    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[1]
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.828    -0.845    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
                         clock pessimism              0.239    -0.606    
    SLICE_X50Y107        FDCE (Hold_fdce_C_D)         0.120    -0.486    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.559    -0.605    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.441 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/Q
                         net (fo=9, routed)           0.187    -0.254    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[0]_0[0]
    SLICE_X50Y105        LUT5 (Prop_lut5_I0_O)        0.045    -0.209 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.209    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[7]
    SLICE_X50Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.829    -0.844    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/C
                         clock pessimism              0.239    -0.605    
    SLICE_X50Y105        FDCE (Hold_fdce_C_D)         0.120    -0.485    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.183ns (46.683%)  route 0.209ns (53.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.560    -0.604    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y106        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[2]/Q
                         net (fo=7, routed)           0.209    -0.254    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[2]
    SLICE_X48Y106        LUT5 (Prop_lut5_I1_O)        0.042    -0.212 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.212    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_next[3]
    SLICE_X48Y106        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.831    -0.842    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y106        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]/C
                         clock pessimism              0.238    -0.604    
    SLICE_X48Y106        FDCE (Hold_fdce_C_D)         0.107    -0.497    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.885%)  route 0.194ns (51.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.560    -0.604    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y106        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]/Q
                         net (fo=5, routed)           0.194    -0.269    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[4]
    SLICE_X48Y106        LUT5 (Prop_lut5_I0_O)        0.045    -0.224 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_next[4]
    SLICE_X48Y106        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.831    -0.842    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y106        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]/C
                         clock pessimism              0.238    -0.604    
    SLICE_X48Y106        FDCE (Hold_fdce_C_D)         0.092    -0.512    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25M_mmcm_fpro_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         40.000      37.424     RAMB18_X1Y40     video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_mmcm_unit/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X50Y104    video_sys_unit/v0_vga_sync_unit/sync_unit/FSM_sequential_state_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X50Y107    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X50Y104    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X50Y107    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X50Y107    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X51Y107    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X50Y107    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y104    video_sys_unit/v0_vga_sync_unit/sync_unit/FSM_sequential_state_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y104    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y106    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y106    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y105    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y104    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y104    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y107    video_sys_unit/v0_vga_sync_unit/sync_unit/hsync_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y107    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y107    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y104    video_sys_unit/v0_vga_sync_unit/sync_unit/FSM_sequential_state_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y107    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y104    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y107    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y107    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y107    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y107    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y106    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y106    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y105    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_fpro_1
  To Clock:  clkfbout_mmcm_fpro_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_fpro_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_mmcm_unit/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_mmcm_unit/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_mmcm_unit/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_mmcm_fpro_1
  To Clock:  clk_100M_mmcm_fpro

Setup :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_4_4/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        9.322ns  (logic 0.456ns (4.892%)  route 8.866ns (95.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 8.748 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.617    -0.923    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X43Y109        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[5]/Q
                         net (fo=94, routed)          8.866     8.399    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[3]
    RAMB36_X2Y1          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_4_4/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.768     8.748    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X2Y1          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_4_4/CLKARDCLK
                         clock pessimism              0.480     9.228    
                         clock uncertainty           -0.074     9.154    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     8.588    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_4_4
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -8.399    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 video_sys_unit/buf_unit/bypass_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[8]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 3.797ns (42.823%)  route 5.070ns (57.177%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.633    -0.907    video_sys_unit/buf_unit/clk_100M
    SLICE_X50Y97         FDCE                                         r  video_sys_unit/buf_unit/bypass_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  video_sys_unit/buf_unit/bypass_reg_reg/Q
                         net (fo=38, routed)          0.948     0.559    video_sys_unit/v7_bar_unit/bar_src_unit/bypass_reg
    SLICE_X51Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.683 r  video_sys_unit/v7_bar_unit/bar_src_unit/gray121__0_carry_i_9/O
                         net (fo=9, routed)           1.096     1.779    video_sys_unit/v7_bar_unit/bar_src_unit/rgb_reg_reg[11]_4
    SLICE_X54Y97         LUT4 (Prop_lut4_I0_O)        0.124     1.903 r  video_sys_unit/v7_bar_unit/bar_src_unit/gray121__0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.903    video_sys_unit/v6_gray_unit/rgb2gray_unit/S[1]
    SLICE_X54Y97         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.546 r  video_sys_unit/v6_gray_unit/rgb2gray_unit/gray121__0_carry/O[3]
                         net (fo=2, routed)           0.618     3.165    video_sys_unit/v6_gray_unit/rgb2gray_unit/O[3]
    SLICE_X53Y97         LUT6 (Prop_lut6_I5_O)        0.307     3.472 r  video_sys_unit/v6_gray_unit/rgb2gray_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_76/O
                         net (fo=1, routed)           0.000     3.472    video_sys_unit/v7_bar_unit/bar_src_unit/bypass_reg_reg_2[3]
    SLICE_X53Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.873 r  video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_68/CO[3]
                         net (fo=1, routed)           0.000     3.873    video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_68_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.207 r  video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_74/O[1]
                         net (fo=1, routed)           0.505     4.712    video_sys_unit/v6_gray_unit/rgb2gray_unit/C[5]
    SLICE_X52Y98         LUT2 (Prop_lut2_I1_O)        0.303     5.015 r  video_sys_unit/v6_gray_unit/rgb2gray_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_65/O
                         net (fo=1, routed)           0.000     5.015    video_sys_unit/v7_bar_unit/bar_src_unit/frame_reg_reg[7][2]
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.413 r  video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_53/CO[3]
                         net (fo=1, routed)           0.000     5.413    video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_53_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.635 r  video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_52/O[0]
                         net (fo=3, routed)           0.312     5.947    video_sys_unit/v3_ghost_unit/ghost_src_unit/gray12[3]
    SLICE_X55Y99         LUT5 (Prop_lut5_I4_O)        0.299     6.246 r  video_sys_unit/v3_ghost_unit/ghost_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_27/O
                         net (fo=1, routed)           0.753     6.999    video_sys_unit/v2_osd_unit/osd_src_unit/font_unit/out_rgb_d1_reg_reg[7]
    SLICE_X60Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.123 r  video_sys_unit/v2_osd_unit/osd_src_unit/font_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_6/O
                         net (fo=1, routed)           0.837     7.960    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/DI[8]
    RAMB18_X1Y40         FIFO18E1                                     r  video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.538     8.518    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/clk_100M
    RAMB18_X1Y40         FIFO18E1                                     r  video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.480     8.998    
                         clock uncertainty           -0.074     8.924    
    RAMB18_X1Y40         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[8])
                                                     -0.737     8.187    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                          8.187    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_4_8/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        9.245ns  (logic 0.456ns (4.933%)  route 8.789ns (95.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 8.713 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.618    -0.922    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X43Y108        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/Q
                         net (fo=195, routed)         8.789     8.323    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[0]
    RAMB36_X0Y1          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_4_8/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.733     8.713    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X0Y1          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_4_8/CLKARDCLK
                         clock pessimism              0.480     9.193    
                         clock uncertainty           -0.074     9.119    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566     8.553    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_4_8
  -------------------------------------------------------------------
                         required time                          8.553    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_6_8/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        9.199ns  (logic 0.456ns (4.957%)  route 8.743ns (95.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 8.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.618    -0.922    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X43Y108        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/Q
                         net (fo=195, routed)         8.743     8.277    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[0]
    RAMB36_X0Y3          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_6_8/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.724     8.704    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X0Y3          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_6_8/CLKARDCLK
                         clock pessimism              0.480     9.184    
                         clock uncertainty           -0.074     9.110    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566     8.544    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_6_8
  -------------------------------------------------------------------
                         required time                          8.544    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 video_sys_unit/buf_unit/bypass_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[12]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        8.811ns  (logic 3.797ns (43.093%)  route 5.014ns (56.907%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.633    -0.907    video_sys_unit/buf_unit/clk_100M
    SLICE_X50Y97         FDCE                                         r  video_sys_unit/buf_unit/bypass_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  video_sys_unit/buf_unit/bypass_reg_reg/Q
                         net (fo=38, routed)          0.948     0.559    video_sys_unit/v7_bar_unit/bar_src_unit/bypass_reg
    SLICE_X51Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.683 r  video_sys_unit/v7_bar_unit/bar_src_unit/gray121__0_carry_i_9/O
                         net (fo=9, routed)           1.096     1.779    video_sys_unit/v7_bar_unit/bar_src_unit/rgb_reg_reg[11]_4
    SLICE_X54Y97         LUT4 (Prop_lut4_I0_O)        0.124     1.903 r  video_sys_unit/v7_bar_unit/bar_src_unit/gray121__0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.903    video_sys_unit/v6_gray_unit/rgb2gray_unit/S[1]
    SLICE_X54Y97         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.546 r  video_sys_unit/v6_gray_unit/rgb2gray_unit/gray121__0_carry/O[3]
                         net (fo=2, routed)           0.618     3.165    video_sys_unit/v6_gray_unit/rgb2gray_unit/O[3]
    SLICE_X53Y97         LUT6 (Prop_lut6_I5_O)        0.307     3.472 r  video_sys_unit/v6_gray_unit/rgb2gray_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_76/O
                         net (fo=1, routed)           0.000     3.472    video_sys_unit/v7_bar_unit/bar_src_unit/bypass_reg_reg_2[3]
    SLICE_X53Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.873 r  video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_68/CO[3]
                         net (fo=1, routed)           0.000     3.873    video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_68_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.207 r  video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_74/O[1]
                         net (fo=1, routed)           0.505     4.712    video_sys_unit/v6_gray_unit/rgb2gray_unit/C[5]
    SLICE_X52Y98         LUT2 (Prop_lut2_I1_O)        0.303     5.015 r  video_sys_unit/v6_gray_unit/rgb2gray_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_65/O
                         net (fo=1, routed)           0.000     5.015    video_sys_unit/v7_bar_unit/bar_src_unit/frame_reg_reg[7][2]
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.413 r  video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_53/CO[3]
                         net (fo=1, routed)           0.000     5.413    video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_53_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.635 r  video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_52/O[0]
                         net (fo=3, routed)           0.463     6.098    video_sys_unit/v3_ghost_unit/ghost_src_unit/gray12[3]
    SLICE_X55Y99         LUT5 (Prop_lut5_I4_O)        0.299     6.397 r  video_sys_unit/v3_ghost_unit/ghost_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_19/O
                         net (fo=1, routed)           0.857     7.254    video_sys_unit/v2_osd_unit/osd_src_unit/font_unit/out_rgb_d1_reg_reg[10]_1
    SLICE_X60Y101        LUT6 (Prop_lut6_I5_O)        0.124     7.378 r  video_sys_unit/v2_osd_unit/osd_src_unit/font_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_2/O
                         net (fo=1, routed)           0.527     7.904    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/DI[12]
    RAMB18_X1Y40         FIFO18E1                                     r  video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.538     8.518    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/clk_100M
    RAMB18_X1Y40         FIFO18E1                                     r  video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.480     8.998    
                         clock uncertainty           -0.074     8.924    
    RAMB18_X1Y40         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[12])
                                                     -0.737     8.187    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                          8.187    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_5_8/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        9.181ns  (logic 0.456ns (4.967%)  route 8.725ns (95.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 8.709 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.618    -0.922    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X43Y108        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/Q
                         net (fo=195, routed)         8.725     8.259    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[0]
    RAMB36_X0Y2          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_5_8/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.729     8.709    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X0Y2          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_5_8/CLKARDCLK
                         clock pessimism              0.480     9.189    
                         clock uncertainty           -0.074     9.115    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566     8.549    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_5_8
  -------------------------------------------------------------------
                         required time                          8.549    
                         arrival time                          -8.259    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_8/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        9.073ns  (logic 0.456ns (5.026%)  route 8.617ns (94.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 8.699 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.617    -0.923    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X43Y109        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[4]/Q
                         net (fo=120, routed)         8.617     8.150    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[2]
    RAMB36_X0Y4          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_8/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.719     8.699    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X0Y4          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_8/CLKARDCLK
                         clock pessimism              0.480     9.179    
                         clock uncertainty           -0.074     9.105    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566     8.539    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_8
  -------------------------------------------------------------------
                         required time                          8.539    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.442ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_8/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        9.019ns  (logic 0.456ns (5.056%)  route 8.563ns (94.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 8.699 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.618    -0.922    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X43Y108        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/Q
                         net (fo=195, routed)         8.563     8.097    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[0]
    RAMB36_X0Y4          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_8/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.719     8.699    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X0Y4          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_8/CLKARDCLK
                         clock pessimism              0.480     9.179    
                         clock uncertainty           -0.074     9.105    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566     8.539    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_8
  -------------------------------------------------------------------
                         required time                          8.539    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_5/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        9.370ns  (logic 0.456ns (4.867%)  route 8.914ns (95.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 8.734 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.613    -0.927    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X36Y118        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[5]/Q
                         net (fo=41, routed)          8.914     8.443    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_write_data[5]
    RAMB36_X2Y4          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_5/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.754     8.734    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X2Y4          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_5/CLKARDCLK
                         clock pessimism              0.480     9.214    
                         clock uncertainty           -0.074     9.140    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241     8.899    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_5
  -------------------------------------------------------------------
                         required time                          8.899    
                         arrival time                          -8.443    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_0_0/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro rise@10.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        8.857ns  (logic 0.456ns (5.149%)  route 8.401ns (94.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.615    -0.925    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X43Y112        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/Q
                         net (fo=106, routed)         8.401     7.932    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/IO_address[15]
    RAMB36_X1Y13         RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_0_0/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.544     8.523    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/clk_100M
    RAMB36_X1Y13         RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.480     9.004    
                         clock uncertainty           -0.074     8.929    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     8.414    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                          8.414    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                  0.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mmio_unit/i2c_slot10/i2c_unit/tx_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/i2c_slot10/i2c_unit/tx_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.560    -0.604    mmio_unit/i2c_slot10/i2c_unit/clk_100M
    SLICE_X31Y116        FDCE                                         r  mmio_unit/i2c_slot10/i2c_unit/tx_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  mmio_unit/i2c_slot10/i2c_unit/tx_reg_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.409    mmio_unit/i2c_slot10/i2c_unit/tx_reg_reg_n_0_[3]
    SLICE_X30Y116        LUT3 (Prop_lut3_I2_O)        0.045    -0.364 r  mmio_unit/i2c_slot10/i2c_unit/tx_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.364    mmio_unit/i2c_slot10/i2c_unit/tx_next[4]
    SLICE_X30Y116        FDCE                                         r  mmio_unit/i2c_slot10/i2c_unit/tx_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.829    -0.844    mmio_unit/i2c_slot10/i2c_unit/clk_100M
    SLICE_X30Y116        FDCE                                         r  mmio_unit/i2c_slot10/i2c_unit/tx_reg_reg[4]/C
                         clock pessimism              0.253    -0.591    
                         clock uncertainty            0.074    -0.517    
    SLICE_X30Y116        FDCE (Hold_fdce_C_D)         0.121    -0.396    mmio_unit/i2c_slot10/i2c_unit/tx_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cpu_unit/inst/rst_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/rst_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.562    -0.602    cpu_unit/inst/rst_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X31Y137        FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  cpu_unit/inst/rst_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.395    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X30Y137        LUT5 (Prop_lut5_I1_O)        0.045    -0.350 r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.350    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X30Y137        FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.832    -0.841    cpu_unit/inst/rst_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X30Y137        FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.252    -0.589    
                         clock uncertainty            0.074    -0.515    
    SLICE_X30Y137        FDRE (Hold_fdre_C_D)         0.121    -0.394    cpu_unit/inst/rst_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/Set_DFF.PC_IF_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.555    -0.609    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/Set_DFF.PC_IF_DFF/Clk
    SLICE_X33Y128        FDSE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/Set_DFF.PC_IF_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y128        FDSE (Prop_fdse_C_Q)         0.141    -0.468 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/Set_DFF.PC_IF_DFF/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.125    -0.343    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/PC_OF_Buffer/pc_I
    SLICE_X34Y127        SRL16E                                       r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.822    -0.851    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/PC_OF_Buffer/Clk
    SLICE_X34Y127        SRL16E                                       r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1/CLK
                         clock pessimism              0.275    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X34Y127        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.393    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.256%)  route 0.310ns (68.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.556    -0.608    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/clk_100M
    SLICE_X49Y114        FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/Q
                         net (fo=73, routed)          0.310    -0.157    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/ADDRD1
    SLICE_X46Y114        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.826    -0.847    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/WCLK
    SLICE_X46Y114        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMA/CLK
                         clock pessimism              0.254    -0.593    
                         clock uncertainty            0.074    -0.519    
    SLICE_X46Y114        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.210    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.256%)  route 0.310ns (68.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.556    -0.608    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/clk_100M
    SLICE_X49Y114        FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/Q
                         net (fo=73, routed)          0.310    -0.157    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/ADDRD1
    SLICE_X46Y114        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.826    -0.847    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/WCLK
    SLICE_X46Y114        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMB/CLK
                         clock pessimism              0.254    -0.593    
                         clock uncertainty            0.074    -0.519    
    SLICE_X46Y114        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.210    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.256%)  route 0.310ns (68.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.556    -0.608    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/clk_100M
    SLICE_X49Y114        FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/Q
                         net (fo=73, routed)          0.310    -0.157    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/ADDRD1
    SLICE_X46Y114        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.826    -0.847    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/WCLK
    SLICE_X46Y114        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMC/CLK
                         clock pessimism              0.254    -0.593    
                         clock uncertainty            0.074    -0.519    
    SLICE_X46Y114        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.210    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.256%)  route 0.310ns (68.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.556    -0.608    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/clk_100M
    SLICE_X49Y114        FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/Q
                         net (fo=73, routed)          0.310    -0.157    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/ADDRD1
    SLICE_X46Y114        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.826    -0.847    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/WCLK
    SLICE_X46Y114        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMD/CLK
                         clock pessimism              0.254    -0.593    
                         clock uncertainty            0.074    -0.519    
    SLICE_X46Y114        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.210    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.257%)  route 0.310ns (68.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.555    -0.609    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/clk_100M
    SLICE_X36Y120        FDCE                                         r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[0]/Q
                         net (fo=75, routed)          0.310    -0.158    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/ADDRD0
    SLICE_X34Y121        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.823    -0.850    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/WCLK
    SLICE_X34Y121        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMA/CLK
                         clock pessimism              0.254    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X34Y121        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.212    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.257%)  route 0.310ns (68.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.555    -0.609    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/clk_100M
    SLICE_X36Y120        FDCE                                         r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[0]/Q
                         net (fo=75, routed)          0.310    -0.158    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/ADDRD0
    SLICE_X34Y121        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.823    -0.850    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/WCLK
    SLICE_X34Y121        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMB/CLK
                         clock pessimism              0.254    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X34Y121        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.212    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro rise@0.000ns - clk_100M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.257%)  route 0.310ns (68.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.555    -0.609    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/clk_100M
    SLICE_X36Y120        FDCE                                         r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[0]/Q
                         net (fo=75, routed)          0.310    -0.158    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/ADDRD0
    SLICE_X34Y121        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.823    -0.850    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/WCLK
    SLICE_X34Y121        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMC/CLK
                         clock pessimism              0.254    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X34Y121        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.212    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.054    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_mmcm_fpro_1
  To Clock:  clk_25M_mmcm_fpro

Setup :            0  Failing Endpoints,  Worst Slack       35.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.405ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.839ns (21.732%)  route 3.022ns (78.268%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.618    -0.922    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.503 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.884     0.381    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.296     0.677 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_15/O
                         net (fo=5, routed)           0.796     1.472    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_7
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124     1.596 r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.342     2.938    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1_n_0
    SLICE_X62Y108        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.494    38.473    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X62Y108        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[7]/C
                         clock pessimism              0.488    38.962    
                         clock uncertainty           -0.095    38.867    
    SLICE_X62Y108        FDRE (Setup_fdre_C_R)       -0.524    38.343    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         38.343    
                         arrival time                          -2.938    
  -------------------------------------------------------------------
                         slack                                 35.405    

Slack (MET) :             35.405ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.839ns (21.732%)  route 3.022ns (78.268%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.618    -0.922    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.503 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.884     0.381    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.296     0.677 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_15/O
                         net (fo=5, routed)           0.796     1.472    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_7
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124     1.596 r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.342     2.938    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1_n_0
    SLICE_X62Y108        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.494    38.473    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X62Y108        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[8]/C
                         clock pessimism              0.488    38.962    
                         clock uncertainty           -0.095    38.867    
    SLICE_X62Y108        FDRE (Setup_fdre_C_R)       -0.524    38.343    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         38.343    
                         arrival time                          -2.938    
  -------------------------------------------------------------------
                         slack                                 35.405    

Slack (MET) :             35.526ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 1.148ns (27.893%)  route 2.968ns (72.107%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.615    -0.925    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDCE (Prop_fdce_C_Q)         0.518    -0.407 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/Q
                         net (fo=6, routed)           0.818     0.411    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[1]
    SLICE_X50Y107        LUT4 (Prop_lut4_I0_O)        0.124     0.535 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[7]_i_2/O
                         net (fo=3, routed)           0.981     1.516    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[7]_i_2_n_0
    SLICE_X50Y105        LUT4 (Prop_lut4_I0_O)        0.150     1.666 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[10]_i_2__0/O
                         net (fo=3, routed)           0.833     2.499    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[10]_i_2__0_n_0
    SLICE_X50Y104        LUT5 (Prop_lut5_I3_O)        0.356     2.855 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[10]_i_1__0/O
                         net (fo=1, routed)           0.336     3.191    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[10]
    SLICE_X50Y104        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.495    38.474    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y104        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
                         clock pessimism              0.577    39.051    
                         clock uncertainty           -0.095    38.956    
    SLICE_X50Y104        FDCE (Setup_fdce_C_D)       -0.240    38.716    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         38.716    
                         arrival time                          -3.191    
  -------------------------------------------------------------------
                         slack                                 35.526    

Slack (MET) :             35.543ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.839ns (22.541%)  route 2.883ns (77.459%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.618    -0.922    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.503 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.884     0.381    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.296     0.677 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_15/O
                         net (fo=5, routed)           0.796     1.472    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_7
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124     1.596 r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.204     2.800    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1_n_0
    SLICE_X62Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.494    38.473    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X62Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[4]/C
                         clock pessimism              0.488    38.962    
                         clock uncertainty           -0.095    38.867    
    SLICE_X62Y107        FDRE (Setup_fdre_C_R)       -0.524    38.343    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         38.343    
                         arrival time                          -2.800    
  -------------------------------------------------------------------
                         slack                                 35.543    

Slack (MET) :             35.543ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.839ns (22.541%)  route 2.883ns (77.459%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.618    -0.922    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.503 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.884     0.381    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.296     0.677 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_15/O
                         net (fo=5, routed)           0.796     1.472    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_7
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124     1.596 r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.204     2.800    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1_n_0
    SLICE_X62Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.494    38.473    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X62Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[5]/C
                         clock pessimism              0.488    38.962    
                         clock uncertainty           -0.095    38.867    
    SLICE_X62Y107        FDRE (Setup_fdre_C_R)       -0.524    38.343    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         38.343    
                         arrival time                          -2.800    
  -------------------------------------------------------------------
                         slack                                 35.543    

Slack (MET) :             35.543ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.839ns (22.541%)  route 2.883ns (77.459%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.618    -0.922    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.503 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.884     0.381    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.296     0.677 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_15/O
                         net (fo=5, routed)           0.796     1.472    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_7
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124     1.596 r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.204     2.800    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1_n_0
    SLICE_X62Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.494    38.473    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X62Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[6]/C
                         clock pessimism              0.488    38.962    
                         clock uncertainty           -0.095    38.867    
    SLICE_X62Y107        FDRE (Setup_fdre_C_R)       -0.524    38.343    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         38.343    
                         arrival time                          -2.800    
  -------------------------------------------------------------------
                         slack                                 35.543    

Slack (MET) :             35.543ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.839ns (22.541%)  route 2.883ns (77.459%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.618    -0.922    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.503 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.884     0.381    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.296     0.677 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_15/O
                         net (fo=5, routed)           0.796     1.472    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_7
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124     1.596 r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.204     2.800    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1_n_0
    SLICE_X62Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.494    38.473    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X62Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[9]/C
                         clock pessimism              0.488    38.962    
                         clock uncertainty           -0.095    38.867    
    SLICE_X62Y107        FDRE (Setup_fdre_C_R)       -0.524    38.343    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         38.343    
                         arrival time                          -2.800    
  -------------------------------------------------------------------
                         slack                                 35.543    

Slack (MET) :             35.638ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.839ns (22.541%)  route 2.883ns (77.459%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.618    -0.922    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.503 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.884     0.381    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.296     0.677 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_15/O
                         net (fo=5, routed)           0.796     1.472    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_7
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124     1.596 r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.204     2.800    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1_n_0
    SLICE_X63Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.494    38.473    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X63Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[11]/C
                         clock pessimism              0.488    38.962    
                         clock uncertainty           -0.095    38.867    
    SLICE_X63Y107        FDRE (Setup_fdre_C_R)       -0.429    38.438    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         38.438    
                         arrival time                          -2.800    
  -------------------------------------------------------------------
                         slack                                 35.638    

Slack (MET) :             35.700ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.839ns (23.525%)  route 2.727ns (76.475%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.618    -0.922    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.503 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.884     0.381    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.296     0.677 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_15/O
                         net (fo=5, routed)           0.796     1.472    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_7
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124     1.596 r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.048     2.644    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1_n_0
    SLICE_X62Y106        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.495    38.474    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X62Y106        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[10]/C
                         clock pessimism              0.488    38.963    
                         clock uncertainty           -0.095    38.868    
    SLICE_X62Y106        FDRE (Setup_fdre_C_R)       -0.524    38.344    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         38.344    
                         arrival time                          -2.644    
  -------------------------------------------------------------------
                         slack                                 35.700    

Slack (MET) :             35.700ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro rise@40.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.839ns (23.525%)  route 2.727ns (76.475%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.618    -0.922    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.503 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.884     0.381    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.296     0.677 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_15/O
                         net (fo=5, routed)           0.796     1.472    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_7
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124     1.596 r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.048     2.644    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1_n_0
    SLICE_X62Y106        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.495    38.474    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X62Y106        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[1]/C
                         clock pessimism              0.488    38.963    
                         clock uncertainty           -0.095    38.868    
    SLICE_X62Y106        FDRE (Setup_fdre_C_R)       -0.524    38.344    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         38.344    
                         arrival time                          -2.644    
  -------------------------------------------------------------------
                         slack                                 35.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.558    -0.606    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X51Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[3]/Q
                         net (fo=4, routed)           0.102    -0.363    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[3]
    SLICE_X50Y107        LUT5 (Prop_lut5_I2_O)        0.045    -0.318 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.318    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[4]
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.828    -0.845    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[4]/C
                         clock pessimism              0.252    -0.593    
                         clock uncertainty            0.095    -0.499    
    SLICE_X50Y107        FDCE (Hold_fdce_C_D)         0.121    -0.378    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.558    -0.606    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDCE (Prop_fdce_C_Q)         0.164    -0.442 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/Q
                         net (fo=7, routed)           0.160    -0.282    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[0]
    SLICE_X50Y107        LUT1 (Prop_lut1_I0_O)        0.045    -0.237 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.237    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[0]
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.828    -0.845    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/C
                         clock pessimism              0.239    -0.606    
                         clock uncertainty            0.095    -0.512    
    SLICE_X50Y107        FDCE (Hold_fdce_C_D)         0.121    -0.391    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.558    -0.606    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDCE (Prop_fdce_C_Q)         0.164    -0.442 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/Q
                         net (fo=6, routed)           0.186    -0.256    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[1]
    SLICE_X50Y107        LUT3 (Prop_lut3_I1_O)        0.043    -0.213 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.213    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[2]
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.828    -0.845    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/C
                         clock pessimism              0.239    -0.606    
                         clock uncertainty            0.095    -0.512    
    SLICE_X50Y107        FDCE (Hold_fdce_C_D)         0.131    -0.381    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/FSM_sequential_state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/FSM_sequential_state_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.559    -0.605    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X50Y104        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/FSM_sequential_state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDCE (Prop_fdce_C_Q)         0.164    -0.441 r  video_sys_unit/v0_vga_sync_unit/sync_unit/FSM_sequential_state_reg_reg/Q
                         net (fo=3, routed)           0.175    -0.266    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/out
    SLICE_X50Y104        LUT5 (Prop_lut5_I1_O)        0.045    -0.221 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/FSM_sequential_state_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.221    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_0
    SLICE_X50Y104        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/FSM_sequential_state_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.829    -0.844    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X50Y104        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/FSM_sequential_state_reg_reg/C
                         clock pessimism              0.239    -0.605    
                         clock uncertainty            0.095    -0.511    
    SLICE_X50Y104        FDCE (Hold_fdce_C_D)         0.120    -0.391    video_sys_unit/v0_vga_sync_unit/sync_unit/FSM_sequential_state_reg_reg
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.227ns (60.617%)  route 0.147ns (39.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.560    -0.604    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y106        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y106        FDCE (Prop_fdce_C_Q)         0.128    -0.476 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]/Q
                         net (fo=6, routed)           0.147    -0.329    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[3]
    SLICE_X48Y105        LUT6 (Prop_lut6_I3_O)        0.099    -0.230 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.230    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_next[5]
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.831    -0.842    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[5]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.095    -0.494    
    SLICE_X48Y105        FDCE (Hold_fdce_C_D)         0.092    -0.402    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.298%)  route 0.196ns (51.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.560    -0.604    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/Q
                         net (fo=8, routed)           0.196    -0.267    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[1]
    SLICE_X48Y105        LUT2 (Prop_lut2_I1_O)        0.042    -0.225 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.225    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_next[1]
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.831    -0.842    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/C
                         clock pessimism              0.238    -0.604    
                         clock uncertainty            0.095    -0.510    
    SLICE_X48Y105        FDCE (Hold_fdce_C_D)         0.105    -0.405    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.558    -0.606    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDCE (Prop_fdce_C_Q)         0.164    -0.442 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/Q
                         net (fo=6, routed)           0.186    -0.256    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[1]
    SLICE_X50Y107        LUT2 (Prop_lut2_I1_O)        0.045    -0.211 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.211    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[1]
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.828    -0.845    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
                         clock pessimism              0.239    -0.606    
                         clock uncertainty            0.095    -0.512    
    SLICE_X50Y107        FDCE (Hold_fdce_C_D)         0.120    -0.392    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.559    -0.605    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.441 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/Q
                         net (fo=9, routed)           0.187    -0.254    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[0]_0[0]
    SLICE_X50Y105        LUT5 (Prop_lut5_I0_O)        0.045    -0.209 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.209    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[7]
    SLICE_X50Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.829    -0.844    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/C
                         clock pessimism              0.239    -0.605    
                         clock uncertainty            0.095    -0.511    
    SLICE_X50Y105        FDCE (Hold_fdce_C_D)         0.120    -0.391    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.183ns (46.683%)  route 0.209ns (53.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.560    -0.604    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y106        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[2]/Q
                         net (fo=7, routed)           0.209    -0.254    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[2]
    SLICE_X48Y106        LUT5 (Prop_lut5_I1_O)        0.042    -0.212 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.212    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_next[3]
    SLICE_X48Y106        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.831    -0.842    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y106        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]/C
                         clock pessimism              0.238    -0.604    
                         clock uncertainty            0.095    -0.510    
    SLICE_X48Y106        FDCE (Hold_fdce_C_D)         0.107    -0.403    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro rise@0.000ns - clk_25M_mmcm_fpro_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.885%)  route 0.194ns (51.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.560    -0.604    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y106        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]/Q
                         net (fo=5, routed)           0.194    -0.269    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[4]
    SLICE_X48Y106        LUT5 (Prop_lut5_I0_O)        0.045    -0.224 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_next[4]
    SLICE_X48Y106        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.831    -0.842    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y106        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]/C
                         clock pessimism              0.238    -0.604    
                         clock uncertainty            0.095    -0.510    
    SLICE_X48Y106        FDCE (Hold_fdce_C_D)         0.092    -0.418    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.194    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_mmcm_fpro
  To Clock:  clk_100M_mmcm_fpro_1

Setup :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_4_4/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        9.322ns  (logic 0.456ns (4.892%)  route 8.866ns (95.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 8.748 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.617    -0.923    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X43Y109        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[5]/Q
                         net (fo=94, routed)          8.866     8.399    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[3]
    RAMB36_X2Y1          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_4_4/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.768     8.748    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X2Y1          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_4_4/CLKARDCLK
                         clock pessimism              0.480     9.228    
                         clock uncertainty           -0.074     9.154    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     8.588    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_4_4
  -------------------------------------------------------------------
                         required time                          8.588    
                         arrival time                          -8.399    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 video_sys_unit/buf_unit/bypass_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[8]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        8.867ns  (logic 3.797ns (42.823%)  route 5.070ns (57.177%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.633    -0.907    video_sys_unit/buf_unit/clk_100M
    SLICE_X50Y97         FDCE                                         r  video_sys_unit/buf_unit/bypass_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  video_sys_unit/buf_unit/bypass_reg_reg/Q
                         net (fo=38, routed)          0.948     0.559    video_sys_unit/v7_bar_unit/bar_src_unit/bypass_reg
    SLICE_X51Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.683 r  video_sys_unit/v7_bar_unit/bar_src_unit/gray121__0_carry_i_9/O
                         net (fo=9, routed)           1.096     1.779    video_sys_unit/v7_bar_unit/bar_src_unit/rgb_reg_reg[11]_4
    SLICE_X54Y97         LUT4 (Prop_lut4_I0_O)        0.124     1.903 r  video_sys_unit/v7_bar_unit/bar_src_unit/gray121__0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.903    video_sys_unit/v6_gray_unit/rgb2gray_unit/S[1]
    SLICE_X54Y97         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.546 r  video_sys_unit/v6_gray_unit/rgb2gray_unit/gray121__0_carry/O[3]
                         net (fo=2, routed)           0.618     3.165    video_sys_unit/v6_gray_unit/rgb2gray_unit/O[3]
    SLICE_X53Y97         LUT6 (Prop_lut6_I5_O)        0.307     3.472 r  video_sys_unit/v6_gray_unit/rgb2gray_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_76/O
                         net (fo=1, routed)           0.000     3.472    video_sys_unit/v7_bar_unit/bar_src_unit/bypass_reg_reg_2[3]
    SLICE_X53Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.873 r  video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_68/CO[3]
                         net (fo=1, routed)           0.000     3.873    video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_68_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.207 r  video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_74/O[1]
                         net (fo=1, routed)           0.505     4.712    video_sys_unit/v6_gray_unit/rgb2gray_unit/C[5]
    SLICE_X52Y98         LUT2 (Prop_lut2_I1_O)        0.303     5.015 r  video_sys_unit/v6_gray_unit/rgb2gray_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_65/O
                         net (fo=1, routed)           0.000     5.015    video_sys_unit/v7_bar_unit/bar_src_unit/frame_reg_reg[7][2]
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.413 r  video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_53/CO[3]
                         net (fo=1, routed)           0.000     5.413    video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_53_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.635 r  video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_52/O[0]
                         net (fo=3, routed)           0.312     5.947    video_sys_unit/v3_ghost_unit/ghost_src_unit/gray12[3]
    SLICE_X55Y99         LUT5 (Prop_lut5_I4_O)        0.299     6.246 r  video_sys_unit/v3_ghost_unit/ghost_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_27/O
                         net (fo=1, routed)           0.753     6.999    video_sys_unit/v2_osd_unit/osd_src_unit/font_unit/out_rgb_d1_reg_reg[7]
    SLICE_X60Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.123 r  video_sys_unit/v2_osd_unit/osd_src_unit/font_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_6/O
                         net (fo=1, routed)           0.837     7.960    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/DI[8]
    RAMB18_X1Y40         FIFO18E1                                     r  video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.538     8.518    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/clk_100M
    RAMB18_X1Y40         FIFO18E1                                     r  video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.480     8.998    
                         clock uncertainty           -0.074     8.924    
    RAMB18_X1Y40         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[8])
                                                     -0.737     8.187    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                          8.187    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_4_8/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        9.245ns  (logic 0.456ns (4.933%)  route 8.789ns (95.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 8.713 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.618    -0.922    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X43Y108        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/Q
                         net (fo=195, routed)         8.789     8.323    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[0]
    RAMB36_X0Y1          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_4_8/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.733     8.713    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X0Y1          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_4_8/CLKARDCLK
                         clock pessimism              0.480     9.193    
                         clock uncertainty           -0.074     9.119    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566     8.553    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_4_8
  -------------------------------------------------------------------
                         required time                          8.553    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_6_8/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        9.199ns  (logic 0.456ns (4.957%)  route 8.743ns (95.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 8.704 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.618    -0.922    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X43Y108        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/Q
                         net (fo=195, routed)         8.743     8.277    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[0]
    RAMB36_X0Y3          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_6_8/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.724     8.704    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X0Y3          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_6_8/CLKARDCLK
                         clock pessimism              0.480     9.184    
                         clock uncertainty           -0.074     9.110    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566     8.544    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_6_8
  -------------------------------------------------------------------
                         required time                          8.544    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 video_sys_unit/buf_unit/bypass_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[12]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        8.811ns  (logic 3.797ns (43.093%)  route 5.014ns (56.907%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.633    -0.907    video_sys_unit/buf_unit/clk_100M
    SLICE_X50Y97         FDCE                                         r  video_sys_unit/buf_unit/bypass_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDCE (Prop_fdce_C_Q)         0.518    -0.389 r  video_sys_unit/buf_unit/bypass_reg_reg/Q
                         net (fo=38, routed)          0.948     0.559    video_sys_unit/v7_bar_unit/bar_src_unit/bypass_reg
    SLICE_X51Y97         LUT4 (Prop_lut4_I1_O)        0.124     0.683 r  video_sys_unit/v7_bar_unit/bar_src_unit/gray121__0_carry_i_9/O
                         net (fo=9, routed)           1.096     1.779    video_sys_unit/v7_bar_unit/bar_src_unit/rgb_reg_reg[11]_4
    SLICE_X54Y97         LUT4 (Prop_lut4_I0_O)        0.124     1.903 r  video_sys_unit/v7_bar_unit/bar_src_unit/gray121__0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.903    video_sys_unit/v6_gray_unit/rgb2gray_unit/S[1]
    SLICE_X54Y97         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.546 r  video_sys_unit/v6_gray_unit/rgb2gray_unit/gray121__0_carry/O[3]
                         net (fo=2, routed)           0.618     3.165    video_sys_unit/v6_gray_unit/rgb2gray_unit/O[3]
    SLICE_X53Y97         LUT6 (Prop_lut6_I5_O)        0.307     3.472 r  video_sys_unit/v6_gray_unit/rgb2gray_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_76/O
                         net (fo=1, routed)           0.000     3.472    video_sys_unit/v7_bar_unit/bar_src_unit/bypass_reg_reg_2[3]
    SLICE_X53Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.873 r  video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_68/CO[3]
                         net (fo=1, routed)           0.000     3.873    video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_68_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.207 r  video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_74/O[1]
                         net (fo=1, routed)           0.505     4.712    video_sys_unit/v6_gray_unit/rgb2gray_unit/C[5]
    SLICE_X52Y98         LUT2 (Prop_lut2_I1_O)        0.303     5.015 r  video_sys_unit/v6_gray_unit/rgb2gray_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_65/O
                         net (fo=1, routed)           0.000     5.015    video_sys_unit/v7_bar_unit/bar_src_unit/frame_reg_reg[7][2]
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.413 r  video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_53/CO[3]
                         net (fo=1, routed)           0.000     5.413    video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_53_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.635 r  video_sys_unit/v7_bar_unit/bar_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_52/O[0]
                         net (fo=3, routed)           0.463     6.098    video_sys_unit/v3_ghost_unit/ghost_src_unit/gray12[3]
    SLICE_X55Y99         LUT5 (Prop_lut5_I4_O)        0.299     6.397 r  video_sys_unit/v3_ghost_unit/ghost_src_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_19/O
                         net (fo=1, routed)           0.857     7.254    video_sys_unit/v2_osd_unit/osd_src_unit/font_unit/out_rgb_d1_reg_reg[10]_1
    SLICE_X60Y101        LUT6 (Prop_lut6_I5_O)        0.124     7.378 r  video_sys_unit/v2_osd_unit/osd_src_unit/font_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_2/O
                         net (fo=1, routed)           0.527     7.904    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/DI[12]
    RAMB18_X1Y40         FIFO18E1                                     r  video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.538     8.518    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/clk_100M
    RAMB18_X1Y40         FIFO18E1                                     r  video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.480     8.998    
                         clock uncertainty           -0.074     8.924    
    RAMB18_X1Y40         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[12])
                                                     -0.737     8.187    video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                          8.187    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_5_8/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        9.181ns  (logic 0.456ns (4.967%)  route 8.725ns (95.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 8.709 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.618    -0.922    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X43Y108        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/Q
                         net (fo=195, routed)         8.725     8.259    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[0]
    RAMB36_X0Y2          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_5_8/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.729     8.709    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X0Y2          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_5_8/CLKARDCLK
                         clock pessimism              0.480     9.189    
                         clock uncertainty           -0.074     9.115    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566     8.549    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_5_8
  -------------------------------------------------------------------
                         required time                          8.549    
                         arrival time                          -8.259    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_8/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        9.073ns  (logic 0.456ns (5.026%)  route 8.617ns (94.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 8.699 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.617    -0.923    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X43Y109        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[4]/Q
                         net (fo=120, routed)         8.617     8.150    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[2]
    RAMB36_X0Y4          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_8/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.719     8.699    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X0Y4          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_8/CLKARDCLK
                         clock pessimism              0.480     9.179    
                         clock uncertainty           -0.074     9.105    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566     8.539    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_8
  -------------------------------------------------------------------
                         required time                          8.539    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.442ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_8/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        9.019ns  (logic 0.456ns (5.056%)  route 8.563ns (94.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 8.699 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.618    -0.922    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X43Y108        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.456    -0.466 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[2]/Q
                         net (fo=195, routed)         8.563     8.097    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_address[0]
    RAMB36_X0Y4          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_8/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.719     8.699    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X0Y4          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_8/CLKARDCLK
                         clock pessimism              0.480     9.179    
                         clock uncertainty           -0.074     9.105    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566     8.539    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_8
  -------------------------------------------------------------------
                         required time                          8.539    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_5/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        9.370ns  (logic 0.456ns (4.867%)  route 8.914ns (95.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 8.734 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.613    -0.927    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X36Y118        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Write_Data_reg[5]/Q
                         net (fo=41, routed)          8.914     8.443    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/IO_write_data[5]
    RAMB36_X2Y4          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_5/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.754     8.734    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk_100M
    RAMB36_X2Y4          RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_5/CLKARDCLK
                         clock pessimism              0.480     9.214    
                         clock uncertainty           -0.074     9.140    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241     8.899    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_5
  -------------------------------------------------------------------
                         required time                          8.899    
                         arrival time                          -8.443    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_0_0/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mmcm_fpro_1 rise@10.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        8.857ns  (logic 0.456ns (5.149%)  route 8.401ns (94.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 8.523 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.615    -0.925    cpu_unit/inst/iomodule_0/U0/Clk
    SLICE_X43Y112        FDRE                                         r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.IO_Address_reg[17]/Q
                         net (fo=106, routed)         8.401     7.932    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/IO_address[15]
    RAMB36_X1Y13         RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_0_0/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        1.544     8.523    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/clk_100M
    RAMB36_X1Y13         RAMB36E1                                     r  video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.480     9.004    
                         clock uncertainty           -0.074     8.929    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     8.414    video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                          8.414    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                  0.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mmio_unit/i2c_slot10/i2c_unit/tx_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/i2c_slot10/i2c_unit/tx_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.560    -0.604    mmio_unit/i2c_slot10/i2c_unit/clk_100M
    SLICE_X31Y116        FDCE                                         r  mmio_unit/i2c_slot10/i2c_unit/tx_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y116        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  mmio_unit/i2c_slot10/i2c_unit/tx_reg_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.409    mmio_unit/i2c_slot10/i2c_unit/tx_reg_reg_n_0_[3]
    SLICE_X30Y116        LUT3 (Prop_lut3_I2_O)        0.045    -0.364 r  mmio_unit/i2c_slot10/i2c_unit/tx_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.364    mmio_unit/i2c_slot10/i2c_unit/tx_next[4]
    SLICE_X30Y116        FDCE                                         r  mmio_unit/i2c_slot10/i2c_unit/tx_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.829    -0.844    mmio_unit/i2c_slot10/i2c_unit/clk_100M
    SLICE_X30Y116        FDCE                                         r  mmio_unit/i2c_slot10/i2c_unit/tx_reg_reg[4]/C
                         clock pessimism              0.253    -0.591    
                         clock uncertainty            0.074    -0.517    
    SLICE_X30Y116        FDCE (Hold_fdce_C_D)         0.121    -0.396    mmio_unit/i2c_slot10/i2c_unit/tx_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cpu_unit/inst/rst_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/rst_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.562    -0.602    cpu_unit/inst/rst_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X31Y137        FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y137        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  cpu_unit/inst/rst_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.395    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X30Y137        LUT5 (Prop_lut5_I1_O)        0.045    -0.350 r  cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.350    cpu_unit/inst/rst_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X30Y137        FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.832    -0.841    cpu_unit/inst/rst_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X30Y137        FDRE                                         r  cpu_unit/inst/rst_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.252    -0.589    
                         clock uncertainty            0.074    -0.515    
    SLICE_X30Y137        FDRE (Hold_fdre_C_D)         0.121    -0.394    cpu_unit/inst/rst_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/Set_DFF.PC_IF_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.555    -0.609    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/Set_DFF.PC_IF_DFF/Clk
    SLICE_X33Y128        FDSE                                         r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/Set_DFF.PC_IF_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y128        FDSE (Prop_fdse_C_Q)         0.141    -0.468 r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/Set_DFF.PC_IF_DFF/Using_FPGA.Native/Q
                         net (fo=2, routed)           0.125    -0.343    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/PC_OF_Buffer/pc_I
    SLICE_X34Y127        SRL16E                                       r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.822    -0.851    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/PC_OF_Buffer/Clk
    SLICE_X34Y127        SRL16E                                       r  cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1/CLK
                         clock pessimism              0.275    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X34Y127        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.393    cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.256%)  route 0.310ns (68.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.556    -0.608    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/clk_100M
    SLICE_X49Y114        FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/Q
                         net (fo=73, routed)          0.310    -0.157    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/ADDRD1
    SLICE_X46Y114        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.826    -0.847    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/WCLK
    SLICE_X46Y114        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMA/CLK
                         clock pessimism              0.254    -0.593    
                         clock uncertainty            0.074    -0.519    
    SLICE_X46Y114        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.210    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.256%)  route 0.310ns (68.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.556    -0.608    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/clk_100M
    SLICE_X49Y114        FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/Q
                         net (fo=73, routed)          0.310    -0.157    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/ADDRD1
    SLICE_X46Y114        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.826    -0.847    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/WCLK
    SLICE_X46Y114        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMB/CLK
                         clock pessimism              0.254    -0.593    
                         clock uncertainty            0.074    -0.519    
    SLICE_X46Y114        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.210    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.256%)  route 0.310ns (68.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.556    -0.608    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/clk_100M
    SLICE_X49Y114        FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/Q
                         net (fo=73, routed)          0.310    -0.157    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/ADDRD1
    SLICE_X46Y114        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.826    -0.847    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/WCLK
    SLICE_X46Y114        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMC/CLK
                         clock pessimism              0.254    -0.593    
                         clock uncertainty            0.074    -0.519    
    SLICE_X46Y114        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.210    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.256%)  route 0.310ns (68.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.556    -0.608    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/clk_100M
    SLICE_X49Y114        FDCE                                         r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/w_ptr_logic_reg[1]/Q
                         net (fo=73, routed)          0.310    -0.157    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/ADDRD1
    SLICE_X46Y114        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.826    -0.847    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/WCLK
    SLICE_X46Y114        RAMD64E                                      r  mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMD/CLK
                         clock pessimism              0.254    -0.593    
                         clock uncertainty            0.074    -0.519    
    SLICE_X46Y114        RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.210    mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/f_unit/array_reg_reg_128_191_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.257%)  route 0.310ns (68.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.555    -0.609    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/clk_100M
    SLICE_X36Y120        FDCE                                         r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[0]/Q
                         net (fo=75, routed)          0.310    -0.158    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/ADDRD0
    SLICE_X34Y121        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.823    -0.850    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/WCLK
    SLICE_X34Y121        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMA/CLK
                         clock pessimism              0.254    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X34Y121        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.212    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.257%)  route 0.310ns (68.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.555    -0.609    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/clk_100M
    SLICE_X36Y120        FDCE                                         r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[0]/Q
                         net (fo=75, routed)          0.310    -0.158    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/ADDRD0
    SLICE_X34Y121        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.823    -0.850    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/WCLK
    SLICE_X34Y121        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMB/CLK
                         clock pessimism              0.254    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X34Y121        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.212    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100M_mmcm_fpro  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_100M_mmcm_fpro_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mmcm_fpro_1 rise@0.000ns - clk_100M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.257%)  route 0.310ns (68.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.555    -0.609    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/clk_100M
    SLICE_X36Y120        FDCE                                         r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y120        FDCE (Prop_fdce_C_Q)         0.141    -0.468 r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/c_unit/w_ptr_logic_reg[0]/Q
                         net (fo=75, routed)          0.310    -0.158    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/ADDRD0
    SLICE_X34Y121        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_100M_mmcm_fpro
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout1_buf/O
                         net (fo=2098, routed)        0.823    -0.850    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/WCLK
    SLICE_X34Y121        RAMD64E                                      r  mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMC/CLK
                         clock pessimism              0.254    -0.596    
                         clock uncertainty            0.074    -0.522    
    SLICE_X34Y121        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.212    mmio_unit/ps2_slot11/ps2_unit/fifo_unit/f_unit/array_reg_reg_64_127_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.054    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25M_mmcm_fpro
  To Clock:  clk_25M_mmcm_fpro_1

Setup :            0  Failing Endpoints,  Worst Slack       35.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.405ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.839ns (21.732%)  route 3.022ns (78.268%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.618    -0.922    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.503 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.884     0.381    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.296     0.677 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_15/O
                         net (fo=5, routed)           0.796     1.472    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_7
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124     1.596 r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.342     2.938    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1_n_0
    SLICE_X62Y108        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.494    38.473    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X62Y108        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[7]/C
                         clock pessimism              0.488    38.962    
                         clock uncertainty           -0.095    38.867    
    SLICE_X62Y108        FDRE (Setup_fdre_C_R)       -0.524    38.343    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         38.343    
                         arrival time                          -2.938    
  -------------------------------------------------------------------
                         slack                                 35.405    

Slack (MET) :             35.405ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.839ns (21.732%)  route 3.022ns (78.268%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.618    -0.922    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.503 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.884     0.381    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.296     0.677 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_15/O
                         net (fo=5, routed)           0.796     1.472    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_7
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124     1.596 r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.342     2.938    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1_n_0
    SLICE_X62Y108        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.494    38.473    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X62Y108        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[8]/C
                         clock pessimism              0.488    38.962    
                         clock uncertainty           -0.095    38.867    
    SLICE_X62Y108        FDRE (Setup_fdre_C_R)       -0.524    38.343    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         38.343    
                         arrival time                          -2.938    
  -------------------------------------------------------------------
                         slack                                 35.405    

Slack (MET) :             35.526ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 1.148ns (27.893%)  route 2.968ns (72.107%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.615    -0.925    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDCE (Prop_fdce_C_Q)         0.518    -0.407 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/Q
                         net (fo=6, routed)           0.818     0.411    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[1]
    SLICE_X50Y107        LUT4 (Prop_lut4_I0_O)        0.124     0.535 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[7]_i_2/O
                         net (fo=3, routed)           0.981     1.516    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[7]_i_2_n_0
    SLICE_X50Y105        LUT4 (Prop_lut4_I0_O)        0.150     1.666 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[10]_i_2__0/O
                         net (fo=3, routed)           0.833     2.499    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[10]_i_2__0_n_0
    SLICE_X50Y104        LUT5 (Prop_lut5_I3_O)        0.356     2.855 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[10]_i_1__0/O
                         net (fo=1, routed)           0.336     3.191    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[10]
    SLICE_X50Y104        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.495    38.474    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y104        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/C
                         clock pessimism              0.577    39.051    
                         clock uncertainty           -0.095    38.956    
    SLICE_X50Y104        FDCE (Setup_fdce_C_D)       -0.240    38.716    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         38.716    
                         arrival time                          -3.191    
  -------------------------------------------------------------------
                         slack                                 35.526    

Slack (MET) :             35.543ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.839ns (22.541%)  route 2.883ns (77.459%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.618    -0.922    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.503 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.884     0.381    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.296     0.677 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_15/O
                         net (fo=5, routed)           0.796     1.472    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_7
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124     1.596 r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.204     2.800    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1_n_0
    SLICE_X62Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.494    38.473    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X62Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[4]/C
                         clock pessimism              0.488    38.962    
                         clock uncertainty           -0.095    38.867    
    SLICE_X62Y107        FDRE (Setup_fdre_C_R)       -0.524    38.343    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         38.343    
                         arrival time                          -2.800    
  -------------------------------------------------------------------
                         slack                                 35.543    

Slack (MET) :             35.543ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.839ns (22.541%)  route 2.883ns (77.459%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.618    -0.922    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.503 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.884     0.381    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.296     0.677 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_15/O
                         net (fo=5, routed)           0.796     1.472    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_7
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124     1.596 r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.204     2.800    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1_n_0
    SLICE_X62Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.494    38.473    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X62Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[5]/C
                         clock pessimism              0.488    38.962    
                         clock uncertainty           -0.095    38.867    
    SLICE_X62Y107        FDRE (Setup_fdre_C_R)       -0.524    38.343    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         38.343    
                         arrival time                          -2.800    
  -------------------------------------------------------------------
                         slack                                 35.543    

Slack (MET) :             35.543ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.839ns (22.541%)  route 2.883ns (77.459%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.618    -0.922    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.503 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.884     0.381    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.296     0.677 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_15/O
                         net (fo=5, routed)           0.796     1.472    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_7
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124     1.596 r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.204     2.800    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1_n_0
    SLICE_X62Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.494    38.473    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X62Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[6]/C
                         clock pessimism              0.488    38.962    
                         clock uncertainty           -0.095    38.867    
    SLICE_X62Y107        FDRE (Setup_fdre_C_R)       -0.524    38.343    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         38.343    
                         arrival time                          -2.800    
  -------------------------------------------------------------------
                         slack                                 35.543    

Slack (MET) :             35.543ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.839ns (22.541%)  route 2.883ns (77.459%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.618    -0.922    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.503 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.884     0.381    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.296     0.677 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_15/O
                         net (fo=5, routed)           0.796     1.472    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_7
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124     1.596 r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.204     2.800    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1_n_0
    SLICE_X62Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.494    38.473    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X62Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[9]/C
                         clock pessimism              0.488    38.962    
                         clock uncertainty           -0.095    38.867    
    SLICE_X62Y107        FDRE (Setup_fdre_C_R)       -0.524    38.343    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         38.343    
                         arrival time                          -2.800    
  -------------------------------------------------------------------
                         slack                                 35.543    

Slack (MET) :             35.638ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.839ns (22.541%)  route 2.883ns (77.459%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 38.473 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.618    -0.922    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.503 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.884     0.381    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.296     0.677 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_15/O
                         net (fo=5, routed)           0.796     1.472    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_7
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124     1.596 r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.204     2.800    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1_n_0
    SLICE_X63Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.494    38.473    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X63Y107        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[11]/C
                         clock pessimism              0.488    38.962    
                         clock uncertainty           -0.095    38.867    
    SLICE_X63Y107        FDRE (Setup_fdre_C_R)       -0.429    38.438    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         38.438    
                         arrival time                          -2.800    
  -------------------------------------------------------------------
                         slack                                 35.638    

Slack (MET) :             35.700ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.839ns (23.525%)  route 2.727ns (76.475%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.618    -0.922    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.503 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.884     0.381    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.296     0.677 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_15/O
                         net (fo=5, routed)           0.796     1.472    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_7
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124     1.596 r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.048     2.644    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1_n_0
    SLICE_X62Y106        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.495    38.474    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X62Y106        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[10]/C
                         clock pessimism              0.488    38.963    
                         clock uncertainty           -0.095    38.868    
    SLICE_X62Y106        FDRE (Setup_fdre_C_R)       -0.524    38.344    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         38.344    
                         arrival time                          -2.644    
  -------------------------------------------------------------------
                         slack                                 35.700    

Slack (MET) :             35.700ns  (required time - arrival time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25M_mmcm_fpro_1 rise@40.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.839ns (23.525%)  route 2.727ns (76.475%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 38.474 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.618    -0.922    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.419    -0.503 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=4, routed)           0.884     0.381    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[8]
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.296     0.677 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_15/O
                         net (fo=5, routed)           0.796     1.472    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_7
    SLICE_X50Y106        LUT6 (Prop_lut6_I1_O)        0.124     1.596 r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.048     2.644    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg[11]_i_1_n_0
    SLICE_X62Y106        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          1.495    38.474    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X62Y106        FDRE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[1]/C
                         clock pessimism              0.488    38.963    
                         clock uncertainty           -0.095    38.868    
    SLICE_X62Y106        FDRE (Setup_fdre_C_R)       -0.524    38.344    video_sys_unit/v0_vga_sync_unit/sync_unit/rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         38.344    
                         arrival time                          -2.644    
  -------------------------------------------------------------------
                         slack                                 35.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.558    -0.606    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X51Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[3]/Q
                         net (fo=4, routed)           0.102    -0.363    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[3]
    SLICE_X50Y107        LUT5 (Prop_lut5_I2_O)        0.045    -0.318 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.318    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[4]
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.828    -0.845    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[4]/C
                         clock pessimism              0.252    -0.593    
                         clock uncertainty            0.095    -0.499    
    SLICE_X50Y107        FDCE (Hold_fdce_C_D)         0.121    -0.378    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.558    -0.606    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDCE (Prop_fdce_C_Q)         0.164    -0.442 f  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/Q
                         net (fo=7, routed)           0.160    -0.282    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[0]
    SLICE_X50Y107        LUT1 (Prop_lut1_I0_O)        0.045    -0.237 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.237    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[0]
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.828    -0.845    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/C
                         clock pessimism              0.239    -0.606    
                         clock uncertainty            0.095    -0.512    
    SLICE_X50Y107        FDCE (Hold_fdce_C_D)         0.121    -0.391    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.558    -0.606    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDCE (Prop_fdce_C_Q)         0.164    -0.442 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/Q
                         net (fo=6, routed)           0.186    -0.256    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[1]
    SLICE_X50Y107        LUT3 (Prop_lut3_I1_O)        0.043    -0.213 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.213    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[2]
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.828    -0.845    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/C
                         clock pessimism              0.239    -0.606    
                         clock uncertainty            0.095    -0.512    
    SLICE_X50Y107        FDCE (Hold_fdce_C_D)         0.131    -0.381    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/FSM_sequential_state_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/FSM_sequential_state_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.559    -0.605    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X50Y104        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/FSM_sequential_state_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDCE (Prop_fdce_C_Q)         0.164    -0.441 r  video_sys_unit/v0_vga_sync_unit/sync_unit/FSM_sequential_state_reg_reg/Q
                         net (fo=3, routed)           0.175    -0.266    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/out
    SLICE_X50Y104        LUT5 (Prop_lut5_I1_O)        0.045    -0.221 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/FSM_sequential_state_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.221    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit_n_0
    SLICE_X50Y104        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/FSM_sequential_state_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.829    -0.844    video_sys_unit/v0_vga_sync_unit/sync_unit/clk_25M
    SLICE_X50Y104        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/FSM_sequential_state_reg_reg/C
                         clock pessimism              0.239    -0.605    
                         clock uncertainty            0.095    -0.511    
    SLICE_X50Y104        FDCE (Hold_fdce_C_D)         0.120    -0.391    video_sys_unit/v0_vga_sync_unit/sync_unit/FSM_sequential_state_reg_reg
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.227ns (60.617%)  route 0.147ns (39.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.560    -0.604    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y106        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y106        FDCE (Prop_fdce_C_Q)         0.128    -0.476 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]/Q
                         net (fo=6, routed)           0.147    -0.329    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[3]
    SLICE_X48Y105        LUT6 (Prop_lut6_I3_O)        0.099    -0.230 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.230    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_next[5]
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.831    -0.842    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[5]/C
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.095    -0.494    
    SLICE_X48Y105        FDCE (Hold_fdce_C_D)         0.092    -0.402    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.298%)  route 0.196ns (51.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.560    -0.604    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/Q
                         net (fo=8, routed)           0.196    -0.267    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[1]
    SLICE_X48Y105        LUT2 (Prop_lut2_I1_O)        0.042    -0.225 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.225    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_next[1]
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.831    -0.842    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/C
                         clock pessimism              0.238    -0.604    
                         clock uncertainty            0.095    -0.510    
    SLICE_X48Y105        FDCE (Hold_fdce_C_D)         0.105    -0.405    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.558    -0.606    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDCE (Prop_fdce_C_Q)         0.164    -0.442 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/Q
                         net (fo=6, routed)           0.186    -0.256    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/x[1]
    SLICE_X50Y107        LUT2 (Prop_lut2_I1_O)        0.045    -0.211 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.211    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[1]
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.828    -0.845    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y107        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/C
                         clock pessimism              0.239    -0.606    
                         clock uncertainty            0.095    -0.512    
    SLICE_X50Y107        FDCE (Hold_fdce_C_D)         0.120    -0.392    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.559    -0.605    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.441 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/Q
                         net (fo=9, routed)           0.187    -0.254    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[0]_0[0]
    SLICE_X50Y105        LUT5 (Prop_lut5_I0_O)        0.045    -0.209 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.209    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_next[7]
    SLICE_X50Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.829    -0.844    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X50Y105        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/C
                         clock pessimism              0.239    -0.605    
                         clock uncertainty            0.095    -0.511    
    SLICE_X50Y105        FDCE (Hold_fdce_C_D)         0.120    -0.391    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.183ns (46.683%)  route 0.209ns (53.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.560    -0.604    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y106        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[2]/Q
                         net (fo=7, routed)           0.209    -0.254    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[2]
    SLICE_X48Y106        LUT5 (Prop_lut5_I1_O)        0.042    -0.212 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.212    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_next[3]
    SLICE_X48Y106        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.831    -0.842    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y106        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]/C
                         clock pessimism              0.238    -0.604    
                         clock uncertainty            0.095    -0.510    
    SLICE_X48Y106        FDCE (Hold_fdce_C_D)         0.107    -0.403    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25M_mmcm_fpro_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25M_mmcm_fpro_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25M_mmcm_fpro_1 rise@0.000ns - clk_25M_mmcm_fpro rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.885%)  route 0.194ns (51.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25M_mmcm_fpro rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.560    -0.604    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y106        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]/Q
                         net (fo=5, routed)           0.194    -0.269    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/y[4]
    SLICE_X48Y106        LUT5 (Prop_lut5_I0_O)        0.045    -0.224 r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_next[4]
    SLICE_X48Y106        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25M_mmcm_fpro_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_unit/inst/clk_in_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_mmcm_unit/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_mmcm_unit/inst/clk_in_100M_mmcm_fpro
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_mmcm_unit/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_mmcm_unit/inst/clk_25M_mmcm_fpro
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_mmcm_unit/inst/clkout2_buf/O
                         net (fo=38, routed)          0.831    -0.842    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/clk_25M
    SLICE_X48Y106        FDCE                                         r  video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]/C
                         clock pessimism              0.238    -0.604    
                         clock uncertainty            0.095    -0.510    
    SLICE_X48Y106        FDCE (Hold_fdce_C_D)         0.092    -0.418    video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.194    





