
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/fp_rounding_unit_1_37_10/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/fp_rounding_unit_1_37_10
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/fp_rounding_unit_1_37_10.v
# synth_design -part xc7z020clg484-3 -top fp_rounding_unit_1_37_10 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top fp_rounding_unit_1_37_10 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 176919 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.535 ; gain = 35.895 ; free physical = 243652 ; free virtual = 311709
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fp_rounding_unit_1_37_10' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/fp_rounding_unit_1_37_10.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fp_rounding_unit_1_37_10' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/fp_rounding_unit_1_37_10.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 81.660 ; free physical = 243608 ; free virtual = 311665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 81.660 ; free physical = 243600 ; free virtual = 311657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.297 ; gain = 89.656 ; free physical = 243600 ; free virtual = 311656
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.301 ; gain = 97.660 ; free physical = 243589 ; free virtual = 311647
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fp_rounding_unit_1_37_10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10 has unconnected port in[8]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10 has unconnected port in[7]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10 has unconnected port in[6]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10 has unconnected port in[5]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10 has unconnected port in[4]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10 has unconnected port in[3]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10 has unconnected port in[2]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10 has unconnected port in[1]
WARNING: [Synth 8-3331] design fp_rounding_unit_1_37_10 has unconnected port in[0]
INFO: [Synth 8-3886] merging instance 'floor_reg[27]' (FDRE) to 'floor_reg[36]'
INFO: [Synth 8-3886] merging instance 'floor_reg[28]' (FDRE) to 'floor_reg[36]'
INFO: [Synth 8-3886] merging instance 'floor_reg[29]' (FDRE) to 'floor_reg[36]'
INFO: [Synth 8-3886] merging instance 'floor_reg[30]' (FDRE) to 'floor_reg[36]'
INFO: [Synth 8-3886] merging instance 'floor_reg[31]' (FDRE) to 'floor_reg[36]'
INFO: [Synth 8-3886] merging instance 'floor_reg[32]' (FDRE) to 'floor_reg[36]'
INFO: [Synth 8-3886] merging instance 'floor_reg[33]' (FDRE) to 'floor_reg[36]'
INFO: [Synth 8-3886] merging instance 'floor_reg[34]' (FDRE) to 'floor_reg[36]'
INFO: [Synth 8-3886] merging instance 'floor_reg[35]' (FDRE) to 'floor_reg[36]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\floor_reg[36] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1692.039 ; gain = 227.398 ; free physical = 243190 ; free virtual = 311251
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1692.043 ; gain = 227.402 ; free physical = 243169 ; free virtual = 311239
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1692.043 ; gain = 227.402 ; free physical = 243160 ; free virtual = 311232
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.043 ; gain = 227.402 ; free physical = 243096 ; free virtual = 311194
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.043 ; gain = 227.402 ; free physical = 243094 ; free virtual = 311193
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.043 ; gain = 227.402 ; free physical = 243094 ; free virtual = 311194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.043 ; gain = 227.402 ; free physical = 243094 ; free virtual = 311194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.043 ; gain = 227.402 ; free physical = 243094 ; free virtual = 311194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.043 ; gain = 227.402 ; free physical = 243093 ; free virtual = 311193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     7|
|2     |LUT1   |     1|
|3     |LUT2   |     1|
|4     |LUT3   |    27|
|5     |FDRE   |    86|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   122|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.043 ; gain = 227.402 ; free physical = 243092 ; free virtual = 311192
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.043 ; gain = 227.402 ; free physical = 243094 ; free virtual = 311195
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1692.047 ; gain = 227.402 ; free physical = 243116 ; free virtual = 311218
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1843.234 ; gain = 0.000 ; free physical = 244153 ; free virtual = 312253
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1843.234 ; gain = 378.691 ; free physical = 244205 ; free virtual = 312305
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2385.875 ; gain = 542.641 ; free physical = 243354 ; free virtual = 311455
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2385.875 ; gain = 0.000 ; free physical = 243354 ; free virtual = 311454
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2409.887 ; gain = 0.000 ; free physical = 243338 ; free virtual = 311438
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/fp_rounding_unit_1_37_10/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/fp_rounding_unit_1_37_10/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2463.906 ; gain = 0.000 ; free physical = 242456 ; free virtual = 310556

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: d369a657

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2463.906 ; gain = 0.000 ; free physical = 242455 ; free virtual = 310555

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d369a657

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2463.906 ; gain = 0.000 ; free physical = 242270 ; free virtual = 310371
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d369a657

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2463.906 ; gain = 0.000 ; free physical = 242269 ; free virtual = 310370
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12b7fe3cf

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2463.906 ; gain = 0.000 ; free physical = 242268 ; free virtual = 310369
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12b7fe3cf

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2463.906 ; gain = 0.000 ; free physical = 242268 ; free virtual = 310368
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: f07a594c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2463.906 ; gain = 0.000 ; free physical = 242264 ; free virtual = 310364
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f07a594c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2463.906 ; gain = 0.000 ; free physical = 242263 ; free virtual = 310364
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2463.906 ; gain = 0.000 ; free physical = 242263 ; free virtual = 310364
Ending Logic Optimization Task | Checksum: f07a594c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2463.906 ; gain = 0.000 ; free physical = 242263 ; free virtual = 310363

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f07a594c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2463.906 ; gain = 0.000 ; free physical = 242258 ; free virtual = 310359

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f07a594c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2463.906 ; gain = 0.000 ; free physical = 242258 ; free virtual = 310359

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2463.906 ; gain = 0.000 ; free physical = 242258 ; free virtual = 310359
Ending Netlist Obfuscation Task | Checksum: f07a594c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2463.906 ; gain = 0.000 ; free physical = 242258 ; free virtual = 310359
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2463.906 ; gain = 0.000 ; free physical = 242258 ; free virtual = 310359
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: f07a594c
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module fp_rounding_unit_1_37_10 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2487.898 ; gain = 0.000 ; free physical = 242213 ; free virtual = 310314
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2487.898 ; gain = 0.000 ; free physical = 242202 ; free virtual = 310303
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.871 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2508.887 ; gain = 20.988 ; free physical = 242122 ; free virtual = 310223
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2676.031 ; gain = 188.133 ; free physical = 242101 ; free virtual = 310201
Power optimization passes: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2676.031 ; gain = 188.133 ; free physical = 242100 ; free virtual = 310200

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 242112 ; free virtual = 310212


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design fp_rounding_unit_1_37_10 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 86
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: f07a594c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 242109 ; free virtual = 310209
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: f07a594c
Power optimization: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2676.031 ; gain = 212.125 ; free physical = 242104 ; free virtual = 310205
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28706376 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f07a594c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 242125 ; free virtual = 310226
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: f07a594c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 242124 ; free virtual = 310225
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: f07a594c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 242122 ; free virtual = 310223
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: f07a594c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 242121 ; free virtual = 310222
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: f07a594c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 242119 ; free virtual = 310219

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 242118 ; free virtual = 310219
Ending Netlist Obfuscation Task | Checksum: f07a594c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 242118 ; free virtual = 310218
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 241911 ; free virtual = 310026
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 06c36e37

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 241911 ; free virtual = 310026
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 241911 ; free virtual = 310026

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f5a15da1

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 241880 ; free virtual = 310010

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16b29e7b6

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 241871 ; free virtual = 310008

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16b29e7b6

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 241870 ; free virtual = 310007
Phase 1 Placer Initialization | Checksum: 16b29e7b6

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 241870 ; free virtual = 310008

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 169c81c5c

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 241863 ; free virtual = 310002

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 241816 ; free virtual = 309952

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1db6acd39

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 241820 ; free virtual = 309955
Phase 2 Global Placement | Checksum: 1ec41ae3e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 241820 ; free virtual = 309955

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ec41ae3e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 241820 ; free virtual = 309955

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e26d3071

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 241819 ; free virtual = 309954

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20749224d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 241819 ; free virtual = 309954

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2bd7211c1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 241819 ; free virtual = 309954

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 130aa2945

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 241814 ; free virtual = 309950

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 130aa2945

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 241814 ; free virtual = 309950

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1eb835ad9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 241814 ; free virtual = 309950
Phase 3 Detail Placement | Checksum: 1eb835ad9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 241814 ; free virtual = 309950

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18c91e93a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 18c91e93a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 241815 ; free virtual = 309950
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.764. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 13762769c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 241815 ; free virtual = 309950
Phase 4.1 Post Commit Optimization | Checksum: 13762769c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 241815 ; free virtual = 309950

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13762769c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 241816 ; free virtual = 309951

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 13762769c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 241816 ; free virtual = 309951

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 241816 ; free virtual = 309951
Phase 4.4 Final Placement Cleanup | Checksum: d3f25e15

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 241816 ; free virtual = 309951
Phase 4 Post Placement Optimization and Clean-Up | Checksum: d3f25e15

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 241816 ; free virtual = 309951
Ending Placer Task | Checksum: a12e0877

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 241831 ; free virtual = 309966
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 241831 ; free virtual = 309966
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 241800 ; free virtual = 309935
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 241796 ; free virtual = 309932
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 241795 ; free virtual = 309933
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/fp_rounding_unit_1_37_10/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: efcc35d ConstDB: 0 ShapeSum: 9231451a RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "enable" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "enable". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1391954ac

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 240151 ; free virtual = 308311
Post Restoration Checksum: NetGraph: 5c516347 NumContArr: dcc7f165 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1391954ac

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 240148 ; free virtual = 308309

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1391954ac

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 240112 ; free virtual = 308273

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1391954ac

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 240112 ; free virtual = 308273
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1bbca2555

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 240118 ; free virtual = 308294
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.764  | TNS=0.000  | WHS=0.143  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1da788c63

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 240117 ; free virtual = 308293

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: db708145

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 240115 ; free virtual = 308299

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.557  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18004a725

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 240096 ; free virtual = 308282
Phase 4 Rip-up And Reroute | Checksum: 18004a725

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 240096 ; free virtual = 308282

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18004a725

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 240095 ; free virtual = 308282

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18004a725

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 240095 ; free virtual = 308282
Phase 5 Delay and Skew Optimization | Checksum: 18004a725

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 240095 ; free virtual = 308281

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e8ee3755

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 240091 ; free virtual = 308279
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.557  | TNS=0.000  | WHS=0.160  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e8ee3755

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 240090 ; free virtual = 308278
Phase 6 Post Hold Fix | Checksum: e8ee3755

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 240090 ; free virtual = 308278

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000776639 %
  Global Horizontal Routing Utilization  = 0.000422583 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e8ee3755

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 240083 ; free virtual = 308270

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e8ee3755

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 240081 ; free virtual = 308269

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f6d2466b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 240079 ; free virtual = 308267

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.557  | TNS=0.000  | WHS=0.160  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: f6d2466b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 240079 ; free virtual = 308266
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 240111 ; free virtual = 308299

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 240109 ; free virtual = 308297
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 240113 ; free virtual = 308294
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 240117 ; free virtual = 308290
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2676.031 ; gain = 0.000 ; free physical = 240110 ; free virtual = 308285
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/fp_rounding_unit_1_37_10/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/fp_rounding_unit_1_37_10/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/fp_rounding_unit_1_37_10/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/fp_rounding_unit_1_37_10/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2707.484 ; gain = 0.000 ; free physical = 241842 ; free virtual = 310000
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 23:02:10 2022...
