-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity snn_infer is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_r_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    input_r_ce0 : OUT STD_LOGIC;
    input_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    output_r_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    output_r_ce0 : OUT STD_LOGIC;
    output_r_we0 : OUT STD_LOGIC;
    output_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of snn_infer is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "snn_infer_snn_infer,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.016000,HLS_SYN_LAT=23611,HLS_SYN_TPT=none,HLS_SYN_MEM=20,HLS_SYN_DSP=0,HLS_SYN_FF=1808,HLS_SYN_LUT=3094,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (21 downto 0) := "0000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (21 downto 0) := "0000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (21 downto 0) := "0000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (21 downto 0) := "0000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (21 downto 0) := "0000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (21 downto 0) := "0000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (21 downto 0) := "0001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (21 downto 0) := "0010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (21 downto 0) := "0100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (21 downto 0) := "1000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv64_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001001";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_ap_start : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_ap_done : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_ap_idle : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_ap_ready : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_input_r_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_input_r_ce0 : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_sum_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_sum_out_ap_vld : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_grp_fu_954_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_grp_fu_954_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_grp_fu_954_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_grp_fu_954_p_ce : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_grp_fu_958_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_grp_fu_958_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_grp_fu_958_p_ce : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_ap_start : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_ap_done : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_ap_idle : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_ap_ready : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_input_r_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_input_r_ce0 : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_sum_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_sum_2_out_ap_vld : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_grp_fu_954_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_grp_fu_954_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_grp_fu_954_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_grp_fu_954_p_ce : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_grp_fu_958_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_grp_fu_958_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_grp_fu_958_p_ce : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_ap_start : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_ap_done : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_ap_idle : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_ap_ready : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_input_r_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_input_r_ce0 : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_sum_4_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_sum_4_out_ap_vld : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_grp_fu_954_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_grp_fu_954_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_grp_fu_954_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_grp_fu_954_p_ce : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_grp_fu_958_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_grp_fu_958_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_grp_fu_958_p_ce : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_ap_start : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_ap_done : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_ap_idle : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_ap_ready : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_input_r_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_input_r_ce0 : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_sum_6_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_sum_6_out_ap_vld : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_grp_fu_954_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_grp_fu_954_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_grp_fu_954_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_grp_fu_954_p_ce : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_grp_fu_958_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_grp_fu_958_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_grp_fu_958_p_ce : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_ap_start : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_ap_done : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_ap_idle : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_ap_ready : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_input_r_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_input_r_ce0 : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_sum_8_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_sum_8_out_ap_vld : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_grp_fu_954_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_grp_fu_954_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_grp_fu_954_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_grp_fu_954_p_ce : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_grp_fu_958_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_grp_fu_958_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_grp_fu_958_p_ce : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_ap_start : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_ap_done : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_ap_idle : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_ap_ready : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_input_r_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_input_r_ce0 : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_sum_10_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_sum_10_out_ap_vld : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_grp_fu_954_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_grp_fu_954_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_grp_fu_954_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_grp_fu_954_p_ce : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_grp_fu_958_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_grp_fu_958_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_grp_fu_958_p_ce : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_ap_start : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_ap_done : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_ap_idle : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_ap_ready : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_input_r_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_input_r_ce0 : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_sum_12_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_sum_12_out_ap_vld : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_grp_fu_954_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_grp_fu_954_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_grp_fu_954_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_grp_fu_954_p_ce : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_grp_fu_958_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_grp_fu_958_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_grp_fu_958_p_ce : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_ap_start : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_ap_done : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_ap_idle : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_ap_ready : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_input_r_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_input_r_ce0 : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_sum_14_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_sum_14_out_ap_vld : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_grp_fu_954_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_grp_fu_954_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_grp_fu_954_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_grp_fu_954_p_ce : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_grp_fu_958_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_grp_fu_958_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_grp_fu_958_p_ce : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_ap_start : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_ap_done : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_ap_idle : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_ap_ready : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_input_r_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_input_r_ce0 : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_sum_16_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_sum_16_out_ap_vld : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_grp_fu_954_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_grp_fu_954_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_grp_fu_954_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_grp_fu_954_p_ce : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_grp_fu_958_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_grp_fu_958_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_grp_fu_958_p_ce : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_ap_start : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_ap_done : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_ap_idle : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_ap_ready : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_input_r_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_input_r_ce0 : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_sum_18_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_sum_18_out_ap_vld : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_grp_fu_954_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_grp_fu_954_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_grp_fu_954_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_grp_fu_954_p_ce : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_grp_fu_958_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_grp_fu_958_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_grp_fu_958_p_ce : STD_LOGIC;
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal select_ln26_fu_369_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_1_fu_423_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_2_fu_477_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_3_fu_531_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_4_fu_585_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_5_fu_639_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_6_fu_693_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_7_fu_747_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_8_fu_801_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln26_9_fu_855_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_319_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln26_fu_328_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_331_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln26_fu_341_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln26_1_fu_351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_fu_345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln26_fu_357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln26_fu_363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln26_1_fu_382_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_385_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln26_1_fu_395_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln26_3_fu_405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_2_fu_399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln26_1_fu_411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln26_1_fu_417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln26_2_fu_436_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_439_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln26_2_fu_449_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln26_5_fu_459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_4_fu_453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln26_2_fu_465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln26_2_fu_471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln26_3_fu_490_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_493_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln26_3_fu_503_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln26_7_fu_513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_6_fu_507_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln26_3_fu_519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln26_3_fu_525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln26_4_fu_544_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_547_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln26_4_fu_557_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln26_9_fu_567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_8_fu_561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln26_4_fu_573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln26_4_fu_579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln26_5_fu_598_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_601_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln26_5_fu_611_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln26_11_fu_621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_10_fu_615_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln26_5_fu_627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln26_5_fu_633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln26_6_fu_652_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_655_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln26_6_fu_665_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln26_13_fu_675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_12_fu_669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln26_6_fu_681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln26_6_fu_687_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln26_7_fu_706_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_fu_709_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln26_7_fu_719_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln26_15_fu_729_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_14_fu_723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln26_7_fu_735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln26_7_fu_741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln26_8_fu_760_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_15_fu_763_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln26_8_fu_773_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln26_17_fu_783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_16_fu_777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln26_8_fu_789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln26_8_fu_795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln26_9_fu_814_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_fu_817_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln26_9_fu_827_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln26_19_fu_837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_18_fu_831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln26_9_fu_843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln26_9_fu_849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_319_ce : STD_LOGIC;
    signal grp_fu_954_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_954_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_954_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_954_ce : STD_LOGIC;
    signal grp_fu_958_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_958_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_958_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_958_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_r_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_r_ce0 : OUT STD_LOGIC;
        input_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sum_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_out_ap_vld : OUT STD_LOGIC;
        grp_fu_954_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_954_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_954_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_954_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_954_p_ce : OUT STD_LOGIC;
        grp_fu_958_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_958_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_958_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_958_p_ce : OUT STD_LOGIC );
    end component;


    component snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_21 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_r_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_r_ce0 : OUT STD_LOGIC;
        input_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sum_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_2_out_ap_vld : OUT STD_LOGIC;
        grp_fu_954_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_954_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_954_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_954_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_954_p_ce : OUT STD_LOGIC;
        grp_fu_958_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_958_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_958_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_958_p_ce : OUT STD_LOGIC );
    end component;


    component snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_22 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_r_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_r_ce0 : OUT STD_LOGIC;
        input_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sum_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_4_out_ap_vld : OUT STD_LOGIC;
        grp_fu_954_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_954_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_954_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_954_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_954_p_ce : OUT STD_LOGIC;
        grp_fu_958_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_958_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_958_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_958_p_ce : OUT STD_LOGIC );
    end component;


    component snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_23 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_r_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_r_ce0 : OUT STD_LOGIC;
        input_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sum_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_6_out_ap_vld : OUT STD_LOGIC;
        grp_fu_954_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_954_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_954_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_954_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_954_p_ce : OUT STD_LOGIC;
        grp_fu_958_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_958_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_958_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_958_p_ce : OUT STD_LOGIC );
    end component;


    component snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_24 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_r_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_r_ce0 : OUT STD_LOGIC;
        input_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sum_8_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_8_out_ap_vld : OUT STD_LOGIC;
        grp_fu_954_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_954_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_954_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_954_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_954_p_ce : OUT STD_LOGIC;
        grp_fu_958_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_958_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_958_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_958_p_ce : OUT STD_LOGIC );
    end component;


    component snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_25 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_r_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_r_ce0 : OUT STD_LOGIC;
        input_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sum_10_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_10_out_ap_vld : OUT STD_LOGIC;
        grp_fu_954_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_954_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_954_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_954_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_954_p_ce : OUT STD_LOGIC;
        grp_fu_958_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_958_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_958_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_958_p_ce : OUT STD_LOGIC );
    end component;


    component snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_26 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_r_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_r_ce0 : OUT STD_LOGIC;
        input_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sum_12_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_12_out_ap_vld : OUT STD_LOGIC;
        grp_fu_954_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_954_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_954_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_954_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_954_p_ce : OUT STD_LOGIC;
        grp_fu_958_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_958_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_958_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_958_p_ce : OUT STD_LOGIC );
    end component;


    component snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_27 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_r_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_r_ce0 : OUT STD_LOGIC;
        input_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sum_14_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_14_out_ap_vld : OUT STD_LOGIC;
        grp_fu_954_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_954_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_954_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_954_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_954_p_ce : OUT STD_LOGIC;
        grp_fu_958_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_958_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_958_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_958_p_ce : OUT STD_LOGIC );
    end component;


    component snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_28 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_r_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_r_ce0 : OUT STD_LOGIC;
        input_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sum_16_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_16_out_ap_vld : OUT STD_LOGIC;
        grp_fu_954_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_954_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_954_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_954_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_954_p_ce : OUT STD_LOGIC;
        grp_fu_958_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_958_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_958_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_958_p_ce : OUT STD_LOGIC );
    end component;


    component snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_29 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_r_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_r_ce0 : OUT STD_LOGIC;
        input_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sum_18_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_18_out_ap_vld : OUT STD_LOGIC;
        grp_fu_954_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_954_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_954_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_954_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_954_p_ce : OUT STD_LOGIC;
        grp_fu_958_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_958_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_958_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_958_p_ce : OUT STD_LOGIC );
    end component;


    component snn_infer_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component snn_infer_fadd_32ns_32ns_32_4_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component snn_infer_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229 : component snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_ap_start,
        ap_done => grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_ap_done,
        ap_idle => grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_ap_idle,
        ap_ready => grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_ap_ready,
        input_r_address0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_input_r_address0,
        input_r_ce0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_input_r_ce0,
        input_r_q0 => input_r_q0,
        sum_out => grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_sum_out,
        sum_out_ap_vld => grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_sum_out_ap_vld,
        grp_fu_954_p_din0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_grp_fu_954_p_din0,
        grp_fu_954_p_din1 => grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_grp_fu_954_p_din1,
        grp_fu_954_p_opcode => grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_grp_fu_954_p_opcode,
        grp_fu_954_p_dout0 => grp_fu_954_p2,
        grp_fu_954_p_ce => grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_grp_fu_954_p_ce,
        grp_fu_958_p_din0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_grp_fu_958_p_din0,
        grp_fu_958_p_din1 => grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_grp_fu_958_p_din1,
        grp_fu_958_p_dout0 => grp_fu_958_p2,
        grp_fu_958_p_ce => grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_grp_fu_958_p_ce);

    grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238 : component snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_21
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_ap_start,
        ap_done => grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_ap_done,
        ap_idle => grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_ap_idle,
        ap_ready => grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_ap_ready,
        input_r_address0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_input_r_address0,
        input_r_ce0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_input_r_ce0,
        input_r_q0 => input_r_q0,
        sum_2_out => grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_sum_2_out,
        sum_2_out_ap_vld => grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_sum_2_out_ap_vld,
        grp_fu_954_p_din0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_grp_fu_954_p_din0,
        grp_fu_954_p_din1 => grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_grp_fu_954_p_din1,
        grp_fu_954_p_opcode => grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_grp_fu_954_p_opcode,
        grp_fu_954_p_dout0 => grp_fu_954_p2,
        grp_fu_954_p_ce => grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_grp_fu_954_p_ce,
        grp_fu_958_p_din0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_grp_fu_958_p_din0,
        grp_fu_958_p_din1 => grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_grp_fu_958_p_din1,
        grp_fu_958_p_dout0 => grp_fu_958_p2,
        grp_fu_958_p_ce => grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_grp_fu_958_p_ce);

    grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247 : component snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_22
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_ap_start,
        ap_done => grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_ap_done,
        ap_idle => grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_ap_idle,
        ap_ready => grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_ap_ready,
        input_r_address0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_input_r_address0,
        input_r_ce0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_input_r_ce0,
        input_r_q0 => input_r_q0,
        sum_4_out => grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_sum_4_out,
        sum_4_out_ap_vld => grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_sum_4_out_ap_vld,
        grp_fu_954_p_din0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_grp_fu_954_p_din0,
        grp_fu_954_p_din1 => grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_grp_fu_954_p_din1,
        grp_fu_954_p_opcode => grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_grp_fu_954_p_opcode,
        grp_fu_954_p_dout0 => grp_fu_954_p2,
        grp_fu_954_p_ce => grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_grp_fu_954_p_ce,
        grp_fu_958_p_din0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_grp_fu_958_p_din0,
        grp_fu_958_p_din1 => grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_grp_fu_958_p_din1,
        grp_fu_958_p_dout0 => grp_fu_958_p2,
        grp_fu_958_p_ce => grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_grp_fu_958_p_ce);

    grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256 : component snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_23
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_ap_start,
        ap_done => grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_ap_done,
        ap_idle => grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_ap_idle,
        ap_ready => grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_ap_ready,
        input_r_address0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_input_r_address0,
        input_r_ce0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_input_r_ce0,
        input_r_q0 => input_r_q0,
        sum_6_out => grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_sum_6_out,
        sum_6_out_ap_vld => grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_sum_6_out_ap_vld,
        grp_fu_954_p_din0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_grp_fu_954_p_din0,
        grp_fu_954_p_din1 => grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_grp_fu_954_p_din1,
        grp_fu_954_p_opcode => grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_grp_fu_954_p_opcode,
        grp_fu_954_p_dout0 => grp_fu_954_p2,
        grp_fu_954_p_ce => grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_grp_fu_954_p_ce,
        grp_fu_958_p_din0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_grp_fu_958_p_din0,
        grp_fu_958_p_din1 => grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_grp_fu_958_p_din1,
        grp_fu_958_p_dout0 => grp_fu_958_p2,
        grp_fu_958_p_ce => grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_grp_fu_958_p_ce);

    grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265 : component snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_24
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_ap_start,
        ap_done => grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_ap_done,
        ap_idle => grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_ap_idle,
        ap_ready => grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_ap_ready,
        input_r_address0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_input_r_address0,
        input_r_ce0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_input_r_ce0,
        input_r_q0 => input_r_q0,
        sum_8_out => grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_sum_8_out,
        sum_8_out_ap_vld => grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_sum_8_out_ap_vld,
        grp_fu_954_p_din0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_grp_fu_954_p_din0,
        grp_fu_954_p_din1 => grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_grp_fu_954_p_din1,
        grp_fu_954_p_opcode => grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_grp_fu_954_p_opcode,
        grp_fu_954_p_dout0 => grp_fu_954_p2,
        grp_fu_954_p_ce => grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_grp_fu_954_p_ce,
        grp_fu_958_p_din0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_grp_fu_958_p_din0,
        grp_fu_958_p_din1 => grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_grp_fu_958_p_din1,
        grp_fu_958_p_dout0 => grp_fu_958_p2,
        grp_fu_958_p_ce => grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_grp_fu_958_p_ce);

    grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274 : component snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_25
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_ap_start,
        ap_done => grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_ap_done,
        ap_idle => grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_ap_idle,
        ap_ready => grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_ap_ready,
        input_r_address0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_input_r_address0,
        input_r_ce0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_input_r_ce0,
        input_r_q0 => input_r_q0,
        sum_10_out => grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_sum_10_out,
        sum_10_out_ap_vld => grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_sum_10_out_ap_vld,
        grp_fu_954_p_din0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_grp_fu_954_p_din0,
        grp_fu_954_p_din1 => grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_grp_fu_954_p_din1,
        grp_fu_954_p_opcode => grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_grp_fu_954_p_opcode,
        grp_fu_954_p_dout0 => grp_fu_954_p2,
        grp_fu_954_p_ce => grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_grp_fu_954_p_ce,
        grp_fu_958_p_din0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_grp_fu_958_p_din0,
        grp_fu_958_p_din1 => grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_grp_fu_958_p_din1,
        grp_fu_958_p_dout0 => grp_fu_958_p2,
        grp_fu_958_p_ce => grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_grp_fu_958_p_ce);

    grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283 : component snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_26
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_ap_start,
        ap_done => grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_ap_done,
        ap_idle => grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_ap_idle,
        ap_ready => grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_ap_ready,
        input_r_address0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_input_r_address0,
        input_r_ce0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_input_r_ce0,
        input_r_q0 => input_r_q0,
        sum_12_out => grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_sum_12_out,
        sum_12_out_ap_vld => grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_sum_12_out_ap_vld,
        grp_fu_954_p_din0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_grp_fu_954_p_din0,
        grp_fu_954_p_din1 => grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_grp_fu_954_p_din1,
        grp_fu_954_p_opcode => grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_grp_fu_954_p_opcode,
        grp_fu_954_p_dout0 => grp_fu_954_p2,
        grp_fu_954_p_ce => grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_grp_fu_954_p_ce,
        grp_fu_958_p_din0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_grp_fu_958_p_din0,
        grp_fu_958_p_din1 => grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_grp_fu_958_p_din1,
        grp_fu_958_p_dout0 => grp_fu_958_p2,
        grp_fu_958_p_ce => grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_grp_fu_958_p_ce);

    grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292 : component snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_27
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_ap_start,
        ap_done => grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_ap_done,
        ap_idle => grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_ap_idle,
        ap_ready => grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_ap_ready,
        input_r_address0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_input_r_address0,
        input_r_ce0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_input_r_ce0,
        input_r_q0 => input_r_q0,
        sum_14_out => grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_sum_14_out,
        sum_14_out_ap_vld => grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_sum_14_out_ap_vld,
        grp_fu_954_p_din0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_grp_fu_954_p_din0,
        grp_fu_954_p_din1 => grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_grp_fu_954_p_din1,
        grp_fu_954_p_opcode => grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_grp_fu_954_p_opcode,
        grp_fu_954_p_dout0 => grp_fu_954_p2,
        grp_fu_954_p_ce => grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_grp_fu_954_p_ce,
        grp_fu_958_p_din0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_grp_fu_958_p_din0,
        grp_fu_958_p_din1 => grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_grp_fu_958_p_din1,
        grp_fu_958_p_dout0 => grp_fu_958_p2,
        grp_fu_958_p_ce => grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_grp_fu_958_p_ce);

    grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301 : component snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_28
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_ap_start,
        ap_done => grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_ap_done,
        ap_idle => grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_ap_idle,
        ap_ready => grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_ap_ready,
        input_r_address0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_input_r_address0,
        input_r_ce0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_input_r_ce0,
        input_r_q0 => input_r_q0,
        sum_16_out => grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_sum_16_out,
        sum_16_out_ap_vld => grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_sum_16_out_ap_vld,
        grp_fu_954_p_din0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_grp_fu_954_p_din0,
        grp_fu_954_p_din1 => grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_grp_fu_954_p_din1,
        grp_fu_954_p_opcode => grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_grp_fu_954_p_opcode,
        grp_fu_954_p_dout0 => grp_fu_954_p2,
        grp_fu_954_p_ce => grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_grp_fu_954_p_ce,
        grp_fu_958_p_din0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_grp_fu_958_p_din0,
        grp_fu_958_p_din1 => grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_grp_fu_958_p_din1,
        grp_fu_958_p_dout0 => grp_fu_958_p2,
        grp_fu_958_p_ce => grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_grp_fu_958_p_ce);

    grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310 : component snn_infer_snn_infer_Pipeline_VITIS_LOOP_20_29
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_ap_start,
        ap_done => grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_ap_done,
        ap_idle => grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_ap_idle,
        ap_ready => grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_ap_ready,
        input_r_address0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_input_r_address0,
        input_r_ce0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_input_r_ce0,
        input_r_q0 => input_r_q0,
        sum_18_out => grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_sum_18_out,
        sum_18_out_ap_vld => grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_sum_18_out_ap_vld,
        grp_fu_954_p_din0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_grp_fu_954_p_din0,
        grp_fu_954_p_din1 => grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_grp_fu_954_p_din1,
        grp_fu_954_p_opcode => grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_grp_fu_954_p_opcode,
        grp_fu_954_p_dout0 => grp_fu_954_p2,
        grp_fu_954_p_ce => grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_grp_fu_954_p_ce,
        grp_fu_958_p_din0 => grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_grp_fu_958_p_din0,
        grp_fu_958_p_din1 => grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_grp_fu_958_p_din1,
        grp_fu_958_p_dout0 => grp_fu_958_p2,
        grp_fu_958_p_ce => grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_grp_fu_958_p_ce);

    fcmp_32ns_32ns_1_2_no_dsp_1_U51 : component snn_infer_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_319_p0,
        din1 => ap_const_lv32_0,
        ce => grp_fu_319_ce,
        opcode => ap_const_lv5_2,
        dout => grp_fu_319_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U52 : component snn_infer_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_954_p0,
        din1 => grp_fu_954_p1,
        ce => grp_fu_954_ce,
        dout => grp_fu_954_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U53 : component snn_infer_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_958_p0,
        din1 => grp_fu_958_p1,
        ce => grp_fu_958_ce,
        dout => grp_fu_958_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_ap_ready = ap_const_logic_1)) then 
                    grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_ap_ready = ap_const_logic_1)) then 
                    grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_ap_ready = ap_const_logic_1)) then 
                    grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_ap_ready = ap_const_logic_1)) then 
                    grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_ap_ready = ap_const_logic_1)) then 
                    grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_ap_ready = ap_const_logic_1)) then 
                    grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_ap_ready = ap_const_logic_1)) then 
                    grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_ap_ready = ap_const_logic_1)) then 
                    grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                    grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_ap_ready = ap_const_logic_1)) then 
                    grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_ap_ready = ap_const_logic_1)) then 
                    grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_ap_done, grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_ap_done, grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_ap_done, grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_ap_done, grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_ap_done, grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_ap_done, grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_ap_done, grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_ap_done, grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_ap_done, grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state16) and (grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                if (((grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    and_ln26_1_fu_417_p2 <= (or_ln26_1_fu_411_p2 and grp_fu_319_p2);
    and_ln26_2_fu_471_p2 <= (or_ln26_2_fu_465_p2 and grp_fu_319_p2);
    and_ln26_3_fu_525_p2 <= (or_ln26_3_fu_519_p2 and grp_fu_319_p2);
    and_ln26_4_fu_579_p2 <= (or_ln26_4_fu_573_p2 and grp_fu_319_p2);
    and_ln26_5_fu_633_p2 <= (or_ln26_5_fu_627_p2 and grp_fu_319_p2);
    and_ln26_6_fu_687_p2 <= (or_ln26_6_fu_681_p2 and grp_fu_319_p2);
    and_ln26_7_fu_741_p2 <= (or_ln26_7_fu_735_p2 and grp_fu_319_p2);
    and_ln26_8_fu_795_p2 <= (or_ln26_8_fu_789_p2 and grp_fu_319_p2);
    and_ln26_9_fu_849_p2 <= (or_ln26_9_fu_843_p2 and grp_fu_319_p2);
    and_ln26_fu_363_p2 <= (or_ln26_fu_357_p2 and grp_fu_319_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_ap_done)
    begin
        if ((grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_ap_done)
    begin
        if ((grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_ap_done)
    begin
        if ((grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_ap_done)
    begin
        if ((grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state18_blk_assign_proc : process(grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_ap_done)
    begin
        if ((grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_ap_done)
    begin
        if ((grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_ap_done)
    begin
        if ((grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_ap_done)
    begin
        if ((grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_ap_done)
    begin
        if ((grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_ap_done)
    begin
        if ((grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln26_1_fu_382_p1 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_sum_2_out;
    bitcast_ln26_2_fu_436_p1 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_sum_4_out;
    bitcast_ln26_3_fu_490_p1 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_sum_6_out;
    bitcast_ln26_4_fu_544_p1 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_sum_8_out;
    bitcast_ln26_5_fu_598_p1 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_sum_10_out;
    bitcast_ln26_6_fu_652_p1 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_sum_12_out;
    bitcast_ln26_7_fu_706_p1 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_sum_14_out;
    bitcast_ln26_8_fu_760_p1 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_sum_16_out;
    bitcast_ln26_9_fu_814_p1 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_sum_18_out;
    bitcast_ln26_fu_328_p1 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_sum_out;

    grp_fu_319_ce_assign_proc : process(ap_CS_fsm_state1, grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_ap_done, grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_ap_done, grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_ap_done, grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_ap_done, grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_ap_done, grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_ap_done, grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_ap_done, grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_ap_done, grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_ap_done = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state20)) or ((grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_ap_done = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state18)) or ((grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_ap_done = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_ap_done = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_ap_done = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_ap_done = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_ap_done = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_ap_done = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_ap_done = ap_const_logic_0)))) then 
            grp_fu_319_ce <= ap_const_logic_0;
        else 
            grp_fu_319_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_319_p0_assign_proc : process(grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_sum_out, grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_sum_2_out, grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_sum_4_out, grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_sum_6_out, grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_sum_8_out, grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_sum_10_out, grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_sum_12_out, grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_sum_14_out, grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_sum_16_out, grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_sum_18_out, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state17, ap_CS_fsm_state19, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_319_p0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_sum_18_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fu_319_p0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_sum_16_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_319_p0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_sum_14_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_fu_319_p0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_sum_12_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_319_p0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_sum_10_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_319_p0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_sum_8_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_319_p0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_sum_6_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_319_p0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_sum_4_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_319_p0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_sum_2_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_319_p0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_sum_out;
        else 
            grp_fu_319_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_954_ce_assign_proc : process(grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_grp_fu_954_p_ce, grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_grp_fu_954_p_ce, grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_grp_fu_954_p_ce, grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_grp_fu_954_p_ce, grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_grp_fu_954_p_ce, grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_grp_fu_954_p_ce, grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_grp_fu_954_p_ce, grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_grp_fu_954_p_ce, grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_grp_fu_954_p_ce, grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_grp_fu_954_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_954_ce <= grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_grp_fu_954_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_954_ce <= grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_grp_fu_954_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_954_ce <= grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_grp_fu_954_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_954_ce <= grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_grp_fu_954_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_954_ce <= grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_grp_fu_954_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_954_ce <= grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_grp_fu_954_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_954_ce <= grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_grp_fu_954_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_954_ce <= grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_grp_fu_954_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_954_ce <= grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_grp_fu_954_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_954_ce <= grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_grp_fu_954_p_ce;
        else 
            grp_fu_954_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_954_p0_assign_proc : process(grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_grp_fu_954_p_din0, grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_grp_fu_954_p_din0, grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_grp_fu_954_p_din0, grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_grp_fu_954_p_din0, grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_grp_fu_954_p_din0, grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_grp_fu_954_p_din0, grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_grp_fu_954_p_din0, grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_grp_fu_954_p_din0, grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_grp_fu_954_p_din0, grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_grp_fu_954_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_954_p0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_grp_fu_954_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_954_p0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_grp_fu_954_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_954_p0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_grp_fu_954_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_954_p0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_grp_fu_954_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_954_p0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_grp_fu_954_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_954_p0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_grp_fu_954_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_954_p0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_grp_fu_954_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_954_p0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_grp_fu_954_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_954_p0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_grp_fu_954_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_954_p0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_grp_fu_954_p_din0;
        else 
            grp_fu_954_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_954_p1_assign_proc : process(grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_grp_fu_954_p_din1, grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_grp_fu_954_p_din1, grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_grp_fu_954_p_din1, grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_grp_fu_954_p_din1, grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_grp_fu_954_p_din1, grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_grp_fu_954_p_din1, grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_grp_fu_954_p_din1, grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_grp_fu_954_p_din1, grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_grp_fu_954_p_din1, grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_grp_fu_954_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_954_p1 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_grp_fu_954_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_954_p1 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_grp_fu_954_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_954_p1 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_grp_fu_954_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_954_p1 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_grp_fu_954_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_954_p1 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_grp_fu_954_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_954_p1 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_grp_fu_954_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_954_p1 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_grp_fu_954_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_954_p1 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_grp_fu_954_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_954_p1 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_grp_fu_954_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_954_p1 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_grp_fu_954_p_din1;
        else 
            grp_fu_954_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_958_ce_assign_proc : process(grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_grp_fu_958_p_ce, grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_grp_fu_958_p_ce, grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_grp_fu_958_p_ce, grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_grp_fu_958_p_ce, grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_grp_fu_958_p_ce, grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_grp_fu_958_p_ce, grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_grp_fu_958_p_ce, grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_grp_fu_958_p_ce, grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_grp_fu_958_p_ce, grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_grp_fu_958_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_958_ce <= grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_grp_fu_958_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_958_ce <= grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_grp_fu_958_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_958_ce <= grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_grp_fu_958_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_958_ce <= grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_grp_fu_958_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_958_ce <= grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_grp_fu_958_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_958_ce <= grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_grp_fu_958_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_958_ce <= grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_grp_fu_958_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_958_ce <= grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_grp_fu_958_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_958_ce <= grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_grp_fu_958_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_958_ce <= grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_grp_fu_958_p_ce;
        else 
            grp_fu_958_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_958_p0_assign_proc : process(grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_grp_fu_958_p_din0, grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_grp_fu_958_p_din0, grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_grp_fu_958_p_din0, grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_grp_fu_958_p_din0, grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_grp_fu_958_p_din0, grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_grp_fu_958_p_din0, grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_grp_fu_958_p_din0, grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_grp_fu_958_p_din0, grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_grp_fu_958_p_din0, grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_grp_fu_958_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_958_p0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_grp_fu_958_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_958_p0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_grp_fu_958_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_958_p0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_grp_fu_958_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_958_p0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_grp_fu_958_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_958_p0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_grp_fu_958_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_958_p0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_grp_fu_958_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_958_p0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_grp_fu_958_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_958_p0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_grp_fu_958_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_958_p0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_grp_fu_958_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_958_p0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_grp_fu_958_p_din0;
        else 
            grp_fu_958_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_958_p1_assign_proc : process(grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_grp_fu_958_p_din1, grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_grp_fu_958_p_din1, grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_grp_fu_958_p_din1, grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_grp_fu_958_p_din1, grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_grp_fu_958_p_din1, grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_grp_fu_958_p_din1, grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_grp_fu_958_p_din1, grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_grp_fu_958_p_din1, grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_grp_fu_958_p_din1, grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_grp_fu_958_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_958_p1 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_grp_fu_958_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_958_p1 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_grp_fu_958_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_958_p1 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_grp_fu_958_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_958_p1 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_grp_fu_958_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_958_p1 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_grp_fu_958_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_958_p1 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_grp_fu_958_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_fu_958_p1 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_grp_fu_958_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_958_p1 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_grp_fu_958_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_958_p1 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_grp_fu_958_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_958_p1 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_grp_fu_958_p_din1;
        else 
            grp_fu_958_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_ap_start <= grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_ap_start_reg;
    grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_ap_start <= grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_ap_start_reg;
    grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_ap_start <= grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_ap_start_reg;
    grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_ap_start <= grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_ap_start_reg;
    grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_ap_start <= grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_ap_start_reg;
    grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_ap_start <= grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_ap_start_reg;
    grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_ap_start <= grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_ap_start_reg;
    grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_ap_start <= grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_ap_start_reg;
    grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_ap_start <= grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_ap_start_reg;
    grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_ap_start <= grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_ap_start_reg;
    icmp_ln26_10_fu_615_p2 <= "0" when (tmp_s_fu_601_p4 = ap_const_lv8_FF) else "1";
    icmp_ln26_11_fu_621_p2 <= "1" when (trunc_ln26_5_fu_611_p1 = ap_const_lv23_0) else "0";
    icmp_ln26_12_fu_669_p2 <= "0" when (tmp_11_fu_655_p4 = ap_const_lv8_FF) else "1";
    icmp_ln26_13_fu_675_p2 <= "1" when (trunc_ln26_6_fu_665_p1 = ap_const_lv23_0) else "0";
    icmp_ln26_14_fu_723_p2 <= "0" when (tmp_13_fu_709_p4 = ap_const_lv8_FF) else "1";
    icmp_ln26_15_fu_729_p2 <= "1" when (trunc_ln26_7_fu_719_p1 = ap_const_lv23_0) else "0";
    icmp_ln26_16_fu_777_p2 <= "0" when (tmp_15_fu_763_p4 = ap_const_lv8_FF) else "1";
    icmp_ln26_17_fu_783_p2 <= "1" when (trunc_ln26_8_fu_773_p1 = ap_const_lv23_0) else "0";
    icmp_ln26_18_fu_831_p2 <= "0" when (tmp_17_fu_817_p4 = ap_const_lv8_FF) else "1";
    icmp_ln26_19_fu_837_p2 <= "1" when (trunc_ln26_9_fu_827_p1 = ap_const_lv23_0) else "0";
    icmp_ln26_1_fu_351_p2 <= "1" when (trunc_ln26_fu_341_p1 = ap_const_lv23_0) else "0";
    icmp_ln26_2_fu_399_p2 <= "0" when (tmp_2_fu_385_p4 = ap_const_lv8_FF) else "1";
    icmp_ln26_3_fu_405_p2 <= "1" when (trunc_ln26_1_fu_395_p1 = ap_const_lv23_0) else "0";
    icmp_ln26_4_fu_453_p2 <= "0" when (tmp_4_fu_439_p4 = ap_const_lv8_FF) else "1";
    icmp_ln26_5_fu_459_p2 <= "1" when (trunc_ln26_2_fu_449_p1 = ap_const_lv23_0) else "0";
    icmp_ln26_6_fu_507_p2 <= "0" when (tmp_6_fu_493_p4 = ap_const_lv8_FF) else "1";
    icmp_ln26_7_fu_513_p2 <= "1" when (trunc_ln26_3_fu_503_p1 = ap_const_lv23_0) else "0";
    icmp_ln26_8_fu_561_p2 <= "0" when (tmp_8_fu_547_p4 = ap_const_lv8_FF) else "1";
    icmp_ln26_9_fu_567_p2 <= "1" when (trunc_ln26_4_fu_557_p1 = ap_const_lv23_0) else "0";
    icmp_ln26_fu_345_p2 <= "0" when (tmp_fu_331_p4 = ap_const_lv8_FF) else "1";

    input_r_address0_assign_proc : process(grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_input_r_address0, grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_input_r_address0, grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_input_r_address0, grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_input_r_address0, grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_input_r_address0, grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_input_r_address0, grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_input_r_address0, grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_input_r_address0, grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_input_r_address0, grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_input_r_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_r_address0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_input_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            input_r_address0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_input_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            input_r_address0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_input_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            input_r_address0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_input_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            input_r_address0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_input_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            input_r_address0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_input_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            input_r_address0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_input_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            input_r_address0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_input_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            input_r_address0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_input_r_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_r_address0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_input_r_address0;
        else 
            input_r_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    input_r_ce0_assign_proc : process(grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_input_r_ce0, grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_input_r_ce0, grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_input_r_ce0, grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_input_r_ce0, grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_input_r_ce0, grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_input_r_ce0, grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_input_r_ce0, grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_input_r_ce0, grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_input_r_ce0, grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_input_r_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            input_r_ce0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_input_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            input_r_ce0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_input_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            input_r_ce0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_input_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            input_r_ce0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_input_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            input_r_ce0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_input_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            input_r_ce0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_input_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            input_r_ce0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_input_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            input_r_ce0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_input_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            input_r_ce0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_input_r_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            input_r_ce0 <= grp_snn_infer_Pipeline_VITIS_LOOP_20_2_fu_229_input_r_ce0;
        else 
            input_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln26_1_fu_411_p2 <= (icmp_ln26_3_fu_405_p2 or icmp_ln26_2_fu_399_p2);
    or_ln26_2_fu_465_p2 <= (icmp_ln26_5_fu_459_p2 or icmp_ln26_4_fu_453_p2);
    or_ln26_3_fu_519_p2 <= (icmp_ln26_7_fu_513_p2 or icmp_ln26_6_fu_507_p2);
    or_ln26_4_fu_573_p2 <= (icmp_ln26_9_fu_567_p2 or icmp_ln26_8_fu_561_p2);
    or_ln26_5_fu_627_p2 <= (icmp_ln26_11_fu_621_p2 or icmp_ln26_10_fu_615_p2);
    or_ln26_6_fu_681_p2 <= (icmp_ln26_13_fu_675_p2 or icmp_ln26_12_fu_669_p2);
    or_ln26_7_fu_735_p2 <= (icmp_ln26_15_fu_729_p2 or icmp_ln26_14_fu_723_p2);
    or_ln26_8_fu_789_p2 <= (icmp_ln26_17_fu_783_p2 or icmp_ln26_16_fu_777_p2);
    or_ln26_9_fu_843_p2 <= (icmp_ln26_19_fu_837_p2 or icmp_ln26_18_fu_831_p2);
    or_ln26_fu_357_p2 <= (icmp_ln26_fu_345_p2 or icmp_ln26_1_fu_351_p2);

    output_r_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            output_r_address0 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            output_r_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            output_r_address0 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            output_r_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            output_r_address0 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            output_r_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            output_r_address0 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_r_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_r_address0 <= ap_const_lv64_1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output_r_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            output_r_address0 <= "XXXX";
        end if; 
    end process;


    output_r_ce0_assign_proc : process(grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_ap_done, grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_ap_done, grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_ap_done, grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_ap_done, grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_ap_done, grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_ap_done, grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_ap_done, grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_ap_done, grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_ap_done, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or ((grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20)) or ((grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18)) or ((grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_ap_done = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_ap_done = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_ap_done = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_ap_done = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_ap_done = ap_const_logic_1)))) then 
            output_r_ce0 <= ap_const_logic_1;
        else 
            output_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_r_d0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22, select_ln26_fu_369_p3, select_ln26_1_fu_423_p3, select_ln26_2_fu_477_p3, select_ln26_3_fu_531_p3, select_ln26_4_fu_585_p3, select_ln26_5_fu_639_p3, select_ln26_6_fu_693_p3, select_ln26_7_fu_747_p3, select_ln26_8_fu_801_p3, select_ln26_9_fu_855_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            output_r_d0 <= select_ln26_9_fu_855_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            output_r_d0 <= select_ln26_8_fu_801_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            output_r_d0 <= select_ln26_7_fu_747_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            output_r_d0 <= select_ln26_6_fu_693_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            output_r_d0 <= select_ln26_5_fu_639_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            output_r_d0 <= select_ln26_4_fu_585_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            output_r_d0 <= select_ln26_3_fu_531_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_r_d0 <= select_ln26_2_fu_477_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_r_d0 <= select_ln26_1_fu_423_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output_r_d0 <= select_ln26_fu_369_p3;
        else 
            output_r_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_r_we0_assign_proc : process(grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_ap_done, grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_ap_done, grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_ap_done, grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_ap_done, grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_ap_done, grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_ap_done, grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_ap_done, grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_ap_done, grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_ap_done, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_CS_fsm_state20, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or ((grp_snn_infer_Pipeline_VITIS_LOOP_20_29_fu_310_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20)) or ((grp_snn_infer_Pipeline_VITIS_LOOP_20_28_fu_301_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18)) or ((grp_snn_infer_Pipeline_VITIS_LOOP_20_22_fu_247_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((grp_snn_infer_Pipeline_VITIS_LOOP_20_21_fu_238_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (grp_snn_infer_Pipeline_VITIS_LOOP_20_27_fu_292_ap_done = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_snn_infer_Pipeline_VITIS_LOOP_20_26_fu_283_ap_done = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_snn_infer_Pipeline_VITIS_LOOP_20_25_fu_274_ap_done = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_snn_infer_Pipeline_VITIS_LOOP_20_24_fu_265_ap_done = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_snn_infer_Pipeline_VITIS_LOOP_20_23_fu_256_ap_done = ap_const_logic_1)))) then 
            output_r_we0 <= ap_const_logic_1;
        else 
            output_r_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln26_1_fu_423_p3 <= 
        bitcast_ln26_1_fu_382_p1 when (and_ln26_1_fu_417_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln26_2_fu_477_p3 <= 
        bitcast_ln26_2_fu_436_p1 when (and_ln26_2_fu_471_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln26_3_fu_531_p3 <= 
        bitcast_ln26_3_fu_490_p1 when (and_ln26_3_fu_525_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln26_4_fu_585_p3 <= 
        bitcast_ln26_4_fu_544_p1 when (and_ln26_4_fu_579_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln26_5_fu_639_p3 <= 
        bitcast_ln26_5_fu_598_p1 when (and_ln26_5_fu_633_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln26_6_fu_693_p3 <= 
        bitcast_ln26_6_fu_652_p1 when (and_ln26_6_fu_687_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln26_7_fu_747_p3 <= 
        bitcast_ln26_7_fu_706_p1 when (and_ln26_7_fu_741_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln26_8_fu_801_p3 <= 
        bitcast_ln26_8_fu_760_p1 when (and_ln26_8_fu_795_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln26_9_fu_855_p3 <= 
        bitcast_ln26_9_fu_814_p1 when (and_ln26_9_fu_849_p2(0) = '1') else 
        ap_const_lv32_0;
    select_ln26_fu_369_p3 <= 
        bitcast_ln26_fu_328_p1 when (and_ln26_fu_363_p2(0) = '1') else 
        ap_const_lv32_0;
    tmp_11_fu_655_p4 <= bitcast_ln26_6_fu_652_p1(30 downto 23);
    tmp_13_fu_709_p4 <= bitcast_ln26_7_fu_706_p1(30 downto 23);
    tmp_15_fu_763_p4 <= bitcast_ln26_8_fu_760_p1(30 downto 23);
    tmp_17_fu_817_p4 <= bitcast_ln26_9_fu_814_p1(30 downto 23);
    tmp_2_fu_385_p4 <= bitcast_ln26_1_fu_382_p1(30 downto 23);
    tmp_4_fu_439_p4 <= bitcast_ln26_2_fu_436_p1(30 downto 23);
    tmp_6_fu_493_p4 <= bitcast_ln26_3_fu_490_p1(30 downto 23);
    tmp_8_fu_547_p4 <= bitcast_ln26_4_fu_544_p1(30 downto 23);
    tmp_fu_331_p4 <= bitcast_ln26_fu_328_p1(30 downto 23);
    tmp_s_fu_601_p4 <= bitcast_ln26_5_fu_598_p1(30 downto 23);
    trunc_ln26_1_fu_395_p1 <= bitcast_ln26_1_fu_382_p1(23 - 1 downto 0);
    trunc_ln26_2_fu_449_p1 <= bitcast_ln26_2_fu_436_p1(23 - 1 downto 0);
    trunc_ln26_3_fu_503_p1 <= bitcast_ln26_3_fu_490_p1(23 - 1 downto 0);
    trunc_ln26_4_fu_557_p1 <= bitcast_ln26_4_fu_544_p1(23 - 1 downto 0);
    trunc_ln26_5_fu_611_p1 <= bitcast_ln26_5_fu_598_p1(23 - 1 downto 0);
    trunc_ln26_6_fu_665_p1 <= bitcast_ln26_6_fu_652_p1(23 - 1 downto 0);
    trunc_ln26_7_fu_719_p1 <= bitcast_ln26_7_fu_706_p1(23 - 1 downto 0);
    trunc_ln26_8_fu_773_p1 <= bitcast_ln26_8_fu_760_p1(23 - 1 downto 0);
    trunc_ln26_9_fu_827_p1 <= bitcast_ln26_9_fu_814_p1(23 - 1 downto 0);
    trunc_ln26_fu_341_p1 <= bitcast_ln26_fu_328_p1(23 - 1 downto 0);
end behav;
