C -750 -250 "WRITE_ADD_SEL*" -800 -250 0 0 41 0 R
C -750 -300 "READ_ADD_SEL*" -800 -300 0 0 41 0 R
C -750 -100 "BXREG_RD" -800 -100 0 0 41 0 R
C -750 -150 "BXREG_WR" -800 -150 0 0 41 0 R
C -750 -50 "BXREG_ADD <1..0>" -800 -50 0 0 41 0 R
C -750 50 "MEM_WRITE*" -800 50 0 0 41 0 R
C -750 100 "MEM_READ*" -800 100 0 0 41 0 R
C 650 100 "WRITE_ENABLE" 700 100 0 0 41 0 L
C 650 50 "READ_ENABLE" 700 50 0 0 41 0 L
C 650 -250 "BADD_OUT <19..0>" 700 -250 0 0 41 0 L
C 650 -200 "BD <19..0>" 700 -200 0 0 41 0 L
C -750 200 "GLOBALRESET*" -800 200 0 0 41 0 R
C -750 250 "FIFO_RESET" -800 250 0 0 41 0 R
L -737 249 -737 250 -1 16
L -700 250 -750 250 -1 16
L -700 300 600 300 -1 0
L 600 300 600 -350 -1 0
L -700 300 -700 -350 -1 0
L -350 400 200 400 -1 16
L -350 300 -350 400 -1 16
L 200 400 200 300 -1 16
L 650 -200 600 -200 -1 0
L 650 -250 600 -250 -1 0
L 650 50 600 50 -1 0
L 650 100 600 100 -1 0
L -700 -350 600 -350 -1 0
L -750 -100 -700 -100 -1 0
L -750 -150 -700 -150 -1 0
L -750 -50 -700 -50 -1 0
A -725 -250 25 0.00 359.91 0
A -725 -300 25 0.00 359.91 0
A -725 100 25 0.00 359.91 0
A -725 50 25 0.00 359.91 0
A -725 200 25 0.00 359.91 0
T -75 325 0.00 0.00 64 0 0 1 0 8 0
SIMFIFO4
T 575 -200 0.00 0.00 41 0 0 2 0 9 0
BD<19..0>
T 575 -250 0.00 0.00 41 0 0 2 0 15 0
BADD_OUT<19..0>
T 575 100 0.00 0.00 41 0 0 2 0 12 0
WRITE_ENABLE
T 575 50 0.00 0.00 41 0 0 2 0 11 0
READ_ENABLE
T -675 -250 0.00 0.00 41 0 0 0 0 13 0
WRITE_ADD_SEL
T -675 -300 0.00 0.00 41 0 0 0 0 12 0
READ_ADD_SEL
T -675 100 0.00 0.00 41 0 0 0 0 8 0
MEM_READ
T -675 50 0.00 0.00 41 0 0 0 0 9 0
MEM_WRITE
T -675 -150 0.00 0.00 41 0 0 0 0 7 0
XREG_WR
T -675 -100 0.00 0.00 41 0 0 0 0 7 0
XREG_RD
T -675 -50 0.00 0.00 41 0 0 0 0 14 0
XREG_ADD<1..0>
T -675 200 0.00 0.00 41 0 0 0 0 11 0
GLOBALRESET
T -675 250 0.00 0.00 41 0 0 0 0 10 0
FIFO_RESET
P "NEEDS_NO_SIZE" "TRUE" 25 25 0.00 0.00 41 0 0 0 0 0 0 0 0
