#Begin FileDescription
Version[0.98.2]
#End FileDescription
#Begin Block
[SchemaBlock_RDC2_0051Rev2;RDC2_0051Rev2;RDC2_0051Rev2_0;;Controller;670,627218934911;109]
[0]
[0]
[0]
[0]
[3]
[0]
[0]
[0]
[0]
[0]
[0]
[0]
[0]
[0]
[0]
[0]
[0]
[0]
[0]
[1]
[0]
[0]
[StartUpDelay;False;2]
[PixelModule;False;RGB;False]
[CECModule;True;1;ChipDipDAC;4;0;False;False;False;False;False]
#End Block
#Begin Block
[SchemaBlock_DSP;SSM3582;SSM3582_1;;DSP_I2C;414,627218934911;112]
[Transfer;Write;4;0;9;160;139;3;95;95;16;7;0;0]
[Transfer;Write;14;0;10;177;65;34;169;65;34;255;255;0;48]
[Transfer;Write;28;0;1;0]
[Cell;Auto PWR-down;SSM3582_1;Discrete;True;False]
[Parameter;Auto PWR-down;4;2;0;0]
[Cell;Mono mode;SSM3582_1;Discrete;True;False]
[Parameter;Mono mode;4;2;0;0]
[Cell;R PWR-down;SSM3582_1;Discrete;True;False]
[Parameter;R PWR-down;4;2;0;0]
[Cell;L PWR-down;SSM3582_1;Discrete;True;False]
[Parameter;L PWR-down;4;2;0;0]
[Cell;Master PWR-down;SSM3582_1;Discrete;True;False]
[Parameter;Master PWR-down;4;2;0;0]
[Cell;DAC Low PWR;SSM3582_1;Discrete;True;False]
[Parameter;DAC Low PWR;5;2;0;0]
[Cell;DAC R polarity;SSM3582_1;Discrete;True;False]
[Parameter;DAC R polarity;5;2;0;0]
[Cell;DAC L polarity;SSM3582_1;Discrete;True;False]
[Parameter;DAC L polarity;5;2;0;0]
[Cell;Edge rate;SSM3582_1;Discrete;True;False]
[Parameter;Edge rate;5;2;0;0]
[Cell;Analog gain;SSM3582_1;Discrete;True;False]
[Parameter;Analog gain;5;2;0;0]
[Cell;Hard Vol control;SSM3582_1;Discrete;True;False]
[Parameter;Hard Vol control;6;2;0;0]
[Cell;DAC R Mute;SSM3582_1;Discrete;True;False]
[Parameter;DAC R Mute;6;2;0;0]
[Cell;DAC L Mute;SSM3582_1;Discrete;True;False]
[Parameter;DAC L Mute;6;2;0;0]
[Cell;DAC H-P filter;SSM3582_1;Discrete;True;False]
[Parameter;DAC H-P filter;6;2;0;0]
[Cell;DAC Sample rate;SSM3582_1;Discrete;True;False]
[Parameter;DAC Sample rate;6;2;0;0]
[Cell;DAC L Volume;SSM3582_1;Discrete;True;False]
[Cell;DAC R Volume;SSM3582_1;Discrete;True;False]
[Parameter;DAC R Volume;8;1;0]
[Cell;BCLK Polarity;SSM3582_1;Discrete;True;False]
[Parameter;BCLK Polarity;9;2;0;0]
[Cell;TDM Slot width;SSM3582_1;Discrete;True;False]
[Parameter;TDM Slot width;9;2;0;0]
[Cell;FSYNC Mode;SSM3582_1;Discrete;True;False]
[Parameter;FSYNC Mode;9;2;0;0]
[Cell;Data format;SSM3582_1;Discrete;True;False]
[Parameter;Data format;9;2;0;0]
[Cell;Interface mode;SSM3582_1;Discrete;True;False]
[Parameter;Interface mode;9;2;0;0]
[Cell;SDATA edge delay;SSM3582_1;Discrete;True;False]
[Parameter;SDATA edge delay;10;2;0;0]
[Cell;Data width;SSM3582_1;Discrete;True;False]
[Parameter;Data width;10;2;0;0]
[Cell;Vol control Zero-Crossing;SSM3582_1;Discrete;True;False]
[Parameter;Vol control Zero-Crossing;10;2;0;0]
[Cell;Auto TDM slot selection;SSM3582_1;Discrete;True;False]
[Parameter;Auto TDM slot selection;10;2;0;0]
[Cell;TDM L slot;SSM3582_1;Discrete;True;False]
[Parameter;TDM L slot;11;1;0]
[Cell;TDM R slot;SSM3582_1;Discrete;True;False]
[Parameter;TDM R slot;12;1;0]
[Cell;Limiter L release;SSM3582_1;Discrete;True;False]
[Parameter;Limiter L release;14;2;0;0]
[Cell;Limiter L attack;SSM3582_1;Discrete;True;False]
[Parameter;Limiter L attack;14;2;0;0]
[Cell;L battery track;SSM3582_1;Discrete;True;False]
[Parameter;L battery track;14;2;0;0]
[Cell;Limiter L mode;SSM3582_1;Discrete;True;False]
[Parameter;Limiter L mode;14;2;0;0]
[Cell;Limiter L threshold;SSM3582_1;Discrete;True;False]
[Parameter;Limiter L threshold;15;2;0;0]
[Cell;Limiter L slope;SSM3582_1;Discrete;True;False]
[Parameter;Limiter L slope;15;2;0;0]
[Cell;Limiter L battery voltage;SSM3582_1;Discrete;True;False]
[Parameter;Limiter L battery voltage;16;1;0]
[Cell;Limiter R release;SSM3582_1;Discrete;True;False]
[Parameter;Limiter R release;17;2;0;0]
[Cell;Limiter R attack;SSM3582_1;Discrete;True;False]
[Parameter;Limiter R attack;17;2;0;0]
[Cell;R battery track;SSM3582_1;Discrete;True;False]
[Parameter;R battery track;17;2;0;0]
[Cell;Limiter R mode;SSM3582_1;Discrete;True;False]
[Parameter;Limiter R mode;17;2;0;0]
[Cell;Limiter R threshold;SSM3582_1;Discrete;True;False]
[Parameter;Limiter R threshold;18;2;0;0]
[Cell;Limiter R slope;SSM3582_1;Discrete;True;False]
[Parameter;Limiter R slope;18;2;0;0]
[Cell;Limiter R battery voltage;SSM3582_1;Discrete;True;False]
[Parameter;Limiter R battery voltage;19;1;0]
[Cell;Clip L;SSM3582_1;Discrete;True;False]
[Parameter;Clip L;20;1;0]
[Cell;Clip R;SSM3582_1;Discrete;True;False]
[Parameter;Clip R;21;1;0]
[BusAddress;17]
#End Block
#Begin Connection
[SSM3582_1;0;FromSlaveToMaster_I2C;583,647218934911;138,65]
[RDC2_0051Rev2_0;19;FromMasterToSlave_I2C;683,627218934911;205,1]
#End Connection
#Begin Block
[SchemaBlock_Control;Resistor;Resistor_0;;Resistor;967,627218934911;199]
#End Block
#Begin Block
[SchemaBlock_DSPCell;NotBypassableDSPCell;DAC L Volume;SSM3582_1;DSPCellDiscrete;1104,62721893491;222]
[RegData;255;252;248;244;240;236;232;228;224;220;216;212;208;204;200;196;192;188;184;180;176;172;168;164;160;156;152;148;144;140;136;132;128;124;120;116;112;108;104;100;96;92;88;84;80;76;72;68;64;60;56;52;48;44;40;36;32;28;24;20;16;12;8;4;0]
#End Block
#Begin Connection
[RDC2_0051Rev2_0;4;FromADCToPOT;885,627218934911;201,8]
[Resistor_0;0;FromPOTToADC;974,627218934911;206]
#End Connection
#Begin Connection
[Resistor_0;1;FromPOTKeySwitchToDSPCell;1014,62721893491;206]
[DAC L VolumeSSM3582_1;0;FromDSPCellToPOTKeySwitch;1111,62721893491;232,85]
#End Connection
