ncelab: 08.20-s015: (c) Copyright 1995-2009 Cadence Design Systems, Inc.
TOOL:	ncelab	08.20-s015: Started on Feb 03, 2016 at 13:17:26 EST
ncelab
    +access+rwc
    -messages
    worklib.testbench

	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
		Caching library 'std' ....... Done
		Caching library 'synopsys' ....... Done
		Caching library 'ieee' ....... Done
		Caching library 'ambit' ....... Done
		Caching library 'vital_memory' ....... Done
		Caching library 'ncutils' ....... Done
		Caching library 'ncinternal' ....... Done
		Caching library 'ncmodels' ....... Done
		Caching library 'cds_assertions' ....... Done
   adder br(br_target, pc + 4, (imm << 2), 1'b0); //no need for signal
          |
ncelab: *E,CUVMUR (./src/mips_core.sv,237|10): instance 'testbench.core@mips_core<module>.br' of design unit 'adder' is unresolved in 'worklib.mips_core:module'.
TOOL:	ncelab	08.20-s015: Exiting on Feb 03, 2016 at 13:17:26 EST  (total: 00:00:00)
