>FREQUENCY 100 HZ
![100HZ](https://github.com/Joyal-babu/FPGA_VERILOG_VHDL/assets/123290522/407f0c12-957b-4fc5-9cc3-73319f626c7f)

>FREQUENCY 50HZ
![50HZ](https://github.com/Joyal-babu/FPGA_VERILOG_VHDL/assets/123290522/62178d88-6e7e-4792-ba60-dbdaafbf8229)

>FREQUENCY 10HZ
![10HZ](https://github.com/Joyal-babu/FPGA_VERILOG_VHDL/assets/123290522/f6f02b14-0a7c-4693-97d0-36cc3915a3c0)

>FREQUENCY 1HZ
![1HZ](https://github.com/Joyal-babu/FPGA_VERILOG_VHDL/assets/123290522/2db39e0c-9af6-47fa-ad86-c48eba626a3a)
