<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>TRDLLA</title><link rel="Prev" href="tr1dllb.htm" title="Previous" /><link rel="Next" href="trdllb.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/t.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pXHSneMIXTJUjaWkmn38OgQ" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/FPGA%20Libraries/trdlla.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="about_library.htm#1369321">FPGA Libraries Reference Guide</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="alphanumeric_macro_list.htm#1369321">Alphanumeric Primitives List</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="t.htm#1369321">T</a> &gt; TRDLLA</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h4 id="ww1369321" class="Heading3"><span></span>TRDLLA</h4><h5 id="ww1369322" class="Heading4"><span></span>Time Reference Delay</h5><p id="ww1369323" class="Body"><span></span>Architectures Supported:</p><div id="ww1369325" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LatticeECP2/M</div><div id="ww1382076" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LatticeSC/M</div><div class="ww_skin_page_overflow"><p id="ww1369329" class="Body"><span></span><img class="Default" src="../../Reference%20Guides/FPGA%20Libraries/images/trdlla.gif" width="100%" style="display: block; left: 0.0pt; max-height: 253px; max-width: 216px; top: 0.0pt" alt="" title="" /></p></div><p id="ww1369398" class="Body"><span></span>INPUTS: CLKI, RSTN, ALUHOLD, UDDCNTL, SMIADDR9, SMIADDR8, SMIADDR7, SMIADDR6, SMIADDR5, SMIADDR4, SMIADDR3, SMIADDR2, SMIADDR1, SMIADDR0, SMIRD, SMIWR, SMICLK, SMIWDATA, SMIRSTN </p><p id="ww1369331" class="Body"><span></span>OUTPUTS: CLKOP, CLKOS, LOCK, DCNTL0, DCNTL1, DCNTL2, DCNTL3, DCNTL4, DCNTL5, DCNTL6, DCNTL7, DCNTL8, SMIRDATA </p><p id="ww1370524" class="Body"><span></span>ATTRIBUTES:</p><p id="ww1370525" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1026722" title="List of Primitive-Specific HDL Attributes">CLKOP_PHASE</a></span>: 0 (default), 90, 180, 270, 360</p><p id="ww1370526" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1026867" title="List of Primitive-Specific HDL Attributes">CLKOS_PHASE</a></span>: (0, 90, 180, 270, 360) + (0, 11, 22, 45) (default: 0)</p><p id="ww1370423" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1026825" title="List of Primitive-Specific HDL Attributes">CLKOS_FPHASE</a></span>: 0 (default), 11, 22, 45</p><p id="ww1370424" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1026694" title="List of Primitive-Specific HDL Attributes">CLKOP_DUTY50</a></span>: "DISABLED" (default), "ENABLED"</p><p id="ww1375023" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1026783" title="List of Primitive-Specific HDL Attributes">CLKOS_DUTY50</a></span>: "DISABLED" (default), "ENABLED"</p><p id="ww1370425" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1026769" title="List of Primitive-Specific HDL Attributes">CLKOS_DIV</a></span>: 1 (default), 2, 4</p><p id="ww1375040" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027301" title="List of Primitive-Specific HDL Attributes">GSR</a></span>: "DISABLED" (default), "ENABLED"</p><p id="ww1375044" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1026811" title="List of Primitive-Specific HDL Attributes">CLKOS_FDEL_ADJ</a></span>: "DISABLED" (default), "ENABLED"</p><p id="ww1375048" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1026839" title="List of Primitive-Specific HDL Attributes">CLKOS_FPHASE _ADJVAL</a></span>: integers -127~127 (default: 0)</p><p id="ww1370430" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1026434" title="List of Primitive-Specific HDL Attributes">ALU_LOCK_CNT</a></span>: integers 3~15 (default: 3)</p><p id="ww1370431" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1026445" title="List of Primitive-Specific HDL Attributes">ALU_UNLOCK_CNT</a></span>: integers 3~15 (default: 3)</p><p id="ww1370432" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027290" title="List of Primitive-Specific HDL Attributes">GLITCH_TOLERANCE</a></span>: integers 0~7 (default: 2 for LatticeECP2/M, 0 for LatticeSC/M)</p><p id="ww1370382" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027423" title="List of Primitive-Specific HDL Attributes">LOCK_DELAY</a></span>: integers 0~1000 (in ns) (default: 100)</p><p id="ww1374458" class="Body"><span></span>(<span style="font-style: italic">LatticeSC/M only</span>) <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027897" title="List of Primitive-Specific HDL Attributes">DCNTL_ADJVAL</a></span>: integers -127~127 (default: 0)</p><p id="ww1370444" class="Body"><span></span>(<span style="font-style: italic">LatticeSC/M only</span>)<span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027806" title="List of Primitive-Specific HDL Attributes"> SMI_OFFSET</a></span>: 0x400~0x7FF (default: 12'h410)</p><p id="ww1370445" class="Body"><span></span>(<span style="font-style: italic">LatticeSC/M only</span>)<span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027546" title="List of Primitive-Specific HDL Attributes"> MODULE_TYPE</a></span>: "TRDLLA"</p><p id="ww1370446" class="Body"><span></span>(<span style="font-style: italic">LatticeSC/M only</span>) <span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027362" title="List of Primitive-Specific HDL Attributes">IP_TYPE</a></span>: "TRDLLA"</p><h5 id="ww1369349" class="Heading4"><span></span>Description</h5><p id="ww1369350" class="BodyAfterHead"><span></span>TRDLLA will generate four phases of the clock, 0, 90, 180, 270 degrees, along with the control setting used to generate these phases. This mode features registered control bit output with separate enable, addition and subtraction on the outgoing control bits, lock achieved starting from minimum delay which guarantees lock to first harmonic (fundamental frequency), and four available output phases (0, 90, 180, 270) degrees. This requires internal feedback only, a maximum frequency 700MHz, and a minimum frequency 100MHz. </p><p id="ww1369351" class="Body"><span></span>For more information, see the following technical notes on the Lattice web site:</p><div id="ww1369352" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=19018" target="_blank">TN1098 - LatticeSC sysCLOCK and PLL/DLL Userâ€™s Guide</a></div><div id="ww1369353" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><a href="http://www.latticesemi.com/dynamic/view_document.cfm?document_id=21645" target="_blank">TN1103 - LatticeECP2 sysCLOCK PLL Design and Usage Guide</a></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>