m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Yan/Documents/GitHub/turma2022-2_vhdl/Aulas/Aula007/simulation/modelsim
Ea007c_generic
Z1 w1744025644
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8C:/Users/Yan/Documents/GitHub/turma2022-2_vhdl/Aulas/Aula007/a007c_generic.vhd
Z6 FC:/Users/Yan/Documents/GitHub/turma2022-2_vhdl/Aulas/Aula007/a007c_generic.vhd
l0
L10
VS@NVOgAUfVeSEk_e_NoZ83
!s100 gJ882@JLfK7Eid;K6l<B33
Z7 OV;C;10.5b;63
31
Z8 !s110 1746444229
!i10b 1
Z9 !s108 1746444229.000000
Z10 !s90 -reportprogress|300|-93|-work|work|C:/Users/Yan/Documents/GitHub/turma2022-2_vhdl/Aulas/Aula007/a007c_generic.vhd|
Z11 !s107 C:/Users/Yan/Documents/GitHub/turma2022-2_vhdl/Aulas/Aula007/a007c_generic.vhd|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1 CvgOpt 0
Artl
R2
R3
R4
Z14 DEx4 work 13 a007c_generic 0 22 S@NVOgAUfVeSEk_e_NoZ83
l19
L18
VHY56g180iaM9_]9;Z_nJ82
!s100 F330bez:iLzi^[@3WB0nd0
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Ea007d_generic_tb
Z15 w1746443227
R2
R3
R4
R0
Z16 8C:/Users/Yan/Documents/GitHub/turma2022-2_vhdl/Aulas/Aula007/a007d_generic_tb.vhd
Z17 FC:/Users/Yan/Documents/GitHub/turma2022-2_vhdl/Aulas/Aula007/a007d_generic_tb.vhd
l0
L11
V1230VGnJmXT]LdCEfc`L@3
!s100 h424lDH`ALRS6ZlafITiT1
R7
31
R8
!i10b 1
R9
Z18 !s90 -reportprogress|300|-93|-work|work|C:/Users/Yan/Documents/GitHub/turma2022-2_vhdl/Aulas/Aula007/a007d_generic_tb.vhd|
Z19 !s107 C:/Users/Yan/Documents/GitHub/turma2022-2_vhdl/Aulas/Aula007/a007d_generic_tb.vhd|
!i113 1
R12
R13
Asim
R14
R2
R3
R4
DEx4 work 16 a007d_generic_tb 0 22 1230VGnJmXT]LdCEfc`L@3
l30
L14
V;@jMn693@8b<Dk8LgDg=S0
!s100 l@kKiiz^CE=6fWVS9PR]^2
R7
31
R8
!i10b 1
R9
R18
R19
!i113 1
R12
R13
