##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_4
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for UART_RPi_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_RPi_IntClock:R)
		5.3::Critical Path Report for (Clock_4:R vs. Clock_4:R)
		5.4::Critical Path Report for (UART_RPi_IntClock:R vs. UART_RPi_IntClock:R)
		5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: Clock_1                    | Frequency: 56.93 MHz  | Target: 0.32 MHz   | 
Clock: Clock_4                    | Frequency: 35.36 MHz  | Target: 0.50 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 46.64 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: UART_RPi_IntClock          | Frequency: 39.34 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1            Clock_1            3.125e+006       3107436     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_4            Clock_4            2e+006           1971716     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          CyBUS_CLK          41666.7          20226       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          UART_RPi_IntClock  41666.7          29500       N/A              N/A         N/A              N/A         N/A              N/A         
UART_RPi_IntClock  UART_RPi_IntClock  2.16667e+006     2141248     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name      Setup to Clk  Clock Name:Phase  
-------------  ------------  ----------------  
Echo_L(0)_PAD  34497         CyBUS_CLK:R       
Echo_R(0)_PAD  35243         CyBUS_CLK:R       
Quad1A(0)_PAD  18901         Clock_4:R         
Quad1B(0)_PAD  21867         Clock_4:R         
Quad2A(0)_PAD  16720         Clock_4:R         
Quad2B(0)_PAD  20109         Clock_4:R         


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
LED_L(0)_PAD      23048         CyBUS_CLK:R                  
LED_R(0)_PAD      23607         CyBUS_CLK:R                  
RPi_Tx(0)_PAD     33411         UART_RPi_IntClock:R          
SCL_1(0)_PAD:out  21217         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out  20640         CyBUS_CLK(fixed-function):R  
STP_0(0)_PAD      23533         CyBUS_CLK:R                  
STP_1(0)_PAD      23097         CyBUS_CLK:R                  
STP_2(0)_PAD      23958         CyBUS_CLK:R                  
STP_3(0)_PAD      23514         CyBUS_CLK:R                  
TB_EN(0)_PAD      25262         CyBUS_CLK:R                  
TB_ENB(0)_PAD     24808         CyBUS_CLK:R                  
TB_PWM1(0)_PAD    25397         Clock_1:R                    
TB_PWM2(0)_PAD    25513         Clock_1:R                    
TB_PWM3(0)_PAD    24273         Clock_1:R                    
TB_PWM4(0)_PAD    23103         Clock_1:R                    
Trig_L(0)_PAD     23999         CyBUS_CLK:R                  
Trig_R(0)_PAD     23794         CyBUS_CLK:R                  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 56.93 MHz | Target: 0.32 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_1\/q
Path End       : Net_240/main_4
Capture Clock  : Net_240/clock_0
Path slack     : 3107436p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14054
-------------------------------------   ----- 
End-of-path arrival time (ps)           14054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_1\/clock_0                                 macrocell44         0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:toggle_1\/q                macrocell44     1250   1250  3107436  RISE       1
\QuadPWM:PwmDatapath:u0\/cs_addr_1  datapathcell1   3622   4872  3107436  RISE       1
\QuadPWM:PwmDatapath:u0\/ce1_comb   datapathcell1   6000  10872  3107436  RISE       1
Net_240/main_4                      macrocell43     3183  14054  3107436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell43         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_4
*************************************
Clock: Clock_4
Frequency: 35.36 MHz | Target: 0.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1260\/q
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 1971716p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                 1995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24054
-------------------------------------   ----- 
End-of-path arrival time (ps)           24054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell92         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1260\/q                                    macrocell92      1250   1250  1971716  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:reload\/main_0                macrocell23      9803  11053  1971716  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:reload\/q                     macrocell23      3350  14403  1971716  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell19   4521  18924  1971716  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell19   5130  24054  1971716  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell20      0  24054  1971716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell20      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 46.64 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20226p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17210
-------------------------------------   ----- 
End-of-path arrival time (ps)           17210
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sT24:timerdp:u0\/z0         datapathcell8     760    760  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell9       0    760  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0         datapathcell9    1210   1970  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell10      0   1970  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell10   2740   4710  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell8    4070   8780  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell8    5130  13910  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/ci         datapathcell9       0  13910  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell9    3300  17210  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/ci         datapathcell10      0  17210  20226  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell10      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_RPi_IntClock
***********************************************
Clock: UART_RPi_IntClock
Frequency: 39.34 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_3\/q
Path End       : \UART_RPi:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_RPi:BUART:sRX:RxBitCounter\/clock
Path slack     : 2141248p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20059
-------------------------------------   ----- 
End-of-path arrival time (ps)           20059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_3\/q            macrocell56   1250   1250  2141248  RISE       1
\UART_RPi:BUART:rx_counter_load\/main_2  macrocell5    9217  10467  2141248  RISE       1
\UART_RPi:BUART:rx_counter_load\/q       macrocell5    3350  13817  2141248  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/load   count7cell    6242  20059  2141248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20226p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17210
-------------------------------------   ----- 
End-of-path arrival time (ps)           17210
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sT24:timerdp:u0\/z0         datapathcell8     760    760  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell9       0    760  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0         datapathcell9    1210   1970  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell10      0   1970  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell10   2740   4710  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell8    4070   8780  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell8    5130  13910  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/ci         datapathcell9       0  13910  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell9    3300  17210  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/ci         datapathcell10      0  17210  20226  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell10      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_RPi_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RPi_RX(0)/fb
Path End       : \UART_RPi:BUART:rx_state_0\/main_8
Capture Clock  : \UART_RPi:BUART:rx_state_0\/clock_0
Path slack     : 29500p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_RPi_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8656
-------------------------------------   ---- 
End-of-path arrival time (ps)           8656
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RPi_RX(0)/in_clock                                          iocell13            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
RPi_RX(0)/fb                        iocell13      2515   2515  29500  RISE       1
\UART_RPi:BUART:rx_state_0\/main_8  macrocell54   6141   8656  29500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell54         0      0  RISE       1


5.3::Critical Path Report for (Clock_4:R vs. Clock_4:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1260\/q
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 1971716p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                 1995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24054
-------------------------------------   ----- 
End-of-path arrival time (ps)           24054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell92         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1260\/q                                    macrocell92      1250   1250  1971716  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:reload\/main_0                macrocell23      9803  11053  1971716  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:reload\/q                     macrocell23      3350  14403  1971716  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell19   4521  18924  1971716  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell19   5130  24054  1971716  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell20      0  24054  1971716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell20      0      0  RISE       1


5.4::Critical Path Report for (UART_RPi_IntClock:R vs. UART_RPi_IntClock:R)
***************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_3\/q
Path End       : \UART_RPi:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_RPi:BUART:sRX:RxBitCounter\/clock
Path slack     : 2141248p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20059
-------------------------------------   ----- 
End-of-path arrival time (ps)           20059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_3\/q            macrocell56   1250   1250  2141248  RISE       1
\UART_RPi:BUART:rx_counter_load\/main_2  macrocell5    9217  10467  2141248  RISE       1
\UART_RPi:BUART:rx_counter_load\/q       macrocell5    3350  13817  2141248  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/load   count7cell    6242  20059  2141248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_1\/q
Path End       : Net_240/main_4
Capture Clock  : Net_240/clock_0
Path slack     : 3107436p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14054
-------------------------------------   ----- 
End-of-path arrival time (ps)           14054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_1\/clock_0                                 macrocell44         0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:toggle_1\/q                macrocell44     1250   1250  3107436  RISE       1
\QuadPWM:PwmDatapath:u0\/cs_addr_1  datapathcell1   3622   4872  3107436  RISE       1
\QuadPWM:PwmDatapath:u0\/ce1_comb   datapathcell1   6000  10872  3107436  RISE       1
Net_240/main_4                      macrocell43     3183  14054  3107436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell43         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20226p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17210
-------------------------------------   ----- 
End-of-path arrival time (ps)           17210
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sT24:timerdp:u0\/z0         datapathcell8     760    760  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell9       0    760  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0         datapathcell9    1210   1970  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell10      0   1970  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell10   2740   4710  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell8    4070   8780  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell8    5130  13910  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/ci         datapathcell9       0  13910  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell9    3300  17210  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/ci         datapathcell10      0  17210  20226  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell10      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \US_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \US_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20266p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17170
-------------------------------------   ----- 
End-of-path arrival time (ps)           17170
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell16      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\US_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell16    760    760  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell17      0    760  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell17   1210   1970  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell18      0   1970  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell18   2740   4710  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell16   4030   8740  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell16   5130  13870  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell17      0  13870  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell17   3300  17170  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell18      0  17170  20266  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell18      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \QD1_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \QD1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20297p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17139
-------------------------------------   ----- 
End-of-path arrival time (ps)           17139
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell13      0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell13    760    760  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell14      0    760  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell14   1210   1970  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell15      0   1970  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell15   2740   4710  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell13   3999   8709  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell13   5130  13839  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell14      0  13839  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell14   3300  17139  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell15      0  17139  20297  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell15      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20580p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16856
-------------------------------------   ----- 
End-of-path arrival time (ps)           16856
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  20580  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  20580  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  20580  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  20580  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  20580  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   3716   8426  20580  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell5   5130  13556  20580  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/ci         datapathcell6      0  13556  20580  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell6   3300  16856  20580  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/ci         datapathcell7      0  16856  20580  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell7       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 23526p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13910
-------------------------------------   ----- 
End-of-path arrival time (ps)           13910
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sT24:timerdp:u0\/z0         datapathcell8     760    760  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell9       0    760  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0         datapathcell9    1210   1970  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell10      0   1970  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell10   2740   4710  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell8    4070   8780  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell8    5130  13910  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/ci         datapathcell9       0  13910  23526  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell9       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \US_Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \US_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 23566p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13870
-------------------------------------   ----- 
End-of-path arrival time (ps)           13870
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell16      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\US_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell16    760    760  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell17      0    760  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell17   1210   1970  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell18      0   1970  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell18   2740   4710  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell16   4030   8740  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell16   5130  13870  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell17      0  13870  23566  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell17      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \QD1_Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \QD1_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 23597p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13839
-------------------------------------   ----- 
End-of-path arrival time (ps)           13839
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell13      0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell13    760    760  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell14      0    760  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell14   1210   1970  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell15      0   1970  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell15   2740   4710  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell13   3999   8709  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell13   5130  13839  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell14      0  13839  23597  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell14      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 23880p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13556
-------------------------------------   ----- 
End-of-path arrival time (ps)           13556
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  20580  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  20580  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  20580  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  20580  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  20580  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   3716   8426  20580  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell5   5130  13556  20580  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/ci         datapathcell6      0  13556  23880  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell6       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \QD1_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \QD1_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 26225p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14942
-------------------------------------   ----- 
End-of-path arrival time (ps)           14942
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell13      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell13    760    760  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell14      0    760  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell14   1210   1970  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell15      0   1970  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell15   2740   4710  20297  RISE       1
\QD1_Timer:TimerUDB:status_tc\/main_1         macrocell21      4014   8724  26225  RISE       1
\QD1_Timer:TimerUDB:status_tc\/q              macrocell21      3350  12074  26225  RISE       1
\QD1_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell7     2868  14942  26225  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:rstSts:stsreg\/clock                    statusicell7        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 26368p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12169
-------------------------------------   ----- 
End-of-path arrival time (ps)           12169
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell4        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  24277  RISE       1
\Timer_L:TimerUDB:capt_fifo_load\/main_1               macrocell8      3547   4757  26368  RISE       1
\Timer_L:TimerUDB:capt_fifo_load\/q                    macrocell8      3350   8107  26368  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/f0_load             datapathcell7   4062  12169  26368  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell7       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 26825p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8782
-------------------------------------   ---- 
End-of-path arrival time (ps)           8782
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sT24:timerdp:u0\/z0         datapathcell8     760    760  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell9       0    760  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0         datapathcell9    1210   1970  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell10      0   1970  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell10   2740   4710  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell9    4072   8782  26825  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell9       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 26826p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8780
-------------------------------------   ---- 
End-of-path arrival time (ps)           8780
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sT24:timerdp:u0\/z0         datapathcell8     760    760  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell9       0    760  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0         datapathcell9    1210   1970  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell10      0   1970  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell10   2740   4710  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell8    4070   8780  26826  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell8       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \US_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \US_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 26865p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8742
-------------------------------------   ---- 
End-of-path arrival time (ps)           8742
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell16      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\US_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell16    760    760  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell17      0    760  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell17   1210   1970  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell18      0   1970  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell18   2740   4710  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell17   4032   8742  26865  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell17      0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \US_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \US_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 26866p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8740
-------------------------------------   ---- 
End-of-path arrival time (ps)           8740
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell16      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\US_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell16    760    760  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell17      0    760  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell17   1210   1970  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell18      0   1970  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell18   2740   4710  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell16   4030   8740  26866  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell16      0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 26897p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8709
-------------------------------------   ---- 
End-of-path arrival time (ps)           8709
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell13      0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell13    760    760  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell14      0    760  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell14   1210   1970  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell15      0   1970  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell15   2740   4710  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell13   3999   8709  26897  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell13      0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \QD1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \QD1_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 26900p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8707
-------------------------------------   ---- 
End-of-path arrival time (ps)           8707
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell13      0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell13    760    760  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell14      0    760  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell14   1210   1970  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell15      0   1970  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell15   2740   4710  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell14   3997   8707  26900  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell14      0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 26994p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11543
-------------------------------------   ----- 
End-of-path arrival time (ps)           11543
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell4        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  24277  RISE       1
\Timer_L:TimerUDB:capt_fifo_load\/main_1               macrocell8      3547   4757  26368  RISE       1
\Timer_L:TimerUDB:capt_fifo_load\/q                    macrocell8      3350   8107  26368  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/f0_load             datapathcell5   3436  11543  26994  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 26995p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11542
-------------------------------------   ----- 
End-of-path arrival time (ps)           11542
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell4        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  24277  RISE       1
\Timer_L:TimerUDB:capt_fifo_load\/main_1               macrocell8      3547   4757  26368  RISE       1
\Timer_L:TimerUDB:capt_fifo_load\/q                    macrocell8      3350   8107  26368  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/f0_load             datapathcell6   3435  11542  26995  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell6       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 27009p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11528
-------------------------------------   ----- 
End-of-path arrival time (ps)           11528
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  24675  RISE       1
\Timer_R:TimerUDB:capt_fifo_load\/main_1               macrocell11      3129   4339  27009  RISE       1
\Timer_R:TimerUDB:capt_fifo_load\/q                    macrocell11      3350   7689  27009  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/f0_load             datapathcell10   3839  11528  27009  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell10      0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27179p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8427
-------------------------------------   ---- 
End-of-path arrival time (ps)           8427
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  20580  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  20580  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  20580  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  20580  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  20580  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell6   3717   8427  27179  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell6       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27180p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8426
-------------------------------------   ---- 
End-of-path arrival time (ps)           8426
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  20580  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  20580  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  20580  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  20580  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  20580  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   3716   8426  27180  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_L:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_L:TimerUDB:rstSts:stsreg\/clock
Path slack     : 27366p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13801
-------------------------------------   ----- 
End-of-path arrival time (ps)           13801
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sT24:timerdp:u0\/z0       datapathcell5    760    760  20580  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell6      0    760  20580  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0       datapathcell6   1210   1970  20580  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell7      0   1970  20580  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell7   2740   4710  20580  RISE       1
\Timer_L:TimerUDB:status_tc\/main_1         macrocell9      3417   8127  27366  RISE       1
\Timer_L:TimerUDB:status_tc\/q              macrocell9      3350  11477  27366  RISE       1
\Timer_L:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2323  13801  27366  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:rstSts:stsreg\/clock                      statusicell3        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_R:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_R:TimerUDB:rstSts:stsreg\/clock
Path slack     : 27669p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13497
-------------------------------------   ----- 
End-of-path arrival time (ps)           13497
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sT24:timerdp:u0\/z0       datapathcell8     760    760  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell9       0    760  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0       datapathcell9    1210   1970  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell10      0   1970  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell10   2740   4710  20226  RISE       1
\Timer_R:TimerUDB:status_tc\/main_1         macrocell12      3126   7836  27669  RISE       1
\Timer_R:TimerUDB:status_tc\/q              macrocell12      3350  11186  27669  RISE       1
\Timer_R:TimerUDB:rstSts:stsreg\/status_0   statusicell4     2311  13497  27669  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:rstSts:stsreg\/clock                      statusicell4        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 27765p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7842
-------------------------------------   ---- 
End-of-path arrival time (ps)           7842
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sT24:timerdp:u0\/z0         datapathcell8     760    760  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell9       0    760  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/z0         datapathcell9    1210   1970  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell10      0   1970  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell10   2740   4710  20226  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell10   3132   7842  27765  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell10      0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \US_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \US_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 28025p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13141
-------------------------------------   ----- 
End-of-path arrival time (ps)           13141
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell16      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\US_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell16    760    760  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell17      0    760  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell17   1210   1970  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell18      0   1970  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell18   2740   4710  20266  RISE       1
\US_Timer:TimerUDB:status_tc\/main_1         macrocell22      2774   7484  28025  RISE       1
\US_Timer:TimerUDB:status_tc\/q              macrocell22      3350  10834  28025  RISE       1
\US_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell8     2308  13141  28025  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:rstSts:stsreg\/clock                     statusicell8        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 28073p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10464
-------------------------------------   ----- 
End-of-path arrival time (ps)           10464
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    1210   1210  24675  RISE       1
\Timer_R:TimerUDB:capt_fifo_load\/main_1               macrocell11     3129   4339  27009  RISE       1
\Timer_R:TimerUDB:capt_fifo_load\/q                    macrocell11     3350   7689  27009  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/f0_load             datapathcell8   2775  10464  28073  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell8       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 28077p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10460
-------------------------------------   ----- 
End-of-path arrival time (ps)           10460
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    1210   1210  24675  RISE       1
\Timer_R:TimerUDB:capt_fifo_load\/main_1               macrocell11     3129   4339  27009  RISE       1
\Timer_R:TimerUDB:capt_fifo_load\/q                    macrocell11     3350   7689  27009  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/f0_load             datapathcell9   2771  10460  28077  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell9       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \US_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \US_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28109p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7498
-------------------------------------   ---- 
End-of-path arrival time (ps)           7498
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell16      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\US_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell16    760    760  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell17      0    760  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell17   1210   1970  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell18      0   1970  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell18   2740   4710  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell18   2788   7498  28109  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell18      0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \QD1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \QD1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28121p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7485
-------------------------------------   ---- 
End-of-path arrival time (ps)           7485
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell13      0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell13    760    760  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell14      0    760  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell14   1210   1970  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell15      0   1970  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell15   2740   4710  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell15   2775   7485  28121  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell15      0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28265p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7342
-------------------------------------   ---- 
End-of-path arrival time (ps)           7342
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  20580  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  20580  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  20580  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  20580  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  20580  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell7   2632   7342  28265  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell7       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_315/q
Path End       : \QD1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_2
Capture Clock  : \QD1_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 29119p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6488
-------------------------------------   ---- 
End-of-path arrival time (ps)           6488
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_315/clock_0                                             macrocell80         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_315/q                                       macrocell80      1250   1250  23268  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_2  datapathcell14   5238   6488  29119  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell14      0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : Net_304/main_1
Capture Clock  : Net_304/clock_0
Path slack     : 29447p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8710
-------------------------------------   ---- 
End-of-path arrival time (ps)           8710
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell16      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\US_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell16    760    760  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell17      0    760  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell17   1210   1970  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell18      0   1970  20266  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell18   2740   4710  20266  RISE       1
Net_304/main_1                               macrocell81      4000   8710  29447  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_304/clock_0                                             macrocell81         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RPi_RX(0)/fb
Path End       : \UART_RPi:BUART:rx_state_0\/main_8
Capture Clock  : \UART_RPi:BUART:rx_state_0\/clock_0
Path slack     : 29500p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_RPi_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8656
-------------------------------------   ---- 
End-of-path arrival time (ps)           8656
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RPi_RX(0)/in_clock                                          iocell13            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
RPi_RX(0)/fb                        iocell13      2515   2515  29500  RISE       1
\UART_RPi:BUART:rx_state_0\/main_8  macrocell54   6141   8656  29500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RPi_RX(0)/fb
Path End       : \UART_RPi:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_RPi:BUART:sRX:RxShifter:u0\/clock
Path slack     : 29549p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_RPi_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8647
-------------------------------------   ---- 
End-of-path arrival time (ps)           8647
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RPi_RX(0)/in_clock                                          iocell13            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
RPi_RX(0)/fb                                iocell13        2515   2515  29500  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   6132   8647  29549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_R:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_R:TimerUDB:rstSts:stsreg\/clock
Path slack     : 29648p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11519
-------------------------------------   ----- 
End-of-path arrival time (ps)           11519
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  24675  RISE       1
\Timer_R:TimerUDB:capt_fifo_load\/main_1               macrocell11    3129   4339  27009  RISE       1
\Timer_R:TimerUDB:capt_fifo_load\/q                    macrocell11    3350   7689  27009  RISE       1
\Timer_R:TimerUDB:rstSts:stsreg\/status_1              statusicell4   3830  11519  29648  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:rstSts:stsreg\/clock                      statusicell4        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_304/q
Path End       : \US_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_2
Capture Clock  : \US_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 29736p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5871
-------------------------------------   ---- 
End-of-path arrival time (ps)           5871
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_304/clock_0                                             macrocell81         0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_304/q                                      macrocell81      1250   1250  24964  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_2  datapathcell18   4621   5871  29736  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell18      0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_L:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_L:TimerUDB:rstSts:stsreg\/clock
Path slack     : 29758p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11409
-------------------------------------   ----- 
End-of-path arrival time (ps)           11409
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell4        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  24277  RISE       1
\Timer_L:TimerUDB:capt_fifo_load\/main_1               macrocell8     3547   4757  26368  RISE       1
\Timer_L:TimerUDB:capt_fifo_load\/q                    macrocell8     3350   8107  26368  RISE       1
\Timer_L:TimerUDB:rstSts:stsreg\/status_1              statusicell3   3302  11409  29758  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:rstSts:stsreg\/clock                      statusicell3        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_315/q
Path End       : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_2
Capture Clock  : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 29868p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5739
-------------------------------------   ---- 
End-of-path arrival time (ps)           5739
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_315/clock_0                                             macrocell80         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_315/q                                       macrocell80      1250   1250  23268  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_2  datapathcell13   4489   5739  29868  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell13      0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_315/q
Path End       : \QD1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_2
Capture Clock  : \QD1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 30003p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5604
-------------------------------------   ---- 
End-of-path arrival time (ps)           5604
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_315/clock_0                                             macrocell80         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_315/q                                       macrocell80      1250   1250  23268  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_2  datapathcell15   4354   5604  30003  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell15      0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 30014p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5593
-------------------------------------   ---- 
End-of-path arrival time (ps)           5593
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell4        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  24277  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell7   4383   5593  30014  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell7       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 30190p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5417
-------------------------------------   ---- 
End-of-path arrival time (ps)           5417
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  24675  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell10   4207   5417  30190  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u2\/clock                    datapathcell10      0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \US_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \US_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 30246p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5360
-------------------------------------   ---- 
End-of-path arrival time (ps)           5360
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell9        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell9     1210   1210  24567  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell18   4150   5360  30246  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell18      0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RPi_RX(0)/fb
Path End       : \UART_RPi:BUART:rx_state_2\/main_8
Capture Clock  : \UART_RPi:BUART:rx_state_2\/clock_0
Path slack     : 30477p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_RPi_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7679
-------------------------------------   ---- 
End-of-path arrival time (ps)           7679
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RPi_RX(0)/in_clock                                          iocell13            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
RPi_RX(0)/fb                        iocell13      2515   2515  29500  RISE       1
\UART_RPi:BUART:rx_state_2\/main_8  macrocell57   5164   7679  30477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RPi_RX(0)/fb
Path End       : \UART_RPi:BUART:rx_status_3\/main_5
Capture Clock  : \UART_RPi:BUART:rx_status_3\/clock_0
Path slack     : 30477p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_RPi_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7679
-------------------------------------   ---- 
End-of-path arrival time (ps)           7679
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RPi_RX(0)/in_clock                                          iocell13            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
RPi_RX(0)/fb                         iocell13      2515   2515  29500  RISE       1
\UART_RPi:BUART:rx_status_3\/main_5  macrocell60   5164   7679  30477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RPi_RX(0)/fb
Path End       : \UART_RPi:BUART:rx_last\/main_0
Capture Clock  : \UART_RPi:BUART:rx_last\/clock_0
Path slack     : 30477p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_RPi_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7679
-------------------------------------   ---- 
End-of-path arrival time (ps)           7679
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RPi_RX(0)/in_clock                                          iocell13            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
RPi_RX(0)/fb                     iocell13      2515   2515  29500  RISE       1
\UART_RPi:BUART:rx_last\/main_0  macrocell61   5164   7679  30477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_last\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 30526p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5081
-------------------------------------   ---- 
End-of-path arrival time (ps)           5081
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell8        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8     1210   1210  23926  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell13   3871   5081  30526  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell13      0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \QD1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \QD1_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 30530p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5076
-------------------------------------   ---- 
End-of-path arrival time (ps)           5076
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell8        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8     1210   1210  23926  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell14   3866   5076  30530  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell14      0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : Net_315/main_1
Capture Clock  : Net_315/clock_0
Path slack     : 30640p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7517
-------------------------------------   ---- 
End-of-path arrival time (ps)           7517
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell13      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\QD1_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell13    760    760  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell14      0    760  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell14   1210   1970  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell15      0   1970  20297  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell15   2740   4710  20297  RISE       1
Net_315/main_1                                macrocell80      2807   7517  30640  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_315/clock_0                                             macrocell80         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 30874p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell4        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  24277  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell6   3522   4732  30874  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell6       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_L:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_L:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 30877p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell4        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  24277  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell5   3519   4729  30877  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \US_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \US_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 31167p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4440
-------------------------------------   ---- 
End-of-path arrival time (ps)           4440
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell9        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell9     1210   1210  24567  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell16   3230   4440  31167  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell16      0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \US_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \US_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 31171p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4436
-------------------------------------   ---- 
End-of-path arrival time (ps)           4436
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell9        0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell9     1210   1210  24567  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell17   3226   4436  31171  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell17      0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 31275p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    1210   1210  24675  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell8   3121   4331  31275  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u0\/clock                    datapathcell8       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_R:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_R:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 31446p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4161
-------------------------------------   ---- 
End-of-path arrival time (ps)           4161
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    1210   1210  24675  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell9   2951   4161  31446  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sT24:timerdp:u1\/clock                    datapathcell9       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_304/q
Path End       : \US_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_2
Capture Clock  : \US_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 31551p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_304/clock_0                                             macrocell81         0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_304/q                                      macrocell81      1250   1250  24964  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_2  datapathcell17   2806   4056  31551  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell17      0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_304/q
Path End       : \US_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_2
Capture Clock  : \US_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 31564p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_304/clock_0                                             macrocell81         0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_304/q                                      macrocell81      1250   1250  24964  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_2  datapathcell16   2793   4043  31564  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell16      0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \QD1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \QD1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 31762p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell8        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8     1210   1210  23926  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell15   2635   3845  31762  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell15      0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_219/main_1
Capture Clock  : Net_219/clock_0
Path slack     : 32725p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5432
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  24675  RISE       1
Net_219/main_1                                         macrocell65    4222   5432  32725  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_219/clock_0                                             macrocell65         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_188/main_1
Capture Clock  : Net_188/clock_0
Path slack     : 33410p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4747
-------------------------------------   ---- 
End-of-path arrival time (ps)           4747
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell4        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  24277  RISE       1
Net_188/main_1                                         macrocell63    3537   4747  33410  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_188/clock_0                                             macrocell63         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_304/main_0
Capture Clock  : Net_304/clock_0
Path slack     : 33708p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell9        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\US_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell9   1210   1210  24567  RISE       1
Net_304/main_0                                          macrocell81    3238   4448  33708  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_304/clock_0                                             macrocell81         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_R:TimerUDB:capture_last\/q
Path End       : Net_219/main_2
Capture Clock  : Net_219/clock_0
Path slack     : 33995p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_R:TimerUDB:capture_last\/clock_0                     macrocell64         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_R:TimerUDB:capture_last\/q  macrocell64   1250   1250  27813  RISE       1
Net_219/main_2                     macrocell65   2912   4162  33995  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_219/clock_0                                             macrocell65         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_315/main_0
Capture Clock  : Net_315/clock_0
Path slack     : 34289p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell8        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QD1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8   1210   1210  23926  RISE       1
Net_315/main_0                                           macrocell80    2657   3867  34289  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_315/clock_0                                             macrocell80         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_L:TimerUDB:capture_last\/q
Path End       : Net_188/main_2
Capture Clock  : Net_188/clock_0
Path slack     : 34327p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_L:TimerUDB:capture_last\/clock_0                     macrocell62         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_L:TimerUDB:capture_last\/q  macrocell62   1250   1250  27296  RISE       1
Net_188/main_2                     macrocell63   2579   3829  34327  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_188/clock_0                                             macrocell63         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_304/q
Path End       : \US_Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \US_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 35236p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6431
-------------------------------------   ---- 
End-of-path arrival time (ps)           6431
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_304/clock_0                                             macrocell81         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
Net_304/q                                macrocell81    1250   1250  24964  RISE       1
\US_Timer:TimerUDB:rstSts:stsreg\/reset  statusicell8   5181   6431  35236  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\US_Timer:TimerUDB:rstSts:stsreg\/clock                     statusicell8        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_315/q
Path End       : \QD1_Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \QD1_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 36589p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5078
-------------------------------------   ---- 
End-of-path arrival time (ps)           5078
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_315/clock_0                                             macrocell80         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
Net_315/q                                 macrocell80    1250   1250  23268  RISE       1
\QD1_Timer:TimerUDB:rstSts:stsreg\/reset  statusicell7   3828   5078  36589  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\QD1_Timer:TimerUDB:rstSts:stsreg\/clock                    statusicell7        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1260\/q
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 1971716p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                 1995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24054
-------------------------------------   ----- 
End-of-path arrival time (ps)           24054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell92         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1260\/q                                    macrocell92      1250   1250  1971716  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:reload\/main_0                macrocell23      9803  11053  1971716  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:reload\/q                     macrocell23      3350  14403  1971716  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell19   4521  18924  1971716  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell19   5130  24054  1971716  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell20      0  24054  1971716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell20      0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1260\/q
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 1974740p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                 1995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21030
-------------------------------------   ----- 
End-of-path arrival time (ps)           21030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell76         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1260\/q                                    macrocell76      1250   1250  1974740  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:reload\/main_0                macrocell14      8686   9936  1974740  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:reload\/q                     macrocell14      3350  13286  1974740  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell11   2614  15900  1974740  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell11   5130  21030  1974740  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell12      0  21030  1974740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell12      0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1260\/q
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 1975016p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18924
-------------------------------------   ----- 
End-of-path arrival time (ps)           18924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell92         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1260\/q                                    macrocell92      1250   1250  1971716  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:reload\/main_0                macrocell23      9803  11053  1971716  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:reload\/q                     macrocell23      3350  14403  1971716  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell19   4521  18924  1975016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell19      0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1260\/q
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 1976009p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17931
-------------------------------------   ----- 
End-of-path arrival time (ps)           17931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell92         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1260\/q                                    macrocell92      1250   1250  1971716  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:reload\/main_0                macrocell23      9803  11053  1971716  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:reload\/q                     macrocell23      3350  14403  1971716  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell20   3528  17931  1976009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell20      0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1976222p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23278
-------------------------------------   ----- 
End-of-path arrival time (ps)           23278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell11      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell11    760    760  1976183  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell12      0    760  1976183  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell12   2740   3500  1976183  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:status_3\/main_0            macrocell17      9712  13212  1976222  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:status_3\/q                 macrocell17      3350  16562  1976222  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell5     6716  23278  1976222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell5        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1203\/q
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 1977643p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16297
-------------------------------------   ----- 
End-of-path arrival time (ps)           16297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1203\/clock_0                              macrocell89         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1203\/q                                    macrocell89      1250   1250  1974888  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:count_enable\/main_2          macrocell27      7294   8544  1974888  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:count_enable\/q               macrocell27      3350  11894  1974888  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell20   4403  16297  1977643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell20      0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1260\/q
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 1978038p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15902
-------------------------------------   ----- 
End-of-path arrival time (ps)           15902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell76         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1260\/q                                    macrocell76      1250   1250  1974740  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:reload\/main_0                macrocell14      8686   9936  1974740  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:reload\/q                     macrocell14      3350  13286  1974740  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell12   2616  15902  1978038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell12      0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1260\/q
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 1978040p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15900
-------------------------------------   ----- 
End-of-path arrival time (ps)           15900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell76         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1260\/q                                    macrocell76      1250   1250  1974740  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:reload\/main_0                macrocell14      8686   9936  1974740  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:reload\/q                     macrocell14      3350  13286  1974740  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell11   2614  15900  1978040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell11      0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1203\/q
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 1978188p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15752
-------------------------------------   ----- 
End-of-path arrival time (ps)           15752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1203\/clock_0                              macrocell89         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1203\/q                                    macrocell89      1250   1250  1974888  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:count_enable\/main_2          macrocell27      7294   8544  1974888  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:count_enable\/q               macrocell27      3350  11894  1974888  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell19   3858  15752  1978188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell19      0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1203\/q
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 1979218p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14722
-------------------------------------   ----- 
End-of-path arrival time (ps)           14722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1203\/clock_0                              macrocell73         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1203\/q                                    macrocell73      1250   1250  1976480  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:count_enable\/main_2          macrocell18      3454   4704  1976480  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:count_enable\/q               macrocell18      3350   8054  1976480  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell12   6668  14722  1979218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell12      0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_A_filt\/q
Path End       : \TB9051_QD2:Net_1251\/main_7
Capture Clock  : \TB9051_QD2:Net_1251\/clock_0
Path slack     : 1979492p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16998
-------------------------------------   ----- 
End-of-path arrival time (ps)           16998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/clock_0                  macrocell90         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_A_filt\/q  macrocell90   1250   1250  1979492  RISE       1
\TB9051_QD2:Net_1251_split\/main_2   macrocell87   8773  10023  1979492  RISE       1
\TB9051_QD2:Net_1251_split\/q        macrocell87   3350  13373  1979492  RISE       1
\TB9051_QD2:Net_1251\/main_7         macrocell82   3626  16998  1979492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1251\/clock_0                              macrocell82         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1203\/q
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 1979780p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14160
-------------------------------------   ----- 
End-of-path arrival time (ps)           14160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1203\/clock_0                              macrocell73         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1203\/q                                    macrocell73      1250   1250  1976480  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:count_enable\/main_2          macrocell18      3454   4704  1976480  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:count_enable\/q               macrocell18      3350   8054  1976480  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell11   6106  14160  1979780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell11      0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1251\/q
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 1980968p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12972
-------------------------------------   ----- 
End-of-path arrival time (ps)           12972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1251\/clock_0                              macrocell82         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1251\/q                                    macrocell82      1250   1250  1978208  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell20  11722  12972  1980968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell20      0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1251\/q
Path End       : \TB9051_QD1:bQuadDec:Stsreg\/status_0
Capture Clock  : \TB9051_QD1:bQuadDec:Stsreg\/clock
Path slack     : 1981046p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18454
-------------------------------------   ----- 
End-of-path arrival time (ps)           18454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1251\/q                macrocell66    1250   1250  1981046  RISE       1
\TB9051_QD1:Net_530\/main_1            macrocell19    6519   7769  1981046  RISE       1
\TB9051_QD1:Net_530\/q                 macrocell19    3350  11119  1981046  RISE       1
\TB9051_QD1:bQuadDec:Stsreg\/status_0  statusicell6   7335  18454  1981046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:Stsreg\/clock                         statusicell6        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1251\/q
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 1981508p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12432
-------------------------------------   ----- 
End-of-path arrival time (ps)           12432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1251\/clock_0                              macrocell82         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1251\/q                                    macrocell82      1250   1250  1978208  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell19  11182  12432  1981508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell19      0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1251\/q
Path End       : \TB9051_QD1:bQuadDec:Stsreg\/status_1
Capture Clock  : \TB9051_QD1:bQuadDec:Stsreg\/clock
Path slack     : 1981809p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17691
-------------------------------------   ----- 
End-of-path arrival time (ps)           17691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1251\/q                macrocell66    1250   1250  1981046  RISE       1
\TB9051_QD1:Net_611\/main_1            macrocell20    7076   8326  1981809  RISE       1
\TB9051_QD1:Net_611\/q                 macrocell20    3350  11676  1981809  RISE       1
\TB9051_QD1:bQuadDec:Stsreg\/status_1  statusicell6   6015  17691  1981809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:Stsreg\/clock                         statusicell6        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:error\/q
Path End       : \TB9051_QD1:Net_1251\/main_7
Capture Clock  : \TB9051_QD1:Net_1251\/clock_0
Path slack     : 1982330p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14160
-------------------------------------   ----- 
End-of-path arrival time (ps)           14160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:error\/q       macrocell77   1250   1250  1982330  RISE       1
\TB9051_QD1:Net_1251_split\/main_4  macrocell71   7275   8525  1982330  RISE       1
\TB9051_QD1:Net_1251_split\/q       macrocell71   3350  11875  1982330  RISE       1
\TB9051_QD1:Net_1251\/main_7        macrocell66   2285  14160  1982330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell66         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1251\/q
Path End       : \TB9051_QD2:bQuadDec:Stsreg\/status_1
Capture Clock  : \TB9051_QD2:bQuadDec:Stsreg\/clock
Path slack     : 1982497p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17003
-------------------------------------   ----- 
End-of-path arrival time (ps)           17003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1251\/clock_0                              macrocell82         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1251\/q                macrocell82     1250   1250  1978208  RISE       1
\TB9051_QD2:Net_611\/main_1            macrocell29    10082  11332  1982497  RISE       1
\TB9051_QD2:Net_611\/q                 macrocell29     3350  14682  1982497  RISE       1
\TB9051_QD2:bQuadDec:Stsreg\/status_1  statusicell10   2321  17003  1982497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:Stsreg\/clock                         statusicell10       0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1251\/q
Path End       : \TB9051_QD2:bQuadDec:Stsreg\/status_0
Capture Clock  : \TB9051_QD2:bQuadDec:Stsreg\/clock
Path slack     : 1982512p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16988
-------------------------------------   ----- 
End-of-path arrival time (ps)           16988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1251\/clock_0                              macrocell82         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1251\/q                macrocell82     1250   1250  1978208  RISE       1
\TB9051_QD2:Net_530\/main_1            macrocell28    10072  11322  1982512  RISE       1
\TB9051_QD2:Net_530\/q                 macrocell28     3350  14672  1982512  RISE       1
\TB9051_QD2:bQuadDec:Stsreg\/status_0  statusicell10   2315  16988  1982512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:Stsreg\/clock                         statusicell10       0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \TB9051_QD1:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 1982694p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13796
-------------------------------------   ----- 
End-of-path arrival time (ps)           13796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell11      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell11    760    760  1976183  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell12      0    760  1976183  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell12   2740   3500  1976183  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell68     10296  13796  1982694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:underflow_reg_i\/clock_0      macrocell68         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1983445p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16055
-------------------------------------   ----- 
End-of-path arrival time (ps)           16055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell19      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell19    760    760  1976932  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell20      0    760  1976932  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell20   2740   3500  1976932  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:status_3\/main_0            macrocell26      6276   9776  1983445  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:status_3\/q                 macrocell26      3350  13126  1983445  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell9     2929  16055  1983445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell9        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1983844p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15656
-------------------------------------   ----- 
End-of-path arrival time (ps)           15656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell11      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell11    670    670  1978347  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell12      0    670  1978347  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell12   2720   3390  1978347  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:status_2\/main_0            macrocell16      5247   8637  1983844  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:status_2\/q                 macrocell16      3350  11987  1983844  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell5     3668  15656  1983844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell5        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1251\/q
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 1984192p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9748
-------------------------------------   ---- 
End-of-path arrival time (ps)           9748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1251\/q                                    macrocell66      1250   1250  1981046  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell12   8498   9748  1984192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock      datapathcell12      0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1984220p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15280
-------------------------------------   ----- 
End-of-path arrival time (ps)           15280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell11      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT    slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell11   1370   1370  1984220  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell12      0   1370  1984220  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell12   2260   3630  1984220  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:status_0\/main_0             macrocell15      3897   7527  1984220  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:status_0\/q                  macrocell15      3350  10877  1984220  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell5     4403  15280  1984220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell5        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_A_filt\/q
Path End       : \TB9051_QD2:bQuadDec:state_1\/main_1
Capture Clock  : \TB9051_QD2:bQuadDec:state_1\/clock_0
Path slack     : 1984295p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12195
-------------------------------------   ----- 
End-of-path arrival time (ps)           12195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/clock_0                  macrocell90         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_A_filt\/q   macrocell90   1250   1250  1979492  RISE       1
\TB9051_QD2:bQuadDec:state_1\/main_1  macrocell94  10945  12195  1984295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_1\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_A_filt\/q
Path End       : \TB9051_QD2:bQuadDec:error\/main_1
Capture Clock  : \TB9051_QD2:bQuadDec:error\/clock_0
Path slack     : 1984303p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12187
-------------------------------------   ----- 
End-of-path arrival time (ps)           12187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/clock_0                  macrocell90         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_A_filt\/q  macrocell90   1250   1250  1979492  RISE       1
\TB9051_QD2:bQuadDec:error\/main_1   macrocell93  10937  12187  1984303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_A_filt\/q
Path End       : \TB9051_QD2:Net_1251\/main_2
Capture Clock  : \TB9051_QD2:Net_1251\/clock_0
Path slack     : 1984306p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12184
-------------------------------------   ----- 
End-of-path arrival time (ps)           12184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/clock_0                  macrocell90         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_A_filt\/q  macrocell90   1250   1250  1979492  RISE       1
\TB9051_QD2:Net_1251\/main_2         macrocell82  10934  12184  1984306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1251\/clock_0                              macrocell82         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1251\/q
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 1984736p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 1993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9204
-------------------------------------   ---- 
End-of-path arrival time (ps)           9204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1251\/q                                    macrocell66      1250   1250  1981046  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell11   7954   9204  1984736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell11      0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \TB9051_QD2:Net_1275\/main_0
Capture Clock  : \TB9051_QD2:Net_1275\/clock_0
Path slack     : 1985243p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11247
-------------------------------------   ----- 
End-of-path arrival time (ps)           11247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell19      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell19    760    760  1976932  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell20      0    760  1976932  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell20   2740   3500  1976932  RISE       1
\TB9051_QD2:Net_1275\/main_0                             macrocell85      7747  11247  1985243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1275\/clock_0                              macrocell85         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_A_filt\/q
Path End       : \TB9051_QD2:bQuadDec:state_0\/main_1
Capture Clock  : \TB9051_QD2:bQuadDec:state_0\/clock_0
Path slack     : 1985530p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10960
-------------------------------------   ----- 
End-of-path arrival time (ps)           10960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/clock_0                  macrocell90         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_A_filt\/q   macrocell90   1250   1250  1979492  RISE       1
\TB9051_QD2:bQuadDec:state_0\/main_1  macrocell95   9710  10960  1985530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_0\/clock_0                      macrocell95         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Cnt16:CounterUDB:prevCompare\/q
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1986009p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13491
-------------------------------------   ----- 
End-of-path arrival time (ps)           13491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:prevCompare\/clock_0          macrocell86         0      0  RISE       1

Data path
pin name                                               model name    delay     AT    slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD2:Cnt16:CounterUDB:prevCompare\/q            macrocell86    1250   1250  1984505  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:status_0\/main_1          macrocell24    5982   7232  1986009  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:status_0\/q               macrocell24    3350  10582  1986009  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0  statusicell9   2909  13491  1986009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell9        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \TB9051_QD2:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 1986145p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10345
-------------------------------------   ----- 
End-of-path arrival time (ps)           10345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell19      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell19    760    760  1976932  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell20      0    760  1976932  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell20   2740   3500  1976932  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell84      6845  10345  1986145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:underflow_reg_i\/clock_0      macrocell84         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:error\/q
Path End       : \TB9051_QD1:Net_1251\/main_4
Capture Clock  : \TB9051_QD1:Net_1251\/clock_0
Path slack     : 1986390p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10100
-------------------------------------   ----- 
End-of-path arrival time (ps)           10100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:error\/q  macrocell77   1250   1250  1982330  RISE       1
\TB9051_QD1:Net_1251\/main_4   macrocell66   8850  10100  1986390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell66         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_A_filt\/q
Path End       : \TB9051_QD2:Net_1203\/main_2
Capture Clock  : \TB9051_QD2:Net_1203\/clock_0
Path slack     : 1986459p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10031
-------------------------------------   ----- 
End-of-path arrival time (ps)           10031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/clock_0                  macrocell90         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_A_filt\/q  macrocell90   1250   1250  1979492  RISE       1
\TB9051_QD2:Net_1203\/main_2         macrocell89   8781  10031  1986459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1203\/clock_0                              macrocell89         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1986872p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12628
-------------------------------------   ----- 
End-of-path arrival time (ps)           12628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell19      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell19    670    670  1977074  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell20      0    670  1977074  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell20   2720   3390  1977074  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:status_2\/main_0            macrocell25      3570   6960  1986872  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:status_2\/q                 macrocell25      3350  10310  1986872  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell9     2318  12628  1986872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell9        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \TB9051_QD1:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 1987297p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9193
-------------------------------------   ---- 
End-of-path arrival time (ps)           9193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell11      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell11    670    670  1978347  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell12      0    670  1978347  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell12   2720   3390  1978347  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell67      5803   9193  1987297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:overflow_reg_i\/clock_0       macrocell67         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:error\/q
Path End       : \TB9051_QD2:bQuadDec:Stsreg\/status_3
Capture Clock  : \TB9051_QD2:bQuadDec:Stsreg\/clock
Path slack     : 1987742p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11758
-------------------------------------   ----- 
End-of-path arrival time (ps)           11758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:error\/q          macrocell93     1250   1250  1982159  RISE       1
\TB9051_QD2:bQuadDec:Stsreg\/status_3  statusicell10  10508  11758  1987742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:Stsreg\/clock                         statusicell10       0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:error\/q
Path End       : \TB9051_QD2:bQuadDec:state_0\/main_3
Capture Clock  : \TB9051_QD2:bQuadDec:state_0\/clock_0
Path slack     : 1987896p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8594
-------------------------------------   ---- 
End-of-path arrival time (ps)           8594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:error\/q         macrocell93   1250   1250  1982159  RISE       1
\TB9051_QD2:bQuadDec:state_0\/main_3  macrocell95   7344   8594  1987896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_0\/clock_0                      macrocell95         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1203\/q
Path End       : \TB9051_QD2:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 1987926p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8564
-------------------------------------   ---- 
End-of-path arrival time (ps)           8564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1203\/clock_0                              macrocell89         0      0  RISE       1

Data path
pin name                                             model name   delay     AT    slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1203\/q                              macrocell89   1250   1250  1974888  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell88   7314   8564  1987926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:count_stored_i\/clock_0       macrocell88         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:error\/q
Path End       : \TB9051_QD2:Net_1203\/main_4
Capture Clock  : \TB9051_QD2:Net_1203\/clock_0
Path slack     : 1987962p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8528
-------------------------------------   ---- 
End-of-path arrival time (ps)           8528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:error\/q  macrocell93   1250   1250  1982159  RISE       1
\TB9051_QD2:Net_1203\/main_4   macrocell89   7278   8528  1987962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1203\/clock_0                              macrocell89         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:error\/q
Path End       : \TB9051_QD1:bQuadDec:Stsreg\/status_3
Capture Clock  : \TB9051_QD1:bQuadDec:Stsreg\/clock
Path slack     : 1987980p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11520
-------------------------------------   ----- 
End-of-path arrival time (ps)           11520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:error\/q          macrocell77    1250   1250  1982330  RISE       1
\TB9051_QD1:bQuadDec:Stsreg\/status_3  statusicell6  10270  11520  1987980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:Stsreg\/clock                         statusicell6        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \TB9051_QD1:Net_1275\/main_0
Capture Clock  : \TB9051_QD1:Net_1275\/clock_0
Path slack     : 1987991p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8499
-------------------------------------   ---- 
End-of-path arrival time (ps)           8499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell11      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell11    760    760  1976183  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell12      0    760  1976183  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell12   2740   3500  1976183  RISE       1
\TB9051_QD1:Net_1275\/main_0                             macrocell69      4999   8499  1987991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1275\/clock_0                              macrocell69         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:error\/q
Path End       : \TB9051_QD2:Net_1251\/main_4
Capture Clock  : \TB9051_QD2:Net_1251\/clock_0
Path slack     : 1988022p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8468
-------------------------------------   ---- 
End-of-path arrival time (ps)           8468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:error\/q  macrocell93   1250   1250  1982159  RISE       1
\TB9051_QD2:Net_1251\/main_4   macrocell82   7218   8468  1988022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1251\/clock_0                              macrocell82         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:state_1\/q
Path End       : \TB9051_QD2:Net_1203\/main_5
Capture Clock  : \TB9051_QD2:Net_1203\/clock_0
Path slack     : 1988344p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8146
-------------------------------------   ---- 
End-of-path arrival time (ps)           8146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_1\/clock_0                      macrocell94         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:state_1\/q  macrocell94   1250   1250  1981923  RISE       1
\TB9051_QD2:Net_1203\/main_5     macrocell89   6896   8146  1988344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1203\/clock_0                              macrocell89         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \TB9051_QD1:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 1988399p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8091
-------------------------------------   ---- 
End-of-path arrival time (ps)           8091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell11      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT    slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell11   1370   1370  1984220  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell12      0   1370  1984220  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell12   2260   3630  1984220  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:prevCompare\/main_0          macrocell70      4461   8091  1988399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:prevCompare\/clock_0          macrocell70         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:error\/q
Path End       : \TB9051_QD1:bQuadDec:state_1\/main_3
Capture Clock  : \TB9051_QD1:bQuadDec:state_1\/clock_0
Path slack     : 1988402p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8088
-------------------------------------   ---- 
End-of-path arrival time (ps)           8088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:error\/q         macrocell77   1250   1250  1982330  RISE       1
\TB9051_QD1:bQuadDec:state_1\/main_3  macrocell78   6838   8088  1988402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_1\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:error\/q
Path End       : \TB9051_QD2:Net_1260\/main_1
Capture Clock  : \TB9051_QD2:Net_1260\/clock_0
Path slack     : 1988451p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8039
-------------------------------------   ---- 
End-of-path arrival time (ps)           8039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:error\/q  macrocell93   1250   1250  1982159  RISE       1
\TB9051_QD2:Net_1260\/main_1   macrocell92   6789   8039  1988451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell92         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1260\/q
Path End       : \TB9051_QD1:Net_1251\/main_1
Capture Clock  : \TB9051_QD1:Net_1251\/clock_0
Path slack     : 1988663p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7827
-------------------------------------   ---- 
End-of-path arrival time (ps)           7827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell76         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1260\/q       macrocell76   1250   1250  1974740  RISE       1
\TB9051_QD1:Net_1251\/main_1  macrocell66   6577   7827  1988663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell66         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:state_0\/q
Path End       : \TB9051_QD1:bQuadDec:state_1\/main_5
Capture Clock  : \TB9051_QD1:bQuadDec:state_1\/clock_0
Path slack     : 1988782p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7708
-------------------------------------   ---- 
End-of-path arrival time (ps)           7708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_0\/clock_0                      macrocell79         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:state_0\/q       macrocell79   1250   1250  1984611  RISE       1
\TB9051_QD1:bQuadDec:state_1\/main_5  macrocell78   6458   7708  1988782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_1\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1260\/q
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1988881p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Recovery time                                      0
--------------------------------------------   ------- 
End-of-path required time (ps)                 2000000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11119
-------------------------------------   ----- 
End-of-path arrival time (ps)           11119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell92         0      0  RISE       1

Data path
pin name                                            model name    delay     AT    slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1260\/q                             macrocell92    1250   1250  1971716  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell9   9869  11119  1988881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell9        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:state_1\/q
Path End       : \TB9051_QD1:Net_1260\/main_2
Capture Clock  : \TB9051_QD1:Net_1260\/clock_0
Path slack     : 1988888p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7602
-------------------------------------   ---- 
End-of-path arrival time (ps)           7602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_1\/clock_0                      macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:state_1\/q  macrocell78   1250   1250  1986212  RISE       1
\TB9051_QD1:Net_1260\/main_2     macrocell76   6352   7602  1988888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell76         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:state_1\/q
Path End       : \TB9051_QD2:Net_1251\/main_5
Capture Clock  : \TB9051_QD2:Net_1251\/clock_0
Path slack     : 1988890p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7600
-------------------------------------   ---- 
End-of-path arrival time (ps)           7600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_1\/clock_0                      macrocell94         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:state_1\/q  macrocell94   1250   1250  1981923  RISE       1
\TB9051_QD2:Net_1251\/main_5     macrocell82   6350   7600  1988890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1251\/clock_0                              macrocell82         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:state_1\/q
Path End       : \TB9051_QD1:bQuadDec:error\/main_4
Capture Clock  : \TB9051_QD1:bQuadDec:error\/clock_0
Path slack     : 1988895p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7595
-------------------------------------   ---- 
End-of-path arrival time (ps)           7595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_1\/clock_0                      macrocell78         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:state_1\/q     macrocell78   1250   1250  1986212  RISE       1
\TB9051_QD1:bQuadDec:error\/main_4  macrocell77   6345   7595  1988895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_A_filt\/q
Path End       : \TB9051_QD1:bQuadDec:state_1\/main_1
Capture Clock  : \TB9051_QD1:bQuadDec:state_1\/clock_0
Path slack     : 1989077p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7413
-------------------------------------   ---- 
End-of-path arrival time (ps)           7413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/clock_0                  macrocell74         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_A_filt\/q   macrocell74   1250   1250  1984767  RISE       1
\TB9051_QD1:bQuadDec:state_1\/main_1  macrocell78   6163   7413  1989077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_1\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1260\/q
Path End       : \TB9051_QD1:bQuadDec:state_1\/main_0
Capture Clock  : \TB9051_QD1:bQuadDec:state_1\/clock_0
Path slack     : 1989126p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7364
-------------------------------------   ---- 
End-of-path arrival time (ps)           7364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell76         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1260\/q               macrocell76   1250   1250  1974740  RISE       1
\TB9051_QD1:bQuadDec:state_1\/main_0  macrocell78   6114   7364  1989126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_1\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1260\/q
Path End       : \TB9051_QD2:Net_1203\/main_0
Capture Clock  : \TB9051_QD2:Net_1203\/clock_0
Path slack     : 1989354p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7136
-------------------------------------   ---- 
End-of-path arrival time (ps)           7136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell92         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1260\/q       macrocell92   1250   1250  1971716  RISE       1
\TB9051_QD2:Net_1203\/main_0  macrocell89   5886   7136  1989354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1203\/clock_0                              macrocell89         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD1:bQuadDec:state_1\/main_2
Capture Clock  : \TB9051_QD1:bQuadDec:state_1\/clock_0
Path slack     : 1989368p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7122
-------------------------------------   ---- 
End-of-path arrival time (ps)           7122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/clock_0                  macrocell75         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_B_filt\/q   macrocell75   1250   1250  1985060  RISE       1
\TB9051_QD1:bQuadDec:state_1\/main_2  macrocell78   5872   7122  1989368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_1\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:state_1\/q
Path End       : \TB9051_QD1:bQuadDec:state_0\/main_4
Capture Clock  : \TB9051_QD1:bQuadDec:state_0\/clock_0
Path slack     : 1989421p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7069
-------------------------------------   ---- 
End-of-path arrival time (ps)           7069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_1\/clock_0                      macrocell78         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:state_1\/q       macrocell78   1250   1250  1986212  RISE       1
\TB9051_QD1:bQuadDec:state_0\/main_4  macrocell79   5819   7069  1989421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_0\/clock_0                      macrocell79         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:state_1\/q
Path End       : \TB9051_QD1:Net_1203\/main_5
Capture Clock  : \TB9051_QD1:Net_1203\/clock_0
Path slack     : 1989431p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7059
-------------------------------------   ---- 
End-of-path arrival time (ps)           7059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_1\/clock_0                      macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:state_1\/q  macrocell78   1250   1250  1986212  RISE       1
\TB9051_QD1:Net_1203\/main_5     macrocell73   5809   7059  1989431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1203\/clock_0                              macrocell73         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1989436p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10064
-------------------------------------   ----- 
End-of-path arrival time (ps)           10064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell11      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell11    760    760  1976183  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell12      0    760  1976183  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell12   2740   3500  1976183  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell5     6564  10064  1989436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell5        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \TB9051_QD2:Net_1275\/main_1
Capture Clock  : \TB9051_QD2:Net_1275\/clock_0
Path slack     : 1989514p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6976
-------------------------------------   ---- 
End-of-path arrival time (ps)           6976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell19      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell19    670    670  1977074  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell20      0    670  1977074  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell20   2720   3390  1977074  RISE       1
\TB9051_QD2:Net_1275\/main_1                             macrocell85      3586   6976  1989514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1275\/clock_0                              macrocell85         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \TB9051_QD2:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 1989516p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6974
-------------------------------------   ---- 
End-of-path arrival time (ps)           6974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell19      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell19    670    670  1977074  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell20      0    670  1977074  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell20   2720   3390  1977074  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell83      3584   6974  1989516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:overflow_reg_i\/clock_0       macrocell83         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:state_0\/q
Path End       : \TB9051_QD1:Net_1251\/main_6
Capture Clock  : \TB9051_QD1:Net_1251\/clock_0
Path slack     : 1989680p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6810
-------------------------------------   ---- 
End-of-path arrival time (ps)           6810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_0\/clock_0                      macrocell79         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:state_0\/q  macrocell79   1250   1250  1984611  RISE       1
\TB9051_QD1:Net_1251\/main_6     macrocell66   5560   6810  1989680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell66         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:state_0\/q
Path End       : \TB9051_QD2:bQuadDec:state_1\/main_5
Capture Clock  : \TB9051_QD2:bQuadDec:state_1\/clock_0
Path slack     : 1989741p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6749
-------------------------------------   ---- 
End-of-path arrival time (ps)           6749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_0\/clock_0                      macrocell95         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:state_0\/q       macrocell95   1250   1250  1983654  RISE       1
\TB9051_QD2:bQuadDec:state_1\/main_5  macrocell94   5499   6749  1989741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_1\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:state_0\/q
Path End       : \TB9051_QD2:Net_1251\/main_6
Capture Clock  : \TB9051_QD2:Net_1251\/clock_0
Path slack     : 1989755p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6735
-------------------------------------   ---- 
End-of-path arrival time (ps)           6735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_0\/clock_0                      macrocell95         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:state_0\/q  macrocell95   1250   1250  1983654  RISE       1
\TB9051_QD2:Net_1251\/main_6     macrocell82   5485   6735  1989755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1251\/clock_0                              macrocell82         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:state_1\/q
Path End       : \TB9051_QD2:bQuadDec:state_0\/main_4
Capture Clock  : \TB9051_QD2:bQuadDec:state_0\/clock_0
Path slack     : 1989775p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6715
-------------------------------------   ---- 
End-of-path arrival time (ps)           6715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_1\/clock_0                      macrocell94         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:state_1\/q       macrocell94   1250   1250  1981923  RISE       1
\TB9051_QD2:bQuadDec:state_0\/main_4  macrocell95   5465   6715  1989775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_0\/clock_0                      macrocell95         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1260\/q
Path End       : \TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1990040p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Recovery time                                      0
--------------------------------------------   ------- 
End-of-path required time (ps)                 2000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9960
-------------------------------------   ---- 
End-of-path arrival time (ps)           9960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell76         0      0  RISE       1

Data path
pin name                                            model name    delay     AT    slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1260\/q                             macrocell76    1250   1250  1974740  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell5   8710   9960  1990040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell5        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:state_0\/q
Path End       : \TB9051_QD2:Net_1203\/main_6
Capture Clock  : \TB9051_QD2:Net_1203\/clock_0
Path slack     : 1990076p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6414
-------------------------------------   ---- 
End-of-path arrival time (ps)           6414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_0\/clock_0                      macrocell95         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:state_0\/q  macrocell95   1250   1250  1983654  RISE       1
\TB9051_QD2:Net_1203\/main_6     macrocell89   5164   6414  1990076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1203\/clock_0                              macrocell89         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1260\/q
Path End       : \TB9051_QD2:bQuadDec:error\/main_0
Capture Clock  : \TB9051_QD2:bQuadDec:error\/clock_0
Path slack     : 1990101p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6389
-------------------------------------   ---- 
End-of-path arrival time (ps)           6389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell92         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1260\/q             macrocell92   1250   1250  1971716  RISE       1
\TB9051_QD2:bQuadDec:error\/main_0  macrocell93   5139   6389  1990101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD2:Net_1203\/main_3
Capture Clock  : \TB9051_QD2:Net_1203\/clock_0
Path slack     : 1990144p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6346
-------------------------------------   ---- 
End-of-path arrival time (ps)           6346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/clock_0                  macrocell91         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_B_filt\/q  macrocell91   1250   1250  1983152  RISE       1
\TB9051_QD2:Net_1203\/main_3         macrocell89   5096   6346  1990144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1203\/clock_0                              macrocell89         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \TB9051_QD1:Net_1275\/main_1
Capture Clock  : \TB9051_QD1:Net_1275\/clock_0
Path slack     : 1990147p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6343
-------------------------------------   ---- 
End-of-path arrival time (ps)           6343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell11      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell11    670    670  1978347  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell12      0    670  1978347  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell12   2720   3390  1978347  RISE       1
\TB9051_QD1:Net_1275\/main_1                             macrocell69      2953   6343  1990147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1275\/clock_0                              macrocell69         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 1990191p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9309
-------------------------------------   ---- 
End-of-path arrival time (ps)           9309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell19      0      0  RISE       1

Data path
pin name                                                 model name      delay     AT    slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell19    760    760  1976932  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell20      0    760  1976932  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell20   2740   3500  1976932  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell9     5809   9309  1990191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sSTSReg:stsreg\/clock         statusicell9        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \TB9051_QD2:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \TB9051_QD2:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 1990248p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6242
-------------------------------------   ---- 
End-of-path arrival time (ps)           6242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/clock      datapathcell19      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT    slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell19   1370   1370  1986987  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell20      0   1370  1986987  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell20   2260   3630  1986987  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:prevCompare\/main_0          macrocell86      2612   6242  1990248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Cnt16:CounterUDB:prevCompare\/clock_0          macrocell86         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1260\/q
Path End       : \TB9051_QD2:bQuadDec:Stsreg\/status_2
Capture Clock  : \TB9051_QD2:bQuadDec:Stsreg\/clock
Path slack     : 1990260p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9240
-------------------------------------   ---- 
End-of-path arrival time (ps)           9240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell92         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1260\/q                macrocell92     1250   1250  1971716  RISE       1
\TB9051_QD2:bQuadDec:Stsreg\/status_2  statusicell10   7990   9240  1990260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:Stsreg\/clock                         statusicell10       0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:state_1\/q
Path End       : \TB9051_QD2:Net_1260\/main_2
Capture Clock  : \TB9051_QD2:Net_1260\/clock_0
Path slack     : 1990328p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6162
-------------------------------------   ---- 
End-of-path arrival time (ps)           6162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_1\/clock_0                      macrocell94         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:state_1\/q  macrocell94   1250   1250  1981923  RISE       1
\TB9051_QD2:Net_1260\/main_2     macrocell92   4912   6162  1990328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell92         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:state_0\/q
Path End       : \TB9051_QD2:bQuadDec:error\/main_5
Capture Clock  : \TB9051_QD2:bQuadDec:error\/clock_0
Path slack     : 1990415p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6075
-------------------------------------   ---- 
End-of-path arrival time (ps)           6075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_0\/clock_0                      macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:state_0\/q     macrocell95   1250   1250  1983654  RISE       1
\TB9051_QD2:bQuadDec:error\/main_5  macrocell93   4825   6075  1990415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1260\/q
Path End       : \TB9051_QD2:bQuadDec:state_1\/main_0
Capture Clock  : \TB9051_QD2:bQuadDec:state_1\/clock_0
Path slack     : 1990614p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5876
-------------------------------------   ---- 
End-of-path arrival time (ps)           5876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell92         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1260\/q               macrocell92   1250   1250  1971716  RISE       1
\TB9051_QD2:bQuadDec:state_1\/main_0  macrocell94   4626   5876  1990614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_1\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1260\/q
Path End       : \TB9051_QD2:Net_1251\/main_1
Capture Clock  : \TB9051_QD2:Net_1251\/clock_0
Path slack     : 1990624p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5866
-------------------------------------   ---- 
End-of-path arrival time (ps)           5866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell92         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1260\/q       macrocell92   1250   1250  1971716  RISE       1
\TB9051_QD2:Net_1251\/main_1  macrocell82   4616   5866  1990624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1251\/clock_0                              macrocell82         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_A_delayed_0\/q
Path End       : \TB9051_QD1:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \TB9051_QD1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 1990691p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5799
-------------------------------------   ---- 
End-of-path arrival time (ps)           5799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_delayed_0\/clock_0             macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_A_delayed_0\/q  macrocell30   1250   1250  1990691  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/main_0  macrocell74   4549   5799  1990691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_A_delayed_0\/q
Path End       : \TB9051_QD1:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \TB9051_QD1:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 1990705p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5785
-------------------------------------   ---- 
End-of-path arrival time (ps)           5785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_delayed_0\/clock_0             macrocell30         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_A_delayed_0\/q       macrocell30   1250   1250  1990691  RISE       1
\TB9051_QD1:bQuadDec:quad_A_delayed_1\/main_0  macrocell31   4535   5785  1990705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_delayed_1\/clock_0             macrocell31         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_A_filt\/q
Path End       : \TB9051_QD1:Net_1251\/main_2
Capture Clock  : \TB9051_QD1:Net_1251\/clock_0
Path slack     : 1990707p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5783
-------------------------------------   ---- 
End-of-path arrival time (ps)           5783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/clock_0                  macrocell74         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_A_filt\/q  macrocell74   1250   1250  1984767  RISE       1
\TB9051_QD1:Net_1251\/main_2         macrocell66   4533   5783  1990707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell66         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_A_delayed_0\/q
Path End       : \TB9051_QD2:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \TB9051_QD2:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 1990864p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5626
-------------------------------------   ---- 
End-of-path arrival time (ps)           5626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_delayed_0\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_A_delayed_0\/q       macrocell36   1250   1250  1990864  RISE       1
\TB9051_QD2:bQuadDec:quad_A_delayed_1\/main_0  macrocell37   4376   5626  1990864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_delayed_1\/clock_0             macrocell37         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1260\/q
Path End       : \TB9051_QD2:Net_1260\/main_0
Capture Clock  : \TB9051_QD2:Net_1260\/clock_0
Path slack     : 1991006p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5484
-------------------------------------   ---- 
End-of-path arrival time (ps)           5484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell92         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1260\/q       macrocell92   1250   1250  1971716  RISE       1
\TB9051_QD2:Net_1260\/main_0  macrocell92   4234   5484  1991006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell92         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD1:Net_1251\/main_3
Capture Clock  : \TB9051_QD1:Net_1251\/clock_0
Path slack     : 1991010p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5480
-------------------------------------   ---- 
End-of-path arrival time (ps)           5480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/clock_0                  macrocell75         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_B_filt\/q  macrocell75   1250   1250  1985060  RISE       1
\TB9051_QD1:Net_1251\/main_3         macrocell66   4230   5480  1991010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell66         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1251\/q
Path End       : \TB9051_QD1:Net_1251\/main_0
Capture Clock  : \TB9051_QD1:Net_1251\/clock_0
Path slack     : 1991057p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5433
-------------------------------------   ---- 
End-of-path arrival time (ps)           5433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell66         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1251\/q       macrocell66   1250   1250  1981046  RISE       1
\TB9051_QD1:Net_1251\/main_0  macrocell66   4183   5433  1991057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell66         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD2:bQuadDec:state_0\/main_2
Capture Clock  : \TB9051_QD2:bQuadDec:state_0\/clock_0
Path slack     : 1991211p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5279
-------------------------------------   ---- 
End-of-path arrival time (ps)           5279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/clock_0                  macrocell91         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_B_filt\/q   macrocell91   1250   1250  1983152  RISE       1
\TB9051_QD2:bQuadDec:state_0\/main_2  macrocell95   4029   5279  1991211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_0\/clock_0                      macrocell95         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:state_1\/q
Path End       : \TB9051_QD2:bQuadDec:state_1\/main_4
Capture Clock  : \TB9051_QD2:bQuadDec:state_1\/clock_0
Path slack     : 1991258p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5232
-------------------------------------   ---- 
End-of-path arrival time (ps)           5232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_1\/clock_0                      macrocell94         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:state_1\/q       macrocell94   1250   1250  1981923  RISE       1
\TB9051_QD2:bQuadDec:state_1\/main_4  macrocell94   3982   5232  1991258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_1\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_A_delayed_0\/q
Path End       : \TB9051_QD2:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \TB9051_QD2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 1991421p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5069
-------------------------------------   ---- 
End-of-path arrival time (ps)           5069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_delayed_0\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_A_delayed_0\/q  macrocell36   1250   1250  1990864  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/main_0  macrocell90   3819   5069  1991421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1260\/q
Path End       : \TB9051_QD1:bQuadDec:Stsreg\/status_2
Capture Clock  : \TB9051_QD1:bQuadDec:Stsreg\/clock
Path slack     : 1991646p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 1999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7854
-------------------------------------   ---- 
End-of-path arrival time (ps)           7854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell76         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1260\/q                macrocell76    1250   1250  1974740  RISE       1
\TB9051_QD1:bQuadDec:Stsreg\/status_2  statusicell6   6604   7854  1991646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:Stsreg\/clock                         statusicell6        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1260\/q
Path End       : \TB9051_QD2:bQuadDec:state_0\/main_0
Capture Clock  : \TB9051_QD2:bQuadDec:state_0\/clock_0
Path slack     : 1991675p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell92         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1260\/q               macrocell92   1250   1250  1971716  RISE       1
\TB9051_QD2:bQuadDec:state_0\/main_0  macrocell95   3565   4815  1991675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_0\/clock_0                      macrocell95         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:state_1\/q
Path End       : \TB9051_QD2:bQuadDec:error\/main_4
Capture Clock  : \TB9051_QD2:bQuadDec:error\/clock_0
Path slack     : 1991798p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4692
-------------------------------------   ---- 
End-of-path arrival time (ps)           4692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_1\/clock_0                      macrocell94         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:state_1\/q     macrocell94   1250   1250  1981923  RISE       1
\TB9051_QD2:bQuadDec:error\/main_4  macrocell93   3442   4692  1991798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:state_1\/q
Path End       : \TB9051_QD1:Net_1251\/main_5
Capture Clock  : \TB9051_QD1:Net_1251\/clock_0
Path slack     : 1991833p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_1\/clock_0                      macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:state_1\/q  macrocell78   1250   1250  1986212  RISE       1
\TB9051_QD1:Net_1251\/main_5     macrocell66   3407   4657  1991833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1251\/clock_0                              macrocell66         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:error\/q
Path End       : \TB9051_QD1:bQuadDec:state_0\/main_3
Capture Clock  : \TB9051_QD1:bQuadDec:state_0\/clock_0
Path slack     : 1991920p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4570
-------------------------------------   ---- 
End-of-path arrival time (ps)           4570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:error\/q         macrocell77   1250   1250  1982330  RISE       1
\TB9051_QD1:bQuadDec:state_0\/main_3  macrocell79   3320   4570  1991920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_0\/clock_0                      macrocell79         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:error\/q
Path End       : \TB9051_QD1:Net_1203\/main_4
Capture Clock  : \TB9051_QD1:Net_1203\/clock_0
Path slack     : 1991923p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:error\/q  macrocell77   1250   1250  1982330  RISE       1
\TB9051_QD1:Net_1203\/main_4   macrocell73   3317   4567  1991923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1203\/clock_0                              macrocell73         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:error\/q
Path End       : \TB9051_QD1:bQuadDec:error\/main_3
Capture Clock  : \TB9051_QD1:bQuadDec:error\/clock_0
Path slack     : 1991924p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4566
-------------------------------------   ---- 
End-of-path arrival time (ps)           4566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:error\/q       macrocell77   1250   1250  1982330  RISE       1
\TB9051_QD1:bQuadDec:error\/main_3  macrocell77   3316   4566  1991924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1260\/q
Path End       : \TB9051_QD1:bQuadDec:state_0\/main_0
Capture Clock  : \TB9051_QD1:bQuadDec:state_0\/clock_0
Path slack     : 1991965p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell76         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1260\/q               macrocell76   1250   1250  1974740  RISE       1
\TB9051_QD1:bQuadDec:state_0\/main_0  macrocell79   3275   4525  1991965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_0\/clock_0                      macrocell79         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1260\/q
Path End       : \TB9051_QD1:Net_1203\/main_0
Capture Clock  : \TB9051_QD1:Net_1203\/clock_0
Path slack     : 1991972p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4518
-------------------------------------   ---- 
End-of-path arrival time (ps)           4518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell76         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1260\/q       macrocell76   1250   1250  1974740  RISE       1
\TB9051_QD1:Net_1203\/main_0  macrocell73   3268   4518  1991972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1203\/clock_0                              macrocell73         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1203\/q
Path End       : \TB9051_QD2:Net_1203\/main_1
Capture Clock  : \TB9051_QD2:Net_1203\/clock_0
Path slack     : 1991972p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4518
-------------------------------------   ---- 
End-of-path arrival time (ps)           4518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1203\/clock_0                              macrocell89         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1203\/q       macrocell89   1250   1250  1974888  RISE       1
\TB9051_QD2:Net_1203\/main_1  macrocell89   3268   4518  1991972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1203\/clock_0                              macrocell89         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1260\/q
Path End       : \TB9051_QD1:bQuadDec:error\/main_0
Capture Clock  : \TB9051_QD1:bQuadDec:error\/clock_0
Path slack     : 1991973p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell76         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1260\/q             macrocell76   1250   1250  1974740  RISE       1
\TB9051_QD1:bQuadDec:error\/main_0  macrocell77   3267   4517  1991973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_A_filt\/q
Path End       : \TB9051_QD2:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \TB9051_QD2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 1992001p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4489
-------------------------------------   ---- 
End-of-path arrival time (ps)           4489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/clock_0                  macrocell90         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_A_filt\/q       macrocell90   1250   1250  1979492  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/main_3  macrocell90   3239   4489  1992001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_A_filt\/q
Path End       : \TB9051_QD1:bQuadDec:state_0\/main_1
Capture Clock  : \TB9051_QD1:bQuadDec:state_0\/clock_0
Path slack     : 1992072p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4418
-------------------------------------   ---- 
End-of-path arrival time (ps)           4418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/clock_0                  macrocell74         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_A_filt\/q   macrocell74   1250   1250  1984767  RISE       1
\TB9051_QD1:bQuadDec:state_0\/main_1  macrocell79   3168   4418  1992072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_0\/clock_0                      macrocell79         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_A_filt\/q
Path End       : \TB9051_QD1:bQuadDec:error\/main_1
Capture Clock  : \TB9051_QD1:bQuadDec:error\/clock_0
Path slack     : 1992080p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4410
-------------------------------------   ---- 
End-of-path arrival time (ps)           4410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/clock_0                  macrocell74         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_A_filt\/q  macrocell74   1250   1250  1984767  RISE       1
\TB9051_QD1:bQuadDec:error\/main_1   macrocell77   3160   4410  1992080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:state_0\/q
Path End       : \TB9051_QD1:Net_1203\/main_6
Capture Clock  : \TB9051_QD1:Net_1203\/clock_0
Path slack     : 1992083p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4407
-------------------------------------   ---- 
End-of-path arrival time (ps)           4407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_0\/clock_0                      macrocell79         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:state_0\/q  macrocell79   1250   1250  1984611  RISE       1
\TB9051_QD1:Net_1203\/main_6     macrocell73   3157   4407  1992083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1203\/clock_0                              macrocell73         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:state_0\/q
Path End       : \TB9051_QD1:bQuadDec:error\/main_5
Capture Clock  : \TB9051_QD1:bQuadDec:error\/clock_0
Path slack     : 1992085p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4405
-------------------------------------   ---- 
End-of-path arrival time (ps)           4405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_0\/clock_0                      macrocell79         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:state_0\/q     macrocell79   1250   1250  1984611  RISE       1
\TB9051_QD1:bQuadDec:error\/main_5  macrocell77   3155   4405  1992085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:state_0\/q
Path End       : \TB9051_QD1:bQuadDec:state_0\/main_5
Capture Clock  : \TB9051_QD1:bQuadDec:state_0\/clock_0
Path slack     : 1992091p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4399
-------------------------------------   ---- 
End-of-path arrival time (ps)           4399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_0\/clock_0                      macrocell79         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:state_0\/q       macrocell79   1250   1250  1984611  RISE       1
\TB9051_QD1:bQuadDec:state_0\/main_5  macrocell79   3149   4399  1992091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_0\/clock_0                      macrocell79         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_A_filt\/q
Path End       : \TB9051_QD1:Net_1203\/main_2
Capture Clock  : \TB9051_QD1:Net_1203\/clock_0
Path slack     : 1992094p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4396
-------------------------------------   ---- 
End-of-path arrival time (ps)           4396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/clock_0                  macrocell74         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_A_filt\/q  macrocell74   1250   1250  1984767  RISE       1
\TB9051_QD1:Net_1203\/main_2         macrocell73   3146   4396  1992094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1203\/clock_0                              macrocell73         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:state_0\/q
Path End       : \TB9051_QD1:Net_1260\/main_3
Capture Clock  : \TB9051_QD1:Net_1260\/clock_0
Path slack     : 1992095p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4395
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_0\/clock_0                      macrocell79         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:state_0\/q  macrocell79   1250   1250  1984611  RISE       1
\TB9051_QD1:Net_1260\/main_3     macrocell76   3145   4395  1992095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell76         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_A_filt\/q
Path End       : \TB9051_QD1:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \TB9051_QD1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 1992101p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4389
-------------------------------------   ---- 
End-of-path arrival time (ps)           4389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/clock_0                  macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_A_filt\/q       macrocell74   1250   1250  1984767  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/main_3  macrocell74   3139   4389  1992101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD2:bQuadDec:state_1\/main_2
Capture Clock  : \TB9051_QD2:bQuadDec:state_1\/clock_0
Path slack     : 1992109p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/clock_0                  macrocell91         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_B_filt\/q   macrocell91   1250   1250  1983152  RISE       1
\TB9051_QD2:bQuadDec:state_1\/main_2  macrocell94   3131   4381  1992109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_1\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD2:bQuadDec:error\/main_2
Capture Clock  : \TB9051_QD2:bQuadDec:error\/clock_0
Path slack     : 1992109p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/clock_0                  macrocell91         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_B_filt\/q  macrocell91   1250   1250  1983152  RISE       1
\TB9051_QD2:bQuadDec:error\/main_2   macrocell93   3131   4381  1992109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD2:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \TB9051_QD2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 1992110p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4380
-------------------------------------   ---- 
End-of-path arrival time (ps)           4380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/clock_0                  macrocell91         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_B_filt\/q       macrocell91   1250   1250  1983152  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/main_3  macrocell91   3130   4380  1992110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD2:Net_1251\/main_3
Capture Clock  : \TB9051_QD2:Net_1251\/clock_0
Path slack     : 1992110p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4380
-------------------------------------   ---- 
End-of-path arrival time (ps)           4380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/clock_0                  macrocell91         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_B_filt\/q  macrocell91   1250   1250  1983152  RISE       1
\TB9051_QD2:Net_1251\/main_3         macrocell82   3130   4380  1992110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1251\/clock_0                              macrocell82         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:error\/q
Path End       : \TB9051_QD1:Net_1260\/main_1
Capture Clock  : \TB9051_QD1:Net_1260\/clock_0
Path slack     : 1992215p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4275
-------------------------------------   ---- 
End-of-path arrival time (ps)           4275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:error\/q  macrocell77   1250   1250  1982330  RISE       1
\TB9051_QD1:Net_1260\/main_1   macrocell76   3025   4275  1992215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell76         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1260\/q
Path End       : \TB9051_QD1:Net_1260\/main_0
Capture Clock  : \TB9051_QD1:Net_1260\/clock_0
Path slack     : 1992240p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell76         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1260\/q       macrocell76   1250   1250  1974740  RISE       1
\TB9051_QD1:Net_1260\/main_0  macrocell76   3000   4250  1992240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1260\/clock_0                              macrocell76         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD1:Net_1203\/main_3
Capture Clock  : \TB9051_QD1:Net_1203\/clock_0
Path slack     : 1992242p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4248
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/clock_0                  macrocell75         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_B_filt\/q  macrocell75   1250   1250  1985060  RISE       1
\TB9051_QD1:Net_1203\/main_3         macrocell73   2998   4248  1992242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1203\/clock_0                              macrocell73         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD1:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \TB9051_QD1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 1992244p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/clock_0                  macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_B_filt\/q       macrocell75   1250   1250  1985060  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/main_3  macrocell75   2996   4246  1992244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD1:bQuadDec:error\/main_2
Capture Clock  : \TB9051_QD1:bQuadDec:error\/clock_0
Path slack     : 1992244p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/clock_0                  macrocell75         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_B_filt\/q  macrocell75   1250   1250  1985060  RISE       1
\TB9051_QD1:bQuadDec:error\/main_2   macrocell77   2996   4246  1992244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:error\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_B_filt\/q
Path End       : \TB9051_QD1:bQuadDec:state_0\/main_2
Capture Clock  : \TB9051_QD1:bQuadDec:state_0\/clock_0
Path slack     : 1992392p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4098
-------------------------------------   ---- 
End-of-path arrival time (ps)           4098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/clock_0                  macrocell75         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_B_filt\/q   macrocell75   1250   1250  1985060  RISE       1
\TB9051_QD1:bQuadDec:state_0\/main_2  macrocell79   2848   4098  1992392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_0\/clock_0                      macrocell79         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1203\/q
Path End       : \TB9051_QD1:Net_1203\/main_1
Capture Clock  : \TB9051_QD1:Net_1203\/clock_0
Path slack     : 1992419p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4071
-------------------------------------   ---- 
End-of-path arrival time (ps)           4071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1203\/clock_0                              macrocell73         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1203\/q       macrocell73   1250   1250  1976480  RISE       1
\TB9051_QD1:Net_1203\/main_1  macrocell73   2821   4071  1992419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1203\/clock_0                              macrocell73         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:Net_1203\/q
Path End       : \TB9051_QD1:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \TB9051_QD1:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 1992422p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4068
-------------------------------------   ---- 
End-of-path arrival time (ps)           4068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Net_1203\/clock_0                              macrocell73         0      0  RISE       1

Data path
pin name                                             model name   delay     AT    slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:Net_1203\/q                              macrocell73   1250   1250  1976480  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell72   2818   4068  1992422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:Cnt16:CounterUDB:count_stored_i\/clock_0       macrocell72         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:state_0\/q
Path End       : \TB9051_QD2:bQuadDec:state_0\/main_5
Capture Clock  : \TB9051_QD2:bQuadDec:state_0\/clock_0
Path slack     : 1992463p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_0\/clock_0                      macrocell95         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:state_0\/q       macrocell95   1250   1250  1983654  RISE       1
\TB9051_QD2:bQuadDec:state_0\/main_5  macrocell95   2777   4027  1992463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_0\/clock_0                      macrocell95         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:state_0\/q
Path End       : \TB9051_QD2:Net_1260\/main_3
Capture Clock  : \TB9051_QD2:Net_1260\/clock_0
Path slack     : 1992474p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4016
-------------------------------------   ---- 
End-of-path arrival time (ps)           4016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_0\/clock_0                      macrocell95         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:state_0\/q  macrocell95   1250   1250  1983654  RISE       1
\TB9051_QD2:Net_1260\/main_3     macrocell92   2766   4016  1992474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1260\/clock_0                              macrocell92         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_A_delayed_1\/q
Path End       : \TB9051_QD1:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \TB9051_QD1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 1992539p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3951
-------------------------------------   ---- 
End-of-path arrival time (ps)           3951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_delayed_1\/clock_0             macrocell31         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_A_delayed_1\/q  macrocell31   1250   1250  1992539  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/main_1  macrocell74   2701   3951  1992539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:error\/q
Path End       : \TB9051_QD2:bQuadDec:state_1\/main_3
Capture Clock  : \TB9051_QD2:bQuadDec:state_1\/clock_0
Path slack     : 1992555p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3935
-------------------------------------   ---- 
End-of-path arrival time (ps)           3935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:error\/q         macrocell93   1250   1250  1982159  RISE       1
\TB9051_QD2:bQuadDec:state_1\/main_3  macrocell94   2685   3935  1992555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:state_1\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:error\/q
Path End       : \TB9051_QD2:bQuadDec:error\/main_3
Capture Clock  : \TB9051_QD2:bQuadDec:error\/clock_0
Path slack     : 1992559p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3931
-------------------------------------   ---- 
End-of-path arrival time (ps)           3931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:error\/q       macrocell93   1250   1250  1982159  RISE       1
\TB9051_QD2:bQuadDec:error\/main_3  macrocell93   2681   3931  1992559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:error\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_A_delayed_1\/q
Path End       : \TB9051_QD1:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \TB9051_QD1:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 1992566p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_delayed_1\/clock_0             macrocell31         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_A_delayed_1\/q       macrocell31   1250   1250  1992539  RISE       1
\TB9051_QD1:bQuadDec:quad_A_delayed_2\/main_0  macrocell32   2674   3924  1992566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_delayed_2\/clock_0             macrocell32         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_B_delayed_0\/q
Path End       : \TB9051_QD1:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \TB9051_QD1:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 1992694p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3796
-------------------------------------   ---- 
End-of-path arrival time (ps)           3796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_delayed_0\/clock_0             macrocell33         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_B_delayed_0\/q       macrocell33   1250   1250  1992694  RISE       1
\TB9051_QD1:bQuadDec:quad_B_delayed_1\/main_0  macrocell34   2546   3796  1992694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_delayed_1\/clock_0             macrocell34         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_B_delayed_0\/q
Path End       : \TB9051_QD1:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \TB9051_QD1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 1992695p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3795
-------------------------------------   ---- 
End-of-path arrival time (ps)           3795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_delayed_0\/clock_0             macrocell33         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_B_delayed_0\/q  macrocell33   1250   1250  1992694  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/main_0  macrocell75   2545   3795  1992695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_B_delayed_1\/q
Path End       : \TB9051_QD1:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \TB9051_QD1:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 1992699p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3791
-------------------------------------   ---- 
End-of-path arrival time (ps)           3791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_delayed_1\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_B_delayed_1\/q       macrocell34   1250   1250  1992699  RISE       1
\TB9051_QD1:bQuadDec:quad_B_delayed_2\/main_0  macrocell35   2541   3791  1992699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_delayed_2\/clock_0             macrocell35         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_B_delayed_1\/q
Path End       : \TB9051_QD1:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \TB9051_QD1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 1992701p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3789
-------------------------------------   ---- 
End-of-path arrival time (ps)           3789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_delayed_1\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_B_delayed_1\/q  macrocell34   1250   1250  1992699  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/main_1  macrocell75   2539   3789  1992701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_B_delayed_1\/q
Path End       : \TB9051_QD2:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \TB9051_QD2:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 1992707p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_delayed_1\/clock_0             macrocell40         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_B_delayed_1\/q       macrocell40   1250   1250  1992707  RISE       1
\TB9051_QD2:bQuadDec:quad_B_delayed_2\/main_0  macrocell41   2533   3783  1992707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_delayed_2\/clock_0             macrocell41         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_B_delayed_1\/q
Path End       : \TB9051_QD2:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \TB9051_QD2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 1992712p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_delayed_1\/clock_0             macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_B_delayed_1\/q  macrocell40   1250   1250  1992707  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/main_1  macrocell91   2528   3778  1992712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:Net_1251\/q
Path End       : \TB9051_QD2:Net_1251\/main_0
Capture Clock  : \TB9051_QD2:Net_1251\/clock_0
Path slack     : 1992713p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1251\/clock_0                              macrocell82         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:Net_1251\/q       macrocell82   1250   1250  1978208  RISE       1
\TB9051_QD2:Net_1251\/main_0  macrocell82   2527   3777  1992713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:Net_1251\/clock_0                              macrocell82         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:state_1\/q
Path End       : \TB9051_QD1:bQuadDec:state_1\/main_4
Capture Clock  : \TB9051_QD1:bQuadDec:state_1\/clock_0
Path slack     : 1992922p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_1\/clock_0                      macrocell78         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:state_1\/q       macrocell78   1250   1250  1986212  RISE       1
\TB9051_QD1:bQuadDec:state_1\/main_4  macrocell78   2318   3568  1992922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:state_1\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_A_delayed_2\/q
Path End       : \TB9051_QD2:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \TB9051_QD2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 1992940p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_delayed_2\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_A_delayed_2\/q  macrocell38   1250   1250  1992940  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/main_2  macrocell90   2300   3550  1992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_A_delayed_1\/q
Path End       : \TB9051_QD2:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \TB9051_QD2:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 1992941p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_delayed_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_A_delayed_1\/q       macrocell37   1250   1250  1992941  RISE       1
\TB9051_QD2:bQuadDec:quad_A_delayed_2\/main_0  macrocell38   2299   3549  1992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_delayed_2\/clock_0             macrocell38         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_A_delayed_1\/q
Path End       : \TB9051_QD2:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \TB9051_QD2:bQuadDec:quad_A_filt\/clock_0
Path slack     : 1992941p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_delayed_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_A_delayed_1\/q  macrocell37   1250   1250  1992941  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/main_1  macrocell90   2299   3549  1992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_A_filt\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_A_delayed_2\/q
Path End       : \TB9051_QD1:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \TB9051_QD1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 1993000p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3490
-------------------------------------   ---- 
End-of-path arrival time (ps)           3490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_delayed_2\/clock_0             macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_A_delayed_2\/q  macrocell32   1250   1250  1993000  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/main_2  macrocell74   2240   3490  1993000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_A_filt\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_B_delayed_2\/q
Path End       : \TB9051_QD2:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \TB9051_QD2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 1993001p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_delayed_2\/clock_0             macrocell41         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_B_delayed_2\/q  macrocell41   1250   1250  1993001  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/main_2  macrocell91   2239   3489  1993001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_B_delayed_0\/q
Path End       : \TB9051_QD2:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \TB9051_QD2:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 1993007p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_delayed_0\/clock_0             macrocell39         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_B_delayed_0\/q       macrocell39   1250   1250  1993007  RISE       1
\TB9051_QD2:bQuadDec:quad_B_delayed_1\/main_0  macrocell40   2233   3483  1993007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_delayed_1\/clock_0             macrocell40         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD2:bQuadDec:quad_B_delayed_0\/q
Path End       : \TB9051_QD2:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \TB9051_QD2:bQuadDec:quad_B_filt\/clock_0
Path slack     : 1993007p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_delayed_0\/clock_0             macrocell39         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD2:bQuadDec:quad_B_delayed_0\/q  macrocell39   1250   1250  1993007  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/main_0  macrocell91   2233   3483  1993007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD2:bQuadDec:quad_B_filt\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TB9051_QD1:bQuadDec:quad_B_delayed_2\/q
Path End       : \TB9051_QD1:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \TB9051_QD1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 1993014p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   2000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_delayed_2\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\TB9051_QD1:bQuadDec:quad_B_delayed_2\/q  macrocell35   1250   1250  1993014  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/main_2  macrocell75   2226   3476  1993014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\TB9051_QD1:bQuadDec:quad_B_filt\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_3\/q
Path End       : \UART_RPi:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_RPi:BUART:sRX:RxBitCounter\/clock
Path slack     : 2141248p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20059
-------------------------------------   ----- 
End-of-path arrival time (ps)           20059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_3\/q            macrocell56   1250   1250  2141248  RISE       1
\UART_RPi:BUART:rx_counter_load\/main_2  macrocell5    9217  10467  2141248  RISE       1
\UART_RPi:BUART:rx_counter_load\/q       macrocell5    3350  13817  2141248  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/load   count7cell    6242  20059  2141248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RPi:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_RPi:BUART:sRX:RxSts\/clock
Path slack     : 2146229p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19938
-------------------------------------   ----- 
End-of-path arrival time (ps)           19938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  2146229  RISE       1
\UART_RPi:BUART:rx_status_4\/main_1                 macrocell6      6621  10201  2146229  RISE       1
\UART_RPi:BUART:rx_status_4\/q                      macrocell6      3350  13551  2146229  RISE       1
\UART_RPi:BUART:sRX:RxSts\/status_4                 statusicell2    6387  19938  2146229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_0\/q
Path End       : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2147227p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13250
-------------------------------------   ----- 
End-of-path arrival time (ps)           13250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_0\/q                      macrocell50     1250   1250  2147227  RISE       1
\UART_RPi:BUART:counter_load_not\/main_1           macrocell2      6356   7606  2147227  RISE       1
\UART_RPi:BUART:counter_load_not\/q                macrocell2      3350  10956  2147227  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2294  13250  2147227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_2\/q
Path End       : \UART_RPi:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_RPi:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2150241p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12916
-------------------------------------   ----- 
End-of-path arrival time (ps)           12916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_2\/q               macrocell57   1250   1250  2144573  RISE       1
\UART_RPi:BUART:rx_state_stop1_reg\/main_3  macrocell59  11666  12916  2150241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_stop1_reg\/clock_0                macrocell59         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPi:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_RPi:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2150354p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10303
-------------------------------------   ----- 
End-of-path arrival time (ps)           10303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell58         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_bitclk_enable\/q          macrocell58     1250   1250  2150354  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   9053  10303  2150354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RPi:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_RPi:BUART:sTX:TxSts\/clock
Path slack     : 2151199p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14967
-------------------------------------   ----- 
End-of-path arrival time (ps)           14967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  2151199  RISE       1
\UART_RPi:BUART:tx_status_0\/main_3                 macrocell3      5099   8679  2151199  RISE       1
\UART_RPi:BUART:tx_status_0\/q                      macrocell3      3350  12029  2151199  RISE       1
\UART_RPi:BUART:sTX:TxSts\/status_0                 statusicell1    2939  14967  2151199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:TxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPi:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_RPi:BUART:rx_load_fifo\/clock_0
Path slack     : 2151259p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11898
-------------------------------------   ----- 
End-of-path arrival time (ps)           11898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_ctrl_mark_last\/q  macrocell53   1250   1250  2143678  RISE       1
\UART_RPi:BUART:rx_load_fifo\/main_0  macrocell55  10648  11898  2151259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_load_fifo\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPi:BUART:rx_state_3\/main_0
Capture Clock  : \UART_RPi:BUART:rx_state_3\/clock_0
Path slack     : 2151295p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11861
-------------------------------------   ----- 
End-of-path arrival time (ps)           11861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_ctrl_mark_last\/q  macrocell53   1250   1250  2143678  RISE       1
\UART_RPi:BUART:rx_state_3\/main_0    macrocell56  10611  11861  2151295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_0\/q
Path End       : \UART_RPi:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_RPi:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2151429p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9228
-------------------------------------   ---- 
End-of-path arrival time (ps)           9228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_0\/q                macrocell50     1250   1250  2147227  RISE       1
\UART_RPi:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   7978   9228  2151429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_3\/q
Path End       : \UART_RPi:BUART:rx_state_2\/main_3
Capture Clock  : \UART_RPi:BUART:rx_state_2\/clock_0
Path slack     : 2151776p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11381
-------------------------------------   ----- 
End-of-path arrival time (ps)           11381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_3\/q       macrocell56   1250   1250  2141248  RISE       1
\UART_RPi:BUART:rx_state_2\/main_3  macrocell57  10131  11381  2151776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_3\/q
Path End       : \UART_RPi:BUART:rx_status_3\/main_3
Capture Clock  : \UART_RPi:BUART:rx_status_3\/clock_0
Path slack     : 2151776p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11381
-------------------------------------   ----- 
End-of-path arrival time (ps)           11381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_3\/q        macrocell56   1250   1250  2141248  RISE       1
\UART_RPi:BUART:rx_status_3\/main_3  macrocell60  10131  11381  2151776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_2\/q
Path End       : \UART_RPi:BUART:rx_state_3\/main_4
Capture Clock  : \UART_RPi:BUART:rx_state_3\/clock_0
Path slack     : 2151881p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11276
-------------------------------------   ----- 
End-of-path arrival time (ps)           11276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_2\/q       macrocell57   1250   1250  2144573  RISE       1
\UART_RPi:BUART:rx_state_3\/main_4  macrocell56  10026  11276  2151881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_2\/q
Path End       : \UART_RPi:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_RPi:BUART:rx_load_fifo\/clock_0
Path slack     : 2151894p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11262
-------------------------------------   ----- 
End-of-path arrival time (ps)           11262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_2\/q         macrocell57   1250   1250  2144573  RISE       1
\UART_RPi:BUART:rx_load_fifo\/main_4  macrocell55  10012  11262  2151894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_load_fifo\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RPi:BUART:rx_state_2\/main_6
Capture Clock  : \UART_RPi:BUART:rx_state_2\/clock_0
Path slack     : 2152346p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10811
-------------------------------------   ----- 
End-of-path arrival time (ps)           10811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2152346  RISE       1
\UART_RPi:BUART:rx_state_2\/main_6         macrocell57   8871  10811  2152346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_3\/q
Path End       : \UART_RPi:BUART:rx_state_0\/main_3
Capture Clock  : \UART_RPi:BUART:rx_state_0\/clock_0
Path slack     : 2152673p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10483
-------------------------------------   ----- 
End-of-path arrival time (ps)           10483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_3\/q       macrocell56   1250   1250  2141248  RISE       1
\UART_RPi:BUART:rx_state_0\/main_3  macrocell54   9233  10483  2152673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_0\/q
Path End       : \UART_RPi:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_RPi:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2152826p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10331
-------------------------------------   ----- 
End-of-path arrival time (ps)           10331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_0\/q               macrocell54   1250   1250  2146076  RISE       1
\UART_RPi:BUART:rx_state_stop1_reg\/main_1  macrocell59   9081  10331  2152826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_stop1_reg\/clock_0                macrocell59         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RPi:BUART:rx_state_2\/main_5
Capture Clock  : \UART_RPi:BUART:rx_state_2\/clock_0
Path slack     : 2152970p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10187
-------------------------------------   ----- 
End-of-path arrival time (ps)           10187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2152970  RISE       1
\UART_RPi:BUART:rx_state_2\/main_5         macrocell57   8247  10187  2152970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_3\/q
Path End       : \UART_RPi:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_RPi:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2153078p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10078
-------------------------------------   ----- 
End-of-path arrival time (ps)           10078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_3\/q               macrocell56   1250   1250  2141248  RISE       1
\UART_RPi:BUART:rx_state_stop1_reg\/main_2  macrocell59   8828  10078  2153078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_stop1_reg\/clock_0                macrocell59         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_0\/q
Path End       : \UART_RPi:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_RPi:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153192p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7465
-------------------------------------   ---- 
End-of-path arrival time (ps)           7465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_0\/q                macrocell54     1250   1250  2146076  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   6215   7465  2153192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RPi:BUART:rx_state_0\/main_6
Capture Clock  : \UART_RPi:BUART:rx_state_0\/clock_0
Path slack     : 2153245p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9912
-------------------------------------   ---- 
End-of-path arrival time (ps)           9912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2152346  RISE       1
\UART_RPi:BUART:rx_state_0\/main_6         macrocell54   7972   9912  2153245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RPi:BUART:rx_state_0\/main_7
Capture Clock  : \UART_RPi:BUART:rx_state_0\/clock_0
Path slack     : 2153299p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9858
-------------------------------------   ---- 
End-of-path arrival time (ps)           9858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2153299  RISE       1
\UART_RPi:BUART:rx_state_0\/main_7         macrocell54   7918   9858  2153299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPi:BUART:rx_state_0\/main_0
Capture Clock  : \UART_RPi:BUART:rx_state_0\/clock_0
Path slack     : 2153400p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9757
-------------------------------------   ---- 
End-of-path arrival time (ps)           9757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_ctrl_mark_last\/q  macrocell53   1250   1250  2143678  RISE       1
\UART_RPi:BUART:rx_state_0\/main_0    macrocell54   8507   9757  2153400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPi:BUART:rx_state_2\/main_2
Capture Clock  : \UART_RPi:BUART:rx_state_2\/clock_0
Path slack     : 2153766p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9391
-------------------------------------   ---- 
End-of-path arrival time (ps)           9391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell58         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_bitclk_enable\/q  macrocell58   1250   1250  2150354  RISE       1
\UART_RPi:BUART:rx_state_2\/main_2   macrocell57   8141   9391  2153766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPi:BUART:rx_status_3\/main_2
Capture Clock  : \UART_RPi:BUART:rx_status_3\/clock_0
Path slack     : 2153766p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9391
-------------------------------------   ---- 
End-of-path arrival time (ps)           9391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell58         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_bitclk_enable\/q  macrocell58   1250   1250  2150354  RISE       1
\UART_RPi:BUART:rx_status_3\/main_2  macrocell60   8141   9391  2153766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RPi:BUART:rx_state_0\/main_5
Capture Clock  : \UART_RPi:BUART:rx_state_0\/clock_0
Path slack     : 2153769p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9388
-------------------------------------   ---- 
End-of-path arrival time (ps)           9388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2152970  RISE       1
\UART_RPi:BUART:rx_state_0\/main_5         macrocell54   7448   9388  2153769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_0\/q
Path End       : \UART_RPi:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_RPi:BUART:tx_bitclk\/clock_0
Path slack     : 2153935p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9221
-------------------------------------   ---- 
End-of-path arrival time (ps)           9221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_0\/q      macrocell50   1250   1250  2147227  RISE       1
\UART_RPi:BUART:tx_bitclk\/main_1  macrocell52   7971   9221  2153935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_bitclk\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RPi:BUART:rx_state_2\/main_7
Capture Clock  : \UART_RPi:BUART:rx_state_2\/clock_0
Path slack     : 2154165p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8991
-------------------------------------   ---- 
End-of-path arrival time (ps)           8991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2153299  RISE       1
\UART_RPi:BUART:rx_state_2\/main_7         macrocell57   7051   8991  2154165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_2\/q
Path End       : \UART_RPi:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_RPi:BUART:tx_bitclk\/clock_0
Path slack     : 2154444p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8713
-------------------------------------   ---- 
End-of-path arrival time (ps)           8713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_2\/q      macrocell51   1250   1250  2147720  RISE       1
\UART_RPi:BUART:tx_bitclk\/main_3  macrocell52   7463   8713  2154444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_bitclk\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_3\/q
Path End       : \UART_RPi:BUART:rx_state_3\/main_3
Capture Clock  : \UART_RPi:BUART:rx_state_3\/clock_0
Path slack     : 2154451p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8706
-------------------------------------   ---- 
End-of-path arrival time (ps)           8706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_3\/q       macrocell56   1250   1250  2141248  RISE       1
\UART_RPi:BUART:rx_state_3\/main_3  macrocell56   7456   8706  2154451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_0\/q
Path End       : \UART_RPi:BUART:rx_state_3\/main_1
Capture Clock  : \UART_RPi:BUART:rx_state_3\/clock_0
Path slack     : 2154454p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8702
-------------------------------------   ---- 
End-of-path arrival time (ps)           8702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_0\/q       macrocell54   1250   1250  2146076  RISE       1
\UART_RPi:BUART:rx_state_3\/main_1  macrocell56   7452   8702  2154454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_3\/q
Path End       : \UART_RPi:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_RPi:BUART:rx_load_fifo\/clock_0
Path slack     : 2154471p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8686
-------------------------------------   ---- 
End-of-path arrival time (ps)           8686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_3\/q         macrocell56   1250   1250  2141248  RISE       1
\UART_RPi:BUART:rx_load_fifo\/main_3  macrocell55   7436   8686  2154471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_load_fifo\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_0\/q
Path End       : \UART_RPi:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_RPi:BUART:rx_load_fifo\/clock_0
Path slack     : 2154471p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8685
-------------------------------------   ---- 
End-of-path arrival time (ps)           8685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_0\/q         macrocell54   1250   1250  2146076  RISE       1
\UART_RPi:BUART:rx_load_fifo\/main_1  macrocell55   7435   8685  2154471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_load_fifo\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_1\/q
Path End       : \UART_RPi:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_RPi:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154486p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6171
-------------------------------------   ---- 
End-of-path arrival time (ps)           6171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell49         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_1\/q                macrocell49     1250   1250  2150703  RISE       1
\UART_RPi:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   4921   6171  2154486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RPi:BUART:tx_state_0\/main_3
Capture Clock  : \UART_RPi:BUART:tx_state_0\/clock_0
Path slack     : 2154609p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8547
-------------------------------------   ---- 
End-of-path arrival time (ps)           8547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  2151199  RISE       1
\UART_RPi:BUART:tx_state_0\/main_3                  macrocell50     4967   8547  2154609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_1\/q
Path End       : \UART_RPi:BUART:tx_state_0\/main_0
Capture Clock  : \UART_RPi:BUART:tx_state_0\/clock_0
Path slack     : 2154685p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8472
-------------------------------------   ---- 
End-of-path arrival time (ps)           8472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_1\/q       macrocell49   1250   1250  2150703  RISE       1
\UART_RPi:BUART:tx_state_0\/main_0  macrocell50   7222   8472  2154685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_1\/q
Path End       : \UART_RPi:BUART:tx_state_2\/main_0
Capture Clock  : \UART_RPi:BUART:tx_state_2\/clock_0
Path slack     : 2154687p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8469
-------------------------------------   ---- 
End-of-path arrival time (ps)           8469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_1\/q       macrocell49   1250   1250  2150703  RISE       1
\UART_RPi:BUART:tx_state_2\/main_0  macrocell51   7219   8469  2154687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_1\/q
Path End       : \UART_RPi:BUART:txn\/main_1
Capture Clock  : \UART_RPi:BUART:txn\/clock_0
Path slack     : 2154705p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8451
-------------------------------------   ---- 
End-of-path arrival time (ps)           8451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell49         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_1\/q  macrocell49   1250   1250  2150703  RISE       1
\UART_RPi:BUART:txn\/main_1    macrocell48   7201   8451  2154705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:txn\/clock_0                               macrocell48         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_load_fifo\/q
Path End       : \UART_RPi:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_RPi:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154733p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8804
-------------------------------------   ---- 
End-of-path arrival time (ps)           8804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_load_fifo\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_load_fifo\/q            macrocell55     1250   1250  2150767  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   7554   8804  2154733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RPi:BUART:rx_state_3\/main_6
Capture Clock  : \UART_RPi:BUART:rx_state_3\/clock_0
Path slack     : 2154860p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8297
-------------------------------------   ---- 
End-of-path arrival time (ps)           8297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2152346  RISE       1
\UART_RPi:BUART:rx_state_3\/main_6         macrocell56   6357   8297  2154860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_0\/q
Path End       : \UART_RPi:BUART:tx_state_1\/main_1
Capture Clock  : \UART_RPi:BUART:tx_state_1\/clock_0
Path slack     : 2154999p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8158
-------------------------------------   ---- 
End-of-path arrival time (ps)           8158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_0\/q       macrocell50   1250   1250  2147227  RISE       1
\UART_RPi:BUART:tx_state_1\/main_1  macrocell49   6908   8158  2154999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPi:BUART:rx_state_0\/main_2
Capture Clock  : \UART_RPi:BUART:rx_state_0\/clock_0
Path slack     : 2155077p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8080
-------------------------------------   ---- 
End-of-path arrival time (ps)           8080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell58         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_bitclk_enable\/q  macrocell58   1250   1250  2150354  RISE       1
\UART_RPi:BUART:rx_state_0\/main_2   macrocell54   6830   8080  2155077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_0\/q
Path End       : \UART_RPi:BUART:rx_state_2\/main_1
Capture Clock  : \UART_RPi:BUART:rx_state_2\/clock_0
Path slack     : 2155218p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7938
-------------------------------------   ---- 
End-of-path arrival time (ps)           7938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_0\/q       macrocell54   1250   1250  2146076  RISE       1
\UART_RPi:BUART:rx_state_2\/main_1  macrocell57   6688   7938  2155218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_0\/q
Path End       : \UART_RPi:BUART:rx_status_3\/main_1
Capture Clock  : \UART_RPi:BUART:rx_status_3\/clock_0
Path slack     : 2155218p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7938
-------------------------------------   ---- 
End-of-path arrival time (ps)           7938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_0\/q        macrocell54   1250   1250  2146076  RISE       1
\UART_RPi:BUART:rx_status_3\/main_1  macrocell60   6688   7938  2155218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPi:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_RPi:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2155329p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7828
-------------------------------------   ---- 
End-of-path arrival time (ps)           7828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_ctrl_mark_last\/q        macrocell53   1250   1250  2143678  RISE       1
\UART_RPi:BUART:rx_state_stop1_reg\/main_0  macrocell59   6578   7828  2155329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_stop1_reg\/clock_0                macrocell59         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_2\/q
Path End       : \UART_RPi:BUART:tx_state_1\/main_3
Capture Clock  : \UART_RPi:BUART:tx_state_1\/clock_0
Path slack     : 2155355p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7802
-------------------------------------   ---- 
End-of-path arrival time (ps)           7802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_2\/q       macrocell51   1250   1250  2147720  RISE       1
\UART_RPi:BUART:tx_state_1\/main_3  macrocell49   6552   7802  2155355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_2\/q
Path End       : \UART_RPi:BUART:rx_state_0\/main_4
Capture Clock  : \UART_RPi:BUART:rx_state_0\/clock_0
Path slack     : 2155449p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7708
-------------------------------------   ---- 
End-of-path arrival time (ps)           7708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_2\/q       macrocell57   1250   1250  2144573  RISE       1
\UART_RPi:BUART:rx_state_0\/main_4  macrocell54   6458   7708  2155449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RPi:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_RPi:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155562p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5094
-------------------------------------   ---- 
End-of-path arrival time (ps)           5094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  2151571  RISE       1
\UART_RPi:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell2   4904   5094  2155562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_bitclk\/q
Path End       : \UART_RPi:BUART:txn\/main_6
Capture Clock  : \UART_RPi:BUART:txn\/clock_0
Path slack     : 2155749p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7408
-------------------------------------   ---- 
End-of-path arrival time (ps)           7408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_bitclk\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_bitclk\/q  macrocell52   1250   1250  2155749  RISE       1
\UART_RPi:BUART:txn\/main_6   macrocell48   6158   7408  2155749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:txn\/clock_0                               macrocell48         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_RPi:BUART:txn\/main_3
Capture Clock  : \UART_RPi:BUART:txn\/clock_0
Path slack     : 2155885p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7272
-------------------------------------   ---- 
End-of-path arrival time (ps)           7272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   4370   4370  2155885  RISE       1
\UART_RPi:BUART:txn\/main_3                macrocell48     2902   7272  2155885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:txn\/clock_0                               macrocell48         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPi:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_RPi:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156161p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_ctrl_mark_last\/q         macrocell53     1250   1250  2143678  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   3246   4496  2156161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_bitclk\/q
Path End       : \UART_RPi:BUART:tx_state_0\/main_5
Capture Clock  : \UART_RPi:BUART:tx_state_0\/clock_0
Path slack     : 2156301p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6856
-------------------------------------   ---- 
End-of-path arrival time (ps)           6856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_bitclk\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_bitclk\/q        macrocell52   1250   1250  2155749  RISE       1
\UART_RPi:BUART:tx_state_0\/main_5  macrocell50   5606   6856  2156301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RPi:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_RPi:BUART:rx_load_fifo\/clock_0
Path slack     : 2156409p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6748
-------------------------------------   ---- 
End-of-path arrival time (ps)           6748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2152346  RISE       1
\UART_RPi:BUART:rx_load_fifo\/main_6       macrocell55   4808   6748  2156409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_load_fifo\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_bitclk\/q
Path End       : \UART_RPi:BUART:tx_state_2\/main_5
Capture Clock  : \UART_RPi:BUART:tx_state_2\/clock_0
Path slack     : 2156722p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6435
-------------------------------------   ---- 
End-of-path arrival time (ps)           6435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_bitclk\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_bitclk\/q        macrocell52   1250   1250  2155749  RISE       1
\UART_RPi:BUART:tx_state_2\/main_5  macrocell51   5185   6435  2156722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_1\/q
Path End       : \UART_RPi:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_RPi:BUART:tx_bitclk\/clock_0
Path slack     : 2156995p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6162
-------------------------------------   ---- 
End-of-path arrival time (ps)           6162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_1\/q      macrocell49   1250   1250  2150703  RISE       1
\UART_RPi:BUART:tx_bitclk\/main_0  macrocell52   4912   6162  2156995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_bitclk\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPi:BUART:rx_state_2\/main_0
Capture Clock  : \UART_RPi:BUART:rx_state_2\/clock_0
Path slack     : 2157320p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5837
-------------------------------------   ---- 
End-of-path arrival time (ps)           5837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_ctrl_mark_last\/q  macrocell53   1250   1250  2143678  RISE       1
\UART_RPi:BUART:rx_state_2\/main_0    macrocell57   4587   5837  2157320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_RPi:BUART:rx_status_3\/main_0
Capture Clock  : \UART_RPi:BUART:rx_status_3\/clock_0
Path slack     : 2157320p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5837
-------------------------------------   ---- 
End-of-path arrival time (ps)           5837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_ctrl_mark_last\/clock_0                 macrocell53         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_ctrl_mark_last\/q  macrocell53   1250   1250  2143678  RISE       1
\UART_RPi:BUART:rx_status_3\/main_0   macrocell60   4587   5837  2157320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RPi:BUART:tx_state_2\/main_2
Capture Clock  : \UART_RPi:BUART:tx_state_2\/clock_0
Path slack     : 2157392p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5765
-------------------------------------   ---- 
End-of-path arrival time (ps)           5765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  2151571  RISE       1
\UART_RPi:BUART:tx_state_2\/main_2               macrocell51     5575   5765  2157392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RPi:BUART:tx_state_0\/main_2
Capture Clock  : \UART_RPi:BUART:tx_state_0\/clock_0
Path slack     : 2157392p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5765
-------------------------------------   ---- 
End-of-path arrival time (ps)           5765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  2151571  RISE       1
\UART_RPi:BUART:tx_state_0\/main_2               macrocell50     5575   5765  2157392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RPi:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_RPi:BUART:rx_load_fifo\/clock_0
Path slack     : 2157405p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5752
-------------------------------------   ---- 
End-of-path arrival time (ps)           5752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2152970  RISE       1
\UART_RPi:BUART:rx_load_fifo\/main_5       macrocell55   3812   5752  2157405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_load_fifo\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RPi:BUART:rx_state_3\/main_5
Capture Clock  : \UART_RPi:BUART:rx_state_3\/clock_0
Path slack     : 2157450p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5706
-------------------------------------   ---- 
End-of-path arrival time (ps)           5706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2152970  RISE       1
\UART_RPi:BUART:rx_state_3\/main_5         macrocell56   3766   5706  2157450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RPi:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_RPi:BUART:tx_bitclk\/clock_0
Path slack     : 2157495p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5661
-------------------------------------   ---- 
End-of-path arrival time (ps)           5661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  2151571  RISE       1
\UART_RPi:BUART:tx_bitclk\/main_2                macrocell52     5471   5661  2157495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_bitclk\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_0\/q
Path End       : \UART_RPi:BUART:rx_state_0\/main_1
Capture Clock  : \UART_RPi:BUART:rx_state_0\/clock_0
Path slack     : 2157529p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5628
-------------------------------------   ---- 
End-of-path arrival time (ps)           5628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_0\/q       macrocell54   1250   1250  2146076  RISE       1
\UART_RPi:BUART:rx_state_0\/main_1  macrocell54   4378   5628  2157529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_0\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RPi:BUART:tx_state_2\/main_4
Capture Clock  : \UART_RPi:BUART:tx_state_2\/clock_0
Path slack     : 2157557p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5600
-------------------------------------   ---- 
End-of-path arrival time (ps)           5600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  2157557  RISE       1
\UART_RPi:BUART:tx_state_2\/main_4               macrocell51     5410   5600  2157557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_bitclk\/q
Path End       : \UART_RPi:BUART:tx_state_1\/main_5
Capture Clock  : \UART_RPi:BUART:tx_state_1\/clock_0
Path slack     : 2158096p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5061
-------------------------------------   ---- 
End-of-path arrival time (ps)           5061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_bitclk\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_bitclk\/q        macrocell52   1250   1250  2155749  RISE       1
\UART_RPi:BUART:tx_state_1\/main_5  macrocell49   3811   5061  2158096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RPi:BUART:txn\/main_5
Capture Clock  : \UART_RPi:BUART:txn\/clock_0
Path slack     : 2158117p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  2157557  RISE       1
\UART_RPi:BUART:txn\/main_5                      macrocell48     4850   5040  2158117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:txn\/clock_0                               macrocell48         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:txn\/q
Path End       : \UART_RPi:BUART:txn\/main_0
Capture Clock  : \UART_RPi:BUART:txn\/clock_0
Path slack     : 2158132p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5024
-------------------------------------   ---- 
End-of-path arrival time (ps)           5024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:txn\/clock_0                               macrocell48         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:txn\/q       macrocell48   1250   1250  2158132  RISE       1
\UART_RPi:BUART:txn\/main_0  macrocell48   3774   5024  2158132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:txn\/clock_0                               macrocell48         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPi:BUART:rx_state_3\/main_2
Capture Clock  : \UART_RPi:BUART:rx_state_3\/clock_0
Path slack     : 2158302p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4855
-------------------------------------   ---- 
End-of-path arrival time (ps)           4855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell58         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_bitclk_enable\/q  macrocell58   1250   1250  2150354  RISE       1
\UART_RPi:BUART:rx_state_3\/main_2   macrocell56   3605   4855  2158302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_bitclk_enable\/q
Path End       : \UART_RPi:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_RPi:BUART:rx_load_fifo\/clock_0
Path slack     : 2158309p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_bitclk_enable\/q   macrocell58   1250   1250  2150354  RISE       1
\UART_RPi:BUART:rx_load_fifo\/main_2  macrocell55   3598   4848  2158309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_load_fifo\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RPi:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_RPi:BUART:rx_load_fifo\/clock_0
Path slack     : 2158389p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2153299  RISE       1
\UART_RPi:BUART:rx_load_fifo\/main_7       macrocell55   2828   4768  2158389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_load_fifo\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RPi:BUART:rx_state_3\/main_7
Capture Clock  : \UART_RPi:BUART:rx_state_3\/clock_0
Path slack     : 2158410p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4747
-------------------------------------   ---- 
End-of-path arrival time (ps)           4747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2153299  RISE       1
\UART_RPi:BUART:rx_state_3\/main_7         macrocell56   2807   4747  2158410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_3\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_0\/q
Path End       : \UART_RPi:BUART:tx_state_0\/main_1
Capture Clock  : \UART_RPi:BUART:tx_state_0\/clock_0
Path slack     : 2158654p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_0\/q       macrocell50   1250   1250  2147227  RISE       1
\UART_RPi:BUART:tx_state_0\/main_1  macrocell50   3252   4502  2158654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_0\/q
Path End       : \UART_RPi:BUART:tx_state_2\/main_1
Capture Clock  : \UART_RPi:BUART:tx_state_2\/clock_0
Path slack     : 2158658p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_0\/q       macrocell50   1250   1250  2147227  RISE       1
\UART_RPi:BUART:tx_state_2\/main_1  macrocell51   3249   4499  2158658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_0\/q
Path End       : \UART_RPi:BUART:txn\/main_2
Capture Clock  : \UART_RPi:BUART:txn\/clock_0
Path slack     : 2158660p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell50         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_0\/q  macrocell50   1250   1250  2147227  RISE       1
\UART_RPi:BUART:txn\/main_2    macrocell48   3247   4497  2158660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:txn\/clock_0                               macrocell48         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_status_3\/q
Path End       : \UART_RPi:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_RPi:BUART:sRX:RxSts\/clock
Path slack     : 2158721p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7445
-------------------------------------   ---- 
End-of-path arrival time (ps)           7445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_status_3\/q       macrocell60    1250   1250  2158721  RISE       1
\UART_RPi:BUART:sRX:RxSts\/status_3  statusicell2   6195   7445  2158721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_2\/q
Path End       : \UART_RPi:BUART:tx_state_2\/main_3
Capture Clock  : \UART_RPi:BUART:tx_state_2\/clock_0
Path slack     : 2158802p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4354
-------------------------------------   ---- 
End-of-path arrival time (ps)           4354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_2\/q       macrocell51   1250   1250  2147720  RISE       1
\UART_RPi:BUART:tx_state_2\/main_3  macrocell51   3104   4354  2158802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_2\/q
Path End       : \UART_RPi:BUART:txn\/main_4
Capture Clock  : \UART_RPi:BUART:txn\/clock_0
Path slack     : 2158808p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_2\/q  macrocell51   1250   1250  2147720  RISE       1
\UART_RPi:BUART:txn\/main_4    macrocell48   3099   4349  2158808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:txn\/clock_0                               macrocell48         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_RPi:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_RPi:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158905p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158905  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/main_2   macrocell58   2312   4252  2158905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_RPi:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_RPi:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158907p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158907  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/main_1   macrocell58   2310   4250  2158907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_RPi:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_RPi:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158909p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158909  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/main_0   macrocell58   2307   4247  2158909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_bitclk_enable\/clock_0                  macrocell58         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_2\/q
Path End       : \UART_RPi:BUART:tx_state_0\/main_4
Capture Clock  : \UART_RPi:BUART:tx_state_0\/clock_0
Path slack     : 2158935p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4222
-------------------------------------   ---- 
End-of-path arrival time (ps)           4222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_2\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_2\/q       macrocell51   1250   1250  2147720  RISE       1
\UART_RPi:BUART:tx_state_0\/main_4  macrocell50   2972   4222  2158935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_0\/clock_0                        macrocell50         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:tx_state_1\/q
Path End       : \UART_RPi:BUART:tx_state_1\/main_0
Capture Clock  : \UART_RPi:BUART:tx_state_1\/clock_0
Path slack     : 2159030p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:tx_state_1\/q       macrocell49   1250   1250  2150703  RISE       1
\UART_RPi:BUART:tx_state_1\/main_0  macrocell49   2877   4127  2159030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_2\/q
Path End       : \UART_RPi:BUART:rx_state_2\/main_4
Capture Clock  : \UART_RPi:BUART:rx_state_2\/clock_0
Path slack     : 2159599p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_2\/q       macrocell57   1250   1250  2144573  RISE       1
\UART_RPi:BUART:rx_state_2\/main_4  macrocell57   2308   3558  2159599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_state_2\/q
Path End       : \UART_RPi:BUART:rx_status_3\/main_4
Capture Clock  : \UART_RPi:BUART:rx_status_3\/clock_0
Path slack     : 2159599p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_state_2\/q        macrocell57   1250   1250  2144573  RISE       1
\UART_RPi:BUART:rx_status_3\/main_4  macrocell60   2308   3558  2159599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:rx_last\/q
Path End       : \UART_RPi:BUART:rx_state_2\/main_9
Capture Clock  : \UART_RPi:BUART:rx_state_2\/clock_0
Path slack     : 2159600p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_last\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_RPi:BUART:rx_last\/q          macrocell61   1250   1250  2159600  RISE       1
\UART_RPi:BUART:rx_state_2\/main_9  macrocell57   2307   3557  2159600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:rx_state_2\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RPi:BUART:tx_state_1\/main_2
Capture Clock  : \UART_RPi:BUART:tx_state_1\/clock_0
Path slack     : 2159889p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3268
-------------------------------------   ---- 
End-of-path arrival time (ps)           3268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  2151571  RISE       1
\UART_RPi:BUART:tx_state_1\/main_2               macrocell49     3078   3268  2159889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RPi:BUART:tx_state_1\/main_4
Capture Clock  : \UART_RPi:BUART:tx_state_1\/clock_0
Path slack     : 2160647p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_RPi_IntClock:R#1 vs. UART_RPi_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2510
-------------------------------------   ---- 
End-of-path arrival time (ps)           2510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_RPi:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  2157557  RISE       1
\UART_RPi:BUART:tx_state_1\/main_4               macrocell49     2320   2510  2160647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_RPi:BUART:tx_state_1\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_1\/q
Path End       : Net_240/main_4
Capture Clock  : Net_240/clock_0
Path slack     : 3107436p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14054
-------------------------------------   ----- 
End-of-path arrival time (ps)           14054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_1\/clock_0                                 macrocell44         0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:toggle_1\/q                macrocell44     1250   1250  3107436  RISE       1
\QuadPWM:PwmDatapath:u0\/cs_addr_1  datapathcell1   3622   4872  3107436  RISE       1
\QuadPWM:PwmDatapath:u0\/ce1_comb   datapathcell1   6000  10872  3107436  RISE       1
Net_240/main_4                      macrocell43     3183  14054  3107436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_1\/q
Path End       : Net_282/main_2
Capture Clock  : Net_282/clock_0
Path slack     : 3108312p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13178
-------------------------------------   ----- 
End-of-path arrival time (ps)           13178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_1\/clock_0                                 macrocell44         0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:toggle_1\/q                macrocell44     1250   1250  3107436  RISE       1
\QuadPWM:PwmDatapath:u0\/cs_addr_1  datapathcell1   3622   4872  3107436  RISE       1
\QuadPWM:PwmDatapath:u0\/ce1_comb   datapathcell1   6000  10872  3107436  RISE       1
Net_282/main_2                      macrocell46     2306  13178  3108312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_282/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_1\/q
Path End       : Net_283/main_3
Capture Clock  : Net_283/clock_0
Path slack     : 3108312p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13178
-------------------------------------   ----- 
End-of-path arrival time (ps)           13178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_1\/clock_0                                 macrocell44         0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:toggle_1\/q                macrocell44     1250   1250  3107436  RISE       1
\QuadPWM:PwmDatapath:u0\/cs_addr_1  datapathcell1   3622   4872  3107436  RISE       1
\QuadPWM:PwmDatapath:u0\/ce1_comb   datapathcell1   6000  10872  3107436  RISE       1
Net_283/main_3                      macrocell47     2306  13178  3108312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_283/clock_0                                            macrocell47         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_1\/q
Path End       : \QuadPWM:PwmDatapath:u0\/cs_addr_1
Capture Clock  : \QuadPWM:PwmDatapath:u0\/clock
Path slack     : 3114068p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 3118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_1\/clock_0                                 macrocell44         0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:toggle_1\/q                macrocell44     1250   1250  3107436  RISE       1
\QuadPWM:PwmDatapath:u0\/cs_addr_1  datapathcell1   3622   4872  3114068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:PwmDatapath:u0\/clock                             datapathcell1       0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_0\/q
Path End       : \QuadPWM:PwmDatapath:u0\/cs_addr_0
Capture Clock  : \QuadPWM:PwmDatapath:u0\/clock
Path slack     : 3114802p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                 3118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_0\/clock_0                                 macrocell45         0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:toggle_0\/q                macrocell45     1250   1250  3108170  RISE       1
\QuadPWM:PwmDatapath:u0\/cs_addr_0  datapathcell1   2888   4138  3114802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:PwmDatapath:u0\/clock                             datapathcell1       0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_1\/q
Path End       : Net_240/main_1
Capture Clock  : Net_240/clock_0
Path slack     : 3115169p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6321
-------------------------------------   ---- 
End-of-path arrival time (ps)           6321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_1\/clock_0                                 macrocell44         0      0  RISE       1

Data path
pin name              model name   delay     AT    slack  edge  Fanout
--------------------  -----------  -----  -----  -------  ----  ------
\QuadPWM:toggle_1\/q  macrocell44   1250   1250  3107436  RISE       1
Net_240/main_1        macrocell43   5071   6321  3115169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_1\/q
Path End       : Net_239/main_1
Capture Clock  : Net_239/clock_0
Path slack     : 3116048p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_1\/clock_0                                 macrocell44         0      0  RISE       1

Data path
pin name              model name   delay     AT    slack  edge  Fanout
--------------------  -----------  -----  -----  -------  ----  ------
\QuadPWM:toggle_1\/q  macrocell44   1250   1250  3107436  RISE       1
Net_239/main_1        macrocell42   4192   5442  3116048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_239/clock_0                                            macrocell42         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_1\/q
Path End       : Net_282/main_0
Capture Clock  : Net_282/clock_0
Path slack     : 3116048p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_1\/clock_0                                 macrocell44         0      0  RISE       1

Data path
pin name              model name   delay     AT    slack  edge  Fanout
--------------------  -----------  -----  -----  -------  ----  ------
\QuadPWM:toggle_1\/q  macrocell44   1250   1250  3107436  RISE       1
Net_282/main_0        macrocell46   4192   5442  3116048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_282/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_1\/q
Path End       : Net_283/main_0
Capture Clock  : Net_283/clock_0
Path slack     : 3116048p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_1\/clock_0                                 macrocell44         0      0  RISE       1

Data path
pin name              model name   delay     AT    slack  edge  Fanout
--------------------  -----------  -----  -----  -------  ----  ------
\QuadPWM:toggle_1\/q  macrocell44   1250   1250  3107436  RISE       1
Net_283/main_0        macrocell47   4192   5442  3116048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_283/clock_0                                            macrocell47         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:PwmDatapath:u0\/f0_comb
Path End       : Net_240/main_3
Capture Clock  : Net_240/clock_0
Path slack     : 3116100p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5390
-------------------------------------   ---- 
End-of-path arrival time (ps)           5390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:PwmDatapath:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:PwmDatapath:u0\/f0_comb  datapathcell1   2200   2200  3116100  RISE       1
Net_240/main_3                    macrocell43     3190   5390  3116100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_282/q
Path End       : Net_282/main_3
Capture Clock  : Net_282/clock_0
Path slack     : 3116434p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5056
-------------------------------------   ---- 
End-of-path arrival time (ps)           5056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_282/clock_0                                            macrocell46         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_282/q       macrocell46   1250   1250  3116434  RISE       1
Net_282/main_3  macrocell46   3806   5056  3116434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_282/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_0\/q
Path End       : Net_240/main_2
Capture Clock  : Net_240/clock_0
Path slack     : 3116459p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5031
-------------------------------------   ---- 
End-of-path arrival time (ps)           5031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_0\/clock_0                                 macrocell45         0      0  RISE       1

Data path
pin name              model name   delay     AT    slack  edge  Fanout
--------------------  -----------  -----  -----  -------  ----  ------
\QuadPWM:toggle_0\/q  macrocell45   1250   1250  3108170  RISE       1
Net_240/main_2        macrocell43   3781   5031  3116459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_240/q
Path End       : Net_240/main_0
Capture Clock  : Net_240/clock_0
Path slack     : 3116484p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5006
-------------------------------------   ---- 
End-of-path arrival time (ps)           5006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell43         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_240/q       macrocell43   1250   1250  3116484  RISE       1
Net_240/main_0  macrocell43   3756   5006  3116484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_240/clock_0                                            macrocell43         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_283/q
Path End       : Net_283/main_4
Capture Clock  : Net_283/clock_0
Path slack     : 3116726p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4764
-------------------------------------   ---- 
End-of-path arrival time (ps)           4764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_283/clock_0                                            macrocell47         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_283/q       macrocell47   1250   1250  3116726  RISE       1
Net_283/main_4  macrocell47   3514   4764  3116726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_283/clock_0                                            macrocell47         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:PwmDatapath:u0\/ce0_comb
Path End       : Net_239/main_4
Capture Clock  : Net_239/clock_0
Path slack     : 3116888p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4602
-------------------------------------   ---- 
End-of-path arrival time (ps)           4602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:PwmDatapath:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                           model name     delay     AT    slack  edge  Fanout
---------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:PwmDatapath:u0\/ce0_comb  datapathcell1   2300   2300  3116888  RISE       1
Net_239/main_4                     macrocell42     2302   4602  3116888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_239/clock_0                                            macrocell42         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:PwmDatapath:u0\/f0_comb
Path End       : Net_239/main_3
Capture Clock  : Net_239/clock_0
Path slack     : 3116966p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4524
-------------------------------------   ---- 
End-of-path arrival time (ps)           4524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:PwmDatapath:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:PwmDatapath:u0\/f0_comb  datapathcell1   2200   2200  3116100  RISE       1
Net_239/main_3                    macrocell42     2324   4524  3116966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_239/clock_0                                            macrocell42         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:PwmDatapath:u0\/f0_comb
Path End       : Net_283/main_2
Capture Clock  : Net_283/clock_0
Path slack     : 3116966p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4524
-------------------------------------   ---- 
End-of-path arrival time (ps)           4524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:PwmDatapath:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:PwmDatapath:u0\/f0_comb  datapathcell1   2200   2200  3116100  RISE       1
Net_283/main_2                    macrocell47     2324   4524  3116966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_283/clock_0                                            macrocell47         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:PwmDatapath:u0\/f1_comb
Path End       : Net_282/main_4
Capture Clock  : Net_282/clock_0
Path slack     : 3117078p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4412
-------------------------------------   ---- 
End-of-path arrival time (ps)           4412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:PwmDatapath:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                          model name     delay     AT    slack  edge  Fanout
--------------------------------  -------------  -----  -----  -------  ----  ------
\QuadPWM:PwmDatapath:u0\/f1_comb  datapathcell1   2110   2110  3117078  RISE       1
Net_282/main_4                    macrocell46     2302   4412  3117078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_282/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_0\/q
Path End       : \QuadPWM:toggle_1\/main_0
Capture Clock  : \QuadPWM:toggle_1\/clock_0
Path slack     : 3117357p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4133
-------------------------------------   ---- 
End-of-path arrival time (ps)           4133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_0\/clock_0                                 macrocell45         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\QuadPWM:toggle_0\/q       macrocell45   1250   1250  3108170  RISE       1
\QuadPWM:toggle_1\/main_0  macrocell44   2883   4133  3117357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_1\/clock_0                                 macrocell44         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_0\/q
Path End       : Net_239/main_2
Capture Clock  : Net_239/clock_0
Path slack     : 3117359p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_0\/clock_0                                 macrocell45         0      0  RISE       1

Data path
pin name              model name   delay     AT    slack  edge  Fanout
--------------------  -----------  -----  -----  -------  ----  ------
\QuadPWM:toggle_0\/q  macrocell45   1250   1250  3108170  RISE       1
Net_239/main_2        macrocell42   2881   4131  3117359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_239/clock_0                                            macrocell42         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_0\/q
Path End       : Net_282/main_1
Capture Clock  : Net_282/clock_0
Path slack     : 3117359p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_0\/clock_0                                 macrocell45         0      0  RISE       1

Data path
pin name              model name   delay     AT    slack  edge  Fanout
--------------------  -----------  -----  -----  -------  ----  ------
\QuadPWM:toggle_0\/q  macrocell45   1250   1250  3108170  RISE       1
Net_282/main_1        macrocell46   2881   4131  3117359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_282/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadPWM:toggle_0\/q
Path End       : Net_283/main_1
Capture Clock  : Net_283/clock_0
Path slack     : 3117359p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\QuadPWM:toggle_0\/clock_0                                 macrocell45         0      0  RISE       1

Data path
pin name              model name   delay     AT    slack  edge  Fanout
--------------------  -----------  -----  -----  -------  ----  ------
\QuadPWM:toggle_0\/q  macrocell45   1250   1250  3108170  RISE       1
Net_283/main_1        macrocell47   2881   4131  3117359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_283/clock_0                                            macrocell47         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_239/q
Path End       : Net_239/main_0
Capture Clock  : Net_239/clock_0
Path slack     : 3117940p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   3125000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 3121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_239/clock_0                                            macrocell42         0      0  RISE       1

Data path
pin name        model name   delay     AT    slack  edge  Fanout
--------------  -----------  -----  -----  -------  ----  ------
Net_239/q       macrocell42   1250   1250  3117940  RISE       1
Net_239/main_0  macrocell42   2300   3550  3117940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_239/clock_0                                            macrocell42         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

