*******************************************************************

  Device    [devA]

  Author    [liujiao]

  Abstract  [A Part of CLMA]

  Revision History:

********************************************************************************/
gate
device devA : device CLMA
{
    parameter
    (
        config string CP_GRS_EN         = "TRUE",  
        config bit CP_INITA[31:0]       = 32'hffff_ffff,        
        config string CP_MODEA       = "LUT5",              // "LUT5" "ROM" "WMUX" "ARITH"
                
        config string CP_CLK_POL = "FALSE",             //1'b0: "CLK"; 1'b1: "Invert CLK" - CLMA Global
        config string CP_LCE_POL  = "FALSE",            //1'b0: "CE"; 1'b1: "Invert CE" - CLMA Global
        config string CP_LRS_POL  = "FALSE",            //1'b0: "RS"; 1'b1: "Invert RS" - CLMA Global
        config string CP_LCE_EN  = "FALSE",             //1'b0: "Disable"; 1'b1: "Enable"
        config string CP_LRS_EN  = "FALSE",             //1'b0: "Disable"; 1'b1: "Enable"
        config string CP_Y0MUX_SEL = "FX",            //"FX":F0 "CYX":CYA "MF":QP0
        config string CP_Q0MUX_SEL = "YX",            //"YX":Y0 "MX":M0 "SRQ":SRCI
        config string CP_CEMUX_SEL = "LOCAL",           //"LOCAL":CE; "CHAIN":CEIN 
        config string CP_RSMUX_SEL = "LOCAL",           //"LOCAL":RS; "CHAIN":RSIN
        config string CP_RS_MODE = "ASYNC",          //"SYNC" "ASYNC" - CLMA Global
        config string CP_FF0_RS  = "SET"            //"RESET" "SET"
    );
    
    port
    (
               input    A0, A1, A2, A3, A4, AD,
               output   Y0, Q0,
               input    M0,
               input    RS, CE, CLK,
               input    CIN,
        logic  output   FGA_COUT,
               input    RSCI,
               output   RSCO,
               input    CECI,
               output   CECO

    );
}; // end of device devA


/*******************************************************************************

  Device    [devA]

  Author    [liujiao]

  Abstract  []

  Revision History:

********************************************************************************/
structure netlist of devA
{
    // Wires for input ports
    wire ntA0, ntA1, ntA2, ntA3, ntA4, ntAD; 
    wire ntM0;
    wire ntRS, ntCE, ntCLK;
    wire ntCIN;
    wire ntL5A;

    wire ntRSCI;
    wire ntCECI;

    // Wires connecting to output ports
    wire ntY0;
    wire ntQ0;
    
    wire ntQP0;
    wire ntSRCI;
    wire ntQD0;
    wire ntRSCO;
    wire ntCECO;
    wire ntCLKR;
    wire ntRS_P;
    wire ntCE_P;

    // Internal wires
    wire ntCYA;
    //
    // Connection to ports
    //
 
    ntA0      <= A0;
    ntA1      <= A1;
    ntA2      <= A2;
    ntA3      <= A3;
    ntA4      <= A4;
    ntAD      <= AD;

    ntM0      <= M0;
   
    ntRS      <= RS;
    ntCE      <= CE;
    ntCLK     <= CLK;
    ntCIN     <= CIN;

    ntRSCI    <= RSCI;
    ntCECI    <= CECI;

    Y0        <= ntY0;
    Q0        <= ntQ0;
      
    FGA_COUT  <= ntCYA;

    RSCO     <= ntRSCO;
    CECO     <= ntCECO;
    
    //
    // Instances. FGA section
    //

    device FY FYA 
        parameter map
        (
            CP_INIT => CP_INITA,
            CP_MODE => CP_MODEA
        )
        port map 
        (
            A0  => ntA0,
            A1  => ntA1,
            A2  => ntA2,
            A3  => ntA3,
            A4  => ntA4,
            AD  => ntAD,
            CIN => ntCIN,
            COUT => ntCYA,
            L5    => ntL5A 
        );

    device YMUX Y0MUX
        parameter map
        (
            CP_OUT_SEL  => CP_Y0MUX_SEL
        ) 
        port map
        (
            MF  => ntQP0,
            FX => ntL5A,
            CYX => ntCYA,
            Y     => ntY0
        );
    
    device QMUX Q0MUX
        parameter map
        (
            CP_OUT_SEL  => CP_Q0MUX_SEL
        ) 
        port map
        (
            YX  => ntY0,
            SRQ => ntSRCI,
            MX => ntM0,
            Q   => ntQD0
        );
    
    device FF FF0
        parameter map
        (
            CP_GRS_EN  => CP_GRS_EN,
            CP_RS_MODE => CP_RS_MODE,
            CP_FF_RS => CP_FF0_RS
        )
        port map
        (
            D  => ntQD0,
            RS => ntRSCO,
            CE => ntCECO,
            CLK => ntCLKR,
            Q  => ntQ0
        );

    device MUX2_P RSMUX
        parameter map
        (
            SEL  => CP_RSMUX_SEL
        )     
        port map
        (
            DI1  => ntRSCI,
            DI0 => ntRS_P,
            DOUT   => ntRSCO
        );

    device MUX2_P CEMUX
        parameter map
        (
            SEL  => CP_CEMUX_SEL
        )     
        port map
        (
            DI1  => ntCECI,
            DI0 => ntCE_P,
            DOUT   => ntCECO
        );


    device LRS_POLMUX LRSPOLMUX
        parameter map
        (
            CP_LRS_EN  => CP_LRS_EN,
            CP_LRS_POL  => CP_LRS_POL
        )     
        port map
        (
            IN  => ntRS,
            Y   => ntRS_P
        );

    device LCE_POLMUX LCEPOLMUX
        parameter map
        (
            CP_LCE_EN  => CP_LCE_EN,
            CP_LCE_POL  => CP_LCE_POL
        )     
        port map
        (
            IN  => ntCE,
            Y   => ntCE_P
        );

    device CLK_POLMUX CLKPOLMUX
        parameter map
        (
            CP_CLK_POL  => CP_CLK_POL
        )      
        port map
        (
            IN  => ntCLK,
            Y    => ntCLKR
        ); 
        
}; // end of structure netlist of devA
