--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 200 -xml system.twx
system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc6vsx475t,ff1759,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             error report, limited to 200 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint PATH "TS_XDOMAIN_ASYNC_FIFO_R2W_path" 
   TIG; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint PATH "TS_XDOMAIN_ASYNC_FIFO_W2R_path" 
   TIG; ignored during timing analysis.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET 
"frbd_64ch_600mhz_asiaa_adc5g/frbd_64ch_600mhz_asiaa_adc5g/adc_clk" PERIOD      
   = 3.3333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"frbd_64ch_600mhz_asiaa_adc5g/frbd_64ch_600mhz_asiaa_adc5g/adc_clk_div" derived 
from  NET "frbd_64ch_600mhz_asiaa_adc5g/frbd_64ch_600mhz_asiaa_adc5g/adc_clk" 
PERIOD        = 3.3333 ns HIGH 50%;  multiplied by 2.00 to 6.667 nS and duty 
cycle corrected to HIGH 3.333 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"frbd_64ch_600mhz_asiaa_adc5g/frbd_64ch_600mhz_asiaa_adc5g/mmcm_clkout2" 
derived from  PERIOD analysis for net 
"frbd_64ch_600mhz_asiaa_adc5g/frbd_64ch_600mhz_asiaa_adc5g/adc_clk_div" derived 
from NET "frbd_64ch_600mhz_asiaa_adc5g/frbd_64ch_600mhz_asiaa_adc5g/adc_clk" 
PERIOD        = 3.3333 ns HIGH 50%; multiplied by 2.00 to 6.667 nS and duty 
cycle corrected to HIGH 3.333 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"frbd_64ch_600mhz_asiaa_adc5g/frbd_64ch_600mhz_asiaa_adc5g/mmcm_clkout1" 
derived from  PERIOD analysis for net 
"frbd_64ch_600mhz_asiaa_adc5g/frbd_64ch_600mhz_asiaa_adc5g/adc_clk_div" derived 
from NET "frbd_64ch_600mhz_asiaa_adc5g/frbd_64ch_600mhz_asiaa_adc5g/adc_clk" 
PERIOD        = 3.3333 ns HIGH 50%; multiplied by 2.00 to 6.667 nS and duty 
cycle corrected to HIGH 3.333 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4529789 paths analyzed, 816679 endpoints analyzed, 595 failing endpoints
 595 timing errors detected. (595 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.316ns.
--------------------------------------------------------------------------------
Slack:                  -2.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay77/op_mem_20_24_0_4 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline287_c134a5cdb9/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp (FF)
  Requirement:          6.666ns
  Data Path Delay:      9.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.157ns (2.133 - 1.976)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay77/op_mem_20_24_0_4 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline287_c134a5cdb9/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y163.AQ    Tcko                  0.381   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay77/op_mem_20_24_0(6)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay77/op_mem_20_24_0_4
    SLICE_X143Y283.A4    net (fanout=12)       8.950   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay77/op_mem_20_24_0(4)
    SLICE_X143Y283.CLK   Tas                   0.074   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x200(7)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay77/op_mem_20_24_0(4)_rt
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline287_c134a5cdb9/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      9.405ns (0.455ns logic, 8.950ns route)
                                                       (4.8% logic, 95.2% route)

--------------------------------------------------------------------------------
Slack:                  -2.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x191_REPLICA_8 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_4_b9df16e15d/detector_block_v27_f204faa161/delay1/Mshreg_op_mem_20_24_73_12_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.698ns (Levels of Logic = 1)
  Clock Path Skew:      -0.430ns (1.822 - 2.252)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x191_REPLICA_8 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_4_b9df16e15d/detector_block_v27_f204faa161/delay1/Mshreg_op_mem_20_24_73_12_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y315.DMUX  Tshcko                0.422   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x92_REPLICA_71
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x191_REPLICA_8
    SLICE_X143Y310.A5    net (fanout=9)        0.697   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x191_REPLICA_8
    SLICE_X143Y310.A     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux35_y_net_x17(12)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux35/Mmux_unregy_join_6_151
    SLICE_X162Y193.CI    net (fanout=16)       7.197   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux35_y_net_x17(12)
    SLICE_X162Y193.CLK   Tds                   0.314   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_4_b9df16e15d/detector_block_v27_f204faa161/delay1/op_mem_20_24_73(12)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_4_b9df16e15d/detector_block_v27_f204faa161/delay1/Mshreg_op_mem_20_24_73_12_0
    -------------------------------------------------  ---------------------------
    Total                                      8.698ns (0.804ns logic, 7.894ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack:                  -2.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline285_25046af82b/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_4_b9df16e15d/detector_block_v27_f204faa161/delay1/Mshreg_op_mem_20_24_73_12_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.626ns (Levels of Logic = 1)
  Clock Path Skew:      -0.445ns (1.822 - 2.267)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline285_25046af82b/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_4_b9df16e15d/detector_block_v27_f204faa161/delay1/Mshreg_op_mem_20_24_73_12_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y309.BQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x198(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline285_25046af82b/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp
    SLICE_X143Y310.A4    net (fanout=1)        0.710   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x198(12)
    SLICE_X143Y310.A     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux35_y_net_x17(12)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux35/Mmux_unregy_join_6_151
    SLICE_X162Y193.CI    net (fanout=16)       7.197   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux35_y_net_x17(12)
    SLICE_X162Y193.CLK   Tds                   0.314   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_4_b9df16e15d/detector_block_v27_f204faa161/delay1/op_mem_20_24_73(12)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_4_b9df16e15d/detector_block_v27_f204faa161/delay1/Mshreg_op_mem_20_24_73_12_0
    -------------------------------------------------  ---------------------------
    Total                                      8.626ns (0.719ns logic, 7.907ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------
Slack:                  -2.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_first_tap_5fd4950622/delay_bram_2c27e889f3/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      9.139ns (Levels of Logic = 0)
  Clock Path Skew:      0.101ns (2.187 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_first_tap_5fd4950622/delay_bram_2c27e889f3/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y199.CQ            Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(3)
                                                              frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2
    RAMB18_X10Y113.ADDRBWRADDR7 net (fanout=194)      8.322   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(2)
    RAMB18_X10Y113.CLKBWRCLK    Trcck_ADDRB           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_first_tap_5fd4950622/delay_bram_2c27e889f3/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                              frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_first_tap_5fd4950622/delay_bram_2c27e889f3/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    --------------------------------------------------------  ---------------------------
    Total                                             9.139ns (0.817ns logic, 8.322ns route)
                                                              (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack:                  -2.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_first_tap_5fd4950622/delay_bram_2c27e889f3/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      9.135ns (Levels of Logic = 0)
  Clock Path Skew:      0.101ns (2.187 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_first_tap_5fd4950622/delay_bram_2c27e889f3/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y199.CQ            Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(3)
                                                              frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2
    RAMB18_X10Y113.ADDRARDADDR7 net (fanout=194)      8.318   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(2)
    RAMB18_X10Y113.CLKARDCLK    Trcck_ADDRA           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_first_tap_5fd4950622/delay_bram_2c27e889f3/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                              frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_first_tap_5fd4950622/delay_bram_2c27e889f3/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    --------------------------------------------------------  ---------------------------
    Total                                             9.135ns (0.817ns logic, 8.318ns route)
                                                              (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack:                  -2.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x70_REPLICA_87 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v3_2df0c2dab0/dedispersor_v2_2_66e47c325c/detector_block_v28_7cfa83144e/delay1/Mshreg_op_mem_20_24_77_1_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.519ns (Levels of Logic = 1)
  Clock Path Skew:      -0.390ns (1.899 - 2.289)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x70_REPLICA_87 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v3_2df0c2dab0/dedispersor_v2_2_66e47c325c/detector_block_v28_7cfa83144e/delay1/Mshreg_op_mem_20_24_77_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y285.AQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x70_REPLICA_87
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x70_REPLICA_87
    SLICE_X146Y281.D5    net (fanout=6)        1.035   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x70_REPLICA_87
    SLICE_X146Y281.DMUX  Tilo                  0.196   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_3_28808534db/detector_block_v210_8aa5cd710c/delay1/op_mem_20_24_91(13)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux13/Mmux_unregy_join_6_127
    SLICE_X146Y200.CI    net (fanout=16)       6.637   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux13_y_net_x17(1)
    SLICE_X146Y200.CLK   Tds                   0.314   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v3_2df0c2dab0/dedispersor_v2_2_66e47c325c/detector_block_v28_7cfa83144e/delay1/op_mem_20_24_77(1)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v3_2df0c2dab0/dedispersor_v2_2_66e47c325c/detector_block_v28_7cfa83144e/delay1/Mshreg_op_mem_20_24_77_1_0
    -------------------------------------------------  ---------------------------
    Total                                      8.519ns (0.847ns logic, 7.672ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack:                  -2.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x191_REPLICA_8 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_4_b9df16e15d/detector_block_v28_e275082b43/delay1/Mshreg_op_mem_20_24_80_12_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.451ns (Levels of Logic = 1)
  Clock Path Skew:      -0.422ns (1.830 - 2.252)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x191_REPLICA_8 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_4_b9df16e15d/detector_block_v28_e275082b43/delay1/Mshreg_op_mem_20_24_80_12_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y315.DMUX  Tshcko                0.422   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x92_REPLICA_71
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x191_REPLICA_8
    SLICE_X143Y310.A5    net (fanout=9)        0.697   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x191_REPLICA_8
    SLICE_X143Y310.A     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux35_y_net_x17(12)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux35/Mmux_unregy_join_6_151
    SLICE_X158Y201.CI    net (fanout=16)       6.950   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux35_y_net_x17(12)
    SLICE_X158Y201.CLK   Tds                   0.314   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_4_b9df16e15d/detector_block_v28_e275082b43/delay1/op_mem_20_24_80(12)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_4_b9df16e15d/detector_block_v28_e275082b43/delay1/Mshreg_op_mem_20_24_80_12_0
    -------------------------------------------------  ---------------------------
    Total                                      8.451ns (0.804ns logic, 7.647ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack:                  -2.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline285_25046af82b/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_4_b9df16e15d/detector_block_v28_e275082b43/delay1/Mshreg_op_mem_20_24_80_12_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.379ns (Levels of Logic = 1)
  Clock Path Skew:      -0.437ns (1.830 - 2.267)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline285_25046af82b/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_4_b9df16e15d/detector_block_v28_e275082b43/delay1/Mshreg_op_mem_20_24_80_12_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y309.BQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x198(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline285_25046af82b/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp
    SLICE_X143Y310.A4    net (fanout=1)        0.710   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x198(12)
    SLICE_X143Y310.A     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux35_y_net_x17(12)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux35/Mmux_unregy_join_6_151
    SLICE_X158Y201.CI    net (fanout=16)       6.950   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux35_y_net_x17(12)
    SLICE_X158Y201.CLK   Tds                   0.314   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_4_b9df16e15d/detector_block_v28_e275082b43/delay1/op_mem_20_24_80(12)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_4_b9df16e15d/detector_block_v28_e275082b43/delay1/Mshreg_op_mem_20_24_80_12_0
    -------------------------------------------------  ---------------------------
    Total                                      8.379ns (0.719ns logic, 7.660ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack:                  -2.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25_24 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline261_17b9a6bc9d/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp (FF)
  Requirement:          6.666ns
  Data Path Delay:      9.021ns (Levels of Logic = 1)
  Clock Path Skew:      0.226ns (2.249 - 2.023)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25_24 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline261_17b9a6bc9d/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y197.AQ    Tcko                  0.381   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25(25)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25_24
    SLICE_X139Y350.D5    net (fanout=1)        8.367   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25(24)
    SLICE_X139Y350.CLK   Tas                   0.273   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x172(24)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/mux/Mmux_unregy_join_6_1_617
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/mux/Mmux_unregy_join_6_1_4_f7_16
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/mux/Mmux_unregy_join_6_1_2_f8_16
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline261_17b9a6bc9d/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      9.021ns (0.654ns logic, 8.367ns route)
                                                       (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------
Slack:                  -2.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline264_f2c28f1f04/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_1_14d0d91105/detector_block_v28_2692f3a0a3/delay1/Mshreg_op_mem_20_24_75_10_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.277ns (Levels of Logic = 1)
  Clock Path Skew:      -0.444ns (1.826 - 2.270)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline264_f2c28f1f04/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_1_14d0d91105/detector_block_v28_2692f3a0a3/delay1/Mshreg_op_mem_20_24_75_10_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X165Y330.DMUX  Tshcko                0.422   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x178
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline264_f2c28f1f04/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
    SLICE_X163Y318.B3    net (fanout=13)       1.044   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x175
    SLICE_X163Y318.B     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_1_14d0d91105/detector_block_v2_e50db1f4b1/delay1/op_mem_20_24_0(10)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux37/Mmux_unregy_join_6_131
    SLICE_X164Y198.CI    net (fanout=15)       6.429   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux37_y_net_x17(10)
    SLICE_X164Y198.CLK   Tds                   0.314   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_1_14d0d91105/detector_block_v28_2692f3a0a3/delay1/op_mem_20_24_75(10)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_1_14d0d91105/detector_block_v28_2692f3a0a3/delay1/Mshreg_op_mem_20_24_75_10_0
    -------------------------------------------------  ---------------------------
    Total                                      8.277ns (0.804ns logic, 7.473ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack:                  -2.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline267_bc12eca082/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_1_14d0d91105/detector_block_v28_2692f3a0a3/delay1/Mshreg_op_mem_20_24_75_10_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.258ns (Levels of Logic = 1)
  Clock Path Skew:      -0.444ns (1.826 - 2.270)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline267_bc12eca082/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_1_14d0d91105/detector_block_v28_2692f3a0a3/delay1/Mshreg_op_mem_20_24_75_10_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X165Y330.DQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x178
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline267_bc12eca082/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
    SLICE_X163Y318.B4    net (fanout=13)       1.110   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x178
    SLICE_X163Y318.B     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_1_14d0d91105/detector_block_v2_e50db1f4b1/delay1/op_mem_20_24_0(10)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux37/Mmux_unregy_join_6_131
    SLICE_X164Y198.CI    net (fanout=15)       6.429   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux37_y_net_x17(10)
    SLICE_X164Y198.CLK   Tds                   0.314   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_1_14d0d91105/detector_block_v28_2692f3a0a3/delay1/op_mem_20_24_75(10)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_1_14d0d91105/detector_block_v28_2692f3a0a3/delay1/Mshreg_op_mem_20_24_75_10_0
    -------------------------------------------------  ---------------------------
    Total                                      8.258ns (0.719ns logic, 7.539ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack:                  -2.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline297_3f5b6e3ae1/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_1_14d0d91105/detector_block_v28_2692f3a0a3/delay1/Mshreg_op_mem_20_24_75_10_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.284ns (Levels of Logic = 1)
  Clock Path Skew:      -0.368ns (1.826 - 2.194)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline297_3f5b6e3ae1/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_1_14d0d91105/detector_block_v28_2692f3a0a3/delay1/Mshreg_op_mem_20_24_75_10_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X153Y312.CQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x211(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline297_3f5b6e3ae1/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp
    SLICE_X163Y318.B2    net (fanout=1)        1.136   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x211(10)
    SLICE_X163Y318.B     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_1_14d0d91105/detector_block_v2_e50db1f4b1/delay1/op_mem_20_24_0(10)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux37/Mmux_unregy_join_6_131
    SLICE_X164Y198.CI    net (fanout=15)       6.429   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux37_y_net_x17(10)
    SLICE_X164Y198.CLK   Tds                   0.314   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_1_14d0d91105/detector_block_v28_2692f3a0a3/delay1/op_mem_20_24_75(10)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_1_14d0d91105/detector_block_v28_2692f3a0a3/delay1/Mshreg_op_mem_20_24_75_10_0
    -------------------------------------------------  ---------------------------
    Total                                      8.284ns (0.719ns logic, 7.565ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack:                  -2.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_tap2_1a8d8a24da/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      8.720ns (Levels of Logic = 0)
  Clock Path Skew:      0.096ns (2.182 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_tap2_1a8d8a24da/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y199.CQ            Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(3)
                                                              frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2
    RAMB18_X10Y116.ADDRBWRADDR7 net (fanout=194)      7.903   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(2)
    RAMB18_X10Y116.WRCLK        Trcck_ADDRB           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_tap2_1a8d8a24da/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                              frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_tap2_1a8d8a24da/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    --------------------------------------------------------  ---------------------------
    Total                                             8.720ns (0.817ns logic, 7.903ns route)
                                                              (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack:                  -2.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_tap3_c1095049ba/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      8.720ns (Levels of Logic = 0)
  Clock Path Skew:      0.096ns (2.182 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_tap3_c1095049ba/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y199.CQ            Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(3)
                                                              frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2
    RAMB18_X10Y117.ADDRBWRADDR7 net (fanout=194)      7.903   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(2)
    RAMB18_X10Y117.CLKBWRCLK    Trcck_ADDRB           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_tap3_c1095049ba/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                              frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_tap3_c1095049ba/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    --------------------------------------------------------  ---------------------------
    Total                                             8.720ns (0.817ns logic, 7.903ns route)
                                                              (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack:                  -2.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_tap2_1a8d8a24da/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      8.717ns (Levels of Logic = 0)
  Clock Path Skew:      0.095ns (2.181 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_tap2_1a8d8a24da/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y199.CQ            Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(3)
                                                              frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2
    RAMB18_X10Y116.ADDRARDADDR7 net (fanout=194)      7.900   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(2)
    RAMB18_X10Y116.RDCLK        Trcck_ADDRA           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_tap2_1a8d8a24da/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                              frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_tap2_1a8d8a24da/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    --------------------------------------------------------  ---------------------------
    Total                                             8.717ns (0.817ns logic, 7.900ns route)
                                                              (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack:                  -2.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_tap3_c1095049ba/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      8.717ns (Levels of Logic = 0)
  Clock Path Skew:      0.095ns (2.181 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_tap3_c1095049ba/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y199.CQ            Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(3)
                                                              frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2
    RAMB18_X10Y117.ADDRARDADDR7 net (fanout=194)      7.900   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(2)
    RAMB18_X10Y117.CLKARDCLK    Trcck_ADDRA           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_tap3_c1095049ba/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                              frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_tap3_c1095049ba/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    --------------------------------------------------------  ---------------------------
    Total                                             8.717ns (0.817ns logic, 7.900ns route)
                                                              (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack:                  -1.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline102_68f72c81e9/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v3_2df0c2dab0/dedispersor_v2_2_66e47c325c/detector_block_v28_7cfa83144e/delay1/Mshreg_op_mem_20_24_77_1_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.174ns (Levels of Logic = 1)
  Clock Path Skew:      -0.329ns (1.899 - 2.228)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline102_68f72c81e9/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v3_2df0c2dab0/dedispersor_v2_2_66e47c325c/detector_block_v28_7cfa83144e/delay1/Mshreg_op_mem_20_24_77_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y290.BQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x1(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline102_68f72c81e9/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp
    SLICE_X146Y281.D4    net (fanout=1)        0.695   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x1(1)
    SLICE_X146Y281.DMUX  Tilo                  0.191   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_3_28808534db/detector_block_v210_8aa5cd710c/delay1/op_mem_20_24_91(13)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux13/Mmux_unregy_join_6_127
    SLICE_X146Y200.CI    net (fanout=16)       6.637   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux13_y_net_x17(1)
    SLICE_X146Y200.CLK   Tds                   0.314   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v3_2df0c2dab0/dedispersor_v2_2_66e47c325c/detector_block_v28_7cfa83144e/delay1/op_mem_20_24_77(1)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v3_2df0c2dab0/dedispersor_v2_2_66e47c325c/detector_block_v28_7cfa83144e/delay1/Mshreg_op_mem_20_24_77_1_0
    -------------------------------------------------  ---------------------------
    Total                                      8.174ns (0.842ns logic, 7.332ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_1_14d0d91105/detector_block_v27_bcb8690ff7/delay1/op_mem_20_24_68_23 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline255_e298b0c0de/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.703ns (Levels of Logic = 1)
  Clock Path Skew:      0.203ns (2.154 - 1.951)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_1_14d0d91105/detector_block_v27_bcb8690ff7/delay1/op_mem_20_24_68_23 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline255_e298b0c0de/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X170Y202.AQ    Tcko                  0.381   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_1_14d0d91105/detector_block_v27_bcb8690ff7/delay1/op_mem_20_24_68(23)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_1_14d0d91105/detector_block_v27_bcb8690ff7/delay1/op_mem_20_24_68_23
    SLICE_X169Y339.C6    net (fanout=1)        8.045   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_1_14d0d91105/detector_block_v27_bcb8690ff7/delay1/op_mem_20_24_68(23)
    SLICE_X169Y339.CLK   Tas                   0.277   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x165(23)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_1_14d0d91105/mux/Mmux_unregy_join_6_1_533
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_1_14d0d91105/mux/Mmux_unregy_join_6_1_4_f7_15
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_1_14d0d91105/mux/Mmux_unregy_join_6_1_2_f8_15
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline255_e298b0c0de/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      8.703ns (0.658ns logic, 8.045ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack:                  -1.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_tap2_1a8d8a24da/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      8.515ns (Levels of Logic = 0)
  Clock Path Skew:      0.096ns (2.182 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_tap2_1a8d8a24da/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                     Delay type         Delay(ns)  Physical Resource
                                                               Logical Resource(s)
    ---------------------------------------------------------  -------------------
    SLICE_X95Y200.CQ             Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(7)
                                                               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6
    RAMB18_X10Y116.ADDRBWRADDR11 net (fanout=194)      7.698   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(6)
    RAMB18_X10Y116.WRCLK         Trcck_ADDRB           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_tap2_1a8d8a24da/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_tap2_1a8d8a24da/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ---------------------------------------------------------  ---------------------------
    Total                                              8.515ns (0.817ns logic, 7.698ns route)
                                                               (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack:                  -1.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_tap3_c1095049ba/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      8.515ns (Levels of Logic = 0)
  Clock Path Skew:      0.096ns (2.182 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_tap3_c1095049ba/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                     Delay type         Delay(ns)  Physical Resource
                                                               Logical Resource(s)
    ---------------------------------------------------------  -------------------
    SLICE_X95Y200.CQ             Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(7)
                                                               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6
    RAMB18_X10Y117.ADDRBWRADDR11 net (fanout=194)      7.698   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(6)
    RAMB18_X10Y117.CLKBWRCLK     Trcck_ADDRB           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_tap3_c1095049ba/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_tap3_c1095049ba/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ---------------------------------------------------------  ---------------------------
    Total                                              8.515ns (0.817ns logic, 7.698ns route)
                                                               (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack:                  -1.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_tap3_ff5991c45c/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      8.456ns (Levels of Logic = 0)
  Clock Path Skew:      0.091ns (2.177 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_tap3_ff5991c45c/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                     Delay type         Delay(ns)  Physical Resource
                                                               Logical Resource(s)
    ---------------------------------------------------------  -------------------
    SLICE_X95Y200.CQ             Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(7)
                                                               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6
    RAMB18_X10Y119.ADDRBWRADDR11 net (fanout=194)      7.639   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(6)
    RAMB18_X10Y119.CLKBWRCLK     Trcck_ADDRB           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_tap3_ff5991c45c/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_tap3_ff5991c45c/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ---------------------------------------------------------  ---------------------------
    Total                                              8.456ns (0.817ns logic, 7.639ns route)
                                                               (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack:                  -1.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_tap3_ff5991c45c/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      8.453ns (Levels of Logic = 0)
  Clock Path Skew:      0.088ns (2.174 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_tap3_ff5991c45c/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                     Delay type         Delay(ns)  Physical Resource
                                                               Logical Resource(s)
    ---------------------------------------------------------  -------------------
    SLICE_X95Y200.CQ             Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(7)
                                                               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6
    RAMB18_X10Y119.ADDRARDADDR11 net (fanout=194)      7.636   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(6)
    RAMB18_X10Y119.CLKARDCLK     Trcck_ADDRA           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_tap3_ff5991c45c/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_tap3_ff5991c45c/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ---------------------------------------------------------  ---------------------------
    Total                                              8.453ns (0.817ns logic, 7.636ns route)
                                                               (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack:                  -1.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline102_68f72c81e9/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v3_2df0c2dab0/dedispersor_v2_2_66e47c325c/detector_block_v27_ccb7b15cbb/delay1/Mshreg_op_mem_20_24_70_12_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.940ns (Levels of Logic = 1)
  Clock Path Skew:      -0.401ns (1.864 - 2.265)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline102_68f72c81e9/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v3_2df0c2dab0/dedispersor_v2_2_66e47c325c/detector_block_v27_ccb7b15cbb/delay1/Mshreg_op_mem_20_24_70_12_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y291.AQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x1(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline102_68f72c81e9/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp
    SLICE_X139Y287.A1    net (fanout=1)        0.886   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x1(12)
    SLICE_X139Y287.A     Tilo                  0.068   opb4_M_RNW
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux13/Mmux_unregy_join_6_151
    SLICE_X148Y215.CI    net (fanout=16)       6.335   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux13_y_net_x17(12)
    SLICE_X148Y215.CLK   Tds                   0.314   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v3_2df0c2dab0/dedispersor_v2_2_66e47c325c/detector_block_v27_ccb7b15cbb/delay1/op_mem_20_24_70(12)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v3_2df0c2dab0/dedispersor_v2_2_66e47c325c/detector_block_v27_ccb7b15cbb/delay1/Mshreg_op_mem_20_24_70_12_0
    -------------------------------------------------  ---------------------------
    Total                                      7.940ns (0.719ns logic, 7.221ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x70_REPLICA_89 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v3_2df0c2dab0/dedispersor_v2_2_66e47c325c/detector_block_v27_ccb7b15cbb/delay1/Mshreg_op_mem_20_24_70_12_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.894ns (Levels of Logic = 1)
  Clock Path Skew:      -0.434ns (1.864 - 2.298)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x70_REPLICA_89 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v3_2df0c2dab0/dedispersor_v2_2_66e47c325c/detector_block_v27_ccb7b15cbb/delay1/Mshreg_op_mem_20_24_70_12_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y287.CQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x70_REPLICA_88
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x70_REPLICA_89
    SLICE_X139Y287.A5    net (fanout=5)        0.840   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x70_REPLICA_89
    SLICE_X139Y287.A     Tilo                  0.068   opb4_M_RNW
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux13/Mmux_unregy_join_6_151
    SLICE_X148Y215.CI    net (fanout=16)       6.335   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux13_y_net_x17(12)
    SLICE_X148Y215.CLK   Tds                   0.314   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v3_2df0c2dab0/dedispersor_v2_2_66e47c325c/detector_block_v27_ccb7b15cbb/delay1/op_mem_20_24_70(12)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v3_2df0c2dab0/dedispersor_v2_2_66e47c325c/detector_block_v27_ccb7b15cbb/delay1/Mshreg_op_mem_20_24_70_12_0
    -------------------------------------------------  ---------------------------
    Total                                      7.894ns (0.719ns logic, 7.175ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_first_tap_442244054c/delay_bram_2c27e889f3/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      8.505ns (Levels of Logic = 0)
  Clock Path Skew:      0.220ns (2.306 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_first_tap_442244054c/delay_bram_2c27e889f3/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X95Y199.CQ           Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(3)
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2
    RAMB18_X7Y125.ADDRBWRADDR7 net (fanout=194)      7.688   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(2)
    RAMB18_X7Y125.CLKBWRCLK    Trcck_ADDRB           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_first_tap_442244054c/delay_bram_2c27e889f3/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_first_tap_442244054c/delay_bram_2c27e889f3/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    -------------------------------------------------------  ---------------------------
    Total                                            8.505ns (0.817ns logic, 7.688ns route)
                                                             (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack:                  -1.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_tap2_1a8d8a24da/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      8.377ns (Levels of Logic = 0)
  Clock Path Skew:      0.095ns (2.181 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_tap2_1a8d8a24da/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                     Delay type         Delay(ns)  Physical Resource
                                                               Logical Resource(s)
    ---------------------------------------------------------  -------------------
    SLICE_X95Y200.CQ             Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(7)
                                                               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6
    RAMB18_X10Y116.ADDRARDADDR11 net (fanout=194)      7.560   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(6)
    RAMB18_X10Y116.RDCLK         Trcck_ADDRA           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_tap2_1a8d8a24da/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_tap2_1a8d8a24da/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ---------------------------------------------------------  ---------------------------
    Total                                              8.377ns (0.817ns logic, 7.560ns route)
                                                               (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack:                  -1.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_tap3_c1095049ba/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      8.377ns (Levels of Logic = 0)
  Clock Path Skew:      0.095ns (2.181 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_tap3_c1095049ba/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                     Delay type         Delay(ns)  Physical Resource
                                                               Logical Resource(s)
    ---------------------------------------------------------  -------------------
    SLICE_X95Y200.CQ             Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(7)
                                                               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6
    RAMB18_X10Y117.ADDRARDADDR11 net (fanout=194)      7.560   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(6)
    RAMB18_X10Y117.CLKARDCLK     Trcck_ADDRA           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_tap3_c1095049ba/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real5_a823e562ec/pol1_in8_tap3_c1095049ba/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ---------------------------------------------------------  ---------------------------
    Total                                              8.377ns (0.817ns logic, 7.560ns route)
                                                               (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack:                  -1.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_first_tap_442244054c/delay_bram_2c27e889f3/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      8.501ns (Levels of Logic = 0)
  Clock Path Skew:      0.221ns (2.307 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_first_tap_442244054c/delay_bram_2c27e889f3/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X95Y199.CQ           Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(3)
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2
    RAMB18_X7Y125.ADDRARDADDR7 net (fanout=194)      7.684   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(2)
    RAMB18_X7Y125.CLKARDCLK    Trcck_ADDRA           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_first_tap_442244054c/delay_bram_2c27e889f3/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_first_tap_442244054c/delay_bram_2c27e889f3/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    -------------------------------------------------------  ---------------------------
    Total                                            8.501ns (0.817ns logic, 7.684ns route)
                                                             (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack:                  -1.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_tap3_ff5991c45c/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      8.343ns (Levels of Logic = 0)
  Clock Path Skew:      0.091ns (2.177 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_tap3_ff5991c45c/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y199.CQ            Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(3)
                                                              frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2
    RAMB18_X10Y119.ADDRBWRADDR7 net (fanout=194)      7.526   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(2)
    RAMB18_X10Y119.CLKBWRCLK    Trcck_ADDRB           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_tap3_ff5991c45c/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                              frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_tap3_ff5991c45c/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    --------------------------------------------------------  ---------------------------
    Total                                             8.343ns (0.817ns logic, 7.526ns route)
                                                              (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack:                  -1.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_tap3_ff5991c45c/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      8.339ns (Levels of Logic = 0)
  Clock Path Skew:      0.088ns (2.174 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_tap3_ff5991c45c/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y199.CQ            Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(3)
                                                              frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2
    RAMB18_X10Y119.ADDRARDADDR7 net (fanout=194)      7.522   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(2)
    RAMB18_X10Y119.CLKARDCLK    Trcck_ADDRA           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_tap3_ff5991c45c/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                              frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_tap3_ff5991c45c/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    --------------------------------------------------------  ---------------------------
    Total                                             8.339ns (0.817ns logic, 7.522ns route)
                                                              (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack:                  -1.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline243_39d053f92e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_4_b9df16e15d/detector_block_v28_e275082b43/delay1/Mshreg_op_mem_20_24_80_12_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.928ns (Levels of Logic = 1)
  Clock Path Skew:      -0.292ns (1.866 - 2.158)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline243_39d053f92e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_4_b9df16e15d/detector_block_v28_e275082b43/delay1/Mshreg_op_mem_20_24_80_12_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X167Y306.CQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x162
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline243_39d053f92e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
    SLICE_X167Y308.D3    net (fanout=81)       0.502   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x152
    SLICE_X167Y308.D     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux39_y_net_x17(12)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux39/Mmux_unregy_join_6_151
    SLICE_X172Y192.CI    net (fanout=16)       6.707   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux39_y_net_x17(12)
    SLICE_X172Y192.CLK   Tds                   0.314   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_4_b9df16e15d/detector_block_v28_e275082b43/delay1/op_mem_20_24_80(12)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_4_b9df16e15d/detector_block_v28_e275082b43/delay1/Mshreg_op_mem_20_24_80_12_0
    -------------------------------------------------  ---------------------------
    Total                                      7.928ns (0.719ns logic, 7.209ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x152_REPLICA_31 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_1_14d0d91105/detector_block_v28_2692f3a0a3/delay1/Mshreg_op_mem_20_24_75_10_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.876ns (Levels of Logic = 1)
  Clock Path Skew:      -0.330ns (1.826 - 2.156)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x152_REPLICA_31 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_1_14d0d91105/detector_block_v28_2692f3a0a3/delay1/Mshreg_op_mem_20_24_75_10_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X163Y314.AQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x152_REPLICA_31
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x152_REPLICA_31
    SLICE_X163Y318.B1    net (fanout=5)        0.728   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x152_REPLICA_31
    SLICE_X163Y318.B     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_1_14d0d91105/detector_block_v2_e50db1f4b1/delay1/op_mem_20_24_0(10)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux37/Mmux_unregy_join_6_131
    SLICE_X164Y198.CI    net (fanout=15)       6.429   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux37_y_net_x17(10)
    SLICE_X164Y198.CLK   Tds                   0.314   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_1_14d0d91105/detector_block_v28_2692f3a0a3/delay1/op_mem_20_24_75(10)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_1_14d0d91105/detector_block_v28_2692f3a0a3/delay1/Mshreg_op_mem_20_24_75_10_0
    -------------------------------------------------  ---------------------------
    Total                                      7.876ns (0.719ns logic, 7.157ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline246_68ccf93aef/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_4_b9df16e15d/detector_block_v28_e275082b43/delay1/Mshreg_op_mem_20_24_80_12_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.861ns (Levels of Logic = 1)
  Clock Path Skew:      -0.303ns (1.866 - 2.169)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline246_68ccf93aef/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_4_b9df16e15d/detector_block_v28_e275082b43/delay1/Mshreg_op_mem_20_24_80_12_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X169Y308.AQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x155(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline246_68ccf93aef/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp
    SLICE_X167Y308.D5    net (fanout=1)        0.435   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x155(12)
    SLICE_X167Y308.D     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux39_y_net_x17(12)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux39/Mmux_unregy_join_6_151
    SLICE_X172Y192.CI    net (fanout=16)       6.707   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux39_y_net_x17(12)
    SLICE_X172Y192.CLK   Tds                   0.314   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_4_b9df16e15d/detector_block_v28_e275082b43/delay1/op_mem_20_24_80(12)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_4_b9df16e15d/detector_block_v28_e275082b43/delay1/Mshreg_op_mem_20_24_80_12_0
    -------------------------------------------------  ---------------------------
    Total                                      7.861ns (0.719ns logic, 7.142ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/pipe_16_22_0_11 (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.259ns (Levels of Logic = 1)
  Clock Path Skew:      0.100ns (2.036 - 1.936)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/pipe_16_22_0_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y204.DQ     Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2
    SLICE_X49Y294.D1     net (fanout=865)      7.852   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
    SLICE_X49Y294.CLK    Tas                   0.070   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/pipe_16_22_0(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/Mmux_unregy_join_6_141
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/pipe_16_22_0_11
    -------------------------------------------------  ---------------------------
    Total                                      8.259ns (0.407ns logic, 7.852ns route)
                                                       (4.9% logic, 95.1% route)

--------------------------------------------------------------------------------
Slack:                  -1.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline243_39d053f92e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_4_b9df16e15d/detector_block_v27_f204faa161/delay1/Mshreg_op_mem_20_24_73_12_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.861ns (Levels of Logic = 1)
  Clock Path Skew:      -0.279ns (1.879 - 2.158)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline243_39d053f92e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_4_b9df16e15d/detector_block_v27_f204faa161/delay1/Mshreg_op_mem_20_24_73_12_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X167Y306.CQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x162
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline243_39d053f92e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
    SLICE_X167Y308.D3    net (fanout=81)       0.502   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x152
    SLICE_X167Y308.D     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux39_y_net_x17(12)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux39/Mmux_unregy_join_6_151
    SLICE_X178Y194.CI    net (fanout=16)       6.640   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux39_y_net_x17(12)
    SLICE_X178Y194.CLK   Tds                   0.314   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_4_b9df16e15d/detector_block_v27_f204faa161/delay1/op_mem_20_24_73(12)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_4_b9df16e15d/detector_block_v27_f204faa161/delay1/Mshreg_op_mem_20_24_73_12_0
    -------------------------------------------------  ---------------------------
    Total                                      7.861ns (0.719ns logic, 7.142ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay81/op_mem_20_24_0_4 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline290_c2c12bdf34/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.263ns (Levels of Logic = 1)
  Clock Path Skew:      0.158ns (2.133 - 1.975)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay81/op_mem_20_24_0_4 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline290_c2c12bdf34/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y166.AQ    Tcko                  0.381   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay81/op_mem_20_24_0(6)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay81/op_mem_20_24_0_4
    SLICE_X143Y281.A5    net (fanout=12)       7.801   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay81/op_mem_20_24_0(4)
    SLICE_X143Y281.CLK   Tas                   0.081   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x204(7)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay81/op_mem_20_24_0(4)_rt
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline290_c2c12bdf34/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      8.263ns (0.462ns logic, 7.801ns route)
                                                       (5.6% logic, 94.4% route)

--------------------------------------------------------------------------------
Slack:                  -1.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay77/op_mem_20_24_0_4 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline191_fa32ced1a3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.329ns (Levels of Logic = 1)
  Clock Path Skew:      0.235ns (2.211 - 1.976)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay77/op_mem_20_24_0_4 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline191_fa32ced1a3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y163.AQ    Tcko                  0.381   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay77/op_mem_20_24_0(6)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay77/op_mem_20_24_0_4
    SLICE_X114Y285.A5    net (fanout=12)       7.904   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay77/op_mem_20_24_0(4)
    SLICE_X114Y285.CLK   Tas                   0.044   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x253(7)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay77/op_mem_20_24_0(4)_rt
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline191_fa32ced1a3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      8.329ns (0.425ns logic, 7.904ns route)
                                                       (5.1% logic, 94.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline246_68ccf93aef/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_4_b9df16e15d/detector_block_v27_f204faa161/delay1/Mshreg_op_mem_20_24_73_12_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.794ns (Levels of Logic = 1)
  Clock Path Skew:      -0.290ns (1.879 - 2.169)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline246_68ccf93aef/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_4_b9df16e15d/detector_block_v27_f204faa161/delay1/Mshreg_op_mem_20_24_73_12_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X169Y308.AQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x155(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline246_68ccf93aef/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp
    SLICE_X167Y308.D5    net (fanout=1)        0.435   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x155(12)
    SLICE_X167Y308.D     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux39_y_net_x17(12)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux39/Mmux_unregy_join_6_151
    SLICE_X178Y194.CI    net (fanout=16)       6.640   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux39_y_net_x17(12)
    SLICE_X178Y194.CLK   Tds                   0.314   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_4_b9df16e15d/detector_block_v27_f204faa161/delay1/op_mem_20_24_73(12)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_4_b9df16e15d/detector_block_v27_f204faa161/delay1/Mshreg_op_mem_20_24_73_12_0
    -------------------------------------------------  ---------------------------
    Total                                      7.794ns (0.719ns logic, 7.075ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack:                  -1.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/ten_gbe_v2_d26efca634/txs_6d0409b11f/ss_295e2e3fe6/dat_del/op_mem_20_24_0_60 (FF)
  Destination:          frbd_64ch_600mhz_ten_Gbe_v2_txs_ss_bram_ramblk/frbd_64ch_600mhz_ten_Gbe_v2_txs_ss_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      8.257ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (2.225 - 2.019)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/ten_gbe_v2_d26efca634/txs_6d0409b11f/ss_295e2e3fe6/dat_del/op_mem_20_24_0_60 to frbd_64ch_600mhz_ten_Gbe_v2_txs_ss_bram_ramblk/frbd_64ch_600mhz_ten_Gbe_v2_txs_ss_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X142Y199.DQ       Tcko                  0.381   frbd_64ch_600mhz_ten_Gbe_v2_txs_ss_bram_data_in<92>
                                                          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/ten_gbe_v2_d26efca634/txs_6d0409b11f/ss_295e2e3fe6/dat_del/op_mem_20_24_0_60
    RAMB36_X9Y57.DIADI20    net (fanout=16)       7.169   frbd_64ch_600mhz_ten_Gbe_v2_txs_ss_bram_data_in<92>
    RAMB36_X9Y57.CLKARDCLKL Trdck_DIA             0.707   frbd_64ch_600mhz_ten_Gbe_v2_txs_ss_bram_ramblk/frbd_64ch_600mhz_ten_Gbe_v2_txs_ss_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                          frbd_64ch_600mhz_ten_Gbe_v2_txs_ss_bram_ramblk/frbd_64ch_600mhz_ten_Gbe_v2_txs_ss_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         8.257ns (1.088ns logic, 7.169ns route)
                                                          (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack:                  -1.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/pipe_16_22_0_8 (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.138ns (Levels of Logic = 1)
  Clock Path Skew:      0.100ns (2.036 - 1.936)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/pipe_16_22_0_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y204.DQ     Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2
    SLICE_X49Y294.A2     net (fanout=865)      7.728   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
    SLICE_X49Y294.CLK    Tas                   0.073   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/pipe_16_22_0(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/Mmux_unregy_join_6_1711
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/pipe_16_22_0_8
    -------------------------------------------------  ---------------------------
    Total                                      8.138ns (0.410ns logic, 7.728ns route)
                                                       (5.0% logic, 95.0% route)

--------------------------------------------------------------------------------
Slack:                  -1.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay81/op_mem_20_24_0_4 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline194_0fe6226050/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp (FF)
  Requirement:          6.666ns
  Data Path Delay:      8.100ns (Levels of Logic = 0)
  Clock Path Skew:      0.074ns (2.049 - 1.975)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay81/op_mem_20_24_0_4 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline194_0fe6226050/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y166.AQ    Tcko                  0.381   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay81/op_mem_20_24_0(6)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay81/op_mem_20_24_0_4
    SLICE_X133Y279.AX    net (fanout=12)       7.685   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay81/op_mem_20_24_0(4)
    SLICE_X133Y279.CLK   Tdick                 0.034   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x100(7)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline194_0fe6226050/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      8.100ns (0.415ns logic, 7.685ns route)
                                                       (5.1% logic, 94.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_tap2_28f5fa6605/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      8.239ns (Levels of Logic = 0)
  Clock Path Skew:      0.216ns (2.302 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_tap2_28f5fa6605/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X95Y199.CQ           Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(3)
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2
    RAMB18_X7Y123.ADDRBWRADDR7 net (fanout=194)      7.422   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(2)
    RAMB18_X7Y123.CLKBWRCLK    Trcck_ADDRB           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_tap2_28f5fa6605/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_tap2_28f5fa6605/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    -------------------------------------------------------  ---------------------------
    Total                                            8.239ns (0.817ns logic, 7.422ns route)
                                                             (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack:                  -1.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_tap2_28f5fa6605/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      8.235ns (Levels of Logic = 0)
  Clock Path Skew:      0.217ns (2.303 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_tap2_28f5fa6605/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X95Y199.CQ           Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(3)
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2
    RAMB18_X7Y123.ADDRARDADDR7 net (fanout=194)      7.418   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(2)
    RAMB18_X7Y123.CLKARDCLK    Trcck_ADDRA           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_tap2_28f5fa6605/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_tap2_28f5fa6605/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    -------------------------------------------------------  ---------------------------
    Total                                            8.235ns (0.817ns logic, 7.418ns route)
                                                             (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack:                  -1.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay81/op_mem_20_24_0_7 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline250_730817805a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.886ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (1.967 - 1.975)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay81/op_mem_20_24_0_7 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline250_730817805a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y166.CQ    Tcko                  0.381   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay81/op_mem_20_24_0(6)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay81/op_mem_20_24_0_7
    SLICE_X155Y279.D5    net (fanout=12)       7.463   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay81/op_mem_20_24_0(7)
    SLICE_X155Y279.CLK   Tas                   0.042   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline659_0454af817f/register0_q_net(27)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay81/op_mem_20_24_0(7)_rt
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline250_730817805a/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      7.886ns (0.423ns logic, 7.463ns route)
                                                       (5.4% logic, 94.6% route)

--------------------------------------------------------------------------------
Slack:                  -1.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux3/pipe_16_22_0_8 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.986ns (Levels of Logic = 1)
  Clock Path Skew:      0.098ns (2.034 - 1.936)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux3/pipe_16_22_0_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y204.DQ     Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2
    SLICE_X49Y295.A3     net (fanout=865)      7.576   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
    SLICE_X49Y295.CLK    Tas                   0.073   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux3/pipe_16_22_0(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux3/Mmux_unregy_join_6_1711
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux3/pipe_16_22_0_8
    -------------------------------------------------  ---------------------------
    Total                                      7.986ns (0.410ns logic, 7.576ns route)
                                                       (5.1% logic, 94.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux3/pipe_16_22_0_11 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.973ns (Levels of Logic = 1)
  Clock Path Skew:      0.098ns (2.034 - 1.936)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux3/pipe_16_22_0_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y204.DQ     Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2
    SLICE_X49Y295.D3     net (fanout=865)      7.566   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
    SLICE_X49Y295.CLK    Tas                   0.070   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux3/pipe_16_22_0(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux3/Mmux_unregy_join_6_141
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux3/pipe_16_22_0_11
    -------------------------------------------------  ---------------------------
    Total                                      7.973ns (0.407ns logic, 7.566ns route)
                                                       (5.1% logic, 94.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_first_tap_442244054c/delay_bram_2c27e889f3/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      8.094ns (Levels of Logic = 0)
  Clock Path Skew:      0.220ns (2.306 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_first_tap_442244054c/delay_bram_2c27e889f3/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y200.CQ            Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(7)
                                                              frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6
    RAMB18_X7Y125.ADDRBWRADDR11 net (fanout=194)      7.277   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(6)
    RAMB18_X7Y125.CLKBWRCLK     Trcck_ADDRB           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_first_tap_442244054c/delay_bram_2c27e889f3/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                              frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_first_tap_442244054c/delay_bram_2c27e889f3/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    --------------------------------------------------------  ---------------------------
    Total                                             8.094ns (0.817ns logic, 7.277ns route)
                                                              (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_first_tap_442244054c/delay_bram_2c27e889f3/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      8.090ns (Levels of Logic = 0)
  Clock Path Skew:      0.221ns (2.307 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_first_tap_442244054c/delay_bram_2c27e889f3/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y200.CQ            Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(7)
                                                              frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6
    RAMB18_X7Y125.ADDRARDADDR11 net (fanout=194)      7.273   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(6)
    RAMB18_X7Y125.CLKARDCLK     Trcck_ADDRA           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_first_tap_442244054c/delay_bram_2c27e889f3/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                              frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_first_tap_442244054c/delay_bram_2c27e889f3/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    --------------------------------------------------------  ---------------------------
    Total                                             8.090ns (0.817ns logic, 7.273ns route)
                                                              (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      8.061ns (Levels of Logic = 0)
  Clock Path Skew:      0.195ns (2.281 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X95Y199.CQ           Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(3)
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2
    RAMB18_X8Y116.ADDRBWRADDR7 net (fanout=194)      7.244   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(2)
    RAMB18_X8Y116.WRCLK        Trcck_ADDRB           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    -------------------------------------------------------  ---------------------------
    Total                                            8.061ns (0.817ns logic, 7.244ns route)
                                                             (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap3_cecfc4853c/delay_bram_eec72d34c4/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      8.061ns (Levels of Logic = 0)
  Clock Path Skew:      0.195ns (2.281 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap3_cecfc4853c/delay_bram_eec72d34c4/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X95Y199.CQ           Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(3)
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2
    RAMB18_X8Y117.ADDRBWRADDR7 net (fanout=194)      7.244   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(2)
    RAMB18_X8Y117.CLKBWRCLK    Trcck_ADDRB           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap3_cecfc4853c/delay_bram_eec72d34c4/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap3_cecfc4853c/delay_bram_eec72d34c4/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    -------------------------------------------------------  ---------------------------
    Total                                            8.061ns (0.817ns logic, 7.244ns route)
                                                             (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in3_tap3_4ca1d29e07/delay_bram_06c557f47b/counter/count_reg_20_23_3 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in6_tap2_1d7f858719/delay_bram_ed3b3642d3/ram/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      8.072ns (Levels of Logic = 0)
  Clock Path Skew:      0.207ns (2.288 - 2.081)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in3_tap3_4ca1d29e07/delay_bram_06c557f47b/counter/count_reg_20_23_3 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in6_tap2_1d7f858719/delay_bram_ed3b3642d3/ram/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X119Y191.CQ         Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in3_tap3_4ca1d29e07/delay_bram_06c557f47b/counter/count_reg_20_23(3)
                                                            frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in3_tap3_4ca1d29e07/delay_bram_06c557f47b/counter/count_reg_20_23_3
    RAMB18_X6Y32.ADDRBWRADDR8 net (fanout=145)      7.255   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in3_tap3_4ca1d29e07/delay_bram_06c557f47b/counter/count_reg_20_23(3)
    RAMB18_X6Y32.WRCLK        Trcck_ADDRB           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in6_tap2_1d7f858719/delay_bram_ed3b3642d3/ram/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                            frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in6_tap2_1d7f858719/delay_bram_ed3b3642d3/ram/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                           8.072ns (0.817ns logic, 7.255ns route)
                                                            (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      8.058ns (Levels of Logic = 0)
  Clock Path Skew:      0.194ns (2.280 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X95Y199.CQ           Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(3)
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2
    RAMB18_X8Y116.ADDRARDADDR7 net (fanout=194)      7.241   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(2)
    RAMB18_X8Y116.RDCLK        Trcck_ADDRA           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    -------------------------------------------------------  ---------------------------
    Total                                            8.058ns (0.817ns logic, 7.241ns route)
                                                             (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap3_cecfc4853c/delay_bram_eec72d34c4/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      8.058ns (Levels of Logic = 0)
  Clock Path Skew:      0.194ns (2.280 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap3_cecfc4853c/delay_bram_eec72d34c4/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X95Y199.CQ           Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(3)
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2
    RAMB18_X8Y117.ADDRARDADDR7 net (fanout=194)      7.241   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(2)
    RAMB18_X8Y117.CLKARDCLK    Trcck_ADDRA           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap3_cecfc4853c/delay_bram_eec72d34c4/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap3_cecfc4853c/delay_bram_eec72d34c4/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    -------------------------------------------------------  ---------------------------
    Total                                            8.058ns (0.817ns logic, 7.241ns route)
                                                             (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0_8 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.927ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (2.008 - 1.936)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y204.DQ     Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2
    SLICE_X45Y296.A1     net (fanout=865)      7.517   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
    SLICE_X45Y296.CLK    Tas                   0.073   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/Mmux_unregy_join_6_1711
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0_8
    -------------------------------------------------  ---------------------------
    Total                                      7.927ns (0.410ns logic, 7.517ns route)
                                                       (5.2% logic, 94.8% route)

--------------------------------------------------------------------------------
Slack:                  -1.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0_11 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.922ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (2.008 - 1.936)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y204.DQ     Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2
    SLICE_X45Y296.D1     net (fanout=865)      7.515   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
    SLICE_X45Y296.CLK    Tas                   0.070   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/Mmux_unregy_join_6_141
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0_11
    -------------------------------------------------  ---------------------------
    Total                                      7.922ns (0.407ns logic, 7.515ns route)
                                                       (5.1% logic, 94.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0_13 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.929ns (Levels of Logic = 1)
  Clock Path Skew:      0.106ns (2.042 - 1.936)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y204.DQ     Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2
    SLICE_X49Y287.B2     net (fanout=865)      7.522   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
    SLICE_X49Y287.CLK    Tas                   0.070   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/Mmux_unregy_join_6_161
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0_13
    -------------------------------------------------  ---------------------------
    Total                                      7.929ns (0.407ns logic, 7.522ns route)
                                                       (5.1% logic, 94.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.922ns (Levels of Logic = 1)
  Clock Path Skew:      0.106ns (2.042 - 1.936)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y204.DQ     Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2
    SLICE_X49Y287.C3     net (fanout=865)      7.512   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
    SLICE_X49Y287.CLK    Tas                   0.073   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/Mmux_unregy_join_6_171
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0_14
    -------------------------------------------------  ---------------------------
    Total                                      7.922ns (0.410ns logic, 7.512ns route)
                                                       (5.2% logic, 94.8% route)

--------------------------------------------------------------------------------
Slack:                  -1.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.976ns (Levels of Logic = 0)
  Clock Path Skew:      0.195ns (2.281 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y200.CQ            Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(7)
                                                              frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6
    RAMB18_X8Y116.ADDRBWRADDR11 net (fanout=194)      7.159   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(6)
    RAMB18_X8Y116.WRCLK         Trcck_ADDRB           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                              frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    --------------------------------------------------------  ---------------------------
    Total                                             7.976ns (0.817ns logic, 7.159ns route)
                                                              (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack:                  -1.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap3_cecfc4853c/delay_bram_eec72d34c4/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.976ns (Levels of Logic = 0)
  Clock Path Skew:      0.195ns (2.281 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap3_cecfc4853c/delay_bram_eec72d34c4/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y200.CQ            Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(7)
                                                              frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6
    RAMB18_X8Y117.ADDRBWRADDR11 net (fanout=194)      7.159   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(6)
    RAMB18_X8Y117.CLKBWRCLK     Trcck_ADDRB           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap3_cecfc4853c/delay_bram_eec72d34c4/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                              frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap3_cecfc4853c/delay_bram_eec72d34c4/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    --------------------------------------------------------  ---------------------------
    Total                                             7.976ns (0.817ns logic, 7.159ns route)
                                                              (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack:                  -1.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_coeffs_d9f675f197/fan_delay2/op_mem_20_24_0_3 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real0_edd5acbf47/pol1_in1_coeffs_d9f675f197/rom2/comp20.core_instance20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      8.006ns (Levels of Logic = 0)
  Clock Path Skew:      0.225ns (2.307 - 2.082)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_coeffs_d9f675f197/fan_delay2/op_mem_20_24_0_3 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real0_edd5acbf47/pol1_in1_coeffs_d9f675f197/rom2/comp20.core_instance20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X94Y209.DMUX        Tshcko                0.422   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real6_650f6784fb/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_6_97dd428658/butterfly_direct_3c1992d940/bus_convert_602b60a8b4/conv8_fc18493229/convert_31839e8bb2/adder/core_s(19)
                                                            frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_coeffs_d9f675f197/fan_delay2/op_mem_20_24_0_3
    RAMB18_X7Y34.ADDRBWRADDR8 net (fanout=224)      7.104   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_coeffs_d9f675f197/fan_delay2/op_mem_20_24_0(3)
    RAMB18_X7Y34.WRCLK        Trcck_ADDRB           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real0_edd5acbf47/pol1_in1_coeffs_d9f675f197/rom2/comp20.core_instance20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                            frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real0_edd5acbf47/pol1_in1_coeffs_d9f675f197/rom2/comp20.core_instance20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                           8.006ns (0.902ns logic, 7.104ns route)
                                                            (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_coeffs_d9f675f197/fan_delay2/op_mem_20_24_0_3 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real0_edd5acbf47/pol1_in1_coeffs_d9f675f197/rom2/comp20.core_instance20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      8.003ns (Levels of Logic = 0)
  Clock Path Skew:      0.224ns (2.306 - 2.082)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_coeffs_d9f675f197/fan_delay2/op_mem_20_24_0_3 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real0_edd5acbf47/pol1_in1_coeffs_d9f675f197/rom2/comp20.core_instance20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X94Y209.DMUX        Tshcko                0.422   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real6_650f6784fb/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_6_97dd428658/butterfly_direct_3c1992d940/bus_convert_602b60a8b4/conv8_fc18493229/convert_31839e8bb2/adder/core_s(19)
                                                            frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_coeffs_d9f675f197/fan_delay2/op_mem_20_24_0_3
    RAMB18_X7Y34.ADDRARDADDR8 net (fanout=224)      7.101   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_coeffs_d9f675f197/fan_delay2/op_mem_20_24_0(3)
    RAMB18_X7Y34.RDCLK        Trcck_ADDRA           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real0_edd5acbf47/pol1_in1_coeffs_d9f675f197/rom2/comp20.core_instance20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                            frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real0_edd5acbf47/pol1_in1_coeffs_d9f675f197/rom2/comp20.core_instance20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                           8.003ns (0.902ns logic, 7.101ns route)
                                                            (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline246_68ccf93aef/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_4_b9df16e15d/detector_block_v27_f204faa161/delay1/Mshreg_op_mem_20_24_73_13_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.458ns (Levels of Logic = 1)
  Clock Path Skew:      -0.297ns (1.872 - 2.169)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline246_68ccf93aef/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_4_b9df16e15d/detector_block_v27_f204faa161/delay1/Mshreg_op_mem_20_24_73_13_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X169Y308.BQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x155(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline246_68ccf93aef/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp
    SLICE_X167Y308.D4    net (fanout=1)        0.519   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x155(13)
    SLICE_X167Y308.DMUX  Tilo                  0.186   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux39_y_net_x17(12)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux39/Mmux_unregy_join_6_161
    SLICE_X174Y194.CI    net (fanout=16)       6.102   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux39_y_net_x17(13)
    SLICE_X174Y194.CLK   Tds                   0.314   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_4_b9df16e15d/detector_block_v27_f204faa161/delay1/op_mem_20_24_73(13)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_4_b9df16e15d/detector_block_v27_f204faa161/delay1/Mshreg_op_mem_20_24_73_13_0
    -------------------------------------------------  ---------------------------
    Total                                      7.458ns (0.837ns logic, 6.621ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack:                  -1.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_first_tap_0bb235e9af/delay_bram_94b46a8e25/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.939ns (Levels of Logic = 0)
  Clock Path Skew:      0.190ns (2.276 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_first_tap_0bb235e9af/delay_bram_94b46a8e25/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X95Y199.CQ           Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(3)
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2
    RAMB18_X8Y119.ADDRBWRADDR7 net (fanout=194)      7.122   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(2)
    RAMB18_X8Y119.CLKBWRCLK    Trcck_ADDRB           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_first_tap_0bb235e9af/delay_bram_94b46a8e25/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_first_tap_0bb235e9af/delay_bram_94b46a8e25/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    -------------------------------------------------------  ---------------------------
    Total                                            7.939ns (0.817ns logic, 7.122ns route)
                                                             (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_first_tap_0bb235e9af/delay_bram_94b46a8e25/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.935ns (Levels of Logic = 0)
  Clock Path Skew:      0.187ns (2.273 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_first_tap_0bb235e9af/delay_bram_94b46a8e25/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X95Y199.CQ           Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(3)
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2
    RAMB18_X8Y119.ADDRARDADDR7 net (fanout=194)      7.118   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(2)
    RAMB18_X8Y119.CLKARDCLK    Trcck_ADDRA           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_first_tap_0bb235e9af/delay_bram_94b46a8e25/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_first_tap_0bb235e9af/delay_bram_94b46a8e25/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    -------------------------------------------------------  ---------------------------
    Total                                            7.935ns (0.817ns logic, 7.118ns route)
                                                             (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in3_tap3_4ca1d29e07/delay_bram_06c557f47b/counter/count_reg_20_23_3 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in6_tap2_1d7f858719/delay_bram_ed3b3642d3/ram/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.940ns (Levels of Logic = 0)
  Clock Path Skew:      0.207ns (2.288 - 2.081)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in3_tap3_4ca1d29e07/delay_bram_06c557f47b/counter/count_reg_20_23_3 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in6_tap2_1d7f858719/delay_bram_ed3b3642d3/ram/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X119Y191.CQ         Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in3_tap3_4ca1d29e07/delay_bram_06c557f47b/counter/count_reg_20_23(3)
                                                            frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in3_tap3_4ca1d29e07/delay_bram_06c557f47b/counter/count_reg_20_23_3
    RAMB18_X6Y32.ADDRARDADDR8 net (fanout=145)      7.123   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in3_tap3_4ca1d29e07/delay_bram_06c557f47b/counter/count_reg_20_23(3)
    RAMB18_X6Y32.RDCLK        Trcck_ADDRA           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in6_tap2_1d7f858719/delay_bram_ed3b3642d3/ram/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                            frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in6_tap2_1d7f858719/delay_bram_ed3b3642d3/ram/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                           7.940ns (0.817ns logic, 7.123ns route)
                                                            (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0_10 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.807ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (2.013 - 1.936)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y204.DQ     Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2
    SLICE_X47Y296.C3     net (fanout=865)      7.397   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
    SLICE_X47Y296.CLK    Tas                   0.073   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/Mmux_unregy_join_6_131
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0_10
    -------------------------------------------------  ---------------------------
    Total                                      7.807ns (0.410ns logic, 7.397ns route)
                                                       (5.3% logic, 94.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/ten_gbe_v2_d26efca634/txs_6d0409b11f/ss_295e2e3fe6/dat_del/op_mem_20_24_0_60 (FF)
  Destination:          frbd_64ch_600mhz_ten_Gbe_v2_txs_ss_bram_ramblk/frbd_64ch_600mhz_ten_Gbe_v2_txs_ss_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.825ns (Levels of Logic = 0)
  Clock Path Skew:      0.099ns (2.118 - 2.019)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/ten_gbe_v2_d26efca634/txs_6d0409b11f/ss_295e2e3fe6/dat_del/op_mem_20_24_0_60 to frbd_64ch_600mhz_ten_Gbe_v2_txs_ss_bram_ramblk/frbd_64ch_600mhz_ten_Gbe_v2_txs_ss_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X142Y199.DQ       Tcko                  0.381   frbd_64ch_600mhz_ten_Gbe_v2_txs_ss_bram_data_in<92>
                                                          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/ten_gbe_v2_d26efca634/txs_6d0409b11f/ss_295e2e3fe6/dat_del/op_mem_20_24_0_60
    RAMB36_X9Y55.DIADI20    net (fanout=16)       6.737   frbd_64ch_600mhz_ten_Gbe_v2_txs_ss_bram_data_in<92>
    RAMB36_X9Y55.CLKARDCLKL Trdck_DIA             0.707   frbd_64ch_600mhz_ten_Gbe_v2_txs_ss_bram_ramblk/frbd_64ch_600mhz_ten_Gbe_v2_txs_ss_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                          frbd_64ch_600mhz_ten_Gbe_v2_txs_ss_bram_ramblk/frbd_64ch_600mhz_ten_Gbe_v2_txs_ss_bram_ramblk/bram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         7.825ns (1.088ns logic, 6.737ns route)
                                                          (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack:                  -1.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0_9 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.802ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (2.013 - 1.936)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y204.DQ     Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2
    SLICE_X47Y296.B3     net (fanout=865)      7.395   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
    SLICE_X47Y296.CLK    Tas                   0.070   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/Mmux_unregy_join_6_1721
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0_9
    -------------------------------------------------  ---------------------------
    Total                                      7.802ns (0.407ns logic, 7.395ns route)
                                                       (5.2% logic, 94.8% route)

--------------------------------------------------------------------------------
Slack:                  -1.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline243_39d053f92e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_4_b9df16e15d/detector_block_v27_f204faa161/delay1/Mshreg_op_mem_20_24_73_13_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.436ns (Levels of Logic = 1)
  Clock Path Skew:      -0.286ns (1.872 - 2.158)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline243_39d053f92e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_4_b9df16e15d/detector_block_v27_f204faa161/delay1/Mshreg_op_mem_20_24_73_13_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X167Y306.CQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x162
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline243_39d053f92e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
    SLICE_X167Y308.D3    net (fanout=81)       0.502   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x152
    SLICE_X167Y308.DMUX  Tilo                  0.181   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux39_y_net_x17(12)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux39/Mmux_unregy_join_6_161
    SLICE_X174Y194.CI    net (fanout=16)       6.102   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux39_y_net_x17(13)
    SLICE_X174Y194.CLK   Tds                   0.314   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_4_b9df16e15d/detector_block_v27_f204faa161/delay1/op_mem_20_24_73(13)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_4_b9df16e15d/detector_block_v27_f204faa161/delay1/Mshreg_op_mem_20_24_73_13_0
    -------------------------------------------------  ---------------------------
    Total                                      7.436ns (0.832ns logic, 6.604ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack:                  -1.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_direct_6e1de0df02/butterfly1_0_839c6385e7/twiddle_9f608462e9/coeff_gen_1f175e9f26/feedback_osc_7004249c2b/dconcat/op_mem_20_24_5_4 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_direct_6e1de0df02/butterfly1_0_839c6385e7/twiddle_9f608462e9/coeff_gen_1f175e9f26/feedback_osc_7004249c2b/reference_values/comp8.core_instance8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.876ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (2.177 - 2.022)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_direct_6e1de0df02/butterfly1_0_839c6385e7/twiddle_9f608462e9/coeff_gen_1f175e9f26/feedback_osc_7004249c2b/dconcat/op_mem_20_24_5_4 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_direct_6e1de0df02/butterfly1_0_839c6385e7/twiddle_9f608462e9/coeff_gen_1f175e9f26/feedback_osc_7004249c2b/reference_values/comp8.core_instance8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X72Y141.BQ          Tcko                  0.381   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_unscrambler_7e7033e0c3/reorder_9b5765c8eb/delay_din1/op_mem_20_24_3(0)
                                                            frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_direct_6e1de0df02/butterfly1_0_839c6385e7/twiddle_9f608462e9/coeff_gen_1f175e9f26/feedback_osc_7004249c2b/dconcat/op_mem_20_24_5_4
    RAMB18_X8Y33.ADDRBWRADDR9 net (fanout=4)        7.015   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_direct_6e1de0df02/butterfly1_0_839c6385e7/twiddle_9f608462e9/coeff_gen_1f175e9f26/feedback_osc_7004249c2b/dconcat/op_mem_20_24_5(4)
    RAMB18_X8Y33.CLKBWRCLK    Trcck_ADDRB           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_direct_6e1de0df02/butterfly1_0_839c6385e7/twiddle_9f608462e9/coeff_gen_1f175e9f26/feedback_osc_7004249c2b/reference_values/comp8.core_instance8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                            frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_direct_6e1de0df02/butterfly1_0_839c6385e7/twiddle_9f608462e9/coeff_gen_1f175e9f26/feedback_osc_7004249c2b/reference_values/comp8.core_instance8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                           7.876ns (0.861ns logic, 7.015ns route)
                                                            (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack:                  -1.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_direct_6e1de0df02/butterfly1_0_839c6385e7/twiddle_9f608462e9/coeff_gen_1f175e9f26/feedback_osc_7004249c2b/dconcat/op_mem_20_24_5_4 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_direct_6e1de0df02/butterfly1_0_839c6385e7/twiddle_9f608462e9/coeff_gen_1f175e9f26/feedback_osc_7004249c2b/reference_values/comp8.core_instance8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.873ns (Levels of Logic = 0)
  Clock Path Skew:      0.155ns (2.177 - 2.022)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_direct_6e1de0df02/butterfly1_0_839c6385e7/twiddle_9f608462e9/coeff_gen_1f175e9f26/feedback_osc_7004249c2b/dconcat/op_mem_20_24_5_4 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_direct_6e1de0df02/butterfly1_0_839c6385e7/twiddle_9f608462e9/coeff_gen_1f175e9f26/feedback_osc_7004249c2b/reference_values/comp8.core_instance8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X72Y141.BQ          Tcko                  0.381   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_unscrambler_7e7033e0c3/reorder_9b5765c8eb/delay_din1/op_mem_20_24_3(0)
                                                            frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_direct_6e1de0df02/butterfly1_0_839c6385e7/twiddle_9f608462e9/coeff_gen_1f175e9f26/feedback_osc_7004249c2b/dconcat/op_mem_20_24_5_4
    RAMB18_X8Y33.ADDRARDADDR9 net (fanout=4)        7.012   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_direct_6e1de0df02/butterfly1_0_839c6385e7/twiddle_9f608462e9/coeff_gen_1f175e9f26/feedback_osc_7004249c2b/dconcat/op_mem_20_24_5(4)
    RAMB18_X8Y33.CLKARDCLK    Trcck_ADDRA           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_direct_6e1de0df02/butterfly1_0_839c6385e7/twiddle_9f608462e9/coeff_gen_1f175e9f26/feedback_osc_7004249c2b/reference_values/comp8.core_instance8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                            frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_direct_6e1de0df02/butterfly1_0_839c6385e7/twiddle_9f608462e9/coeff_gen_1f175e9f26/feedback_osc_7004249c2b/reference_values/comp8.core_instance8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                           7.873ns (0.861ns logic, 7.012ns route)
                                                            (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack:                  -1.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_coeffs_d9f675f197/fan_delay2/op_mem_20_24_0_0 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real0_edd5acbf47/pol1_in1_coeffs_d9f675f197/rom2/comp20.core_instance20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.937ns (Levels of Logic = 0)
  Clock Path Skew:      0.226ns (2.307 - 2.081)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_coeffs_d9f675f197/fan_delay2/op_mem_20_24_0_0 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real0_edd5acbf47/pol1_in1_coeffs_d9f675f197/rom2/comp20.core_instance20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X94Y210.DQ          Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_coeffs_d9f675f197/fan_delay2/op_mem_20_24_0(0)
                                                            frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_coeffs_d9f675f197/fan_delay2/op_mem_20_24_0_0
    RAMB18_X7Y34.ADDRBWRADDR5 net (fanout=224)      7.120   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_coeffs_d9f675f197/fan_delay2/op_mem_20_24_0(0)
    RAMB18_X7Y34.WRCLK        Trcck_ADDRB           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real0_edd5acbf47/pol1_in1_coeffs_d9f675f197/rom2/comp20.core_instance20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                            frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real0_edd5acbf47/pol1_in1_coeffs_d9f675f197/rom2/comp20.core_instance20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                           7.937ns (0.817ns logic, 7.120ns route)
                                                            (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_coeffs_d9f675f197/fan_delay2/op_mem_20_24_0_0 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real0_edd5acbf47/pol1_in1_coeffs_d9f675f197/rom2/comp20.core_instance20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.933ns (Levels of Logic = 0)
  Clock Path Skew:      0.225ns (2.306 - 2.081)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_coeffs_d9f675f197/fan_delay2/op_mem_20_24_0_0 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real0_edd5acbf47/pol1_in1_coeffs_d9f675f197/rom2/comp20.core_instance20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X94Y210.DQ          Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_coeffs_d9f675f197/fan_delay2/op_mem_20_24_0(0)
                                                            frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_coeffs_d9f675f197/fan_delay2/op_mem_20_24_0_0
    RAMB18_X7Y34.ADDRARDADDR5 net (fanout=224)      7.116   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_coeffs_d9f675f197/fan_delay2/op_mem_20_24_0(0)
    RAMB18_X7Y34.RDCLK        Trcck_ADDRA           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real0_edd5acbf47/pol1_in1_coeffs_d9f675f197/rom2/comp20.core_instance20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                            frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real0_edd5acbf47/pol1_in1_coeffs_d9f675f197/rom2/comp20.core_instance20/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                           7.933ns (0.817ns logic, 7.116ns route)
                                                            (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0_25 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.784ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (2.018 - 1.936)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y204.DQ     Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2
    SLICE_X43Y297.B2     net (fanout=865)      7.377   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
    SLICE_X43Y297.CLK    Tas                   0.070   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0(27)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/Mmux_unregy_join_6_1191
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0_25
    -------------------------------------------------  ---------------------------
    Total                                      7.784ns (0.407ns logic, 7.377ns route)
                                                       (5.2% logic, 94.8% route)

--------------------------------------------------------------------------------
Slack:                  -1.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0_26 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.776ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (2.018 - 1.936)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y204.DQ     Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2
    SLICE_X43Y297.C2     net (fanout=865)      7.366   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
    SLICE_X43Y297.CLK    Tas                   0.073   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0(27)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/Mmux_unregy_join_6_1201
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0_26
    -------------------------------------------------  ---------------------------
    Total                                      7.776ns (0.410ns logic, 7.366ns route)
                                                       (5.3% logic, 94.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0_11 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.742ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (2.013 - 1.936)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y204.DQ     Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2
    SLICE_X47Y296.D4     net (fanout=865)      7.335   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
    SLICE_X47Y296.CLK    Tas                   0.070   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/Mmux_unregy_join_6_141
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0_11
    -------------------------------------------------  ---------------------------
    Total                                      7.742ns (0.407ns logic, 7.335ns route)
                                                       (5.3% logic, 94.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux3/pipe_16_22_0_3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.768ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (2.043 - 1.936)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux3/pipe_16_22_0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y204.DQ     Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2
    SLICE_X49Y284.D2     net (fanout=865)      7.361   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
    SLICE_X49Y284.CLK    Tas                   0.070   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux3/pipe_16_22_0(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux3/Mmux_unregy_join_6_1241
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux3/pipe_16_22_0_3
    -------------------------------------------------  ---------------------------
    Total                                      7.768ns (0.407ns logic, 7.361ns route)
                                                       (5.2% logic, 94.8% route)

--------------------------------------------------------------------------------
Slack:                  -1.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/comp2.core_instance2/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram18/DP (RAM)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[17].srl16_used.u1 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.243ns (Levels of Logic = 0)
  Clock Path Skew:      -0.415ns (1.860 - 2.275)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/comp2.core_instance2/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram18/DP to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[17].srl16_used.u1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X158Y350.CMUX  Tshcko                1.493   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/core_douta(16)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/comp2.core_instance2/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram18/DP
    SLICE_X174Y182.BX    net (fanout=1)        5.346   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/core_doutb(17)
    SLICE_X174Y182.CLK   Tds                   0.404   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3(143)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[17].srl16_used.u1
    -------------------------------------------------  ---------------------------
    Total                                      7.243ns (1.897ns logic, 5.346ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  -1.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux3/pipe_16_22_0_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.759ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (2.043 - 1.936)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux3/pipe_16_22_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y204.DQ     Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2
    SLICE_X49Y284.A2     net (fanout=865)      7.349   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
    SLICE_X49Y284.CLK    Tas                   0.073   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux3/pipe_16_22_0(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux3/Mmux_unregy_join_6_111
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux3/pipe_16_22_0_0
    -------------------------------------------------  ---------------------------
    Total                                      7.759ns (0.410ns logic, 7.349ns route)
                                                       (5.3% logic, 94.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.839ns (Levels of Logic = 0)
  Clock Path Skew:      0.194ns (2.280 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y200.CQ            Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(7)
                                                              frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6
    RAMB18_X8Y116.ADDRARDADDR11 net (fanout=194)      7.022   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(6)
    RAMB18_X8Y116.RDCLK         Trcck_ADDRA           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                              frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    --------------------------------------------------------  ---------------------------
    Total                                             7.839ns (0.817ns logic, 7.022ns route)
                                                              (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack:                  -1.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap3_cecfc4853c/delay_bram_eec72d34c4/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.839ns (Levels of Logic = 0)
  Clock Path Skew:      0.194ns (2.280 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap3_cecfc4853c/delay_bram_eec72d34c4/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y200.CQ            Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(7)
                                                              frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6
    RAMB18_X8Y117.ADDRARDADDR11 net (fanout=194)      7.022   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(6)
    RAMB18_X8Y117.CLKARDCLK     Trcck_ADDRA           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap3_cecfc4853c/delay_bram_eec72d34c4/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                              frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap3_cecfc4853c/delay_bram_eec72d34c4/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    --------------------------------------------------------  ---------------------------
    Total                                             7.839ns (0.817ns logic, 7.022ns route)
                                                              (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack:                  -1.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/comp2.core_instance2/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram17/DP (RAM)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[16].srl16_used.u1 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.206ns (Levels of Logic = 0)
  Clock Path Skew:      -0.415ns (1.860 - 2.275)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/comp2.core_instance2/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram17/DP to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[16].srl16_used.u1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X158Y350.C     Tshcko                1.355   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/core_douta(16)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/comp2.core_instance2/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram17/DP
    SLICE_X174Y182.AX    net (fanout=1)        5.481   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/core_doutb(16)
    SLICE_X174Y182.CLK   Tds                   0.370   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3(143)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[16].srl16_used.u1
    -------------------------------------------------  ---------------------------
    Total                                      7.206ns (1.725ns logic, 5.481ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  -1.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_tap2_28f5fa6605/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.829ns (Levels of Logic = 0)
  Clock Path Skew:      0.216ns (2.302 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_tap2_28f5fa6605/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y200.CQ            Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(7)
                                                              frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6
    RAMB18_X7Y123.ADDRBWRADDR11 net (fanout=194)      7.012   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(6)
    RAMB18_X7Y123.CLKBWRCLK     Trcck_ADDRB           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_tap2_28f5fa6605/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                              frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_tap2_28f5fa6605/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    --------------------------------------------------------  ---------------------------
    Total                                             7.829ns (0.817ns logic, 7.012ns route)
                                                              (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack:                  -1.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_tap2_28f5fa6605/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.826ns (Levels of Logic = 0)
  Clock Path Skew:      0.217ns (2.303 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_tap2_28f5fa6605/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y200.CQ            Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(7)
                                                              frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6
    RAMB18_X7Y123.ADDRARDADDR11 net (fanout=194)      7.009   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(6)
    RAMB18_X7Y123.CLKARDCLK     Trcck_ADDRA           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_tap2_28f5fa6605/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                              frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in4_tap2_28f5fa6605/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    --------------------------------------------------------  ---------------------------
    Total                                             7.826ns (0.817ns logic, 7.009ns route)
                                                              (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack:                  -1.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_3 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_24 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.279ns (Levels of Logic = 7)
  Clock Path Skew:      -0.327ns (1.938 - 2.265)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_3 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y308.CMUX  Tshcko                0.420   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(4)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_3
    SLICE_X137Y314.B1    net (fanout=75)       0.913   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(3)
    SLICE_X137Y314.B     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline725_08880aa5ba/register1_q_net(31)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/counter18/core_ce1
    SLICE_X135Y310.D3    net (fanout=58)       0.792   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/counter18/core_ce
    SLICE_X135Y310.COUT  Topcyd                0.319   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(0)_REPLICA_127
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_lut(7)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(7)
    SLICE_X135Y311.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(7)
    SLICE_X135Y311.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
    SLICE_X135Y312.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
    SLICE_X135Y312.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
    SLICE_X135Y313.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
    SLICE_X135Y313.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
    SLICE_X135Y314.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
    SLICE_X135Y314.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X135Y315.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X135Y315.AMUX  Tcina                 0.213   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/posedge_59067232ff/delay/op_mem_20_24_0
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_xor(25)
    SLICE_X134Y195.BX    net (fanout=1)        3.838   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/internal_s_69_5_addsub(24)
    SLICE_X134Y195.CLK   Tds                   0.404   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_direct_6e1de0df02/butterfly2_0_a8075613cd/twiddle_0ea724a5b0/coeff_gen_9e1cbca6c7/feedback_osc_25124a9dbc/outmux_6e888ca0a6/mux0/pipe_16_22_0(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_24
    -------------------------------------------------  ---------------------------
    Total                                      7.279ns (1.736ns logic, 5.543ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_4_b9df16e15d/detector_block_v2_5c60e1212b/delay1/op_mem_20_24_7_24 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline263_0dbdf4c270/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.784ns (Levels of Logic = 1)
  Clock Path Skew:      0.193ns (2.154 - 1.961)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_4_b9df16e15d/detector_block_v2_5c60e1212b/delay1/op_mem_20_24_7_24 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline263_0dbdf4c270/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y194.AQ    Tcko                  0.381   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_4_b9df16e15d/detector_block_v2_5c60e1212b/delay1/op_mem_20_24_7(25)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_4_b9df16e15d/detector_block_v2_5c60e1212b/delay1/op_mem_20_24_7_24
    SLICE_X167Y346.D6    net (fanout=1)        7.130   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_4_b9df16e15d/detector_block_v2_5c60e1212b/delay1/op_mem_20_24_7(24)
    SLICE_X167Y346.CLK   Tas                   0.273   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x174(24)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_4_b9df16e15d/mux/Mmux_unregy_join_6_1_617
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_4_b9df16e15d/mux/Mmux_unregy_join_6_1_4_f7_16
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_4_b9df16e15d/mux/Mmux_unregy_join_6_1_2_f8_16
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline263_0dbdf4c270/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      7.784ns (0.654ns logic, 7.130ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0_9 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.645ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (2.008 - 1.936)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y204.DQ     Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2
    SLICE_X45Y296.B5     net (fanout=865)      7.238   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
    SLICE_X45Y296.CLK    Tas                   0.070   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/Mmux_unregy_join_6_1721
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0_9
    -------------------------------------------------  ---------------------------
    Total                                      7.645ns (0.407ns logic, 7.238ns route)
                                                       (5.3% logic, 94.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay79/op_mem_20_24_0_1 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline249_f43cc522b5/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.483ns (Levels of Logic = 1)
  Clock Path Skew:      -0.085ns (1.922 - 2.007)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay79/op_mem_20_24_0_1 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline249_f43cc522b5/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y160.BQ    Tcko                  0.381   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay79/op_mem_20_24_0(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay79/op_mem_20_24_0_1
    SLICE_X161Y266.B5    net (fanout=12)       7.019   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay79/op_mem_20_24_0(1)
    SLICE_X161Y266.CLK   Tas                   0.083   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x158(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay79/op_mem_20_24_0(1)_rt
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline249_f43cc522b5/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      7.483ns (0.464ns logic, 7.019ns route)
                                                       (6.2% logic, 93.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.626ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (2.022 - 1.936)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y204.DQ     Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2
    SLICE_X47Y287.C3     net (fanout=865)      7.216   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
    SLICE_X47Y287.CLK    Tas                   0.073   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/Mmux_unregy_join_6_171
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0_14
    -------------------------------------------------  ---------------------------
    Total                                      7.626ns (0.410ns logic, 7.216ns route)
                                                       (5.4% logic, 94.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline266_416fe2dbba/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_1_14d0d91105/detector_block_v211_41122fd982/delay1/Mshreg_op_mem_20_24_94_14_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.079ns (Levels of Logic = 1)
  Clock Path Skew:      -0.456ns (1.814 - 2.270)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline266_416fe2dbba/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_1_14d0d91105/detector_block_v211_41122fd982/delay1/Mshreg_op_mem_20_24_94_14_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X165Y330.CMUX  Tshcko                0.420   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x178
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline266_416fe2dbba/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
    SLICE_X159Y316.B5    net (fanout=13)       1.072   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x177
    SLICE_X159Y316.B     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_1_14d0d91105/detector_block_v2_e50db1f4b1/delay1/op_mem_20_24_0(17)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux33/Mmux_unregy_join_6_171
    SLICE_X162Y215.CI    net (fanout=15)       5.205   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux33_y_net_x17(14)
    SLICE_X162Y215.CLK   Tds                   0.314   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_1_14d0d91105/detector_block_v211_41122fd982/delay1/op_mem_20_24_94(14)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_1_14d0d91105/detector_block_v211_41122fd982/delay1/Mshreg_op_mem_20_24_94_14_0
    -------------------------------------------------  ---------------------------
    Total                                      7.079ns (0.802ns logic, 6.277ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/pipe_16_22_0_29 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.643ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (2.044 - 1.936)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/pipe_16_22_0_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y204.DQ     Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2
    SLICE_X33Y300.B2     net (fanout=865)      7.236   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
    SLICE_X33Y300.CLK    Tas                   0.070   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/pipe_16_22_0(31)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/Mmux_unregy_join_6_1231
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/pipe_16_22_0_29
    -------------------------------------------------  ---------------------------
    Total                                      7.643ns (0.407ns logic, 7.236ns route)
                                                       (5.3% logic, 94.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0_3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.620ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (2.022 - 1.936)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y204.DQ     Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2
    SLICE_X47Y286.D1     net (fanout=865)      7.213   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
    SLICE_X47Y286.CLK    Tas                   0.070   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/Mmux_unregy_join_6_1241
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0_3
    -------------------------------------------------  ---------------------------
    Total                                      7.620ns (0.407ns logic, 7.213ns route)
                                                       (5.3% logic, 94.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0_15 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.617ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (2.022 - 1.936)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y204.DQ     Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2
    SLICE_X47Y287.D1     net (fanout=865)      7.210   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
    SLICE_X47Y287.CLK    Tas                   0.070   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/Mmux_unregy_join_6_181
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0_15
    -------------------------------------------------  ---------------------------
    Total                                      7.617ns (0.407ns logic, 7.210ns route)
                                                       (5.3% logic, 94.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_4 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in2_tap3_c786e7e2e1/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.580ns (Levels of Logic = 0)
  Clock Path Skew:      0.052ns (2.138 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_4 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in2_tap3_c786e7e2e1/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X95Y200.AQ           Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(7)
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_4
    RAMB18_X0Y107.ADDRBWRADDR9 net (fanout=194)      6.763   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(4)
    RAMB18_X0Y107.CLKBWRCLK    Trcck_ADDRB           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in2_tap3_c786e7e2e1/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in2_tap3_c786e7e2e1/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    -------------------------------------------------------  ---------------------------
    Total                                            7.580ns (0.817ns logic, 6.763ns route)
                                                             (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/pipe_16_22_0_30 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.635ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (2.044 - 1.936)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/pipe_16_22_0_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y204.DQ     Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2
    SLICE_X33Y300.C2     net (fanout=865)      7.225   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
    SLICE_X33Y300.CLK    Tas                   0.073   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/pipe_16_22_0(31)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/Mmux_unregy_join_6_1251
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/pipe_16_22_0_30
    -------------------------------------------------  ---------------------------
    Total                                      7.635ns (0.410ns logic, 7.225ns route)
                                                       (5.4% logic, 94.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_3 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_25 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.198ns (Levels of Logic = 7)
  Clock Path Skew:      -0.327ns (1.938 - 2.265)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_3 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y308.CMUX  Tshcko                0.420   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(4)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_3
    SLICE_X137Y314.B1    net (fanout=75)       0.913   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(3)
    SLICE_X137Y314.B     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline725_08880aa5ba/register1_q_net(31)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/counter18/core_ce1
    SLICE_X135Y310.D3    net (fanout=58)       0.792   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/counter18/core_ce
    SLICE_X135Y310.COUT  Topcyd                0.319   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(0)_REPLICA_127
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_lut(7)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(7)
    SLICE_X135Y311.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(7)
    SLICE_X135Y311.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
    SLICE_X135Y312.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
    SLICE_X135Y312.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
    SLICE_X135Y313.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
    SLICE_X135Y313.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
    SLICE_X135Y314.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
    SLICE_X135Y314.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X135Y315.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X135Y315.BMUX  Tcinb                 0.273   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/posedge_59067232ff/delay/op_mem_20_24_0
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_xor(25)
    SLICE_X134Y195.AX    net (fanout=1)        3.731   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/internal_s_69_5_addsub(25)
    SLICE_X134Y195.CLK   Tds                   0.370   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_direct_6e1de0df02/butterfly2_0_a8075613cd/twiddle_0ea724a5b0/coeff_gen_9e1cbca6c7/feedback_osc_25124a9dbc/outmux_6e888ca0a6/mux0/pipe_16_22_0(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_25
    -------------------------------------------------  ---------------------------
    Total                                      7.198ns (1.762ns logic, 5.436ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux3/pipe_16_22_0_2 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (2.043 - 1.936)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux3/pipe_16_22_0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y204.DQ     Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2
    SLICE_X49Y284.C3     net (fanout=865)      7.221   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
    SLICE_X49Y284.CLK    Tas                   0.073   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux3/pipe_16_22_0(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux3/Mmux_unregy_join_6_1131
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux3/pipe_16_22_0_2
    -------------------------------------------------  ---------------------------
    Total                                      7.631ns (0.410ns logic, 7.221ns route)
                                                       (5.4% logic, 94.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_4 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in2_tap3_c786e7e2e1/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.576ns (Levels of Logic = 0)
  Clock Path Skew:      0.053ns (2.139 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_4 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in2_tap3_c786e7e2e1/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X95Y200.AQ           Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(7)
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_4
    RAMB18_X0Y107.ADDRARDADDR9 net (fanout=194)      6.759   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(4)
    RAMB18_X0Y107.CLKARDCLK    Trcck_ADDRA           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in2_tap3_c786e7e2e1/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in2_tap3_c786e7e2e1/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    -------------------------------------------------------  ---------------------------
    Total                                            7.576ns (0.817ns logic, 6.759ns route)
                                                             (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux3/pipe_16_22_0_1 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.626ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (2.043 - 1.936)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux3/pipe_16_22_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y204.DQ     Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2
    SLICE_X49Y284.B3     net (fanout=865)      7.219   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
    SLICE_X49Y284.CLK    Tas                   0.070   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux3/pipe_16_22_0(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux3/Mmux_unregy_join_6_121
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux3/pipe_16_22_0_1
    -------------------------------------------------  ---------------------------
    Total                                      7.626ns (0.407ns logic, 7.219ns route)
                                                       (5.3% logic, 94.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_3 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_24 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.190ns (Levels of Logic = 7)
  Clock Path Skew:      -0.327ns (1.938 - 2.265)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_3 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y308.CMUX  Tshcko                0.420   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(4)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_3
    SLICE_X137Y314.B1    net (fanout=75)       0.913   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(3)
    SLICE_X137Y314.B     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline725_08880aa5ba/register1_q_net(31)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/counter18/core_ce1
    SLICE_X135Y310.A5    net (fanout=58)       0.613   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/counter18/core_ce
    SLICE_X135Y310.COUT  Topcya                0.409   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(0)_REPLICA_127
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_lut(4)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(7)
    SLICE_X135Y311.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(7)
    SLICE_X135Y311.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
    SLICE_X135Y312.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
    SLICE_X135Y312.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
    SLICE_X135Y313.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
    SLICE_X135Y313.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
    SLICE_X135Y314.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
    SLICE_X135Y314.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X135Y315.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X135Y315.AMUX  Tcina                 0.213   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/posedge_59067232ff/delay/op_mem_20_24_0
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_xor(25)
    SLICE_X134Y195.BX    net (fanout=1)        3.838   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/internal_s_69_5_addsub(24)
    SLICE_X134Y195.CLK   Tds                   0.404   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_direct_6e1de0df02/butterfly2_0_a8075613cd/twiddle_0ea724a5b0/coeff_gen_9e1cbca6c7/feedback_osc_25124a9dbc/outmux_6e888ca0a6/mux0/pipe_16_22_0(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_24
    -------------------------------------------------  ---------------------------
    Total                                      7.190ns (1.826ns logic, 5.364ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay77/op_mem_20_24_0_4 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline105_beca05ff5e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.120ns (2.096 - 1.976)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay77/op_mem_20_24_0_4 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline105_beca05ff5e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y163.AQ    Tcko                  0.381   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay77/op_mem_20_24_0(6)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay77/op_mem_20_24_0_4
    SLICE_X110Y267.A4    net (fanout=12)       7.214   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay77/op_mem_20_24_0(4)
    SLICE_X110Y267.CLK   Tas                   0.037   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x4(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay77/op_mem_20_24_0(4)_rt
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline105_beca05ff5e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      7.632ns (0.418ns logic, 7.214ns route)
                                                       (5.5% logic, 94.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_3 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_24 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.183ns (Levels of Logic = 7)
  Clock Path Skew:      -0.327ns (1.938 - 2.265)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_3 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y308.CMUX  Tshcko                0.420   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(4)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_3
    SLICE_X137Y314.B1    net (fanout=75)       0.913   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(3)
    SLICE_X137Y314.B     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline725_08880aa5ba/register1_q_net(31)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/counter18/core_ce1
    SLICE_X135Y310.B4    net (fanout=58)       0.611   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/counter18/core_ce
    SLICE_X135Y310.COUT  Topcyb                0.404   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(0)_REPLICA_127
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_lut(5)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(7)
    SLICE_X135Y311.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(7)
    SLICE_X135Y311.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
    SLICE_X135Y312.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
    SLICE_X135Y312.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
    SLICE_X135Y313.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
    SLICE_X135Y313.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
    SLICE_X135Y314.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
    SLICE_X135Y314.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X135Y315.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X135Y315.AMUX  Tcina                 0.213   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/posedge_59067232ff/delay/op_mem_20_24_0
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_xor(25)
    SLICE_X134Y195.BX    net (fanout=1)        3.838   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/internal_s_69_5_addsub(24)
    SLICE_X134Y195.CLK   Tds                   0.404   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_direct_6e1de0df02/butterfly2_0_a8075613cd/twiddle_0ea724a5b0/coeff_gen_9e1cbca6c7/feedback_osc_25124a9dbc/outmux_6e888ca0a6/mux0/pipe_16_22_0(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_24
    -------------------------------------------------  ---------------------------
    Total                                      7.183ns (1.821ns logic, 5.362ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in3_tap3_4ca1d29e07/delay_bram_06c557f47b/counter/count_reg_20_23_3 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in6_tap3_bd33db3535/delay_bram_06c557f47b/ram/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.807ns (Levels of Logic = 0)
  Clock Path Skew:      0.316ns (2.397 - 2.081)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in3_tap3_4ca1d29e07/delay_bram_06c557f47b/counter/count_reg_20_23_3 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in6_tap3_bd33db3535/delay_bram_06c557f47b/ram/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X119Y191.CQ         Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in3_tap3_4ca1d29e07/delay_bram_06c557f47b/counter/count_reg_20_23(3)
                                                            frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in3_tap3_4ca1d29e07/delay_bram_06c557f47b/counter/count_reg_20_23_3
    RAMB18_X6Y31.ADDRBWRADDR8 net (fanout=145)      6.990   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in3_tap3_4ca1d29e07/delay_bram_06c557f47b/counter/count_reg_20_23(3)
    RAMB18_X6Y31.CLKBWRCLK    Trcck_ADDRB           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in6_tap3_bd33db3535/delay_bram_06c557f47b/ram/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                            frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in6_tap3_bd33db3535/delay_bram_06c557f47b/ram/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                           7.807ns (0.817ns logic, 6.990ns route)
                                                            (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in3_tap3_4ca1d29e07/delay_bram_06c557f47b/counter/count_reg_20_23_3 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in6_tap3_bd33db3535/delay_bram_06c557f47b/ram/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.803ns (Levels of Logic = 0)
  Clock Path Skew:      0.316ns (2.397 - 2.081)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in3_tap3_4ca1d29e07/delay_bram_06c557f47b/counter/count_reg_20_23_3 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in6_tap3_bd33db3535/delay_bram_06c557f47b/ram/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X119Y191.CQ         Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in3_tap3_4ca1d29e07/delay_bram_06c557f47b/counter/count_reg_20_23(3)
                                                            frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in3_tap3_4ca1d29e07/delay_bram_06c557f47b/counter/count_reg_20_23_3
    RAMB18_X6Y31.ADDRARDADDR8 net (fanout=145)      6.986   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in3_tap3_4ca1d29e07/delay_bram_06c557f47b/counter/count_reg_20_23(3)
    RAMB18_X6Y31.CLKARDCLK    Trcck_ADDRA           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in6_tap3_bd33db3535/delay_bram_06c557f47b/ram/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                            frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in6_tap3_bd33db3535/delay_bram_06c557f47b/ram/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                           7.803ns (0.817ns logic, 6.986ns route)
                                                            (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline266_416fe2dbba/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_1_14d0d91105/detector_block_v29_cadd8bd382/delay1/Mshreg_op_mem_20_24_82_3_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.050ns (Levels of Logic = 1)
  Clock Path Skew:      -0.429ns (1.841 - 2.270)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline266_416fe2dbba/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_1_14d0d91105/detector_block_v29_cadd8bd382/delay1/Mshreg_op_mem_20_24_82_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X165Y330.CMUX  Tshcko                0.420   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x178
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline266_416fe2dbba/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
    SLICE_X163Y316.B5    net (fanout=13)       0.949   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x177
    SLICE_X163Y316.BMUX  Tilo                  0.196   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_1_14d0d91105/detector_block_v2_e50db1f4b1/delay1/op_mem_20_24_0(4)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux33/Mmux_unregy_join_6_1201
    SLICE_X170Y212.CI    net (fanout=16)       5.171   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux33_y_net_x17(3)
    SLICE_X170Y212.CLK   Tds                   0.314   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_1_14d0d91105/detector_block_v29_cadd8bd382/delay1/op_mem_20_24_82(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_1_14d0d91105/detector_block_v29_cadd8bd382/delay1/Mshreg_op_mem_20_24_82_3_0
    -------------------------------------------------  ---------------------------
    Total                                      7.050ns (0.930ns logic, 6.120ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline246_68ccf93aef/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_4_b9df16e15d/detector_block_v210_be2458ab28/delay1/Mshreg_op_mem_20_24_92_13_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.161ns (Levels of Logic = 1)
  Clock Path Skew:      -0.302ns (1.867 - 2.169)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline246_68ccf93aef/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_4_b9df16e15d/detector_block_v210_be2458ab28/delay1/Mshreg_op_mem_20_24_92_13_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X169Y308.BQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x155(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline246_68ccf93aef/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp
    SLICE_X167Y308.D4    net (fanout=1)        0.519   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x155(13)
    SLICE_X167Y308.DMUX  Tilo                  0.186   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux39_y_net_x17(12)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux39/Mmux_unregy_join_6_161
    SLICE_X172Y203.CI    net (fanout=16)       5.805   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux39_y_net_x17(13)
    SLICE_X172Y203.CLK   Tds                   0.314   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_4_b9df16e15d/detector_block_v210_be2458ab28/delay1/op_mem_20_24_92(13)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_4_b9df16e15d/detector_block_v210_be2458ab28/delay1/Mshreg_op_mem_20_24_92_13_0
    -------------------------------------------------  ---------------------------
    Total                                      7.161ns (0.837ns logic, 6.324ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline297_3f5b6e3ae1/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_1_14d0d91105/detector_block_v27_bcb8690ff7/delay1/Mshreg_op_mem_20_24_68_15_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.000ns (Levels of Logic = 1)
  Clock Path Skew:      -0.455ns (1.811 - 2.266)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline297_3f5b6e3ae1/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_1_14d0d91105/detector_block_v27_bcb8690ff7/delay1/Mshreg_op_mem_20_24_68_15_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y326.DQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x211(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline297_3f5b6e3ae1/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp
    SLICE_X163Y330.B2    net (fanout=1)        0.847   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x211(15)
    SLICE_X163Y330.BMUX  Tilo                  0.197   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_1_14d0d91105/detector_block_v2_e50db1f4b1/delay1/op_mem_20_24_0(17)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux37/Mmux_unregy_join_6_181
    SLICE_X162Y217.CI    net (fanout=16)       5.305   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux37_y_net_x17(15)
    SLICE_X162Y217.CLK   Tds                   0.314   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_1_14d0d91105/detector_block_v27_bcb8690ff7/delay1/op_mem_20_24_68(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_1_14d0d91105/detector_block_v27_bcb8690ff7/delay1/Mshreg_op_mem_20_24_68_15_0
    -------------------------------------------------  ---------------------------
    Total                                      7.000ns (0.848ns logic, 6.152ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline277_e8e4d79682/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_1_14d0d91105/detector_block_v211_41122fd982/delay1/Mshreg_op_mem_20_24_94_14_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.994ns (Levels of Logic = 1)
  Clock Path Skew:      -0.459ns (1.814 - 2.273)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline277_e8e4d79682/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_1_14d0d91105/detector_block_v211_41122fd982/delay1/Mshreg_op_mem_20_24_94_14_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X165Y326.CQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x189(14)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline277_e8e4d79682/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp
    SLICE_X159Y316.B2    net (fanout=1)        1.070   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x189(14)
    SLICE_X159Y316.B     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_1_14d0d91105/detector_block_v2_e50db1f4b1/delay1/op_mem_20_24_0(17)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux33/Mmux_unregy_join_6_171
    SLICE_X162Y215.CI    net (fanout=15)       5.205   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux33_y_net_x17(14)
    SLICE_X162Y215.CLK   Tds                   0.314   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_1_14d0d91105/detector_block_v211_41122fd982/delay1/op_mem_20_24_94(14)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_1_14d0d91105/detector_block_v211_41122fd982/delay1/Mshreg_op_mem_20_24_94_14_0
    -------------------------------------------------  ---------------------------
    Total                                      6.994ns (0.719ns logic, 6.275ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_2_49210d1454/butterfly_direct_ad17106ebe/twiddle_737447c0b0/delay0/Mshreg_op_mem_20_24_5_43_0 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_2_49210d1454/butterfly_direct_ad17106ebe/twiddle_737447c0b0/delay0/Mshreg_op_mem_20_24_5_43_1 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.671ns (Levels of Logic = 0)
  Clock Path Skew:      0.220ns (2.194 - 1.974)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_2_49210d1454/butterfly_direct_ad17106ebe/twiddle_737447c0b0/delay0/Mshreg_op_mem_20_24_5_43_0 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_2_49210d1454/butterfly_direct_ad17106ebe/twiddle_737447c0b0/delay0/Mshreg_op_mem_20_24_5_43_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y239.DMUX   Treg                  1.529   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register2_q_net_x27(27)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_2_49210d1454/butterfly_direct_ad17106ebe/twiddle_737447c0b0/delay0/Mshreg_op_mem_20_24_5_43_0
    SLICE_X28Y356.DI     net (fanout=1)        5.893   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_2_49210d1454/butterfly_direct_ad17106ebe/twiddle_737447c0b0/delay0/Mshreg_op_mem_20_24_5_43_0
    SLICE_X28Y356.CLK    Tds                   0.249   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_2_49210d1454/butterfly_direct_ad17106ebe/twiddle_737447c0b0/delay0/op_mem_20_24_5(43)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_2_49210d1454/butterfly_direct_ad17106ebe/twiddle_737447c0b0/delay0/Mshreg_op_mem_20_24_5_43_1
    -------------------------------------------------  ---------------------------
    Total                                      7.671ns (1.778ns logic, 5.893ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline265_4e4dee0a95/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_1_14d0d91105/detector_block_v29_cadd8bd382/delay1/Mshreg_op_mem_20_24_82_3_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.019ns (Levels of Logic = 1)
  Clock Path Skew:      -0.429ns (1.841 - 2.270)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline265_4e4dee0a95/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_1_14d0d91105/detector_block_v29_cadd8bd382/delay1/Mshreg_op_mem_20_24_82_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X165Y330.CQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x178
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline265_4e4dee0a95/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
    SLICE_X163Y316.B4    net (fanout=13)       1.006   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x176
    SLICE_X163Y316.BMUX  Tilo                  0.191   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_1_14d0d91105/detector_block_v2_e50db1f4b1/delay1/op_mem_20_24_0(4)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux33/Mmux_unregy_join_6_1201
    SLICE_X170Y212.CI    net (fanout=16)       5.171   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux33_y_net_x17(3)
    SLICE_X170Y212.CLK   Tds                   0.314   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_1_14d0d91105/detector_block_v29_cadd8bd382/delay1/op_mem_20_24_82(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_1_14d0d91105/detector_block_v29_cadd8bd382/delay1/Mshreg_op_mem_20_24_82_3_0
    -------------------------------------------------  ---------------------------
    Total                                      7.019ns (0.842ns logic, 6.177ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_3 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_24 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.112ns (Levels of Logic = 7)
  Clock Path Skew:      -0.327ns (1.938 - 2.265)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_3 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y308.CMUX  Tshcko                0.420   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(4)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_3
    SLICE_X137Y314.B1    net (fanout=75)       0.913   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(3)
    SLICE_X137Y314.B     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline725_08880aa5ba/register1_q_net(31)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/counter18/core_ce1
    SLICE_X135Y310.C4    net (fanout=58)       0.606   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/counter18/core_ce
    SLICE_X135Y310.COUT  Topcyc                0.338   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(0)_REPLICA_127
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_lut(6)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(7)
    SLICE_X135Y311.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(7)
    SLICE_X135Y311.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
    SLICE_X135Y312.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
    SLICE_X135Y312.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
    SLICE_X135Y313.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
    SLICE_X135Y313.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
    SLICE_X135Y314.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
    SLICE_X135Y314.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X135Y315.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X135Y315.AMUX  Tcina                 0.213   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/posedge_59067232ff/delay/op_mem_20_24_0
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_xor(25)
    SLICE_X134Y195.BX    net (fanout=1)        3.838   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/internal_s_69_5_addsub(24)
    SLICE_X134Y195.CLK   Tds                   0.404   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_direct_6e1de0df02/butterfly2_0_a8075613cd/twiddle_0ea724a5b0/coeff_gen_9e1cbca6c7/feedback_osc_25124a9dbc/outmux_6e888ca0a6/mux0/pipe_16_22_0(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_24
    -------------------------------------------------  ---------------------------
    Total                                      7.112ns (1.755ns logic, 5.357ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_3 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_25 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.109ns (Levels of Logic = 7)
  Clock Path Skew:      -0.327ns (1.938 - 2.265)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_3 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y308.CMUX  Tshcko                0.420   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(4)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_3
    SLICE_X137Y314.B1    net (fanout=75)       0.913   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(3)
    SLICE_X137Y314.B     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline725_08880aa5ba/register1_q_net(31)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/counter18/core_ce1
    SLICE_X135Y310.A5    net (fanout=58)       0.613   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/counter18/core_ce
    SLICE_X135Y310.COUT  Topcya                0.409   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(0)_REPLICA_127
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_lut(4)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(7)
    SLICE_X135Y311.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(7)
    SLICE_X135Y311.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
    SLICE_X135Y312.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
    SLICE_X135Y312.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
    SLICE_X135Y313.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
    SLICE_X135Y313.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
    SLICE_X135Y314.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
    SLICE_X135Y314.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X135Y315.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X135Y315.BMUX  Tcinb                 0.273   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/posedge_59067232ff/delay/op_mem_20_24_0
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_xor(25)
    SLICE_X134Y195.AX    net (fanout=1)        3.731   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/internal_s_69_5_addsub(25)
    SLICE_X134Y195.CLK   Tds                   0.370   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_direct_6e1de0df02/butterfly2_0_a8075613cd/twiddle_0ea724a5b0/coeff_gen_9e1cbca6c7/feedback_osc_25124a9dbc/outmux_6e888ca0a6/mux0/pipe_16_22_0(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_25
    -------------------------------------------------  ---------------------------
    Total                                      7.109ns (1.852ns logic, 5.257ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/add_convert1_cd8f016b34/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[17].srl16_used.u1 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.016ns (Levels of Logic = 1)
  Clock Path Skew:      -0.419ns (1.860 - 2.279)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/add_convert1_cd8f016b34/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[17].srl16_used.u1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y349.BQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/convert2_dout_net_x0(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/add_convert1_cd8f016b34/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2
    SLICE_X158Y350.C2    net (fanout=10)       0.731   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/convert2_dout_net_x1(1)
    SLICE_X158Y350.CMUX  Tilo                  0.198   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/core_douta(16)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/comp2.core_instance2/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram18/DP
    SLICE_X174Y182.BX    net (fanout=1)        5.346   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/core_doutb(17)
    SLICE_X174Y182.CLK   Tds                   0.404   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3(143)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[17].srl16_used.u1
    -------------------------------------------------  ---------------------------
    Total                                      7.016ns (0.939ns logic, 6.077ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0_18 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.524ns (Levels of Logic = 1)
  Clock Path Skew:      0.089ns (2.025 - 1.936)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y204.DQ     Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2
    SLICE_X41Y294.C2     net (fanout=865)      7.114   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
    SLICE_X41Y294.CLK    Tas                   0.073   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0(19)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/Mmux_unregy_join_6_1111
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0_18
    -------------------------------------------------  ---------------------------
    Total                                      7.524ns (0.410ns logic, 7.114ns route)
                                                       (5.4% logic, 94.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline243_39d053f92e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_4_b9df16e15d/detector_block_v210_be2458ab28/delay1/Mshreg_op_mem_20_24_92_13_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.139ns (Levels of Logic = 1)
  Clock Path Skew:      -0.291ns (1.867 - 2.158)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline243_39d053f92e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_4_b9df16e15d/detector_block_v210_be2458ab28/delay1/Mshreg_op_mem_20_24_92_13_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X167Y306.CQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x162
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline243_39d053f92e/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
    SLICE_X167Y308.D3    net (fanout=81)       0.502   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x152
    SLICE_X167Y308.DMUX  Tilo                  0.181   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux39_y_net_x17(12)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux39/Mmux_unregy_join_6_161
    SLICE_X172Y203.CI    net (fanout=16)       5.805   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux39_y_net_x17(13)
    SLICE_X172Y203.CLK   Tds                   0.314   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_4_b9df16e15d/detector_block_v210_be2458ab28/delay1/op_mem_20_24_92(13)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_4_b9df16e15d/detector_block_v210_be2458ab28/delay1/Mshreg_op_mem_20_24_92_13_0
    -------------------------------------------------  ---------------------------
    Total                                      7.139ns (0.832ns logic, 6.307ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_3 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_25 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.102ns (Levels of Logic = 7)
  Clock Path Skew:      -0.327ns (1.938 - 2.265)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_3 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y308.CMUX  Tshcko                0.420   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(4)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_3
    SLICE_X137Y314.B1    net (fanout=75)       0.913   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(3)
    SLICE_X137Y314.B     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline725_08880aa5ba/register1_q_net(31)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/counter18/core_ce1
    SLICE_X135Y310.B4    net (fanout=58)       0.611   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/counter18/core_ce
    SLICE_X135Y310.COUT  Topcyb                0.404   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(0)_REPLICA_127
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_lut(5)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(7)
    SLICE_X135Y311.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(7)
    SLICE_X135Y311.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
    SLICE_X135Y312.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
    SLICE_X135Y312.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
    SLICE_X135Y313.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
    SLICE_X135Y313.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
    SLICE_X135Y314.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
    SLICE_X135Y314.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X135Y315.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X135Y315.BMUX  Tcinb                 0.273   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/posedge_59067232ff/delay/op_mem_20_24_0
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_xor(25)
    SLICE_X134Y195.AX    net (fanout=1)        3.731   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/internal_s_69_5_addsub(25)
    SLICE_X134Y195.CLK   Tds                   0.370   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_direct_6e1de0df02/butterfly2_0_a8075613cd/twiddle_0ea724a5b0/coeff_gen_9e1cbca6c7/feedback_osc_25124a9dbc/outmux_6e888ca0a6/mux0/pipe_16_22_0(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_25
    -------------------------------------------------  ---------------------------
    Total                                      7.102ns (1.847ns logic, 5.255ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline265_4e4dee0a95/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_1_14d0d91105/detector_block_v211_41122fd982/delay1/Mshreg_op_mem_20_24_94_14_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.972ns (Levels of Logic = 1)
  Clock Path Skew:      -0.456ns (1.814 - 2.270)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline265_4e4dee0a95/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_1_14d0d91105/detector_block_v211_41122fd982/delay1/Mshreg_op_mem_20_24_94_14_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X165Y330.CQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x178
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline265_4e4dee0a95/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
    SLICE_X159Y316.B4    net (fanout=13)       1.048   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x176
    SLICE_X159Y316.B     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_1_14d0d91105/detector_block_v2_e50db1f4b1/delay1/op_mem_20_24_0(17)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux33/Mmux_unregy_join_6_171
    SLICE_X162Y215.CI    net (fanout=15)       5.205   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux33_y_net_x17(14)
    SLICE_X162Y215.CLK   Tds                   0.314   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_1_14d0d91105/detector_block_v211_41122fd982/delay1/op_mem_20_24_94(14)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_1_14d0d91105/detector_block_v211_41122fd982/delay1/Mshreg_op_mem_20_24_94_14_0
    -------------------------------------------------  ---------------------------
    Total                                      6.972ns (0.719ns logic, 6.253ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_first_tap_0bb235e9af/delay_bram_94b46a8e25/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.609ns (Levels of Logic = 0)
  Clock Path Skew:      0.187ns (2.273 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_first_tap_0bb235e9af/delay_bram_94b46a8e25/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y200.CQ            Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(7)
                                                              frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6
    RAMB18_X8Y119.ADDRARDADDR11 net (fanout=194)      6.792   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(6)
    RAMB18_X8Y119.CLKARDCLK     Trcck_ADDRA           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_first_tap_0bb235e9af/delay_bram_94b46a8e25/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                              frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_first_tap_0bb235e9af/delay_bram_94b46a8e25/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    --------------------------------------------------------  ---------------------------
    Total                                             7.609ns (0.817ns logic, 6.792ns route)
                                                              (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.506ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (2.022 - 1.936)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y204.DQ     Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2
    SLICE_X47Y286.A3     net (fanout=865)      7.096   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
    SLICE_X47Y286.CLK    Tas                   0.073   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/Mmux_unregy_join_6_111
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0_0
    -------------------------------------------------  ---------------------------
    Total                                      7.506ns (0.410ns logic, 7.096ns route)
                                                       (5.5% logic, 94.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0_25 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.514ns (Levels of Logic = 1)
  Clock Path Skew:      0.097ns (2.033 - 1.936)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y204.DQ     Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2
    SLICE_X37Y296.B2     net (fanout=865)      7.107   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
    SLICE_X37Y296.CLK    Tas                   0.070   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0(27)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/Mmux_unregy_join_6_1191
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0_25
    -------------------------------------------------  ---------------------------
    Total                                      7.514ns (0.407ns logic, 7.107ns route)
                                                       (5.4% logic, 94.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_1 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_24 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.099ns (Levels of Logic = 7)
  Clock Path Skew:      -0.317ns (1.938 - 2.255)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_1 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y310.BMUX  Tshcko                0.420   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_1
    SLICE_X137Y314.B3    net (fanout=76)       0.733   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(1)
    SLICE_X137Y314.B     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline725_08880aa5ba/register1_q_net(31)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/counter18/core_ce1
    SLICE_X135Y310.D3    net (fanout=58)       0.792   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/counter18/core_ce
    SLICE_X135Y310.COUT  Topcyd                0.319   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(0)_REPLICA_127
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_lut(7)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(7)
    SLICE_X135Y311.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(7)
    SLICE_X135Y311.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
    SLICE_X135Y312.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
    SLICE_X135Y312.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
    SLICE_X135Y313.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
    SLICE_X135Y313.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
    SLICE_X135Y314.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
    SLICE_X135Y314.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X135Y315.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X135Y315.AMUX  Tcina                 0.213   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/posedge_59067232ff/delay/op_mem_20_24_0
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_xor(25)
    SLICE_X134Y195.BX    net (fanout=1)        3.838   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/internal_s_69_5_addsub(24)
    SLICE_X134Y195.CLK   Tds                   0.404   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_direct_6e1de0df02/butterfly2_0_a8075613cd/twiddle_0ea724a5b0/coeff_gen_9e1cbca6c7/feedback_osc_25124a9dbc/outmux_6e888ca0a6/mux0/pipe_16_22_0(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_24
    -------------------------------------------------  ---------------------------
    Total                                      7.099ns (1.736ns logic, 5.363ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0_26 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.506ns (Levels of Logic = 1)
  Clock Path Skew:      0.097ns (2.033 - 1.936)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y204.DQ     Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2
    SLICE_X37Y296.C2     net (fanout=865)      7.096   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
    SLICE_X37Y296.CLK    Tas                   0.073   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0(27)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/Mmux_unregy_join_6_1201
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0_26
    -------------------------------------------------  ---------------------------
    Total                                      7.506ns (0.410ns logic, 7.096ns route)
                                                       (5.5% logic, 94.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/add_convert1_cd8f016b34/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[16].srl16_used.u1 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.987ns (Levels of Logic = 1)
  Clock Path Skew:      -0.419ns (1.860 - 2.279)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/add_convert1_cd8f016b34/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[16].srl16_used.u1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y349.BQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/convert2_dout_net_x0(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/add_convert1_cd8f016b34/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[1].fde_used.u2
    SLICE_X158Y350.C2    net (fanout=10)       0.731   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/convert2_dout_net_x1(1)
    SLICE_X158Y350.C     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/core_douta(16)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/comp2.core_instance2/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram17/DP
    SLICE_X174Y182.AX    net (fanout=1)        5.481   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/core_doutb(16)
    SLICE_X174Y182.CLK   Tds                   0.370   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3(143)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[16].srl16_used.u1
    -------------------------------------------------  ---------------------------
    Total                                      6.987ns (0.775ns logic, 6.212ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/pipe_16_22_0_4 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.512ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (2.043 - 1.936)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/pipe_16_22_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y204.DQ     Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2
    SLICE_X49Y281.A2     net (fanout=865)      7.102   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
    SLICE_X49Y281.CLK    Tas                   0.073   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/pipe_16_22_0(7)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/Mmux_unregy_join_6_1351
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/pipe_16_22_0_4
    -------------------------------------------------  ---------------------------
    Total                                      7.512ns (0.410ns logic, 7.102ns route)
                                                       (5.5% logic, 94.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.492ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (2.023 - 1.936)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y204.DQ     Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2
    SLICE_X47Y285.A1     net (fanout=865)      7.082   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
    SLICE_X47Y285.CLK    Tas                   0.073   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/Mmux_unregy_join_6_111
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0_0
    -------------------------------------------------  ---------------------------
    Total                                      7.492ns (0.410ns logic, 7.082ns route)
                                                       (5.5% logic, 94.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(0)_REPLICA_134 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_24 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.050ns (Levels of Logic = 7)
  Clock Path Skew:      -0.351ns (1.938 - 2.289)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(0)_REPLICA_134 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y312.BQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(0)_REPLICA_125
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(0)_REPLICA_134
    SLICE_X137Y314.B4    net (fanout=2)        0.767   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(0)_REPLICA_134
    SLICE_X137Y314.B     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline725_08880aa5ba/register1_q_net(31)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/counter18/core_ce1
    SLICE_X135Y310.D3    net (fanout=58)       0.792   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/counter18/core_ce
    SLICE_X135Y310.COUT  Topcyd                0.319   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(0)_REPLICA_127
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_lut(7)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(7)
    SLICE_X135Y311.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(7)
    SLICE_X135Y311.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
    SLICE_X135Y312.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
    SLICE_X135Y312.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
    SLICE_X135Y313.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
    SLICE_X135Y313.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
    SLICE_X135Y314.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
    SLICE_X135Y314.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X135Y315.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X135Y315.AMUX  Tcina                 0.213   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/posedge_59067232ff/delay/op_mem_20_24_0
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_xor(25)
    SLICE_X134Y195.BX    net (fanout=1)        3.838   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/internal_s_69_5_addsub(24)
    SLICE_X134Y195.CLK   Tds                   0.404   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_direct_6e1de0df02/butterfly2_0_a8075613cd/twiddle_0ea724a5b0/coeff_gen_9e1cbca6c7/feedback_osc_25124a9dbc/outmux_6e888ca0a6/mux0/pipe_16_22_0(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_24
    -------------------------------------------------  ---------------------------
    Total                                      7.050ns (1.653ns logic, 5.397ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0_3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.487ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (2.023 - 1.936)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y204.DQ     Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2
    SLICE_X47Y285.D1     net (fanout=865)      7.080   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
    SLICE_X47Y285.CLK    Tas                   0.070   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/Mmux_unregy_join_6_1241
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0_3
    -------------------------------------------------  ---------------------------
    Total                                      7.487ns (0.407ns logic, 7.080ns route)
                                                       (5.4% logic, 94.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/pipe_16_22_0_5 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.506ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (2.043 - 1.936)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/pipe_16_22_0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y204.DQ     Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2
    SLICE_X49Y281.B1     net (fanout=865)      7.099   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
    SLICE_X49Y281.CLK    Tas                   0.070   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/pipe_16_22_0(7)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/Mmux_unregy_join_6_1461
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/pipe_16_22_0_5
    -------------------------------------------------  ---------------------------
    Total                                      7.506ns (0.407ns logic, 7.099ns route)
                                                       (5.4% logic, 94.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in3_tap3_4ca1d29e07/delay_bram_06c557f47b/counter/count_reg_20_23_1 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real2_e2dd3fd5e2/pol1_in2_tap3_0fdc80d9ce/delay_bram_06c557f47b/ram/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.730ns (Levels of Logic = 0)
  Clock Path Skew:      0.331ns (2.412 - 2.081)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in3_tap3_4ca1d29e07/delay_bram_06c557f47b/counter/count_reg_20_23_1 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real2_e2dd3fd5e2/pol1_in2_tap3_0fdc80d9ce/delay_bram_06c557f47b/ram/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X119Y191.BMUX       Tshcko                0.420   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in3_tap3_4ca1d29e07/delay_bram_06c557f47b/counter/count_reg_20_23(3)
                                                            frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in3_tap3_4ca1d29e07/delay_bram_06c557f47b/counter/count_reg_20_23_1
    RAMB18_X7Y20.ADDRBWRADDR6 net (fanout=146)      6.830   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in3_tap3_4ca1d29e07/delay_bram_06c557f47b/counter/count_reg_20_23(1)
    RAMB18_X7Y20.WRCLK        Trcck_ADDRB           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real2_e2dd3fd5e2/pol1_in2_tap3_0fdc80d9ce/delay_bram_06c557f47b/ram/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                            frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real2_e2dd3fd5e2/pol1_in2_tap3_0fdc80d9ce/delay_bram_06c557f47b/ram/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                           7.730ns (0.900ns logic, 6.830ns route)
                                                            (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x152_REPLICA_30 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v28_7cfa83144e/delay1/Mshreg_op_mem_20_24_77_3_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.058ns (Levels of Logic = 1)
  Clock Path Skew:      -0.339ns (1.817 - 2.156)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x152_REPLICA_30 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v28_7cfa83144e/delay1/Mshreg_op_mem_20_24_77_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y307.CMUX  Tshcko                0.420   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x92_REPLICA_73
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x152_REPLICA_30
    SLICE_X161Y306.A3    net (fanout=9)        0.620   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x152_REPLICA_30
    SLICE_X161Y306.AMUX  Tilo                  0.182   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux36_y_net_x17(16)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux36/Mmux_unregy_join_6_1201
    SLICE_X162Y187.CI    net (fanout=16)       5.522   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux36_y_net_x17(3)
    SLICE_X162Y187.CLK   Tds                   0.314   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v28_7cfa83144e/delay1/op_mem_20_24_77(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v28_7cfa83144e/delay1/Mshreg_op_mem_20_24_77_3_0
    -------------------------------------------------  ---------------------------
    Total                                      7.058ns (0.916ns logic, 6.142ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline282_791597286d/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_3_28808534db/detector_block_v210_8aa5cd710c/delay1/Mshreg_op_mem_20_24_91_11_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.918ns (Levels of Logic = 1)
  Clock Path Skew:      -0.472ns (1.925 - 2.397)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline282_791597286d/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_3_28808534db/detector_block_v210_8aa5cd710c/delay1/Mshreg_op_mem_20_24_91_11_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y333.DQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x195(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline282_791597286d/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp
    SLICE_X135Y334.C4    net (fanout=1)        0.686   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x195(11)
    SLICE_X135Y334.CMUX  Tilo                  0.186   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register2_q_net_x137(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux34/Mmux_unregy_join_6_141
    SLICE_X134Y221.CI    net (fanout=16)       5.395   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux34_y_net_x17(11)
    SLICE_X134Y221.CLK   Tds                   0.314   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_3_28808534db/detector_block_v210_8aa5cd710c/delay1/op_mem_20_24_91(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_3_28808534db/detector_block_v210_8aa5cd710c/delay1/Mshreg_op_mem_20_24_91_11_0
    -------------------------------------------------  ---------------------------
    Total                                      6.918ns (0.837ns logic, 6.081ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in3_tap3_4ca1d29e07/delay_bram_06c557f47b/counter/count_reg_20_23_1 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real2_e2dd3fd5e2/pol1_in2_tap3_0fdc80d9ce/delay_bram_06c557f47b/ram/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.720ns (Levels of Logic = 0)
  Clock Path Skew:      0.330ns (2.411 - 2.081)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in3_tap3_4ca1d29e07/delay_bram_06c557f47b/counter/count_reg_20_23_1 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real2_e2dd3fd5e2/pol1_in2_tap3_0fdc80d9ce/delay_bram_06c557f47b/ram/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X119Y191.BMUX       Tshcko                0.420   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in3_tap3_4ca1d29e07/delay_bram_06c557f47b/counter/count_reg_20_23(3)
                                                            frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in3_tap3_4ca1d29e07/delay_bram_06c557f47b/counter/count_reg_20_23_1
    RAMB18_X7Y20.ADDRARDADDR6 net (fanout=146)      6.820   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real3_595ab511dc/pol1_in3_tap3_4ca1d29e07/delay_bram_06c557f47b/counter/count_reg_20_23(1)
    RAMB18_X7Y20.RDCLK        Trcck_ADDRA           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real2_e2dd3fd5e2/pol1_in2_tap3_0fdc80d9ce/delay_bram_06c557f47b/ram/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                            frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real2_e2dd3fd5e2/pol1_in2_tap3_0fdc80d9ce/delay_bram_06c557f47b/ram/comp7.core_instance7/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    ------------------------------------------------------  ---------------------------
    Total                                           7.720ns (0.900ns logic, 6.820ns route)
                                                            (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay81/op_mem_20_24_0_7 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline290_c2c12bdf34/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.548ns (Levels of Logic = 1)
  Clock Path Skew:      0.158ns (2.133 - 1.975)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay81/op_mem_20_24_0_7 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline290_c2c12bdf34/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X148Y166.CQ    Tcko                  0.381   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay81/op_mem_20_24_0(6)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay81/op_mem_20_24_0_7
    SLICE_X143Y281.D4    net (fanout=12)       7.092   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay81/op_mem_20_24_0(7)
    SLICE_X143Y281.CLK   Tas                   0.075   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x204(7)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay81/op_mem_20_24_0(7)_rt
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline290_c2c12bdf34/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      7.548ns (0.456ns logic, 7.092ns route)
                                                       (6.0% logic, 94.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3_90 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/bus_mult_aa6a774b6b/mult2_5651a3a3f2/imim/Mmult_mult_46_56 (DSP)
  Requirement:          6.666ns
  Data Path Delay:      7.686ns (Levels of Logic = 0)
  Clock Path Skew:      0.303ns (2.216 - 1.913)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3_90 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/bus_mult_aa6a774b6b/mult2_5651a3a3f2/imim/Mmult_mult_46_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X160Y185.CQ    Tcko                  0.381   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3(89)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3_90
    DSP48_X11Y134.A24    net (fanout=9)        6.993   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3(90)
    DSP48_X11Y134.CLK    Tdspdck_A_AREG        0.312   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/bus_mult_aa6a774b6b/mult2_5651a3a3f2/imim/Mmult_mult_46_56
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/bus_mult_aa6a774b6b/mult2_5651a3a3f2/imim/Mmult_mult_46_56
    -------------------------------------------------  ---------------------------
    Total                                      7.686ns (0.693ns logic, 6.993ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_5 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real0_edd5acbf47/pol1_in1_first_tap_0bb235e9af/delay_bram_94b46a8e25/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.597ns (Levels of Logic = 0)
  Clock Path Skew:      0.217ns (2.303 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_5 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real0_edd5acbf47/pol1_in1_first_tap_0bb235e9af/delay_bram_94b46a8e25/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X95Y200.BQ           Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(7)
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_5
    RAMB18_X7Y37.ADDRBWRADDR10 net (fanout=194)      6.780   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(5)
    RAMB18_X7Y37.CLKBWRCLK     Trcck_ADDRB           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real0_edd5acbf47/pol1_in1_first_tap_0bb235e9af/delay_bram_94b46a8e25/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real0_edd5acbf47/pol1_in1_first_tap_0bb235e9af/delay_bram_94b46a8e25/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    -------------------------------------------------------  ---------------------------
    Total                                            7.597ns (0.817ns logic, 6.780ns route)
                                                             (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0_29 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.490ns (Levels of Logic = 1)
  Clock Path Skew:      0.110ns (2.046 - 1.936)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y204.DQ     Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2
    SLICE_X33Y298.B2     net (fanout=865)      7.083   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
    SLICE_X33Y298.CLK    Tas                   0.070   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0(31)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/Mmux_unregy_join_6_1231
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux1/pipe_16_22_0_29
    -------------------------------------------------  ---------------------------
    Total                                      7.490ns (0.407ns logic, 7.083ns route)
                                                       (5.4% logic, 94.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_5 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real0_edd5acbf47/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.597ns (Levels of Logic = 0)
  Clock Path Skew:      0.217ns (2.303 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_5 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real0_edd5acbf47/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X95Y200.BQ           Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(7)
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_5
    RAMB18_X7Y36.ADDRBWRADDR10 net (fanout=194)      6.780   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(5)
    RAMB18_X7Y36.WRCLK         Trcck_ADDRB           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real0_edd5acbf47/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real0_edd5acbf47/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    -------------------------------------------------------  ---------------------------
    Total                                            7.597ns (0.817ns logic, 6.780ns route)
                                                             (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_5 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real0_edd5acbf47/pol1_in1_first_tap_0bb235e9af/delay_bram_94b46a8e25/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.586ns (Levels of Logic = 0)
  Clock Path Skew:      0.216ns (2.302 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_5 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real0_edd5acbf47/pol1_in1_first_tap_0bb235e9af/delay_bram_94b46a8e25/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X95Y200.BQ           Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(7)
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_5
    RAMB18_X7Y37.ADDRARDADDR10 net (fanout=194)      6.769   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(5)
    RAMB18_X7Y37.CLKARDCLK     Trcck_ADDRA           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real0_edd5acbf47/pol1_in1_first_tap_0bb235e9af/delay_bram_94b46a8e25/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real0_edd5acbf47/pol1_in1_first_tap_0bb235e9af/delay_bram_94b46a8e25/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    -------------------------------------------------------  ---------------------------
    Total                                            7.586ns (0.817ns logic, 6.769ns route)
                                                             (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_5 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real0_edd5acbf47/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.586ns (Levels of Logic = 0)
  Clock Path Skew:      0.216ns (2.302 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_5 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real0_edd5acbf47/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X95Y200.BQ           Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(7)
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_5
    RAMB18_X7Y36.ADDRARDADDR10 net (fanout=194)      6.769   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(5)
    RAMB18_X7Y36.RDCLK         Trcck_ADDRA           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real0_edd5acbf47/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real0_edd5acbf47/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    -------------------------------------------------------  ---------------------------
    Total                                            7.586ns (0.817ns logic, 6.769ns route)
                                                             (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[17].fde_used.u2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/op_mem_48_20_0_9 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.596ns (Levels of Logic = 2)
  Clock Path Skew:      0.227ns (2.188 - 1.961)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[17].fde_used.u2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/op_mem_48_20_0_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X174Y182.BQ    Tcko                  0.381   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3(143)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[17].fde_used.u2
    SLICE_X175Y348.B5    net (fanout=3)        5.191   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup_doutb_net_x0(17)
    SLICE_X175Y348.CMUX  Topbc                 0.539   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/op_mem_48_20_1(0)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/Msub_n0029_Madd_lut(17)1_INV_0
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/Msub_n0029_Madd_xor(18)
    SLICE_X177Y346.B4    net (fanout=10)       0.548   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/n0029(18)
    SLICE_X177Y346.B     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/op_mem_48_20_0(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/_n00391
    SLICE_X173Y346.SR    net (fanout=3)        0.356   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/_n0039
    SLICE_X173Y346.CLK   Tsrck                 0.513   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/op_mem_48_20_0(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/op_mem_48_20_0_9
    -------------------------------------------------  ---------------------------
    Total                                      7.596ns (1.501ns logic, 6.095ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[17].fde_used.u2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/op_mem_48_20_0_11 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.596ns (Levels of Logic = 2)
  Clock Path Skew:      0.227ns (2.188 - 1.961)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[17].fde_used.u2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/op_mem_48_20_0_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X174Y182.BQ    Tcko                  0.381   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3(143)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[17].fde_used.u2
    SLICE_X175Y348.B5    net (fanout=3)        5.191   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup_doutb_net_x0(17)
    SLICE_X175Y348.CMUX  Topbc                 0.539   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/op_mem_48_20_1(0)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/Msub_n0029_Madd_lut(17)1_INV_0
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/Msub_n0029_Madd_xor(18)
    SLICE_X177Y346.B4    net (fanout=10)       0.548   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/n0029(18)
    SLICE_X177Y346.B     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/op_mem_48_20_0(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/_n00391
    SLICE_X173Y346.SR    net (fanout=3)        0.356   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/_n0039
    SLICE_X173Y346.CLK   Tsrck                 0.513   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/op_mem_48_20_0(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/op_mem_48_20_0_11
    -------------------------------------------------  ---------------------------
    Total                                      7.596ns (1.501ns logic, 6.095ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/add_convert1_cd8f016b34/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[3].fde_used.u2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[17].srl16_used.u1 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.951ns (Levels of Logic = 1)
  Clock Path Skew:      -0.414ns (1.860 - 2.274)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/add_convert1_cd8f016b34/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[3].fde_used.u2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[17].srl16_used.u1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y345.DQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/convert2_dout_net_x1(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/add_convert1_cd8f016b34/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[3].fde_used.u2
    SLICE_X158Y350.C4    net (fanout=10)       0.670   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/convert2_dout_net_x1(3)
    SLICE_X158Y350.CMUX  Tilo                  0.194   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/core_douta(16)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/comp2.core_instance2/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram18/DP
    SLICE_X174Y182.BX    net (fanout=1)        5.346   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/core_doutb(17)
    SLICE_X174Y182.CLK   Tds                   0.404   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3(143)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[17].srl16_used.u1
    -------------------------------------------------  ---------------------------
    Total                                      6.951ns (0.935ns logic, 6.016ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[17].fde_used.u2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/op_mem_48_20_0_8 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.591ns (Levels of Logic = 2)
  Clock Path Skew:      0.227ns (2.188 - 1.961)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[17].fde_used.u2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/op_mem_48_20_0_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X174Y182.BQ    Tcko                  0.381   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3(143)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[17].fde_used.u2
    SLICE_X175Y348.B5    net (fanout=3)        5.191   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup_doutb_net_x0(17)
    SLICE_X175Y348.CMUX  Topbc                 0.539   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/op_mem_48_20_1(0)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/Msub_n0029_Madd_lut(17)1_INV_0
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/Msub_n0029_Madd_xor(18)
    SLICE_X177Y346.B4    net (fanout=10)       0.548   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/n0029(18)
    SLICE_X177Y346.B     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/op_mem_48_20_0(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/_n00391
    SLICE_X173Y346.SR    net (fanout=3)        0.356   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/_n0039
    SLICE_X173Y346.CLK   Tsrck                 0.508   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/op_mem_48_20_0(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/op_mem_48_20_0_8
    -------------------------------------------------  ---------------------------
    Total                                      7.591ns (1.496ns logic, 6.095ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[17].fde_used.u2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/op_mem_48_20_0_10 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.591ns (Levels of Logic = 2)
  Clock Path Skew:      0.227ns (2.188 - 1.961)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[17].fde_used.u2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/op_mem_48_20_0_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X174Y182.BQ    Tcko                  0.381   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3(143)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[17].fde_used.u2
    SLICE_X175Y348.B5    net (fanout=3)        5.191   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup_doutb_net_x0(17)
    SLICE_X175Y348.CMUX  Topbc                 0.539   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/op_mem_48_20_1(0)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/Msub_n0029_Madd_lut(17)1_INV_0
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/Msub_n0029_Madd_xor(18)
    SLICE_X177Y346.B4    net (fanout=10)       0.548   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/n0029(18)
    SLICE_X177Y346.B     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/op_mem_48_20_0(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/_n00391
    SLICE_X173Y346.SR    net (fanout=3)        0.356   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/_n0039
    SLICE_X173Y346.CLK   Tsrck                 0.508   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/op_mem_48_20_0(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/negate/op_mem_48_20_0_10
    -------------------------------------------------  ---------------------------
    Total                                      7.591ns (1.496ns logic, 6.095ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x191_REPLICA_20 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_3_28808534db/detector_block_v210_8aa5cd710c/delay1/Mshreg_op_mem_20_24_91_11_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.914ns (Levels of Logic = 1)
  Clock Path Skew:      -0.447ns (1.925 - 2.372)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x191_REPLICA_20 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_3_28808534db/detector_block_v210_8aa5cd710c/delay1/Mshreg_op_mem_20_24_91_11_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y329.DMUX  Tshcko                0.422   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register2_q_net_x137(23)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x191_REPLICA_20
    SLICE_X135Y334.C5    net (fanout=4)        0.592   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x191_REPLICA_20
    SLICE_X135Y334.CMUX  Tilo                  0.191   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register2_q_net_x137(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux34/Mmux_unregy_join_6_141
    SLICE_X134Y221.CI    net (fanout=16)       5.395   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux34_y_net_x17(11)
    SLICE_X134Y221.CLK   Tds                   0.314   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_3_28808534db/detector_block_v210_8aa5cd710c/delay1/op_mem_20_24_91(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_3_28808534db/detector_block_v210_8aa5cd710c/delay1/Mshreg_op_mem_20_24_91_11_0
    -------------------------------------------------  ---------------------------
    Total                                      6.914ns (0.927ns logic, 5.987ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_3 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_25 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.031ns (Levels of Logic = 7)
  Clock Path Skew:      -0.327ns (1.938 - 2.265)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_3 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y308.CMUX  Tshcko                0.420   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(4)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_3
    SLICE_X137Y314.B1    net (fanout=75)       0.913   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(3)
    SLICE_X137Y314.B     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline725_08880aa5ba/register1_q_net(31)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/counter18/core_ce1
    SLICE_X135Y310.C4    net (fanout=58)       0.606   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/counter18/core_ce
    SLICE_X135Y310.COUT  Topcyc                0.338   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(0)_REPLICA_127
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_lut(6)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(7)
    SLICE_X135Y311.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(7)
    SLICE_X135Y311.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
    SLICE_X135Y312.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
    SLICE_X135Y312.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
    SLICE_X135Y313.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
    SLICE_X135Y313.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
    SLICE_X135Y314.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
    SLICE_X135Y314.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X135Y315.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X135Y315.BMUX  Tcinb                 0.273   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/posedge_59067232ff/delay/op_mem_20_24_0
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_xor(25)
    SLICE_X134Y195.AX    net (fanout=1)        3.731   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/internal_s_69_5_addsub(25)
    SLICE_X134Y195.CLK   Tds                   0.370   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_direct_6e1de0df02/butterfly2_0_a8075613cd/twiddle_0ea724a5b0/coeff_gen_9e1cbca6c7/feedback_osc_25124a9dbc/outmux_6e888ca0a6/mux0/pipe_16_22_0(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_25
    -------------------------------------------------  ---------------------------
    Total                                      7.031ns (1.781ns logic, 5.250ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline267_bc12eca082/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_1_14d0d91105/detector_block_v27_bcb8690ff7/delay1/Mshreg_op_mem_20_24_68_15_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.896ns (Levels of Logic = 1)
  Clock Path Skew:      -0.459ns (1.811 - 2.270)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline267_bc12eca082/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_1_14d0d91105/detector_block_v27_bcb8690ff7/delay1/Mshreg_op_mem_20_24_68_15_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X165Y330.DQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x178
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline267_bc12eca082/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
    SLICE_X163Y330.B1    net (fanout=13)       0.743   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x178
    SLICE_X163Y330.BMUX  Tilo                  0.197   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_1_14d0d91105/detector_block_v2_e50db1f4b1/delay1/op_mem_20_24_0(17)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux37/Mmux_unregy_join_6_181
    SLICE_X162Y217.CI    net (fanout=16)       5.305   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux37_y_net_x17(15)
    SLICE_X162Y217.CLK   Tds                   0.314   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_1_14d0d91105/detector_block_v27_bcb8690ff7/delay1/op_mem_20_24_68(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_1_14d0d91105/detector_block_v27_bcb8690ff7/delay1/Mshreg_op_mem_20_24_68_15_0
    -------------------------------------------------  ---------------------------
    Total                                      6.896ns (0.848ns logic, 6.048ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/counter1/comp0.core_instance0/blk00000001/blk0000000b (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25_24 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.916ns (Levels of Logic = 1)
  Clock Path Skew:      -0.438ns (1.919 - 2.357)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/counter1/comp0.core_instance0/blk00000001/blk0000000b to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y331.DQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/counter1_op_net(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/counter1/comp0.core_instance0/blk00000001/blk0000000b
    SLICE_X139Y332.C1    net (fanout=2)        0.601   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/counter1_op_net(3)
    SLICE_X139Y332.C     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real6_650f6784fb/fft_biplex_real_4x_1718c34873/bi_real_unscr_4x_5984c7e002/d4/op_mem_20_24_0(7)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/expression1/fulldout_5_2_bit1
    SLICE_X140Y197.CE    net (fanout=7)        5.626   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/expression1_dout_net
    SLICE_X140Y197.CLK   Tceck                 0.284   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25(25)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25_24
    -------------------------------------------------  ---------------------------
    Total                                      6.916ns (0.689ns logic, 6.227ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/counter1/comp0.core_instance0/blk00000001/blk0000000b (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25_25 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.916ns (Levels of Logic = 1)
  Clock Path Skew:      -0.438ns (1.919 - 2.357)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/counter1/comp0.core_instance0/blk00000001/blk0000000b to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y331.DQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/counter1_op_net(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/counter1/comp0.core_instance0/blk00000001/blk0000000b
    SLICE_X139Y332.C1    net (fanout=2)        0.601   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/counter1_op_net(3)
    SLICE_X139Y332.C     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real6_650f6784fb/fft_biplex_real_4x_1718c34873/bi_real_unscr_4x_5984c7e002/d4/op_mem_20_24_0(7)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/expression1/fulldout_5_2_bit1
    SLICE_X140Y197.CE    net (fanout=7)        5.626   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/expression1_dout_net
    SLICE_X140Y197.CLK   Tceck                 0.284   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25(25)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25_25
    -------------------------------------------------  ---------------------------
    Total                                      6.916ns (0.689ns logic, 6.227ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/pipe_16_22_0_28 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.457ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (2.044 - 1.936)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/pipe_16_22_0_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y204.DQ     Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2
    SLICE_X33Y300.A4     net (fanout=865)      7.047   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
    SLICE_X33Y300.CLK    Tas                   0.073   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/pipe_16_22_0(31)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/Mmux_unregy_join_6_1221
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/pipe_16_22_0_28
    -------------------------------------------------  ---------------------------
    Total                                      7.457ns (0.410ns logic, 7.047ns route)
                                                       (5.5% logic, 94.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v28_7cfa83144e/delay1/op_mem_20_24_77_3 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline256_938cbd8327/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.469ns (Levels of Logic = 1)
  Clock Path Skew:      0.127ns (2.046 - 1.919)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v28_7cfa83144e/delay1/op_mem_20_24_77_3 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline256_938cbd8327/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X162Y187.AQ    Tcko                  0.381   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v28_7cfa83144e/delay1/op_mem_20_24_77(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v28_7cfa83144e/delay1/op_mem_20_24_77_3
    SLICE_X157Y305.B5    net (fanout=1)        6.834   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v28_7cfa83144e/delay1/op_mem_20_24_77(3)
    SLICE_X157Y305.CLK   Tas                   0.254   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x166(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/mux/Mmux_unregy_join_6_1_538
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/mux/Mmux_unregy_join_6_1_3_f7_18
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/mux/Mmux_unregy_join_6_1_2_f8_18
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline256_938cbd8327/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      7.469ns (0.635ns logic, 6.834ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/counter1/comp0.core_instance0/blk00000001/blk0000000d (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25_25 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.904ns (Levels of Logic = 1)
  Clock Path Skew:      -0.438ns (1.919 - 2.357)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/counter1/comp0.core_instance0/blk00000001/blk0000000d to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y331.BQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/counter1_op_net(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/counter1/comp0.core_instance0/blk00000001/blk0000000d
    SLICE_X139Y332.C3    net (fanout=2)        0.589   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/counter1_op_net(1)
    SLICE_X139Y332.C     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real6_650f6784fb/fft_biplex_real_4x_1718c34873/bi_real_unscr_4x_5984c7e002/d4/op_mem_20_24_0(7)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/expression1/fulldout_5_2_bit1
    SLICE_X140Y197.CE    net (fanout=7)        5.626   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/expression1_dout_net
    SLICE_X140Y197.CLK   Tceck                 0.284   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25(25)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25_25
    -------------------------------------------------  ---------------------------
    Total                                      6.904ns (0.689ns logic, 6.215ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/counter1/comp0.core_instance0/blk00000001/blk0000000d (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25_24 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.904ns (Levels of Logic = 1)
  Clock Path Skew:      -0.438ns (1.919 - 2.357)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/counter1/comp0.core_instance0/blk00000001/blk0000000d to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y331.BQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/counter1_op_net(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/counter1/comp0.core_instance0/blk00000001/blk0000000d
    SLICE_X139Y332.C3    net (fanout=2)        0.589   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/counter1_op_net(1)
    SLICE_X139Y332.C     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real6_650f6784fb/fft_biplex_real_4x_1718c34873/bi_real_unscr_4x_5984c7e002/d4/op_mem_20_24_0(7)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/expression1/fulldout_5_2_bit1
    SLICE_X140Y197.CE    net (fanout=7)        5.626   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/expression1_dout_net
    SLICE_X140Y197.CLK   Tceck                 0.284   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25(25)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25_24
    -------------------------------------------------  ---------------------------
    Total                                      6.904ns (0.689ns logic, 6.215ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x191_REPLICA_21 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25_24 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.887ns (Levels of Logic = 1)
  Clock Path Skew:      -0.453ns (1.919 - 2.372)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x191_REPLICA_21 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y329.AMUX  Tshcko                0.422   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register2_q_net_x137(23)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x191_REPLICA_21
    SLICE_X139Y332.C6    net (fanout=3)        0.487   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x191_REPLICA_21
    SLICE_X139Y332.C     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real6_650f6784fb/fft_biplex_real_4x_1718c34873/bi_real_unscr_4x_5984c7e002/d4/op_mem_20_24_0(7)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/expression1/fulldout_5_2_bit1
    SLICE_X140Y197.CE    net (fanout=7)        5.626   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/expression1_dout_net
    SLICE_X140Y197.CLK   Tceck                 0.284   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25(25)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25_24
    -------------------------------------------------  ---------------------------
    Total                                      6.887ns (0.774ns logic, 6.113ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x191_REPLICA_21 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25_25 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.887ns (Levels of Logic = 1)
  Clock Path Skew:      -0.453ns (1.919 - 2.372)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x191_REPLICA_21 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y329.AMUX  Tshcko                0.422   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register2_q_net_x137(23)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x191_REPLICA_21
    SLICE_X139Y332.C6    net (fanout=3)        0.487   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x191_REPLICA_21
    SLICE_X139Y332.C     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real6_650f6784fb/fft_biplex_real_4x_1718c34873/bi_real_unscr_4x_5984c7e002/d4/op_mem_20_24_0(7)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/expression1/fulldout_5_2_bit1
    SLICE_X140Y197.CE    net (fanout=7)        5.626   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/expression1_dout_net
    SLICE_X140Y197.CLK   Tceck                 0.284   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25(25)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25_25
    -------------------------------------------------  ---------------------------
    Total                                      6.887ns (0.774ns logic, 6.113ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/add_convert1_cd8f016b34/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[3].fde_used.u2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[16].srl16_used.u1 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.926ns (Levels of Logic = 1)
  Clock Path Skew:      -0.414ns (1.860 - 2.274)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/add_convert1_cd8f016b34/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[3].fde_used.u2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[16].srl16_used.u1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y345.DQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/convert2_dout_net_x1(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/add_convert1_cd8f016b34/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[3].fde_used.u2
    SLICE_X158Y350.C4    net (fanout=10)       0.670   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/convert2_dout_net_x1(3)
    SLICE_X158Y350.C     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/core_douta(16)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/comp2.core_instance2/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram17/DP
    SLICE_X174Y182.AX    net (fanout=1)        5.481   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/core_doutb(16)
    SLICE_X174Y182.CLK   Tds                   0.370   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3(143)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[16].srl16_used.u1
    -------------------------------------------------  ---------------------------
    Total                                      6.926ns (0.775ns logic, 6.151ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/counter1/comp0.core_instance0/blk00000001/blk0000000e (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/delay1/op_mem_20_24_14_25 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.977ns (Levels of Logic = 1)
  Clock Path Skew:      -0.358ns (1.823 - 2.181)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/counter1/comp0.core_instance0/blk00000001/blk0000000e to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/delay1/op_mem_20_24_14_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X171Y318.AQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/counter1_op_net(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/counter1/comp0.core_instance0/blk00000001/blk0000000e
    SLICE_X157Y311.C3    net (fanout=2)        1.092   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/counter1_op_net(0)
    SLICE_X157Y311.C     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x191_REPLICA_11
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/expression1/fulldout_5_2_bit1
    SLICE_X164Y190.CE    net (fanout=7)        5.196   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/expression1_dout_net
    SLICE_X164Y190.CLK   Tceck                 0.284   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/delay1/op_mem_20_24_14(25)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/delay1/op_mem_20_24_14_25
    -------------------------------------------------  ---------------------------
    Total                                      6.977ns (0.689ns logic, 6.288ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/counter1/comp0.core_instance0/blk00000001/blk0000000e (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/delay1/op_mem_20_24_14_24 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.977ns (Levels of Logic = 1)
  Clock Path Skew:      -0.358ns (1.823 - 2.181)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/counter1/comp0.core_instance0/blk00000001/blk0000000e to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/delay1/op_mem_20_24_14_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X171Y318.AQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/counter1_op_net(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/counter1/comp0.core_instance0/blk00000001/blk0000000e
    SLICE_X157Y311.C3    net (fanout=2)        1.092   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/counter1_op_net(0)
    SLICE_X157Y311.C     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x191_REPLICA_11
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/expression1/fulldout_5_2_bit1
    SLICE_X164Y190.CE    net (fanout=7)        5.196   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/expression1_dout_net
    SLICE_X164Y190.CLK   Tceck                 0.284   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/delay1/op_mem_20_24_14(25)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/delay1/op_mem_20_24_14_24
    -------------------------------------------------  ---------------------------
    Total                                      6.977ns (0.689ns logic, 6.288ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_1 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_25 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.018ns (Levels of Logic = 7)
  Clock Path Skew:      -0.317ns (1.938 - 2.255)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_1 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y310.BMUX  Tshcko                0.420   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_1
    SLICE_X137Y314.B3    net (fanout=76)       0.733   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(1)
    SLICE_X137Y314.B     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline725_08880aa5ba/register1_q_net(31)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/counter18/core_ce1
    SLICE_X135Y310.D3    net (fanout=58)       0.792   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/counter18/core_ce
    SLICE_X135Y310.COUT  Topcyd                0.319   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(0)_REPLICA_127
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_lut(7)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(7)
    SLICE_X135Y311.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(7)
    SLICE_X135Y311.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
    SLICE_X135Y312.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
    SLICE_X135Y312.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
    SLICE_X135Y313.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
    SLICE_X135Y313.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
    SLICE_X135Y314.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
    SLICE_X135Y314.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X135Y315.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X135Y315.BMUX  Tcinb                 0.273   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/posedge_59067232ff/delay/op_mem_20_24_0
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_xor(25)
    SLICE_X134Y195.AX    net (fanout=1)        3.731   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/internal_s_69_5_addsub(25)
    SLICE_X134Y195.CLK   Tds                   0.370   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_direct_6e1de0df02/butterfly2_0_a8075613cd/twiddle_0ea724a5b0/coeff_gen_9e1cbca6c7/feedback_osc_25124a9dbc/outmux_6e888ca0a6/mux0/pipe_16_22_0(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_25
    -------------------------------------------------  ---------------------------
    Total                                      7.018ns (1.762ns logic, 5.256ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/add_convert1_cd8f016b34/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[17].srl16_used.u1 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.914ns (Levels of Logic = 1)
  Clock Path Skew:      -0.419ns (1.860 - 2.279)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/add_convert1_cd8f016b34/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[17].srl16_used.u1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y349.AQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/convert2_dout_net_x0(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/add_convert1_cd8f016b34/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2
    SLICE_X158Y350.C1    net (fanout=10)       0.629   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/convert2_dout_net_x1(0)
    SLICE_X158Y350.CMUX  Tilo                  0.198   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/core_douta(16)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/comp2.core_instance2/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram18/DP
    SLICE_X174Y182.BX    net (fanout=1)        5.346   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/core_doutb(17)
    SLICE_X174Y182.CLK   Tds                   0.404   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3(143)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[17].srl16_used.u1
    -------------------------------------------------  ---------------------------
    Total                                      6.914ns (0.939ns logic, 5.975ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_1 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_24 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.010ns (Levels of Logic = 7)
  Clock Path Skew:      -0.317ns (1.938 - 2.255)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_1 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y310.BMUX  Tshcko                0.420   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_1
    SLICE_X137Y314.B3    net (fanout=76)       0.733   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(1)
    SLICE_X137Y314.B     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline725_08880aa5ba/register1_q_net(31)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/counter18/core_ce1
    SLICE_X135Y310.A5    net (fanout=58)       0.613   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/counter18/core_ce
    SLICE_X135Y310.COUT  Topcya                0.409   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(0)_REPLICA_127
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_lut(4)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(7)
    SLICE_X135Y311.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(7)
    SLICE_X135Y311.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
    SLICE_X135Y312.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
    SLICE_X135Y312.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
    SLICE_X135Y313.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
    SLICE_X135Y313.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
    SLICE_X135Y314.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
    SLICE_X135Y314.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X135Y315.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X135Y315.AMUX  Tcina                 0.213   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/posedge_59067232ff/delay/op_mem_20_24_0
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_xor(25)
    SLICE_X134Y195.BX    net (fanout=1)        3.838   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/internal_s_69_5_addsub(24)
    SLICE_X134Y195.CLK   Tds                   0.404   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_direct_6e1de0df02/butterfly2_0_a8075613cd/twiddle_0ea724a5b0/coeff_gen_9e1cbca6c7/feedback_osc_25124a9dbc/outmux_6e888ca0a6/mux0/pipe_16_22_0(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_24
    -------------------------------------------------  ---------------------------
    Total                                      7.010ns (1.826ns logic, 5.184ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline277_e8e4d79682/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_1_14d0d91105/detector_block_v29_cadd8bd382/delay1/Mshreg_op_mem_20_24_82_3_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.900ns (Levels of Logic = 1)
  Clock Path Skew:      -0.426ns (1.841 - 2.267)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline277_e8e4d79682/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_1_14d0d91105/detector_block_v29_cadd8bd382/delay1/Mshreg_op_mem_20_24_82_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y323.DQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x189(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline277_e8e4d79682/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp
    SLICE_X163Y316.B2    net (fanout=1)        0.881   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x189(3)
    SLICE_X163Y316.BMUX  Tilo                  0.197   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_1_14d0d91105/detector_block_v2_e50db1f4b1/delay1/op_mem_20_24_0(4)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux33/Mmux_unregy_join_6_1201
    SLICE_X170Y212.CI    net (fanout=16)       5.171   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux33_y_net_x17(3)
    SLICE_X170Y212.CLK   Tds                   0.314   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_1_14d0d91105/detector_block_v29_cadd8bd382/delay1/op_mem_20_24_82(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_1_14d0d91105/detector_block_v29_cadd8bd382/delay1/Mshreg_op_mem_20_24_82_3_0
    -------------------------------------------------  ---------------------------
    Total                                      6.900ns (0.848ns logic, 6.052ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_4_bc726fe346/butterfly_direct_6cd97e89d1/twiddle_601d89dad9/bus_convert_ad1d3b650a/conv4_c46e3ad6af/adder/comp9.core_instance9/blk00000001/blk00000051 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_4_bc726fe346/butterfly_direct_6cd97e89d1/bus_add_584b76d053/addsub4/op_mem_91_20_0_19 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.087ns (Levels of Logic = 4)
  Clock Path Skew:      -0.234ns (1.883 - 2.117)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_4_bc726fe346/butterfly_direct_6cd97e89d1/twiddle_601d89dad9/bus_convert_ad1d3b650a/conv4_c46e3ad6af/adder/comp9.core_instance9/blk00000001/blk00000051 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_4_bc726fe346/butterfly_direct_6cd97e89d1/bus_add_584b76d053/addsub4/op_mem_91_20_0_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y57.BQ      Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real2_c0d7577134/fft_direct_3e2327602e/butterfly2_0_7c07130195/mux_e654c8197a/mux0/pipe_16_22_1(8)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_4_bc726fe346/butterfly_direct_6cd97e89d1/twiddle_601d89dad9/bus_convert_ad1d3b650a/conv4_c46e3ad6af/adder/comp9.core_instance9/blk00000001/blk00000051
    SLICE_X23Y141.B2     net (fanout=36)       5.997   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_4_bc726fe346/butterfly_direct_6cd97e89d1/twiddle_601d89dad9/bus_convert_ad1d3b650a/conv4_c46e3ad6af/adder/core_s(37)
    SLICE_X23Y141.COUT   Topcyb                0.404   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_4_bc726fe346/butterfly_direct_6cd97e89d1/bus_add_584b76d053/addsub4/op_mem_91_20_0(7)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_4_bc726fe346/butterfly_direct_6cd97e89d1/bus_add_584b76d053/addsub4/Madd_internal_s_69_5_addsub_lut(5)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_4_bc726fe346/butterfly_direct_6cd97e89d1/bus_add_584b76d053/addsub4/Madd_internal_s_69_5_addsub_cy(7)
    SLICE_X23Y142.CIN    net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_4_bc726fe346/butterfly_direct_6cd97e89d1/bus_add_584b76d053/addsub4/Madd_internal_s_69_5_addsub_cy(7)
    SLICE_X23Y142.COUT   Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_4_bc726fe346/butterfly_direct_6cd97e89d1/bus_add_584b76d053/addsub4/op_mem_91_20_0(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_4_bc726fe346/butterfly_direct_6cd97e89d1/bus_add_584b76d053/addsub4/Madd_internal_s_69_5_addsub_cy(11)
    SLICE_X23Y143.CIN    net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_4_bc726fe346/butterfly_direct_6cd97e89d1/bus_add_584b76d053/addsub4/Madd_internal_s_69_5_addsub_cy(11)
    SLICE_X23Y143.COUT   Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_4_bc726fe346/butterfly_direct_6cd97e89d1/bus_add_584b76d053/addsub4/op_mem_91_20_0(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_4_bc726fe346/butterfly_direct_6cd97e89d1/bus_add_584b76d053/addsub4/Madd_internal_s_69_5_addsub_cy(15)
    SLICE_X23Y144.CIN    net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_4_bc726fe346/butterfly_direct_6cd97e89d1/bus_add_584b76d053/addsub4/Madd_internal_s_69_5_addsub_cy(15)
    SLICE_X23Y144.CLK    Tcinck                0.193   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_4_bc726fe346/butterfly_direct_6cd97e89d1/bus_add_584b76d053/addsub4/op_mem_91_20_0(19)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_4_bc726fe346/butterfly_direct_6cd97e89d1/bus_add_584b76d053/addsub4/Madd_internal_s_69_5_addsub_xor(19)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_4_bc726fe346/butterfly_direct_6cd97e89d1/bus_add_584b76d053/addsub4/op_mem_91_20_0_19
    -------------------------------------------------  ---------------------------
    Total                                      7.087ns (1.090ns logic, 5.997ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_1 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_24 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.003ns (Levels of Logic = 7)
  Clock Path Skew:      -0.317ns (1.938 - 2.255)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_1 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y310.BMUX  Tshcko                0.420   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_1
    SLICE_X137Y314.B3    net (fanout=76)       0.733   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(1)
    SLICE_X137Y314.B     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline725_08880aa5ba/register1_q_net(31)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/counter18/core_ce1
    SLICE_X135Y310.B4    net (fanout=58)       0.611   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/counter18/core_ce
    SLICE_X135Y310.COUT  Topcyb                0.404   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(0)_REPLICA_127
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_lut(5)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(7)
    SLICE_X135Y311.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(7)
    SLICE_X135Y311.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
    SLICE_X135Y312.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
    SLICE_X135Y312.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
    SLICE_X135Y313.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
    SLICE_X135Y313.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
    SLICE_X135Y314.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
    SLICE_X135Y314.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X135Y315.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X135Y315.AMUX  Tcina                 0.213   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/posedge_59067232ff/delay/op_mem_20_24_0
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_xor(25)
    SLICE_X134Y195.BX    net (fanout=1)        3.838   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/internal_s_69_5_addsub(24)
    SLICE_X134Y195.CLK   Tds                   0.404   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_direct_6e1de0df02/butterfly2_0_a8075613cd/twiddle_0ea724a5b0/coeff_gen_9e1cbca6c7/feedback_osc_25124a9dbc/outmux_6e888ca0a6/mux0/pipe_16_22_0(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_24
    -------------------------------------------------  ---------------------------
    Total                                      7.003ns (1.821ns logic, 5.182ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(0)_REPLICA_134 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_25 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.969ns (Levels of Logic = 7)
  Clock Path Skew:      -0.351ns (1.938 - 2.289)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(0)_REPLICA_134 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y312.BQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(0)_REPLICA_125
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(0)_REPLICA_134
    SLICE_X137Y314.B4    net (fanout=2)        0.767   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(0)_REPLICA_134
    SLICE_X137Y314.B     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline725_08880aa5ba/register1_q_net(31)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/counter18/core_ce1
    SLICE_X135Y310.D3    net (fanout=58)       0.792   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/counter18/core_ce
    SLICE_X135Y310.COUT  Topcyd                0.319   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(0)_REPLICA_127
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_lut(7)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(7)
    SLICE_X135Y311.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(7)
    SLICE_X135Y311.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
    SLICE_X135Y312.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
    SLICE_X135Y312.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
    SLICE_X135Y313.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
    SLICE_X135Y313.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
    SLICE_X135Y314.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
    SLICE_X135Y314.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X135Y315.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X135Y315.BMUX  Tcinb                 0.273   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/posedge_59067232ff/delay/op_mem_20_24_0
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_xor(25)
    SLICE_X134Y195.AX    net (fanout=1)        3.731   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/internal_s_69_5_addsub(25)
    SLICE_X134Y195.CLK   Tds                   0.370   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_direct_6e1de0df02/butterfly2_0_a8075613cd/twiddle_0ea724a5b0/coeff_gen_9e1cbca6c7/feedback_osc_25124a9dbc/outmux_6e888ca0a6/mux0/pipe_16_22_0(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_25
    -------------------------------------------------  ---------------------------
    Total                                      6.969ns (1.679ns logic, 5.290ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_first_tap_0bb235e9af/delay_bram_94b46a8e25/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.506ns (Levels of Logic = 0)
  Clock Path Skew:      0.190ns (2.276 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_first_tap_0bb235e9af/delay_bram_94b46a8e25/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y200.CQ            Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(7)
                                                              frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_6
    RAMB18_X8Y119.ADDRBWRADDR11 net (fanout=194)      6.689   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(6)
    RAMB18_X8Y119.CLKBWRCLK     Trcck_ADDRB           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_first_tap_0bb235e9af/delay_bram_94b46a8e25/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                              frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_first_tap_0bb235e9af/delay_bram_94b46a8e25/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    --------------------------------------------------------  ---------------------------
    Total                                             7.506ns (0.817ns logic, 6.689ns route)
                                                              (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(0)_REPLICA_134 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_24 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.961ns (Levels of Logic = 7)
  Clock Path Skew:      -0.351ns (1.938 - 2.289)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(0)_REPLICA_134 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y312.BQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(0)_REPLICA_125
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(0)_REPLICA_134
    SLICE_X137Y314.B4    net (fanout=2)        0.767   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(0)_REPLICA_134
    SLICE_X137Y314.B     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline725_08880aa5ba/register1_q_net(31)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/counter18/core_ce1
    SLICE_X135Y310.A5    net (fanout=58)       0.613   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/counter18/core_ce
    SLICE_X135Y310.COUT  Topcya                0.409   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(0)_REPLICA_127
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_lut(4)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(7)
    SLICE_X135Y311.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(7)
    SLICE_X135Y311.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
    SLICE_X135Y312.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
    SLICE_X135Y312.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
    SLICE_X135Y313.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
    SLICE_X135Y313.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
    SLICE_X135Y314.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
    SLICE_X135Y314.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X135Y315.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X135Y315.AMUX  Tcina                 0.213   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/posedge_59067232ff/delay/op_mem_20_24_0
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_xor(25)
    SLICE_X134Y195.BX    net (fanout=1)        3.838   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/internal_s_69_5_addsub(24)
    SLICE_X134Y195.CLK   Tds                   0.404   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_direct_6e1de0df02/butterfly2_0_a8075613cd/twiddle_0ea724a5b0/coeff_gen_9e1cbca6c7/feedback_osc_25124a9dbc/outmux_6e888ca0a6/mux0/pipe_16_22_0(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_24
    -------------------------------------------------  ---------------------------
    Total                                      6.961ns (1.743ns logic, 5.218ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3_90 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/bus_mult_aa6a774b6b/mult2_5651a3a3f2/imim/Mmult_mult_46_56 (DSP)
  Requirement:          6.666ns
  Data Path Delay:      7.612ns (Levels of Logic = 0)
  Clock Path Skew:      0.303ns (2.216 - 1.913)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3_90 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/bus_mult_aa6a774b6b/mult2_5651a3a3f2/imim/Mmult_mult_46_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X160Y185.CQ    Tcko                  0.381   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3(89)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3_90
    DSP48_X11Y134.A20    net (fanout=9)        6.919   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3(90)
    DSP48_X11Y134.CLK    Tdspdck_A_AREG        0.312   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/bus_mult_aa6a774b6b/mult2_5651a3a3f2/imim/Mmult_mult_46_56
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/bus_mult_aa6a774b6b/mult2_5651a3a3f2/imim/Mmult_mult_46_56
    -------------------------------------------------  ---------------------------
    Total                                      7.612ns (0.693ns logic, 6.919ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3_90 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/bus_mult_aa6a774b6b/mult2_5651a3a3f2/imim/Mmult_mult_46_56 (DSP)
  Requirement:          6.666ns
  Data Path Delay:      7.612ns (Levels of Logic = 0)
  Clock Path Skew:      0.303ns (2.216 - 1.913)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3_90 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/bus_mult_aa6a774b6b/mult2_5651a3a3f2/imim/Mmult_mult_46_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X160Y185.CQ    Tcko                  0.381   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3(89)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3_90
    DSP48_X11Y134.A22    net (fanout=9)        6.919   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3(90)
    DSP48_X11Y134.CLK    Tdspdck_A_AREG        0.312   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/bus_mult_aa6a774b6b/mult2_5651a3a3f2/imim/Mmult_mult_46_56
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/bus_mult_aa6a774b6b/mult2_5651a3a3f2/imim/Mmult_mult_46_56
    -------------------------------------------------  ---------------------------
    Total                                      7.612ns (0.693ns logic, 6.919ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3_90 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/bus_mult_aa6a774b6b/mult2_5651a3a3f2/imim/Mmult_mult_46_56 (DSP)
  Requirement:          6.666ns
  Data Path Delay:      7.612ns (Levels of Logic = 0)
  Clock Path Skew:      0.303ns (2.216 - 1.913)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3_90 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/bus_mult_aa6a774b6b/mult2_5651a3a3f2/imim/Mmult_mult_46_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X160Y185.CQ    Tcko                  0.381   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3(89)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3_90
    DSP48_X11Y134.A21    net (fanout=9)        6.919   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3(90)
    DSP48_X11Y134.CLK    Tdspdck_A_AREG        0.312   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/bus_mult_aa6a774b6b/mult2_5651a3a3f2/imim/Mmult_mult_46_56
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/bus_mult_aa6a774b6b/mult2_5651a3a3f2/imim/Mmult_mult_46_56
    -------------------------------------------------  ---------------------------
    Total                                      7.612ns (0.693ns logic, 6.919ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/power7_08f242889b/imag_square/comp0.core_instance0/blk00000001/blk00000004 (DSP)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay181/Mshreg_op_mem_20_24_0_28 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.045ns (Levels of Logic = 2)
  Clock Path Skew:      -0.261ns (1.964 - 2.225)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/power7_08f242889b/imag_square/comp0.core_instance0/blk00000001/blk00000004 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay181/Mshreg_op_mem_20_24_0_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X7Y104.P23     Tdspcko_P_PREG        0.494   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/power7_08f242889b/imag_square/comp0.core_instance0/blk00000001/blk00000004
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/power7_08f242889b/imag_square/comp0.core_instance0/blk00000001/blk00000004
    SLICE_X127Y265.D1    net (fanout=1)        1.117   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/power7_08f242889b/imag_square_p_net(23)
    SLICE_X127Y265.COUT  Topcyd                0.319   frbd_64ch_600mhz_theta4_user_data_out<23>
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/power7_08f242889b/power_adder/Madd_internal_s_69_5_addsub_Madd_lut(23)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/power7_08f242889b/power_adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X127Y266.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/power7_08f242889b/power_adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X127Y266.DMUX  Tcind                 0.315   frbd_64ch_600mhz_theta4_user_data_out<15>
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/power7_08f242889b/power_adder/Madd_internal_s_69_5_addsub_Madd_cy(27)
    SLICE_X126Y192.DX    net (fanout=1)        4.420   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/power7_08f242889b/power_adder/internal_s_69_5_addsub(27)
    SLICE_X126Y192.CLK   Tds                   0.380   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x308(28)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/delay181/Mshreg_op_mem_20_24_0_28
    -------------------------------------------------  ---------------------------
    Total                                      7.045ns (1.508ns logic, 5.537ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(0)_REPLICA_134 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_24 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.954ns (Levels of Logic = 7)
  Clock Path Skew:      -0.351ns (1.938 - 2.289)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(0)_REPLICA_134 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y312.BQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(0)_REPLICA_125
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(0)_REPLICA_134
    SLICE_X137Y314.B4    net (fanout=2)        0.767   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(0)_REPLICA_134
    SLICE_X137Y314.B     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline725_08880aa5ba/register1_q_net(31)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/counter18/core_ce1
    SLICE_X135Y310.B4    net (fanout=58)       0.611   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/counter18/core_ce
    SLICE_X135Y310.COUT  Topcyb                0.404   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(0)_REPLICA_127
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_lut(5)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(7)
    SLICE_X135Y311.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(7)
    SLICE_X135Y311.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
    SLICE_X135Y312.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
    SLICE_X135Y312.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
    SLICE_X135Y313.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
    SLICE_X135Y313.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
    SLICE_X135Y314.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
    SLICE_X135Y314.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X135Y315.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X135Y315.AMUX  Tcina                 0.213   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/posedge_59067232ff/delay/op_mem_20_24_0
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_xor(25)
    SLICE_X134Y195.BX    net (fanout=1)        3.838   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/internal_s_69_5_addsub(24)
    SLICE_X134Y195.CLK   Tds                   0.404   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_direct_6e1de0df02/butterfly2_0_a8075613cd/twiddle_0ea724a5b0/coeff_gen_9e1cbca6c7/feedback_osc_25124a9dbc/outmux_6e888ca0a6/mux0/pipe_16_22_0(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_24
    -------------------------------------------------  ---------------------------
    Total                                      6.954ns (1.738ns logic, 5.216ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/add_convert1_cd8f016b34/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[16].srl16_used.u1 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.885ns (Levels of Logic = 1)
  Clock Path Skew:      -0.419ns (1.860 - 2.279)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/add_convert1_cd8f016b34/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[16].srl16_used.u1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y349.AQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/convert2_dout_net_x0(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/add_convert1_cd8f016b34/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[0].fde_used.u2
    SLICE_X158Y350.C1    net (fanout=10)       0.629   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/convert2_dout_net_x1(0)
    SLICE_X158Y350.C     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/core_douta(16)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/comp2.core_instance2/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram17/DP
    SLICE_X174Y182.AX    net (fanout=1)        5.481   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/core_doutb(16)
    SLICE_X174Y182.CLK   Tds                   0.370   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3(143)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[16].srl16_used.u1
    -------------------------------------------------  ---------------------------
    Total                                      6.885ns (0.775ns logic, 6.110ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline266_416fe2dbba/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_1_14d0d91105/detector_block_v27_bcb8690ff7/delay1/Mshreg_op_mem_20_24_68_14_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.842ns (Levels of Logic = 1)
  Clock Path Skew:      -0.457ns (1.813 - 2.270)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline266_416fe2dbba/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_1_14d0d91105/detector_block_v27_bcb8690ff7/delay1/Mshreg_op_mem_20_24_68_14_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X165Y330.CMUX  Tshcko                0.420   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x178
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline266_416fe2dbba/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
    SLICE_X159Y316.B5    net (fanout=13)       1.072   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x177
    SLICE_X159Y316.B     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_1_14d0d91105/detector_block_v2_e50db1f4b1/delay1/op_mem_20_24_0(17)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux33/Mmux_unregy_join_6_171
    SLICE_X162Y223.CI    net (fanout=15)       4.968   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux33_y_net_x17(14)
    SLICE_X162Y223.CLK   Tds                   0.314   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_1_14d0d91105/detector_block_v27_bcb8690ff7/delay1/op_mem_20_24_68(14)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_1_14d0d91105/detector_block_v27_bcb8690ff7/delay1/Mshreg_op_mem_20_24_68_14_0
    -------------------------------------------------  ---------------------------
    Total                                      6.842ns (0.802ns logic, 6.040ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x152_REPLICA_45 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25_24 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.828ns (Levels of Logic = 1)
  Clock Path Skew:      -0.469ns (1.827 - 2.296)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x152_REPLICA_45 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X171Y320.BQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x152_REPLICA_45
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x152_REPLICA_45
    SLICE_X166Y322.D2    net (fanout=9)        0.790   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x152_REPLICA_45
    SLICE_X166Y322.D     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_4_b9df16e15d/detector_block_v27_f204faa161/delay1/op_mem_20_24_73(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/expression1/fulldout_5_2_bit1
    SLICE_X166Y186.CE    net (fanout=7)        5.349   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/expression1_dout_net
    SLICE_X166Y186.CLK   Tceck                 0.284   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25(25)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25_24
    -------------------------------------------------  ---------------------------
    Total                                      6.828ns (0.689ns logic, 6.139ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x152_REPLICA_45 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25_25 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.828ns (Levels of Logic = 1)
  Clock Path Skew:      -0.469ns (1.827 - 2.296)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x152_REPLICA_45 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X171Y320.BQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x152_REPLICA_45
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x152_REPLICA_45
    SLICE_X166Y322.D2    net (fanout=9)        0.790   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x152_REPLICA_45
    SLICE_X166Y322.D     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_4_b9df16e15d/detector_block_v27_f204faa161/delay1/op_mem_20_24_73(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/expression1/fulldout_5_2_bit1
    SLICE_X166Y186.CE    net (fanout=7)        5.349   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/expression1_dout_net
    SLICE_X166Y186.CLK   Tceck                 0.284   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25(25)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25_25
    -------------------------------------------------  ---------------------------
    Total                                      6.828ns (0.689ns logic, 6.139ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/delay_bram_ac8390a22d/single_port_ram/comp8.core_instance8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_24 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.834ns (Levels of Logic = 6)
  Clock Path Skew:      -0.462ns (1.938 - 2.400)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/delay_bram_ac8390a22d/single_port_ram/comp8.core_instance8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X8Y124.DO5    Trcko_DOA_REG         0.742   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/delay_bram_ac8390a22d/single_port_ram/comp8.core_instance8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/delay_bram_ac8390a22d/single_port_ram/comp8.core_instance8/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    SLICE_X135Y310.B3    net (fanout=2)        0.921   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/single_port_ram_data_out_net_x33(5)
    SLICE_X135Y310.COUT  Topcyb                0.404   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(0)_REPLICA_127
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_lut(5)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(7)
    SLICE_X135Y311.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(7)
    SLICE_X135Y311.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
    SLICE_X135Y312.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
    SLICE_X135Y312.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
    SLICE_X135Y313.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
    SLICE_X135Y313.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
    SLICE_X135Y314.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
    SLICE_X135Y314.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X135Y315.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X135Y315.AMUX  Tcina                 0.213   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/posedge_59067232ff/delay/op_mem_20_24_0
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_xor(25)
    SLICE_X134Y195.BX    net (fanout=1)        3.838   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/internal_s_69_5_addsub(24)
    SLICE_X134Y195.CLK   Tds                   0.404   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_direct_6e1de0df02/butterfly2_0_a8075613cd/twiddle_0ea724a5b0/coeff_gen_9e1cbca6c7/feedback_osc_25124a9dbc/outmux_6e888ca0a6/mux0/pipe_16_22_0(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_24
    -------------------------------------------------  ---------------------------
    Total                                      6.834ns (2.075ns logic, 4.759ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc28_0036660004/pulse_ext_140d7cd496/counter3/count_reg_20_23_3 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc28_0036660004/adder/Mshreg_op_mem_91_20_1_24 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.904ns (Levels of Logic = 8)
  Clock Path Skew:      -0.389ns (1.934 - 2.323)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc28_0036660004/pulse_ext_140d7cd496/counter3/count_reg_20_23_3 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc28_0036660004/adder/Mshreg_op_mem_91_20_1_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y310.CMUX  Tshcko                0.420   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc28_0036660004/pulse_ext_140d7cd496/counter3/count_reg_20_23(4)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc28_0036660004/pulse_ext_140d7cd496/counter3/count_reg_20_23_3
    SLICE_X115Y311.C1    net (fanout=74)       0.605   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc28_0036660004/pulse_ext_140d7cd496/counter3/count_reg_20_23(3)
    SLICE_X115Y311.C     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x92
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/counter11/core_ce1
    SLICE_X133Y293.B5    net (fanout=58)       1.848   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/counter11/core_ce
    SLICE_X133Y293.COUT  Topcyb                0.404   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x90(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc28_0036660004/adder/Madd_internal_s_69_5_addsub_Madd_lut(1)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc28_0036660004/adder/Madd_internal_s_69_5_addsub_Madd_cy(3)
    SLICE_X133Y294.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc28_0036660004/adder/Madd_internal_s_69_5_addsub_Madd_cy(3)
    SLICE_X133Y294.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_8_3ab6a6e4d7/butterfly_direct_a1d113fdf8/twiddle_be80b3889c/bus_mult_16a2c452a3/repa_dd2ae833f8/din0_0_q_net_x0(22)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc28_0036660004/adder/Madd_internal_s_69_5_addsub_Madd_cy(7)
    SLICE_X133Y295.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc28_0036660004/adder/Madd_internal_s_69_5_addsub_Madd_cy(7)
    SLICE_X133Y295.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc28_0036660004/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc28_0036660004/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
    SLICE_X133Y296.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc28_0036660004/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
    SLICE_X133Y296.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc28_0036660004/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc28_0036660004/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
    SLICE_X133Y297.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc28_0036660004/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
    SLICE_X133Y297.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc28_0036660004/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc28_0036660004/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
    SLICE_X133Y298.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc28_0036660004/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
    SLICE_X133Y298.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc28_0036660004/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc28_0036660004/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X133Y299.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc28_0036660004/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X133Y299.AMUX  Tcina                 0.213   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x92_REPLICA_51
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc28_0036660004/adder/Madd_internal_s_69_5_addsub_Madd_xor(25)
    SLICE_X132Y227.BX    net (fanout=1)        2.552   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc28_0036660004/adder/internal_s_69_5_addsub(24)
    SLICE_X132Y227.CLK   Tds                   0.404   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc39_ff95acec0d/adder/op_mem_91_20_1(25)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc28_0036660004/adder/Mshreg_op_mem_91_20_1_24
    -------------------------------------------------  ---------------------------
    Total                                      6.904ns (1.899ns logic, 5.005ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0_21 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.392ns (Levels of Logic = 1)
  Clock Path Skew:      0.100ns (2.036 - 1.936)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y204.DQ     Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2
    SLICE_X37Y294.B2     net (fanout=865)      6.985   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
    SLICE_X37Y294.CLK    Tas                   0.070   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0(23)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/Mmux_unregy_join_6_1151
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0_21
    -------------------------------------------------  ---------------------------
    Total                                      7.392ns (0.407ns logic, 6.985ns route)
                                                       (5.5% logic, 94.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_4 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_24 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.964ns (Levels of Logic = 7)
  Clock Path Skew:      -0.327ns (1.938 - 2.265)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_4 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y308.CQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(4)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23_4
    SLICE_X137Y314.B6    net (fanout=75)       0.681   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(4)
    SLICE_X137Y314.B     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline725_08880aa5ba/register1_q_net(31)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/counter18/core_ce1
    SLICE_X135Y310.D3    net (fanout=58)       0.792   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/counter18/core_ce
    SLICE_X135Y310.COUT  Topcyd                0.319   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/counter3/count_reg_20_23(0)_REPLICA_127
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_lut(7)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(7)
    SLICE_X135Y311.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(7)
    SLICE_X135Y311.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
    SLICE_X135Y312.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(11)
    SLICE_X135Y312.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
    SLICE_X135Y313.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(15)
    SLICE_X135Y313.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
    SLICE_X135Y314.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(19)
    SLICE_X135Y314.COUT  Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X135Y315.CIN   net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_cy(23)
    SLICE_X135Y315.AMUX  Tcina                 0.213   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/pulse_ext_140d7cd496/posedge_59067232ff/delay/op_mem_20_24_0
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Madd_internal_s_69_5_addsub_Madd_xor(25)
    SLICE_X134Y195.BX    net (fanout=1)        3.838   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/internal_s_69_5_addsub(24)
    SLICE_X134Y195.CLK   Tds                   0.404   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_direct_6e1de0df02/butterfly2_0_a8075613cd/twiddle_0ea724a5b0/coeff_gen_9e1cbca6c7/feedback_osc_25124a9dbc/outmux_6e888ca0a6/mux0/pipe_16_22_0(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/simple_bram_vacc38_7c4b56989e/adder/Mshreg_op_mem_91_20_1_24
    -------------------------------------------------  ---------------------------
    Total                                      6.964ns (1.653ns logic, 5.311ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/add_convert1_cd8f016b34/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[17].srl16_used.u1 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.871ns (Levels of Logic = 1)
  Clock Path Skew:      -0.419ns (1.860 - 2.279)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/add_convert1_cd8f016b34/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[17].srl16_used.u1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y349.CQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/convert2_dout_net_x0(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/add_convert1_cd8f016b34/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2
    SLICE_X158Y350.C3    net (fanout=10)       0.592   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/convert2_dout_net_x1(2)
    SLICE_X158Y350.CMUX  Tilo                  0.192   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/core_douta(16)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/comp2.core_instance2/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram18/DP
    SLICE_X174Y182.BX    net (fanout=1)        5.346   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/core_doutb(17)
    SLICE_X174Y182.CLK   Tds                   0.404   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3(143)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[17].srl16_used.u1
    -------------------------------------------------  ---------------------------
    Total                                      6.871ns (0.933ns logic, 5.938ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3_90 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/bus_mult_aa6a774b6b/mult2_5651a3a3f2/imim/Mmult_mult_46_56 (DSP)
  Requirement:          6.666ns
  Data Path Delay:      7.588ns (Levels of Logic = 0)
  Clock Path Skew:      0.303ns (2.216 - 1.913)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3_90 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/bus_mult_aa6a774b6b/mult2_5651a3a3f2/imim/Mmult_mult_46_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X160Y185.CQ    Tcko                  0.381   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3(89)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3_90
    DSP48_X11Y134.A17    net (fanout=9)        6.895   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3(90)
    DSP48_X11Y134.CLK    Tdspdck_A_AREG        0.312   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/bus_mult_aa6a774b6b/mult2_5651a3a3f2/imim/Mmult_mult_46_56
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/bus_mult_aa6a774b6b/mult2_5651a3a3f2/imim/Mmult_mult_46_56
    -------------------------------------------------  ---------------------------
    Total                                      7.588ns (0.693ns logic, 6.895ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0_22 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.384ns (Levels of Logic = 1)
  Clock Path Skew:      0.100ns (2.036 - 1.936)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y204.DQ     Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2
    SLICE_X37Y294.C2     net (fanout=865)      6.974   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
    SLICE_X37Y294.CLK    Tas                   0.073   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0(23)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/Mmux_unregy_join_6_1161
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux0/pipe_16_22_0_22
    -------------------------------------------------  ---------------------------
    Total                                      7.384ns (0.410ns logic, 6.974ns route)
                                                       (5.6% logic, 94.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_4_bc726fe346/butterfly_direct_6cd97e89d1/twiddle_601d89dad9/bus_convert_ad1d3b650a/conv4_c46e3ad6af/adder/comp9.core_instance9/blk00000001/blk00000051 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_4_bc726fe346/butterfly_direct_6cd97e89d1/bus_add_584b76d053/addsub4/op_mem_91_20_0_17 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.047ns (Levels of Logic = 4)
  Clock Path Skew:      -0.234ns (1.883 - 2.117)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_4_bc726fe346/butterfly_direct_6cd97e89d1/twiddle_601d89dad9/bus_convert_ad1d3b650a/conv4_c46e3ad6af/adder/comp9.core_instance9/blk00000001/blk00000051 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_4_bc726fe346/butterfly_direct_6cd97e89d1/bus_add_584b76d053/addsub4/op_mem_91_20_0_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y57.BQ      Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real2_c0d7577134/fft_direct_3e2327602e/butterfly2_0_7c07130195/mux_e654c8197a/mux0/pipe_16_22_1(8)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_4_bc726fe346/butterfly_direct_6cd97e89d1/twiddle_601d89dad9/bus_convert_ad1d3b650a/conv4_c46e3ad6af/adder/comp9.core_instance9/blk00000001/blk00000051
    SLICE_X23Y141.B2     net (fanout=36)       5.997   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_4_bc726fe346/butterfly_direct_6cd97e89d1/twiddle_601d89dad9/bus_convert_ad1d3b650a/conv4_c46e3ad6af/adder/core_s(37)
    SLICE_X23Y141.COUT   Topcyb                0.404   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_4_bc726fe346/butterfly_direct_6cd97e89d1/bus_add_584b76d053/addsub4/op_mem_91_20_0(7)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_4_bc726fe346/butterfly_direct_6cd97e89d1/bus_add_584b76d053/addsub4/Madd_internal_s_69_5_addsub_lut(5)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_4_bc726fe346/butterfly_direct_6cd97e89d1/bus_add_584b76d053/addsub4/Madd_internal_s_69_5_addsub_cy(7)
    SLICE_X23Y142.CIN    net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_4_bc726fe346/butterfly_direct_6cd97e89d1/bus_add_584b76d053/addsub4/Madd_internal_s_69_5_addsub_cy(7)
    SLICE_X23Y142.COUT   Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_4_bc726fe346/butterfly_direct_6cd97e89d1/bus_add_584b76d053/addsub4/op_mem_91_20_0(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_4_bc726fe346/butterfly_direct_6cd97e89d1/bus_add_584b76d053/addsub4/Madd_internal_s_69_5_addsub_cy(11)
    SLICE_X23Y143.CIN    net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_4_bc726fe346/butterfly_direct_6cd97e89d1/bus_add_584b76d053/addsub4/Madd_internal_s_69_5_addsub_cy(11)
    SLICE_X23Y143.COUT   Tbyp                  0.078   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_4_bc726fe346/butterfly_direct_6cd97e89d1/bus_add_584b76d053/addsub4/op_mem_91_20_0(15)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_4_bc726fe346/butterfly_direct_6cd97e89d1/bus_add_584b76d053/addsub4/Madd_internal_s_69_5_addsub_cy(15)
    SLICE_X23Y144.CIN    net (fanout=1)        0.000   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_4_bc726fe346/butterfly_direct_6cd97e89d1/bus_add_584b76d053/addsub4/Madd_internal_s_69_5_addsub_cy(15)
    SLICE_X23Y144.CLK    Tcinck                0.153   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_4_bc726fe346/butterfly_direct_6cd97e89d1/bus_add_584b76d053/addsub4/op_mem_91_20_0(19)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_4_bc726fe346/butterfly_direct_6cd97e89d1/bus_add_584b76d053/addsub4/Madd_internal_s_69_5_addsub_xor(19)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real5_b67024f5f0/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_4_bc726fe346/butterfly_direct_6cd97e89d1/bus_add_584b76d053/addsub4/op_mem_91_20_0_17
    -------------------------------------------------  ---------------------------
    Total                                      7.047ns (1.050ns logic, 5.997ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/pipe_16_22_0_6 (FF)
  Requirement:          6.666ns
  Data Path Delay:      7.384ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (2.043 - 1.936)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/pipe_16_22_0_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y204.DQ     Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23_2
    SLICE_X49Y281.C3     net (fanout=865)      6.974   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real3_b4a8abbea5/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/count/count_reg_20_23(2)
    SLICE_X49Y281.CLK    Tas                   0.073   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/pipe_16_22_0(7)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/Mmux_unregy_join_6_1571
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real1_c3edd2d511/fft_biplex_real_4x_609bdb3ba7/bi_real_unscr_4x_ad3034f106/mux2/pipe_16_22_0_6
    -------------------------------------------------  ---------------------------
    Total                                      7.384ns (0.410ns logic, 6.974ns route)
                                                       (5.6% logic, 94.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline244_331182e3cc/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v28_7cfa83144e/delay1/Mshreg_op_mem_20_24_77_3_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.942ns (Levels of Logic = 1)
  Clock Path Skew:      -0.332ns (1.817 - 2.149)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline244_331182e3cc/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v28_7cfa83144e/delay1/Mshreg_op_mem_20_24_77_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y302.DQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x153(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline244_331182e3cc/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp
    SLICE_X161Y306.A4    net (fanout=1)        0.583   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x153(3)
    SLICE_X161Y306.AMUX  Tilo                  0.186   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux36_y_net_x17(16)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux36/Mmux_unregy_join_6_1201
    SLICE_X162Y187.CI    net (fanout=16)       5.522   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux36_y_net_x17(3)
    SLICE_X162Y187.CLK   Tds                   0.314   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v28_7cfa83144e/delay1/op_mem_20_24_77(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v28_7cfa83144e/delay1/Mshreg_op_mem_20_24_77_3_0
    -------------------------------------------------  ---------------------------
    Total                                      6.942ns (0.837ns logic, 6.105ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline282_791597286d/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_3_28808534db/detector_block_v27_6785055281/delay1/Mshreg_op_mem_20_24_72_11_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.799ns (Levels of Logic = 1)
  Clock Path Skew:      -0.474ns (1.923 - 2.397)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline282_791597286d/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_3_28808534db/detector_block_v27_6785055281/delay1/Mshreg_op_mem_20_24_72_11_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y333.DQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x195(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline282_791597286d/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp
    SLICE_X135Y334.C4    net (fanout=1)        0.686   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x195(11)
    SLICE_X135Y334.CMUX  Tilo                  0.186   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register2_q_net_x137(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux34/Mmux_unregy_join_6_141
    SLICE_X134Y220.CI    net (fanout=16)       5.276   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux34_y_net_x17(11)
    SLICE_X134Y220.CLK   Tds                   0.314   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_3_28808534db/detector_block_v27_6785055281/delay1/op_mem_20_24_72(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_3_28808534db/detector_block_v27_6785055281/delay1/Mshreg_op_mem_20_24_72_11_0
    -------------------------------------------------  ---------------------------
    Total                                      6.799ns (0.837ns logic, 5.962ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_4 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in2_tap2_078d44751e/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.317ns (Levels of Logic = 0)
  Clock Path Skew:      0.045ns (2.131 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_4 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in2_tap2_078d44751e/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X95Y200.AQ           Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(7)
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_4
    RAMB18_X0Y105.ADDRBWRADDR9 net (fanout=194)      6.500   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(4)
    RAMB18_X0Y105.CLKBWRCLK    Trcck_ADDRB           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in2_tap2_078d44751e/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in2_tap2_078d44751e/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    -------------------------------------------------------  ---------------------------
    Total                                            7.317ns (0.817ns logic, 6.500ns route)
                                                             (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/counter1/comp0.core_instance0/blk00000001/blk0000000e (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25_25 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.834ns (Levels of Logic = 1)
  Clock Path Skew:      -0.438ns (1.919 - 2.357)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/counter1/comp0.core_instance0/blk00000001/blk0000000e to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y331.AQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/counter1_op_net(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/counter1/comp0.core_instance0/blk00000001/blk0000000e
    SLICE_X139Y332.C4    net (fanout=2)        0.519   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/counter1_op_net(0)
    SLICE_X139Y332.C     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real6_650f6784fb/fft_biplex_real_4x_1718c34873/bi_real_unscr_4x_5984c7e002/d4/op_mem_20_24_0(7)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/expression1/fulldout_5_2_bit1
    SLICE_X140Y197.CE    net (fanout=7)        5.626   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/expression1_dout_net
    SLICE_X140Y197.CLK   Tceck                 0.284   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25(25)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25_25
    -------------------------------------------------  ---------------------------
    Total                                      6.834ns (0.689ns logic, 6.145ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_4 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in2_first_tap_2718ca0533/delay_bram_2c27e889f3/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.317ns (Levels of Logic = 0)
  Clock Path Skew:      0.045ns (2.131 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_4 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in2_first_tap_2718ca0533/delay_bram_2c27e889f3/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X95Y200.AQ           Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(7)
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_4
    RAMB18_X0Y104.ADDRBWRADDR9 net (fanout=194)      6.500   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(4)
    RAMB18_X0Y104.WRCLK        Trcck_ADDRB           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in2_first_tap_2718ca0533/delay_bram_2c27e889f3/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in2_first_tap_2718ca0533/delay_bram_2c27e889f3/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    -------------------------------------------------------  ---------------------------
    Total                                            7.317ns (0.817ns logic, 6.500ns route)
                                                             (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/counter1/comp0.core_instance0/blk00000001/blk0000000e (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25_24 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.834ns (Levels of Logic = 1)
  Clock Path Skew:      -0.438ns (1.919 - 2.357)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/counter1/comp0.core_instance0/blk00000001/blk0000000e to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y331.AQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/counter1_op_net(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/counter1/comp0.core_instance0/blk00000001/blk0000000e
    SLICE_X139Y332.C4    net (fanout=2)        0.519   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/counter1_op_net(0)
    SLICE_X139Y332.C     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real6_650f6784fb/fft_biplex_real_4x_1718c34873/bi_real_unscr_4x_5984c7e002/d4/op_mem_20_24_0(7)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/expression1/fulldout_5_2_bit1
    SLICE_X140Y197.CE    net (fanout=7)        5.626   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/expression1_dout_net
    SLICE_X140Y197.CLK   Tceck                 0.284   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25(25)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v8_b4699b37f3/dedispersor_v2_2_66e47c325c/detector_block_v22_ecaf52f166/delay1/op_mem_20_24_25_24
    -------------------------------------------------  ---------------------------
    Total                                      6.834ns (0.689ns logic, 6.145ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3_90 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/bus_mult_aa6a774b6b/mult2_5651a3a3f2/imim/Mmult_mult_46_56 (DSP)
  Requirement:          6.666ns
  Data Path Delay:      7.575ns (Levels of Logic = 0)
  Clock Path Skew:      0.303ns (2.216 - 1.913)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3_90 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/bus_mult_aa6a774b6b/mult2_5651a3a3f2/imim/Mmult_mult_46_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X160Y185.CQ    Tcko                  0.381   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3(89)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3_90
    DSP48_X11Y134.A23    net (fanout=9)        6.882   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3(90)
    DSP48_X11Y134.CLK    Tdspdck_A_AREG        0.312   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/bus_mult_aa6a774b6b/mult2_5651a3a3f2/imim/Mmult_mult_46_56
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/bus_mult_aa6a774b6b/mult2_5651a3a3f2/imim/Mmult_mult_46_56
    -------------------------------------------------  ---------------------------
    Total                                      7.575ns (0.693ns logic, 6.882ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline188_31f1095d09/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v5_961090fd9c/dedispersor_v2_2_66e47c325c/detector_block_v28_7cfa83144e/delay1/Mshreg_op_mem_20_24_77_3_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.891ns (Levels of Logic = 1)
  Clock Path Skew:      -0.378ns (1.843 - 2.221)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline188_31f1095d09/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v5_961090fd9c/dedispersor_v2_2_66e47c325c/detector_block_v28_7cfa83144e/delay1/Mshreg_op_mem_20_24_77_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y304.DQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x93(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pipeline188_31f1095d09/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp
    SLICE_X157Y311.A4    net (fanout=1)        0.988   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x93(3)
    SLICE_X157Y311.AMUX  Tilo                  0.186   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x191_REPLICA_11
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux28/Mmux_unregy_join_6_1201
    SLICE_X154Y220.CI    net (fanout=16)       5.066   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/mux28_y_net_x17(3)
    SLICE_X154Y220.CLK   Tds                   0.314   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v5_961090fd9c/dedispersor_v2_2_66e47c325c/detector_block_v28_7cfa83144e/delay1/op_mem_20_24_77(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v5_961090fd9c/dedispersor_v2_2_66e47c325c/detector_block_v28_7cfa83144e/delay1/Mshreg_op_mem_20_24_77_3_0
    -------------------------------------------------  ---------------------------
    Total                                      6.891ns (0.837ns logic, 6.054ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/add_convert1_cd8f016b34/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[16].srl16_used.u1 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.848ns (Levels of Logic = 1)
  Clock Path Skew:      -0.419ns (1.860 - 2.279)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/add_convert1_cd8f016b34/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[16].srl16_used.u1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X157Y349.CQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/convert2_dout_net_x0(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/add_convert1_cd8f016b34/convert2/convert/latency_lt_4.reg_out/partial_one.last_srl17e/reg_array[2].fde_used.u2
    SLICE_X158Y350.C3    net (fanout=10)       0.592   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/convert2_dout_net_x1(2)
    SLICE_X158Y350.C     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/core_douta(16)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/comp2.core_instance2/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram17/DP
    SLICE_X174Y182.AX    net (fanout=1)        5.481   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/core_doutb(16)
    SLICE_X174Y182.CLK   Tds                   0.370   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/invert1_95d34afde2/delay1/op_mem_20_24_3(143)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/fft_wideband_real0_15842b8a13/fft_biplex_real_4x_1718c34873/biplex_core_2d0fcf2320/fft_stage_5_7523e98aa8/butterfly_direct_28df4fd83d/twiddle_2edd975ccb/coeff_gen_27d699d495/cosin_cdbf2917e4/lookup/registered_dpram.output_regb/partial_one.last_srl17e/reg_array[16].srl16_used.u1
    -------------------------------------------------  ---------------------------
    Total                                      6.848ns (0.775ns logic, 6.073ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_4 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in2_first_tap_2718ca0533/delay_bram_2c27e889f3/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.314ns (Levels of Logic = 0)
  Clock Path Skew:      0.048ns (2.134 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_4 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in2_first_tap_2718ca0533/delay_bram_2c27e889f3/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X95Y200.AQ           Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(7)
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_4
    RAMB18_X0Y104.ADDRARDADDR9 net (fanout=194)      6.497   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(4)
    RAMB18_X0Y104.RDCLK        Trcck_ADDRA           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in2_first_tap_2718ca0533/delay_bram_2c27e889f3/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in2_first_tap_2718ca0533/delay_bram_2c27e889f3/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    -------------------------------------------------------  ---------------------------
    Total                                            7.314ns (0.817ns logic, 6.497ns route)
                                                             (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_4 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in2_tap2_078d44751e/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.314ns (Levels of Logic = 0)
  Clock Path Skew:      0.048ns (2.134 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_4 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in2_tap2_078d44751e/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X95Y200.AQ           Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(7)
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_4
    RAMB18_X0Y105.ADDRARDADDR9 net (fanout=194)      6.497   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(4)
    RAMB18_X0Y105.CLKARDCLK    Trcck_ADDRA           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in2_tap2_078d44751e/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                             frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in2_tap2_078d44751e/delay_bram_1d19fe5aff/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    -------------------------------------------------------  ---------------------------
    Total                                            7.314ns (0.817ns logic, 6.497ns route)
                                                             (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2 (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real4_8400f4fa7b/pol1_in5_tap3_e445507554/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Requirement:          6.666ns
  Data Path Delay:      7.246ns (Levels of Logic = 0)
  Clock Path Skew:      -0.019ns (2.067 - 2.086)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2 to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real4_8400f4fa7b/pol1_in5_tap3_e445507554/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X95Y199.CQ            Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(3)
                                                              frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23_2
    RAMB18_X11Y106.ADDRBWRADDR7 net (fanout=194)      6.429   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real6_5b3f7f653c/pol1_in1_tap2_5209f7425d/delay_bram_af073a1847/counter/count_reg_20_23(2)
    RAMB18_X11Y106.WRCLK        Trcck_ADDRB           0.480   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real4_8400f4fa7b/pol1_in5_tap3_e445507554/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
                                                              frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/pfb_fir_real4_8400f4fa7b/pol1_in5_tap3_e445507554/delay_bram_df8934bbd1/ram/comp6.core_instance6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram
    --------------------------------------------------------  ---------------------------
    Total                                             7.246ns (0.817ns logic, 6.429ns route)
                                                              (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/counter1/comp0.core_instance0/blk00000001/blk0000000c (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/delay1/op_mem_20_24_14_25 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.906ns (Levels of Logic = 1)
  Clock Path Skew:      -0.358ns (1.823 - 2.181)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/counter1/comp0.core_instance0/blk00000001/blk0000000c to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/delay1/op_mem_20_24_14_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X171Y318.CQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/counter1_op_net(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/counter1/comp0.core_instance0/blk00000001/blk0000000c
    SLICE_X157Y311.C4    net (fanout=2)        1.021   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/counter1_op_net(2)
    SLICE_X157Y311.C     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x191_REPLICA_11
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/expression1/fulldout_5_2_bit1
    SLICE_X164Y190.CE    net (fanout=7)        5.196   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/expression1_dout_net
    SLICE_X164Y190.CLK   Tceck                 0.284   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/delay1/op_mem_20_24_14(25)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/delay1/op_mem_20_24_14_25
    -------------------------------------------------  ---------------------------
    Total                                      6.906ns (0.689ns logic, 6.217ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/counter1/comp0.core_instance0/blk00000001/blk0000000c (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/delay1/op_mem_20_24_14_24 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.906ns (Levels of Logic = 1)
  Clock Path Skew:      -0.358ns (1.823 - 2.181)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/counter1/comp0.core_instance0/blk00000001/blk0000000c to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/delay1/op_mem_20_24_14_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X171Y318.CQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/counter1_op_net(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/counter1/comp0.core_instance0/blk00000001/blk0000000c
    SLICE_X157Y311.C4    net (fanout=2)        1.021   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/counter1_op_net(2)
    SLICE_X157Y311.C     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/register0_q_net_x191_REPLICA_11
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/expression1/fulldout_5_2_bit1
    SLICE_X164Y190.CE    net (fanout=7)        5.196   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/expression1_dout_net
    SLICE_X164Y190.CLK   Tceck                 0.284   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/delay1/op_mem_20_24_14(25)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v9_57258def83/dedispersor_v2_2_66e47c325c/detector_block_v21_6cff4cbb76/delay1/op_mem_20_24_14_24
    -------------------------------------------------  ---------------------------
    Total                                      6.906ns (0.689ns logic, 6.217ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v5_961090fd9c/dedispersor_v2_2_66e47c325c/detector_block_v29_7a467fdf47/counter1/comp0.core_instance0/blk00000001/blk0000000e (FF)
  Destination:          frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v5_961090fd9c/dedispersor_v2_2_66e47c325c/detector_block_v29_7a467fdf47/delay1/op_mem_20_24_83_11 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.819ns (Levels of Logic = 1)
  Clock Path Skew:      -0.445ns (1.819 - 2.264)
  Source Clock:         adc0_clk rising at 0.000ns
  Destination Clock:    adc0_clk rising at 6.666ns
  Clock Uncertainty:    0.068ns

  Clock Uncertainty:          0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.116ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v5_961090fd9c/dedispersor_v2_2_66e47c325c/detector_block_v29_7a467fdf47/counter1/comp0.core_instance0/blk00000001/blk0000000e to frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v5_961090fd9c/dedispersor_v2_2_66e47c325c/detector_block_v29_7a467fdf47/delay1/op_mem_20_24_83_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y329.AQ    Tcko                  0.337   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v5_961090fd9c/dedispersor_v2_2_66e47c325c/detector_block_v29_7a467fdf47/counter1_op_net(3)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v5_961090fd9c/dedispersor_v2_2_66e47c325c/detector_block_v29_7a467fdf47/counter1/comp0.core_instance0/blk00000001/blk0000000e
    SLICE_X161Y300.B3    net (fanout=2)        1.452   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v5_961090fd9c/dedispersor_v2_2_66e47c325c/detector_block_v29_7a467fdf47/counter1_op_net(0)
    SLICE_X161Y300.B     Tilo                  0.068   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v5_961090fd9c/dedispersor_v2_2_66e47c325c/detector_block_v29_7a467fdf47/expression1_dout_net
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v5_961090fd9c/dedispersor_v2_2_66e47c325c/detector_block_v29_7a467fdf47/expression1/fulldout_5_2_bit1
    SLICE_X160Y205.CE    net (fanout=26)       4.678   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v5_961090fd9c/dedispersor_v2_2_66e47c325c/detector_block_v29_7a467fdf47/expression1_dout_net
    SLICE_X160Y205.CLK   Tceck                 0.284   frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v5_961090fd9c/dedispersor_v2_2_66e47c325c/detector_block_v29_7a467fdf47/delay1/op_mem_20_24_83(11)
                                                       frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_XSG_core_config/frbd_64ch_600mhz_x0/parallel_dedispersor_v5_961090fd9c/dedispersor_v2_2_66e47c325c/detector_block_v29_7a467fdf47/delay1/op_mem_20_24_83_11
    -------------------------------------------------  ---------------------------
    Total                                      6.819ns (0.689ns logic, 6.130ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"frbd_64ch_600mhz_asiaa_adc5g1/frbd_64ch_600mhz_asiaa_adc5g1/adc_clk"         
PERIOD = 3.3333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"frbd_64ch_600mhz_asiaa_adc5g1/frbd_64ch_600mhz_asiaa_adc5g1/adc_clk_div" 
derived from  NET 
"frbd_64ch_600mhz_asiaa_adc5g1/frbd_64ch_600mhz_asiaa_adc5g1/adc_clk"        
PERIOD = 3.3333 ns HIGH 50%;  multiplied by 2.00 to 6.667 nS and duty cycle 
corrected to HIGH 3.333 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"frbd_64ch_600mhz_asiaa_adc5g1/frbd_64ch_600mhz_asiaa_adc5g1/mmcm_clkout2" 
derived from  PERIOD analysis for net 
"frbd_64ch_600mhz_asiaa_adc5g1/frbd_64ch_600mhz_asiaa_adc5g1/adc_clk_div" 
derived from NET 
"frbd_64ch_600mhz_asiaa_adc5g1/frbd_64ch_600mhz_asiaa_adc5g1/adc_clk"        
PERIOD = 3.3333 ns HIGH 50%; multiplied by 2.00 to 6.667 nS and duty cycle 
corrected to HIGH 3.333 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"frbd_64ch_600mhz_asiaa_adc5g1/frbd_64ch_600mhz_asiaa_adc5g1/mmcm_clkout1" 
derived from  PERIOD analysis for net 
"frbd_64ch_600mhz_asiaa_adc5g1/frbd_64ch_600mhz_asiaa_adc5g1/adc_clk_div" 
derived from NET 
"frbd_64ch_600mhz_asiaa_adc5g1/frbd_64ch_600mhz_asiaa_adc5g1/adc_clk"        
PERIOD = 3.3333 ns HIGH 50%; multiplied by 2.00 to 6.667 nS and duty cycle 
corrected to HIGH 3.333 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3114 paths analyzed, 2737 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.850ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_n = PERIOD TIMEGRP "sys_clk_n" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_epb_clk_in = PERIOD TIMEGRP "epb_clk_in" 67 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 570618 paths analyzed, 31523 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.885ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk = PERIOD TIMEGRP "TNM_sys_clk" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.832ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_125 = PERIOD TIMEGRP "clk_125" 125 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 74 paths analyzed, 74 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.963ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sgmii_clk_i = PERIOD TIMEGRP "sgmii_clk_i" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.832ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sgmii_clk = PERIOD TIMEGRP "sgmii_clk" 125 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.332ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mac_rx_clk = PERIOD TIMEGRP "mac_rx_clk" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11606 paths analyzed, 2090 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.593ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xaui_clk = PERIOD TIMEGRP "xaui_clk" 156.25 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 67064 paths analyzed, 8631 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.379ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xaui_infra_clk = PERIOD TIMEGRP "xaui_infra_clk" 156.25 
MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.165ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_XDOMAIN_ASYNC_FIFO_R2W_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_XDOMAIN_ASYNC_FIFO_W2R_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_infrastructure_inst_infrastructure_inst_sys_clk_mmcm = 
PERIOD TIMEGRP         "infrastructure_inst_infrastructure_inst_sys_clk_mmcm" 
TS_sys_clk_n         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 186 paths analyzed, 31 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.026ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_infrastructure_inst_infrastructure_inst_clk_200_mmcm = 
PERIOD TIMEGRP         "infrastructure_inst_infrastructure_inst_clk_200_mmcm" 
TS_sys_clk_n *         2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.761ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_100 = PERIOD TIMEGRP "clk_100" TS_sys_clk_n HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ddr3_clk_inst_ddr3_clk_inst_clk_app_mmcm = PERIOD TIMEGRP 
        "ddr3_clk_inst_ddr3_clk_inst_clk_app_mmcm" TS_clk_100 * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 51113 paths analyzed, 22650 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.961ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ddr3_clk_inst_ddr3_clk_inst_clk_mem_mmcm = PERIOD TIMEGRP 
        "ddr3_clk_inst_ddr3_clk_inst_clk_mem_mmcm" TS_clk_100 * 4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ddr3_clk_ddr3_clk_rd_base = PERIOD TIMEGRP 
"ddr3_clk_ddr3_clk_rd_base"         TS_clk_100 * 4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for frbd_64ch_600mhz_asiaa_adc5g/frbd_64ch_600mhz_asiaa_adc5g/adc_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|frbd_64ch_600mhz_asiaa_adc5g/fr|      3.333ns|      1.666ns|      4.658ns|            0|          595|            0|      4529789|
|bd_64ch_600mhz_asiaa_adc5g/adc_|             |             |             |             |             |             |             |
|clk                            |             |             |             |             |             |             |             |
| frbd_64ch_600mhz_asiaa_adc5g/f|      6.667ns|      3.000ns|      9.316ns|            0|          595|            0|      4529789|
| rbd_64ch_600mhz_asiaa_adc5g/ad|             |             |             |             |             |             |             |
| c_clk_div                     |             |             |             |             |             |             |             |
|  frbd_64ch_600mhz_asiaa_adc5g/|      6.667ns|      1.429ns|          N/A|            0|            0|            0|            0|
|  frbd_64ch_600mhz_asiaa_adc5g/|             |             |             |             |             |             |             |
|  mmcm_clkout2                 |             |             |             |             |             |             |             |
|  frbd_64ch_600mhz_asiaa_adc5g/|      6.667ns|      9.316ns|          N/A|          595|            0|      4529789|            0|
|  frbd_64ch_600mhz_asiaa_adc5g/|             |             |             |             |             |             |             |
|  mmcm_clkout1                 |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for frbd_64ch_600mhz_asiaa_adc5g1/frbd_64ch_600mhz_asiaa_adc5g1/adc_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|frbd_64ch_600mhz_asiaa_adc5g1/f|      3.333ns|      1.666ns|      2.925ns|            0|            0|            0|         3114|
|rbd_64ch_600mhz_asiaa_adc5g1/ad|             |             |             |             |             |             |             |
|c_clk                          |             |             |             |             |             |             |             |
| frbd_64ch_600mhz_asiaa_adc5g1/|      6.667ns|      3.000ns|      5.850ns|            0|            0|            0|         3114|
| frbd_64ch_600mhz_asiaa_adc5g1/|             |             |             |             |             |             |             |
| adc_clk_div                   |             |             |             |             |             |             |             |
|  frbd_64ch_600mhz_asiaa_adc5g1|      6.667ns|      1.429ns|          N/A|            0|            0|            0|            0|
|  /frbd_64ch_600mhz_asiaa_adc5g|             |             |             |             |             |             |             |
|  1/mmcm_clkout2               |             |             |             |             |             |             |             |
|  frbd_64ch_600mhz_asiaa_adc5g1|      6.667ns|      5.850ns|          N/A|            0|            0|         3114|            0|
|  /frbd_64ch_600mhz_asiaa_adc5g|             |             |             |             |             |             |             |
|  1/mmcm_clkout1               |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_sys_clk_n
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_n                   |     10.000ns|      4.000ns|      9.922ns|            0|            0|            0|        51299|
| TS_infrastructure_inst_infrast|     10.000ns|      3.026ns|          N/A|            0|            0|          186|            0|
| ructure_inst_sys_clk_mmcm     |             |             |             |             |             |             |             |
| TS_infrastructure_inst_infrast|      5.000ns|      4.761ns|          N/A|            0|            0|            0|            0|
| ructure_inst_clk_200_mmcm     |             |             |             |             |             |             |             |
| TS_clk_100                    |     10.000ns|      4.000ns|      9.922ns|            0|            0|            0|        51113|
|  TS_ddr3_clk_inst_ddr3_clk_ins|      5.000ns|      4.961ns|          N/A|            0|            0|        51113|            0|
|  t_clk_app_mmcm               |             |             |             |             |             |             |             |
|  TS_ddr3_clk_inst_ddr3_clk_ins|      2.500ns|      1.429ns|          N/A|            0|            0|            0|            0|
|  t_clk_mem_mmcm               |             |             |             |             |             |             |             |
|  TS_ddr3_clk_ddr3_clk_rd_base |      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock adc0clk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc0clk_n      |    9.316|         |         |         |
adc0clk_p      |    9.316|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock adc0clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc0clk_n      |    9.316|         |         |         |
adc0clk_p      |    9.316|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock adc1clk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc1clk_n      |    5.850|         |         |         |
adc1clk_p      |    5.850|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock adc1clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc1clk_n      |    5.850|         |         |         |
adc1clk_p      |    5.850|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock epb_clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
epb_clk_in     |   14.885|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sgmii_clkref_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sgmii_clkref_n |    0.889|         |         |         |
sgmii_clkref_p |    0.889|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sgmii_clkref_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sgmii_clkref_n |    0.889|         |         |         |
sgmii_clkref_p |    0.889|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_n      |    4.961|         |         |         |
sys_clk_p      |    4.961|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_n      |    4.961|         |         |         |
sys_clk_p      |    4.961|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xaui_refclk_n<1>
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
xaui_refclk_n<1>|    1.165|         |         |         |
xaui_refclk_p<1>|    1.165|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock xaui_refclk_p<1>
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
xaui_refclk_n<1>|    1.165|         |         |         |
xaui_refclk_p<1>|    1.165|         |         |         |
----------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 595  Score: 284954  (Setup/Max: 284954, Hold: 0)

Constraints cover 5233570 paths, 0 nets, and 772292 connections

Design statistics:
   Minimum period:  14.885ns   (Maximum frequency:  67.182MHz)


Analysis completed Mon Dec 14 01:30:49 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 6017 MB



