<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 255 (means success: 0)
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/ca_time.v.html" target="file-frame">third_party/tests/ivtest/ivltests/ca_time.v</a>
defines: 
time_elapsed: 1.400s
ram usage: 37376 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpjsbvkdrw/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/ca_time.v.html" target="file-frame">third_party/tests/ivtest/ivltests/ca_time.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/ca_time.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/ca_time.v:3</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/ca_time.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/ca_time.v:3</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@top), id:74
|vpiName:work@top
|uhdmallPackages:
\_package: builtin, id:75, parent:work@top
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:76
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:77
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:78
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:79
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@top, id:80, file:<a href="../../../../third_party/tests/ivtest/ivltests/ca_time.v.html" target="file-frame">third_party/tests/ivtest/ivltests/ca_time.v</a>, line:3, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiProcess:
  \_initial: , id:20
    |vpiStmt:
    \_begin: , id:21, line:14
      |vpiFullName:work@top
      |vpiStmt:
      \_sys_func_call: ($monitor), id:22, line:15
        |vpiName:$monitor
        |vpiArgument:
        \_ref_obj: (rtm), id:23, line:15
          |vpiName:rtm
        |vpiArgument:
        \_ref_obj: (tm), id:24, line:15
          |vpiName:tm
        |vpiArgument:
        \_ref_obj: (stm), id:25, line:15
          |vpiName:stm
        |vpiArgument:
        \_ref_obj: (smtm), id:26, line:15
          |vpiName:smtm
      |vpiStmt:
      \_delay_control: , id:27, line:16
        |#1
        |vpiStmt:
        \_assignment: , id:30, line:16
          |vpiBlocking:1
          |vpiLhs:
          \_ref_obj: (itrig), id:28, line:16
            |vpiName:itrig
            |vpiFullName:work@top.itrig
          |vpiRhs:
          \_constant: , id:29, line:16
            |vpiConstType:3
            |vpiSize:1
            |BIN:1
      |vpiStmt:
      \_assignment: , id:33, line:16
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (rtrig), id:31, line:16
          |vpiName:rtrig
          |vpiFullName:work@top.rtrig
        |vpiRhs:
        \_constant: , id:32, line:16
          |vpiConstType:2
          |REAL:1.000000
      |vpiStmt:
      \_delay_control: , id:34, line:17
        |#1
        |vpiStmt:
        \_assignment: , id:37, line:17
          |vpiBlocking:1
          |vpiLhs:
          \_ref_obj: (itrig), id:35, line:17
            |vpiName:itrig
            |vpiFullName:work@top.itrig
          |vpiRhs:
          \_constant: , id:36, line:17
            |vpiConstType:3
            |vpiSize:1
            |BIN:0
      |vpiStmt:
      \_assignment: , id:40, line:17
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (rtrig), id:38, line:17
          |vpiName:rtrig
          |vpiFullName:work@top.rtrig
        |vpiRhs:
        \_constant: , id:39, line:17
          |vpiConstType:2
          |REAL:0.000000
      |vpiStmt:
      \_delay_control: , id:41, line:18
        |#1
        |vpiStmt:
        \_assignment: , id:44, line:18
          |vpiBlocking:1
          |vpiLhs:
          \_ref_obj: (itrig), id:42, line:18
            |vpiName:itrig
            |vpiFullName:work@top.itrig
          |vpiRhs:
          \_constant: , id:43, line:18
            |vpiConstType:3
            |vpiSize:1
            |BIN:1
      |vpiStmt:
      \_assignment: , id:47, line:18
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (rtrig), id:45, line:18
          |vpiName:rtrig
          |vpiFullName:work@top.rtrig
        |vpiRhs:
        \_constant: , id:46, line:18
          |vpiConstType:2
          |REAL:1.000000
      |vpiStmt:
      \_delay_control: , id:48, line:19
        |#1
        |vpiStmt:
        \_assignment: , id:51, line:19
          |vpiBlocking:1
          |vpiLhs:
          \_ref_obj: (itrig), id:49, line:19
            |vpiName:itrig
            |vpiFullName:work@top.itrig
          |vpiRhs:
          \_constant: , id:50, line:19
            |vpiConstType:3
            |vpiSize:1
            |BIN:0
      |vpiStmt:
      \_assignment: , id:54, line:19
        |vpiBlocking:1
        |vpiLhs:
        \_ref_obj: (rtrig), id:52, line:19
          |vpiName:rtrig
          |vpiFullName:work@top.rtrig
        |vpiRhs:
        \_constant: , id:53, line:19
          |vpiConstType:2
          |REAL:0.000000
  |vpiContAssign:
  \_cont_assign: , id:4, line:9
    |vpiRhs:
    \_operation: , id:2, line:9
      |vpiOpType:25
      |vpiOperand:
      \_ref_obj: (rtrig), id:1, line:9
        |vpiName:rtrig
        |vpiFullName:work@top.rtrig
      |vpiOperand:
      \_sys_func_call: ($realtime), id:3, line:9
        |vpiName:$realtime
    |vpiLhs:
    \_ref_obj: (rtm), id:0, line:9
      |vpiName:rtm
      |vpiFullName:work@top.rtm
      |vpiActual:
      \_logic_net: (rtm), id:83, line:6
        |vpiName:rtm
        |vpiFullName:work@top.rtm
        |vpiNetType:1
  |vpiContAssign:
  \_cont_assign: , id:9, line:10
    |vpiRhs:
    \_operation: , id:7, line:10
      |vpiOpType:25
      |vpiOperand:
      \_ref_obj: (itrig), id:6, line:10
        |vpiName:itrig
        |vpiFullName:work@top.itrig
      |vpiOperand:
      \_sys_func_call: ($time), id:8, line:10
        |vpiName:$time
    |vpiLhs:
    \_ref_obj: (tm), id:5, line:10
      |vpiName:tm
      |vpiFullName:work@top.tm
      |vpiActual:
      \_logic_net: (tm), id:84, line:7
        |vpiName:tm
        |vpiFullName:work@top.tm
        |vpiNetType:1
  |vpiContAssign:
  \_cont_assign: , id:14, line:11
    |vpiRhs:
    \_operation: , id:12, line:11
      |vpiOpType:25
      |vpiOperand:
      \_ref_obj: (itrig), id:11, line:11
        |vpiName:itrig
        |vpiFullName:work@top.itrig
      |vpiOperand:
      \_sys_func_call: ($stime), id:13, line:11
        |vpiName:$stime
    |vpiLhs:
    \_ref_obj: (stm), id:10, line:11
      |vpiName:stm
      |vpiFullName:work@top.stm
      |vpiActual:
      \_logic_net: (stm), id:85, line:7
        |vpiName:stm
        |vpiFullName:work@top.stm
        |vpiNetType:1
  |vpiContAssign:
  \_cont_assign: , id:19, line:12
    |vpiRhs:
    \_operation: , id:17, line:12
      |vpiOpType:25
      |vpiOperand:
      \_ref_obj: (itrig), id:16, line:12
        |vpiName:itrig
        |vpiFullName:work@top.itrig
      |vpiOperand:
      \_sys_func_call: ($simtime), id:18, line:12
        |vpiName:$simtime
    |vpiLhs:
    \_ref_obj: (smtm), id:15, line:12
      |vpiName:smtm
      |vpiFullName:work@top.smtm
      |vpiActual:
      \_logic_net: (smtm), id:86, line:7
        |vpiName:smtm
        |vpiFullName:work@top.smtm
        |vpiNetType:1
  |vpiNet:
  \_logic_net: (rtrig), id:81, line:4
    |vpiName:rtrig
    |vpiFullName:work@top.rtrig
  |vpiNet:
  \_logic_net: (itrig), id:82, line:5
    |vpiName:itrig
    |vpiFullName:work@top.itrig
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (rtm), id:83, line:6
  |vpiNet:
  \_logic_net: (tm), id:84, line:7
  |vpiNet:
  \_logic_net: (stm), id:85, line:7
  |vpiNet:
  \_logic_net: (smtm), id:86, line:7
|uhdmtopModules:
\_module: work@top (work@top), id:87, file:<a href="../../../../third_party/tests/ivtest/ivltests/ca_time.v.html" target="file-frame">third_party/tests/ivtest/ivltests/ca_time.v</a>, line:3
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiNet:
  \_logic_net: (rtm), id:61, line:6, parent:work@top
    |vpiName:rtm
    |vpiFullName:work@top.rtm
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (tm), id:65, line:7, parent:work@top
    |vpiName:tm
    |vpiFullName:work@top.tm
    |vpiNetType:1
    |vpiRange:
    \_range: , id:64
      |vpiLeftRange:
      \_constant: , id:62
        |INT:31
      |vpiRightRange:
      \_constant: , id:63
        |INT:0
  |vpiNet:
  \_logic_net: (stm), id:69, line:7, parent:work@top
    |vpiName:stm
    |vpiFullName:work@top.stm
    |vpiNetType:1
    |vpiRange:
    \_range: , id:68
      |vpiLeftRange:
      \_constant: , id:66
        |INT:31
      |vpiRightRange:
      \_constant: , id:67
        |INT:0
  |vpiNet:
  \_logic_net: (smtm), id:73, line:7, parent:work@top
    |vpiName:smtm
    |vpiFullName:work@top.smtm
    |vpiNetType:1
    |vpiRange:
    \_range: , id:72
      |vpiLeftRange:
      \_constant: , id:70
        |INT:31
      |vpiRightRange:
      \_constant: , id:71
        |INT:0
  |vpiRegArray:
  \_array_var: , id:55
    |vpiReg:
    \_logic_var: (rtrig), id:56, line:4
      |vpiName:rtrig
      |vpiExpr:
      \_constant: , id:57, line:4
        |vpiConstType:2
        |REAL:0.000000
  |vpiRegArray:
  \_array_var: , id:58
    |vpiReg:
    \_logic_var: (itrig), id:59, line:5
      |vpiName:itrig
      |vpiExpr:
      \_constant: , id:60, line:5
        |vpiConstType:3
        |vpiSize:1
        |BIN:0

Object: work_top of type 32 @ 3
Object:  of type 8 @ 9
Object:  of type 39 @ 9
%Error: 	! Encountered unhandled operation: 25
Object: rtm of type 608 @ 9
Object:  of type 8 @ 10
Object:  of type 39 @ 10
Object: tm of type 608 @ 10
Object:  of type 8 @ 11
Object:  of type 39 @ 11
Object: stm of type 608 @ 11
Object:  of type 8 @ 12
Object:  of type 39 @ 12
Object: smtm of type 608 @ 12
Object:  of type 24 @ 0
Object: work_top of type 4 @ 14
Object: $monitor of type 56 @ 15
Object: rtm of type 608 @ 15
Object: tm of type 608 @ 15
Object: stm of type 608 @ 15
Object: smtm of type 608 @ 15
%Error: 	! Encountered unhandled SysFuncCall: $monitor
Object:  of type 11 @ 16
%Error: 	! Unhandled type: 11
Object:  of type 3 @ 16
Object:  of type 7 @ 16
%Error: Verilator internal fault, sorry.  Consider trying --debug --gdbbt
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 255

</pre>
</body>