Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed May 13 21:56:28 2020
| Host         : Demon running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: divider/counter_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: divider/counter_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: divider/counter_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: divider/counter_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: divider/counter_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: divider/counter_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: divider/counter_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: divider/counter_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: divider/counter_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: divider/counter_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: divider/counter_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: divider/counter_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: divider/counter_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: divider/counter_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: divider/counter_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: divider/counter_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: divider/counter_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: divider/counter_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: divider/counter_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: divider/counter_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: divider/counter_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: divider/counter_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: divider/counter_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: divider/counter_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: divider/counter_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: divider/counter_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: divider/counter_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: divider/counter_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: divider/counter_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: divider/counter_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: divider/counter_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: divider/counter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 51 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.509        0.000                      0                   64        0.264        0.000                      0                   64        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             5.509        0.000                      0                   64        0.264        0.000                      0                   64        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 divider/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 1.454ns (35.503%)  route 2.641ns (64.497%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.639     5.156    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  divider/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  divider/counter_reg[1]/Q
                         net (fo=4, routed)           1.245     6.857    divider/counter_reg[1]
    SLICE_X0Y8           LUT2 (Prop_lut2_I1_O)        0.124     6.981 r  divider/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.981    divider/counter0_carry_i_7_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.513 r  divider/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.513    divider/counter0_carry_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  divider/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.627    divider/counter0_carry__0_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  divider/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.741    divider/counter0_carry__1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.855 r  divider/counter0_carry__2/CO[3]
                         net (fo=32, routed)          1.397     9.251    divider/clear
    SLICE_X1Y6           FDRE                                         r  divider/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.519    14.857    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  divider/counter_reg[4]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X1Y6           FDRE (Setup_fdre_C_R)       -0.335    14.761    divider/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 divider/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 1.454ns (35.503%)  route 2.641ns (64.497%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.639     5.156    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  divider/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  divider/counter_reg[1]/Q
                         net (fo=4, routed)           1.245     6.857    divider/counter_reg[1]
    SLICE_X0Y8           LUT2 (Prop_lut2_I1_O)        0.124     6.981 r  divider/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.981    divider/counter0_carry_i_7_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.513 r  divider/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.513    divider/counter0_carry_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  divider/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.627    divider/counter0_carry__0_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  divider/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.741    divider/counter0_carry__1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.855 r  divider/counter0_carry__2/CO[3]
                         net (fo=32, routed)          1.397     9.251    divider/clear
    SLICE_X1Y6           FDRE                                         r  divider/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.519    14.857    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  divider/counter_reg[5]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X1Y6           FDRE (Setup_fdre_C_R)       -0.335    14.761    divider/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 divider/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 1.454ns (35.503%)  route 2.641ns (64.497%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.639     5.156    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  divider/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  divider/counter_reg[1]/Q
                         net (fo=4, routed)           1.245     6.857    divider/counter_reg[1]
    SLICE_X0Y8           LUT2 (Prop_lut2_I1_O)        0.124     6.981 r  divider/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.981    divider/counter0_carry_i_7_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.513 r  divider/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.513    divider/counter0_carry_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  divider/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.627    divider/counter0_carry__0_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  divider/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.741    divider/counter0_carry__1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.855 r  divider/counter0_carry__2/CO[3]
                         net (fo=32, routed)          1.397     9.251    divider/clear
    SLICE_X1Y6           FDRE                                         r  divider/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.519    14.857    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  divider/counter_reg[6]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X1Y6           FDRE (Setup_fdre_C_R)       -0.335    14.761    divider/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 divider/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 1.454ns (35.503%)  route 2.641ns (64.497%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.639     5.156    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  divider/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  divider/counter_reg[1]/Q
                         net (fo=4, routed)           1.245     6.857    divider/counter_reg[1]
    SLICE_X0Y8           LUT2 (Prop_lut2_I1_O)        0.124     6.981 r  divider/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.981    divider/counter0_carry_i_7_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.513 r  divider/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.513    divider/counter0_carry_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  divider/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.627    divider/counter0_carry__0_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  divider/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.741    divider/counter0_carry__1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.855 r  divider/counter0_carry__2/CO[3]
                         net (fo=32, routed)          1.397     9.251    divider/clear
    SLICE_X1Y6           FDRE                                         r  divider/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.519    14.857    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  divider/counter_reg[7]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X1Y6           FDRE (Setup_fdre_C_R)       -0.335    14.761    divider/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 divider/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 1.454ns (36.745%)  route 2.503ns (63.255%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.639     5.156    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  divider/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  divider/counter_reg[1]/Q
                         net (fo=4, routed)           1.245     6.857    divider/counter_reg[1]
    SLICE_X0Y8           LUT2 (Prop_lut2_I1_O)        0.124     6.981 r  divider/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.981    divider/counter0_carry_i_7_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.513 r  divider/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.513    divider/counter0_carry_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  divider/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.627    divider/counter0_carry__0_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  divider/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.741    divider/counter0_carry__1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.855 r  divider/counter0_carry__2/CO[3]
                         net (fo=32, routed)          1.258     9.113    divider/clear
    SLICE_X1Y5           FDRE                                         r  divider/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.519    14.857    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  divider/counter_reg[0]/C
                         clock pessimism              0.299    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X1Y5           FDRE (Setup_fdre_C_R)       -0.335    14.786    divider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 divider/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 1.454ns (36.745%)  route 2.503ns (63.255%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.639     5.156    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  divider/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  divider/counter_reg[1]/Q
                         net (fo=4, routed)           1.245     6.857    divider/counter_reg[1]
    SLICE_X0Y8           LUT2 (Prop_lut2_I1_O)        0.124     6.981 r  divider/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.981    divider/counter0_carry_i_7_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.513 r  divider/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.513    divider/counter0_carry_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  divider/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.627    divider/counter0_carry__0_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  divider/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.741    divider/counter0_carry__1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.855 r  divider/counter0_carry__2/CO[3]
                         net (fo=32, routed)          1.258     9.113    divider/clear
    SLICE_X1Y5           FDRE                                         r  divider/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.519    14.857    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  divider/counter_reg[1]/C
                         clock pessimism              0.299    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X1Y5           FDRE (Setup_fdre_C_R)       -0.335    14.786    divider/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 divider/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 1.454ns (36.745%)  route 2.503ns (63.255%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.639     5.156    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  divider/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  divider/counter_reg[1]/Q
                         net (fo=4, routed)           1.245     6.857    divider/counter_reg[1]
    SLICE_X0Y8           LUT2 (Prop_lut2_I1_O)        0.124     6.981 r  divider/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.981    divider/counter0_carry_i_7_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.513 r  divider/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.513    divider/counter0_carry_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  divider/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.627    divider/counter0_carry__0_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  divider/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.741    divider/counter0_carry__1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.855 r  divider/counter0_carry__2/CO[3]
                         net (fo=32, routed)          1.258     9.113    divider/clear
    SLICE_X1Y5           FDRE                                         r  divider/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.519    14.857    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  divider/counter_reg[2]/C
                         clock pessimism              0.299    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X1Y5           FDRE (Setup_fdre_C_R)       -0.335    14.786    divider/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 divider/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 1.454ns (36.745%)  route 2.503ns (63.255%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.639     5.156    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  divider/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  divider/counter_reg[1]/Q
                         net (fo=4, routed)           1.245     6.857    divider/counter_reg[1]
    SLICE_X0Y8           LUT2 (Prop_lut2_I1_O)        0.124     6.981 r  divider/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.981    divider/counter0_carry_i_7_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.513 r  divider/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.513    divider/counter0_carry_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  divider/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.627    divider/counter0_carry__0_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  divider/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.741    divider/counter0_carry__1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.855 r  divider/counter0_carry__2/CO[3]
                         net (fo=32, routed)          1.258     9.113    divider/clear
    SLICE_X1Y5           FDRE                                         r  divider/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.519    14.857    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  divider/counter_reg[3]/C
                         clock pessimism              0.299    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X1Y5           FDRE (Setup_fdre_C_R)       -0.335    14.786    divider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 divider/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 1.454ns (37.805%)  route 2.392ns (62.195%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.639     5.156    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  divider/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  divider/counter_reg[1]/Q
                         net (fo=4, routed)           1.245     6.857    divider/counter_reg[1]
    SLICE_X0Y8           LUT2 (Prop_lut2_I1_O)        0.124     6.981 r  divider/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.981    divider/counter0_carry_i_7_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.513 r  divider/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.513    divider/counter0_carry_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  divider/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.627    divider/counter0_carry__0_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  divider/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.741    divider/counter0_carry__1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.855 r  divider/counter0_carry__2/CO[3]
                         net (fo=32, routed)          1.147     9.002    divider/clear
    SLICE_X1Y7           FDRE                                         r  divider/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.518    14.856    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  divider/counter_reg[10]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X1Y7           FDRE (Setup_fdre_C_R)       -0.335    14.760    divider/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  5.758    

Slack (MET) :             5.758ns  (required time - arrival time)
  Source:                 divider/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 1.454ns (37.805%)  route 2.392ns (62.195%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.639     5.156    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  divider/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  divider/counter_reg[1]/Q
                         net (fo=4, routed)           1.245     6.857    divider/counter_reg[1]
    SLICE_X0Y8           LUT2 (Prop_lut2_I1_O)        0.124     6.981 r  divider/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.981    divider/counter0_carry_i_7_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.513 r  divider/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.513    divider/counter0_carry_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.627 r  divider/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.627    divider/counter0_carry__0_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.741 r  divider/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.741    divider/counter0_carry__1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.855 r  divider/counter0_carry__2/CO[3]
                         net (fo=32, routed)          1.147     9.002    divider/clear
    SLICE_X1Y7           FDRE                                         r  divider/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    H4                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.518    14.856    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  divider/counter_reg[11]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X1Y7           FDRE (Setup_fdre_C_R)       -0.335    14.760    divider/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  5.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divider/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.569     1.424    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  divider/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.565 r  divider/counter_reg[19]/Q
                         net (fo=4, routed)           0.120     1.685    divider/counter_reg[19]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.793 r  divider/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.793    divider/counter_reg[16]_i_1_n_4
    SLICE_X1Y9           FDRE                                         r  divider/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.838     1.937    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  divider/counter_reg[19]/C
                         clock pessimism             -0.513     1.424    
    SLICE_X1Y9           FDRE (Hold_fdre_C_D)         0.105     1.529    divider/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divider/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.570     1.425    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  divider/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     1.566 r  divider/counter_reg[3]/Q
                         net (fo=4, routed)           0.120     1.686    divider/counter_reg[3]
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.794 r  divider/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.794    divider/counter_reg[0]_i_1_n_4
    SLICE_X1Y5           FDRE                                         r  divider/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.839     1.938    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  divider/counter_reg[3]/C
                         clock pessimism             -0.513     1.425    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.105     1.530    divider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 divider/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.569     1.424    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  divider/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     1.565 r  divider/counter_reg[12]/Q
                         net (fo=4, routed)           0.117     1.682    divider/counter_reg[12]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.797 r  divider/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.797    divider/counter_reg[12]_i_1_n_7
    SLICE_X1Y8           FDRE                                         r  divider/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.838     1.937    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  divider/counter_reg[12]/C
                         clock pessimism             -0.513     1.424    
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.105     1.529    divider/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 divider/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.570     1.425    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  divider/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     1.566 r  divider/counter_reg[2]/Q
                         net (fo=4, routed)           0.122     1.688    divider/counter_reg[2]
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.799 r  divider/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.799    divider/counter_reg[0]_i_1_n_5
    SLICE_X1Y5           FDRE                                         r  divider/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.839     1.938    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  divider/counter_reg[2]/C
                         clock pessimism             -0.513     1.425    
    SLICE_X1Y5           FDRE (Hold_fdre_C_D)         0.105     1.530    divider/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 divider/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.570     1.425    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  divider/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     1.566 r  divider/counter_reg[6]/Q
                         net (fo=4, routed)           0.122     1.688    divider/counter_reg[6]
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.799 r  divider/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.799    divider/counter_reg[4]_i_1_n_5
    SLICE_X1Y6           FDRE                                         r  divider/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.839     1.938    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  divider/counter_reg[6]/C
                         clock pessimism             -0.513     1.425    
    SLICE_X1Y6           FDRE (Hold_fdre_C_D)         0.105     1.530    divider/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 divider/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.249ns (65.802%)  route 0.129ns (34.198%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.569     1.424    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  divider/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     1.565 r  divider/counter_reg[11]/Q
                         net (fo=4, routed)           0.129     1.695    divider/counter_reg[11]
    SLICE_X1Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  divider/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    divider/counter_reg[8]_i_1_n_4
    SLICE_X1Y7           FDRE                                         r  divider/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.838     1.937    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  divider/counter_reg[11]/C
                         clock pessimism             -0.513     1.424    
    SLICE_X1Y7           FDRE (Hold_fdre_C_D)         0.105     1.529    divider/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 divider/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.658%)  route 0.130ns (34.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.567     1.422    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  divider/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     1.563 r  divider/counter_reg[31]/Q
                         net (fo=4, routed)           0.130     1.693    divider/counter_reg[31]
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  divider/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.801    divider/counter_reg[28]_i_1_n_4
    SLICE_X1Y12          FDRE                                         r  divider/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.835     1.934    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  divider/counter_reg[31]/C
                         clock pessimism             -0.512     1.422    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.105     1.527    divider/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 divider/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.568     1.423    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  divider/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     1.564 r  divider/counter_reg[23]/Q
                         net (fo=4, routed)           0.131     1.696    divider/counter_reg[23]
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  divider/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    divider/counter_reg[20]_i_1_n_4
    SLICE_X1Y10          FDRE                                         r  divider/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.837     1.936    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  divider/counter_reg[23]/C
                         clock pessimism             -0.513     1.423    
    SLICE_X1Y10          FDRE (Hold_fdre_C_D)         0.105     1.528    divider/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 divider/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.568     1.423    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  divider/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.564 r  divider/counter_reg[27]/Q
                         net (fo=4, routed)           0.131     1.696    divider/counter_reg[27]
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  divider/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    divider/counter_reg[24]_i_1_n_4
    SLICE_X1Y11          FDRE                                         r  divider/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.837     1.936    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  divider/counter_reg[27]/C
                         clock pessimism             -0.513     1.423    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.105     1.528    divider/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 divider/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.569     1.424    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  divider/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     1.565 r  divider/counter_reg[15]/Q
                         net (fo=4, routed)           0.132     1.698    divider/counter_reg[15]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  divider/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    divider/counter_reg[12]_i_1_n_4
    SLICE_X1Y8           FDRE                                         r  divider/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.838     1.937    divider/sys_clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  divider/counter_reg[15]/C
                         clock pessimism             -0.513     1.424    
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.105     1.529    divider/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y27   LED1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X18Y22   LED2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y5     divider/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y7     divider/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y7     divider/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y8     divider/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y8     divider/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y8     divider/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y8     divider/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y7     divider/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y7     divider/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     divider/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     divider/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     divider/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     divider/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y9     divider/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y9     divider/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y9     divider/counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y9     divider/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     divider/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y7     divider/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y7     divider/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     divider/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     divider/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     divider/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y8     divider/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y9     divider/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y9     divider/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y9     divider/counter_reg[18]/C



