#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Wed Apr 01 12:22:05 2015
# Process ID: 4932
# Log file: C:/Comp541Projects/Lab10/vivado.log
# Journal file: C:/Comp541Projects/Lab10\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Comp541Projects/Lab10/Lab10.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 700.035 ; gain = 158.781
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter imem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:7]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-937] initial value of parameter dmem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_test_sqr
WARNING: [VRFC 10-756] identifier ERROR_pc is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:125]
WARNING: [VRFC 10-756] identifier ERROR_mem_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:126]
WARNING: [VRFC 10-756] identifier ERROR_ReadData1 is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:127]
WARNING: [VRFC 10-756] identifier ERROR_reg_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:128]
WARNING: [VRFC 10-756] identifier ERROR_pcsel is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:129]
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-311] analyzing module old_selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 125f64f5cf3045428116802f54d4e8ec --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_test_sqr_behav xil_defaultlib.mips_test_sqr xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder_default
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.addsub(N=32)
Compiling module xil_defaultlib.shifter(N=32)
Compiling module xil_defaultlib.logical(N=32)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem(imem_init="sqr_imem.txt")
Compiling module xil_defaultlib.dmem(dmem_init="sqr_dmem.txt")
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.mips_test_sqr
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mips_test_sqr_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1591792127 -regid "211013733_0_0_517" -xml C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webt..."
    (file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 01 12:24:27 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 705.797 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_test_sqr_behav -key {Behavioral:sim_1:Functional:mips_test_sqr} -tclbatch {mips_test_sqr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config {C:/Comp541Projects/Lab10\mips_test_sqr_behav.wcfg}
source mips_test_sqr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'hzzzzzzzz, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'b1, 32'h00000000, 32'hxxxxxxxx, 32'h00000000, 5'h1d, 32'h00000000, 32'h00000000, 32'h00000000, 32'h00000000, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000000X, 32'h8c040004, 32'hzzzzzzzz, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'b1, 32'h00000000, 32'hxxxxxxxx, 32'h00000000, 5'h04, 32'hxxxxxxxx, 32'h00000000, 32'h00000000, 32'h00000000, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#02 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000000X, 32'h0c000005, 32'hzzzzzzzz, 1'bx, 32'hxxxxxxxx, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h000000Xx, 32'h0000000X, 32'h000000X0, 32'h0000000X, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'bx, 2'bxx};
#03 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h000000Xx, 32'hxxxxxxxx, 32'hzzzzzzzz, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#04 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'hxxxxxxxx, 32'hxxxxxxxx, 32'hzzzzzzzz, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
$finish called at time : 50 ns : File "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_test_sqr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 719.113 ; gain = 13.316
save_wave_config {C:/Comp541Projects/Lab10\mips_test_sqr_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 785.348 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter imem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:7]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-937] initial value of parameter dmem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_test_sqr
WARNING: [VRFC 10-756] identifier ERROR_pc is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:125]
WARNING: [VRFC 10-756] identifier ERROR_mem_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:126]
WARNING: [VRFC 10-756] identifier ERROR_ReadData1 is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:127]
WARNING: [VRFC 10-756] identifier ERROR_reg_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:128]
WARNING: [VRFC 10-756] identifier ERROR_pcsel is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:129]
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-311] analyzing module old_selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 125f64f5cf3045428116802f54d4e8ec --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_test_sqr_behav xil_defaultlib.mips_test_sqr xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder_default
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.addsub(N=32)
Compiling module xil_defaultlib.shifter(N=32)
Compiling module xil_defaultlib.logical(N=32)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem(imem_init="sqr_imem.txt")
Compiling module xil_defaultlib.dmem(dmem_init="sqr_dmem.txt")
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.mips_test_sqr
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mips_test_sqr_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 01 12:32:31 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 01 12:32:31 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 785.348 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_test_sqr_behav -key {Behavioral:sim_1:Functional:mips_test_sqr} -tclbatch {mips_test_sqr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config {C:/Comp541Projects/Lab10\mips_test_sqr_behav.wcfg}
source mips_test_sqr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'hzzzzzzzz, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'b1, 32'h00000000, 32'hxxxxxxxx, 32'h00000000, 5'h1d, 32'h00000000, 32'h00000000, 32'h00000000, 32'h00000000, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000000X, 32'h8c040004, 32'hzzzzzzzz, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'b1, 32'h00000000, 32'hxxxxxxxx, 32'h00000000, 5'h04, 32'hxxxxxxxx, 32'h00000000, 32'h00000000, 32'h00000000, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#02 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000000X, 32'h0c000005, 32'hzzzzzzzz, 1'bx, 32'hxxxxxxxx, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h000000Xx, 32'h0000000X, 32'h000000X0, 32'h0000000X, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'bx, 2'bxx};
#03 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h000000Xx, 32'hxxxxxxxx, 32'hzzzzzzzz, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#04 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'hxxxxxxxx, 32'hxxxxxxxx, 32'hzzzzzzzz, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
$finish called at time : 50 ns : File "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_test_sqr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 785.348 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 785.348 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter imem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:7]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-937] initial value of parameter dmem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_test_sqr
WARNING: [VRFC 10-756] identifier ERROR_pc is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:125]
WARNING: [VRFC 10-756] identifier ERROR_mem_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:126]
WARNING: [VRFC 10-756] identifier ERROR_ReadData1 is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:127]
WARNING: [VRFC 10-756] identifier ERROR_reg_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:128]
WARNING: [VRFC 10-756] identifier ERROR_pcsel is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:129]
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-311] analyzing module old_selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 125f64f5cf3045428116802f54d4e8ec --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_test_sqr_behav xil_defaultlib.mips_test_sqr xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder_default
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.addsub(N=32)
Compiling module xil_defaultlib.shifter(N=32)
Compiling module xil_defaultlib.logical(N=32)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem(imem_init="sqr_imem.txt")
Compiling module xil_defaultlib.dmem(dmem_init="sqr_dmem.txt")
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.mips_test_sqr
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mips_test_sqr_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 01 12:36:40 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 01 12:36:40 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 785.348 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_test_sqr_behav -key {Behavioral:sim_1:Functional:mips_test_sqr} -tclbatch {mips_test_sqr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config {C:/Comp541Projects/Lab10\mips_test_sqr_behav.wcfg}
source mips_test_sqr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'hzzzzzzzz, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'b1, 32'h00000000, 32'hxxxxxxxx, 32'h00000000, 5'h1d, 32'h00000000, 32'h00000000, 32'h00000000, 32'h00000000, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000000X, 32'hxxxxxxxx, 32'hzzzzzzzz, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#02 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'hxxxxxxxx, 32'hxxxxxxxx, 32'hzzzzzzzz, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
$finish called at time : 50 ns : File "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_test_sqr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 785.348 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 785.348 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter imem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:7]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-937] initial value of parameter dmem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_test_sqr
WARNING: [VRFC 10-756] identifier ERROR_pc is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:125]
WARNING: [VRFC 10-756] identifier ERROR_mem_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:126]
WARNING: [VRFC 10-756] identifier ERROR_ReadData1 is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:127]
WARNING: [VRFC 10-756] identifier ERROR_reg_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:128]
WARNING: [VRFC 10-756] identifier ERROR_pcsel is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:129]
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-311] analyzing module old_selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 125f64f5cf3045428116802f54d4e8ec --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_test_sqr_behav xil_defaultlib.mips_test_sqr xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder_default
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.addsub(N=32)
Compiling module xil_defaultlib.shifter(N=32)
Compiling module xil_defaultlib.logical(N=32)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem(imem_init="sqr_imem.txt")
Compiling module xil_defaultlib.dmem(dmem_init="sqr_dmem.txt")
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.mips_test_sqr
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mips_test_sqr_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1047704002 -regid "211013733_0_0_517" -xml C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webt..."
    (file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 01 12:38:11 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 785.348 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_test_sqr_behav -key {Behavioral:sim_1:Functional:mips_test_sqr} -tclbatch {mips_test_sqr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config {C:/Comp541Projects/Lab10\mips_test_sqr_behav.wcfg}
source mips_test_sqr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'hzzzzzzzz, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'b1, 32'h00000000, 32'hxxxxxxxx, 32'h00000000, 5'h1d, 32'h00000000, 32'h00000000, 32'h00000000, 32'h00000000, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000000X, 32'hxxxxxxxx, 32'hzzzzzzzz, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#02 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'hxxxxxxxx, 32'hxxxxxxxx, 32'hzzzzzzzz, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
$finish called at time : 50 ns : File "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_test_sqr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 785.348 ; gain = 0.000
save_wave_config {C:/Comp541Projects/Lab10\mips_test_sqr_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 786.859 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter imem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:7]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-937] initial value of parameter dmem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_test_sqr
WARNING: [VRFC 10-756] identifier ERROR_pc is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:125]
WARNING: [VRFC 10-756] identifier ERROR_mem_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:126]
WARNING: [VRFC 10-756] identifier ERROR_ReadData1 is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:127]
WARNING: [VRFC 10-756] identifier ERROR_reg_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:128]
WARNING: [VRFC 10-756] identifier ERROR_pcsel is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:129]
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-311] analyzing module old_selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 125f64f5cf3045428116802f54d4e8ec --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_test_sqr_behav xil_defaultlib.mips_test_sqr xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder_default
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.addsub(N=32)
Compiling module xil_defaultlib.shifter(N=32)
Compiling module xil_defaultlib.logical(N=32)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem(imem_init="sqr_imem.txt")
Compiling module xil_defaultlib.dmem(dmem_init="sqr_dmem.txt")
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.mips_test_sqr
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mips_test_sqr_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3428085438 -regid "211013733_0_0_517" -xml C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webt..."
    (file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 01 12:46:20 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 786.859 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_test_sqr_behav -key {Behavioral:sim_1:Functional:mips_test_sqr} -tclbatch {mips_test_sqr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config {C:/Comp541Projects/Lab10\mips_test_sqr_behav.wcfg}
source mips_test_sqr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'h00000000, 1'b0, 32'h00000000, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'b1, 32'h00000000, 32'hxxxxxxxx, 32'h00000000, 5'h1d, 32'h00000000, 32'h00000000, 32'h00000000, 32'h00000000, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000000X, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#02 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
$finish called at time : 50 ns : File "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_test_sqr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 786.859 ; gain = 0.000
reset_run synth_1
launch_runs impl_1
[Wed Apr 01 12:46:57 2015] Launched synth_1...
Run output will be captured here: C:/Comp541Projects/Lab10/Lab10.runs/synth_1/runme.log
[Wed Apr 01 12:46:58 2015] Launched impl_1...
Run output will be captured here: C:/Comp541Projects/Lab10/Lab10.runs/impl_1/runme.log
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 788.910 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/mips_test_sqr_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter imem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:7]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-937] initial value of parameter dmem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_test_sqr
WARNING: [VRFC 10-756] identifier ERROR_pc is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:125]
WARNING: [VRFC 10-756] identifier ERROR_mem_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:126]
WARNING: [VRFC 10-756] identifier ERROR_ReadData1 is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:127]
WARNING: [VRFC 10-756] identifier ERROR_reg_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:128]
WARNING: [VRFC 10-756] identifier ERROR_pcsel is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:129]
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-311] analyzing module old_selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 125f64f5cf3045428116802f54d4e8ec --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_test_sqr_behav xil_defaultlib.mips_test_sqr xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder_default
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.addsub(N=32)
Compiling module xil_defaultlib.shifter(N=32)
Compiling module xil_defaultlib.logical(N=32)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem(imem_init="sqr_imem.txt")
Compiling module xil_defaultlib.dmem(dmem_init="sqr_dmem.txt")
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.mips_test_sqr
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mips_test_sqr_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 01 12:47:54 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 01 12:47:54 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 788.910 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_test_sqr_behav -key {Behavioral:sim_1:Functional:mips_test_sqr} -tclbatch {mips_test_sqr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config {C:/Comp541Projects/Lab10\mips_test_sqr_behav.wcfg}
source mips_test_sqr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'h00000000, 1'b0, 32'h00000000, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'b1, 32'h00000000, 32'hxxxxxxxx, 32'h00000000, 5'h1d, 32'h00000000, 32'h00000000, 32'h00000000, 32'h00000000, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000000X, 32'h8c040004, 32'h00000000, 1'b0, 32'h00000000, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'b1, 32'h00000000, 32'hxxxxxxxx, 32'h00000000, 5'h04, 32'h00000000, 32'h00000000, 32'h00000000, 32'h00000000, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#02 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000000X, 32'h0c000005, 32'h00000000, 1'bx, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h000000Xx, 32'h0000000X, 32'h000000X0, 32'h0000000X, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'bx, 2'bxx};
#03 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h000000Xx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#04 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
$finish called at time : 50 ns : File "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" Line 84
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 798.773 ; gain = 9.863
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_test_sqr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 798.773 ; gain = 9.863
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 807.180 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter imem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:7]
ERROR: [VRFC 10-1412] syntax error near 2 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:16]
ERROR: [VRFC 10-1040] module imem ignored due to previous errors [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:3]
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter imem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:7]
ERROR: [VRFC 10-1412] syntax error near 2 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:16]
ERROR: [VRFC 10-1040] module imem ignored due to previous errors [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:3]
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter imem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:7]
ERROR: [VRFC 10-1412] syntax error near 2 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:16]
ERROR: [VRFC 10-1040] module imem ignored due to previous errors [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:3]
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter imem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:7]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-937] initial value of parameter dmem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_test_sqr
WARNING: [VRFC 10-756] identifier ERROR_pc is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:125]
WARNING: [VRFC 10-756] identifier ERROR_mem_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:126]
WARNING: [VRFC 10-756] identifier ERROR_ReadData1 is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:127]
WARNING: [VRFC 10-756] identifier ERROR_reg_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:128]
WARNING: [VRFC 10-756] identifier ERROR_pcsel is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:129]
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-311] analyzing module old_selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 125f64f5cf3045428116802f54d4e8ec --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_test_sqr_behav xil_defaultlib.mips_test_sqr xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder_default
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.addsub(N=32)
Compiling module xil_defaultlib.shifter(N=32)
Compiling module xil_defaultlib.logical(N=32)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem(imem_init="sqr_imem.txt")
Compiling module xil_defaultlib.dmem(dmem_init="sqr_dmem.txt")
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.mips_test_sqr
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mips_test_sqr_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 01 12:51:56 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 01 12:51:56 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 807.180 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_test_sqr_behav -key {Behavioral:sim_1:Functional:mips_test_sqr} -tclbatch {mips_test_sqr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config {C:/Comp541Projects/Lab10\mips_test_sqr_behav.wcfg}
source mips_test_sqr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'h00000000, 1'b0, 32'h00000000, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'b1, 32'h00000000, 32'hxxxxxxxx, 32'h00000000, 5'h1d, 32'h00000000, 32'h00000000, 32'h00000000, 32'h00000000, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000000X, 32'h8c040004, 32'h00000000, 1'b0, 32'h00000000, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'b1, 32'h00000000, 32'hxxxxxxxx, 32'h00000000, 5'h04, 32'h00000000, 32'h00000000, 32'h00000000, 32'h00000000, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#02 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000000X, 32'h0c000005, 32'h00000000, 1'bx, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h000000Xx, 32'h0000000X, 32'h000000X0, 32'h0000000X, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'bx, 2'bxx};
#03 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h000000Xx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#04 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
$finish called at time : 50 ns : File "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_test_sqr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 818.434 ; gain = 11.254
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 822.461 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter imem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:7]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-937] initial value of parameter dmem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_test_sqr
WARNING: [VRFC 10-756] identifier ERROR_pc is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:125]
WARNING: [VRFC 10-756] identifier ERROR_mem_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:126]
WARNING: [VRFC 10-756] identifier ERROR_ReadData1 is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:127]
WARNING: [VRFC 10-756] identifier ERROR_reg_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:128]
WARNING: [VRFC 10-756] identifier ERROR_pcsel is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:129]
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-311] analyzing module old_selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 125f64f5cf3045428116802f54d4e8ec --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_test_sqr_behav xil_defaultlib.mips_test_sqr xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 32 for port B [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder_default
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.addsub(N=32)
Compiling module xil_defaultlib.shifter(N=32)
Compiling module xil_defaultlib.logical(N=32)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem(imem_init="sqr_imem.txt")
Compiling module xil_defaultlib.dmem(dmem_init="sqr_dmem.txt")
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.mips_test_sqr
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mips_test_sqr_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 01 12:54:07 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 01 12:54:07 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 822.461 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_test_sqr_behav -key {Behavioral:sim_1:Functional:mips_test_sqr} -tclbatch {mips_test_sqr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config {C:/Comp541Projects/Lab10\mips_test_sqr_behav.wcfg}
source mips_test_sqr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'h00000000, 1'b0, 32'h00000000, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'b1, 32'h00000000, 32'hxxxxxxxx, 32'h00000000, 5'h1d, 32'h00000000, 32'h00000000, 32'h00000000, 32'h00000000, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000000X, 32'h8c040004, 32'h00000000, 1'b0, 32'h00000000, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'b1, 32'h00000000, 32'hxxxxxxxx, 32'h00000000, 5'h04, 32'h00000000, 32'h00000000, 32'h00000000, 32'h00000000, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#02 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000000X, 32'h0c000005, 32'h00000000, 1'bx, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h000000Xx, 32'h0000000X, 32'h000000X0, 32'h0000000X, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'bx, 2'bxx};
#03 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h000000Xx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#04 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
$finish called at time : 50 ns : File "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_test_sqr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 822.461 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 822.461 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter imem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:7]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-937] initial value of parameter dmem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_test_sqr
WARNING: [VRFC 10-756] identifier ERROR_pc is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:125]
WARNING: [VRFC 10-756] identifier ERROR_mem_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:126]
WARNING: [VRFC 10-756] identifier ERROR_ReadData1 is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:127]
WARNING: [VRFC 10-756] identifier ERROR_reg_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:128]
WARNING: [VRFC 10-756] identifier ERROR_pcsel is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:129]
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-311] analyzing module old_selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 125f64f5cf3045428116802f54d4e8ec --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_test_sqr_behav xil_defaultlib.mips_test_sqr xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 32 for port B [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder_default
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.addsub(N=32)
Compiling module xil_defaultlib.shifter(N=32)
Compiling module xil_defaultlib.logical(N=32)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem(imem_init="sqr_imem.txt")
Compiling module xil_defaultlib.dmem(dmem_init="sqr_dmem.txt")
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.mips_test_sqr
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mips_test_sqr_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 666439484 -regid "211013733_0_0_517" -xml C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webta..."
    (file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 01 12:55:22 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 822.461 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_test_sqr_behav -key {Behavioral:sim_1:Functional:mips_test_sqr} -tclbatch {mips_test_sqr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config {C:/Comp541Projects/Lab10\mips_test_sqr_behav.wcfg}
source mips_test_sqr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'h00000000, 1'b0, 32'h00000000, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'b1, 32'h00000000, 32'hxxxxxxxx, 32'h00000000, 5'h1d, 32'h00000000, 32'h00000000, 32'h00000000, 32'h00000000, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000000X, 32'h08000004, 32'h00000000, 1'bx, 32'h00000000, 32'h00000000, 1'b0, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h0000000X, 32'h0000000X, 32'h000000X0, 32'h0000000X, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'bx, 2'bxx};
#02 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h000000XX, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#03 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
$finish called at time : 50 ns : File "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_test_sqr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 822.461 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 822.461 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter imem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:7]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-937] initial value of parameter dmem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_test_sqr
WARNING: [VRFC 10-756] identifier ERROR_pc is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:125]
WARNING: [VRFC 10-756] identifier ERROR_mem_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:126]
WARNING: [VRFC 10-756] identifier ERROR_ReadData1 is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:127]
WARNING: [VRFC 10-756] identifier ERROR_reg_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:128]
WARNING: [VRFC 10-756] identifier ERROR_pcsel is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:129]
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-311] analyzing module old_selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 125f64f5cf3045428116802f54d4e8ec --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_test_sqr_behav xil_defaultlib.mips_test_sqr xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 32 for port B [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder_default
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.addsub(N=32)
Compiling module xil_defaultlib.shifter(N=32)
Compiling module xil_defaultlib.logical(N=32)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem(imem_init="sqr_imem.txt")
Compiling module xil_defaultlib.dmem(dmem_init="sqr_dmem.txt")
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.mips_test_sqr
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mips_test_sqr_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 01 12:59:18 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 01 12:59:18 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 822.461 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_test_sqr_behav -key {Behavioral:sim_1:Functional:mips_test_sqr} -tclbatch {mips_test_sqr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config {C:/Comp541Projects/Lab10\mips_test_sqr_behav.wcfg}
source mips_test_sqr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'h00000000, 1'b0, 32'h00000000, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'b1, 32'h00000000, 32'hxxxxxxxx, 32'h00000000, 5'h1d, 32'h00000000, 32'h00000000, 32'h00000000, 32'h00000000, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000000X, 32'h08000004, 32'h00000000, 1'bx, 32'h00000000, 32'h00000000, 1'b0, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h0000000X, 32'h0000000X, 32'h000000X0, 32'h0000000X, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'bx, 2'bxx};
#02 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000000X, 32'h28880002, 32'h0000000X, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b1x011, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'h0000000X, 5'h08, 32'h0000000X, 32'h00000000, 32'hxxxxxxxx, 32'h00000000, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#03 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h000000Xx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#04 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h000000Xx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#05 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h000000Xx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#06 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h000000xx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#07 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000Xxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#08 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000Xxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#09 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000Xxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#10 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000xxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#11 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000Xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#12 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000Xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#13 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000Xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#14 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#15 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h000Xxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#16 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h000Xxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#17 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h000Xxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#18 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h000xxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#19 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00Xxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#20 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00Xxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#21 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00Xxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#22 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00xxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#23 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0Xxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#24 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0Xxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#25 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0Xxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#26 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0xxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#27 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'hXxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#28 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'hXxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#29 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'hXxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#30 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
$finish called at time : 50 ns : File "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_test_sqr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 822.461 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 920.625 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter imem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:7]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-937] initial value of parameter dmem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_test_sqr
WARNING: [VRFC 10-756] identifier ERROR_pc is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:125]
WARNING: [VRFC 10-756] identifier ERROR_mem_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:126]
WARNING: [VRFC 10-756] identifier ERROR_ReadData1 is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:127]
WARNING: [VRFC 10-756] identifier ERROR_reg_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:128]
WARNING: [VRFC 10-756] identifier ERROR_pcsel is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:129]
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-311] analyzing module old_selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 125f64f5cf3045428116802f54d4e8ec --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_test_sqr_behav xil_defaultlib.mips_test_sqr xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder_default
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.addsub(N=32)
Compiling module xil_defaultlib.shifter(N=32)
Compiling module xil_defaultlib.logical(N=32)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem(imem_init="sqr_imem.txt")
Compiling module xil_defaultlib.dmem(dmem_init="sqr_dmem.txt")
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.mips_test_sqr
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mips_test_sqr_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2611012743 -regid "211013733_0_0_517" -xml C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webt..."
    (file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 01 13:03:48 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 920.625 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_test_sqr_behav -key {Behavioral:sim_1:Functional:mips_test_sqr} -tclbatch {mips_test_sqr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config {C:/Comp541Projects/Lab10\mips_test_sqr_behav.wcfg}
source mips_test_sqr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'h00000000, 1'b0, 32'h00000000, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'b1, 32'h00000000, 32'hxxxxxxxx, 32'h00000000, 5'h1d, 32'h00000000, 32'h00000000, 32'h00000000, 32'h00000000, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000000X, 32'h08000004, 32'h00000000, 1'bx, 32'h00000000, 32'h00000000, 1'b0, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h0000000X, 32'h0000000X, 32'h000000X0, 32'h0000000X, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'bx, 2'bxx};
#02 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000000X, 32'h28880002, 32'h0000000X, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b1x011, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'h0000000X, 5'h08, 32'h0000000X, 32'h00000000, 32'hxxxxxxxx, 32'h00000000, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#03 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h000000Xx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#04 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h000000Xx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#05 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h000000Xx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#06 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h000000xx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#07 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000Xxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#08 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000Xxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#09 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000Xxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#10 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000xxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#11 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000Xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#12 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000Xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#13 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000Xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#14 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#15 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h000Xxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#16 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h000Xxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#17 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h000Xxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#18 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h000xxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#19 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00Xxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#20 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00Xxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#21 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00Xxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#22 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00xxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#23 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0Xxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#24 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0Xxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#25 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0Xxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#26 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0xxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#27 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'hXxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#28 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'hXxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#29 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'hXxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#30 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
$finish called at time : 50 ns : File "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_test_sqr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 920.625 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 921.816 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter imem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:7]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-937] initial value of parameter dmem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_test_sqr
WARNING: [VRFC 10-756] identifier ERROR_pc is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:125]
WARNING: [VRFC 10-756] identifier ERROR_mem_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:126]
WARNING: [VRFC 10-756] identifier ERROR_ReadData1 is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:127]
WARNING: [VRFC 10-756] identifier ERROR_reg_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:128]
WARNING: [VRFC 10-756] identifier ERROR_pcsel is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:129]
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-311] analyzing module old_selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 125f64f5cf3045428116802f54d4e8ec --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_test_sqr_behav xil_defaultlib.mips_test_sqr xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.addsub(N=32)
Compiling module xil_defaultlib.shifter(N=32)
Compiling module xil_defaultlib.logical(N=32)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem(imem_init="sqr_imem.txt")
Compiling module xil_defaultlib.dmem(dmem_init="sqr_dmem.txt")
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.mips_test_sqr
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mips_test_sqr_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 01 13:05:45 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 01 13:05:45 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 921.816 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_test_sqr_behav -key {Behavioral:sim_1:Functional:mips_test_sqr} -tclbatch {mips_test_sqr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config {C:/Comp541Projects/Lab10\mips_test_sqr_behav.wcfg}
source mips_test_sqr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'h00000000, 1'b0, 32'h00000000, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'b1, 32'h00000000, 32'hxxxxxxxx, 32'h00000000, 5'h1d, 32'h00000000, 32'h00000000, 32'h00000000, 32'h00000000, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000004, 32'h08000004, 32'h00000000, 1'bx, 32'h00000000, 32'h00000000, 1'b0, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000008, 32'h0000000X, 32'h000000X0, 32'h0000000X, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'bx, 2'bxx};
#02 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000008, 32'h28880002, 32'h0000000X, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b1x011, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'h0000000X, 5'h08, 32'h0000000X, 32'h00000000, 32'hxxxxxxxx, 32'h00000000, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#03 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000000c, 32'h2084ffff, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h04, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxx, 32'h00000000, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#04 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000010, 32'h00441020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#05 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000014, 32'h03e00008, 32'h0000000X, 1'b0, 32'hxxxxxxxx, 32'h00000000, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'h00000000, 32'h0000000X, 5'hxx, 32'hxxxxxxxx, 32'h0000000X, 32'hxxxxxxxx, 32'h0000000X, 2'b11, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#06 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000018, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#07 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000001c, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#08 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000020, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#09 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000024, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#10 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000028, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#11 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000002c, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#12 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000030, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#13 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000034, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#14 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000038, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#15 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000003c, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#16 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000040, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#17 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000044, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#18 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000048, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#19 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000004c, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#20 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000050, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#21 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000054, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#22 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000058, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#23 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000005c, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#24 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000060, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#25 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000064, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#26 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000068, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#27 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000006c, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#28 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000070, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#29 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000074, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#30 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000078, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#31 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000007c, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#32 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000080, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#33 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000084, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#34 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000088, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#35 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000008c, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#36 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000090, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#37 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000094, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#38 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000098, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#39 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000009c, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#40 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h000000a0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#41 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h000000a4, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#42 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h000000a8, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#43 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h000000ac, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#44 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h000000b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#45 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h000000b4, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#46 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h000000b8, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#47 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h000000bc, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#48 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h000000c0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#49 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h000000c4, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
$finish called at time : 50 ns : File "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_test_sqr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 921.816 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 921.816 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter imem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:7]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-937] initial value of parameter dmem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_test_sqr
WARNING: [VRFC 10-756] identifier ERROR_pc is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:125]
WARNING: [VRFC 10-756] identifier ERROR_mem_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:126]
WARNING: [VRFC 10-756] identifier ERROR_ReadData1 is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:127]
WARNING: [VRFC 10-756] identifier ERROR_reg_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:128]
WARNING: [VRFC 10-756] identifier ERROR_pcsel is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:129]
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-311] analyzing module old_selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 125f64f5cf3045428116802f54d4e8ec --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_test_sqr_behav xil_defaultlib.mips_test_sqr xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.addsub(N=32)
Compiling module xil_defaultlib.shifter(N=32)
Compiling module xil_defaultlib.logical(N=32)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem(imem_init="sqr_imem.txt")
Compiling module xil_defaultlib.dmem(dmem_init="sqr_dmem.txt")
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.mips_test_sqr
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mips_test_sqr_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 01 13:06:53 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 01 13:06:53 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 921.816 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_test_sqr_behav -key {Behavioral:sim_1:Functional:mips_test_sqr} -tclbatch {mips_test_sqr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config {C:/Comp541Projects/Lab10\mips_test_sqr_behav.wcfg}
source mips_test_sqr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'h00000000, 1'b0, 32'h00000000, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'b1, 32'h00000000, 32'hxxxxxxxx, 32'h00000000, 5'h1d, 32'h00000000, 32'h00000000, 32'h00000000, 32'h00000000, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000004, 32'h08000004, 32'h00000000, 1'bx, 32'h00000000, 32'h00000000, 1'b0, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000008, 32'h0000000X, 32'h000000X0, 32'h0000000X, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'bx, 2'bxx};
#02 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h000000XX, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#03 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
$finish called at time : 50 ns : File "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_test_sqr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 921.816 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 921.816 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter imem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:7]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-937] initial value of parameter dmem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_test_sqr
WARNING: [VRFC 10-756] identifier ERROR_pc is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:125]
WARNING: [VRFC 10-756] identifier ERROR_mem_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:126]
WARNING: [VRFC 10-756] identifier ERROR_ReadData1 is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:127]
WARNING: [VRFC 10-756] identifier ERROR_reg_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:128]
WARNING: [VRFC 10-756] identifier ERROR_pcsel is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:129]
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-311] analyzing module old_selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 125f64f5cf3045428116802f54d4e8ec --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_test_sqr_behav xil_defaultlib.mips_test_sqr xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.addsub(N=32)
Compiling module xil_defaultlib.shifter(N=32)
Compiling module xil_defaultlib.logical(N=32)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem(imem_init="sqr_imem.txt")
Compiling module xil_defaultlib.dmem(dmem_init="sqr_dmem.txt")
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.mips_test_sqr
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mips_test_sqr_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 01 13:15:06 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 01 13:15:06 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 921.816 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_test_sqr_behav -key {Behavioral:sim_1:Functional:mips_test_sqr} -tclbatch {mips_test_sqr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config {C:/Comp541Projects/Lab10\mips_test_sqr_behav.wcfg}
source mips_test_sqr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'h00000000, 1'b0, 32'h00000000, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'b1, 32'h00000000, 32'hxxxxxxxx, 32'h00000000, 5'h1d, 32'h00000000, 32'h00000000, 32'h00000000, 32'h00000000, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000004, 32'h8c040004, 32'h00000000, 1'b0, 32'h00000000, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'b1, 32'h00000000, 32'hxxxxxxxx, 32'h00000000, 5'h04, 32'h00000000, 32'h00000000, 32'h00000000, 32'h00000000, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#02 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000008, 32'h0c000005, 32'h00000000, 1'bx, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h0000000c, 32'h0000000X, 32'h000000X0, 32'h0000000X, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'bx, 2'bxx};
#03 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h000000XX, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#04 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'hxx, 32'hxxxxxxxx, 32'h0000xxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
$finish called at time : 50 ns : File "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_test_sqr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 922.816 ; gain = 1.000
close [ open C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv w ]
add_files C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux2.sv w ]
add_files C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux2.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 941.734 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
ERROR: [VRFC 10-1280] procedural assignment to a non-register y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv:12]
ERROR: [VRFC 10-1280] procedural assignment to a non-register y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv:12]
ERROR: [VRFC 10-1280] procedural assignment to a non-register y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv:13]
ERROR: [VRFC 10-1280] procedural assignment to a non-register y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv:13]
ERROR: [VRFC 10-1280] procedural assignment to a non-register y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv:14]
ERROR: [VRFC 10-1280] procedural assignment to a non-register y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv:14]
ERROR: [VRFC 10-1280] procedural assignment to a non-register y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv:15]
ERROR: [VRFC 10-1280] procedural assignment to a non-register y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv:15]
ERROR: [VRFC 10-1040] module mux4 ignored due to previous errors [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv:3]
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter imem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:7]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-937] initial value of parameter dmem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_test_sqr
WARNING: [VRFC 10-756] identifier ERROR_pc is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:125]
WARNING: [VRFC 10-756] identifier ERROR_mem_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:126]
WARNING: [VRFC 10-756] identifier ERROR_ReadData1 is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:127]
WARNING: [VRFC 10-756] identifier ERROR_reg_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:128]
WARNING: [VRFC 10-756] identifier ERROR_pcsel is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:129]
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-311] analyzing module old_selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 125f64f5cf3045428116802f54d4e8ec --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_test_sqr_behav xil_defaultlib.mips_test_sqr xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1047] module instantiation should have an instance name [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:34]
ERROR: [VRFC 10-1047] module instantiation should have an instance name [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:61]
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <mux2> not found while processing module instance <'Undefined'>
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <mux2> not found while processing module instance <'Undefined'>
ERROR: [VRFC 10-1047] module instantiation should have an instance name [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:76]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter imem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:7]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-937] initial value of parameter dmem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_test_sqr
WARNING: [VRFC 10-756] identifier ERROR_pc is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:125]
WARNING: [VRFC 10-756] identifier ERROR_mem_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:126]
WARNING: [VRFC 10-756] identifier ERROR_ReadData1 is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:127]
WARNING: [VRFC 10-756] identifier ERROR_reg_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:128]
WARNING: [VRFC 10-756] identifier ERROR_pcsel is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:129]
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-311] analyzing module old_selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 125f64f5cf3045428116802f54d4e8ec --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_test_sqr_behav xil_defaultlib.mips_test_sqr xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port n4 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:46]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port n2 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port y [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:62]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port n2 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux4(N=5)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.addsub(N=32)
Compiling module xil_defaultlib.shifter(N=32)
Compiling module xil_defaultlib.logical(N=32)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem(imem_init="sqr_imem.txt")
Compiling module xil_defaultlib.dmem(dmem_init="sqr_dmem.txt")
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.mips_test_sqr
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mips_test_sqr_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 62.762 ; gain = 0.008

    while executing
"webtalk_transmit -clientid 50923374 -regid "211013733_0_0_517" -xml C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtal..."
    (file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 01 13:38:34 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 941.734 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_test_sqr_behav -key {Behavioral:sim_1:Functional:mips_test_sqr} -tclbatch {mips_test_sqr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config {C:/Comp541Projects/Lab10\mips_test_sqr_behav.wcfg}
source mips_test_sqr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000004, 32'h8c040004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#02 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000008, 32'h0c000005, 32'h00000000, 1'bx, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h0000000c, 32'hzzzzzzzX, 32'h00000000, 32'hzzzzzzzX, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'bx, 2'bxx};
#03 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000000c, 32'hac020000, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h02, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#04 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000010, 32'h08000004, 32'h00000000, 1'bx, 32'h00000000, 32'h00000000, 1'b0, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000014, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'bx, 2'bxx};
#05 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000014, 32'h23bdfff8, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#06 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000018, 32'hafbf0004, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'h0000000c, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'h0000000c, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#07 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000001c, 32'hafa40000, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#08 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000020, 32'h28880002, 32'h0000000X, 1'b0, 32'h00000000, 32'hxxxxxxxx, 1'b1, 5'b1x011, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'h0000000X, 5'h08, 32'h0000000X, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#09 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000024, 32'h11000002, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'h00000000, 1'b0, 5'b1xx01, 1'bx, 32'h0000000X, 32'h00000000, 32'hxxxxxxxx, 5'h00, 32'h0000000X, 32'hzzzzzzzZ, 32'h0000000X, 32'hzzzzzzzZ, 2'b0x, 2'bxx, 1'b1, 1'b1, 2'bxx, 1'b0, 2'b00};
#10 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000028, 32'h00041020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#11 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000002c, 32'h08000012, 32'h00000000, 1'bx, 32'h00000000, 32'h00000000, 1'b0, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000030, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'bx, 2'bxx};
#12 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000030, 32'h2084ffff, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h04, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#13 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000034, 32'h0c000005, 32'h00000000, 1'bx, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000038, 32'hzzzzzzzX, 32'h00000000, 32'hzzzzzzzX, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'bx, 2'bxx};
#14 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000038, 32'h8fa40000, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#15 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000003c, 32'h00441020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#16 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000040, 32'h00441020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#17 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000044, 32'h2042ffff, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#18 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000048, 32'h8fbf0004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'h00000038, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'h00000038, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#19 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000004c, 32'h23bd0008, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#20 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000050, 32'h03e00008, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'h00000000, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxX, 5'h00, 32'hxxxxxxxX, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b11, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#21 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h00, 32'hxxxxxxxX, 32'hzzzzzzzX, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
$finish called at time : 50 ns : File "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_test_sqr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 941.734 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 942.250 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter imem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:7]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-937] initial value of parameter dmem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_test_sqr
WARNING: [VRFC 10-756] identifier ERROR_pc is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:125]
WARNING: [VRFC 10-756] identifier ERROR_mem_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:126]
WARNING: [VRFC 10-756] identifier ERROR_ReadData1 is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:127]
WARNING: [VRFC 10-756] identifier ERROR_reg_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:128]
WARNING: [VRFC 10-756] identifier ERROR_pcsel is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:129]
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-311] analyzing module old_selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 125f64f5cf3045428116802f54d4e8ec --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_test_sqr_behav xil_defaultlib.mips_test_sqr xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port n4 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:46]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port n2 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port y [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:62]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port n2 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux4(N=5)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.addsub(N=32)
Compiling module xil_defaultlib.shifter(N=32)
Compiling module xil_defaultlib.logical(N=32)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem(imem_init="sqr_imem.txt")
Compiling module xil_defaultlib.dmem(dmem_init="sqr_dmem.txt")
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.mips_test_sqr
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mips_test_sqr_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 01 13:45:54 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 01 13:45:54 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 942.250 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_test_sqr_behav -key {Behavioral:sim_1:Functional:mips_test_sqr} -tclbatch {mips_test_sqr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config {C:/Comp541Projects/Lab10\mips_test_sqr_behav.wcfg}
source mips_test_sqr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000004, 32'h8c040004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#02 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000008, 32'h0c000005, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h0000000c, 32'hzzzzzzzX, 32'h00000000, 32'hzzzzzzzX, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#03 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000000c, 32'hac020000, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h02, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#04 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000010, 32'h08000004, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b0, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000014, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#05 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000014, 32'h23bdfff8, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#06 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000018, 32'hafbf0004, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'h0000000c, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'h0000000c, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#07 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000001c, 32'hafa40000, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#08 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000020, 32'h28880002, 32'h0000000X, 1'b0, 32'h00000000, 32'hxxxxxxxx, 1'b1, 5'b1x011, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'h0000000X, 5'h08, 32'h0000000X, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#09 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000024, 32'h11000002, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'h00000000, 1'b0, 5'b1xx01, 1'bx, 32'h0000000X, 32'h00000000, 32'hxxxxxxxx, 5'h00, 32'h0000000X, 32'hzzzzzzzZ, 32'h0000000X, 32'hzzzzzzzZ, 2'b0x, 2'bxx, 1'b1, 1'b1, 2'bxx, 1'b0, 2'b00};
#10 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000028, 32'h00041020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#11 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000002c, 32'h08000012, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b0, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000030, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#12 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000030, 32'h2084ffff, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h04, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#13 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000034, 32'h0c000005, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000038, 32'hzzzzzzzX, 32'h00000000, 32'hzzzzzzzX, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#14 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000038, 32'h8fa40000, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#15 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000003c, 32'h00441020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#16 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000040, 32'h00441020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#17 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000044, 32'h2042ffff, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#18 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000048, 32'h8fbf0004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'h00000038, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'h00000038, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#19 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000004c, 32'h23bd0008, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#20 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000050, 32'h03e00008, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'h00000000, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxX, 5'h00, 32'hxxxxxxxX, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b11, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#21 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h00, 32'hxxxxxxxX, 32'hzzzzzzzX, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
$finish called at time : 50 ns : File "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" Line 84
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 942.250 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_test_sqr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 942.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 955.902 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter imem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:7]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-937] initial value of parameter dmem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_test_sqr
WARNING: [VRFC 10-756] identifier ERROR_pc is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:125]
WARNING: [VRFC 10-756] identifier ERROR_mem_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:126]
WARNING: [VRFC 10-756] identifier ERROR_ReadData1 is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:127]
WARNING: [VRFC 10-756] identifier ERROR_reg_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:128]
WARNING: [VRFC 10-756] identifier ERROR_pcsel is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:129]
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-311] analyzing module old_selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 125f64f5cf3045428116802f54d4e8ec --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_test_sqr_behav xil_defaultlib.mips_test_sqr xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port n4 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:46]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port n2 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port y [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:62]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port n2 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux4(N=5)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.addsub(N=32)
Compiling module xil_defaultlib.shifter(N=32)
Compiling module xil_defaultlib.logical(N=32)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem(imem_init="sqr_imem.txt")
Compiling module xil_defaultlib.dmem(dmem_init="sqr_dmem.txt")
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.mips_test_sqr
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mips_test_sqr_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 01 18:25:08 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 01 18:25:08 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 955.902 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_test_sqr_behav -key {Behavioral:sim_1:Functional:mips_test_sqr} -tclbatch {mips_test_sqr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config {C:/Comp541Projects/Lab10\mips_test_sqr_behav.wcfg}
source mips_test_sqr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000004, 32'h8c040004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#02 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000008, 32'h0c000005, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h0000000c, 32'hzzzzzzzX, 32'h00000000, 32'hzzzzzzzX, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#03 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000000c, 32'hac020000, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h02, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#04 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000010, 32'h08000004, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b0, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000014, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#05 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000014, 32'h23bdfff8, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#06 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000018, 32'hafbf0004, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'h0000000c, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'h0000000c, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#07 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000001c, 32'hafa40000, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#08 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000020, 32'h28880002, 32'h0000000X, 1'b0, 32'h00000000, 32'hxxxxxxxx, 1'b1, 5'b1x011, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'h0000000X, 5'h08, 32'h0000000X, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#09 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000024, 32'h11000002, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'h00000000, 1'b0, 5'b1xx01, 1'bx, 32'h0000000X, 32'h00000000, 32'hxxxxxxxx, 5'h00, 32'h0000000X, 32'hzzzzzzzZ, 32'h0000000X, 32'hzzzzzzzZ, 2'b0x, 2'bxx, 1'b1, 1'b1, 2'bxx, 1'b0, 2'b00};
#10 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000028, 32'h00041020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#11 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000002c, 32'h08000012, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b0, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000030, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#12 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000030, 32'h2084ffff, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h04, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#13 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000034, 32'h0c000005, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000038, 32'hzzzzzzzX, 32'h00000000, 32'hzzzzzzzX, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#14 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000038, 32'h8fa40000, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#15 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000003c, 32'h00441020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#16 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000040, 32'h00441020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#17 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000044, 32'h2042ffff, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#18 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000048, 32'h8fbf0004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'h00000038, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'h00000038, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#19 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000004c, 32'h23bd0008, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#20 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000050, 32'h03e00008, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'h00000000, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxX, 5'h00, 32'hxxxxxxxX, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b11, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#21 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h00, 32'hxxxxxxxX, 32'hzzzzzzzX, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
$finish called at time : 50 ns : File "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_test_sqr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 955.902 ; gain = 0.000
add_bp C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v 59
remove_bps -file C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v -line 59
add_bp C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v 59
remove_bps -file C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v -line 59
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 955.902 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter imem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:7]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-937] initial value of parameter dmem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_test_sqr
WARNING: [VRFC 10-756] identifier ERROR_pc is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:125]
WARNING: [VRFC 10-756] identifier ERROR_mem_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:126]
WARNING: [VRFC 10-756] identifier ERROR_ReadData1 is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:127]
WARNING: [VRFC 10-756] identifier ERROR_reg_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:128]
WARNING: [VRFC 10-756] identifier ERROR_pcsel is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:129]
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-311] analyzing module old_selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 125f64f5cf3045428116802f54d4e8ec --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_test_sqr_behav xil_defaultlib.mips_test_sqr xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port n4 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:46]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port n2 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port y [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:62]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port n2 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux4(N=5)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.addsub(N=32)
Compiling module xil_defaultlib.shifter(N=32)
Compiling module xil_defaultlib.logical(N=32)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem(imem_init="sqr_imem.txt")
Compiling module xil_defaultlib.dmem(dmem_init="sqr_dmem.txt")
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.mips_test_sqr
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mips_test_sqr_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 847244978 -regid "211013733_0_0_517" -xml C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webta..."
    (file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 01 18:32:58 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 955.902 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_test_sqr_behav -key {Behavioral:sim_1:Functional:mips_test_sqr} -tclbatch {mips_test_sqr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config {C:/Comp541Projects/Lab10\mips_test_sqr_behav.wcfg}
source mips_test_sqr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000004, 32'h8c040004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#02 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000008, 32'h0c000005, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h0000000c, 32'hzzzzzzzX, 32'h00000000, 32'hzzzzzzzX, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#03 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000000c, 32'hac020000, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h02, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#04 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000010, 32'h08000004, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b0, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000014, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#05 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000014, 32'h23bdfff8, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#06 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000018, 32'hafbf0004, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'h0000000c, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'h0000000c, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#07 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000001c, 32'hafa40000, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#08 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000020, 32'h28880002, 32'h0000000X, 1'b0, 32'h00000000, 32'hxxxxxxxx, 1'b1, 5'b1x011, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'h0000000X, 5'h08, 32'h0000000X, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#09 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000024, 32'h11000002, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'h00000000, 1'b0, 5'b1xx01, 1'bx, 32'h0000000X, 32'h00000000, 32'hxxxxxxxx, 5'h00, 32'h0000000X, 32'hzzzzzzzZ, 32'h0000000X, 32'hzzzzzzzZ, 2'b0x, 2'bxx, 1'b1, 1'b1, 2'bxx, 1'b0, 2'b00};
#10 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000028, 32'h00041020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#11 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000002c, 32'h08000012, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b0, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000030, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#12 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000030, 32'h2084ffff, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h04, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#13 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000034, 32'h0c000005, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000038, 32'hzzzzzzzX, 32'h00000000, 32'hzzzzzzzX, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#14 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000038, 32'h8fa40000, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#15 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000003c, 32'h00441020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#16 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000040, 32'h00441020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#17 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000044, 32'h2042ffff, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#18 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000048, 32'h8fbf0004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'h00000038, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'h00000038, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#19 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000004c, 32'h23bd0008, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#20 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000050, 32'h03e00008, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'h00000000, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxX, 5'h00, 32'hxxxxxxxX, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b11, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#21 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h00, 32'hxxxxxxxX, 32'hzzzzzzzX, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
$finish called at time : 50 ns : File "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_test_sqr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 955.902 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 955.902 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter imem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:7]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-937] initial value of parameter dmem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_test_sqr
WARNING: [VRFC 10-756] identifier ERROR_pc is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:125]
WARNING: [VRFC 10-756] identifier ERROR_mem_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:126]
WARNING: [VRFC 10-756] identifier ERROR_ReadData1 is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:127]
WARNING: [VRFC 10-756] identifier ERROR_reg_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:128]
WARNING: [VRFC 10-756] identifier ERROR_pcsel is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:129]
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-311] analyzing module old_selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 125f64f5cf3045428116802f54d4e8ec --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_test_sqr_behav xil_defaultlib.mips_test_sqr xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port n4 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:46]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port n2 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port y [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:62]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port n2 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux4(N=5)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.addsub(N=32)
Compiling module xil_defaultlib.shifter(N=32)
Compiling module xil_defaultlib.logical(N=32)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem(imem_init="sqr_imem.txt")
Compiling module xil_defaultlib.dmem(dmem_init="sqr_dmem.txt")
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.mips_test_sqr
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mips_test_sqr_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 01 18:34:46 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 01 18:34:46 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 955.902 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_test_sqr_behav -key {Behavioral:sim_1:Functional:mips_test_sqr} -tclbatch {mips_test_sqr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config {C:/Comp541Projects/Lab10\mips_test_sqr_behav.wcfg}
source mips_test_sqr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000004, 32'h8c040004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#02 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000008, 32'h0c000005, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h0000000c, 32'hzzzzzzzX, 32'h00000000, 32'hzzzzzzzX, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#03 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000000c, 32'hac020000, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h02, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#04 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000010, 32'h08000004, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b0, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000014, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#05 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000014, 32'h23bdfff8, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#06 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000018, 32'hafbf0004, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'h0000000c, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'h0000000c, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#07 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000001c, 32'hafa40000, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#08 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000020, 32'h28880002, 32'h0000000X, 1'b0, 32'h00000000, 32'hxxxxxxxx, 1'b1, 5'b1x011, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'h0000000X, 5'h08, 32'h0000000X, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#09 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000024, 32'h11000002, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'h00000000, 1'b0, 5'b1xx01, 1'bx, 32'h0000000X, 32'h00000000, 32'hxxxxxxxx, 5'h00, 32'h0000000X, 32'hzzzzzzzZ, 32'h0000000X, 32'hzzzzzzzZ, 2'b0x, 2'bxx, 1'b1, 1'b1, 2'bxx, 1'b0, 2'b00};
#10 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000028, 32'h00041020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#11 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000002c, 32'h08000012, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b0, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000030, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#12 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000030, 32'h2084ffff, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h04, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#13 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000034, 32'h0c000005, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000038, 32'hzzzzzzzX, 32'h00000000, 32'hzzzzzzzX, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#14 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000038, 32'h8fa40000, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#15 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000003c, 32'h00441020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#16 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000040, 32'h00441020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#17 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000044, 32'h2042ffff, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#18 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000048, 32'h8fbf0004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'h00000038, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'h00000038, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#19 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000004c, 32'h23bd0008, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#20 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000050, 32'h03e00008, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'h00000000, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxX, 5'h00, 32'hxxxxxxxX, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b11, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#21 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h00, 32'hxxxxxxxX, 32'hzzzzzzzX, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
$finish called at time : 50 ns : File "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_test_sqr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 955.902 ; gain = 0.000
add_bp C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v 59
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 961.500 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
Stopped at time : 0 fs : File "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" Line 59
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
Stopped at time : 0 fs : File "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" Line 59
step
Stopped at time : 0 fs : File "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" Line 74
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 961.500 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter imem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:7]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-937] initial value of parameter dmem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_test_sqr
WARNING: [VRFC 10-756] identifier ERROR_pc is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:125]
WARNING: [VRFC 10-756] identifier ERROR_mem_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:126]
WARNING: [VRFC 10-756] identifier ERROR_ReadData1 is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:127]
WARNING: [VRFC 10-756] identifier ERROR_reg_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:128]
WARNING: [VRFC 10-756] identifier ERROR_pcsel is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:129]
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-311] analyzing module old_selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 125f64f5cf3045428116802f54d4e8ec --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_test_sqr_behav xil_defaultlib.mips_test_sqr xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port n4 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:46]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port n2 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port y [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:62]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port n2 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux4(N=5)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.addsub(N=32)
Compiling module xil_defaultlib.shifter(N=32)
Compiling module xil_defaultlib.logical(N=32)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem(imem_init="sqr_imem.txt")
Compiling module xil_defaultlib.dmem(dmem_init="sqr_dmem.txt")
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.mips_test_sqr
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mips_test_sqr_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 01 18:40:46 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 01 18:40:46 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 961.500 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_test_sqr_behav -key {Behavioral:sim_1:Functional:mips_test_sqr} -tclbatch {mips_test_sqr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config {C:/Comp541Projects/Lab10\mips_test_sqr_behav.wcfg}
source mips_test_sqr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000004, 32'h8c040004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#02 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000008, 32'h0c000005, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h0000000c, 32'hzzzzzzzX, 32'h00000000, 32'hzzzzzzzX, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#03 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000000c, 32'hac020000, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h02, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#04 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000010, 32'h08000004, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b0, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000014, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#05 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000014, 32'h23bdfff8, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#06 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000018, 32'hafbf0004, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'h0000000c, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'h0000000c, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#07 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000001c, 32'hafa40000, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#08 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000020, 32'h28880002, 32'h0000000X, 1'b0, 32'h00000000, 32'hxxxxxxxx, 1'b1, 5'b1x011, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'h0000000X, 5'h08, 32'h0000000X, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#09 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000024, 32'h11000002, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'h00000000, 1'b0, 5'b1xx01, 1'bx, 32'h0000000X, 32'h00000000, 32'hxxxxxxxx, 5'h00, 32'h0000000X, 32'hzzzzzzzZ, 32'h0000000X, 32'hzzzzzzzZ, 2'b0x, 2'bxx, 1'b1, 1'b1, 2'bxx, 1'b0, 2'b00};
#10 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000028, 32'h00041020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#11 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000002c, 32'h08000012, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b0, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000030, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#12 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000030, 32'h2084ffff, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h04, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#13 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000034, 32'h0c000005, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000038, 32'hzzzzzzzX, 32'h00000000, 32'hzzzzzzzX, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#14 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000038, 32'h8fa40000, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#15 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000003c, 32'h00441020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#16 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000040, 32'h00441020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#17 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000044, 32'h2042ffff, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#18 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000048, 32'h8fbf0004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'h00000038, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'h00000038, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#19 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000004c, 32'h23bd0008, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#20 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000050, 32'h03e00008, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'h00000000, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxX, 5'h00, 32'hxxxxxxxX, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b11, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#21 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h00, 32'hxxxxxxxX, 32'hzzzzzzzX, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
$finish called at time : 50 ns : File "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_test_sqr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 961.500 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000004, 32'h8c040004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#02 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000008, 32'h0c000005, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h0000000c, 32'hzzzzzzzX, 32'h00000000, 32'hzzzzzzzX, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#03 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000000c, 32'hac020000, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h02, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#04 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000010, 32'h08000004, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b0, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000014, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#05 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000014, 32'h23bdfff8, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#06 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000018, 32'hafbf0004, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'h0000000c, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'h0000000c, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#07 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000001c, 32'hafa40000, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#08 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000020, 32'h28880002, 32'h0000000X, 1'b0, 32'h00000000, 32'hxxxxxxxx, 1'b1, 5'b1x011, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'h0000000X, 5'h08, 32'h0000000X, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#09 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000024, 32'h11000002, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'h00000000, 1'b0, 5'b1xx01, 1'bx, 32'h0000000X, 32'h00000000, 32'hxxxxxxxx, 5'h00, 32'h0000000X, 32'hzzzzzzzZ, 32'h0000000X, 32'hzzzzzzzZ, 2'b0x, 2'bxx, 1'b1, 1'b1, 2'bxx, 1'b0, 2'b00};
#10 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000028, 32'h00041020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000004, 32'h8c040004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
step
Stopped at time : 1500 ps : File "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" Line 80
add_bp C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v 59
restart
INFO: [Simtcl 6-17] Simulation restarted
step
Stopped at time : 0 fs : File "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" Line 33
step
Stopped at time : 0 fs : File "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" Line 34
step
Stopped at time : 0 fs : File "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" Line 35
step
Stopped at time : 0 fs : File "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" Line 36
step
Stopped at time : 0 fs : File "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" Line 37
step
Stopped at time : 0 fs : File "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" Line 38
run 1 ns
Stopped at time : 0 fs : File "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" Line 59
run 1 ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
Stopped at time : 1 ns : File "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" Line 59
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:16:18 ; elapsed = 06:19:50 . Memory (MB): peak = 1038.484 ; gain = 878.867
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv:9]
	Parameter imem_init bound to: sqr_imem.txt - type: string 
	Parameter dmem_init bound to: sqr_dmem.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'mips' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv:3]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv:29]
INFO: [Synth 8-256] done synthesizing module 'controller' (1#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv:29]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:3]
	Parameter Abits bound to: 32 - type: integer 
	Parameter Dbits bound to: 32 - type: integer 
	Parameter Nloc bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mux4' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv:3]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux4' (2#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv:3]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized0' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv:3]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized0' (2#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv:3]
INFO: [Synth 8-638] synthesizing module 'register_file' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv:9]
	Parameter Abits bound to: 5 - type: integer 
	Parameter Dbits bound to: 32 - type: integer 
	Parameter Nloc bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register_file' (3#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv:9]
WARNING: [Synth 8-689] width (5) of port connection 'n2' does not match port width (32) of module 'mux4' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:61]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux2.sv:3]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (4#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux2.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'y' does not match port width (1) of module 'mux2' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:62]
WARNING: [Synth 8-689] width (16) of port connection 'n2' does not match port width (32) of module 'mux2' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:63]
WARNING: [Synth 8-689] width (32) of port connection 'y' does not match port width (1) of module 'mux2' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:63]
INFO: [Synth 8-638] synthesizing module 'addsub' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v:3]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v:3]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fulladder' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v:3]
INFO: [Synth 8-256] done synthesizing module 'fulladder' (5#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v:3]
INFO: [Synth 8-256] done synthesizing module 'adder' (6#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v:3]
INFO: [Synth 8-256] done synthesizing module 'addsub' (7#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v:3]
WARNING: [Synth 8-350] instance 'bqeadder' of module 'addsub' requires 7 connections, but only 4 given [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:65]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v:3]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'addsub__parameterized0' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v:3]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addsub__parameterized0' (7#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v:3]
INFO: [Synth 8-638] synthesizing module 'shifter' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v:3]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shifter' (8#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v:3]
INFO: [Synth 8-638] synthesizing module 'logical' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'logical' (9#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v:23]
INFO: [Synth 8-638] synthesizing module 'comparator' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v:3]
INFO: [Synth 8-256] done synthesizing module 'comparator' (10#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v:3]
INFO: [Synth 8-256] done synthesizing module 'ALU' (11#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v:3]
INFO: [Synth 8-256] done synthesizing module 'datapath' (12#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:3]
INFO: [Synth 8-256] done synthesizing module 'mips' (13#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv:3]
INFO: [Synth 8-638] synthesizing module 'imem' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:3]
	Parameter Abits bound to: 32 - type: integer 
	Parameter Dbits bound to: 32 - type: integer 
	Parameter Nloc bound to: 32 - type: integer 
	Parameter imem_init bound to: sqr_imem.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'sqr_imem.txt' is read successfully [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:14]
INFO: [Synth 8-256] done synthesizing module 'imem' (14#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:3]
INFO: [Synth 8-638] synthesizing module 'dmem' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:9]
	Parameter Abits bound to: 32 - type: integer 
	Parameter Dbits bound to: 32 - type: integer 
	Parameter Nloc bound to: 32 - type: integer 
	Parameter dmem_init bound to: sqr_dmem.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'sqr_dmem.txt' is read successfully [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:23]
INFO: [Synth 8-256] done synthesizing module 'dmem' (15#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:9]
INFO: [Synth 8-256] done synthesizing module 'top' (16#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:16:20 ; elapsed = 06:19:51 . Memory (MB): peak = 1063.648 ; gain = 904.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:16:20 ; elapsed = 06:19:51 . Memory (MB): peak = 1063.648 ; gain = 904.031
---------------------------------------------------------------------------------
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:16:36 ; elapsed = 06:20:05 . Memory (MB): peak = 1457.363 ; gain = 1297.746
40 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1457.363 ; gain = 442.969
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:16:51 ; elapsed = 06:23:33 . Memory (MB): peak = 1489.262 ; gain = 1329.645
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv:9]
	Parameter imem_init bound to: sqr_imem.txt - type: string 
	Parameter dmem_init bound to: sqr_dmem.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'mips' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv:3]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv:29]
INFO: [Synth 8-256] done synthesizing module 'controller' (1#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv:29]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:3]
	Parameter Abits bound to: 32 - type: integer 
	Parameter Dbits bound to: 32 - type: integer 
	Parameter Nloc bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mux4' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv:3]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux4' (2#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv:3]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized0' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv:3]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized0' (2#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv:3]
INFO: [Synth 8-638] synthesizing module 'register_file' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv:9]
	Parameter Abits bound to: 5 - type: integer 
	Parameter Dbits bound to: 32 - type: integer 
	Parameter Nloc bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register_file' (3#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv:9]
WARNING: [Synth 8-689] width (5) of port connection 'n2' does not match port width (32) of module 'mux4' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:61]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux2.sv:3]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (4#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux2.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'y' does not match port width (1) of module 'mux2' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:62]
WARNING: [Synth 8-689] width (16) of port connection 'n2' does not match port width (32) of module 'mux2' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:63]
WARNING: [Synth 8-689] width (32) of port connection 'y' does not match port width (1) of module 'mux2' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:63]
INFO: [Synth 8-638] synthesizing module 'addsub' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v:3]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v:3]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fulladder' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v:3]
INFO: [Synth 8-256] done synthesizing module 'fulladder' (5#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v:3]
INFO: [Synth 8-256] done synthesizing module 'adder' (6#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v:3]
INFO: [Synth 8-256] done synthesizing module 'addsub' (7#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v:3]
WARNING: [Synth 8-350] instance 'bqeadder' of module 'addsub' requires 7 connections, but only 4 given [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:65]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v:3]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'addsub__parameterized0' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v:3]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addsub__parameterized0' (7#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v:3]
INFO: [Synth 8-638] synthesizing module 'shifter' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v:3]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shifter' (8#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v:3]
INFO: [Synth 8-638] synthesizing module 'logical' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'logical' (9#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v:23]
INFO: [Synth 8-638] synthesizing module 'comparator' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v:3]
INFO: [Synth 8-256] done synthesizing module 'comparator' (10#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v:3]
INFO: [Synth 8-256] done synthesizing module 'ALU' (11#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v:3]
INFO: [Synth 8-256] done synthesizing module 'datapath' (12#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:3]
INFO: [Synth 8-256] done synthesizing module 'mips' (13#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv:3]
INFO: [Synth 8-638] synthesizing module 'imem' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:3]
	Parameter Abits bound to: 32 - type: integer 
	Parameter Dbits bound to: 32 - type: integer 
	Parameter Nloc bound to: 32 - type: integer 
	Parameter imem_init bound to: sqr_imem.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'sqr_imem.txt' is read successfully [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:14]
INFO: [Synth 8-256] done synthesizing module 'imem' (14#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:3]
INFO: [Synth 8-638] synthesizing module 'dmem' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:9]
	Parameter Abits bound to: 32 - type: integer 
	Parameter Dbits bound to: 32 - type: integer 
	Parameter Nloc bound to: 32 - type: integer 
	Parameter dmem_init bound to: sqr_dmem.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'sqr_dmem.txt' is read successfully [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:23]
INFO: [Synth 8-256] done synthesizing module 'dmem' (15#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:9]
INFO: [Synth 8-256] done synthesizing module 'top' (16#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:16:52 ; elapsed = 06:23:35 . Memory (MB): peak = 1489.262 ; gain = 1329.645
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:16:52 ; elapsed = 06:23:35 . Memory (MB): peak = 1489.262 ; gain = 1329.645
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1545.348 ; gain = 56.086
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1545.348 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter imem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:7]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-937] initial value of parameter dmem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_test_sqr
WARNING: [VRFC 10-756] identifier ERROR_pc is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:125]
WARNING: [VRFC 10-756] identifier ERROR_mem_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:126]
WARNING: [VRFC 10-756] identifier ERROR_ReadData1 is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:127]
WARNING: [VRFC 10-756] identifier ERROR_reg_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:128]
WARNING: [VRFC 10-756] identifier ERROR_pcsel is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:129]
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-311] analyzing module old_selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 125f64f5cf3045428116802f54d4e8ec --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_test_sqr_behav xil_defaultlib.mips_test_sqr xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port n4 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:46]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port n2 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port y [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:62]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port n2 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux4(N=5)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.addsub(N=32)
Compiling module xil_defaultlib.shifter(N=32)
Compiling module xil_defaultlib.logical(N=32)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem(imem_init="sqr_imem.txt")
Compiling module xil_defaultlib.dmem(dmem_init="sqr_dmem.txt")
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.mips_test_sqr
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mips_test_sqr_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 01 18:46:30 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 01 18:46:30 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1545.348 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_test_sqr_behav -key {Behavioral:sim_1:Functional:mips_test_sqr} -tclbatch {mips_test_sqr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config {C:/Comp541Projects/Lab10\mips_test_sqr_behav.wcfg}
source mips_test_sqr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000004, 32'h8c040004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#02 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000008, 32'h0c000005, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h0000000c, 32'hzzzzzzzX, 32'h00000000, 32'hzzzzzzzX, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#03 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000000c, 32'hac020000, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h02, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#04 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000010, 32'h08000004, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b0, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000014, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#05 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000014, 32'h23bdfff8, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#06 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000018, 32'hafbf0004, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'h0000000c, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'h0000000c, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#07 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000001c, 32'hafa40000, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#08 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000020, 32'h28880002, 32'h0000000X, 1'b0, 32'h00000000, 32'hxxxxxxxx, 1'b1, 5'b1x011, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'h0000000X, 5'h08, 32'h0000000X, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#09 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000024, 32'h11000002, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'h00000000, 1'b0, 5'b1xx01, 1'bx, 32'h0000000X, 32'h00000000, 32'hxxxxxxxx, 5'h00, 32'h0000000X, 32'hzzzzzzzZ, 32'h0000000X, 32'hzzzzzzzZ, 2'b0x, 2'bxx, 1'b1, 1'b1, 2'bxx, 1'b0, 2'b00};
#10 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000028, 32'h00041020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#11 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000002c, 32'h08000012, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b0, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000030, 32'hzzzzzzzZ, 32'h00000000, 32'hzzzzzzzZ, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#12 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000030, 32'h2084ffff, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h04, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#13 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000034, 32'h0c000005, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000038, 32'hzzzzzzzX, 32'h00000000, 32'hzzzzzzzX, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#14 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000038, 32'h8fa40000, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#15 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000003c, 32'h00441020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#16 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000040, 32'h00441020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#17 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000044, 32'h2042ffff, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#18 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000048, 32'h8fbf0004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'h00000038, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'h00000038, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxx, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#19 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000004c, 32'h23bd0008, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'hzzzzzzzZ, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#20 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000050, 32'h03e00008, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'h00000000, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxX, 5'h00, 32'hxxxxxxxX, 32'hzzzzzzzZ, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b11, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#21 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h00, 32'hxxxxxxxX, 32'hzzzzzzzX, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
$finish called at time : 50 ns : File "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_test_sqr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1545.348 ; gain = 0.000
close [ open C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/sextmodule.sv w ]
add_files C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/sextmodule.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1545.348 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/sextmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sextmodule
ERROR: [VRFC 10-91] outputsize is not declared [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/sextmodule.sv:6]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/sextmodule.sv:6]
ERROR: [VRFC 10-1040] module sextmodule ignored due to previous errors [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/sextmodule.sv:3]
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:19:04 ; elapsed = 06:37:28 . Memory (MB): peak = 1545.348 ; gain = 1385.730
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv:9]
	Parameter imem_init bound to: sqr_imem.txt - type: string 
	Parameter dmem_init bound to: sqr_dmem.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'mips' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv:3]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv:29]
INFO: [Synth 8-256] done synthesizing module 'controller' (1#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv:29]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:3]
	Parameter Abits bound to: 32 - type: integer 
	Parameter Dbits bound to: 32 - type: integer 
	Parameter Nloc bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mux4' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv:3]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux4' (2#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv:3]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized0' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv:3]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized0' (2#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv:3]
INFO: [Synth 8-638] synthesizing module 'register_file' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv:9]
	Parameter Abits bound to: 5 - type: integer 
	Parameter Dbits bound to: 32 - type: integer 
	Parameter Nloc bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register_file' (3#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv:9]
WARNING: [Synth 8-689] width (5) of port connection 'n2' does not match port width (32) of module 'mux4' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:61]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux2.sv:3]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (4#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux2.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'y' does not match port width (1) of module 'mux2' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:62]
INFO: [Synth 8-638] synthesizing module 'sextmodule' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/sextmodule.sv:3]
INFO: [Synth 8-256] done synthesizing module 'sextmodule' (5#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/sextmodule.sv:3]
INFO: [Synth 8-638] synthesizing module 'addsub' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v:3]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v:3]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fulladder' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v:3]
INFO: [Synth 8-256] done synthesizing module 'fulladder' (6#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v:3]
INFO: [Synth 8-256] done synthesizing module 'adder' (7#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v:3]
INFO: [Synth 8-256] done synthesizing module 'addsub' (8#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v:3]
WARNING: [Synth 8-350] instance 'bqeadder' of module 'addsub' requires 7 connections, but only 4 given [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:65]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v:3]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'addsub__parameterized0' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v:3]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addsub__parameterized0' (8#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v:3]
INFO: [Synth 8-638] synthesizing module 'shifter' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v:3]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shifter' (9#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v:3]
INFO: [Synth 8-638] synthesizing module 'logical' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'logical' (10#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v:23]
INFO: [Synth 8-638] synthesizing module 'comparator' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v:3]
INFO: [Synth 8-256] done synthesizing module 'comparator' (11#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v:3]
INFO: [Synth 8-256] done synthesizing module 'ALU' (12#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v:3]
INFO: [Synth 8-256] done synthesizing module 'datapath' (13#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:3]
INFO: [Synth 8-256] done synthesizing module 'mips' (14#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv:3]
INFO: [Synth 8-638] synthesizing module 'imem' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:3]
	Parameter Abits bound to: 32 - type: integer 
	Parameter Dbits bound to: 32 - type: integer 
	Parameter Nloc bound to: 32 - type: integer 
	Parameter imem_init bound to: sqr_imem.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'sqr_imem.txt' is read successfully [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:14]
INFO: [Synth 8-256] done synthesizing module 'imem' (15#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:3]
INFO: [Synth 8-638] synthesizing module 'dmem' [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:9]
	Parameter Abits bound to: 32 - type: integer 
	Parameter Dbits bound to: 32 - type: integer 
	Parameter Nloc bound to: 32 - type: integer 
	Parameter dmem_init bound to: sqr_dmem.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'sqr_dmem.txt' is read successfully [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:23]
INFO: [Synth 8-256] done synthesizing module 'dmem' (16#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:9]
INFO: [Synth 8-256] done synthesizing module 'top' (17#1) [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:19:06 ; elapsed = 06:37:29 . Memory (MB): peak = 1545.348 ; gain = 1385.730
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:19:06 ; elapsed = 06:37:29 . Memory (MB): peak = 1545.348 ; gain = 1385.730
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1545.348 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/sextmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sextmodule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter imem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:7]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-937] initial value of parameter dmem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_test_sqr
WARNING: [VRFC 10-756] identifier ERROR_pc is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:125]
WARNING: [VRFC 10-756] identifier ERROR_mem_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:126]
WARNING: [VRFC 10-756] identifier ERROR_ReadData1 is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:127]
WARNING: [VRFC 10-756] identifier ERROR_reg_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:128]
WARNING: [VRFC 10-756] identifier ERROR_pcsel is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:129]
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-311] analyzing module old_selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 125f64f5cf3045428116802f54d4e8ec --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_test_sqr_behav xil_defaultlib.mips_test_sqr xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port n4 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:46]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port n2 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port y [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux4(N=5)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.sextmodule
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.addsub(N=32)
Compiling module xil_defaultlib.shifter(N=32)
Compiling module xil_defaultlib.logical(N=32)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem(imem_init="sqr_imem.txt")
Compiling module xil_defaultlib.dmem(dmem_init="sqr_dmem.txt")
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.mips_test_sqr
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mips_test_sqr_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 01 19:00:50 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 01 19:00:50 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1545.348 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_test_sqr_behav -key {Behavioral:sim_1:Functional:mips_test_sqr} -tclbatch {mips_test_sqr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config {C:/Comp541Projects/Lab10\mips_test_sqr_behav.wcfg}
source mips_test_sqr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h00000000, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000004, 32'h8c040004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'h00000000, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#02 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000008, 32'h0c000005, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h0000000c, 32'h00000000, 32'h00000000, 32'hzzzzzzzZ, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#03 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000000c, 32'hac020000, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h02, 32'hxxxxxxxx, 32'h00000000, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#04 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000010, 32'h08000004, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b0, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000014, 32'h00000000, 32'h00000000, 32'hzzzzzzzZ, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#05 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000014, 32'h23bdfff8, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h00000000, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#06 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000018, 32'hafbf0004, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'h0000000c, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'h0000000c, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#07 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000001c, 32'hafa40000, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#08 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000020, 32'h28880002, 32'h0000000X, 1'b0, 32'h00000000, 32'hxxxxxxxx, 1'b1, 5'b1x011, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'h0000000X, 5'h08, 32'h0000000X, 32'h00000000, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#09 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000024, 32'h11000002, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'h00000000, 1'b0, 5'b1xx01, 1'bx, 32'h0000000X, 32'h00000000, 32'hxxxxxxxx, 5'h00, 32'h0000000X, 32'h00000000, 32'h0000000X, 32'hzzzzzzzZ, 2'b0x, 2'bxx, 1'b1, 1'b1, 2'bxx, 1'b0, 2'b00};
#10 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000028, 32'h00041020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'h00000000, 32'h00000000, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#11 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000002c, 32'h08000012, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b0, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000030, 32'h00000000, 32'h00000000, 32'hzzzzzzzZ, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#12 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000030, 32'h2084ffff, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h04, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#13 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000034, 32'h0c000005, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000038, 32'h00000000, 32'h00000000, 32'hzzzzzzzZ, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#14 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000038, 32'h8fa40000, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#15 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000003c, 32'h00441020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#16 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000040, 32'h00441020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#17 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000044, 32'h2042ffff, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#18 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000048, 32'h8fbf0004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'h00000038, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'h00000038, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#19 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000004c, 32'h23bd0008, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h00000000, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#20 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000050, 32'h03e00008, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'h00000000, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxX, 5'h00, 32'hxxxxxxxX, 32'h00000000, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b11, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#21 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h00, 32'hxxxxxxxX, 32'h00000Xxx, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
$finish called at time : 50 ns : File "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_test_sqr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1545.348 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h00000000, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000004, 32'h8c040004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'h00000000, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h00000000, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000004, 32'h8c040004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'h00000000, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1545.348 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/sextmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sextmodule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter imem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:7]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-937] initial value of parameter dmem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_test_sqr
WARNING: [VRFC 10-756] identifier ERROR_pc is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:125]
WARNING: [VRFC 10-756] identifier ERROR_mem_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:126]
WARNING: [VRFC 10-756] identifier ERROR_ReadData1 is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:127]
WARNING: [VRFC 10-756] identifier ERROR_reg_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:128]
WARNING: [VRFC 10-756] identifier ERROR_pcsel is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:129]
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-311] analyzing module old_selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 125f64f5cf3045428116802f54d4e8ec --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_test_sqr_behav xil_defaultlib.mips_test_sqr xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port n4 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:46]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port n2 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port y [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux4(N=5)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.sextmodule
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.addsub(N=32)
Compiling module xil_defaultlib.shifter(N=32)
Compiling module xil_defaultlib.logical(N=32)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem(imem_init="sqr_imem.txt")
Compiling module xil_defaultlib.dmem(dmem_init="sqr_dmem.txt")
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.mips_test_sqr
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mips_test_sqr_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 01 19:09:36 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 01 19:09:36 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1545.348 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_test_sqr_behav -key {Behavioral:sim_1:Functional:mips_test_sqr} -tclbatch {mips_test_sqr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config {C:/Comp541Projects/Lab10\mips_test_sqr_behav.wcfg}
source mips_test_sqr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h0000003c, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000004, 32'h8c040004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'h00000004, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#02 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000008, 32'h0c000005, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h0000000c, 32'h00000005, 32'h00000000, 32'hzzzzzzzX, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#03 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000000c, 32'hac020000, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h02, 32'hxxxxxxxx, 32'h00000000, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#04 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000010, 32'h08000004, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b0, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000014, 32'h00000004, 32'h00000000, 32'hzzzzzzzZ, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#05 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000014, 32'h23bdfff8, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h0001fff8, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#06 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000018, 32'hafbf0004, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'h0000000c, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'h0000000c, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxx, 32'h00000004, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#07 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000001c, 32'hafa40000, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#08 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000020, 32'h28880002, 32'h0000000X, 1'b0, 32'h00000000, 32'hxxxxxxxx, 1'b1, 5'b1x011, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'h0000000X, 5'h08, 32'h0000000X, 32'h00000002, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#09 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000024, 32'h11000002, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'h00000000, 1'b0, 5'b1xx01, 1'bx, 32'h0000000X, 32'h00000000, 32'hxxxxxxxx, 5'h00, 32'h0000000X, 32'h00000002, 32'h0000000X, 32'hzzzzzzzZ, 2'b0x, 2'bxx, 1'b1, 1'b1, 2'bxx, 1'b0, 2'b00};
#10 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000028, 32'h00041020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'h00001020, 32'h00000000, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#11 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000002c, 32'h08000012, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b0, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000030, 32'h00000012, 32'h00000000, 32'hzzzzzzzZ, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#12 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000030, 32'h2084ffff, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h04, 32'hxxxxxxxx, 32'h0001ffff, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#13 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000034, 32'h0c000005, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000038, 32'h00000005, 32'h00000000, 32'hzzzzzzzX, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#14 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000038, 32'h8fa40000, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#15 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000003c, 32'h00441020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'h00001020, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#16 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000040, 32'h00441020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'h00001020, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#17 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000044, 32'h2042ffff, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'h0001ffff, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#18 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000048, 32'h8fbf0004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'h00000038, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'h00000038, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxx, 32'h00000004, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#19 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000004c, 32'h23bd0008, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h00000008, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#20 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000050, 32'h03e00008, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'h00000000, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxX, 5'h00, 32'hxxxxxxxX, 32'h00000008, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b11, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#21 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h00, 32'hxxxxxxxX, 32'h000Xxxxx, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
$finish called at time : 50 ns : File "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_test_sqr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1545.348 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h0000003c, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000004, 32'h8c040004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'h00000004, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
run 1 ns
#02 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000008, 32'h0c000005, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h0000000c, 32'h00000005, 32'h00000000, 32'hzzzzzzzX, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
run 1 ns
#03 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000000c, 32'hac020000, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h02, 32'hxxxxxxxx, 32'h00000000, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
run 1 ns
#04 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000010, 32'h08000004, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b0, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000014, 32'h00000004, 32'h00000000, 32'hzzzzzzzZ, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
run 1 ns
#05 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000014, 32'h23bdfff8, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h0001fff8, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h0000003c, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000004, 32'h8c040004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'h00000004, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
run 1 ns
#02 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000008, 32'h0c000005, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h0000000c, 32'h00000005, 32'h00000000, 32'hzzzzzzzX, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
run 1 ns
#03 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000000c, 32'hac020000, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h02, 32'hxxxxxxxx, 32'h00000000, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
run 1 ns
#04 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000010, 32'h08000004, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b0, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000014, 32'h00000004, 32'h00000000, 32'hzzzzzzzZ, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
run 1 ns
#05 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000014, 32'h23bdfff8, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h0001fff8, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1566.965 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/sextmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sextmodule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter imem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:7]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-937] initial value of parameter dmem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_test_sqr
WARNING: [VRFC 10-756] identifier ERROR_pc is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:125]
WARNING: [VRFC 10-756] identifier ERROR_mem_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:126]
WARNING: [VRFC 10-756] identifier ERROR_ReadData1 is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:127]
WARNING: [VRFC 10-756] identifier ERROR_reg_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:128]
WARNING: [VRFC 10-756] identifier ERROR_pcsel is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:129]
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-311] analyzing module old_selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 125f64f5cf3045428116802f54d4e8ec --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_test_sqr_behav xil_defaultlib.mips_test_sqr xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port n4 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:46]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port n2 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port y [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux4(N=5)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.sextmodule
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.addsub(N=32)
Compiling module xil_defaultlib.shifter(N=32)
Compiling module xil_defaultlib.logical(N=32)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem(imem_init="sqr_imem.txt")
Compiling module xil_defaultlib.dmem(dmem_init="sqr_dmem.txt")
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.mips_test_sqr
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mips_test_sqr_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2256865281 -regid "211013733_0_0_517" -xml C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webt..."
    (file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 01 19:14:55 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1566.965 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_test_sqr_behav -key {Behavioral:sim_1:Functional:mips_test_sqr} -tclbatch {mips_test_sqr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config {C:/Comp541Projects/Lab10\mips_test_sqr_behav.wcfg}
source mips_test_sqr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h0000003c, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000004, 32'h8c040004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'h00000004, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#02 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000008, 32'h0c000005, 32'h00000000, 1'b1, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h0000000c, 32'h00000005, 32'h00000000, 32'hzzzzzzzX, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b1, 2'bxx};
#03 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000000c, 32'hac020000, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h02, 32'hxxxxxxxx, 32'h00000000, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#04 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000010, 32'h08000004, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b0, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000014, 32'h00000004, 32'h00000000, 32'hzzzzzzzZ, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#05 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000014, 32'h23bdfff8, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h0001fff8, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#06 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000018, 32'hafbf0004, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'h0000000c, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'h0000000c, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxx, 32'h00000004, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#07 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000001c, 32'hafa40000, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#08 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000020, 32'h28880002, 32'h0000000X, 1'b0, 32'h00000000, 32'hxxxxxxxx, 1'b1, 5'b1x011, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'h0000000X, 5'h08, 32'h0000000X, 32'h00000002, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#09 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000024, 32'h11000002, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'h00000000, 1'b0, 5'b1xx01, 1'bx, 32'h0000000X, 32'h00000000, 32'hxxxxxxxx, 5'h00, 32'h0000000X, 32'h00000002, 32'h0000000X, 32'hzzzzzzzZ, 2'b0x, 2'bxx, 1'b1, 1'b1, 2'bxx, 1'b0, 2'b00};
#10 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000028, 32'h00041020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'h00001020, 32'h00000000, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#11 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000002c, 32'h08000012, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b0, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000030, 32'h00000012, 32'h00000000, 32'hzzzzzzzZ, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#12 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000030, 32'h2084ffff, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h04, 32'hxxxxxxxx, 32'h0001ffff, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#13 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000034, 32'h0c000005, 32'h00000000, 1'b1, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000038, 32'h00000005, 32'h00000000, 32'hzzzzzzzX, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b1, 2'bxx};
#14 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000038, 32'h8fa40000, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#15 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000003c, 32'h00441020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'h00001020, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#16 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000040, 32'h00441020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'h00001020, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#17 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000044, 32'h2042ffff, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'h0001ffff, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#18 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000048, 32'h8fbf0004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'h00000038, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'h00000038, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxx, 32'h00000004, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#19 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000004c, 32'h23bd0008, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h00000008, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#20 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000050, 32'h03e00008, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'h00000000, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxX, 5'h00, 32'hxxxxxxxX, 32'h00000008, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b11, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#21 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h00, 32'hxxxxxxxX, 32'h000Xxxxx, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
$finish called at time : 50 ns : File "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_test_sqr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1566.965 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h0000003c, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000004, 32'h8c040004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'h00000004, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
run 1 ns
#02 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000008, 32'h0c000005, 32'h00000000, 1'b1, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h0000000c, 32'h00000005, 32'h00000000, 32'hzzzzzzzX, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b1, 2'bxx};
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1580.219 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/sextmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sextmodule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter imem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:7]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-937] initial value of parameter dmem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_test_sqr
WARNING: [VRFC 10-756] identifier ERROR_pc is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:125]
WARNING: [VRFC 10-756] identifier ERROR_mem_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:126]
WARNING: [VRFC 10-756] identifier ERROR_ReadData1 is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:127]
WARNING: [VRFC 10-756] identifier ERROR_reg_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:128]
WARNING: [VRFC 10-756] identifier ERROR_pcsel is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:129]
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-311] analyzing module old_selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 125f64f5cf3045428116802f54d4e8ec --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_test_sqr_behav xil_defaultlib.mips_test_sqr xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port n4 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:46]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port n2 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port y [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux4(N=5)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.sextmodule
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.addsub(N=32)
Compiling module xil_defaultlib.shifter(N=32)
Compiling module xil_defaultlib.logical(N=32)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem(imem_init="sqr_imem.txt")
Compiling module xil_defaultlib.dmem(dmem_init="sqr_dmem.txt")
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.mips_test_sqr
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mips_test_sqr_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2970277123 -regid "211013733_0_0_517" -xml C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webt..."
    (file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 01 19:22:29 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1580.219 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_test_sqr_behav -key {Behavioral:sim_1:Functional:mips_test_sqr} -tclbatch {mips_test_sqr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config {C:/Comp541Projects/Lab10\mips_test_sqr_behav.wcfg}
source mips_test_sqr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h0000003c, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000004, 32'h8c040004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'h00000004, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#02 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000008, 32'h0c000005, 32'h00000000, 1'b1, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h0000000c, 32'h00000005, 32'h00000000, 32'hzzzzzzzX, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b1, 2'bxx};
#03 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000000c, 32'hac020000, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h02, 32'hxxxxxxxx, 32'h00000000, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#04 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000010, 32'h08000004, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b0, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000014, 32'h00000004, 32'h00000000, 32'hzzzzzzzZ, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#05 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000014, 32'h23bdfff8, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h0001fff8, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#06 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000018, 32'hafbf0004, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'h0000000c, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'h0000000c, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxx, 32'h00000004, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#07 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000001c, 32'hafa40000, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#08 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000020, 32'h28880002, 32'h0000000X, 1'b0, 32'h00000000, 32'hxxxxxxxx, 1'b1, 5'b1x011, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'h0000000X, 5'h08, 32'h0000000X, 32'h00000002, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#09 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000024, 32'h11000002, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'h00000000, 1'b0, 5'b1xx01, 1'bx, 32'h0000000X, 32'h00000000, 32'hxxxxxxxx, 5'h00, 32'h0000000X, 32'h00000002, 32'h0000000X, 32'hzzzzzzzZ, 2'b0x, 2'bxx, 1'b1, 1'b1, 2'bxx, 1'b0, 2'b00};
#10 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000028, 32'h00041020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'h00001020, 32'h00000000, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#11 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000002c, 32'h08000012, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b0, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000030, 32'h00000012, 32'h00000000, 32'hzzzzzzzZ, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#12 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000030, 32'h2084ffff, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h04, 32'hxxxxxxxx, 32'h0001ffff, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#13 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000034, 32'h0c000005, 32'h00000000, 1'b1, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000038, 32'h00000005, 32'h00000000, 32'hzzzzzzzX, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b1, 2'bxx};
#14 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000038, 32'h8fa40000, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#15 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000003c, 32'h00441020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'h00001020, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#16 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000040, 32'h00441020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'h00001020, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#17 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000044, 32'h2042ffff, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'h0001ffff, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#18 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000048, 32'h8fbf0004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'h00000038, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'h00000038, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxx, 32'h00000004, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#19 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000004c, 32'h23bd0008, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h00000008, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#20 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000050, 32'h03e00008, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'h00000000, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxX, 5'h00, 32'hxxxxxxxX, 32'h00000008, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b11, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#21 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h00, 32'hxxxxxxxX, 32'h000Xxxxx, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
$finish called at time : 50 ns : File "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" Line 84
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1580.219 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_test_sqr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1580.219 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1619.668 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/sextmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sextmodule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter imem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:7]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-937] initial value of parameter dmem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_test_sqr
WARNING: [VRFC 10-756] identifier ERROR_pc is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:125]
WARNING: [VRFC 10-756] identifier ERROR_mem_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:126]
WARNING: [VRFC 10-756] identifier ERROR_ReadData1 is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:127]
WARNING: [VRFC 10-756] identifier ERROR_reg_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:128]
WARNING: [VRFC 10-756] identifier ERROR_pcsel is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:129]
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-311] analyzing module old_selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 125f64f5cf3045428116802f54d4e8ec --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_test_sqr_behav xil_defaultlib.mips_test_sqr xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port n4 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:46]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port n2 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port y [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux4(N=5)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.sextmodule
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.addsub(N=32)
Compiling module xil_defaultlib.shifter(N=32)
Compiling module xil_defaultlib.logical(N=32)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem(imem_init="sqr_imem.txt")
Compiling module xil_defaultlib.dmem(dmem_init="sqr_dmem.txt")
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.mips_test_sqr
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mips_test_sqr_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 01 19:31:55 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 01 19:31:55 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1619.668 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_test_sqr_behav -key {Behavioral:sim_1:Functional:mips_test_sqr} -tclbatch {mips_test_sqr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config {C:/Comp541Projects/Lab10\mips_test_sqr_behav.wcfg}
source mips_test_sqr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Illegal binary digit '3' found in data of file "sqr_dmem.txt"
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h0000003c, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000004, 32'h8c040004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'h00000004, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#02 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000008, 32'h0c000005, 32'h00000000, 1'b1, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h0000000c, 32'h00000005, 32'h00000000, 32'hzzzzzzzX, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b1, 2'bxx};
#03 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000000c, 32'hac020000, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h02, 32'hxxxxxxxx, 32'h00000000, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#04 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000010, 32'h08000004, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b0, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000014, 32'h00000004, 32'h00000000, 32'hzzzzzzzZ, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#05 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000014, 32'h23bdfff8, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h0001fff8, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#06 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000018, 32'hafbf0004, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'h0000000c, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'h0000000c, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxx, 32'h00000004, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#07 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000001c, 32'hafa40000, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#08 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000020, 32'h28880002, 32'h0000000X, 1'b0, 32'h00000000, 32'hxxxxxxxx, 1'b1, 5'b1x011, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'h0000000X, 5'h08, 32'h0000000X, 32'h00000002, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#09 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000024, 32'h11000002, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'h00000000, 1'b0, 5'b1xx01, 1'bx, 32'h0000000X, 32'h00000000, 32'hxxxxxxxx, 5'h00, 32'h0000000X, 32'h00000002, 32'h0000000X, 32'hzzzzzzzZ, 2'b0x, 2'bxx, 1'b1, 1'b1, 2'bxx, 1'b0, 2'b00};
#10 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000028, 32'h00041020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'h00001020, 32'h00000000, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#11 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000002c, 32'h08000012, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b0, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000030, 32'h00000012, 32'h00000000, 32'hzzzzzzzZ, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#12 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000030, 32'h2084ffff, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h04, 32'hxxxxxxxx, 32'h0001ffff, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#13 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000034, 32'h0c000005, 32'h00000000, 1'b1, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000038, 32'h00000005, 32'h00000000, 32'hzzzzzzzX, 2'bx0, 2'b10, 1'bx, 1'bx, 2'b00, 1'b1, 2'bxx};
#14 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000038, 32'h8fa40000, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#15 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000003c, 32'h00441020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'h00001020, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#16 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000040, 32'h00441020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'h00001020, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#17 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000044, 32'h2042ffff, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'h0001ffff, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#18 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000048, 32'h8fbf0004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'h00000038, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'h00000038, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxx, 32'h00000004, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#19 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000004c, 32'h23bd0008, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h00000008, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#20 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000050, 32'h03e00008, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'h00000000, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxX, 5'h00, 32'hxxxxxxxX, 32'h00000008, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b11, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#21 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h00, 32'hxxxxxxxX, 32'h000Xxxxx, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
$finish called at time : 50 ns : File "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_test_sqr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1619.668 ; gain = 0.000
save_wave_config {C:/Comp541Projects/Lab10\mips_test_sqr_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1619.668 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/sextmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sextmodule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
ERROR: [VRFC 10-1412] syntax error near ; [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv:48]
ERROR: [VRFC 10-1040] module controller ignored due to previous errors [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv:29]
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/sextmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sextmodule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter imem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:7]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-937] initial value of parameter dmem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_test_sqr
WARNING: [VRFC 10-756] identifier ERROR_pc is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:125]
WARNING: [VRFC 10-756] identifier ERROR_mem_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:126]
WARNING: [VRFC 10-756] identifier ERROR_ReadData1 is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:127]
WARNING: [VRFC 10-756] identifier ERROR_reg_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:128]
WARNING: [VRFC 10-756] identifier ERROR_pcsel is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:129]
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-311] analyzing module old_selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 125f64f5cf3045428116802f54d4e8ec --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_test_sqr_behav xil_defaultlib.mips_test_sqr xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port n4 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:46]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port n2 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port y [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux4(N=5)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.sextmodule
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.addsub(N=32)
Compiling module xil_defaultlib.shifter(N=32)
Compiling module xil_defaultlib.logical(N=32)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem(imem_init="sqr_imem.txt")
Compiling module xil_defaultlib.dmem(dmem_init="sqr_dmem.txt")
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.mips_test_sqr
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mips_test_sqr_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 01 19:37:38 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 01 19:37:38 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1619.668 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_test_sqr_behav -key {Behavioral:sim_1:Functional:mips_test_sqr} -tclbatch {mips_test_sqr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config {C:/Comp541Projects/Lab10\mips_test_sqr_behav.wcfg}
source mips_test_sqr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Illegal binary digit '3' found in data of file "sqr_dmem.txt"
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h0000003c, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000004, 32'h8c040004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'h00000004, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#02 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000008, 32'h0c000005, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h0000000c, 32'h00000005, 32'h00000000, 32'hzzzzzzzX, 2'b10, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#03 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000014, 32'h23bdfff8, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h0001fff8, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#04 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000018, 32'hafbf0004, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'h0000000c, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'h0000000c, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxx, 32'h00000004, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#05 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000001c, 32'hafa40000, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#06 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000020, 32'h28880002, 32'h0000000X, 1'b0, 32'h00000000, 32'hxxxxxxxx, 1'b1, 5'b1x011, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'h0000000X, 5'h08, 32'h0000000X, 32'h00000002, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#07 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000024, 32'h11000002, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'h00000000, 1'b0, 5'b1xx01, 1'bx, 32'h0000000X, 32'h00000000, 32'hxxxxxxxx, 5'h00, 32'h0000000X, 32'h00000002, 32'h0000000X, 32'hzzzzzzzZ, 2'b0x, 2'bxx, 1'b1, 1'b1, 2'bxx, 1'b0, 2'b00};
#08 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000028, 32'h00041020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'h00001020, 32'h00000000, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#09 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000002c, 32'h08000012, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b0, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000030, 32'h00000012, 32'h00000000, 32'hzzzzzzzZ, 2'b10, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#10 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000048, 32'h8fbf0004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxx, 32'h00000004, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#11 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000004c, 32'h23bd0008, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h00000008, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#12 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000050, 32'h03e00008, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'h00000000, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxX, 5'h00, 32'hxxxxxxxX, 32'h00000008, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b11, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#13 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h00, 32'hxxxxxxxX, 32'h000Xxxxx, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
$finish called at time : 50 ns : File "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_test_sqr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1619.668 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ns
ERROR: Illegal binary digit '3' found in data of file "sqr_dmem.txt"
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h0000003c, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000004, 32'h8c040004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'h00000004, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
run 1 ns
#02 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000008, 32'h0c000005, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h0000000c, 32'h00000005, 32'h00000000, 32'hzzzzzzzX, 2'b10, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
run 1 ns
#03 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000014, 32'h23bdfff8, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h0001fff8, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
run 1 ns
#04 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000018, 32'hafbf0004, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'h0000000c, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'h0000000c, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxx, 32'h00000004, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
run 1 ns
#05 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000001c, 32'hafa40000, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
save_wave_config {C:/Comp541Projects/Lab10\mips_test_sqr_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1649.750 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/sextmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sextmodule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter imem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:7]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-937] initial value of parameter dmem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_test_sqr
WARNING: [VRFC 10-756] identifier ERROR_pc is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:125]
WARNING: [VRFC 10-756] identifier ERROR_mem_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:126]
WARNING: [VRFC 10-756] identifier ERROR_ReadData1 is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:127]
WARNING: [VRFC 10-756] identifier ERROR_reg_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:128]
WARNING: [VRFC 10-756] identifier ERROR_pcsel is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:129]
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-311] analyzing module old_selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 125f64f5cf3045428116802f54d4e8ec --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_test_sqr_behav xil_defaultlib.mips_test_sqr xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port n4 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:46]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port n2 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port y [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux4(N=5)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.sextmodule
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.addsub(N=32)
Compiling module xil_defaultlib.shifter(N=32)
Compiling module xil_defaultlib.logical(N=32)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem(imem_init="sqr_imem.txt")
Compiling module xil_defaultlib.dmem(dmem_init="sqr_dmem.txt")
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.mips_test_sqr
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mips_test_sqr_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2274764283 -regid "211013733_0_0_517" -xml C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webt..."
    (file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl" line 42)
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 01 19:51:06 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1649.750 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_test_sqr_behav -key {Behavioral:sim_1:Functional:mips_test_sqr} -tclbatch {mips_test_sqr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config {C:/Comp541Projects/Lab10\mips_test_sqr_behav.wcfg}
source mips_test_sqr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h0000003c, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000004, 32'h8c040004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'h00000004, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#02 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000008, 32'h0c000005, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h0000000c, 32'h00000005, 32'h00000000, 32'hzzzzzzzX, 2'b10, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#03 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000014, 32'h23bdfff8, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h0001fff8, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#04 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000018, 32'hafbf0004, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'h0000000c, 1'b0, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'h0000000c, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxx, 32'h00000004, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#05 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000001c, 32'hafa40000, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
#06 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000020, 32'h28880002, 32'h0000000X, 1'b0, 32'h00000000, 32'hxxxxxxxx, 1'b1, 5'b1x011, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'h0000000X, 5'h08, 32'h0000000X, 32'h00000002, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#07 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000024, 32'h11000002, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'h00000000, 1'b0, 5'b1xx01, 1'bx, 32'h0000000X, 32'h00000000, 32'hxxxxxxxx, 5'h00, 32'h0000000X, 32'h00000002, 32'h0000000X, 32'hzzzzzzzZ, 2'b0x, 2'bxx, 1'b1, 1'b1, 2'bxx, 1'b0, 2'b00};
#08 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000028, 32'h00041020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'h00001020, 32'h00000000, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#09 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000002c, 32'h08000012, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b0, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000030, 32'h00000012, 32'h00000000, 32'hzzzzzzzZ, 2'b10, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#10 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000048, 32'h8fbf0004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'h0000000c, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'h0000000c, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxx, 32'h00000004, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#11 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000004c, 32'h23bd0008, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h00000008, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#12 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000050, 32'h03e00008, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'h00000000, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxX, 5'h00, 32'hxxxxxxxX, 32'h00000008, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b11, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#13 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h00, 32'hxxxxxxxX, 32'h000Xxxxx, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
$finish called at time : 50 ns : File "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_test_sqr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1649.750 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h0000003c, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000004, 32'h8c040004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'h00000004, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
run 1 ns
#02 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000008, 32'h0c000005, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h0000000c, 32'h00000005, 32'h00000000, 32'hzzzzzzzX, 2'b10, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
run 1 ns
#03 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000014, 32'h23bdfff8, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h0001fff8, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
run 1 ns
#04 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000018, 32'hafbf0004, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'h0000000c, 1'b0, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'h0000000c, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxx, 32'h00000004, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
run 1 ns
#05 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000001c, 32'hafa40000, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b1, 2'b00};
run 1 ns
#06 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000020, 32'h28880002, 32'h0000000X, 1'b0, 32'h00000000, 32'hxxxxxxxx, 1'b1, 5'b1x011, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'h0000000X, 5'h08, 32'h0000000X, 32'h00000002, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
run 1 ns
#07 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000024, 32'h11000002, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'h00000000, 1'b0, 5'b1xx01, 1'bx, 32'h0000000X, 32'h00000000, 32'hxxxxxxxx, 5'h00, 32'h0000000X, 32'h00000002, 32'h0000000X, 32'hzzzzzzzZ, 2'b0x, 2'bxx, 1'b1, 1'b1, 2'bxx, 1'b0, 2'b00};
run 1 ns
#08 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000028, 32'h00041020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'h00001020, 32'h00000000, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1649.750 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/sextmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sextmodule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter imem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:7]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-937] initial value of parameter dmem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_test_sqr
WARNING: [VRFC 10-756] identifier ERROR_pc is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:125]
WARNING: [VRFC 10-756] identifier ERROR_mem_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:126]
WARNING: [VRFC 10-756] identifier ERROR_ReadData1 is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:127]
WARNING: [VRFC 10-756] identifier ERROR_reg_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:128]
WARNING: [VRFC 10-756] identifier ERROR_pcsel is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:129]
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-311] analyzing module old_selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 125f64f5cf3045428116802f54d4e8ec --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_test_sqr_behav xil_defaultlib.mips_test_sqr xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port n4 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:46]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port n2 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port y [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux4(N=5)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.sextmodule
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.addsub(N=32)
Compiling module xil_defaultlib.shifter(N=32)
Compiling module xil_defaultlib.logical(N=32)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem(imem_init="sqr_imem.txt")
Compiling module xil_defaultlib.dmem(dmem_init="sqr_dmem.txt")
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.mips_test_sqr
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mips_test_sqr_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 01 20:02:41 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 01 20:02:41 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1649.750 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_test_sqr_behav -key {Behavioral:sim_1:Functional:mips_test_sqr} -tclbatch {mips_test_sqr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config {C:/Comp541Projects/Lab10\mips_test_sqr_behav.wcfg}
source mips_test_sqr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h0000003c, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000004, 32'h8c040004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'h00000004, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#02 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000008, 32'h0c000005, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h0000000c, 32'h00000005, 32'h00000000, 32'hzzzzzzzX, 2'b10, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#03 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000014, 32'h23bdfff8, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h0001fff8, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#04 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000018, 32'hafbf0004, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'h0000000c, 1'b0, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'h0000000c, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxX, 32'h00000004, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'bxx, 1'b1, 1'b1, 2'bxx, 1'b1, 2'b00};
#05 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000001c, 32'hafa40000, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxX, 32'h00000000, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'bxx, 1'b1, 1'b1, 2'bxx, 1'b1, 2'b00};
#06 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000020, 32'h28880002, 32'h0000000X, 1'b0, 32'h00000000, 32'hxxxxxxxx, 1'b1, 5'b1x011, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'h0000000X, 5'h08, 32'h0000000X, 32'h00000002, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#07 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000024, 32'h11000002, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'h00000000, 1'b0, 5'b1xx01, 1'bx, 32'h0000000X, 32'h00000000, 32'hxxxxxxxx, 5'h00, 32'h0000000X, 32'h00000002, 32'h0000000X, 32'hzzzzzzzZ, 2'b0x, 2'bxx, 1'b1, 1'b0, 2'bxx, 1'b0, 2'b00};
#08 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000028, 32'h00041020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'h00001020, 32'h00000000, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#09 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000002c, 32'h08000012, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000030, 32'h00000012, 32'h00000000, 32'hzzzzzzzZ, 2'b10, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#10 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000048, 32'h8fbf0004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'h00000030, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'h00000030, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxx, 32'h00000004, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#11 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000004c, 32'h23bd0008, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h00000008, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#12 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000050, 32'h03e00008, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'h00000000, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxX, 5'h00, 32'hxxxxxxxX, 32'h00000008, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b11, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#13 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h00, 32'hxxxxxxxX, 32'h000Xxxxx, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
$finish called at time : 50 ns : File "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_test_sqr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1654.395 ; gain = 4.645
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1668.371 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/sextmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sextmodule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
ERROR: [VRFC 10-529] concurrent assignment to a non-net R is not permitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v:22]
ERROR: [VRFC 10-1040] module ALU ignored due to previous errors [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v:3]
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/sextmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sextmodule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter imem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:7]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-937] initial value of parameter dmem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_test_sqr
WARNING: [VRFC 10-756] identifier ERROR_pc is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:125]
WARNING: [VRFC 10-756] identifier ERROR_mem_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:126]
WARNING: [VRFC 10-756] identifier ERROR_ReadData1 is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:127]
WARNING: [VRFC 10-756] identifier ERROR_reg_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:128]
WARNING: [VRFC 10-756] identifier ERROR_pcsel is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:129]
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-311] analyzing module old_selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 125f64f5cf3045428116802f54d4e8ec --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_test_sqr_behav xil_defaultlib.mips_test_sqr xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port n4 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:46]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port n2 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port y [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux4(N=5)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.sextmodule
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.addsub(N=32)
Compiling module xil_defaultlib.shifter(N=32)
Compiling module xil_defaultlib.logical(N=32)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem(imem_init="sqr_imem.txt")
Compiling module xil_defaultlib.dmem(dmem_init="sqr_dmem.txt")
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.mips_test_sqr
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mips_test_sqr_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 01 20:16:25 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 01 20:16:25 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1668.371 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_test_sqr_behav -key {Behavioral:sim_1:Functional:mips_test_sqr} -tclbatch {mips_test_sqr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config {C:/Comp541Projects/Lab10\mips_test_sqr_behav.wcfg}
source mips_test_sqr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h0000003c, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000004, 32'h8c040004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'h00000004, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#02 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000008, 32'h0c000005, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h0000000c, 32'h00000005, 32'h00000000, 32'hzzzzzzzX, 2'b10, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#03 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000014, 32'h23bdfff8, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h0001fff8, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#04 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000018, 32'hafbf0004, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'h0000000c, 1'b0, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'h0000000c, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxX, 32'h00000004, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'bxx, 1'b1, 1'b1, 2'bxx, 1'b1, 2'b00};
#05 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000001c, 32'hafa40000, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxX, 32'h00000000, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'bxx, 1'b1, 1'b1, 2'bxx, 1'b1, 2'b00};
#06 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000020, 32'h28880002, 32'h0000000X, 1'b0, 32'h00000000, 32'hxxxxxxxx, 1'b1, 5'b1x011, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'h0000000X, 5'h08, 32'h0000000X, 32'h00000002, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#07 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000024, 32'h11000002, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'h00000000, 1'b0, 5'b1xx01, 1'bx, 32'h0000000X, 32'h00000000, 32'hxxxxxxxx, 5'h00, 32'h0000000X, 32'h00000002, 32'h0000000X, 32'hzzzzzzzZ, 2'b0x, 2'bxx, 1'b1, 1'b0, 2'bxx, 1'b0, 2'b00};
#08 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000028, 32'h00041020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'h00001020, 32'h00000000, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#09 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000002c, 32'h08000012, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000030, 32'h00000012, 32'h00000000, 32'hzzzzzzzZ, 2'b10, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#10 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000048, 32'h8fbf0004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'h00000030, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'h00000030, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxx, 32'h00000004, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#11 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000004c, 32'h23bd0008, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h00000008, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#12 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000050, 32'h03e00008, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'h00000000, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxX, 5'h00, 32'hxxxxxxxX, 32'h00000008, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b11, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#13 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h00, 32'hxxxxxxxX, 32'h000Xxxxx, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
$finish called at time : 50 ns : File "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_test_sqr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1668.371 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1668.371 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/sextmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sextmodule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter imem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:7]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-937] initial value of parameter dmem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_test_sqr
WARNING: [VRFC 10-756] identifier ERROR_pc is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:125]
WARNING: [VRFC 10-756] identifier ERROR_mem_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:126]
WARNING: [VRFC 10-756] identifier ERROR_ReadData1 is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:127]
WARNING: [VRFC 10-756] identifier ERROR_reg_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:128]
WARNING: [VRFC 10-756] identifier ERROR_pcsel is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:129]
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-311] analyzing module old_selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 125f64f5cf3045428116802f54d4e8ec --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_test_sqr_behav xil_defaultlib.mips_test_sqr xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <ALU> not found while processing module instance <alu_1> [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:67]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port n4 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:46]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port n2 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port y [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:62]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '' file for more information.
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mips_test_sqr' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_dmem.txt'
INFO: [USF-XSim-66] Exported 'C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/Lab10/sqr_imem.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
"xvlog -m64 -prj mips_test_sqr_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/new/addsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/sources_1/imports/Lab_3/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/sextmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sextmodule
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-937] initial value of parameter imem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/imem.sv:7]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
WARNING: [VRFC 10-937] initial value of parameter dmem_init is omitted [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/dmem.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_test_sqr
WARNING: [VRFC 10-756] identifier ERROR_pc is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:125]
WARNING: [VRFC 10-756] identifier ERROR_mem_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:126]
WARNING: [VRFC 10-756] identifier ERROR_ReadData1 is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:127]
WARNING: [VRFC 10-756] identifier ERROR_reg_writedata is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:128]
WARNING: [VRFC 10-756] identifier ERROR_pcsel is used before its declaration [C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v:129]
INFO: [VRFC 10-311] analyzing module selfcheck
INFO: [VRFC 10-311] analyzing module old_selfcheck
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 125f64f5cf3045428116802f54d4e8ec --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_test_sqr_behav xil_defaultlib.mips_test_sqr xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port n4 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:46]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port n2 [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port y [C:/Comp541Projects/Lab10/Lab10.srcs/sources_1/imports/new/datapath.v:62]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux4(N=5)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.sextmodule
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.addsub
Compiling module xil_defaultlib.addsub(N=32)
Compiling module xil_defaultlib.shifter(N=32)
Compiling module xil_defaultlib.logical(N=32)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem(imem_init="sqr_imem.txt")
Compiling module xil_defaultlib.dmem(dmem_init="sqr_dmem.txt")
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.mips_test_sqr
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot mips_test_sqr_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav/xsim.dir/mips_test_sqr_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 01 20:20:22 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 01 20:20:22 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1668.371 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Comp541Projects/Lab10/Lab10.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_test_sqr_behav -key {Behavioral:sim_1:Functional:mips_test_sqr} -tclbatch {mips_test_sqr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config {C:/Comp541Projects/Lab10\mips_test_sqr_behav.wcfg}
source mips_test_sqr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h0000003c, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000004, 32'h8c040004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'h00000004, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#02 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000008, 32'h0c000005, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h0000000c, 32'h00000005, 32'h00000000, 32'hzzzzzzzX, 2'b10, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#03 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000014, 32'h23bdfff8, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h0001fff8, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#04 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000018, 32'hafbf0004, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'h0000000c, 1'b0, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'h0000000c, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxX, 32'h00000004, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'bxx, 1'b1, 1'b1, 2'bxx, 1'b1, 2'b00};
#05 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000001c, 32'hafa40000, 32'hxxxxxxxX, 1'b1, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxX, 32'h00000000, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'bxx, 1'b1, 1'b1, 2'bxx, 1'b1, 2'b00};
#06 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000020, 32'h28880002, 32'h0000000X, 1'b0, 32'h00000000, 32'hxxxxxxxx, 1'b1, 5'b1x011, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'h0000000X, 5'h08, 32'h0000000X, 32'h00000002, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#07 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000024, 32'h11000002, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'h00000000, 1'b0, 5'b1xx01, 1'bx, 32'h0000000X, 32'h00000000, 32'hxxxxxxxx, 5'h00, 32'h0000000X, 32'h00000002, 32'h0000000X, 32'hzzzzzzzZ, 2'b0x, 2'bxx, 1'b1, 1'b0, 2'bxx, 1'b0, 2'b00};
#08 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000028, 32'h00041020, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h02, 32'hxxxxxxxx, 32'h00001020, 32'h00000000, 32'hzzzzzzzX, 2'b00, 2'b00, 1'b1, 1'b0, 2'b01, 1'b0, 2'b00};
#09 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000002c, 32'h08000012, 32'h00000000, 1'b0, 32'h00000000, 32'h00000000, 1'b1, 5'bx0000, 1'b1, 32'h00000000, 32'h00000000, 32'h00000000, 5'h1f, 32'h00000030, 32'h00000012, 32'h00000000, 32'hzzzzzzzZ, 2'b10, 2'b10, 1'bx, 1'bx, 2'b00, 1'b0, 2'bxx};
#10 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000048, 32'h8fbf0004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'h00000030, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'h00000030, 32'hxxxxxxxX, 5'h1f, 32'hxxxxxxxx, 32'h00000004, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
#11 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h0000004c, 32'h23bd0008, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxX, 1'b1, 5'b0xx01, 1'bx, 32'hxxxxxxxX, 32'hxxxxxxxX, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h00000008, 32'hxxxxxxxX, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#12 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000050, 32'h03e00008, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'h00000000, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'h00000000, 32'hxxxxxxxX, 5'h00, 32'hxxxxxxxX, 32'h00000008, 32'hxxxxxxxx, 32'hzzzzzzzZ, 2'b11, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
#13 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b0, 5'bx0000, 1'bx, 32'hxxxxxxxx, 32'hxxxxxxxx, 32'hxxxxxxxx, 5'h00, 32'hxxxxxxxX, 32'h000Xxxxx, 32'hxxxxxxxx, 32'hzzzzzzzX, 2'bxx, 2'bxx, 1'bx, 1'bx, 2'bxx, 1'b0, 2'bxx};
$finish called at time : 50 ns : File "C:/Comp541Projects/Lab10/Lab10.srcs/sim_1/new/Lab10_test_sqr.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_test_sqr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1668.371 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h0000003c, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000004, 32'h8c040004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'h00000004, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ns
#00 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000000, 32'h201d003c, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h1d, 32'hxxxxxxxX, 32'h0000003c, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b01, 1'b0, 2'b00};
#01 {pc, instr, mem_addr, mem_wr, mem_readdata, mem_writedata, werf, alufn, Z, ReadData1, ReadData2, alu_result, reg_writeaddr, reg_writedata, signImm, aluA, aluB, pcsel, wasel, sext, bsel, wdsel, wr, asel} <= {32'h00000004, 32'h8c040004, 32'hxxxxxxxX, 1'b0, 32'hxxxxxxxx, 32'hxxxxxxxx, 1'b1, 5'b0xx01, 1'bx, 32'h00000000, 32'hxxxxxxxx, 32'hxxxxxxxX, 5'h04, 32'hxxxxxxxx, 32'h00000004, 32'h00000000, 32'hzzzzzzzZ, 2'b00, 2'b01, 1'b1, 1'b1, 2'b10, 1'b0, 2'b00};
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1675.137 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 01 20:24:09 2015...
