#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_00000237a4334850 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000237a4333620 .scope module, "tb" "tb" 3 40;
 .timescale -12 -12;
L_00000237a434e300 .functor NOT 1, L_00000237a43a1fa0, C4<0>, C4<0>, C4<0>;
L_00000237a434db90 .functor XOR 3, L_00000237a43a3300, L_00000237a43a33a0, C4<000>, C4<000>;
L_00000237a434dc00 .functor XOR 3, L_00000237a434db90, L_00000237a43a34e0, C4<000>, C4<000>;
v00000237a432eaf0_0 .net *"_ivl_10", 2 0, L_00000237a43a34e0;  1 drivers
v00000237a432e4b0_0 .net *"_ivl_12", 2 0, L_00000237a434dc00;  1 drivers
v00000237a432ea50_0 .net *"_ivl_2", 2 0, L_00000237a43a2ea0;  1 drivers
v00000237a432e550_0 .net *"_ivl_4", 2 0, L_00000237a43a3300;  1 drivers
v00000237a432e910_0 .net *"_ivl_6", 2 0, L_00000237a43a33a0;  1 drivers
v00000237a432e9b0_0 .net *"_ivl_8", 2 0, L_00000237a434db90;  1 drivers
v00000237a432dd30_0 .var "clk", 0 0;
v00000237a432df10_0 .net "in", 3 0, v00000237a432e690_0;  1 drivers
v00000237a432e050_0 .net "out_and_dut", 0 0, L_00000237a43a2680;  1 drivers
v00000237a432e230_0 .net "out_and_ref", 0 0, L_00000237a43a22c0;  1 drivers
v00000237a432ddd0_0 .net "out_or_dut", 0 0, L_00000237a43a3da0;  1 drivers
v00000237a43a3b20_0 .net "out_or_ref", 0 0, L_00000237a43a2220;  1 drivers
v00000237a43a2720_0 .net "out_xor_dut", 0 0, L_00000237a43a24a0;  1 drivers
v00000237a43a36c0_0 .net "out_xor_ref", 0 0, L_00000237a43a29a0;  1 drivers
v00000237a43a2900_0 .var/2u "stats1", 287 0;
v00000237a43a3c60_0 .var/2u "strobe", 0 0;
v00000237a43a2860_0 .net "tb_match", 0 0, L_00000237a43a1fa0;  1 drivers
v00000237a43a2e00_0 .net "tb_mismatch", 0 0, L_00000237a434e300;  1 drivers
v00000237a43a2400_0 .net "wavedrom_enable", 0 0, v00000237a432e190_0;  1 drivers
v00000237a43a3760_0 .net "wavedrom_title", 511 0, v00000237a432e730_0;  1 drivers
L_00000237a43a2ea0 .concat [ 1 1 1 0], L_00000237a43a29a0, L_00000237a43a2220, L_00000237a43a22c0;
L_00000237a43a3300 .concat [ 1 1 1 0], L_00000237a43a29a0, L_00000237a43a2220, L_00000237a43a22c0;
L_00000237a43a33a0 .concat [ 1 1 1 0], L_00000237a43a24a0, L_00000237a43a3da0, L_00000237a43a2680;
L_00000237a43a34e0 .concat [ 1 1 1 0], L_00000237a43a29a0, L_00000237a43a2220, L_00000237a43a22c0;
L_00000237a43a1fa0 .cmp/eeq 3, L_00000237a43a2ea0, L_00000237a434dc00;
S_00000237a4330db0 .scope module, "good1" "RefModule" 3 87, 4 2 0, S_00000237a4333620;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 1 "out_and";
    .port_info 2 /OUTPUT 1 "out_or";
    .port_info 3 /OUTPUT 1 "out_xor";
v00000237a432dfb0_0 .net "in", 3 0, v00000237a432e690_0;  alias, 1 drivers
v00000237a432e5f0_0 .net "out_and", 0 0, L_00000237a43a22c0;  alias, 1 drivers
v00000237a432ec30_0 .net "out_or", 0 0, L_00000237a43a2220;  alias, 1 drivers
v00000237a432e410_0 .net "out_xor", 0 0, L_00000237a43a29a0;  alias, 1 drivers
L_00000237a43a22c0 .reduce/and v00000237a432e690_0;
L_00000237a43a2220 .reduce/or v00000237a432e690_0;
L_00000237a43a29a0 .reduce/xor v00000237a432e690_0;
S_00000237a4335a80 .scope module, "stim1" "stimulus_gen" 3 83, 3 6 0, S_00000237a4333620;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v00000237a432eb90_0 .net "clk", 0 0, v00000237a432dd30_0;  1 drivers
v00000237a432e690_0 .var "in", 3 0;
v00000237a432e190_0 .var "wavedrom_enable", 0 0;
v00000237a432e730_0 .var "wavedrom_title", 511 0;
E_00000237a434ba30/0 .event negedge, v00000237a432eb90_0;
E_00000237a434ba30/1 .event posedge, v00000237a432eb90_0;
E_00000237a434ba30 .event/or E_00000237a434ba30/0, E_00000237a434ba30/1;
E_00000237a434c130 .event negedge, v00000237a432eb90_0;
E_00000237a434be30 .event posedge, v00000237a432eb90_0;
S_00000237a4335c10 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_00000237a4335a80;
 .timescale -12 -12;
v00000237a432e370_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_00000237a4335da0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_00000237a4335a80;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_00000237a4347c00 .scope module, "top_module1" "TopModule" 3 93, 5 3 0, S_00000237a4333620;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 1 "out_and";
    .port_info 2 /OUTPUT 1 "out_or";
    .port_info 3 /OUTPUT 1 "out_xor";
v00000237a432e2d0_0 .net "in", 3 0, v00000237a432e690_0;  alias, 1 drivers
v00000237a432e0f0_0 .net "out_and", 0 0, L_00000237a43a2680;  alias, 1 drivers
v00000237a432e7d0_0 .net "out_or", 0 0, L_00000237a43a3da0;  alias, 1 drivers
v00000237a432e870_0 .net "out_xor", 0 0, L_00000237a43a24a0;  alias, 1 drivers
L_00000237a43a2680 .reduce/and v00000237a432e690_0;
L_00000237a43a3da0 .reduce/or v00000237a432e690_0;
L_00000237a43a24a0 .reduce/xor v00000237a432e690_0;
S_00000237a4347d90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 101, 3 101 0, S_00000237a4333620;
 .timescale -12 -12;
E_00000237a434c1f0 .event edge, v00000237a43a3c60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v00000237a43a3c60_0;
    %nor/r;
    %assign/vec4 v00000237a43a3c60_0, 0;
    %wait E_00000237a434c1f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_00000237a4335a80;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000237a432e690_0, 0;
    %wait E_00000237a434c130;
    %wait E_00000237a434be30;
    %pushi/vec4 15, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000237a434be30;
    %load/vec4 v00000237a432e690_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000237a432e690_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_00000237a434c130;
    %fork TD_tb.stim1.wavedrom_stop, S_00000237a4335da0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000237a434ba30;
    %vpi_func 3 34 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v00000237a432e690_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 35 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000237a4333620;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000237a432dd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000237a43a3c60_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_00000237a4333620;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v00000237a432dd30_0;
    %inv;
    %store/vec4 v00000237a432dd30_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_00000237a4333620;
T_6 ;
    %vpi_call/w 3 75 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 76 "$dumpvars", 32'sb00000000000000000000000000000001, v00000237a432eb90_0, v00000237a43a2e00_0, v00000237a432df10_0, v00000237a432e230_0, v00000237a432e050_0, v00000237a43a3b20_0, v00000237a432ddd0_0, v00000237a43a36c0_0, v00000237a43a2720_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000237a4333620;
T_7 ;
    %load/vec4 v00000237a43a2900_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_and", &PV<v00000237a43a2900_0, 192, 32>, &PV<v00000237a43a2900_0, 160, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 111 "$display", "Hint: Output '%s' has no mismatches.", "out_and" {0 0 0};
T_7.1 ;
    %load/vec4 v00000237a43a2900_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_call/w 3 112 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_or", &PV<v00000237a43a2900_0, 128, 32>, &PV<v00000237a43a2900_0, 96, 32> {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 113 "$display", "Hint: Output '%s' has no mismatches.", "out_or" {0 0 0};
T_7.3 ;
    %load/vec4 v00000237a43a2900_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %vpi_call/w 3 114 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_xor", &PV<v00000237a43a2900_0, 64, 32>, &PV<v00000237a43a2900_0, 32, 32> {0 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 115 "$display", "Hint: Output '%s' has no mismatches.", "out_xor" {0 0 0};
T_7.5 ;
    %vpi_call/w 3 117 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v00000237a43a2900_0, 256, 32>, &PV<v00000237a43a2900_0, 0, 32> {0 0 0};
    %vpi_call/w 3 118 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 119 "$display", "Mismatches: %1d in %1d samples", &PV<v00000237a43a2900_0, 256, 32>, &PV<v00000237a43a2900_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_00000237a4333620;
T_8 ;
    %wait E_00000237a434ba30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000237a43a2900_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000237a43a2900_0, 4, 32;
    %load/vec4 v00000237a43a2860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000237a43a2900_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 130 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000237a43a2900_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000237a43a2900_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000237a43a2900_0, 4, 32;
T_8.0 ;
    %load/vec4 v00000237a432e230_0;
    %load/vec4 v00000237a432e230_0;
    %load/vec4 v00000237a432e050_0;
    %xor;
    %load/vec4 v00000237a432e230_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v00000237a43a2900_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000237a43a2900_0, 4, 32;
T_8.6 ;
    %load/vec4 v00000237a43a2900_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000237a43a2900_0, 4, 32;
T_8.4 ;
    %load/vec4 v00000237a43a3b20_0;
    %load/vec4 v00000237a43a3b20_0;
    %load/vec4 v00000237a432ddd0_0;
    %xor;
    %load/vec4 v00000237a43a3b20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v00000237a43a2900_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000237a43a2900_0, 4, 32;
T_8.10 ;
    %load/vec4 v00000237a43a2900_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000237a43a2900_0, 4, 32;
T_8.8 ;
    %load/vec4 v00000237a43a36c0_0;
    %load/vec4 v00000237a43a36c0_0;
    %load/vec4 v00000237a43a2720_0;
    %xor;
    %load/vec4 v00000237a43a36c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v00000237a43a2900_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000237a43a2900_0, 4, 32;
T_8.14 ;
    %load/vec4 v00000237a43a2900_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000237a43a2900_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000237a4333620;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 148 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 149 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob051_gates4_test.sv";
    "dataset_code-complete-iccad2023/Prob051_gates4_ref.sv";
    "results\phi4_14b_0shot_temp0.0\Prob051_gates4/Prob051_gates4_sample01.sv";
