// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
// Date        : Fri Oct 24 15:38:50 2025
// Host        : DESKTOP-NOFCRRC running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ vga_pixel_gen_0_0_sim_netlist.v
// Design      : vga_pixel_gen_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pixel_gen
   (\y[10] ,
    vga_b,
    vga_r,
    O,
    \vga_r[3]_i_1778 ,
    \vga_r[3]_i_1623 ,
    \vga_r[3]_i_1741 ,
    y_0_sp_1,
    y_5_sp_1,
    \vga_r[3]_i_1728 ,
    y_4_sp_1,
    in_mouth2_0,
    in_mouth2_1,
    in_mouth2_2,
    CO,
    in_mouth2_3,
    in_mouth2_4,
    \vga_r[3]_i_1637_0 ,
    \vga_r[3]_i_1675_0 ,
    \vga_r[3]_i_1683_0 ,
    \vga_r[3]_i_1629_0 ,
    in_mouth2_5,
    in_mouth2_6,
    in_mouth2_7,
    in_mouth2_8,
    in_mouth2_9,
    in_mouth2_10,
    in_mouth2_11,
    in_mouth2_12,
    in_mouth2_13,
    \vga_r[3]_i_1750 ,
    \vga_r[3]_i_1692 ,
    \vga_r[3]_i_1692_0 ,
    y,
    vsync,
    x,
    clk_pix,
    \vga_r_reg[3]_i_1607_0 ,
    \vga_r[3]_i_1648_0 ,
    \vga_r_reg[3]_i_1607_1 ,
    \vga_r_reg[3]_i_1607_2 ,
    \vga_r[3]_i_1646_0 ,
    \vga_r_reg[3]_i_1607_3 ,
    \vga_r_reg[3]_i_1607_4 ,
    \vga_r_reg[3]_i_1607_5 ,
    \vga_r_reg[3]_i_1341_0 ,
    \vga_r[3]_i_1610_0 ,
    \vga_r_reg[3]_i_1341_1 ,
    abs_dy0,
    \vga_r_reg[3]_i_1341_2 ,
    \vga_r_reg[3]_i_1341_3 ,
    \vga_r_reg[3]_i_413_0 ,
    \vga_r_reg[3]_i_1052_0 ,
    \vga_r_reg[3]_i_1052_1 ,
    video_on,
    S,
    DI,
    \vga_r_reg[3]_i_1711 ,
    \vga_r_reg[3]_i_1711_0 ,
    \vga_r_reg[3]_i_1703 ,
    \vga_r_reg[3]_i_1703_0 ,
    \vga_r_reg[3]_i_1664 ,
    \vga_r_reg[3]_i_1664_0 ,
    \vga_r_reg[3]_i_1619_0 ,
    \vga_r[3]_i_2074_0 ,
    \vga_r[3]_i_2074_1 ,
    \vga_r[3]_i_2030_0 ,
    \vga_r[3]_i_2030_1 ,
    \vga_r[3]_i_1972_0 ,
    \vga_r[3]_i_1972_1 ,
    \vga_r[3]_i_1890_0 ,
    \vga_r[3]_i_1890_1 ,
    \vga_r[3]_i_1818_0 ,
    \vga_r[3]_i_1818_1 ,
    \vga_r[3]_i_1757 ,
    \vga_r[3]_i_1757_0 ,
    \vga_r[3]_i_1695 ,
    \vga_r[3]_i_1695_0 ,
    \vga_r[3]_i_1626 ,
    \vga_r[3]_i_1626_0 ,
    \vga_r_reg[3]_i_1624_0 ,
    \vga_r_reg[3]_i_1352_0 ,
    \vga_r[3]_i_1652_0 ,
    \vga_r_reg[3]_i_1720_0 ,
    \vga_r_reg[3]_i_1720_1 );
  output [4:0]\y[10] ;
  output [0:0]vga_b;
  output [0:0]vga_r;
  output [1:0]O;
  output [3:0]\vga_r[3]_i_1778 ;
  output [1:0]\vga_r[3]_i_1623 ;
  output [3:0]\vga_r[3]_i_1741 ;
  output y_0_sp_1;
  output y_5_sp_1;
  output [3:0]\vga_r[3]_i_1728 ;
  output y_4_sp_1;
  output [0:0]in_mouth2_0;
  output [2:0]in_mouth2_1;
  output [3:0]in_mouth2_2;
  output [0:0]CO;
  output [0:0]in_mouth2_3;
  output [2:0]in_mouth2_4;
  output [3:0]\vga_r[3]_i_1637_0 ;
  output [3:0]\vga_r[3]_i_1675_0 ;
  output [3:0]\vga_r[3]_i_1683_0 ;
  output [0:0]\vga_r[3]_i_1629_0 ;
  output [3:0]in_mouth2_5;
  output [2:0]in_mouth2_6;
  output [0:0]in_mouth2_7;
  output [0:0]in_mouth2_8;
  output [0:0]in_mouth2_9;
  output [3:0]in_mouth2_10;
  output [1:0]in_mouth2_11;
  output [3:0]in_mouth2_12;
  output [3:0]in_mouth2_13;
  output [3:0]\vga_r[3]_i_1750 ;
  output [3:0]\vga_r[3]_i_1692 ;
  output [2:0]\vga_r[3]_i_1692_0 ;
  input [10:0]y;
  input vsync;
  input [11:0]x;
  input clk_pix;
  input \vga_r_reg[3]_i_1607_0 ;
  input [3:0]\vga_r[3]_i_1648_0 ;
  input \vga_r_reg[3]_i_1607_1 ;
  input \vga_r_reg[3]_i_1607_2 ;
  input [3:0]\vga_r[3]_i_1646_0 ;
  input \vga_r_reg[3]_i_1607_3 ;
  input \vga_r_reg[3]_i_1607_4 ;
  input \vga_r_reg[3]_i_1607_5 ;
  input \vga_r_reg[3]_i_1341_0 ;
  input [3:0]\vga_r[3]_i_1610_0 ;
  input \vga_r_reg[3]_i_1341_1 ;
  input [6:0]abs_dy0;
  input [3:0]\vga_r_reg[3]_i_1341_2 ;
  input \vga_r_reg[3]_i_1341_3 ;
  input [2:0]\vga_r_reg[3]_i_413_0 ;
  input [3:0]\vga_r_reg[3]_i_1052_0 ;
  input [3:0]\vga_r_reg[3]_i_1052_1 ;
  input video_on;
  input [3:0]S;
  input [0:0]DI;
  input [3:0]\vga_r_reg[3]_i_1711 ;
  input [3:0]\vga_r_reg[3]_i_1711_0 ;
  input [3:0]\vga_r_reg[3]_i_1703 ;
  input [3:0]\vga_r_reg[3]_i_1703_0 ;
  input [3:0]\vga_r_reg[3]_i_1664 ;
  input [3:0]\vga_r_reg[3]_i_1664_0 ;
  input [0:0]\vga_r_reg[3]_i_1619_0 ;
  input [1:0]\vga_r[3]_i_2074_0 ;
  input [3:0]\vga_r[3]_i_2074_1 ;
  input [3:0]\vga_r[3]_i_2030_0 ;
  input [3:0]\vga_r[3]_i_2030_1 ;
  input [3:0]\vga_r[3]_i_1972_0 ;
  input [3:0]\vga_r[3]_i_1972_1 ;
  input [3:0]\vga_r[3]_i_1890_0 ;
  input [3:0]\vga_r[3]_i_1890_1 ;
  input [3:0]\vga_r[3]_i_1818_0 ;
  input [3:0]\vga_r[3]_i_1818_1 ;
  input [3:0]\vga_r[3]_i_1757 ;
  input [3:0]\vga_r[3]_i_1757_0 ;
  input [3:0]\vga_r[3]_i_1695 ;
  input [3:0]\vga_r[3]_i_1695_0 ;
  input [0:0]\vga_r[3]_i_1626 ;
  input [1:0]\vga_r[3]_i_1626_0 ;
  input [3:0]\vga_r_reg[3]_i_1624_0 ;
  input [3:0]\vga_r_reg[3]_i_1352_0 ;
  input [3:0]\vga_r[3]_i_1652_0 ;
  input \vga_r_reg[3]_i_1720_0 ;
  input \vga_r_reg[3]_i_1720_1 ;

  wire [10:1]A;
  wire [0:0]CO;
  wire [0:0]DI;
  wire [1:0]O;
  wire [3:0]S;
  wire [6:0]abs_dy0;
  wire clk_pix;
  wire [31:2]dot_on1;
  wire [31:2]dot_on211_out;
  wire [31:2]dot_on213_out;
  wire [31:2]dot_on215_out;
  wire [31:2]dot_on217_out;
  wire [31:2]dot_on219_out;
  wire [31:2]dot_on21_out;
  wire [31:2]dot_on221_out;
  wire [31:2]dot_on223_out;
  wire [31:2]dot_on225_out;
  wire [31:2]dot_on227_out;
  wire [31:2]dot_on229_out;
  wire [31:2]dot_on231_out;
  wire [31:2]dot_on233_out;
  wire [31:2]dot_on235_out;
  wire [31:2]dot_on237_out;
  wire [31:2]dot_on23_out;
  wire [31:2]dot_on25_out;
  wire [31:2]dot_on27_out;
  wire [31:2]dot_on29_out;
  wire dot_on2__0_n_100;
  wire dot_on2__0_n_101;
  wire dot_on2__0_n_102;
  wire dot_on2__0_n_103;
  wire dot_on2__0_n_104;
  wire dot_on2__0_n_105;
  wire dot_on2__0_n_106;
  wire dot_on2__0_n_107;
  wire dot_on2__0_n_108;
  wire dot_on2__0_n_109;
  wire dot_on2__0_n_110;
  wire dot_on2__0_n_111;
  wire dot_on2__0_n_112;
  wire dot_on2__0_n_113;
  wire dot_on2__0_n_114;
  wire dot_on2__0_n_115;
  wire dot_on2__0_n_116;
  wire dot_on2__0_n_117;
  wire dot_on2__0_n_118;
  wire dot_on2__0_n_119;
  wire dot_on2__0_n_120;
  wire dot_on2__0_n_121;
  wire dot_on2__0_n_122;
  wire dot_on2__0_n_123;
  wire dot_on2__0_n_124;
  wire dot_on2__0_n_125;
  wire dot_on2__0_n_126;
  wire dot_on2__0_n_127;
  wire dot_on2__0_n_128;
  wire dot_on2__0_n_129;
  wire dot_on2__0_n_130;
  wire dot_on2__0_n_131;
  wire dot_on2__0_n_132;
  wire dot_on2__0_n_133;
  wire dot_on2__0_n_134;
  wire dot_on2__0_n_135;
  wire dot_on2__0_n_136;
  wire dot_on2__0_n_137;
  wire dot_on2__0_n_138;
  wire dot_on2__0_n_139;
  wire dot_on2__0_n_140;
  wire dot_on2__0_n_141;
  wire dot_on2__0_n_142;
  wire dot_on2__0_n_143;
  wire dot_on2__0_n_144;
  wire dot_on2__0_n_145;
  wire dot_on2__0_n_146;
  wire dot_on2__0_n_147;
  wire dot_on2__0_n_148;
  wire dot_on2__0_n_149;
  wire dot_on2__0_n_150;
  wire dot_on2__0_n_151;
  wire dot_on2__0_n_152;
  wire dot_on2__0_n_153;
  wire dot_on2__0_n_58;
  wire dot_on2__0_n_59;
  wire dot_on2__0_n_60;
  wire dot_on2__0_n_61;
  wire dot_on2__0_n_62;
  wire dot_on2__0_n_63;
  wire dot_on2__0_n_64;
  wire dot_on2__0_n_65;
  wire dot_on2__0_n_66;
  wire dot_on2__0_n_67;
  wire dot_on2__0_n_68;
  wire dot_on2__0_n_69;
  wire dot_on2__0_n_70;
  wire dot_on2__0_n_71;
  wire dot_on2__0_n_72;
  wire dot_on2__0_n_73;
  wire dot_on2__0_n_74;
  wire dot_on2__0_n_75;
  wire dot_on2__0_n_76;
  wire dot_on2__0_n_77;
  wire dot_on2__0_n_78;
  wire dot_on2__0_n_79;
  wire dot_on2__0_n_80;
  wire dot_on2__0_n_81;
  wire dot_on2__0_n_82;
  wire dot_on2__0_n_83;
  wire dot_on2__0_n_84;
  wire dot_on2__0_n_85;
  wire dot_on2__0_n_86;
  wire dot_on2__0_n_87;
  wire dot_on2__0_n_88;
  wire dot_on2__0_n_89;
  wire dot_on2__0_n_90;
  wire dot_on2__0_n_91;
  wire dot_on2__0_n_92;
  wire dot_on2__0_n_93;
  wire dot_on2__0_n_94;
  wire dot_on2__0_n_95;
  wire dot_on2__0_n_96;
  wire dot_on2__0_n_97;
  wire dot_on2__0_n_98;
  wire dot_on2__0_n_99;
  wire dot_on2__1_n_100;
  wire dot_on2__1_n_101;
  wire dot_on2__1_n_102;
  wire dot_on2__1_n_103;
  wire dot_on2__1_n_104;
  wire dot_on2__1_n_105;
  wire dot_on2__1_n_58;
  wire dot_on2__1_n_59;
  wire dot_on2__1_n_60;
  wire dot_on2__1_n_61;
  wire dot_on2__1_n_62;
  wire dot_on2__1_n_63;
  wire dot_on2__1_n_64;
  wire dot_on2__1_n_65;
  wire dot_on2__1_n_66;
  wire dot_on2__1_n_67;
  wire dot_on2__1_n_68;
  wire dot_on2__1_n_69;
  wire dot_on2__1_n_70;
  wire dot_on2__1_n_71;
  wire dot_on2__1_n_72;
  wire dot_on2__1_n_73;
  wire dot_on2__1_n_74;
  wire dot_on2__1_n_75;
  wire dot_on2__1_n_76;
  wire dot_on2__1_n_77;
  wire dot_on2__1_n_78;
  wire dot_on2__1_n_79;
  wire dot_on2__1_n_80;
  wire dot_on2__1_n_81;
  wire dot_on2__1_n_82;
  wire dot_on2__1_n_83;
  wire dot_on2__1_n_84;
  wire dot_on2__1_n_85;
  wire dot_on2__1_n_86;
  wire dot_on2__1_n_87;
  wire dot_on2__1_n_88;
  wire dot_on2__1_n_89;
  wire dot_on2__1_n_90;
  wire dot_on2__1_n_91;
  wire dot_on2__1_n_92;
  wire dot_on2__1_n_93;
  wire dot_on2__1_n_94;
  wire dot_on2__1_n_95;
  wire dot_on2__1_n_96;
  wire dot_on2__1_n_97;
  wire dot_on2__1_n_98;
  wire dot_on2__1_n_99;
  wire dot_on2_i_10_n_0;
  wire dot_on2_i_11_n_0;
  wire dot_on2_i_1_n_1;
  wire dot_on2_i_1_n_2;
  wire dot_on2_i_1_n_3;
  wire dot_on2_i_2_n_0;
  wire dot_on2_i_2_n_1;
  wire dot_on2_i_2_n_2;
  wire dot_on2_i_2_n_3;
  wire dot_on2_i_3_n_0;
  wire dot_on2_i_3_n_1;
  wire dot_on2_i_3_n_2;
  wire dot_on2_i_3_n_3;
  wire dot_on2_i_3_n_7;
  wire dot_on2_i_4_n_0;
  wire dot_on2_i_5_n_0;
  wire dot_on2_i_6_n_0;
  wire dot_on2_i_7_n_0;
  wire dot_on2_i_8_n_0;
  wire dot_on2_i_9_n_0;
  wire dot_on2_n_100;
  wire dot_on2_n_101;
  wire dot_on2_n_102;
  wire dot_on2_n_103;
  wire dot_on2_n_104;
  wire dot_on2_n_105;
  wire dot_on2_n_106;
  wire dot_on2_n_107;
  wire dot_on2_n_108;
  wire dot_on2_n_109;
  wire dot_on2_n_110;
  wire dot_on2_n_111;
  wire dot_on2_n_112;
  wire dot_on2_n_113;
  wire dot_on2_n_114;
  wire dot_on2_n_115;
  wire dot_on2_n_116;
  wire dot_on2_n_117;
  wire dot_on2_n_118;
  wire dot_on2_n_119;
  wire dot_on2_n_120;
  wire dot_on2_n_121;
  wire dot_on2_n_122;
  wire dot_on2_n_123;
  wire dot_on2_n_124;
  wire dot_on2_n_125;
  wire dot_on2_n_126;
  wire dot_on2_n_127;
  wire dot_on2_n_128;
  wire dot_on2_n_129;
  wire dot_on2_n_130;
  wire dot_on2_n_131;
  wire dot_on2_n_132;
  wire dot_on2_n_133;
  wire dot_on2_n_134;
  wire dot_on2_n_135;
  wire dot_on2_n_136;
  wire dot_on2_n_137;
  wire dot_on2_n_138;
  wire dot_on2_n_139;
  wire dot_on2_n_140;
  wire dot_on2_n_141;
  wire dot_on2_n_142;
  wire dot_on2_n_143;
  wire dot_on2_n_144;
  wire dot_on2_n_145;
  wire dot_on2_n_146;
  wire dot_on2_n_147;
  wire dot_on2_n_148;
  wire dot_on2_n_149;
  wire dot_on2_n_150;
  wire dot_on2_n_151;
  wire dot_on2_n_152;
  wire dot_on2_n_153;
  wire dot_on2_n_58;
  wire dot_on2_n_59;
  wire dot_on2_n_60;
  wire dot_on2_n_61;
  wire dot_on2_n_62;
  wire dot_on2_n_63;
  wire dot_on2_n_64;
  wire dot_on2_n_65;
  wire dot_on2_n_66;
  wire dot_on2_n_67;
  wire dot_on2_n_68;
  wire dot_on2_n_69;
  wire dot_on2_n_70;
  wire dot_on2_n_71;
  wire dot_on2_n_72;
  wire dot_on2_n_73;
  wire dot_on2_n_74;
  wire dot_on2_n_75;
  wire dot_on2_n_76;
  wire dot_on2_n_77;
  wire dot_on2_n_78;
  wire dot_on2_n_79;
  wire dot_on2_n_80;
  wire dot_on2_n_81;
  wire dot_on2_n_82;
  wire dot_on2_n_83;
  wire dot_on2_n_84;
  wire dot_on2_n_85;
  wire dot_on2_n_86;
  wire dot_on2_n_87;
  wire dot_on2_n_88;
  wire dot_on2_n_89;
  wire dot_on2_n_90;
  wire dot_on2_n_91;
  wire dot_on2_n_92;
  wire dot_on2_n_93;
  wire dot_on2_n_94;
  wire dot_on2_n_95;
  wire dot_on2_n_96;
  wire dot_on2_n_97;
  wire dot_on2_n_98;
  wire dot_on2_n_99;
  wire dot_on3__0_i_1_n_0;
  wire dot_on3__0_n_106;
  wire dot_on3__0_n_107;
  wire dot_on3__0_n_108;
  wire dot_on3__0_n_109;
  wire dot_on3__0_n_110;
  wire dot_on3__0_n_111;
  wire dot_on3__0_n_112;
  wire dot_on3__0_n_113;
  wire dot_on3__0_n_114;
  wire dot_on3__0_n_115;
  wire dot_on3__0_n_116;
  wire dot_on3__0_n_117;
  wire dot_on3__0_n_118;
  wire dot_on3__0_n_119;
  wire dot_on3__0_n_120;
  wire dot_on3__0_n_121;
  wire dot_on3__0_n_122;
  wire dot_on3__0_n_123;
  wire dot_on3__0_n_124;
  wire dot_on3__0_n_125;
  wire dot_on3__0_n_126;
  wire dot_on3__0_n_127;
  wire dot_on3__0_n_128;
  wire dot_on3__0_n_129;
  wire dot_on3__0_n_130;
  wire dot_on3__0_n_131;
  wire dot_on3__0_n_132;
  wire dot_on3__0_n_133;
  wire dot_on3__0_n_134;
  wire dot_on3__0_n_135;
  wire dot_on3__0_n_136;
  wire dot_on3__0_n_137;
  wire dot_on3__0_n_138;
  wire dot_on3__0_n_139;
  wire dot_on3__0_n_140;
  wire dot_on3__0_n_141;
  wire dot_on3__0_n_142;
  wire dot_on3__0_n_143;
  wire dot_on3__0_n_144;
  wire dot_on3__0_n_145;
  wire dot_on3__0_n_146;
  wire dot_on3__0_n_147;
  wire dot_on3__0_n_148;
  wire dot_on3__0_n_149;
  wire dot_on3__0_n_150;
  wire dot_on3__0_n_151;
  wire dot_on3__0_n_152;
  wire dot_on3__0_n_153;
  wire dot_on3__0_n_58;
  wire dot_on3__0_n_59;
  wire dot_on3__0_n_60;
  wire dot_on3__0_n_61;
  wire dot_on3__0_n_62;
  wire dot_on3__0_n_63;
  wire dot_on3__0_n_64;
  wire dot_on3__0_n_65;
  wire dot_on3__0_n_66;
  wire dot_on3__0_n_67;
  wire dot_on3__0_n_68;
  wire dot_on3__0_n_69;
  wire dot_on3__0_n_70;
  wire dot_on3__0_n_71;
  wire dot_on3__0_n_72;
  wire dot_on3__0_n_73;
  wire dot_on3__0_n_74;
  wire dot_on3__0_n_75;
  wire dot_on3__0_n_76;
  wire dot_on3__0_n_77;
  wire dot_on3__0_n_78;
  wire dot_on3__0_n_79;
  wire dot_on3__0_n_80;
  wire dot_on3__0_n_81;
  wire dot_on3__0_n_82;
  wire dot_on3__0_n_83;
  wire dot_on3__0_n_84;
  wire dot_on3__0_n_85;
  wire dot_on3__0_n_86;
  wire dot_on3__0_n_87;
  wire dot_on3__0_n_88;
  wire dot_on3__10_n_100;
  wire dot_on3__10_n_101;
  wire dot_on3__10_n_102;
  wire dot_on3__10_n_103;
  wire dot_on3__10_n_104;
  wire dot_on3__10_n_105;
  wire dot_on3__10_n_58;
  wire dot_on3__10_n_59;
  wire dot_on3__10_n_60;
  wire dot_on3__10_n_61;
  wire dot_on3__10_n_62;
  wire dot_on3__10_n_63;
  wire dot_on3__10_n_64;
  wire dot_on3__10_n_65;
  wire dot_on3__10_n_66;
  wire dot_on3__10_n_67;
  wire dot_on3__10_n_68;
  wire dot_on3__10_n_69;
  wire dot_on3__10_n_70;
  wire dot_on3__10_n_71;
  wire dot_on3__10_n_72;
  wire dot_on3__10_n_73;
  wire dot_on3__10_n_74;
  wire dot_on3__10_n_75;
  wire dot_on3__10_n_76;
  wire dot_on3__10_n_77;
  wire dot_on3__10_n_78;
  wire dot_on3__10_n_79;
  wire dot_on3__10_n_80;
  wire dot_on3__10_n_81;
  wire dot_on3__10_n_82;
  wire dot_on3__10_n_83;
  wire dot_on3__10_n_84;
  wire dot_on3__10_n_85;
  wire dot_on3__10_n_86;
  wire dot_on3__10_n_87;
  wire dot_on3__10_n_88;
  wire dot_on3__10_n_89;
  wire dot_on3__10_n_90;
  wire dot_on3__10_n_91;
  wire dot_on3__10_n_92;
  wire dot_on3__10_n_93;
  wire dot_on3__10_n_94;
  wire dot_on3__10_n_95;
  wire dot_on3__10_n_96;
  wire dot_on3__10_n_97;
  wire dot_on3__10_n_98;
  wire dot_on3__10_n_99;
  wire dot_on3__11_i_10_n_0;
  wire dot_on3__11_i_11_n_0;
  wire dot_on3__11_i_1_n_1;
  wire dot_on3__11_i_1_n_2;
  wire dot_on3__11_i_1_n_3;
  wire dot_on3__11_i_1_n_4;
  wire dot_on3__11_i_1_n_5;
  wire dot_on3__11_i_1_n_6;
  wire dot_on3__11_i_1_n_7;
  wire dot_on3__11_i_2_n_0;
  wire dot_on3__11_i_2_n_1;
  wire dot_on3__11_i_2_n_2;
  wire dot_on3__11_i_2_n_3;
  wire dot_on3__11_i_2_n_4;
  wire dot_on3__11_i_2_n_5;
  wire dot_on3__11_i_2_n_6;
  wire dot_on3__11_i_2_n_7;
  wire dot_on3__11_i_3_n_0;
  wire dot_on3__11_i_3_n_1;
  wire dot_on3__11_i_3_n_2;
  wire dot_on3__11_i_3_n_3;
  wire dot_on3__11_i_3_n_4;
  wire dot_on3__11_i_3_n_5;
  wire dot_on3__11_i_3_n_6;
  wire dot_on3__11_i_4_n_0;
  wire dot_on3__11_i_5_n_0;
  wire dot_on3__11_i_6_n_0;
  wire dot_on3__11_i_7_n_0;
  wire dot_on3__11_i_8_n_0;
  wire dot_on3__11_i_9_n_0;
  wire dot_on3__11_n_100;
  wire dot_on3__11_n_101;
  wire dot_on3__11_n_102;
  wire dot_on3__11_n_103;
  wire dot_on3__11_n_104;
  wire dot_on3__11_n_105;
  wire dot_on3__11_n_106;
  wire dot_on3__11_n_107;
  wire dot_on3__11_n_108;
  wire dot_on3__11_n_109;
  wire dot_on3__11_n_110;
  wire dot_on3__11_n_111;
  wire dot_on3__11_n_112;
  wire dot_on3__11_n_113;
  wire dot_on3__11_n_114;
  wire dot_on3__11_n_115;
  wire dot_on3__11_n_116;
  wire dot_on3__11_n_117;
  wire dot_on3__11_n_118;
  wire dot_on3__11_n_119;
  wire dot_on3__11_n_120;
  wire dot_on3__11_n_121;
  wire dot_on3__11_n_122;
  wire dot_on3__11_n_123;
  wire dot_on3__11_n_124;
  wire dot_on3__11_n_125;
  wire dot_on3__11_n_126;
  wire dot_on3__11_n_127;
  wire dot_on3__11_n_128;
  wire dot_on3__11_n_129;
  wire dot_on3__11_n_130;
  wire dot_on3__11_n_131;
  wire dot_on3__11_n_132;
  wire dot_on3__11_n_133;
  wire dot_on3__11_n_134;
  wire dot_on3__11_n_135;
  wire dot_on3__11_n_136;
  wire dot_on3__11_n_137;
  wire dot_on3__11_n_138;
  wire dot_on3__11_n_139;
  wire dot_on3__11_n_140;
  wire dot_on3__11_n_141;
  wire dot_on3__11_n_142;
  wire dot_on3__11_n_143;
  wire dot_on3__11_n_144;
  wire dot_on3__11_n_145;
  wire dot_on3__11_n_146;
  wire dot_on3__11_n_147;
  wire dot_on3__11_n_148;
  wire dot_on3__11_n_149;
  wire dot_on3__11_n_150;
  wire dot_on3__11_n_151;
  wire dot_on3__11_n_152;
  wire dot_on3__11_n_153;
  wire dot_on3__11_n_58;
  wire dot_on3__11_n_59;
  wire dot_on3__11_n_60;
  wire dot_on3__11_n_61;
  wire dot_on3__11_n_62;
  wire dot_on3__11_n_63;
  wire dot_on3__11_n_64;
  wire dot_on3__11_n_65;
  wire dot_on3__11_n_66;
  wire dot_on3__11_n_67;
  wire dot_on3__11_n_68;
  wire dot_on3__11_n_69;
  wire dot_on3__11_n_70;
  wire dot_on3__11_n_71;
  wire dot_on3__11_n_72;
  wire dot_on3__11_n_73;
  wire dot_on3__11_n_74;
  wire dot_on3__11_n_75;
  wire dot_on3__11_n_76;
  wire dot_on3__11_n_77;
  wire dot_on3__11_n_78;
  wire dot_on3__11_n_79;
  wire dot_on3__11_n_80;
  wire dot_on3__11_n_81;
  wire dot_on3__11_n_82;
  wire dot_on3__11_n_83;
  wire dot_on3__11_n_84;
  wire dot_on3__11_n_85;
  wire dot_on3__11_n_86;
  wire dot_on3__11_n_87;
  wire dot_on3__11_n_88;
  wire dot_on3__11_n_89;
  wire dot_on3__11_n_90;
  wire dot_on3__11_n_91;
  wire dot_on3__11_n_92;
  wire dot_on3__11_n_93;
  wire dot_on3__11_n_94;
  wire dot_on3__11_n_95;
  wire dot_on3__11_n_96;
  wire dot_on3__11_n_97;
  wire dot_on3__11_n_98;
  wire dot_on3__11_n_99;
  wire dot_on3__12_n_100;
  wire dot_on3__12_n_101;
  wire dot_on3__12_n_102;
  wire dot_on3__12_n_103;
  wire dot_on3__12_n_104;
  wire dot_on3__12_n_105;
  wire dot_on3__12_n_106;
  wire dot_on3__12_n_107;
  wire dot_on3__12_n_108;
  wire dot_on3__12_n_109;
  wire dot_on3__12_n_110;
  wire dot_on3__12_n_111;
  wire dot_on3__12_n_112;
  wire dot_on3__12_n_113;
  wire dot_on3__12_n_114;
  wire dot_on3__12_n_115;
  wire dot_on3__12_n_116;
  wire dot_on3__12_n_117;
  wire dot_on3__12_n_118;
  wire dot_on3__12_n_119;
  wire dot_on3__12_n_120;
  wire dot_on3__12_n_121;
  wire dot_on3__12_n_122;
  wire dot_on3__12_n_123;
  wire dot_on3__12_n_124;
  wire dot_on3__12_n_125;
  wire dot_on3__12_n_126;
  wire dot_on3__12_n_127;
  wire dot_on3__12_n_128;
  wire dot_on3__12_n_129;
  wire dot_on3__12_n_130;
  wire dot_on3__12_n_131;
  wire dot_on3__12_n_132;
  wire dot_on3__12_n_133;
  wire dot_on3__12_n_134;
  wire dot_on3__12_n_135;
  wire dot_on3__12_n_136;
  wire dot_on3__12_n_137;
  wire dot_on3__12_n_138;
  wire dot_on3__12_n_139;
  wire dot_on3__12_n_140;
  wire dot_on3__12_n_141;
  wire dot_on3__12_n_142;
  wire dot_on3__12_n_143;
  wire dot_on3__12_n_144;
  wire dot_on3__12_n_145;
  wire dot_on3__12_n_146;
  wire dot_on3__12_n_147;
  wire dot_on3__12_n_148;
  wire dot_on3__12_n_149;
  wire dot_on3__12_n_150;
  wire dot_on3__12_n_151;
  wire dot_on3__12_n_152;
  wire dot_on3__12_n_153;
  wire dot_on3__12_n_58;
  wire dot_on3__12_n_59;
  wire dot_on3__12_n_60;
  wire dot_on3__12_n_61;
  wire dot_on3__12_n_62;
  wire dot_on3__12_n_63;
  wire dot_on3__12_n_64;
  wire dot_on3__12_n_65;
  wire dot_on3__12_n_66;
  wire dot_on3__12_n_67;
  wire dot_on3__12_n_68;
  wire dot_on3__12_n_69;
  wire dot_on3__12_n_70;
  wire dot_on3__12_n_71;
  wire dot_on3__12_n_72;
  wire dot_on3__12_n_73;
  wire dot_on3__12_n_74;
  wire dot_on3__12_n_75;
  wire dot_on3__12_n_76;
  wire dot_on3__12_n_77;
  wire dot_on3__12_n_78;
  wire dot_on3__12_n_79;
  wire dot_on3__12_n_80;
  wire dot_on3__12_n_81;
  wire dot_on3__12_n_82;
  wire dot_on3__12_n_83;
  wire dot_on3__12_n_84;
  wire dot_on3__12_n_85;
  wire dot_on3__12_n_86;
  wire dot_on3__12_n_87;
  wire dot_on3__12_n_88;
  wire dot_on3__12_n_89;
  wire dot_on3__12_n_90;
  wire dot_on3__12_n_91;
  wire dot_on3__12_n_92;
  wire dot_on3__12_n_93;
  wire dot_on3__12_n_94;
  wire dot_on3__12_n_95;
  wire dot_on3__12_n_96;
  wire dot_on3__12_n_97;
  wire dot_on3__12_n_98;
  wire dot_on3__12_n_99;
  wire dot_on3__13_n_100;
  wire dot_on3__13_n_101;
  wire dot_on3__13_n_102;
  wire dot_on3__13_n_103;
  wire dot_on3__13_n_104;
  wire dot_on3__13_n_105;
  wire dot_on3__13_n_58;
  wire dot_on3__13_n_59;
  wire dot_on3__13_n_60;
  wire dot_on3__13_n_61;
  wire dot_on3__13_n_62;
  wire dot_on3__13_n_63;
  wire dot_on3__13_n_64;
  wire dot_on3__13_n_65;
  wire dot_on3__13_n_66;
  wire dot_on3__13_n_67;
  wire dot_on3__13_n_68;
  wire dot_on3__13_n_69;
  wire dot_on3__13_n_70;
  wire dot_on3__13_n_71;
  wire dot_on3__13_n_72;
  wire dot_on3__13_n_73;
  wire dot_on3__13_n_74;
  wire dot_on3__13_n_75;
  wire dot_on3__13_n_76;
  wire dot_on3__13_n_77;
  wire dot_on3__13_n_78;
  wire dot_on3__13_n_79;
  wire dot_on3__13_n_80;
  wire dot_on3__13_n_81;
  wire dot_on3__13_n_82;
  wire dot_on3__13_n_83;
  wire dot_on3__13_n_84;
  wire dot_on3__13_n_85;
  wire dot_on3__13_n_86;
  wire dot_on3__13_n_87;
  wire dot_on3__13_n_88;
  wire dot_on3__13_n_89;
  wire dot_on3__13_n_90;
  wire dot_on3__13_n_91;
  wire dot_on3__13_n_92;
  wire dot_on3__13_n_93;
  wire dot_on3__13_n_94;
  wire dot_on3__13_n_95;
  wire dot_on3__13_n_96;
  wire dot_on3__13_n_97;
  wire dot_on3__13_n_98;
  wire dot_on3__13_n_99;
  wire dot_on3__14_i_1_n_1;
  wire dot_on3__14_i_1_n_2;
  wire dot_on3__14_i_1_n_3;
  wire dot_on3__14_i_1_n_4;
  wire dot_on3__14_i_1_n_5;
  wire dot_on3__14_i_1_n_6;
  wire dot_on3__14_i_1_n_7;
  wire dot_on3__14_i_2_n_0;
  wire dot_on3__14_i_2_n_1;
  wire dot_on3__14_i_2_n_2;
  wire dot_on3__14_i_2_n_3;
  wire dot_on3__14_i_2_n_4;
  wire dot_on3__14_i_2_n_5;
  wire dot_on3__14_i_2_n_6;
  wire dot_on3__14_i_2_n_7;
  wire dot_on3__14_i_3_n_0;
  wire dot_on3__14_i_3_n_1;
  wire dot_on3__14_i_3_n_2;
  wire dot_on3__14_i_3_n_3;
  wire dot_on3__14_i_3_n_4;
  wire dot_on3__14_i_3_n_5;
  wire dot_on3__14_i_3_n_6;
  wire dot_on3__14_i_4_n_0;
  wire dot_on3__14_i_5_n_0;
  wire dot_on3__14_i_6_n_0;
  wire dot_on3__14_i_7_n_0;
  wire dot_on3__14_i_8_n_0;
  wire dot_on3__14_n_100;
  wire dot_on3__14_n_101;
  wire dot_on3__14_n_102;
  wire dot_on3__14_n_103;
  wire dot_on3__14_n_104;
  wire dot_on3__14_n_105;
  wire dot_on3__14_n_106;
  wire dot_on3__14_n_107;
  wire dot_on3__14_n_108;
  wire dot_on3__14_n_109;
  wire dot_on3__14_n_110;
  wire dot_on3__14_n_111;
  wire dot_on3__14_n_112;
  wire dot_on3__14_n_113;
  wire dot_on3__14_n_114;
  wire dot_on3__14_n_115;
  wire dot_on3__14_n_116;
  wire dot_on3__14_n_117;
  wire dot_on3__14_n_118;
  wire dot_on3__14_n_119;
  wire dot_on3__14_n_120;
  wire dot_on3__14_n_121;
  wire dot_on3__14_n_122;
  wire dot_on3__14_n_123;
  wire dot_on3__14_n_124;
  wire dot_on3__14_n_125;
  wire dot_on3__14_n_126;
  wire dot_on3__14_n_127;
  wire dot_on3__14_n_128;
  wire dot_on3__14_n_129;
  wire dot_on3__14_n_130;
  wire dot_on3__14_n_131;
  wire dot_on3__14_n_132;
  wire dot_on3__14_n_133;
  wire dot_on3__14_n_134;
  wire dot_on3__14_n_135;
  wire dot_on3__14_n_136;
  wire dot_on3__14_n_137;
  wire dot_on3__14_n_138;
  wire dot_on3__14_n_139;
  wire dot_on3__14_n_140;
  wire dot_on3__14_n_141;
  wire dot_on3__14_n_142;
  wire dot_on3__14_n_143;
  wire dot_on3__14_n_144;
  wire dot_on3__14_n_145;
  wire dot_on3__14_n_146;
  wire dot_on3__14_n_147;
  wire dot_on3__14_n_148;
  wire dot_on3__14_n_149;
  wire dot_on3__14_n_150;
  wire dot_on3__14_n_151;
  wire dot_on3__14_n_152;
  wire dot_on3__14_n_153;
  wire dot_on3__14_n_58;
  wire dot_on3__14_n_59;
  wire dot_on3__14_n_60;
  wire dot_on3__14_n_61;
  wire dot_on3__14_n_62;
  wire dot_on3__14_n_63;
  wire dot_on3__14_n_64;
  wire dot_on3__14_n_65;
  wire dot_on3__14_n_66;
  wire dot_on3__14_n_67;
  wire dot_on3__14_n_68;
  wire dot_on3__14_n_69;
  wire dot_on3__14_n_70;
  wire dot_on3__14_n_71;
  wire dot_on3__14_n_72;
  wire dot_on3__14_n_73;
  wire dot_on3__14_n_74;
  wire dot_on3__14_n_75;
  wire dot_on3__14_n_76;
  wire dot_on3__14_n_77;
  wire dot_on3__14_n_78;
  wire dot_on3__14_n_79;
  wire dot_on3__14_n_80;
  wire dot_on3__14_n_81;
  wire dot_on3__14_n_82;
  wire dot_on3__14_n_83;
  wire dot_on3__14_n_84;
  wire dot_on3__14_n_85;
  wire dot_on3__14_n_86;
  wire dot_on3__14_n_87;
  wire dot_on3__14_n_88;
  wire dot_on3__14_n_89;
  wire dot_on3__14_n_90;
  wire dot_on3__14_n_91;
  wire dot_on3__14_n_92;
  wire dot_on3__14_n_93;
  wire dot_on3__14_n_94;
  wire dot_on3__14_n_95;
  wire dot_on3__14_n_96;
  wire dot_on3__14_n_97;
  wire dot_on3__14_n_98;
  wire dot_on3__14_n_99;
  wire dot_on3__15_n_100;
  wire dot_on3__15_n_101;
  wire dot_on3__15_n_102;
  wire dot_on3__15_n_103;
  wire dot_on3__15_n_104;
  wire dot_on3__15_n_105;
  wire dot_on3__15_n_106;
  wire dot_on3__15_n_107;
  wire dot_on3__15_n_108;
  wire dot_on3__15_n_109;
  wire dot_on3__15_n_110;
  wire dot_on3__15_n_111;
  wire dot_on3__15_n_112;
  wire dot_on3__15_n_113;
  wire dot_on3__15_n_114;
  wire dot_on3__15_n_115;
  wire dot_on3__15_n_116;
  wire dot_on3__15_n_117;
  wire dot_on3__15_n_118;
  wire dot_on3__15_n_119;
  wire dot_on3__15_n_120;
  wire dot_on3__15_n_121;
  wire dot_on3__15_n_122;
  wire dot_on3__15_n_123;
  wire dot_on3__15_n_124;
  wire dot_on3__15_n_125;
  wire dot_on3__15_n_126;
  wire dot_on3__15_n_127;
  wire dot_on3__15_n_128;
  wire dot_on3__15_n_129;
  wire dot_on3__15_n_130;
  wire dot_on3__15_n_131;
  wire dot_on3__15_n_132;
  wire dot_on3__15_n_133;
  wire dot_on3__15_n_134;
  wire dot_on3__15_n_135;
  wire dot_on3__15_n_136;
  wire dot_on3__15_n_137;
  wire dot_on3__15_n_138;
  wire dot_on3__15_n_139;
  wire dot_on3__15_n_140;
  wire dot_on3__15_n_141;
  wire dot_on3__15_n_142;
  wire dot_on3__15_n_143;
  wire dot_on3__15_n_144;
  wire dot_on3__15_n_145;
  wire dot_on3__15_n_146;
  wire dot_on3__15_n_147;
  wire dot_on3__15_n_148;
  wire dot_on3__15_n_149;
  wire dot_on3__15_n_150;
  wire dot_on3__15_n_151;
  wire dot_on3__15_n_152;
  wire dot_on3__15_n_153;
  wire dot_on3__15_n_58;
  wire dot_on3__15_n_59;
  wire dot_on3__15_n_60;
  wire dot_on3__15_n_61;
  wire dot_on3__15_n_62;
  wire dot_on3__15_n_63;
  wire dot_on3__15_n_64;
  wire dot_on3__15_n_65;
  wire dot_on3__15_n_66;
  wire dot_on3__15_n_67;
  wire dot_on3__15_n_68;
  wire dot_on3__15_n_69;
  wire dot_on3__15_n_70;
  wire dot_on3__15_n_71;
  wire dot_on3__15_n_72;
  wire dot_on3__15_n_73;
  wire dot_on3__15_n_74;
  wire dot_on3__15_n_75;
  wire dot_on3__15_n_76;
  wire dot_on3__15_n_77;
  wire dot_on3__15_n_78;
  wire dot_on3__15_n_79;
  wire dot_on3__15_n_80;
  wire dot_on3__15_n_81;
  wire dot_on3__15_n_82;
  wire dot_on3__15_n_83;
  wire dot_on3__15_n_84;
  wire dot_on3__15_n_85;
  wire dot_on3__15_n_86;
  wire dot_on3__15_n_87;
  wire dot_on3__15_n_88;
  wire dot_on3__15_n_89;
  wire dot_on3__15_n_90;
  wire dot_on3__15_n_91;
  wire dot_on3__15_n_92;
  wire dot_on3__15_n_93;
  wire dot_on3__15_n_94;
  wire dot_on3__15_n_95;
  wire dot_on3__15_n_96;
  wire dot_on3__15_n_97;
  wire dot_on3__15_n_98;
  wire dot_on3__15_n_99;
  wire dot_on3__16_n_100;
  wire dot_on3__16_n_101;
  wire dot_on3__16_n_102;
  wire dot_on3__16_n_103;
  wire dot_on3__16_n_104;
  wire dot_on3__16_n_105;
  wire dot_on3__16_n_58;
  wire dot_on3__16_n_59;
  wire dot_on3__16_n_60;
  wire dot_on3__16_n_61;
  wire dot_on3__16_n_62;
  wire dot_on3__16_n_63;
  wire dot_on3__16_n_64;
  wire dot_on3__16_n_65;
  wire dot_on3__16_n_66;
  wire dot_on3__16_n_67;
  wire dot_on3__16_n_68;
  wire dot_on3__16_n_69;
  wire dot_on3__16_n_70;
  wire dot_on3__16_n_71;
  wire dot_on3__16_n_72;
  wire dot_on3__16_n_73;
  wire dot_on3__16_n_74;
  wire dot_on3__16_n_75;
  wire dot_on3__16_n_76;
  wire dot_on3__16_n_77;
  wire dot_on3__16_n_78;
  wire dot_on3__16_n_79;
  wire dot_on3__16_n_80;
  wire dot_on3__16_n_81;
  wire dot_on3__16_n_82;
  wire dot_on3__16_n_83;
  wire dot_on3__16_n_84;
  wire dot_on3__16_n_85;
  wire dot_on3__16_n_86;
  wire dot_on3__16_n_87;
  wire dot_on3__16_n_88;
  wire dot_on3__16_n_89;
  wire dot_on3__16_n_90;
  wire dot_on3__16_n_91;
  wire dot_on3__16_n_92;
  wire dot_on3__16_n_93;
  wire dot_on3__16_n_94;
  wire dot_on3__16_n_95;
  wire dot_on3__16_n_96;
  wire dot_on3__16_n_97;
  wire dot_on3__16_n_98;
  wire dot_on3__16_n_99;
  wire dot_on3__17_i_1_n_1;
  wire dot_on3__17_i_1_n_2;
  wire dot_on3__17_i_1_n_3;
  wire dot_on3__17_i_1_n_4;
  wire dot_on3__17_i_1_n_5;
  wire dot_on3__17_i_1_n_6;
  wire dot_on3__17_i_1_n_7;
  wire dot_on3__17_i_2_n_0;
  wire dot_on3__17_i_2_n_1;
  wire dot_on3__17_i_2_n_2;
  wire dot_on3__17_i_2_n_3;
  wire dot_on3__17_i_2_n_4;
  wire dot_on3__17_i_2_n_5;
  wire dot_on3__17_i_2_n_6;
  wire dot_on3__17_i_2_n_7;
  wire dot_on3__17_i_3_n_0;
  wire dot_on3__17_i_3_n_1;
  wire dot_on3__17_i_3_n_2;
  wire dot_on3__17_i_3_n_3;
  wire dot_on3__17_i_3_n_4;
  wire dot_on3__17_i_3_n_5;
  wire dot_on3__17_i_3_n_6;
  wire dot_on3__17_i_4_n_0;
  wire dot_on3__17_i_5_n_0;
  wire dot_on3__17_i_6_n_0;
  wire dot_on3__17_i_7_n_0;
  wire dot_on3__17_i_8_n_0;
  wire dot_on3__17_i_9_n_0;
  wire dot_on3__17_n_100;
  wire dot_on3__17_n_101;
  wire dot_on3__17_n_102;
  wire dot_on3__17_n_103;
  wire dot_on3__17_n_104;
  wire dot_on3__17_n_105;
  wire dot_on3__17_n_106;
  wire dot_on3__17_n_107;
  wire dot_on3__17_n_108;
  wire dot_on3__17_n_109;
  wire dot_on3__17_n_110;
  wire dot_on3__17_n_111;
  wire dot_on3__17_n_112;
  wire dot_on3__17_n_113;
  wire dot_on3__17_n_114;
  wire dot_on3__17_n_115;
  wire dot_on3__17_n_116;
  wire dot_on3__17_n_117;
  wire dot_on3__17_n_118;
  wire dot_on3__17_n_119;
  wire dot_on3__17_n_120;
  wire dot_on3__17_n_121;
  wire dot_on3__17_n_122;
  wire dot_on3__17_n_123;
  wire dot_on3__17_n_124;
  wire dot_on3__17_n_125;
  wire dot_on3__17_n_126;
  wire dot_on3__17_n_127;
  wire dot_on3__17_n_128;
  wire dot_on3__17_n_129;
  wire dot_on3__17_n_130;
  wire dot_on3__17_n_131;
  wire dot_on3__17_n_132;
  wire dot_on3__17_n_133;
  wire dot_on3__17_n_134;
  wire dot_on3__17_n_135;
  wire dot_on3__17_n_136;
  wire dot_on3__17_n_137;
  wire dot_on3__17_n_138;
  wire dot_on3__17_n_139;
  wire dot_on3__17_n_140;
  wire dot_on3__17_n_141;
  wire dot_on3__17_n_142;
  wire dot_on3__17_n_143;
  wire dot_on3__17_n_144;
  wire dot_on3__17_n_145;
  wire dot_on3__17_n_146;
  wire dot_on3__17_n_147;
  wire dot_on3__17_n_148;
  wire dot_on3__17_n_149;
  wire dot_on3__17_n_150;
  wire dot_on3__17_n_151;
  wire dot_on3__17_n_152;
  wire dot_on3__17_n_153;
  wire dot_on3__17_n_58;
  wire dot_on3__17_n_59;
  wire dot_on3__17_n_60;
  wire dot_on3__17_n_61;
  wire dot_on3__17_n_62;
  wire dot_on3__17_n_63;
  wire dot_on3__17_n_64;
  wire dot_on3__17_n_65;
  wire dot_on3__17_n_66;
  wire dot_on3__17_n_67;
  wire dot_on3__17_n_68;
  wire dot_on3__17_n_69;
  wire dot_on3__17_n_70;
  wire dot_on3__17_n_71;
  wire dot_on3__17_n_72;
  wire dot_on3__17_n_73;
  wire dot_on3__17_n_74;
  wire dot_on3__17_n_75;
  wire dot_on3__17_n_76;
  wire dot_on3__17_n_77;
  wire dot_on3__17_n_78;
  wire dot_on3__17_n_79;
  wire dot_on3__17_n_80;
  wire dot_on3__17_n_81;
  wire dot_on3__17_n_82;
  wire dot_on3__17_n_83;
  wire dot_on3__17_n_84;
  wire dot_on3__17_n_85;
  wire dot_on3__17_n_86;
  wire dot_on3__17_n_87;
  wire dot_on3__17_n_88;
  wire dot_on3__17_n_89;
  wire dot_on3__17_n_90;
  wire dot_on3__17_n_91;
  wire dot_on3__17_n_92;
  wire dot_on3__17_n_93;
  wire dot_on3__17_n_94;
  wire dot_on3__17_n_95;
  wire dot_on3__17_n_96;
  wire dot_on3__17_n_97;
  wire dot_on3__17_n_98;
  wire dot_on3__17_n_99;
  wire dot_on3__18_n_100;
  wire dot_on3__18_n_101;
  wire dot_on3__18_n_102;
  wire dot_on3__18_n_103;
  wire dot_on3__18_n_104;
  wire dot_on3__18_n_105;
  wire dot_on3__18_n_106;
  wire dot_on3__18_n_107;
  wire dot_on3__18_n_108;
  wire dot_on3__18_n_109;
  wire dot_on3__18_n_110;
  wire dot_on3__18_n_111;
  wire dot_on3__18_n_112;
  wire dot_on3__18_n_113;
  wire dot_on3__18_n_114;
  wire dot_on3__18_n_115;
  wire dot_on3__18_n_116;
  wire dot_on3__18_n_117;
  wire dot_on3__18_n_118;
  wire dot_on3__18_n_119;
  wire dot_on3__18_n_120;
  wire dot_on3__18_n_121;
  wire dot_on3__18_n_122;
  wire dot_on3__18_n_123;
  wire dot_on3__18_n_124;
  wire dot_on3__18_n_125;
  wire dot_on3__18_n_126;
  wire dot_on3__18_n_127;
  wire dot_on3__18_n_128;
  wire dot_on3__18_n_129;
  wire dot_on3__18_n_130;
  wire dot_on3__18_n_131;
  wire dot_on3__18_n_132;
  wire dot_on3__18_n_133;
  wire dot_on3__18_n_134;
  wire dot_on3__18_n_135;
  wire dot_on3__18_n_136;
  wire dot_on3__18_n_137;
  wire dot_on3__18_n_138;
  wire dot_on3__18_n_139;
  wire dot_on3__18_n_140;
  wire dot_on3__18_n_141;
  wire dot_on3__18_n_142;
  wire dot_on3__18_n_143;
  wire dot_on3__18_n_144;
  wire dot_on3__18_n_145;
  wire dot_on3__18_n_146;
  wire dot_on3__18_n_147;
  wire dot_on3__18_n_148;
  wire dot_on3__18_n_149;
  wire dot_on3__18_n_150;
  wire dot_on3__18_n_151;
  wire dot_on3__18_n_152;
  wire dot_on3__18_n_153;
  wire dot_on3__18_n_58;
  wire dot_on3__18_n_59;
  wire dot_on3__18_n_60;
  wire dot_on3__18_n_61;
  wire dot_on3__18_n_62;
  wire dot_on3__18_n_63;
  wire dot_on3__18_n_64;
  wire dot_on3__18_n_65;
  wire dot_on3__18_n_66;
  wire dot_on3__18_n_67;
  wire dot_on3__18_n_68;
  wire dot_on3__18_n_69;
  wire dot_on3__18_n_70;
  wire dot_on3__18_n_71;
  wire dot_on3__18_n_72;
  wire dot_on3__18_n_73;
  wire dot_on3__18_n_74;
  wire dot_on3__18_n_75;
  wire dot_on3__18_n_76;
  wire dot_on3__18_n_77;
  wire dot_on3__18_n_78;
  wire dot_on3__18_n_79;
  wire dot_on3__18_n_80;
  wire dot_on3__18_n_81;
  wire dot_on3__18_n_82;
  wire dot_on3__18_n_83;
  wire dot_on3__18_n_84;
  wire dot_on3__18_n_85;
  wire dot_on3__18_n_86;
  wire dot_on3__18_n_87;
  wire dot_on3__18_n_88;
  wire dot_on3__18_n_89;
  wire dot_on3__18_n_90;
  wire dot_on3__18_n_91;
  wire dot_on3__18_n_92;
  wire dot_on3__18_n_93;
  wire dot_on3__18_n_94;
  wire dot_on3__18_n_95;
  wire dot_on3__18_n_96;
  wire dot_on3__18_n_97;
  wire dot_on3__18_n_98;
  wire dot_on3__18_n_99;
  wire dot_on3__19_n_100;
  wire dot_on3__19_n_101;
  wire dot_on3__19_n_102;
  wire dot_on3__19_n_103;
  wire dot_on3__19_n_104;
  wire dot_on3__19_n_105;
  wire dot_on3__19_n_58;
  wire dot_on3__19_n_59;
  wire dot_on3__19_n_60;
  wire dot_on3__19_n_61;
  wire dot_on3__19_n_62;
  wire dot_on3__19_n_63;
  wire dot_on3__19_n_64;
  wire dot_on3__19_n_65;
  wire dot_on3__19_n_66;
  wire dot_on3__19_n_67;
  wire dot_on3__19_n_68;
  wire dot_on3__19_n_69;
  wire dot_on3__19_n_70;
  wire dot_on3__19_n_71;
  wire dot_on3__19_n_72;
  wire dot_on3__19_n_73;
  wire dot_on3__19_n_74;
  wire dot_on3__19_n_75;
  wire dot_on3__19_n_76;
  wire dot_on3__19_n_77;
  wire dot_on3__19_n_78;
  wire dot_on3__19_n_79;
  wire dot_on3__19_n_80;
  wire dot_on3__19_n_81;
  wire dot_on3__19_n_82;
  wire dot_on3__19_n_83;
  wire dot_on3__19_n_84;
  wire dot_on3__19_n_85;
  wire dot_on3__19_n_86;
  wire dot_on3__19_n_87;
  wire dot_on3__19_n_88;
  wire dot_on3__19_n_89;
  wire dot_on3__19_n_90;
  wire dot_on3__19_n_91;
  wire dot_on3__19_n_92;
  wire dot_on3__19_n_93;
  wire dot_on3__19_n_94;
  wire dot_on3__19_n_95;
  wire dot_on3__19_n_96;
  wire dot_on3__19_n_97;
  wire dot_on3__19_n_98;
  wire dot_on3__19_n_99;
  wire dot_on3__1_i_1_n_0;
  wire dot_on3__1_i_2_n_0;
  wire dot_on3__1_i_3_n_0;
  wire dot_on3__20_i_1_n_1;
  wire dot_on3__20_i_1_n_2;
  wire dot_on3__20_i_1_n_3;
  wire dot_on3__20_i_1_n_4;
  wire dot_on3__20_i_1_n_5;
  wire dot_on3__20_i_1_n_6;
  wire dot_on3__20_i_1_n_7;
  wire dot_on3__20_i_2_n_0;
  wire dot_on3__20_i_2_n_1;
  wire dot_on3__20_i_2_n_2;
  wire dot_on3__20_i_2_n_3;
  wire dot_on3__20_i_2_n_4;
  wire dot_on3__20_i_2_n_5;
  wire dot_on3__20_i_2_n_6;
  wire dot_on3__20_i_2_n_7;
  wire dot_on3__20_i_3_n_0;
  wire dot_on3__20_i_3_n_1;
  wire dot_on3__20_i_3_n_2;
  wire dot_on3__20_i_3_n_3;
  wire dot_on3__20_i_3_n_4;
  wire dot_on3__20_i_3_n_5;
  wire dot_on3__20_i_3_n_6;
  wire dot_on3__20_i_4_n_0;
  wire dot_on3__20_i_5_n_0;
  wire dot_on3__20_i_6_n_0;
  wire dot_on3__20_i_7_n_0;
  wire dot_on3__20_i_8_n_0;
  wire dot_on3__20_n_100;
  wire dot_on3__20_n_101;
  wire dot_on3__20_n_102;
  wire dot_on3__20_n_103;
  wire dot_on3__20_n_104;
  wire dot_on3__20_n_105;
  wire dot_on3__20_n_106;
  wire dot_on3__20_n_107;
  wire dot_on3__20_n_108;
  wire dot_on3__20_n_109;
  wire dot_on3__20_n_110;
  wire dot_on3__20_n_111;
  wire dot_on3__20_n_112;
  wire dot_on3__20_n_113;
  wire dot_on3__20_n_114;
  wire dot_on3__20_n_115;
  wire dot_on3__20_n_116;
  wire dot_on3__20_n_117;
  wire dot_on3__20_n_118;
  wire dot_on3__20_n_119;
  wire dot_on3__20_n_120;
  wire dot_on3__20_n_121;
  wire dot_on3__20_n_122;
  wire dot_on3__20_n_123;
  wire dot_on3__20_n_124;
  wire dot_on3__20_n_125;
  wire dot_on3__20_n_126;
  wire dot_on3__20_n_127;
  wire dot_on3__20_n_128;
  wire dot_on3__20_n_129;
  wire dot_on3__20_n_130;
  wire dot_on3__20_n_131;
  wire dot_on3__20_n_132;
  wire dot_on3__20_n_133;
  wire dot_on3__20_n_134;
  wire dot_on3__20_n_135;
  wire dot_on3__20_n_136;
  wire dot_on3__20_n_137;
  wire dot_on3__20_n_138;
  wire dot_on3__20_n_139;
  wire dot_on3__20_n_140;
  wire dot_on3__20_n_141;
  wire dot_on3__20_n_142;
  wire dot_on3__20_n_143;
  wire dot_on3__20_n_144;
  wire dot_on3__20_n_145;
  wire dot_on3__20_n_146;
  wire dot_on3__20_n_147;
  wire dot_on3__20_n_148;
  wire dot_on3__20_n_149;
  wire dot_on3__20_n_150;
  wire dot_on3__20_n_151;
  wire dot_on3__20_n_152;
  wire dot_on3__20_n_153;
  wire dot_on3__20_n_58;
  wire dot_on3__20_n_59;
  wire dot_on3__20_n_60;
  wire dot_on3__20_n_61;
  wire dot_on3__20_n_62;
  wire dot_on3__20_n_63;
  wire dot_on3__20_n_64;
  wire dot_on3__20_n_65;
  wire dot_on3__20_n_66;
  wire dot_on3__20_n_67;
  wire dot_on3__20_n_68;
  wire dot_on3__20_n_69;
  wire dot_on3__20_n_70;
  wire dot_on3__20_n_71;
  wire dot_on3__20_n_72;
  wire dot_on3__20_n_73;
  wire dot_on3__20_n_74;
  wire dot_on3__20_n_75;
  wire dot_on3__20_n_76;
  wire dot_on3__20_n_77;
  wire dot_on3__20_n_78;
  wire dot_on3__20_n_79;
  wire dot_on3__20_n_80;
  wire dot_on3__20_n_81;
  wire dot_on3__20_n_82;
  wire dot_on3__20_n_83;
  wire dot_on3__20_n_84;
  wire dot_on3__20_n_85;
  wire dot_on3__20_n_86;
  wire dot_on3__20_n_87;
  wire dot_on3__20_n_88;
  wire dot_on3__20_n_89;
  wire dot_on3__20_n_90;
  wire dot_on3__20_n_91;
  wire dot_on3__20_n_92;
  wire dot_on3__20_n_93;
  wire dot_on3__20_n_94;
  wire dot_on3__20_n_95;
  wire dot_on3__20_n_96;
  wire dot_on3__20_n_97;
  wire dot_on3__20_n_98;
  wire dot_on3__20_n_99;
  wire dot_on3__21_n_100;
  wire dot_on3__21_n_101;
  wire dot_on3__21_n_102;
  wire dot_on3__21_n_103;
  wire dot_on3__21_n_104;
  wire dot_on3__21_n_105;
  wire dot_on3__21_n_106;
  wire dot_on3__21_n_107;
  wire dot_on3__21_n_108;
  wire dot_on3__21_n_109;
  wire dot_on3__21_n_110;
  wire dot_on3__21_n_111;
  wire dot_on3__21_n_112;
  wire dot_on3__21_n_113;
  wire dot_on3__21_n_114;
  wire dot_on3__21_n_115;
  wire dot_on3__21_n_116;
  wire dot_on3__21_n_117;
  wire dot_on3__21_n_118;
  wire dot_on3__21_n_119;
  wire dot_on3__21_n_120;
  wire dot_on3__21_n_121;
  wire dot_on3__21_n_122;
  wire dot_on3__21_n_123;
  wire dot_on3__21_n_124;
  wire dot_on3__21_n_125;
  wire dot_on3__21_n_126;
  wire dot_on3__21_n_127;
  wire dot_on3__21_n_128;
  wire dot_on3__21_n_129;
  wire dot_on3__21_n_130;
  wire dot_on3__21_n_131;
  wire dot_on3__21_n_132;
  wire dot_on3__21_n_133;
  wire dot_on3__21_n_134;
  wire dot_on3__21_n_135;
  wire dot_on3__21_n_136;
  wire dot_on3__21_n_137;
  wire dot_on3__21_n_138;
  wire dot_on3__21_n_139;
  wire dot_on3__21_n_140;
  wire dot_on3__21_n_141;
  wire dot_on3__21_n_142;
  wire dot_on3__21_n_143;
  wire dot_on3__21_n_144;
  wire dot_on3__21_n_145;
  wire dot_on3__21_n_146;
  wire dot_on3__21_n_147;
  wire dot_on3__21_n_148;
  wire dot_on3__21_n_149;
  wire dot_on3__21_n_150;
  wire dot_on3__21_n_151;
  wire dot_on3__21_n_152;
  wire dot_on3__21_n_153;
  wire dot_on3__21_n_58;
  wire dot_on3__21_n_59;
  wire dot_on3__21_n_60;
  wire dot_on3__21_n_61;
  wire dot_on3__21_n_62;
  wire dot_on3__21_n_63;
  wire dot_on3__21_n_64;
  wire dot_on3__21_n_65;
  wire dot_on3__21_n_66;
  wire dot_on3__21_n_67;
  wire dot_on3__21_n_68;
  wire dot_on3__21_n_69;
  wire dot_on3__21_n_70;
  wire dot_on3__21_n_71;
  wire dot_on3__21_n_72;
  wire dot_on3__21_n_73;
  wire dot_on3__21_n_74;
  wire dot_on3__21_n_75;
  wire dot_on3__21_n_76;
  wire dot_on3__21_n_77;
  wire dot_on3__21_n_78;
  wire dot_on3__21_n_79;
  wire dot_on3__21_n_80;
  wire dot_on3__21_n_81;
  wire dot_on3__21_n_82;
  wire dot_on3__21_n_83;
  wire dot_on3__21_n_84;
  wire dot_on3__21_n_85;
  wire dot_on3__21_n_86;
  wire dot_on3__21_n_87;
  wire dot_on3__21_n_88;
  wire dot_on3__21_n_89;
  wire dot_on3__21_n_90;
  wire dot_on3__21_n_91;
  wire dot_on3__21_n_92;
  wire dot_on3__21_n_93;
  wire dot_on3__21_n_94;
  wire dot_on3__21_n_95;
  wire dot_on3__21_n_96;
  wire dot_on3__21_n_97;
  wire dot_on3__21_n_98;
  wire dot_on3__21_n_99;
  wire dot_on3__22_n_100;
  wire dot_on3__22_n_101;
  wire dot_on3__22_n_102;
  wire dot_on3__22_n_103;
  wire dot_on3__22_n_104;
  wire dot_on3__22_n_105;
  wire dot_on3__22_n_58;
  wire dot_on3__22_n_59;
  wire dot_on3__22_n_60;
  wire dot_on3__22_n_61;
  wire dot_on3__22_n_62;
  wire dot_on3__22_n_63;
  wire dot_on3__22_n_64;
  wire dot_on3__22_n_65;
  wire dot_on3__22_n_66;
  wire dot_on3__22_n_67;
  wire dot_on3__22_n_68;
  wire dot_on3__22_n_69;
  wire dot_on3__22_n_70;
  wire dot_on3__22_n_71;
  wire dot_on3__22_n_72;
  wire dot_on3__22_n_73;
  wire dot_on3__22_n_74;
  wire dot_on3__22_n_75;
  wire dot_on3__22_n_76;
  wire dot_on3__22_n_77;
  wire dot_on3__22_n_78;
  wire dot_on3__22_n_79;
  wire dot_on3__22_n_80;
  wire dot_on3__22_n_81;
  wire dot_on3__22_n_82;
  wire dot_on3__22_n_83;
  wire dot_on3__22_n_84;
  wire dot_on3__22_n_85;
  wire dot_on3__22_n_86;
  wire dot_on3__22_n_87;
  wire dot_on3__22_n_88;
  wire dot_on3__22_n_89;
  wire dot_on3__22_n_90;
  wire dot_on3__22_n_91;
  wire dot_on3__22_n_92;
  wire dot_on3__22_n_93;
  wire dot_on3__22_n_94;
  wire dot_on3__22_n_95;
  wire dot_on3__22_n_96;
  wire dot_on3__22_n_97;
  wire dot_on3__22_n_98;
  wire dot_on3__22_n_99;
  wire dot_on3__23_i_10_n_0;
  wire dot_on3__23_i_11_n_0;
  wire dot_on3__23_i_1_n_1;
  wire dot_on3__23_i_1_n_2;
  wire dot_on3__23_i_1_n_3;
  wire dot_on3__23_i_1_n_4;
  wire dot_on3__23_i_1_n_5;
  wire dot_on3__23_i_1_n_6;
  wire dot_on3__23_i_1_n_7;
  wire dot_on3__23_i_2_n_0;
  wire dot_on3__23_i_2_n_1;
  wire dot_on3__23_i_2_n_2;
  wire dot_on3__23_i_2_n_3;
  wire dot_on3__23_i_2_n_4;
  wire dot_on3__23_i_2_n_5;
  wire dot_on3__23_i_2_n_6;
  wire dot_on3__23_i_2_n_7;
  wire dot_on3__23_i_3_n_0;
  wire dot_on3__23_i_3_n_1;
  wire dot_on3__23_i_3_n_2;
  wire dot_on3__23_i_3_n_3;
  wire dot_on3__23_i_3_n_4;
  wire dot_on3__23_i_3_n_5;
  wire dot_on3__23_i_3_n_6;
  wire dot_on3__23_i_4_n_0;
  wire dot_on3__23_i_5_n_0;
  wire dot_on3__23_i_6_n_0;
  wire dot_on3__23_i_7_n_0;
  wire dot_on3__23_i_8_n_0;
  wire dot_on3__23_i_9_n_0;
  wire dot_on3__23_n_100;
  wire dot_on3__23_n_101;
  wire dot_on3__23_n_102;
  wire dot_on3__23_n_103;
  wire dot_on3__23_n_104;
  wire dot_on3__23_n_105;
  wire dot_on3__23_n_106;
  wire dot_on3__23_n_107;
  wire dot_on3__23_n_108;
  wire dot_on3__23_n_109;
  wire dot_on3__23_n_110;
  wire dot_on3__23_n_111;
  wire dot_on3__23_n_112;
  wire dot_on3__23_n_113;
  wire dot_on3__23_n_114;
  wire dot_on3__23_n_115;
  wire dot_on3__23_n_116;
  wire dot_on3__23_n_117;
  wire dot_on3__23_n_118;
  wire dot_on3__23_n_119;
  wire dot_on3__23_n_120;
  wire dot_on3__23_n_121;
  wire dot_on3__23_n_122;
  wire dot_on3__23_n_123;
  wire dot_on3__23_n_124;
  wire dot_on3__23_n_125;
  wire dot_on3__23_n_126;
  wire dot_on3__23_n_127;
  wire dot_on3__23_n_128;
  wire dot_on3__23_n_129;
  wire dot_on3__23_n_130;
  wire dot_on3__23_n_131;
  wire dot_on3__23_n_132;
  wire dot_on3__23_n_133;
  wire dot_on3__23_n_134;
  wire dot_on3__23_n_135;
  wire dot_on3__23_n_136;
  wire dot_on3__23_n_137;
  wire dot_on3__23_n_138;
  wire dot_on3__23_n_139;
  wire dot_on3__23_n_140;
  wire dot_on3__23_n_141;
  wire dot_on3__23_n_142;
  wire dot_on3__23_n_143;
  wire dot_on3__23_n_144;
  wire dot_on3__23_n_145;
  wire dot_on3__23_n_146;
  wire dot_on3__23_n_147;
  wire dot_on3__23_n_148;
  wire dot_on3__23_n_149;
  wire dot_on3__23_n_150;
  wire dot_on3__23_n_151;
  wire dot_on3__23_n_152;
  wire dot_on3__23_n_153;
  wire dot_on3__23_n_58;
  wire dot_on3__23_n_59;
  wire dot_on3__23_n_60;
  wire dot_on3__23_n_61;
  wire dot_on3__23_n_62;
  wire dot_on3__23_n_63;
  wire dot_on3__23_n_64;
  wire dot_on3__23_n_65;
  wire dot_on3__23_n_66;
  wire dot_on3__23_n_67;
  wire dot_on3__23_n_68;
  wire dot_on3__23_n_69;
  wire dot_on3__23_n_70;
  wire dot_on3__23_n_71;
  wire dot_on3__23_n_72;
  wire dot_on3__23_n_73;
  wire dot_on3__23_n_74;
  wire dot_on3__23_n_75;
  wire dot_on3__23_n_76;
  wire dot_on3__23_n_77;
  wire dot_on3__23_n_78;
  wire dot_on3__23_n_79;
  wire dot_on3__23_n_80;
  wire dot_on3__23_n_81;
  wire dot_on3__23_n_82;
  wire dot_on3__23_n_83;
  wire dot_on3__23_n_84;
  wire dot_on3__23_n_85;
  wire dot_on3__23_n_86;
  wire dot_on3__23_n_87;
  wire dot_on3__23_n_88;
  wire dot_on3__23_n_89;
  wire dot_on3__23_n_90;
  wire dot_on3__23_n_91;
  wire dot_on3__23_n_92;
  wire dot_on3__23_n_93;
  wire dot_on3__23_n_94;
  wire dot_on3__23_n_95;
  wire dot_on3__23_n_96;
  wire dot_on3__23_n_97;
  wire dot_on3__23_n_98;
  wire dot_on3__23_n_99;
  wire dot_on3__24_n_100;
  wire dot_on3__24_n_101;
  wire dot_on3__24_n_102;
  wire dot_on3__24_n_103;
  wire dot_on3__24_n_104;
  wire dot_on3__24_n_105;
  wire dot_on3__24_n_106;
  wire dot_on3__24_n_107;
  wire dot_on3__24_n_108;
  wire dot_on3__24_n_109;
  wire dot_on3__24_n_110;
  wire dot_on3__24_n_111;
  wire dot_on3__24_n_112;
  wire dot_on3__24_n_113;
  wire dot_on3__24_n_114;
  wire dot_on3__24_n_115;
  wire dot_on3__24_n_116;
  wire dot_on3__24_n_117;
  wire dot_on3__24_n_118;
  wire dot_on3__24_n_119;
  wire dot_on3__24_n_120;
  wire dot_on3__24_n_121;
  wire dot_on3__24_n_122;
  wire dot_on3__24_n_123;
  wire dot_on3__24_n_124;
  wire dot_on3__24_n_125;
  wire dot_on3__24_n_126;
  wire dot_on3__24_n_127;
  wire dot_on3__24_n_128;
  wire dot_on3__24_n_129;
  wire dot_on3__24_n_130;
  wire dot_on3__24_n_131;
  wire dot_on3__24_n_132;
  wire dot_on3__24_n_133;
  wire dot_on3__24_n_134;
  wire dot_on3__24_n_135;
  wire dot_on3__24_n_136;
  wire dot_on3__24_n_137;
  wire dot_on3__24_n_138;
  wire dot_on3__24_n_139;
  wire dot_on3__24_n_140;
  wire dot_on3__24_n_141;
  wire dot_on3__24_n_142;
  wire dot_on3__24_n_143;
  wire dot_on3__24_n_144;
  wire dot_on3__24_n_145;
  wire dot_on3__24_n_146;
  wire dot_on3__24_n_147;
  wire dot_on3__24_n_148;
  wire dot_on3__24_n_149;
  wire dot_on3__24_n_150;
  wire dot_on3__24_n_151;
  wire dot_on3__24_n_152;
  wire dot_on3__24_n_153;
  wire dot_on3__24_n_58;
  wire dot_on3__24_n_59;
  wire dot_on3__24_n_60;
  wire dot_on3__24_n_61;
  wire dot_on3__24_n_62;
  wire dot_on3__24_n_63;
  wire dot_on3__24_n_64;
  wire dot_on3__24_n_65;
  wire dot_on3__24_n_66;
  wire dot_on3__24_n_67;
  wire dot_on3__24_n_68;
  wire dot_on3__24_n_69;
  wire dot_on3__24_n_70;
  wire dot_on3__24_n_71;
  wire dot_on3__24_n_72;
  wire dot_on3__24_n_73;
  wire dot_on3__24_n_74;
  wire dot_on3__24_n_75;
  wire dot_on3__24_n_76;
  wire dot_on3__24_n_77;
  wire dot_on3__24_n_78;
  wire dot_on3__24_n_79;
  wire dot_on3__24_n_80;
  wire dot_on3__24_n_81;
  wire dot_on3__24_n_82;
  wire dot_on3__24_n_83;
  wire dot_on3__24_n_84;
  wire dot_on3__24_n_85;
  wire dot_on3__24_n_86;
  wire dot_on3__24_n_87;
  wire dot_on3__24_n_88;
  wire dot_on3__24_n_89;
  wire dot_on3__24_n_90;
  wire dot_on3__24_n_91;
  wire dot_on3__24_n_92;
  wire dot_on3__24_n_93;
  wire dot_on3__24_n_94;
  wire dot_on3__24_n_95;
  wire dot_on3__24_n_96;
  wire dot_on3__24_n_97;
  wire dot_on3__24_n_98;
  wire dot_on3__24_n_99;
  wire dot_on3__25_n_100;
  wire dot_on3__25_n_101;
  wire dot_on3__25_n_102;
  wire dot_on3__25_n_103;
  wire dot_on3__25_n_104;
  wire dot_on3__25_n_105;
  wire dot_on3__25_n_58;
  wire dot_on3__25_n_59;
  wire dot_on3__25_n_60;
  wire dot_on3__25_n_61;
  wire dot_on3__25_n_62;
  wire dot_on3__25_n_63;
  wire dot_on3__25_n_64;
  wire dot_on3__25_n_65;
  wire dot_on3__25_n_66;
  wire dot_on3__25_n_67;
  wire dot_on3__25_n_68;
  wire dot_on3__25_n_69;
  wire dot_on3__25_n_70;
  wire dot_on3__25_n_71;
  wire dot_on3__25_n_72;
  wire dot_on3__25_n_73;
  wire dot_on3__25_n_74;
  wire dot_on3__25_n_75;
  wire dot_on3__25_n_76;
  wire dot_on3__25_n_77;
  wire dot_on3__25_n_78;
  wire dot_on3__25_n_79;
  wire dot_on3__25_n_80;
  wire dot_on3__25_n_81;
  wire dot_on3__25_n_82;
  wire dot_on3__25_n_83;
  wire dot_on3__25_n_84;
  wire dot_on3__25_n_85;
  wire dot_on3__25_n_86;
  wire dot_on3__25_n_87;
  wire dot_on3__25_n_88;
  wire dot_on3__25_n_89;
  wire dot_on3__25_n_90;
  wire dot_on3__25_n_91;
  wire dot_on3__25_n_92;
  wire dot_on3__25_n_93;
  wire dot_on3__25_n_94;
  wire dot_on3__25_n_95;
  wire dot_on3__25_n_96;
  wire dot_on3__25_n_97;
  wire dot_on3__25_n_98;
  wire dot_on3__25_n_99;
  wire dot_on3__26_i_1_n_1;
  wire dot_on3__26_i_1_n_2;
  wire dot_on3__26_i_1_n_3;
  wire dot_on3__26_i_1_n_4;
  wire dot_on3__26_i_1_n_5;
  wire dot_on3__26_i_1_n_6;
  wire dot_on3__26_i_1_n_7;
  wire dot_on3__26_i_2_n_0;
  wire dot_on3__26_i_2_n_1;
  wire dot_on3__26_i_2_n_2;
  wire dot_on3__26_i_2_n_3;
  wire dot_on3__26_i_2_n_4;
  wire dot_on3__26_i_2_n_5;
  wire dot_on3__26_i_2_n_6;
  wire dot_on3__26_i_2_n_7;
  wire dot_on3__26_i_3_n_0;
  wire dot_on3__26_i_3_n_1;
  wire dot_on3__26_i_3_n_2;
  wire dot_on3__26_i_3_n_3;
  wire dot_on3__26_i_3_n_4;
  wire dot_on3__26_i_3_n_5;
  wire dot_on3__26_i_3_n_6;
  wire dot_on3__26_i_4_n_0;
  wire dot_on3__26_i_5_n_0;
  wire dot_on3__26_i_6_n_0;
  wire dot_on3__26_i_7_n_0;
  wire dot_on3__26_i_8_n_0;
  wire dot_on3__26_i_9_n_0;
  wire dot_on3__26_n_100;
  wire dot_on3__26_n_101;
  wire dot_on3__26_n_102;
  wire dot_on3__26_n_103;
  wire dot_on3__26_n_104;
  wire dot_on3__26_n_105;
  wire dot_on3__26_n_106;
  wire dot_on3__26_n_107;
  wire dot_on3__26_n_108;
  wire dot_on3__26_n_109;
  wire dot_on3__26_n_110;
  wire dot_on3__26_n_111;
  wire dot_on3__26_n_112;
  wire dot_on3__26_n_113;
  wire dot_on3__26_n_114;
  wire dot_on3__26_n_115;
  wire dot_on3__26_n_116;
  wire dot_on3__26_n_117;
  wire dot_on3__26_n_118;
  wire dot_on3__26_n_119;
  wire dot_on3__26_n_120;
  wire dot_on3__26_n_121;
  wire dot_on3__26_n_122;
  wire dot_on3__26_n_123;
  wire dot_on3__26_n_124;
  wire dot_on3__26_n_125;
  wire dot_on3__26_n_126;
  wire dot_on3__26_n_127;
  wire dot_on3__26_n_128;
  wire dot_on3__26_n_129;
  wire dot_on3__26_n_130;
  wire dot_on3__26_n_131;
  wire dot_on3__26_n_132;
  wire dot_on3__26_n_133;
  wire dot_on3__26_n_134;
  wire dot_on3__26_n_135;
  wire dot_on3__26_n_136;
  wire dot_on3__26_n_137;
  wire dot_on3__26_n_138;
  wire dot_on3__26_n_139;
  wire dot_on3__26_n_140;
  wire dot_on3__26_n_141;
  wire dot_on3__26_n_142;
  wire dot_on3__26_n_143;
  wire dot_on3__26_n_144;
  wire dot_on3__26_n_145;
  wire dot_on3__26_n_146;
  wire dot_on3__26_n_147;
  wire dot_on3__26_n_148;
  wire dot_on3__26_n_149;
  wire dot_on3__26_n_150;
  wire dot_on3__26_n_151;
  wire dot_on3__26_n_152;
  wire dot_on3__26_n_153;
  wire dot_on3__26_n_58;
  wire dot_on3__26_n_59;
  wire dot_on3__26_n_60;
  wire dot_on3__26_n_61;
  wire dot_on3__26_n_62;
  wire dot_on3__26_n_63;
  wire dot_on3__26_n_64;
  wire dot_on3__26_n_65;
  wire dot_on3__26_n_66;
  wire dot_on3__26_n_67;
  wire dot_on3__26_n_68;
  wire dot_on3__26_n_69;
  wire dot_on3__26_n_70;
  wire dot_on3__26_n_71;
  wire dot_on3__26_n_72;
  wire dot_on3__26_n_73;
  wire dot_on3__26_n_74;
  wire dot_on3__26_n_75;
  wire dot_on3__26_n_76;
  wire dot_on3__26_n_77;
  wire dot_on3__26_n_78;
  wire dot_on3__26_n_79;
  wire dot_on3__26_n_80;
  wire dot_on3__26_n_81;
  wire dot_on3__26_n_82;
  wire dot_on3__26_n_83;
  wire dot_on3__26_n_84;
  wire dot_on3__26_n_85;
  wire dot_on3__26_n_86;
  wire dot_on3__26_n_87;
  wire dot_on3__26_n_88;
  wire dot_on3__26_n_89;
  wire dot_on3__26_n_90;
  wire dot_on3__26_n_91;
  wire dot_on3__26_n_92;
  wire dot_on3__26_n_93;
  wire dot_on3__26_n_94;
  wire dot_on3__26_n_95;
  wire dot_on3__26_n_96;
  wire dot_on3__26_n_97;
  wire dot_on3__26_n_98;
  wire dot_on3__26_n_99;
  wire dot_on3__27_n_100;
  wire dot_on3__27_n_101;
  wire dot_on3__27_n_102;
  wire dot_on3__27_n_103;
  wire dot_on3__27_n_104;
  wire dot_on3__27_n_105;
  wire dot_on3__27_n_106;
  wire dot_on3__27_n_107;
  wire dot_on3__27_n_108;
  wire dot_on3__27_n_109;
  wire dot_on3__27_n_110;
  wire dot_on3__27_n_111;
  wire dot_on3__27_n_112;
  wire dot_on3__27_n_113;
  wire dot_on3__27_n_114;
  wire dot_on3__27_n_115;
  wire dot_on3__27_n_116;
  wire dot_on3__27_n_117;
  wire dot_on3__27_n_118;
  wire dot_on3__27_n_119;
  wire dot_on3__27_n_120;
  wire dot_on3__27_n_121;
  wire dot_on3__27_n_122;
  wire dot_on3__27_n_123;
  wire dot_on3__27_n_124;
  wire dot_on3__27_n_125;
  wire dot_on3__27_n_126;
  wire dot_on3__27_n_127;
  wire dot_on3__27_n_128;
  wire dot_on3__27_n_129;
  wire dot_on3__27_n_130;
  wire dot_on3__27_n_131;
  wire dot_on3__27_n_132;
  wire dot_on3__27_n_133;
  wire dot_on3__27_n_134;
  wire dot_on3__27_n_135;
  wire dot_on3__27_n_136;
  wire dot_on3__27_n_137;
  wire dot_on3__27_n_138;
  wire dot_on3__27_n_139;
  wire dot_on3__27_n_140;
  wire dot_on3__27_n_141;
  wire dot_on3__27_n_142;
  wire dot_on3__27_n_143;
  wire dot_on3__27_n_144;
  wire dot_on3__27_n_145;
  wire dot_on3__27_n_146;
  wire dot_on3__27_n_147;
  wire dot_on3__27_n_148;
  wire dot_on3__27_n_149;
  wire dot_on3__27_n_150;
  wire dot_on3__27_n_151;
  wire dot_on3__27_n_152;
  wire dot_on3__27_n_153;
  wire dot_on3__27_n_58;
  wire dot_on3__27_n_59;
  wire dot_on3__27_n_60;
  wire dot_on3__27_n_61;
  wire dot_on3__27_n_62;
  wire dot_on3__27_n_63;
  wire dot_on3__27_n_64;
  wire dot_on3__27_n_65;
  wire dot_on3__27_n_66;
  wire dot_on3__27_n_67;
  wire dot_on3__27_n_68;
  wire dot_on3__27_n_69;
  wire dot_on3__27_n_70;
  wire dot_on3__27_n_71;
  wire dot_on3__27_n_72;
  wire dot_on3__27_n_73;
  wire dot_on3__27_n_74;
  wire dot_on3__27_n_75;
  wire dot_on3__27_n_76;
  wire dot_on3__27_n_77;
  wire dot_on3__27_n_78;
  wire dot_on3__27_n_79;
  wire dot_on3__27_n_80;
  wire dot_on3__27_n_81;
  wire dot_on3__27_n_82;
  wire dot_on3__27_n_83;
  wire dot_on3__27_n_84;
  wire dot_on3__27_n_85;
  wire dot_on3__27_n_86;
  wire dot_on3__27_n_87;
  wire dot_on3__27_n_88;
  wire dot_on3__27_n_89;
  wire dot_on3__27_n_90;
  wire dot_on3__27_n_91;
  wire dot_on3__27_n_92;
  wire dot_on3__27_n_93;
  wire dot_on3__27_n_94;
  wire dot_on3__27_n_95;
  wire dot_on3__27_n_96;
  wire dot_on3__27_n_97;
  wire dot_on3__27_n_98;
  wire dot_on3__27_n_99;
  wire dot_on3__28_n_100;
  wire dot_on3__28_n_101;
  wire dot_on3__28_n_102;
  wire dot_on3__28_n_103;
  wire dot_on3__28_n_104;
  wire dot_on3__28_n_105;
  wire dot_on3__28_n_58;
  wire dot_on3__28_n_59;
  wire dot_on3__28_n_60;
  wire dot_on3__28_n_61;
  wire dot_on3__28_n_62;
  wire dot_on3__28_n_63;
  wire dot_on3__28_n_64;
  wire dot_on3__28_n_65;
  wire dot_on3__28_n_66;
  wire dot_on3__28_n_67;
  wire dot_on3__28_n_68;
  wire dot_on3__28_n_69;
  wire dot_on3__28_n_70;
  wire dot_on3__28_n_71;
  wire dot_on3__28_n_72;
  wire dot_on3__28_n_73;
  wire dot_on3__28_n_74;
  wire dot_on3__28_n_75;
  wire dot_on3__28_n_76;
  wire dot_on3__28_n_77;
  wire dot_on3__28_n_78;
  wire dot_on3__28_n_79;
  wire dot_on3__28_n_80;
  wire dot_on3__28_n_81;
  wire dot_on3__28_n_82;
  wire dot_on3__28_n_83;
  wire dot_on3__28_n_84;
  wire dot_on3__28_n_85;
  wire dot_on3__28_n_86;
  wire dot_on3__28_n_87;
  wire dot_on3__28_n_88;
  wire dot_on3__28_n_89;
  wire dot_on3__28_n_90;
  wire dot_on3__28_n_91;
  wire dot_on3__28_n_92;
  wire dot_on3__28_n_93;
  wire dot_on3__28_n_94;
  wire dot_on3__28_n_95;
  wire dot_on3__28_n_96;
  wire dot_on3__28_n_97;
  wire dot_on3__28_n_98;
  wire dot_on3__28_n_99;
  wire dot_on3__29_i_10_n_0;
  wire dot_on3__29_i_1_n_1;
  wire dot_on3__29_i_1_n_2;
  wire dot_on3__29_i_1_n_3;
  wire dot_on3__29_i_1_n_4;
  wire dot_on3__29_i_1_n_5;
  wire dot_on3__29_i_1_n_6;
  wire dot_on3__29_i_1_n_7;
  wire dot_on3__29_i_2_n_0;
  wire dot_on3__29_i_2_n_1;
  wire dot_on3__29_i_2_n_2;
  wire dot_on3__29_i_2_n_3;
  wire dot_on3__29_i_2_n_4;
  wire dot_on3__29_i_2_n_5;
  wire dot_on3__29_i_2_n_6;
  wire dot_on3__29_i_2_n_7;
  wire dot_on3__29_i_3_n_0;
  wire dot_on3__29_i_3_n_1;
  wire dot_on3__29_i_3_n_2;
  wire dot_on3__29_i_3_n_3;
  wire dot_on3__29_i_3_n_4;
  wire dot_on3__29_i_3_n_5;
  wire dot_on3__29_i_3_n_6;
  wire dot_on3__29_i_4_n_0;
  wire dot_on3__29_i_5_n_0;
  wire dot_on3__29_i_6_n_0;
  wire dot_on3__29_i_7_n_0;
  wire dot_on3__29_i_8_n_0;
  wire dot_on3__29_i_9_n_0;
  wire dot_on3__29_n_100;
  wire dot_on3__29_n_101;
  wire dot_on3__29_n_102;
  wire dot_on3__29_n_103;
  wire dot_on3__29_n_104;
  wire dot_on3__29_n_105;
  wire dot_on3__29_n_106;
  wire dot_on3__29_n_107;
  wire dot_on3__29_n_108;
  wire dot_on3__29_n_109;
  wire dot_on3__29_n_110;
  wire dot_on3__29_n_111;
  wire dot_on3__29_n_112;
  wire dot_on3__29_n_113;
  wire dot_on3__29_n_114;
  wire dot_on3__29_n_115;
  wire dot_on3__29_n_116;
  wire dot_on3__29_n_117;
  wire dot_on3__29_n_118;
  wire dot_on3__29_n_119;
  wire dot_on3__29_n_120;
  wire dot_on3__29_n_121;
  wire dot_on3__29_n_122;
  wire dot_on3__29_n_123;
  wire dot_on3__29_n_124;
  wire dot_on3__29_n_125;
  wire dot_on3__29_n_126;
  wire dot_on3__29_n_127;
  wire dot_on3__29_n_128;
  wire dot_on3__29_n_129;
  wire dot_on3__29_n_130;
  wire dot_on3__29_n_131;
  wire dot_on3__29_n_132;
  wire dot_on3__29_n_133;
  wire dot_on3__29_n_134;
  wire dot_on3__29_n_135;
  wire dot_on3__29_n_136;
  wire dot_on3__29_n_137;
  wire dot_on3__29_n_138;
  wire dot_on3__29_n_139;
  wire dot_on3__29_n_140;
  wire dot_on3__29_n_141;
  wire dot_on3__29_n_142;
  wire dot_on3__29_n_143;
  wire dot_on3__29_n_144;
  wire dot_on3__29_n_145;
  wire dot_on3__29_n_146;
  wire dot_on3__29_n_147;
  wire dot_on3__29_n_148;
  wire dot_on3__29_n_149;
  wire dot_on3__29_n_150;
  wire dot_on3__29_n_151;
  wire dot_on3__29_n_152;
  wire dot_on3__29_n_153;
  wire dot_on3__29_n_58;
  wire dot_on3__29_n_59;
  wire dot_on3__29_n_60;
  wire dot_on3__29_n_61;
  wire dot_on3__29_n_62;
  wire dot_on3__29_n_63;
  wire dot_on3__29_n_64;
  wire dot_on3__29_n_65;
  wire dot_on3__29_n_66;
  wire dot_on3__29_n_67;
  wire dot_on3__29_n_68;
  wire dot_on3__29_n_69;
  wire dot_on3__29_n_70;
  wire dot_on3__29_n_71;
  wire dot_on3__29_n_72;
  wire dot_on3__29_n_73;
  wire dot_on3__29_n_74;
  wire dot_on3__29_n_75;
  wire dot_on3__29_n_76;
  wire dot_on3__29_n_77;
  wire dot_on3__29_n_78;
  wire dot_on3__29_n_79;
  wire dot_on3__29_n_80;
  wire dot_on3__29_n_81;
  wire dot_on3__29_n_82;
  wire dot_on3__29_n_83;
  wire dot_on3__29_n_84;
  wire dot_on3__29_n_85;
  wire dot_on3__29_n_86;
  wire dot_on3__29_n_87;
  wire dot_on3__29_n_88;
  wire dot_on3__29_n_89;
  wire dot_on3__29_n_90;
  wire dot_on3__29_n_91;
  wire dot_on3__29_n_92;
  wire dot_on3__29_n_93;
  wire dot_on3__29_n_94;
  wire dot_on3__29_n_95;
  wire dot_on3__29_n_96;
  wire dot_on3__29_n_97;
  wire dot_on3__29_n_98;
  wire dot_on3__29_n_99;
  wire dot_on3__2_i_1_n_1;
  wire dot_on3__2_i_1_n_2;
  wire dot_on3__2_i_1_n_3;
  wire dot_on3__2_i_1_n_4;
  wire dot_on3__2_i_1_n_5;
  wire dot_on3__2_i_1_n_6;
  wire dot_on3__2_i_1_n_7;
  wire dot_on3__2_i_2_n_0;
  wire dot_on3__2_i_2_n_1;
  wire dot_on3__2_i_2_n_2;
  wire dot_on3__2_i_2_n_3;
  wire dot_on3__2_i_2_n_4;
  wire dot_on3__2_i_2_n_5;
  wire dot_on3__2_i_2_n_6;
  wire dot_on3__2_i_2_n_7;
  wire dot_on3__2_i_3_n_0;
  wire dot_on3__2_i_3_n_1;
  wire dot_on3__2_i_3_n_2;
  wire dot_on3__2_i_3_n_3;
  wire dot_on3__2_i_3_n_4;
  wire dot_on3__2_i_3_n_5;
  wire dot_on3__2_i_3_n_6;
  wire dot_on3__2_i_4_n_0;
  wire dot_on3__2_i_5_n_0;
  wire dot_on3__2_i_6_n_0;
  wire dot_on3__2_i_7_n_0;
  wire dot_on3__2_i_8_n_0;
  wire dot_on3__2_i_9_n_0;
  wire dot_on3__2_n_100;
  wire dot_on3__2_n_101;
  wire dot_on3__2_n_102;
  wire dot_on3__2_n_103;
  wire dot_on3__2_n_104;
  wire dot_on3__2_n_105;
  wire dot_on3__2_n_106;
  wire dot_on3__2_n_107;
  wire dot_on3__2_n_108;
  wire dot_on3__2_n_109;
  wire dot_on3__2_n_110;
  wire dot_on3__2_n_111;
  wire dot_on3__2_n_112;
  wire dot_on3__2_n_113;
  wire dot_on3__2_n_114;
  wire dot_on3__2_n_115;
  wire dot_on3__2_n_116;
  wire dot_on3__2_n_117;
  wire dot_on3__2_n_118;
  wire dot_on3__2_n_119;
  wire dot_on3__2_n_120;
  wire dot_on3__2_n_121;
  wire dot_on3__2_n_122;
  wire dot_on3__2_n_123;
  wire dot_on3__2_n_124;
  wire dot_on3__2_n_125;
  wire dot_on3__2_n_126;
  wire dot_on3__2_n_127;
  wire dot_on3__2_n_128;
  wire dot_on3__2_n_129;
  wire dot_on3__2_n_130;
  wire dot_on3__2_n_131;
  wire dot_on3__2_n_132;
  wire dot_on3__2_n_133;
  wire dot_on3__2_n_134;
  wire dot_on3__2_n_135;
  wire dot_on3__2_n_136;
  wire dot_on3__2_n_137;
  wire dot_on3__2_n_138;
  wire dot_on3__2_n_139;
  wire dot_on3__2_n_140;
  wire dot_on3__2_n_141;
  wire dot_on3__2_n_142;
  wire dot_on3__2_n_143;
  wire dot_on3__2_n_144;
  wire dot_on3__2_n_145;
  wire dot_on3__2_n_146;
  wire dot_on3__2_n_147;
  wire dot_on3__2_n_148;
  wire dot_on3__2_n_149;
  wire dot_on3__2_n_150;
  wire dot_on3__2_n_151;
  wire dot_on3__2_n_152;
  wire dot_on3__2_n_153;
  wire dot_on3__2_n_58;
  wire dot_on3__2_n_59;
  wire dot_on3__2_n_60;
  wire dot_on3__2_n_61;
  wire dot_on3__2_n_62;
  wire dot_on3__2_n_63;
  wire dot_on3__2_n_64;
  wire dot_on3__2_n_65;
  wire dot_on3__2_n_66;
  wire dot_on3__2_n_67;
  wire dot_on3__2_n_68;
  wire dot_on3__2_n_69;
  wire dot_on3__2_n_70;
  wire dot_on3__2_n_71;
  wire dot_on3__2_n_72;
  wire dot_on3__2_n_73;
  wire dot_on3__2_n_74;
  wire dot_on3__2_n_75;
  wire dot_on3__2_n_76;
  wire dot_on3__2_n_77;
  wire dot_on3__2_n_78;
  wire dot_on3__2_n_79;
  wire dot_on3__2_n_80;
  wire dot_on3__2_n_81;
  wire dot_on3__2_n_82;
  wire dot_on3__2_n_83;
  wire dot_on3__2_n_84;
  wire dot_on3__2_n_85;
  wire dot_on3__2_n_86;
  wire dot_on3__2_n_87;
  wire dot_on3__2_n_88;
  wire dot_on3__2_n_89;
  wire dot_on3__2_n_90;
  wire dot_on3__2_n_91;
  wire dot_on3__2_n_92;
  wire dot_on3__2_n_93;
  wire dot_on3__2_n_94;
  wire dot_on3__2_n_95;
  wire dot_on3__2_n_96;
  wire dot_on3__2_n_97;
  wire dot_on3__2_n_98;
  wire dot_on3__2_n_99;
  wire dot_on3__30_n_100;
  wire dot_on3__30_n_101;
  wire dot_on3__30_n_102;
  wire dot_on3__30_n_103;
  wire dot_on3__30_n_104;
  wire dot_on3__30_n_105;
  wire dot_on3__30_n_106;
  wire dot_on3__30_n_107;
  wire dot_on3__30_n_108;
  wire dot_on3__30_n_109;
  wire dot_on3__30_n_110;
  wire dot_on3__30_n_111;
  wire dot_on3__30_n_112;
  wire dot_on3__30_n_113;
  wire dot_on3__30_n_114;
  wire dot_on3__30_n_115;
  wire dot_on3__30_n_116;
  wire dot_on3__30_n_117;
  wire dot_on3__30_n_118;
  wire dot_on3__30_n_119;
  wire dot_on3__30_n_120;
  wire dot_on3__30_n_121;
  wire dot_on3__30_n_122;
  wire dot_on3__30_n_123;
  wire dot_on3__30_n_124;
  wire dot_on3__30_n_125;
  wire dot_on3__30_n_126;
  wire dot_on3__30_n_127;
  wire dot_on3__30_n_128;
  wire dot_on3__30_n_129;
  wire dot_on3__30_n_130;
  wire dot_on3__30_n_131;
  wire dot_on3__30_n_132;
  wire dot_on3__30_n_133;
  wire dot_on3__30_n_134;
  wire dot_on3__30_n_135;
  wire dot_on3__30_n_136;
  wire dot_on3__30_n_137;
  wire dot_on3__30_n_138;
  wire dot_on3__30_n_139;
  wire dot_on3__30_n_140;
  wire dot_on3__30_n_141;
  wire dot_on3__30_n_142;
  wire dot_on3__30_n_143;
  wire dot_on3__30_n_144;
  wire dot_on3__30_n_145;
  wire dot_on3__30_n_146;
  wire dot_on3__30_n_147;
  wire dot_on3__30_n_148;
  wire dot_on3__30_n_149;
  wire dot_on3__30_n_150;
  wire dot_on3__30_n_151;
  wire dot_on3__30_n_152;
  wire dot_on3__30_n_153;
  wire dot_on3__30_n_58;
  wire dot_on3__30_n_59;
  wire dot_on3__30_n_60;
  wire dot_on3__30_n_61;
  wire dot_on3__30_n_62;
  wire dot_on3__30_n_63;
  wire dot_on3__30_n_64;
  wire dot_on3__30_n_65;
  wire dot_on3__30_n_66;
  wire dot_on3__30_n_67;
  wire dot_on3__30_n_68;
  wire dot_on3__30_n_69;
  wire dot_on3__30_n_70;
  wire dot_on3__30_n_71;
  wire dot_on3__30_n_72;
  wire dot_on3__30_n_73;
  wire dot_on3__30_n_74;
  wire dot_on3__30_n_75;
  wire dot_on3__30_n_76;
  wire dot_on3__30_n_77;
  wire dot_on3__30_n_78;
  wire dot_on3__30_n_79;
  wire dot_on3__30_n_80;
  wire dot_on3__30_n_81;
  wire dot_on3__30_n_82;
  wire dot_on3__30_n_83;
  wire dot_on3__30_n_84;
  wire dot_on3__30_n_85;
  wire dot_on3__30_n_86;
  wire dot_on3__30_n_87;
  wire dot_on3__30_n_88;
  wire dot_on3__30_n_89;
  wire dot_on3__30_n_90;
  wire dot_on3__30_n_91;
  wire dot_on3__30_n_92;
  wire dot_on3__30_n_93;
  wire dot_on3__30_n_94;
  wire dot_on3__30_n_95;
  wire dot_on3__30_n_96;
  wire dot_on3__30_n_97;
  wire dot_on3__30_n_98;
  wire dot_on3__30_n_99;
  wire dot_on3__31_n_100;
  wire dot_on3__31_n_101;
  wire dot_on3__31_n_102;
  wire dot_on3__31_n_103;
  wire dot_on3__31_n_104;
  wire dot_on3__31_n_105;
  wire dot_on3__31_n_58;
  wire dot_on3__31_n_59;
  wire dot_on3__31_n_60;
  wire dot_on3__31_n_61;
  wire dot_on3__31_n_62;
  wire dot_on3__31_n_63;
  wire dot_on3__31_n_64;
  wire dot_on3__31_n_65;
  wire dot_on3__31_n_66;
  wire dot_on3__31_n_67;
  wire dot_on3__31_n_68;
  wire dot_on3__31_n_69;
  wire dot_on3__31_n_70;
  wire dot_on3__31_n_71;
  wire dot_on3__31_n_72;
  wire dot_on3__31_n_73;
  wire dot_on3__31_n_74;
  wire dot_on3__31_n_75;
  wire dot_on3__31_n_76;
  wire dot_on3__31_n_77;
  wire dot_on3__31_n_78;
  wire dot_on3__31_n_79;
  wire dot_on3__31_n_80;
  wire dot_on3__31_n_81;
  wire dot_on3__31_n_82;
  wire dot_on3__31_n_83;
  wire dot_on3__31_n_84;
  wire dot_on3__31_n_85;
  wire dot_on3__31_n_86;
  wire dot_on3__31_n_87;
  wire dot_on3__31_n_88;
  wire dot_on3__31_n_89;
  wire dot_on3__31_n_90;
  wire dot_on3__31_n_91;
  wire dot_on3__31_n_92;
  wire dot_on3__31_n_93;
  wire dot_on3__31_n_94;
  wire dot_on3__31_n_95;
  wire dot_on3__31_n_96;
  wire dot_on3__31_n_97;
  wire dot_on3__31_n_98;
  wire dot_on3__31_n_99;
  wire dot_on3__32_i_1_n_1;
  wire dot_on3__32_i_1_n_2;
  wire dot_on3__32_i_1_n_3;
  wire dot_on3__32_i_1_n_4;
  wire dot_on3__32_i_1_n_5;
  wire dot_on3__32_i_1_n_6;
  wire dot_on3__32_i_1_n_7;
  wire dot_on3__32_i_2_n_0;
  wire dot_on3__32_i_2_n_1;
  wire dot_on3__32_i_2_n_2;
  wire dot_on3__32_i_2_n_3;
  wire dot_on3__32_i_2_n_4;
  wire dot_on3__32_i_2_n_5;
  wire dot_on3__32_i_2_n_6;
  wire dot_on3__32_i_2_n_7;
  wire dot_on3__32_i_3_n_0;
  wire dot_on3__32_i_3_n_1;
  wire dot_on3__32_i_3_n_2;
  wire dot_on3__32_i_3_n_3;
  wire dot_on3__32_i_3_n_4;
  wire dot_on3__32_i_3_n_5;
  wire dot_on3__32_i_3_n_6;
  wire dot_on3__32_i_4_n_0;
  wire dot_on3__32_i_5_n_0;
  wire dot_on3__32_i_6_n_0;
  wire dot_on3__32_i_7_n_0;
  wire dot_on3__32_i_8_n_0;
  wire dot_on3__32_i_9_n_0;
  wire dot_on3__32_n_100;
  wire dot_on3__32_n_101;
  wire dot_on3__32_n_102;
  wire dot_on3__32_n_103;
  wire dot_on3__32_n_104;
  wire dot_on3__32_n_105;
  wire dot_on3__32_n_106;
  wire dot_on3__32_n_107;
  wire dot_on3__32_n_108;
  wire dot_on3__32_n_109;
  wire dot_on3__32_n_110;
  wire dot_on3__32_n_111;
  wire dot_on3__32_n_112;
  wire dot_on3__32_n_113;
  wire dot_on3__32_n_114;
  wire dot_on3__32_n_115;
  wire dot_on3__32_n_116;
  wire dot_on3__32_n_117;
  wire dot_on3__32_n_118;
  wire dot_on3__32_n_119;
  wire dot_on3__32_n_120;
  wire dot_on3__32_n_121;
  wire dot_on3__32_n_122;
  wire dot_on3__32_n_123;
  wire dot_on3__32_n_124;
  wire dot_on3__32_n_125;
  wire dot_on3__32_n_126;
  wire dot_on3__32_n_127;
  wire dot_on3__32_n_128;
  wire dot_on3__32_n_129;
  wire dot_on3__32_n_130;
  wire dot_on3__32_n_131;
  wire dot_on3__32_n_132;
  wire dot_on3__32_n_133;
  wire dot_on3__32_n_134;
  wire dot_on3__32_n_135;
  wire dot_on3__32_n_136;
  wire dot_on3__32_n_137;
  wire dot_on3__32_n_138;
  wire dot_on3__32_n_139;
  wire dot_on3__32_n_140;
  wire dot_on3__32_n_141;
  wire dot_on3__32_n_142;
  wire dot_on3__32_n_143;
  wire dot_on3__32_n_144;
  wire dot_on3__32_n_145;
  wire dot_on3__32_n_146;
  wire dot_on3__32_n_147;
  wire dot_on3__32_n_148;
  wire dot_on3__32_n_149;
  wire dot_on3__32_n_150;
  wire dot_on3__32_n_151;
  wire dot_on3__32_n_152;
  wire dot_on3__32_n_153;
  wire dot_on3__32_n_58;
  wire dot_on3__32_n_59;
  wire dot_on3__32_n_60;
  wire dot_on3__32_n_61;
  wire dot_on3__32_n_62;
  wire dot_on3__32_n_63;
  wire dot_on3__32_n_64;
  wire dot_on3__32_n_65;
  wire dot_on3__32_n_66;
  wire dot_on3__32_n_67;
  wire dot_on3__32_n_68;
  wire dot_on3__32_n_69;
  wire dot_on3__32_n_70;
  wire dot_on3__32_n_71;
  wire dot_on3__32_n_72;
  wire dot_on3__32_n_73;
  wire dot_on3__32_n_74;
  wire dot_on3__32_n_75;
  wire dot_on3__32_n_76;
  wire dot_on3__32_n_77;
  wire dot_on3__32_n_78;
  wire dot_on3__32_n_79;
  wire dot_on3__32_n_80;
  wire dot_on3__32_n_81;
  wire dot_on3__32_n_82;
  wire dot_on3__32_n_83;
  wire dot_on3__32_n_84;
  wire dot_on3__32_n_85;
  wire dot_on3__32_n_86;
  wire dot_on3__32_n_87;
  wire dot_on3__32_n_88;
  wire dot_on3__32_n_89;
  wire dot_on3__32_n_90;
  wire dot_on3__32_n_91;
  wire dot_on3__32_n_92;
  wire dot_on3__32_n_93;
  wire dot_on3__32_n_94;
  wire dot_on3__32_n_95;
  wire dot_on3__32_n_96;
  wire dot_on3__32_n_97;
  wire dot_on3__32_n_98;
  wire dot_on3__32_n_99;
  wire dot_on3__33_n_100;
  wire dot_on3__33_n_101;
  wire dot_on3__33_n_102;
  wire dot_on3__33_n_103;
  wire dot_on3__33_n_104;
  wire dot_on3__33_n_105;
  wire dot_on3__33_n_106;
  wire dot_on3__33_n_107;
  wire dot_on3__33_n_108;
  wire dot_on3__33_n_109;
  wire dot_on3__33_n_110;
  wire dot_on3__33_n_111;
  wire dot_on3__33_n_112;
  wire dot_on3__33_n_113;
  wire dot_on3__33_n_114;
  wire dot_on3__33_n_115;
  wire dot_on3__33_n_116;
  wire dot_on3__33_n_117;
  wire dot_on3__33_n_118;
  wire dot_on3__33_n_119;
  wire dot_on3__33_n_120;
  wire dot_on3__33_n_121;
  wire dot_on3__33_n_122;
  wire dot_on3__33_n_123;
  wire dot_on3__33_n_124;
  wire dot_on3__33_n_125;
  wire dot_on3__33_n_126;
  wire dot_on3__33_n_127;
  wire dot_on3__33_n_128;
  wire dot_on3__33_n_129;
  wire dot_on3__33_n_130;
  wire dot_on3__33_n_131;
  wire dot_on3__33_n_132;
  wire dot_on3__33_n_133;
  wire dot_on3__33_n_134;
  wire dot_on3__33_n_135;
  wire dot_on3__33_n_136;
  wire dot_on3__33_n_137;
  wire dot_on3__33_n_138;
  wire dot_on3__33_n_139;
  wire dot_on3__33_n_140;
  wire dot_on3__33_n_141;
  wire dot_on3__33_n_142;
  wire dot_on3__33_n_143;
  wire dot_on3__33_n_144;
  wire dot_on3__33_n_145;
  wire dot_on3__33_n_146;
  wire dot_on3__33_n_147;
  wire dot_on3__33_n_148;
  wire dot_on3__33_n_149;
  wire dot_on3__33_n_150;
  wire dot_on3__33_n_151;
  wire dot_on3__33_n_152;
  wire dot_on3__33_n_153;
  wire dot_on3__33_n_58;
  wire dot_on3__33_n_59;
  wire dot_on3__33_n_60;
  wire dot_on3__33_n_61;
  wire dot_on3__33_n_62;
  wire dot_on3__33_n_63;
  wire dot_on3__33_n_64;
  wire dot_on3__33_n_65;
  wire dot_on3__33_n_66;
  wire dot_on3__33_n_67;
  wire dot_on3__33_n_68;
  wire dot_on3__33_n_69;
  wire dot_on3__33_n_70;
  wire dot_on3__33_n_71;
  wire dot_on3__33_n_72;
  wire dot_on3__33_n_73;
  wire dot_on3__33_n_74;
  wire dot_on3__33_n_75;
  wire dot_on3__33_n_76;
  wire dot_on3__33_n_77;
  wire dot_on3__33_n_78;
  wire dot_on3__33_n_79;
  wire dot_on3__33_n_80;
  wire dot_on3__33_n_81;
  wire dot_on3__33_n_82;
  wire dot_on3__33_n_83;
  wire dot_on3__33_n_84;
  wire dot_on3__33_n_85;
  wire dot_on3__33_n_86;
  wire dot_on3__33_n_87;
  wire dot_on3__33_n_88;
  wire dot_on3__33_n_89;
  wire dot_on3__33_n_90;
  wire dot_on3__33_n_91;
  wire dot_on3__33_n_92;
  wire dot_on3__33_n_93;
  wire dot_on3__33_n_94;
  wire dot_on3__33_n_95;
  wire dot_on3__33_n_96;
  wire dot_on3__33_n_97;
  wire dot_on3__33_n_98;
  wire dot_on3__33_n_99;
  wire dot_on3__34_n_100;
  wire dot_on3__34_n_101;
  wire dot_on3__34_n_102;
  wire dot_on3__34_n_103;
  wire dot_on3__34_n_104;
  wire dot_on3__34_n_105;
  wire dot_on3__34_n_58;
  wire dot_on3__34_n_59;
  wire dot_on3__34_n_60;
  wire dot_on3__34_n_61;
  wire dot_on3__34_n_62;
  wire dot_on3__34_n_63;
  wire dot_on3__34_n_64;
  wire dot_on3__34_n_65;
  wire dot_on3__34_n_66;
  wire dot_on3__34_n_67;
  wire dot_on3__34_n_68;
  wire dot_on3__34_n_69;
  wire dot_on3__34_n_70;
  wire dot_on3__34_n_71;
  wire dot_on3__34_n_72;
  wire dot_on3__34_n_73;
  wire dot_on3__34_n_74;
  wire dot_on3__34_n_75;
  wire dot_on3__34_n_76;
  wire dot_on3__34_n_77;
  wire dot_on3__34_n_78;
  wire dot_on3__34_n_79;
  wire dot_on3__34_n_80;
  wire dot_on3__34_n_81;
  wire dot_on3__34_n_82;
  wire dot_on3__34_n_83;
  wire dot_on3__34_n_84;
  wire dot_on3__34_n_85;
  wire dot_on3__34_n_86;
  wire dot_on3__34_n_87;
  wire dot_on3__34_n_88;
  wire dot_on3__34_n_89;
  wire dot_on3__34_n_90;
  wire dot_on3__34_n_91;
  wire dot_on3__34_n_92;
  wire dot_on3__34_n_93;
  wire dot_on3__34_n_94;
  wire dot_on3__34_n_95;
  wire dot_on3__34_n_96;
  wire dot_on3__34_n_97;
  wire dot_on3__34_n_98;
  wire dot_on3__34_n_99;
  wire dot_on3__35_i_10_n_0;
  wire dot_on3__35_i_11_n_0;
  wire dot_on3__35_i_1_n_1;
  wire dot_on3__35_i_1_n_2;
  wire dot_on3__35_i_1_n_3;
  wire dot_on3__35_i_1_n_4;
  wire dot_on3__35_i_1_n_5;
  wire dot_on3__35_i_1_n_6;
  wire dot_on3__35_i_1_n_7;
  wire dot_on3__35_i_2_n_0;
  wire dot_on3__35_i_2_n_1;
  wire dot_on3__35_i_2_n_2;
  wire dot_on3__35_i_2_n_3;
  wire dot_on3__35_i_2_n_4;
  wire dot_on3__35_i_2_n_5;
  wire dot_on3__35_i_2_n_6;
  wire dot_on3__35_i_2_n_7;
  wire dot_on3__35_i_3_n_0;
  wire dot_on3__35_i_3_n_1;
  wire dot_on3__35_i_3_n_2;
  wire dot_on3__35_i_3_n_3;
  wire dot_on3__35_i_3_n_4;
  wire dot_on3__35_i_3_n_5;
  wire dot_on3__35_i_3_n_6;
  wire dot_on3__35_i_4_n_0;
  wire dot_on3__35_i_5_n_0;
  wire dot_on3__35_i_6_n_0;
  wire dot_on3__35_i_7_n_0;
  wire dot_on3__35_i_8_n_0;
  wire dot_on3__35_i_9_n_0;
  wire dot_on3__35_n_100;
  wire dot_on3__35_n_101;
  wire dot_on3__35_n_102;
  wire dot_on3__35_n_103;
  wire dot_on3__35_n_104;
  wire dot_on3__35_n_105;
  wire dot_on3__35_n_106;
  wire dot_on3__35_n_107;
  wire dot_on3__35_n_108;
  wire dot_on3__35_n_109;
  wire dot_on3__35_n_110;
  wire dot_on3__35_n_111;
  wire dot_on3__35_n_112;
  wire dot_on3__35_n_113;
  wire dot_on3__35_n_114;
  wire dot_on3__35_n_115;
  wire dot_on3__35_n_116;
  wire dot_on3__35_n_117;
  wire dot_on3__35_n_118;
  wire dot_on3__35_n_119;
  wire dot_on3__35_n_120;
  wire dot_on3__35_n_121;
  wire dot_on3__35_n_122;
  wire dot_on3__35_n_123;
  wire dot_on3__35_n_124;
  wire dot_on3__35_n_125;
  wire dot_on3__35_n_126;
  wire dot_on3__35_n_127;
  wire dot_on3__35_n_128;
  wire dot_on3__35_n_129;
  wire dot_on3__35_n_130;
  wire dot_on3__35_n_131;
  wire dot_on3__35_n_132;
  wire dot_on3__35_n_133;
  wire dot_on3__35_n_134;
  wire dot_on3__35_n_135;
  wire dot_on3__35_n_136;
  wire dot_on3__35_n_137;
  wire dot_on3__35_n_138;
  wire dot_on3__35_n_139;
  wire dot_on3__35_n_140;
  wire dot_on3__35_n_141;
  wire dot_on3__35_n_142;
  wire dot_on3__35_n_143;
  wire dot_on3__35_n_144;
  wire dot_on3__35_n_145;
  wire dot_on3__35_n_146;
  wire dot_on3__35_n_147;
  wire dot_on3__35_n_148;
  wire dot_on3__35_n_149;
  wire dot_on3__35_n_150;
  wire dot_on3__35_n_151;
  wire dot_on3__35_n_152;
  wire dot_on3__35_n_153;
  wire dot_on3__35_n_58;
  wire dot_on3__35_n_59;
  wire dot_on3__35_n_60;
  wire dot_on3__35_n_61;
  wire dot_on3__35_n_62;
  wire dot_on3__35_n_63;
  wire dot_on3__35_n_64;
  wire dot_on3__35_n_65;
  wire dot_on3__35_n_66;
  wire dot_on3__35_n_67;
  wire dot_on3__35_n_68;
  wire dot_on3__35_n_69;
  wire dot_on3__35_n_70;
  wire dot_on3__35_n_71;
  wire dot_on3__35_n_72;
  wire dot_on3__35_n_73;
  wire dot_on3__35_n_74;
  wire dot_on3__35_n_75;
  wire dot_on3__35_n_76;
  wire dot_on3__35_n_77;
  wire dot_on3__35_n_78;
  wire dot_on3__35_n_79;
  wire dot_on3__35_n_80;
  wire dot_on3__35_n_81;
  wire dot_on3__35_n_82;
  wire dot_on3__35_n_83;
  wire dot_on3__35_n_84;
  wire dot_on3__35_n_85;
  wire dot_on3__35_n_86;
  wire dot_on3__35_n_87;
  wire dot_on3__35_n_88;
  wire dot_on3__35_n_89;
  wire dot_on3__35_n_90;
  wire dot_on3__35_n_91;
  wire dot_on3__35_n_92;
  wire dot_on3__35_n_93;
  wire dot_on3__35_n_94;
  wire dot_on3__35_n_95;
  wire dot_on3__35_n_96;
  wire dot_on3__35_n_97;
  wire dot_on3__35_n_98;
  wire dot_on3__35_n_99;
  wire dot_on3__36_n_100;
  wire dot_on3__36_n_101;
  wire dot_on3__36_n_102;
  wire dot_on3__36_n_103;
  wire dot_on3__36_n_104;
  wire dot_on3__36_n_105;
  wire dot_on3__36_n_106;
  wire dot_on3__36_n_107;
  wire dot_on3__36_n_108;
  wire dot_on3__36_n_109;
  wire dot_on3__36_n_110;
  wire dot_on3__36_n_111;
  wire dot_on3__36_n_112;
  wire dot_on3__36_n_113;
  wire dot_on3__36_n_114;
  wire dot_on3__36_n_115;
  wire dot_on3__36_n_116;
  wire dot_on3__36_n_117;
  wire dot_on3__36_n_118;
  wire dot_on3__36_n_119;
  wire dot_on3__36_n_120;
  wire dot_on3__36_n_121;
  wire dot_on3__36_n_122;
  wire dot_on3__36_n_123;
  wire dot_on3__36_n_124;
  wire dot_on3__36_n_125;
  wire dot_on3__36_n_126;
  wire dot_on3__36_n_127;
  wire dot_on3__36_n_128;
  wire dot_on3__36_n_129;
  wire dot_on3__36_n_130;
  wire dot_on3__36_n_131;
  wire dot_on3__36_n_132;
  wire dot_on3__36_n_133;
  wire dot_on3__36_n_134;
  wire dot_on3__36_n_135;
  wire dot_on3__36_n_136;
  wire dot_on3__36_n_137;
  wire dot_on3__36_n_138;
  wire dot_on3__36_n_139;
  wire dot_on3__36_n_140;
  wire dot_on3__36_n_141;
  wire dot_on3__36_n_142;
  wire dot_on3__36_n_143;
  wire dot_on3__36_n_144;
  wire dot_on3__36_n_145;
  wire dot_on3__36_n_146;
  wire dot_on3__36_n_147;
  wire dot_on3__36_n_148;
  wire dot_on3__36_n_149;
  wire dot_on3__36_n_150;
  wire dot_on3__36_n_151;
  wire dot_on3__36_n_152;
  wire dot_on3__36_n_153;
  wire dot_on3__36_n_58;
  wire dot_on3__36_n_59;
  wire dot_on3__36_n_60;
  wire dot_on3__36_n_61;
  wire dot_on3__36_n_62;
  wire dot_on3__36_n_63;
  wire dot_on3__36_n_64;
  wire dot_on3__36_n_65;
  wire dot_on3__36_n_66;
  wire dot_on3__36_n_67;
  wire dot_on3__36_n_68;
  wire dot_on3__36_n_69;
  wire dot_on3__36_n_70;
  wire dot_on3__36_n_71;
  wire dot_on3__36_n_72;
  wire dot_on3__36_n_73;
  wire dot_on3__36_n_74;
  wire dot_on3__36_n_75;
  wire dot_on3__36_n_76;
  wire dot_on3__36_n_77;
  wire dot_on3__36_n_78;
  wire dot_on3__36_n_79;
  wire dot_on3__36_n_80;
  wire dot_on3__36_n_81;
  wire dot_on3__36_n_82;
  wire dot_on3__36_n_83;
  wire dot_on3__36_n_84;
  wire dot_on3__36_n_85;
  wire dot_on3__36_n_86;
  wire dot_on3__36_n_87;
  wire dot_on3__36_n_88;
  wire dot_on3__36_n_89;
  wire dot_on3__36_n_90;
  wire dot_on3__36_n_91;
  wire dot_on3__36_n_92;
  wire dot_on3__36_n_93;
  wire dot_on3__36_n_94;
  wire dot_on3__36_n_95;
  wire dot_on3__36_n_96;
  wire dot_on3__36_n_97;
  wire dot_on3__36_n_98;
  wire dot_on3__36_n_99;
  wire dot_on3__37_n_100;
  wire dot_on3__37_n_101;
  wire dot_on3__37_n_102;
  wire dot_on3__37_n_103;
  wire dot_on3__37_n_104;
  wire dot_on3__37_n_105;
  wire dot_on3__37_n_58;
  wire dot_on3__37_n_59;
  wire dot_on3__37_n_60;
  wire dot_on3__37_n_61;
  wire dot_on3__37_n_62;
  wire dot_on3__37_n_63;
  wire dot_on3__37_n_64;
  wire dot_on3__37_n_65;
  wire dot_on3__37_n_66;
  wire dot_on3__37_n_67;
  wire dot_on3__37_n_68;
  wire dot_on3__37_n_69;
  wire dot_on3__37_n_70;
  wire dot_on3__37_n_71;
  wire dot_on3__37_n_72;
  wire dot_on3__37_n_73;
  wire dot_on3__37_n_74;
  wire dot_on3__37_n_75;
  wire dot_on3__37_n_76;
  wire dot_on3__37_n_77;
  wire dot_on3__37_n_78;
  wire dot_on3__37_n_79;
  wire dot_on3__37_n_80;
  wire dot_on3__37_n_81;
  wire dot_on3__37_n_82;
  wire dot_on3__37_n_83;
  wire dot_on3__37_n_84;
  wire dot_on3__37_n_85;
  wire dot_on3__37_n_86;
  wire dot_on3__37_n_87;
  wire dot_on3__37_n_88;
  wire dot_on3__37_n_89;
  wire dot_on3__37_n_90;
  wire dot_on3__37_n_91;
  wire dot_on3__37_n_92;
  wire dot_on3__37_n_93;
  wire dot_on3__37_n_94;
  wire dot_on3__37_n_95;
  wire dot_on3__37_n_96;
  wire dot_on3__37_n_97;
  wire dot_on3__37_n_98;
  wire dot_on3__37_n_99;
  wire dot_on3__38_i_1_n_1;
  wire dot_on3__38_i_1_n_2;
  wire dot_on3__38_i_1_n_3;
  wire dot_on3__38_i_1_n_4;
  wire dot_on3__38_i_1_n_5;
  wire dot_on3__38_i_1_n_6;
  wire dot_on3__38_i_1_n_7;
  wire dot_on3__38_i_2_n_0;
  wire dot_on3__38_i_2_n_1;
  wire dot_on3__38_i_2_n_2;
  wire dot_on3__38_i_2_n_3;
  wire dot_on3__38_i_2_n_4;
  wire dot_on3__38_i_2_n_5;
  wire dot_on3__38_i_2_n_6;
  wire dot_on3__38_i_2_n_7;
  wire dot_on3__38_i_3_n_0;
  wire dot_on3__38_i_3_n_1;
  wire dot_on3__38_i_3_n_2;
  wire dot_on3__38_i_3_n_3;
  wire dot_on3__38_i_3_n_4;
  wire dot_on3__38_i_3_n_5;
  wire dot_on3__38_i_3_n_6;
  wire dot_on3__38_i_4_n_0;
  wire dot_on3__38_i_5_n_0;
  wire dot_on3__38_i_6_n_0;
  wire dot_on3__38_i_7_n_0;
  wire dot_on3__38_n_100;
  wire dot_on3__38_n_101;
  wire dot_on3__38_n_102;
  wire dot_on3__38_n_103;
  wire dot_on3__38_n_104;
  wire dot_on3__38_n_105;
  wire dot_on3__38_n_106;
  wire dot_on3__38_n_107;
  wire dot_on3__38_n_108;
  wire dot_on3__38_n_109;
  wire dot_on3__38_n_110;
  wire dot_on3__38_n_111;
  wire dot_on3__38_n_112;
  wire dot_on3__38_n_113;
  wire dot_on3__38_n_114;
  wire dot_on3__38_n_115;
  wire dot_on3__38_n_116;
  wire dot_on3__38_n_117;
  wire dot_on3__38_n_118;
  wire dot_on3__38_n_119;
  wire dot_on3__38_n_120;
  wire dot_on3__38_n_121;
  wire dot_on3__38_n_122;
  wire dot_on3__38_n_123;
  wire dot_on3__38_n_124;
  wire dot_on3__38_n_125;
  wire dot_on3__38_n_126;
  wire dot_on3__38_n_127;
  wire dot_on3__38_n_128;
  wire dot_on3__38_n_129;
  wire dot_on3__38_n_130;
  wire dot_on3__38_n_131;
  wire dot_on3__38_n_132;
  wire dot_on3__38_n_133;
  wire dot_on3__38_n_134;
  wire dot_on3__38_n_135;
  wire dot_on3__38_n_136;
  wire dot_on3__38_n_137;
  wire dot_on3__38_n_138;
  wire dot_on3__38_n_139;
  wire dot_on3__38_n_140;
  wire dot_on3__38_n_141;
  wire dot_on3__38_n_142;
  wire dot_on3__38_n_143;
  wire dot_on3__38_n_144;
  wire dot_on3__38_n_145;
  wire dot_on3__38_n_146;
  wire dot_on3__38_n_147;
  wire dot_on3__38_n_148;
  wire dot_on3__38_n_149;
  wire dot_on3__38_n_150;
  wire dot_on3__38_n_151;
  wire dot_on3__38_n_152;
  wire dot_on3__38_n_153;
  wire dot_on3__38_n_58;
  wire dot_on3__38_n_59;
  wire dot_on3__38_n_60;
  wire dot_on3__38_n_61;
  wire dot_on3__38_n_62;
  wire dot_on3__38_n_63;
  wire dot_on3__38_n_64;
  wire dot_on3__38_n_65;
  wire dot_on3__38_n_66;
  wire dot_on3__38_n_67;
  wire dot_on3__38_n_68;
  wire dot_on3__38_n_69;
  wire dot_on3__38_n_70;
  wire dot_on3__38_n_71;
  wire dot_on3__38_n_72;
  wire dot_on3__38_n_73;
  wire dot_on3__38_n_74;
  wire dot_on3__38_n_75;
  wire dot_on3__38_n_76;
  wire dot_on3__38_n_77;
  wire dot_on3__38_n_78;
  wire dot_on3__38_n_79;
  wire dot_on3__38_n_80;
  wire dot_on3__38_n_81;
  wire dot_on3__38_n_82;
  wire dot_on3__38_n_83;
  wire dot_on3__38_n_84;
  wire dot_on3__38_n_85;
  wire dot_on3__38_n_86;
  wire dot_on3__38_n_87;
  wire dot_on3__38_n_88;
  wire dot_on3__38_n_89;
  wire dot_on3__38_n_90;
  wire dot_on3__38_n_91;
  wire dot_on3__38_n_92;
  wire dot_on3__38_n_93;
  wire dot_on3__38_n_94;
  wire dot_on3__38_n_95;
  wire dot_on3__38_n_96;
  wire dot_on3__38_n_97;
  wire dot_on3__38_n_98;
  wire dot_on3__38_n_99;
  wire dot_on3__39_n_100;
  wire dot_on3__39_n_101;
  wire dot_on3__39_n_102;
  wire dot_on3__39_n_103;
  wire dot_on3__39_n_104;
  wire dot_on3__39_n_105;
  wire dot_on3__39_n_106;
  wire dot_on3__39_n_107;
  wire dot_on3__39_n_108;
  wire dot_on3__39_n_109;
  wire dot_on3__39_n_110;
  wire dot_on3__39_n_111;
  wire dot_on3__39_n_112;
  wire dot_on3__39_n_113;
  wire dot_on3__39_n_114;
  wire dot_on3__39_n_115;
  wire dot_on3__39_n_116;
  wire dot_on3__39_n_117;
  wire dot_on3__39_n_118;
  wire dot_on3__39_n_119;
  wire dot_on3__39_n_120;
  wire dot_on3__39_n_121;
  wire dot_on3__39_n_122;
  wire dot_on3__39_n_123;
  wire dot_on3__39_n_124;
  wire dot_on3__39_n_125;
  wire dot_on3__39_n_126;
  wire dot_on3__39_n_127;
  wire dot_on3__39_n_128;
  wire dot_on3__39_n_129;
  wire dot_on3__39_n_130;
  wire dot_on3__39_n_131;
  wire dot_on3__39_n_132;
  wire dot_on3__39_n_133;
  wire dot_on3__39_n_134;
  wire dot_on3__39_n_135;
  wire dot_on3__39_n_136;
  wire dot_on3__39_n_137;
  wire dot_on3__39_n_138;
  wire dot_on3__39_n_139;
  wire dot_on3__39_n_140;
  wire dot_on3__39_n_141;
  wire dot_on3__39_n_142;
  wire dot_on3__39_n_143;
  wire dot_on3__39_n_144;
  wire dot_on3__39_n_145;
  wire dot_on3__39_n_146;
  wire dot_on3__39_n_147;
  wire dot_on3__39_n_148;
  wire dot_on3__39_n_149;
  wire dot_on3__39_n_150;
  wire dot_on3__39_n_151;
  wire dot_on3__39_n_152;
  wire dot_on3__39_n_153;
  wire dot_on3__39_n_58;
  wire dot_on3__39_n_59;
  wire dot_on3__39_n_60;
  wire dot_on3__39_n_61;
  wire dot_on3__39_n_62;
  wire dot_on3__39_n_63;
  wire dot_on3__39_n_64;
  wire dot_on3__39_n_65;
  wire dot_on3__39_n_66;
  wire dot_on3__39_n_67;
  wire dot_on3__39_n_68;
  wire dot_on3__39_n_69;
  wire dot_on3__39_n_70;
  wire dot_on3__39_n_71;
  wire dot_on3__39_n_72;
  wire dot_on3__39_n_73;
  wire dot_on3__39_n_74;
  wire dot_on3__39_n_75;
  wire dot_on3__39_n_76;
  wire dot_on3__39_n_77;
  wire dot_on3__39_n_78;
  wire dot_on3__39_n_79;
  wire dot_on3__39_n_80;
  wire dot_on3__39_n_81;
  wire dot_on3__39_n_82;
  wire dot_on3__39_n_83;
  wire dot_on3__39_n_84;
  wire dot_on3__39_n_85;
  wire dot_on3__39_n_86;
  wire dot_on3__39_n_87;
  wire dot_on3__39_n_88;
  wire dot_on3__39_n_89;
  wire dot_on3__39_n_90;
  wire dot_on3__39_n_91;
  wire dot_on3__39_n_92;
  wire dot_on3__39_n_93;
  wire dot_on3__39_n_94;
  wire dot_on3__39_n_95;
  wire dot_on3__39_n_96;
  wire dot_on3__39_n_97;
  wire dot_on3__39_n_98;
  wire dot_on3__39_n_99;
  wire dot_on3__3_n_100;
  wire dot_on3__3_n_101;
  wire dot_on3__3_n_102;
  wire dot_on3__3_n_103;
  wire dot_on3__3_n_104;
  wire dot_on3__3_n_105;
  wire dot_on3__3_n_106;
  wire dot_on3__3_n_107;
  wire dot_on3__3_n_108;
  wire dot_on3__3_n_109;
  wire dot_on3__3_n_110;
  wire dot_on3__3_n_111;
  wire dot_on3__3_n_112;
  wire dot_on3__3_n_113;
  wire dot_on3__3_n_114;
  wire dot_on3__3_n_115;
  wire dot_on3__3_n_116;
  wire dot_on3__3_n_117;
  wire dot_on3__3_n_118;
  wire dot_on3__3_n_119;
  wire dot_on3__3_n_120;
  wire dot_on3__3_n_121;
  wire dot_on3__3_n_122;
  wire dot_on3__3_n_123;
  wire dot_on3__3_n_124;
  wire dot_on3__3_n_125;
  wire dot_on3__3_n_126;
  wire dot_on3__3_n_127;
  wire dot_on3__3_n_128;
  wire dot_on3__3_n_129;
  wire dot_on3__3_n_130;
  wire dot_on3__3_n_131;
  wire dot_on3__3_n_132;
  wire dot_on3__3_n_133;
  wire dot_on3__3_n_134;
  wire dot_on3__3_n_135;
  wire dot_on3__3_n_136;
  wire dot_on3__3_n_137;
  wire dot_on3__3_n_138;
  wire dot_on3__3_n_139;
  wire dot_on3__3_n_140;
  wire dot_on3__3_n_141;
  wire dot_on3__3_n_142;
  wire dot_on3__3_n_143;
  wire dot_on3__3_n_144;
  wire dot_on3__3_n_145;
  wire dot_on3__3_n_146;
  wire dot_on3__3_n_147;
  wire dot_on3__3_n_148;
  wire dot_on3__3_n_149;
  wire dot_on3__3_n_150;
  wire dot_on3__3_n_151;
  wire dot_on3__3_n_152;
  wire dot_on3__3_n_153;
  wire dot_on3__3_n_58;
  wire dot_on3__3_n_59;
  wire dot_on3__3_n_60;
  wire dot_on3__3_n_61;
  wire dot_on3__3_n_62;
  wire dot_on3__3_n_63;
  wire dot_on3__3_n_64;
  wire dot_on3__3_n_65;
  wire dot_on3__3_n_66;
  wire dot_on3__3_n_67;
  wire dot_on3__3_n_68;
  wire dot_on3__3_n_69;
  wire dot_on3__3_n_70;
  wire dot_on3__3_n_71;
  wire dot_on3__3_n_72;
  wire dot_on3__3_n_73;
  wire dot_on3__3_n_74;
  wire dot_on3__3_n_75;
  wire dot_on3__3_n_76;
  wire dot_on3__3_n_77;
  wire dot_on3__3_n_78;
  wire dot_on3__3_n_79;
  wire dot_on3__3_n_80;
  wire dot_on3__3_n_81;
  wire dot_on3__3_n_82;
  wire dot_on3__3_n_83;
  wire dot_on3__3_n_84;
  wire dot_on3__3_n_85;
  wire dot_on3__3_n_86;
  wire dot_on3__3_n_87;
  wire dot_on3__3_n_88;
  wire dot_on3__3_n_89;
  wire dot_on3__3_n_90;
  wire dot_on3__3_n_91;
  wire dot_on3__3_n_92;
  wire dot_on3__3_n_93;
  wire dot_on3__3_n_94;
  wire dot_on3__3_n_95;
  wire dot_on3__3_n_96;
  wire dot_on3__3_n_97;
  wire dot_on3__3_n_98;
  wire dot_on3__3_n_99;
  wire dot_on3__40_n_100;
  wire dot_on3__40_n_101;
  wire dot_on3__40_n_102;
  wire dot_on3__40_n_103;
  wire dot_on3__40_n_104;
  wire dot_on3__40_n_105;
  wire dot_on3__40_n_58;
  wire dot_on3__40_n_59;
  wire dot_on3__40_n_60;
  wire dot_on3__40_n_61;
  wire dot_on3__40_n_62;
  wire dot_on3__40_n_63;
  wire dot_on3__40_n_64;
  wire dot_on3__40_n_65;
  wire dot_on3__40_n_66;
  wire dot_on3__40_n_67;
  wire dot_on3__40_n_68;
  wire dot_on3__40_n_69;
  wire dot_on3__40_n_70;
  wire dot_on3__40_n_71;
  wire dot_on3__40_n_72;
  wire dot_on3__40_n_73;
  wire dot_on3__40_n_74;
  wire dot_on3__40_n_75;
  wire dot_on3__40_n_76;
  wire dot_on3__40_n_77;
  wire dot_on3__40_n_78;
  wire dot_on3__40_n_79;
  wire dot_on3__40_n_80;
  wire dot_on3__40_n_81;
  wire dot_on3__40_n_82;
  wire dot_on3__40_n_83;
  wire dot_on3__40_n_84;
  wire dot_on3__40_n_85;
  wire dot_on3__40_n_86;
  wire dot_on3__40_n_87;
  wire dot_on3__40_n_88;
  wire dot_on3__40_n_89;
  wire dot_on3__40_n_90;
  wire dot_on3__40_n_91;
  wire dot_on3__40_n_92;
  wire dot_on3__40_n_93;
  wire dot_on3__40_n_94;
  wire dot_on3__40_n_95;
  wire dot_on3__40_n_96;
  wire dot_on3__40_n_97;
  wire dot_on3__40_n_98;
  wire dot_on3__40_n_99;
  wire dot_on3__41_i_1_n_1;
  wire dot_on3__41_i_1_n_2;
  wire dot_on3__41_i_1_n_3;
  wire dot_on3__41_i_1_n_4;
  wire dot_on3__41_i_1_n_5;
  wire dot_on3__41_i_1_n_6;
  wire dot_on3__41_i_1_n_7;
  wire dot_on3__41_i_2_n_0;
  wire dot_on3__41_i_2_n_1;
  wire dot_on3__41_i_2_n_2;
  wire dot_on3__41_i_2_n_3;
  wire dot_on3__41_i_2_n_4;
  wire dot_on3__41_i_2_n_5;
  wire dot_on3__41_i_2_n_6;
  wire dot_on3__41_i_2_n_7;
  wire dot_on3__41_i_3_n_0;
  wire dot_on3__41_i_3_n_1;
  wire dot_on3__41_i_3_n_2;
  wire dot_on3__41_i_3_n_3;
  wire dot_on3__41_i_3_n_4;
  wire dot_on3__41_i_3_n_5;
  wire dot_on3__41_i_3_n_6;
  wire dot_on3__41_i_4_n_0;
  wire dot_on3__41_i_5_n_0;
  wire dot_on3__41_i_6_n_0;
  wire dot_on3__41_i_7_n_0;
  wire dot_on3__41_n_100;
  wire dot_on3__41_n_101;
  wire dot_on3__41_n_102;
  wire dot_on3__41_n_103;
  wire dot_on3__41_n_104;
  wire dot_on3__41_n_105;
  wire dot_on3__41_n_106;
  wire dot_on3__41_n_107;
  wire dot_on3__41_n_108;
  wire dot_on3__41_n_109;
  wire dot_on3__41_n_110;
  wire dot_on3__41_n_111;
  wire dot_on3__41_n_112;
  wire dot_on3__41_n_113;
  wire dot_on3__41_n_114;
  wire dot_on3__41_n_115;
  wire dot_on3__41_n_116;
  wire dot_on3__41_n_117;
  wire dot_on3__41_n_118;
  wire dot_on3__41_n_119;
  wire dot_on3__41_n_120;
  wire dot_on3__41_n_121;
  wire dot_on3__41_n_122;
  wire dot_on3__41_n_123;
  wire dot_on3__41_n_124;
  wire dot_on3__41_n_125;
  wire dot_on3__41_n_126;
  wire dot_on3__41_n_127;
  wire dot_on3__41_n_128;
  wire dot_on3__41_n_129;
  wire dot_on3__41_n_130;
  wire dot_on3__41_n_131;
  wire dot_on3__41_n_132;
  wire dot_on3__41_n_133;
  wire dot_on3__41_n_134;
  wire dot_on3__41_n_135;
  wire dot_on3__41_n_136;
  wire dot_on3__41_n_137;
  wire dot_on3__41_n_138;
  wire dot_on3__41_n_139;
  wire dot_on3__41_n_140;
  wire dot_on3__41_n_141;
  wire dot_on3__41_n_142;
  wire dot_on3__41_n_143;
  wire dot_on3__41_n_144;
  wire dot_on3__41_n_145;
  wire dot_on3__41_n_146;
  wire dot_on3__41_n_147;
  wire dot_on3__41_n_148;
  wire dot_on3__41_n_149;
  wire dot_on3__41_n_150;
  wire dot_on3__41_n_151;
  wire dot_on3__41_n_152;
  wire dot_on3__41_n_153;
  wire dot_on3__41_n_58;
  wire dot_on3__41_n_59;
  wire dot_on3__41_n_60;
  wire dot_on3__41_n_61;
  wire dot_on3__41_n_62;
  wire dot_on3__41_n_63;
  wire dot_on3__41_n_64;
  wire dot_on3__41_n_65;
  wire dot_on3__41_n_66;
  wire dot_on3__41_n_67;
  wire dot_on3__41_n_68;
  wire dot_on3__41_n_69;
  wire dot_on3__41_n_70;
  wire dot_on3__41_n_71;
  wire dot_on3__41_n_72;
  wire dot_on3__41_n_73;
  wire dot_on3__41_n_74;
  wire dot_on3__41_n_75;
  wire dot_on3__41_n_76;
  wire dot_on3__41_n_77;
  wire dot_on3__41_n_78;
  wire dot_on3__41_n_79;
  wire dot_on3__41_n_80;
  wire dot_on3__41_n_81;
  wire dot_on3__41_n_82;
  wire dot_on3__41_n_83;
  wire dot_on3__41_n_84;
  wire dot_on3__41_n_85;
  wire dot_on3__41_n_86;
  wire dot_on3__41_n_87;
  wire dot_on3__41_n_88;
  wire dot_on3__41_n_89;
  wire dot_on3__41_n_90;
  wire dot_on3__41_n_91;
  wire dot_on3__41_n_92;
  wire dot_on3__41_n_93;
  wire dot_on3__41_n_94;
  wire dot_on3__41_n_95;
  wire dot_on3__41_n_96;
  wire dot_on3__41_n_97;
  wire dot_on3__41_n_98;
  wire dot_on3__41_n_99;
  wire dot_on3__42_n_100;
  wire dot_on3__42_n_101;
  wire dot_on3__42_n_102;
  wire dot_on3__42_n_103;
  wire dot_on3__42_n_104;
  wire dot_on3__42_n_105;
  wire dot_on3__42_n_106;
  wire dot_on3__42_n_107;
  wire dot_on3__42_n_108;
  wire dot_on3__42_n_109;
  wire dot_on3__42_n_110;
  wire dot_on3__42_n_111;
  wire dot_on3__42_n_112;
  wire dot_on3__42_n_113;
  wire dot_on3__42_n_114;
  wire dot_on3__42_n_115;
  wire dot_on3__42_n_116;
  wire dot_on3__42_n_117;
  wire dot_on3__42_n_118;
  wire dot_on3__42_n_119;
  wire dot_on3__42_n_120;
  wire dot_on3__42_n_121;
  wire dot_on3__42_n_122;
  wire dot_on3__42_n_123;
  wire dot_on3__42_n_124;
  wire dot_on3__42_n_125;
  wire dot_on3__42_n_126;
  wire dot_on3__42_n_127;
  wire dot_on3__42_n_128;
  wire dot_on3__42_n_129;
  wire dot_on3__42_n_130;
  wire dot_on3__42_n_131;
  wire dot_on3__42_n_132;
  wire dot_on3__42_n_133;
  wire dot_on3__42_n_134;
  wire dot_on3__42_n_135;
  wire dot_on3__42_n_136;
  wire dot_on3__42_n_137;
  wire dot_on3__42_n_138;
  wire dot_on3__42_n_139;
  wire dot_on3__42_n_140;
  wire dot_on3__42_n_141;
  wire dot_on3__42_n_142;
  wire dot_on3__42_n_143;
  wire dot_on3__42_n_144;
  wire dot_on3__42_n_145;
  wire dot_on3__42_n_146;
  wire dot_on3__42_n_147;
  wire dot_on3__42_n_148;
  wire dot_on3__42_n_149;
  wire dot_on3__42_n_150;
  wire dot_on3__42_n_151;
  wire dot_on3__42_n_152;
  wire dot_on3__42_n_153;
  wire dot_on3__42_n_58;
  wire dot_on3__42_n_59;
  wire dot_on3__42_n_60;
  wire dot_on3__42_n_61;
  wire dot_on3__42_n_62;
  wire dot_on3__42_n_63;
  wire dot_on3__42_n_64;
  wire dot_on3__42_n_65;
  wire dot_on3__42_n_66;
  wire dot_on3__42_n_67;
  wire dot_on3__42_n_68;
  wire dot_on3__42_n_69;
  wire dot_on3__42_n_70;
  wire dot_on3__42_n_71;
  wire dot_on3__42_n_72;
  wire dot_on3__42_n_73;
  wire dot_on3__42_n_74;
  wire dot_on3__42_n_75;
  wire dot_on3__42_n_76;
  wire dot_on3__42_n_77;
  wire dot_on3__42_n_78;
  wire dot_on3__42_n_79;
  wire dot_on3__42_n_80;
  wire dot_on3__42_n_81;
  wire dot_on3__42_n_82;
  wire dot_on3__42_n_83;
  wire dot_on3__42_n_84;
  wire dot_on3__42_n_85;
  wire dot_on3__42_n_86;
  wire dot_on3__42_n_87;
  wire dot_on3__42_n_88;
  wire dot_on3__42_n_89;
  wire dot_on3__42_n_90;
  wire dot_on3__42_n_91;
  wire dot_on3__42_n_92;
  wire dot_on3__42_n_93;
  wire dot_on3__42_n_94;
  wire dot_on3__42_n_95;
  wire dot_on3__42_n_96;
  wire dot_on3__42_n_97;
  wire dot_on3__42_n_98;
  wire dot_on3__42_n_99;
  wire dot_on3__43_n_100;
  wire dot_on3__43_n_101;
  wire dot_on3__43_n_102;
  wire dot_on3__43_n_103;
  wire dot_on3__43_n_104;
  wire dot_on3__43_n_105;
  wire dot_on3__43_n_58;
  wire dot_on3__43_n_59;
  wire dot_on3__43_n_60;
  wire dot_on3__43_n_61;
  wire dot_on3__43_n_62;
  wire dot_on3__43_n_63;
  wire dot_on3__43_n_64;
  wire dot_on3__43_n_65;
  wire dot_on3__43_n_66;
  wire dot_on3__43_n_67;
  wire dot_on3__43_n_68;
  wire dot_on3__43_n_69;
  wire dot_on3__43_n_70;
  wire dot_on3__43_n_71;
  wire dot_on3__43_n_72;
  wire dot_on3__43_n_73;
  wire dot_on3__43_n_74;
  wire dot_on3__43_n_75;
  wire dot_on3__43_n_76;
  wire dot_on3__43_n_77;
  wire dot_on3__43_n_78;
  wire dot_on3__43_n_79;
  wire dot_on3__43_n_80;
  wire dot_on3__43_n_81;
  wire dot_on3__43_n_82;
  wire dot_on3__43_n_83;
  wire dot_on3__43_n_84;
  wire dot_on3__43_n_85;
  wire dot_on3__43_n_86;
  wire dot_on3__43_n_87;
  wire dot_on3__43_n_88;
  wire dot_on3__43_n_89;
  wire dot_on3__43_n_90;
  wire dot_on3__43_n_91;
  wire dot_on3__43_n_92;
  wire dot_on3__43_n_93;
  wire dot_on3__43_n_94;
  wire dot_on3__43_n_95;
  wire dot_on3__43_n_96;
  wire dot_on3__43_n_97;
  wire dot_on3__43_n_98;
  wire dot_on3__43_n_99;
  wire dot_on3__44_i_1_n_1;
  wire dot_on3__44_i_1_n_2;
  wire dot_on3__44_i_1_n_3;
  wire dot_on3__44_i_1_n_4;
  wire dot_on3__44_i_1_n_5;
  wire dot_on3__44_i_1_n_6;
  wire dot_on3__44_i_1_n_7;
  wire dot_on3__44_i_2_n_0;
  wire dot_on3__44_i_2_n_1;
  wire dot_on3__44_i_2_n_2;
  wire dot_on3__44_i_2_n_3;
  wire dot_on3__44_i_2_n_4;
  wire dot_on3__44_i_2_n_5;
  wire dot_on3__44_i_2_n_6;
  wire dot_on3__44_i_2_n_7;
  wire dot_on3__44_i_3_n_0;
  wire dot_on3__44_i_3_n_1;
  wire dot_on3__44_i_3_n_2;
  wire dot_on3__44_i_3_n_3;
  wire dot_on3__44_i_3_n_4;
  wire dot_on3__44_i_3_n_5;
  wire dot_on3__44_i_3_n_6;
  wire dot_on3__44_i_4_n_0;
  wire dot_on3__44_i_5_n_0;
  wire dot_on3__44_i_6_n_0;
  wire dot_on3__44_i_7_n_0;
  wire dot_on3__44_n_100;
  wire dot_on3__44_n_101;
  wire dot_on3__44_n_102;
  wire dot_on3__44_n_103;
  wire dot_on3__44_n_104;
  wire dot_on3__44_n_105;
  wire dot_on3__44_n_106;
  wire dot_on3__44_n_107;
  wire dot_on3__44_n_108;
  wire dot_on3__44_n_109;
  wire dot_on3__44_n_110;
  wire dot_on3__44_n_111;
  wire dot_on3__44_n_112;
  wire dot_on3__44_n_113;
  wire dot_on3__44_n_114;
  wire dot_on3__44_n_115;
  wire dot_on3__44_n_116;
  wire dot_on3__44_n_117;
  wire dot_on3__44_n_118;
  wire dot_on3__44_n_119;
  wire dot_on3__44_n_120;
  wire dot_on3__44_n_121;
  wire dot_on3__44_n_122;
  wire dot_on3__44_n_123;
  wire dot_on3__44_n_124;
  wire dot_on3__44_n_125;
  wire dot_on3__44_n_126;
  wire dot_on3__44_n_127;
  wire dot_on3__44_n_128;
  wire dot_on3__44_n_129;
  wire dot_on3__44_n_130;
  wire dot_on3__44_n_131;
  wire dot_on3__44_n_132;
  wire dot_on3__44_n_133;
  wire dot_on3__44_n_134;
  wire dot_on3__44_n_135;
  wire dot_on3__44_n_136;
  wire dot_on3__44_n_137;
  wire dot_on3__44_n_138;
  wire dot_on3__44_n_139;
  wire dot_on3__44_n_140;
  wire dot_on3__44_n_141;
  wire dot_on3__44_n_142;
  wire dot_on3__44_n_143;
  wire dot_on3__44_n_144;
  wire dot_on3__44_n_145;
  wire dot_on3__44_n_146;
  wire dot_on3__44_n_147;
  wire dot_on3__44_n_148;
  wire dot_on3__44_n_149;
  wire dot_on3__44_n_150;
  wire dot_on3__44_n_151;
  wire dot_on3__44_n_152;
  wire dot_on3__44_n_153;
  wire dot_on3__44_n_58;
  wire dot_on3__44_n_59;
  wire dot_on3__44_n_60;
  wire dot_on3__44_n_61;
  wire dot_on3__44_n_62;
  wire dot_on3__44_n_63;
  wire dot_on3__44_n_64;
  wire dot_on3__44_n_65;
  wire dot_on3__44_n_66;
  wire dot_on3__44_n_67;
  wire dot_on3__44_n_68;
  wire dot_on3__44_n_69;
  wire dot_on3__44_n_70;
  wire dot_on3__44_n_71;
  wire dot_on3__44_n_72;
  wire dot_on3__44_n_73;
  wire dot_on3__44_n_74;
  wire dot_on3__44_n_75;
  wire dot_on3__44_n_76;
  wire dot_on3__44_n_77;
  wire dot_on3__44_n_78;
  wire dot_on3__44_n_79;
  wire dot_on3__44_n_80;
  wire dot_on3__44_n_81;
  wire dot_on3__44_n_82;
  wire dot_on3__44_n_83;
  wire dot_on3__44_n_84;
  wire dot_on3__44_n_85;
  wire dot_on3__44_n_86;
  wire dot_on3__44_n_87;
  wire dot_on3__44_n_88;
  wire dot_on3__44_n_89;
  wire dot_on3__44_n_90;
  wire dot_on3__44_n_91;
  wire dot_on3__44_n_92;
  wire dot_on3__44_n_93;
  wire dot_on3__44_n_94;
  wire dot_on3__44_n_95;
  wire dot_on3__44_n_96;
  wire dot_on3__44_n_97;
  wire dot_on3__44_n_98;
  wire dot_on3__44_n_99;
  wire dot_on3__45_n_100;
  wire dot_on3__45_n_101;
  wire dot_on3__45_n_102;
  wire dot_on3__45_n_103;
  wire dot_on3__45_n_104;
  wire dot_on3__45_n_105;
  wire dot_on3__45_n_106;
  wire dot_on3__45_n_107;
  wire dot_on3__45_n_108;
  wire dot_on3__45_n_109;
  wire dot_on3__45_n_110;
  wire dot_on3__45_n_111;
  wire dot_on3__45_n_112;
  wire dot_on3__45_n_113;
  wire dot_on3__45_n_114;
  wire dot_on3__45_n_115;
  wire dot_on3__45_n_116;
  wire dot_on3__45_n_117;
  wire dot_on3__45_n_118;
  wire dot_on3__45_n_119;
  wire dot_on3__45_n_120;
  wire dot_on3__45_n_121;
  wire dot_on3__45_n_122;
  wire dot_on3__45_n_123;
  wire dot_on3__45_n_124;
  wire dot_on3__45_n_125;
  wire dot_on3__45_n_126;
  wire dot_on3__45_n_127;
  wire dot_on3__45_n_128;
  wire dot_on3__45_n_129;
  wire dot_on3__45_n_130;
  wire dot_on3__45_n_131;
  wire dot_on3__45_n_132;
  wire dot_on3__45_n_133;
  wire dot_on3__45_n_134;
  wire dot_on3__45_n_135;
  wire dot_on3__45_n_136;
  wire dot_on3__45_n_137;
  wire dot_on3__45_n_138;
  wire dot_on3__45_n_139;
  wire dot_on3__45_n_140;
  wire dot_on3__45_n_141;
  wire dot_on3__45_n_142;
  wire dot_on3__45_n_143;
  wire dot_on3__45_n_144;
  wire dot_on3__45_n_145;
  wire dot_on3__45_n_146;
  wire dot_on3__45_n_147;
  wire dot_on3__45_n_148;
  wire dot_on3__45_n_149;
  wire dot_on3__45_n_150;
  wire dot_on3__45_n_151;
  wire dot_on3__45_n_152;
  wire dot_on3__45_n_153;
  wire dot_on3__45_n_58;
  wire dot_on3__45_n_59;
  wire dot_on3__45_n_60;
  wire dot_on3__45_n_61;
  wire dot_on3__45_n_62;
  wire dot_on3__45_n_63;
  wire dot_on3__45_n_64;
  wire dot_on3__45_n_65;
  wire dot_on3__45_n_66;
  wire dot_on3__45_n_67;
  wire dot_on3__45_n_68;
  wire dot_on3__45_n_69;
  wire dot_on3__45_n_70;
  wire dot_on3__45_n_71;
  wire dot_on3__45_n_72;
  wire dot_on3__45_n_73;
  wire dot_on3__45_n_74;
  wire dot_on3__45_n_75;
  wire dot_on3__45_n_76;
  wire dot_on3__45_n_77;
  wire dot_on3__45_n_78;
  wire dot_on3__45_n_79;
  wire dot_on3__45_n_80;
  wire dot_on3__45_n_81;
  wire dot_on3__45_n_82;
  wire dot_on3__45_n_83;
  wire dot_on3__45_n_84;
  wire dot_on3__45_n_85;
  wire dot_on3__45_n_86;
  wire dot_on3__45_n_87;
  wire dot_on3__45_n_88;
  wire dot_on3__45_n_89;
  wire dot_on3__45_n_90;
  wire dot_on3__45_n_91;
  wire dot_on3__45_n_92;
  wire dot_on3__45_n_93;
  wire dot_on3__45_n_94;
  wire dot_on3__45_n_95;
  wire dot_on3__45_n_96;
  wire dot_on3__45_n_97;
  wire dot_on3__45_n_98;
  wire dot_on3__45_n_99;
  wire dot_on3__46_n_100;
  wire dot_on3__46_n_101;
  wire dot_on3__46_n_102;
  wire dot_on3__46_n_103;
  wire dot_on3__46_n_104;
  wire dot_on3__46_n_105;
  wire dot_on3__46_n_58;
  wire dot_on3__46_n_59;
  wire dot_on3__46_n_60;
  wire dot_on3__46_n_61;
  wire dot_on3__46_n_62;
  wire dot_on3__46_n_63;
  wire dot_on3__46_n_64;
  wire dot_on3__46_n_65;
  wire dot_on3__46_n_66;
  wire dot_on3__46_n_67;
  wire dot_on3__46_n_68;
  wire dot_on3__46_n_69;
  wire dot_on3__46_n_70;
  wire dot_on3__46_n_71;
  wire dot_on3__46_n_72;
  wire dot_on3__46_n_73;
  wire dot_on3__46_n_74;
  wire dot_on3__46_n_75;
  wire dot_on3__46_n_76;
  wire dot_on3__46_n_77;
  wire dot_on3__46_n_78;
  wire dot_on3__46_n_79;
  wire dot_on3__46_n_80;
  wire dot_on3__46_n_81;
  wire dot_on3__46_n_82;
  wire dot_on3__46_n_83;
  wire dot_on3__46_n_84;
  wire dot_on3__46_n_85;
  wire dot_on3__46_n_86;
  wire dot_on3__46_n_87;
  wire dot_on3__46_n_88;
  wire dot_on3__46_n_89;
  wire dot_on3__46_n_90;
  wire dot_on3__46_n_91;
  wire dot_on3__46_n_92;
  wire dot_on3__46_n_93;
  wire dot_on3__46_n_94;
  wire dot_on3__46_n_95;
  wire dot_on3__46_n_96;
  wire dot_on3__46_n_97;
  wire dot_on3__46_n_98;
  wire dot_on3__46_n_99;
  wire dot_on3__47_i_1_n_1;
  wire dot_on3__47_i_1_n_2;
  wire dot_on3__47_i_1_n_3;
  wire dot_on3__47_i_1_n_4;
  wire dot_on3__47_i_1_n_5;
  wire dot_on3__47_i_1_n_6;
  wire dot_on3__47_i_1_n_7;
  wire dot_on3__47_i_2_n_0;
  wire dot_on3__47_i_2_n_1;
  wire dot_on3__47_i_2_n_2;
  wire dot_on3__47_i_2_n_3;
  wire dot_on3__47_i_2_n_4;
  wire dot_on3__47_i_2_n_5;
  wire dot_on3__47_i_2_n_6;
  wire dot_on3__47_i_2_n_7;
  wire dot_on3__47_i_3_n_0;
  wire dot_on3__47_i_3_n_1;
  wire dot_on3__47_i_3_n_2;
  wire dot_on3__47_i_3_n_3;
  wire dot_on3__47_i_3_n_4;
  wire dot_on3__47_i_3_n_5;
  wire dot_on3__47_i_3_n_6;
  wire dot_on3__47_i_4_n_0;
  wire dot_on3__47_i_5_n_0;
  wire dot_on3__47_i_6_n_0;
  wire dot_on3__47_i_7_n_0;
  wire dot_on3__47_n_100;
  wire dot_on3__47_n_101;
  wire dot_on3__47_n_102;
  wire dot_on3__47_n_103;
  wire dot_on3__47_n_104;
  wire dot_on3__47_n_105;
  wire dot_on3__47_n_106;
  wire dot_on3__47_n_107;
  wire dot_on3__47_n_108;
  wire dot_on3__47_n_109;
  wire dot_on3__47_n_110;
  wire dot_on3__47_n_111;
  wire dot_on3__47_n_112;
  wire dot_on3__47_n_113;
  wire dot_on3__47_n_114;
  wire dot_on3__47_n_115;
  wire dot_on3__47_n_116;
  wire dot_on3__47_n_117;
  wire dot_on3__47_n_118;
  wire dot_on3__47_n_119;
  wire dot_on3__47_n_120;
  wire dot_on3__47_n_121;
  wire dot_on3__47_n_122;
  wire dot_on3__47_n_123;
  wire dot_on3__47_n_124;
  wire dot_on3__47_n_125;
  wire dot_on3__47_n_126;
  wire dot_on3__47_n_127;
  wire dot_on3__47_n_128;
  wire dot_on3__47_n_129;
  wire dot_on3__47_n_130;
  wire dot_on3__47_n_131;
  wire dot_on3__47_n_132;
  wire dot_on3__47_n_133;
  wire dot_on3__47_n_134;
  wire dot_on3__47_n_135;
  wire dot_on3__47_n_136;
  wire dot_on3__47_n_137;
  wire dot_on3__47_n_138;
  wire dot_on3__47_n_139;
  wire dot_on3__47_n_140;
  wire dot_on3__47_n_141;
  wire dot_on3__47_n_142;
  wire dot_on3__47_n_143;
  wire dot_on3__47_n_144;
  wire dot_on3__47_n_145;
  wire dot_on3__47_n_146;
  wire dot_on3__47_n_147;
  wire dot_on3__47_n_148;
  wire dot_on3__47_n_149;
  wire dot_on3__47_n_150;
  wire dot_on3__47_n_151;
  wire dot_on3__47_n_152;
  wire dot_on3__47_n_153;
  wire dot_on3__47_n_58;
  wire dot_on3__47_n_59;
  wire dot_on3__47_n_60;
  wire dot_on3__47_n_61;
  wire dot_on3__47_n_62;
  wire dot_on3__47_n_63;
  wire dot_on3__47_n_64;
  wire dot_on3__47_n_65;
  wire dot_on3__47_n_66;
  wire dot_on3__47_n_67;
  wire dot_on3__47_n_68;
  wire dot_on3__47_n_69;
  wire dot_on3__47_n_70;
  wire dot_on3__47_n_71;
  wire dot_on3__47_n_72;
  wire dot_on3__47_n_73;
  wire dot_on3__47_n_74;
  wire dot_on3__47_n_75;
  wire dot_on3__47_n_76;
  wire dot_on3__47_n_77;
  wire dot_on3__47_n_78;
  wire dot_on3__47_n_79;
  wire dot_on3__47_n_80;
  wire dot_on3__47_n_81;
  wire dot_on3__47_n_82;
  wire dot_on3__47_n_83;
  wire dot_on3__47_n_84;
  wire dot_on3__47_n_85;
  wire dot_on3__47_n_86;
  wire dot_on3__47_n_87;
  wire dot_on3__47_n_88;
  wire dot_on3__47_n_89;
  wire dot_on3__47_n_90;
  wire dot_on3__47_n_91;
  wire dot_on3__47_n_92;
  wire dot_on3__47_n_93;
  wire dot_on3__47_n_94;
  wire dot_on3__47_n_95;
  wire dot_on3__47_n_96;
  wire dot_on3__47_n_97;
  wire dot_on3__47_n_98;
  wire dot_on3__47_n_99;
  wire dot_on3__48_n_100;
  wire dot_on3__48_n_101;
  wire dot_on3__48_n_102;
  wire dot_on3__48_n_103;
  wire dot_on3__48_n_104;
  wire dot_on3__48_n_105;
  wire dot_on3__48_n_106;
  wire dot_on3__48_n_107;
  wire dot_on3__48_n_108;
  wire dot_on3__48_n_109;
  wire dot_on3__48_n_110;
  wire dot_on3__48_n_111;
  wire dot_on3__48_n_112;
  wire dot_on3__48_n_113;
  wire dot_on3__48_n_114;
  wire dot_on3__48_n_115;
  wire dot_on3__48_n_116;
  wire dot_on3__48_n_117;
  wire dot_on3__48_n_118;
  wire dot_on3__48_n_119;
  wire dot_on3__48_n_120;
  wire dot_on3__48_n_121;
  wire dot_on3__48_n_122;
  wire dot_on3__48_n_123;
  wire dot_on3__48_n_124;
  wire dot_on3__48_n_125;
  wire dot_on3__48_n_126;
  wire dot_on3__48_n_127;
  wire dot_on3__48_n_128;
  wire dot_on3__48_n_129;
  wire dot_on3__48_n_130;
  wire dot_on3__48_n_131;
  wire dot_on3__48_n_132;
  wire dot_on3__48_n_133;
  wire dot_on3__48_n_134;
  wire dot_on3__48_n_135;
  wire dot_on3__48_n_136;
  wire dot_on3__48_n_137;
  wire dot_on3__48_n_138;
  wire dot_on3__48_n_139;
  wire dot_on3__48_n_140;
  wire dot_on3__48_n_141;
  wire dot_on3__48_n_142;
  wire dot_on3__48_n_143;
  wire dot_on3__48_n_144;
  wire dot_on3__48_n_145;
  wire dot_on3__48_n_146;
  wire dot_on3__48_n_147;
  wire dot_on3__48_n_148;
  wire dot_on3__48_n_149;
  wire dot_on3__48_n_150;
  wire dot_on3__48_n_151;
  wire dot_on3__48_n_152;
  wire dot_on3__48_n_153;
  wire dot_on3__48_n_58;
  wire dot_on3__48_n_59;
  wire dot_on3__48_n_60;
  wire dot_on3__48_n_61;
  wire dot_on3__48_n_62;
  wire dot_on3__48_n_63;
  wire dot_on3__48_n_64;
  wire dot_on3__48_n_65;
  wire dot_on3__48_n_66;
  wire dot_on3__48_n_67;
  wire dot_on3__48_n_68;
  wire dot_on3__48_n_69;
  wire dot_on3__48_n_70;
  wire dot_on3__48_n_71;
  wire dot_on3__48_n_72;
  wire dot_on3__48_n_73;
  wire dot_on3__48_n_74;
  wire dot_on3__48_n_75;
  wire dot_on3__48_n_76;
  wire dot_on3__48_n_77;
  wire dot_on3__48_n_78;
  wire dot_on3__48_n_79;
  wire dot_on3__48_n_80;
  wire dot_on3__48_n_81;
  wire dot_on3__48_n_82;
  wire dot_on3__48_n_83;
  wire dot_on3__48_n_84;
  wire dot_on3__48_n_85;
  wire dot_on3__48_n_86;
  wire dot_on3__48_n_87;
  wire dot_on3__48_n_88;
  wire dot_on3__48_n_89;
  wire dot_on3__48_n_90;
  wire dot_on3__48_n_91;
  wire dot_on3__48_n_92;
  wire dot_on3__48_n_93;
  wire dot_on3__48_n_94;
  wire dot_on3__48_n_95;
  wire dot_on3__48_n_96;
  wire dot_on3__48_n_97;
  wire dot_on3__48_n_98;
  wire dot_on3__48_n_99;
  wire dot_on3__49_n_100;
  wire dot_on3__49_n_101;
  wire dot_on3__49_n_102;
  wire dot_on3__49_n_103;
  wire dot_on3__49_n_104;
  wire dot_on3__49_n_105;
  wire dot_on3__49_n_58;
  wire dot_on3__49_n_59;
  wire dot_on3__49_n_60;
  wire dot_on3__49_n_61;
  wire dot_on3__49_n_62;
  wire dot_on3__49_n_63;
  wire dot_on3__49_n_64;
  wire dot_on3__49_n_65;
  wire dot_on3__49_n_66;
  wire dot_on3__49_n_67;
  wire dot_on3__49_n_68;
  wire dot_on3__49_n_69;
  wire dot_on3__49_n_70;
  wire dot_on3__49_n_71;
  wire dot_on3__49_n_72;
  wire dot_on3__49_n_73;
  wire dot_on3__49_n_74;
  wire dot_on3__49_n_75;
  wire dot_on3__49_n_76;
  wire dot_on3__49_n_77;
  wire dot_on3__49_n_78;
  wire dot_on3__49_n_79;
  wire dot_on3__49_n_80;
  wire dot_on3__49_n_81;
  wire dot_on3__49_n_82;
  wire dot_on3__49_n_83;
  wire dot_on3__49_n_84;
  wire dot_on3__49_n_85;
  wire dot_on3__49_n_86;
  wire dot_on3__49_n_87;
  wire dot_on3__49_n_88;
  wire dot_on3__49_n_89;
  wire dot_on3__49_n_90;
  wire dot_on3__49_n_91;
  wire dot_on3__49_n_92;
  wire dot_on3__49_n_93;
  wire dot_on3__49_n_94;
  wire dot_on3__49_n_95;
  wire dot_on3__49_n_96;
  wire dot_on3__49_n_97;
  wire dot_on3__49_n_98;
  wire dot_on3__49_n_99;
  wire dot_on3__4_n_100;
  wire dot_on3__4_n_101;
  wire dot_on3__4_n_102;
  wire dot_on3__4_n_103;
  wire dot_on3__4_n_104;
  wire dot_on3__4_n_105;
  wire dot_on3__4_n_58;
  wire dot_on3__4_n_59;
  wire dot_on3__4_n_60;
  wire dot_on3__4_n_61;
  wire dot_on3__4_n_62;
  wire dot_on3__4_n_63;
  wire dot_on3__4_n_64;
  wire dot_on3__4_n_65;
  wire dot_on3__4_n_66;
  wire dot_on3__4_n_67;
  wire dot_on3__4_n_68;
  wire dot_on3__4_n_69;
  wire dot_on3__4_n_70;
  wire dot_on3__4_n_71;
  wire dot_on3__4_n_72;
  wire dot_on3__4_n_73;
  wire dot_on3__4_n_74;
  wire dot_on3__4_n_75;
  wire dot_on3__4_n_76;
  wire dot_on3__4_n_77;
  wire dot_on3__4_n_78;
  wire dot_on3__4_n_79;
  wire dot_on3__4_n_80;
  wire dot_on3__4_n_81;
  wire dot_on3__4_n_82;
  wire dot_on3__4_n_83;
  wire dot_on3__4_n_84;
  wire dot_on3__4_n_85;
  wire dot_on3__4_n_86;
  wire dot_on3__4_n_87;
  wire dot_on3__4_n_88;
  wire dot_on3__4_n_89;
  wire dot_on3__4_n_90;
  wire dot_on3__4_n_91;
  wire dot_on3__4_n_92;
  wire dot_on3__4_n_93;
  wire dot_on3__4_n_94;
  wire dot_on3__4_n_95;
  wire dot_on3__4_n_96;
  wire dot_on3__4_n_97;
  wire dot_on3__4_n_98;
  wire dot_on3__4_n_99;
  wire dot_on3__50_i_1_n_1;
  wire dot_on3__50_i_1_n_2;
  wire dot_on3__50_i_1_n_3;
  wire dot_on3__50_i_1_n_4;
  wire dot_on3__50_i_1_n_5;
  wire dot_on3__50_i_1_n_6;
  wire dot_on3__50_i_1_n_7;
  wire dot_on3__50_i_2_n_0;
  wire dot_on3__50_i_2_n_1;
  wire dot_on3__50_i_2_n_2;
  wire dot_on3__50_i_2_n_3;
  wire dot_on3__50_i_2_n_4;
  wire dot_on3__50_i_2_n_5;
  wire dot_on3__50_i_2_n_6;
  wire dot_on3__50_i_2_n_7;
  wire dot_on3__50_i_3_n_0;
  wire dot_on3__50_i_3_n_1;
  wire dot_on3__50_i_3_n_2;
  wire dot_on3__50_i_3_n_3;
  wire dot_on3__50_i_3_n_4;
  wire dot_on3__50_i_3_n_5;
  wire dot_on3__50_i_3_n_6;
  wire dot_on3__50_i_4_n_0;
  wire dot_on3__50_i_5_n_0;
  wire dot_on3__50_i_6_n_0;
  wire dot_on3__50_i_7_n_0;
  wire dot_on3__50_i_8_n_0;
  wire dot_on3__50_i_9_n_0;
  wire dot_on3__50_n_100;
  wire dot_on3__50_n_101;
  wire dot_on3__50_n_102;
  wire dot_on3__50_n_103;
  wire dot_on3__50_n_104;
  wire dot_on3__50_n_105;
  wire dot_on3__50_n_106;
  wire dot_on3__50_n_107;
  wire dot_on3__50_n_108;
  wire dot_on3__50_n_109;
  wire dot_on3__50_n_110;
  wire dot_on3__50_n_111;
  wire dot_on3__50_n_112;
  wire dot_on3__50_n_113;
  wire dot_on3__50_n_114;
  wire dot_on3__50_n_115;
  wire dot_on3__50_n_116;
  wire dot_on3__50_n_117;
  wire dot_on3__50_n_118;
  wire dot_on3__50_n_119;
  wire dot_on3__50_n_120;
  wire dot_on3__50_n_121;
  wire dot_on3__50_n_122;
  wire dot_on3__50_n_123;
  wire dot_on3__50_n_124;
  wire dot_on3__50_n_125;
  wire dot_on3__50_n_126;
  wire dot_on3__50_n_127;
  wire dot_on3__50_n_128;
  wire dot_on3__50_n_129;
  wire dot_on3__50_n_130;
  wire dot_on3__50_n_131;
  wire dot_on3__50_n_132;
  wire dot_on3__50_n_133;
  wire dot_on3__50_n_134;
  wire dot_on3__50_n_135;
  wire dot_on3__50_n_136;
  wire dot_on3__50_n_137;
  wire dot_on3__50_n_138;
  wire dot_on3__50_n_139;
  wire dot_on3__50_n_140;
  wire dot_on3__50_n_141;
  wire dot_on3__50_n_142;
  wire dot_on3__50_n_143;
  wire dot_on3__50_n_144;
  wire dot_on3__50_n_145;
  wire dot_on3__50_n_146;
  wire dot_on3__50_n_147;
  wire dot_on3__50_n_148;
  wire dot_on3__50_n_149;
  wire dot_on3__50_n_150;
  wire dot_on3__50_n_151;
  wire dot_on3__50_n_152;
  wire dot_on3__50_n_153;
  wire dot_on3__50_n_58;
  wire dot_on3__50_n_59;
  wire dot_on3__50_n_60;
  wire dot_on3__50_n_61;
  wire dot_on3__50_n_62;
  wire dot_on3__50_n_63;
  wire dot_on3__50_n_64;
  wire dot_on3__50_n_65;
  wire dot_on3__50_n_66;
  wire dot_on3__50_n_67;
  wire dot_on3__50_n_68;
  wire dot_on3__50_n_69;
  wire dot_on3__50_n_70;
  wire dot_on3__50_n_71;
  wire dot_on3__50_n_72;
  wire dot_on3__50_n_73;
  wire dot_on3__50_n_74;
  wire dot_on3__50_n_75;
  wire dot_on3__50_n_76;
  wire dot_on3__50_n_77;
  wire dot_on3__50_n_78;
  wire dot_on3__50_n_79;
  wire dot_on3__50_n_80;
  wire dot_on3__50_n_81;
  wire dot_on3__50_n_82;
  wire dot_on3__50_n_83;
  wire dot_on3__50_n_84;
  wire dot_on3__50_n_85;
  wire dot_on3__50_n_86;
  wire dot_on3__50_n_87;
  wire dot_on3__50_n_88;
  wire dot_on3__50_n_89;
  wire dot_on3__50_n_90;
  wire dot_on3__50_n_91;
  wire dot_on3__50_n_92;
  wire dot_on3__50_n_93;
  wire dot_on3__50_n_94;
  wire dot_on3__50_n_95;
  wire dot_on3__50_n_96;
  wire dot_on3__50_n_97;
  wire dot_on3__50_n_98;
  wire dot_on3__50_n_99;
  wire dot_on3__51_n_100;
  wire dot_on3__51_n_101;
  wire dot_on3__51_n_102;
  wire dot_on3__51_n_103;
  wire dot_on3__51_n_104;
  wire dot_on3__51_n_105;
  wire dot_on3__51_n_106;
  wire dot_on3__51_n_107;
  wire dot_on3__51_n_108;
  wire dot_on3__51_n_109;
  wire dot_on3__51_n_110;
  wire dot_on3__51_n_111;
  wire dot_on3__51_n_112;
  wire dot_on3__51_n_113;
  wire dot_on3__51_n_114;
  wire dot_on3__51_n_115;
  wire dot_on3__51_n_116;
  wire dot_on3__51_n_117;
  wire dot_on3__51_n_118;
  wire dot_on3__51_n_119;
  wire dot_on3__51_n_120;
  wire dot_on3__51_n_121;
  wire dot_on3__51_n_122;
  wire dot_on3__51_n_123;
  wire dot_on3__51_n_124;
  wire dot_on3__51_n_125;
  wire dot_on3__51_n_126;
  wire dot_on3__51_n_127;
  wire dot_on3__51_n_128;
  wire dot_on3__51_n_129;
  wire dot_on3__51_n_130;
  wire dot_on3__51_n_131;
  wire dot_on3__51_n_132;
  wire dot_on3__51_n_133;
  wire dot_on3__51_n_134;
  wire dot_on3__51_n_135;
  wire dot_on3__51_n_136;
  wire dot_on3__51_n_137;
  wire dot_on3__51_n_138;
  wire dot_on3__51_n_139;
  wire dot_on3__51_n_140;
  wire dot_on3__51_n_141;
  wire dot_on3__51_n_142;
  wire dot_on3__51_n_143;
  wire dot_on3__51_n_144;
  wire dot_on3__51_n_145;
  wire dot_on3__51_n_146;
  wire dot_on3__51_n_147;
  wire dot_on3__51_n_148;
  wire dot_on3__51_n_149;
  wire dot_on3__51_n_150;
  wire dot_on3__51_n_151;
  wire dot_on3__51_n_152;
  wire dot_on3__51_n_153;
  wire dot_on3__51_n_58;
  wire dot_on3__51_n_59;
  wire dot_on3__51_n_60;
  wire dot_on3__51_n_61;
  wire dot_on3__51_n_62;
  wire dot_on3__51_n_63;
  wire dot_on3__51_n_64;
  wire dot_on3__51_n_65;
  wire dot_on3__51_n_66;
  wire dot_on3__51_n_67;
  wire dot_on3__51_n_68;
  wire dot_on3__51_n_69;
  wire dot_on3__51_n_70;
  wire dot_on3__51_n_71;
  wire dot_on3__51_n_72;
  wire dot_on3__51_n_73;
  wire dot_on3__51_n_74;
  wire dot_on3__51_n_75;
  wire dot_on3__51_n_76;
  wire dot_on3__51_n_77;
  wire dot_on3__51_n_78;
  wire dot_on3__51_n_79;
  wire dot_on3__51_n_80;
  wire dot_on3__51_n_81;
  wire dot_on3__51_n_82;
  wire dot_on3__51_n_83;
  wire dot_on3__51_n_84;
  wire dot_on3__51_n_85;
  wire dot_on3__51_n_86;
  wire dot_on3__51_n_87;
  wire dot_on3__51_n_88;
  wire dot_on3__51_n_89;
  wire dot_on3__51_n_90;
  wire dot_on3__51_n_91;
  wire dot_on3__51_n_92;
  wire dot_on3__51_n_93;
  wire dot_on3__51_n_94;
  wire dot_on3__51_n_95;
  wire dot_on3__51_n_96;
  wire dot_on3__51_n_97;
  wire dot_on3__51_n_98;
  wire dot_on3__51_n_99;
  wire dot_on3__52_n_100;
  wire dot_on3__52_n_101;
  wire dot_on3__52_n_102;
  wire dot_on3__52_n_103;
  wire dot_on3__52_n_104;
  wire dot_on3__52_n_105;
  wire dot_on3__52_n_58;
  wire dot_on3__52_n_59;
  wire dot_on3__52_n_60;
  wire dot_on3__52_n_61;
  wire dot_on3__52_n_62;
  wire dot_on3__52_n_63;
  wire dot_on3__52_n_64;
  wire dot_on3__52_n_65;
  wire dot_on3__52_n_66;
  wire dot_on3__52_n_67;
  wire dot_on3__52_n_68;
  wire dot_on3__52_n_69;
  wire dot_on3__52_n_70;
  wire dot_on3__52_n_71;
  wire dot_on3__52_n_72;
  wire dot_on3__52_n_73;
  wire dot_on3__52_n_74;
  wire dot_on3__52_n_75;
  wire dot_on3__52_n_76;
  wire dot_on3__52_n_77;
  wire dot_on3__52_n_78;
  wire dot_on3__52_n_79;
  wire dot_on3__52_n_80;
  wire dot_on3__52_n_81;
  wire dot_on3__52_n_82;
  wire dot_on3__52_n_83;
  wire dot_on3__52_n_84;
  wire dot_on3__52_n_85;
  wire dot_on3__52_n_86;
  wire dot_on3__52_n_87;
  wire dot_on3__52_n_88;
  wire dot_on3__52_n_89;
  wire dot_on3__52_n_90;
  wire dot_on3__52_n_91;
  wire dot_on3__52_n_92;
  wire dot_on3__52_n_93;
  wire dot_on3__52_n_94;
  wire dot_on3__52_n_95;
  wire dot_on3__52_n_96;
  wire dot_on3__52_n_97;
  wire dot_on3__52_n_98;
  wire dot_on3__52_n_99;
  wire dot_on3__53_i_1_n_1;
  wire dot_on3__53_i_1_n_2;
  wire dot_on3__53_i_1_n_3;
  wire dot_on3__53_i_1_n_4;
  wire dot_on3__53_i_1_n_5;
  wire dot_on3__53_i_1_n_6;
  wire dot_on3__53_i_1_n_7;
  wire dot_on3__53_i_2_n_0;
  wire dot_on3__53_i_2_n_1;
  wire dot_on3__53_i_2_n_2;
  wire dot_on3__53_i_2_n_3;
  wire dot_on3__53_i_2_n_4;
  wire dot_on3__53_i_2_n_5;
  wire dot_on3__53_i_2_n_6;
  wire dot_on3__53_i_2_n_7;
  wire dot_on3__53_i_3_n_0;
  wire dot_on3__53_i_3_n_1;
  wire dot_on3__53_i_3_n_2;
  wire dot_on3__53_i_3_n_3;
  wire dot_on3__53_i_3_n_4;
  wire dot_on3__53_i_3_n_5;
  wire dot_on3__53_i_3_n_6;
  wire dot_on3__53_i_4_n_0;
  wire dot_on3__53_i_5_n_0;
  wire dot_on3__53_i_6_n_0;
  wire dot_on3__53_i_7_n_0;
  wire dot_on3__53_i_8_n_0;
  wire dot_on3__53_i_9_n_0;
  wire dot_on3__53_n_100;
  wire dot_on3__53_n_101;
  wire dot_on3__53_n_102;
  wire dot_on3__53_n_103;
  wire dot_on3__53_n_104;
  wire dot_on3__53_n_105;
  wire dot_on3__53_n_106;
  wire dot_on3__53_n_107;
  wire dot_on3__53_n_108;
  wire dot_on3__53_n_109;
  wire dot_on3__53_n_110;
  wire dot_on3__53_n_111;
  wire dot_on3__53_n_112;
  wire dot_on3__53_n_113;
  wire dot_on3__53_n_114;
  wire dot_on3__53_n_115;
  wire dot_on3__53_n_116;
  wire dot_on3__53_n_117;
  wire dot_on3__53_n_118;
  wire dot_on3__53_n_119;
  wire dot_on3__53_n_120;
  wire dot_on3__53_n_121;
  wire dot_on3__53_n_122;
  wire dot_on3__53_n_123;
  wire dot_on3__53_n_124;
  wire dot_on3__53_n_125;
  wire dot_on3__53_n_126;
  wire dot_on3__53_n_127;
  wire dot_on3__53_n_128;
  wire dot_on3__53_n_129;
  wire dot_on3__53_n_130;
  wire dot_on3__53_n_131;
  wire dot_on3__53_n_132;
  wire dot_on3__53_n_133;
  wire dot_on3__53_n_134;
  wire dot_on3__53_n_135;
  wire dot_on3__53_n_136;
  wire dot_on3__53_n_137;
  wire dot_on3__53_n_138;
  wire dot_on3__53_n_139;
  wire dot_on3__53_n_140;
  wire dot_on3__53_n_141;
  wire dot_on3__53_n_142;
  wire dot_on3__53_n_143;
  wire dot_on3__53_n_144;
  wire dot_on3__53_n_145;
  wire dot_on3__53_n_146;
  wire dot_on3__53_n_147;
  wire dot_on3__53_n_148;
  wire dot_on3__53_n_149;
  wire dot_on3__53_n_150;
  wire dot_on3__53_n_151;
  wire dot_on3__53_n_152;
  wire dot_on3__53_n_153;
  wire dot_on3__53_n_58;
  wire dot_on3__53_n_59;
  wire dot_on3__53_n_60;
  wire dot_on3__53_n_61;
  wire dot_on3__53_n_62;
  wire dot_on3__53_n_63;
  wire dot_on3__53_n_64;
  wire dot_on3__53_n_65;
  wire dot_on3__53_n_66;
  wire dot_on3__53_n_67;
  wire dot_on3__53_n_68;
  wire dot_on3__53_n_69;
  wire dot_on3__53_n_70;
  wire dot_on3__53_n_71;
  wire dot_on3__53_n_72;
  wire dot_on3__53_n_73;
  wire dot_on3__53_n_74;
  wire dot_on3__53_n_75;
  wire dot_on3__53_n_76;
  wire dot_on3__53_n_77;
  wire dot_on3__53_n_78;
  wire dot_on3__53_n_79;
  wire dot_on3__53_n_80;
  wire dot_on3__53_n_81;
  wire dot_on3__53_n_82;
  wire dot_on3__53_n_83;
  wire dot_on3__53_n_84;
  wire dot_on3__53_n_85;
  wire dot_on3__53_n_86;
  wire dot_on3__53_n_87;
  wire dot_on3__53_n_88;
  wire dot_on3__53_n_89;
  wire dot_on3__53_n_90;
  wire dot_on3__53_n_91;
  wire dot_on3__53_n_92;
  wire dot_on3__53_n_93;
  wire dot_on3__53_n_94;
  wire dot_on3__53_n_95;
  wire dot_on3__53_n_96;
  wire dot_on3__53_n_97;
  wire dot_on3__53_n_98;
  wire dot_on3__53_n_99;
  wire dot_on3__54_n_100;
  wire dot_on3__54_n_101;
  wire dot_on3__54_n_102;
  wire dot_on3__54_n_103;
  wire dot_on3__54_n_104;
  wire dot_on3__54_n_105;
  wire dot_on3__54_n_106;
  wire dot_on3__54_n_107;
  wire dot_on3__54_n_108;
  wire dot_on3__54_n_109;
  wire dot_on3__54_n_110;
  wire dot_on3__54_n_111;
  wire dot_on3__54_n_112;
  wire dot_on3__54_n_113;
  wire dot_on3__54_n_114;
  wire dot_on3__54_n_115;
  wire dot_on3__54_n_116;
  wire dot_on3__54_n_117;
  wire dot_on3__54_n_118;
  wire dot_on3__54_n_119;
  wire dot_on3__54_n_120;
  wire dot_on3__54_n_121;
  wire dot_on3__54_n_122;
  wire dot_on3__54_n_123;
  wire dot_on3__54_n_124;
  wire dot_on3__54_n_125;
  wire dot_on3__54_n_126;
  wire dot_on3__54_n_127;
  wire dot_on3__54_n_128;
  wire dot_on3__54_n_129;
  wire dot_on3__54_n_130;
  wire dot_on3__54_n_131;
  wire dot_on3__54_n_132;
  wire dot_on3__54_n_133;
  wire dot_on3__54_n_134;
  wire dot_on3__54_n_135;
  wire dot_on3__54_n_136;
  wire dot_on3__54_n_137;
  wire dot_on3__54_n_138;
  wire dot_on3__54_n_139;
  wire dot_on3__54_n_140;
  wire dot_on3__54_n_141;
  wire dot_on3__54_n_142;
  wire dot_on3__54_n_143;
  wire dot_on3__54_n_144;
  wire dot_on3__54_n_145;
  wire dot_on3__54_n_146;
  wire dot_on3__54_n_147;
  wire dot_on3__54_n_148;
  wire dot_on3__54_n_149;
  wire dot_on3__54_n_150;
  wire dot_on3__54_n_151;
  wire dot_on3__54_n_152;
  wire dot_on3__54_n_153;
  wire dot_on3__54_n_58;
  wire dot_on3__54_n_59;
  wire dot_on3__54_n_60;
  wire dot_on3__54_n_61;
  wire dot_on3__54_n_62;
  wire dot_on3__54_n_63;
  wire dot_on3__54_n_64;
  wire dot_on3__54_n_65;
  wire dot_on3__54_n_66;
  wire dot_on3__54_n_67;
  wire dot_on3__54_n_68;
  wire dot_on3__54_n_69;
  wire dot_on3__54_n_70;
  wire dot_on3__54_n_71;
  wire dot_on3__54_n_72;
  wire dot_on3__54_n_73;
  wire dot_on3__54_n_74;
  wire dot_on3__54_n_75;
  wire dot_on3__54_n_76;
  wire dot_on3__54_n_77;
  wire dot_on3__54_n_78;
  wire dot_on3__54_n_79;
  wire dot_on3__54_n_80;
  wire dot_on3__54_n_81;
  wire dot_on3__54_n_82;
  wire dot_on3__54_n_83;
  wire dot_on3__54_n_84;
  wire dot_on3__54_n_85;
  wire dot_on3__54_n_86;
  wire dot_on3__54_n_87;
  wire dot_on3__54_n_88;
  wire dot_on3__54_n_89;
  wire dot_on3__54_n_90;
  wire dot_on3__54_n_91;
  wire dot_on3__54_n_92;
  wire dot_on3__54_n_93;
  wire dot_on3__54_n_94;
  wire dot_on3__54_n_95;
  wire dot_on3__54_n_96;
  wire dot_on3__54_n_97;
  wire dot_on3__54_n_98;
  wire dot_on3__54_n_99;
  wire dot_on3__55_n_100;
  wire dot_on3__55_n_101;
  wire dot_on3__55_n_102;
  wire dot_on3__55_n_103;
  wire dot_on3__55_n_104;
  wire dot_on3__55_n_105;
  wire dot_on3__55_n_58;
  wire dot_on3__55_n_59;
  wire dot_on3__55_n_60;
  wire dot_on3__55_n_61;
  wire dot_on3__55_n_62;
  wire dot_on3__55_n_63;
  wire dot_on3__55_n_64;
  wire dot_on3__55_n_65;
  wire dot_on3__55_n_66;
  wire dot_on3__55_n_67;
  wire dot_on3__55_n_68;
  wire dot_on3__55_n_69;
  wire dot_on3__55_n_70;
  wire dot_on3__55_n_71;
  wire dot_on3__55_n_72;
  wire dot_on3__55_n_73;
  wire dot_on3__55_n_74;
  wire dot_on3__55_n_75;
  wire dot_on3__55_n_76;
  wire dot_on3__55_n_77;
  wire dot_on3__55_n_78;
  wire dot_on3__55_n_79;
  wire dot_on3__55_n_80;
  wire dot_on3__55_n_81;
  wire dot_on3__55_n_82;
  wire dot_on3__55_n_83;
  wire dot_on3__55_n_84;
  wire dot_on3__55_n_85;
  wire dot_on3__55_n_86;
  wire dot_on3__55_n_87;
  wire dot_on3__55_n_88;
  wire dot_on3__55_n_89;
  wire dot_on3__55_n_90;
  wire dot_on3__55_n_91;
  wire dot_on3__55_n_92;
  wire dot_on3__55_n_93;
  wire dot_on3__55_n_94;
  wire dot_on3__55_n_95;
  wire dot_on3__55_n_96;
  wire dot_on3__55_n_97;
  wire dot_on3__55_n_98;
  wire dot_on3__55_n_99;
  wire dot_on3__56_i_1_n_1;
  wire dot_on3__56_i_1_n_2;
  wire dot_on3__56_i_1_n_3;
  wire dot_on3__56_i_1_n_4;
  wire dot_on3__56_i_1_n_5;
  wire dot_on3__56_i_1_n_6;
  wire dot_on3__56_i_1_n_7;
  wire dot_on3__56_i_2_n_0;
  wire dot_on3__56_i_2_n_1;
  wire dot_on3__56_i_2_n_2;
  wire dot_on3__56_i_2_n_3;
  wire dot_on3__56_i_2_n_4;
  wire dot_on3__56_i_2_n_5;
  wire dot_on3__56_i_2_n_6;
  wire dot_on3__56_i_2_n_7;
  wire dot_on3__56_i_3_n_0;
  wire dot_on3__56_i_3_n_1;
  wire dot_on3__56_i_3_n_2;
  wire dot_on3__56_i_3_n_3;
  wire dot_on3__56_i_3_n_4;
  wire dot_on3__56_i_3_n_5;
  wire dot_on3__56_i_3_n_6;
  wire dot_on3__56_i_4_n_0;
  wire dot_on3__56_i_5_n_0;
  wire dot_on3__56_i_6_n_0;
  wire dot_on3__56_i_7_n_0;
  wire dot_on3__56_i_8_n_0;
  wire dot_on3__56_i_9_n_0;
  wire dot_on3__56_n_100;
  wire dot_on3__56_n_101;
  wire dot_on3__56_n_102;
  wire dot_on3__56_n_103;
  wire dot_on3__56_n_104;
  wire dot_on3__56_n_105;
  wire dot_on3__56_n_106;
  wire dot_on3__56_n_107;
  wire dot_on3__56_n_108;
  wire dot_on3__56_n_109;
  wire dot_on3__56_n_110;
  wire dot_on3__56_n_111;
  wire dot_on3__56_n_112;
  wire dot_on3__56_n_113;
  wire dot_on3__56_n_114;
  wire dot_on3__56_n_115;
  wire dot_on3__56_n_116;
  wire dot_on3__56_n_117;
  wire dot_on3__56_n_118;
  wire dot_on3__56_n_119;
  wire dot_on3__56_n_120;
  wire dot_on3__56_n_121;
  wire dot_on3__56_n_122;
  wire dot_on3__56_n_123;
  wire dot_on3__56_n_124;
  wire dot_on3__56_n_125;
  wire dot_on3__56_n_126;
  wire dot_on3__56_n_127;
  wire dot_on3__56_n_128;
  wire dot_on3__56_n_129;
  wire dot_on3__56_n_130;
  wire dot_on3__56_n_131;
  wire dot_on3__56_n_132;
  wire dot_on3__56_n_133;
  wire dot_on3__56_n_134;
  wire dot_on3__56_n_135;
  wire dot_on3__56_n_136;
  wire dot_on3__56_n_137;
  wire dot_on3__56_n_138;
  wire dot_on3__56_n_139;
  wire dot_on3__56_n_140;
  wire dot_on3__56_n_141;
  wire dot_on3__56_n_142;
  wire dot_on3__56_n_143;
  wire dot_on3__56_n_144;
  wire dot_on3__56_n_145;
  wire dot_on3__56_n_146;
  wire dot_on3__56_n_147;
  wire dot_on3__56_n_148;
  wire dot_on3__56_n_149;
  wire dot_on3__56_n_150;
  wire dot_on3__56_n_151;
  wire dot_on3__56_n_152;
  wire dot_on3__56_n_153;
  wire dot_on3__56_n_58;
  wire dot_on3__56_n_59;
  wire dot_on3__56_n_60;
  wire dot_on3__56_n_61;
  wire dot_on3__56_n_62;
  wire dot_on3__56_n_63;
  wire dot_on3__56_n_64;
  wire dot_on3__56_n_65;
  wire dot_on3__56_n_66;
  wire dot_on3__56_n_67;
  wire dot_on3__56_n_68;
  wire dot_on3__56_n_69;
  wire dot_on3__56_n_70;
  wire dot_on3__56_n_71;
  wire dot_on3__56_n_72;
  wire dot_on3__56_n_73;
  wire dot_on3__56_n_74;
  wire dot_on3__56_n_75;
  wire dot_on3__56_n_76;
  wire dot_on3__56_n_77;
  wire dot_on3__56_n_78;
  wire dot_on3__56_n_79;
  wire dot_on3__56_n_80;
  wire dot_on3__56_n_81;
  wire dot_on3__56_n_82;
  wire dot_on3__56_n_83;
  wire dot_on3__56_n_84;
  wire dot_on3__56_n_85;
  wire dot_on3__56_n_86;
  wire dot_on3__56_n_87;
  wire dot_on3__56_n_88;
  wire dot_on3__56_n_89;
  wire dot_on3__56_n_90;
  wire dot_on3__56_n_91;
  wire dot_on3__56_n_92;
  wire dot_on3__56_n_93;
  wire dot_on3__56_n_94;
  wire dot_on3__56_n_95;
  wire dot_on3__56_n_96;
  wire dot_on3__56_n_97;
  wire dot_on3__56_n_98;
  wire dot_on3__56_n_99;
  wire dot_on3__57_n_100;
  wire dot_on3__57_n_101;
  wire dot_on3__57_n_102;
  wire dot_on3__57_n_103;
  wire dot_on3__57_n_104;
  wire dot_on3__57_n_105;
  wire dot_on3__57_n_106;
  wire dot_on3__57_n_107;
  wire dot_on3__57_n_108;
  wire dot_on3__57_n_109;
  wire dot_on3__57_n_110;
  wire dot_on3__57_n_111;
  wire dot_on3__57_n_112;
  wire dot_on3__57_n_113;
  wire dot_on3__57_n_114;
  wire dot_on3__57_n_115;
  wire dot_on3__57_n_116;
  wire dot_on3__57_n_117;
  wire dot_on3__57_n_118;
  wire dot_on3__57_n_119;
  wire dot_on3__57_n_120;
  wire dot_on3__57_n_121;
  wire dot_on3__57_n_122;
  wire dot_on3__57_n_123;
  wire dot_on3__57_n_124;
  wire dot_on3__57_n_125;
  wire dot_on3__57_n_126;
  wire dot_on3__57_n_127;
  wire dot_on3__57_n_128;
  wire dot_on3__57_n_129;
  wire dot_on3__57_n_130;
  wire dot_on3__57_n_131;
  wire dot_on3__57_n_132;
  wire dot_on3__57_n_133;
  wire dot_on3__57_n_134;
  wire dot_on3__57_n_135;
  wire dot_on3__57_n_136;
  wire dot_on3__57_n_137;
  wire dot_on3__57_n_138;
  wire dot_on3__57_n_139;
  wire dot_on3__57_n_140;
  wire dot_on3__57_n_141;
  wire dot_on3__57_n_142;
  wire dot_on3__57_n_143;
  wire dot_on3__57_n_144;
  wire dot_on3__57_n_145;
  wire dot_on3__57_n_146;
  wire dot_on3__57_n_147;
  wire dot_on3__57_n_148;
  wire dot_on3__57_n_149;
  wire dot_on3__57_n_150;
  wire dot_on3__57_n_151;
  wire dot_on3__57_n_152;
  wire dot_on3__57_n_153;
  wire dot_on3__57_n_58;
  wire dot_on3__57_n_59;
  wire dot_on3__57_n_60;
  wire dot_on3__57_n_61;
  wire dot_on3__57_n_62;
  wire dot_on3__57_n_63;
  wire dot_on3__57_n_64;
  wire dot_on3__57_n_65;
  wire dot_on3__57_n_66;
  wire dot_on3__57_n_67;
  wire dot_on3__57_n_68;
  wire dot_on3__57_n_69;
  wire dot_on3__57_n_70;
  wire dot_on3__57_n_71;
  wire dot_on3__57_n_72;
  wire dot_on3__57_n_73;
  wire dot_on3__57_n_74;
  wire dot_on3__57_n_75;
  wire dot_on3__57_n_76;
  wire dot_on3__57_n_77;
  wire dot_on3__57_n_78;
  wire dot_on3__57_n_79;
  wire dot_on3__57_n_80;
  wire dot_on3__57_n_81;
  wire dot_on3__57_n_82;
  wire dot_on3__57_n_83;
  wire dot_on3__57_n_84;
  wire dot_on3__57_n_85;
  wire dot_on3__57_n_86;
  wire dot_on3__57_n_87;
  wire dot_on3__57_n_88;
  wire dot_on3__57_n_89;
  wire dot_on3__57_n_90;
  wire dot_on3__57_n_91;
  wire dot_on3__57_n_92;
  wire dot_on3__57_n_93;
  wire dot_on3__57_n_94;
  wire dot_on3__57_n_95;
  wire dot_on3__57_n_96;
  wire dot_on3__57_n_97;
  wire dot_on3__57_n_98;
  wire dot_on3__57_n_99;
  wire dot_on3__58_n_100;
  wire dot_on3__58_n_101;
  wire dot_on3__58_n_102;
  wire dot_on3__58_n_103;
  wire dot_on3__58_n_104;
  wire dot_on3__58_n_105;
  wire dot_on3__58_n_58;
  wire dot_on3__58_n_59;
  wire dot_on3__58_n_60;
  wire dot_on3__58_n_61;
  wire dot_on3__58_n_62;
  wire dot_on3__58_n_63;
  wire dot_on3__58_n_64;
  wire dot_on3__58_n_65;
  wire dot_on3__58_n_66;
  wire dot_on3__58_n_67;
  wire dot_on3__58_n_68;
  wire dot_on3__58_n_69;
  wire dot_on3__58_n_70;
  wire dot_on3__58_n_71;
  wire dot_on3__58_n_72;
  wire dot_on3__58_n_73;
  wire dot_on3__58_n_74;
  wire dot_on3__58_n_75;
  wire dot_on3__58_n_76;
  wire dot_on3__58_n_77;
  wire dot_on3__58_n_78;
  wire dot_on3__58_n_79;
  wire dot_on3__58_n_80;
  wire dot_on3__58_n_81;
  wire dot_on3__58_n_82;
  wire dot_on3__58_n_83;
  wire dot_on3__58_n_84;
  wire dot_on3__58_n_85;
  wire dot_on3__58_n_86;
  wire dot_on3__58_n_87;
  wire dot_on3__58_n_88;
  wire dot_on3__58_n_89;
  wire dot_on3__58_n_90;
  wire dot_on3__58_n_91;
  wire dot_on3__58_n_92;
  wire dot_on3__58_n_93;
  wire dot_on3__58_n_94;
  wire dot_on3__58_n_95;
  wire dot_on3__58_n_96;
  wire dot_on3__58_n_97;
  wire dot_on3__58_n_98;
  wire dot_on3__58_n_99;
  wire dot_on3__5_i_10_n_0;
  wire dot_on3__5_i_1_n_1;
  wire dot_on3__5_i_1_n_2;
  wire dot_on3__5_i_1_n_3;
  wire dot_on3__5_i_1_n_4;
  wire dot_on3__5_i_1_n_5;
  wire dot_on3__5_i_1_n_6;
  wire dot_on3__5_i_1_n_7;
  wire dot_on3__5_i_2_n_0;
  wire dot_on3__5_i_2_n_1;
  wire dot_on3__5_i_2_n_2;
  wire dot_on3__5_i_2_n_3;
  wire dot_on3__5_i_2_n_4;
  wire dot_on3__5_i_2_n_5;
  wire dot_on3__5_i_2_n_6;
  wire dot_on3__5_i_2_n_7;
  wire dot_on3__5_i_3_n_0;
  wire dot_on3__5_i_3_n_1;
  wire dot_on3__5_i_3_n_2;
  wire dot_on3__5_i_3_n_3;
  wire dot_on3__5_i_3_n_4;
  wire dot_on3__5_i_3_n_5;
  wire dot_on3__5_i_3_n_6;
  wire dot_on3__5_i_4_n_0;
  wire dot_on3__5_i_5_n_0;
  wire dot_on3__5_i_6_n_0;
  wire dot_on3__5_i_7_n_0;
  wire dot_on3__5_i_8_n_0;
  wire dot_on3__5_i_9_n_0;
  wire dot_on3__5_n_100;
  wire dot_on3__5_n_101;
  wire dot_on3__5_n_102;
  wire dot_on3__5_n_103;
  wire dot_on3__5_n_104;
  wire dot_on3__5_n_105;
  wire dot_on3__5_n_106;
  wire dot_on3__5_n_107;
  wire dot_on3__5_n_108;
  wire dot_on3__5_n_109;
  wire dot_on3__5_n_110;
  wire dot_on3__5_n_111;
  wire dot_on3__5_n_112;
  wire dot_on3__5_n_113;
  wire dot_on3__5_n_114;
  wire dot_on3__5_n_115;
  wire dot_on3__5_n_116;
  wire dot_on3__5_n_117;
  wire dot_on3__5_n_118;
  wire dot_on3__5_n_119;
  wire dot_on3__5_n_120;
  wire dot_on3__5_n_121;
  wire dot_on3__5_n_122;
  wire dot_on3__5_n_123;
  wire dot_on3__5_n_124;
  wire dot_on3__5_n_125;
  wire dot_on3__5_n_126;
  wire dot_on3__5_n_127;
  wire dot_on3__5_n_128;
  wire dot_on3__5_n_129;
  wire dot_on3__5_n_130;
  wire dot_on3__5_n_131;
  wire dot_on3__5_n_132;
  wire dot_on3__5_n_133;
  wire dot_on3__5_n_134;
  wire dot_on3__5_n_135;
  wire dot_on3__5_n_136;
  wire dot_on3__5_n_137;
  wire dot_on3__5_n_138;
  wire dot_on3__5_n_139;
  wire dot_on3__5_n_140;
  wire dot_on3__5_n_141;
  wire dot_on3__5_n_142;
  wire dot_on3__5_n_143;
  wire dot_on3__5_n_144;
  wire dot_on3__5_n_145;
  wire dot_on3__5_n_146;
  wire dot_on3__5_n_147;
  wire dot_on3__5_n_148;
  wire dot_on3__5_n_149;
  wire dot_on3__5_n_150;
  wire dot_on3__5_n_151;
  wire dot_on3__5_n_152;
  wire dot_on3__5_n_153;
  wire dot_on3__5_n_58;
  wire dot_on3__5_n_59;
  wire dot_on3__5_n_60;
  wire dot_on3__5_n_61;
  wire dot_on3__5_n_62;
  wire dot_on3__5_n_63;
  wire dot_on3__5_n_64;
  wire dot_on3__5_n_65;
  wire dot_on3__5_n_66;
  wire dot_on3__5_n_67;
  wire dot_on3__5_n_68;
  wire dot_on3__5_n_69;
  wire dot_on3__5_n_70;
  wire dot_on3__5_n_71;
  wire dot_on3__5_n_72;
  wire dot_on3__5_n_73;
  wire dot_on3__5_n_74;
  wire dot_on3__5_n_75;
  wire dot_on3__5_n_76;
  wire dot_on3__5_n_77;
  wire dot_on3__5_n_78;
  wire dot_on3__5_n_79;
  wire dot_on3__5_n_80;
  wire dot_on3__5_n_81;
  wire dot_on3__5_n_82;
  wire dot_on3__5_n_83;
  wire dot_on3__5_n_84;
  wire dot_on3__5_n_85;
  wire dot_on3__5_n_86;
  wire dot_on3__5_n_87;
  wire dot_on3__5_n_88;
  wire dot_on3__5_n_89;
  wire dot_on3__5_n_90;
  wire dot_on3__5_n_91;
  wire dot_on3__5_n_92;
  wire dot_on3__5_n_93;
  wire dot_on3__5_n_94;
  wire dot_on3__5_n_95;
  wire dot_on3__5_n_96;
  wire dot_on3__5_n_97;
  wire dot_on3__5_n_98;
  wire dot_on3__5_n_99;
  wire dot_on3__6_n_100;
  wire dot_on3__6_n_101;
  wire dot_on3__6_n_102;
  wire dot_on3__6_n_103;
  wire dot_on3__6_n_104;
  wire dot_on3__6_n_105;
  wire dot_on3__6_n_106;
  wire dot_on3__6_n_107;
  wire dot_on3__6_n_108;
  wire dot_on3__6_n_109;
  wire dot_on3__6_n_110;
  wire dot_on3__6_n_111;
  wire dot_on3__6_n_112;
  wire dot_on3__6_n_113;
  wire dot_on3__6_n_114;
  wire dot_on3__6_n_115;
  wire dot_on3__6_n_116;
  wire dot_on3__6_n_117;
  wire dot_on3__6_n_118;
  wire dot_on3__6_n_119;
  wire dot_on3__6_n_120;
  wire dot_on3__6_n_121;
  wire dot_on3__6_n_122;
  wire dot_on3__6_n_123;
  wire dot_on3__6_n_124;
  wire dot_on3__6_n_125;
  wire dot_on3__6_n_126;
  wire dot_on3__6_n_127;
  wire dot_on3__6_n_128;
  wire dot_on3__6_n_129;
  wire dot_on3__6_n_130;
  wire dot_on3__6_n_131;
  wire dot_on3__6_n_132;
  wire dot_on3__6_n_133;
  wire dot_on3__6_n_134;
  wire dot_on3__6_n_135;
  wire dot_on3__6_n_136;
  wire dot_on3__6_n_137;
  wire dot_on3__6_n_138;
  wire dot_on3__6_n_139;
  wire dot_on3__6_n_140;
  wire dot_on3__6_n_141;
  wire dot_on3__6_n_142;
  wire dot_on3__6_n_143;
  wire dot_on3__6_n_144;
  wire dot_on3__6_n_145;
  wire dot_on3__6_n_146;
  wire dot_on3__6_n_147;
  wire dot_on3__6_n_148;
  wire dot_on3__6_n_149;
  wire dot_on3__6_n_150;
  wire dot_on3__6_n_151;
  wire dot_on3__6_n_152;
  wire dot_on3__6_n_153;
  wire dot_on3__6_n_58;
  wire dot_on3__6_n_59;
  wire dot_on3__6_n_60;
  wire dot_on3__6_n_61;
  wire dot_on3__6_n_62;
  wire dot_on3__6_n_63;
  wire dot_on3__6_n_64;
  wire dot_on3__6_n_65;
  wire dot_on3__6_n_66;
  wire dot_on3__6_n_67;
  wire dot_on3__6_n_68;
  wire dot_on3__6_n_69;
  wire dot_on3__6_n_70;
  wire dot_on3__6_n_71;
  wire dot_on3__6_n_72;
  wire dot_on3__6_n_73;
  wire dot_on3__6_n_74;
  wire dot_on3__6_n_75;
  wire dot_on3__6_n_76;
  wire dot_on3__6_n_77;
  wire dot_on3__6_n_78;
  wire dot_on3__6_n_79;
  wire dot_on3__6_n_80;
  wire dot_on3__6_n_81;
  wire dot_on3__6_n_82;
  wire dot_on3__6_n_83;
  wire dot_on3__6_n_84;
  wire dot_on3__6_n_85;
  wire dot_on3__6_n_86;
  wire dot_on3__6_n_87;
  wire dot_on3__6_n_88;
  wire dot_on3__6_n_89;
  wire dot_on3__6_n_90;
  wire dot_on3__6_n_91;
  wire dot_on3__6_n_92;
  wire dot_on3__6_n_93;
  wire dot_on3__6_n_94;
  wire dot_on3__6_n_95;
  wire dot_on3__6_n_96;
  wire dot_on3__6_n_97;
  wire dot_on3__6_n_98;
  wire dot_on3__6_n_99;
  wire [31:2]dot_on3__78;
  wire dot_on3__7_n_100;
  wire dot_on3__7_n_101;
  wire dot_on3__7_n_102;
  wire dot_on3__7_n_103;
  wire dot_on3__7_n_104;
  wire dot_on3__7_n_105;
  wire dot_on3__7_n_58;
  wire dot_on3__7_n_59;
  wire dot_on3__7_n_60;
  wire dot_on3__7_n_61;
  wire dot_on3__7_n_62;
  wire dot_on3__7_n_63;
  wire dot_on3__7_n_64;
  wire dot_on3__7_n_65;
  wire dot_on3__7_n_66;
  wire dot_on3__7_n_67;
  wire dot_on3__7_n_68;
  wire dot_on3__7_n_69;
  wire dot_on3__7_n_70;
  wire dot_on3__7_n_71;
  wire dot_on3__7_n_72;
  wire dot_on3__7_n_73;
  wire dot_on3__7_n_74;
  wire dot_on3__7_n_75;
  wire dot_on3__7_n_76;
  wire dot_on3__7_n_77;
  wire dot_on3__7_n_78;
  wire dot_on3__7_n_79;
  wire dot_on3__7_n_80;
  wire dot_on3__7_n_81;
  wire dot_on3__7_n_82;
  wire dot_on3__7_n_83;
  wire dot_on3__7_n_84;
  wire dot_on3__7_n_85;
  wire dot_on3__7_n_86;
  wire dot_on3__7_n_87;
  wire dot_on3__7_n_88;
  wire dot_on3__7_n_89;
  wire dot_on3__7_n_90;
  wire dot_on3__7_n_91;
  wire dot_on3__7_n_92;
  wire dot_on3__7_n_93;
  wire dot_on3__7_n_94;
  wire dot_on3__7_n_95;
  wire dot_on3__7_n_96;
  wire dot_on3__7_n_97;
  wire dot_on3__7_n_98;
  wire dot_on3__7_n_99;
  wire dot_on3__8_i_1_n_1;
  wire dot_on3__8_i_1_n_2;
  wire dot_on3__8_i_1_n_3;
  wire dot_on3__8_i_1_n_4;
  wire dot_on3__8_i_1_n_5;
  wire dot_on3__8_i_1_n_6;
  wire dot_on3__8_i_1_n_7;
  wire dot_on3__8_i_2_n_0;
  wire dot_on3__8_i_2_n_1;
  wire dot_on3__8_i_2_n_2;
  wire dot_on3__8_i_2_n_3;
  wire dot_on3__8_i_2_n_4;
  wire dot_on3__8_i_2_n_5;
  wire dot_on3__8_i_2_n_6;
  wire dot_on3__8_i_2_n_7;
  wire dot_on3__8_i_3_n_0;
  wire dot_on3__8_i_3_n_1;
  wire dot_on3__8_i_3_n_2;
  wire dot_on3__8_i_3_n_3;
  wire dot_on3__8_i_3_n_4;
  wire dot_on3__8_i_3_n_5;
  wire dot_on3__8_i_3_n_6;
  wire dot_on3__8_i_4_n_0;
  wire dot_on3__8_i_5_n_0;
  wire dot_on3__8_i_6_n_0;
  wire dot_on3__8_i_7_n_0;
  wire dot_on3__8_i_8_n_0;
  wire dot_on3__8_i_9_n_0;
  wire dot_on3__8_n_100;
  wire dot_on3__8_n_101;
  wire dot_on3__8_n_102;
  wire dot_on3__8_n_103;
  wire dot_on3__8_n_104;
  wire dot_on3__8_n_105;
  wire dot_on3__8_n_106;
  wire dot_on3__8_n_107;
  wire dot_on3__8_n_108;
  wire dot_on3__8_n_109;
  wire dot_on3__8_n_110;
  wire dot_on3__8_n_111;
  wire dot_on3__8_n_112;
  wire dot_on3__8_n_113;
  wire dot_on3__8_n_114;
  wire dot_on3__8_n_115;
  wire dot_on3__8_n_116;
  wire dot_on3__8_n_117;
  wire dot_on3__8_n_118;
  wire dot_on3__8_n_119;
  wire dot_on3__8_n_120;
  wire dot_on3__8_n_121;
  wire dot_on3__8_n_122;
  wire dot_on3__8_n_123;
  wire dot_on3__8_n_124;
  wire dot_on3__8_n_125;
  wire dot_on3__8_n_126;
  wire dot_on3__8_n_127;
  wire dot_on3__8_n_128;
  wire dot_on3__8_n_129;
  wire dot_on3__8_n_130;
  wire dot_on3__8_n_131;
  wire dot_on3__8_n_132;
  wire dot_on3__8_n_133;
  wire dot_on3__8_n_134;
  wire dot_on3__8_n_135;
  wire dot_on3__8_n_136;
  wire dot_on3__8_n_137;
  wire dot_on3__8_n_138;
  wire dot_on3__8_n_139;
  wire dot_on3__8_n_140;
  wire dot_on3__8_n_141;
  wire dot_on3__8_n_142;
  wire dot_on3__8_n_143;
  wire dot_on3__8_n_144;
  wire dot_on3__8_n_145;
  wire dot_on3__8_n_146;
  wire dot_on3__8_n_147;
  wire dot_on3__8_n_148;
  wire dot_on3__8_n_149;
  wire dot_on3__8_n_150;
  wire dot_on3__8_n_151;
  wire dot_on3__8_n_152;
  wire dot_on3__8_n_153;
  wire dot_on3__8_n_58;
  wire dot_on3__8_n_59;
  wire dot_on3__8_n_60;
  wire dot_on3__8_n_61;
  wire dot_on3__8_n_62;
  wire dot_on3__8_n_63;
  wire dot_on3__8_n_64;
  wire dot_on3__8_n_65;
  wire dot_on3__8_n_66;
  wire dot_on3__8_n_67;
  wire dot_on3__8_n_68;
  wire dot_on3__8_n_69;
  wire dot_on3__8_n_70;
  wire dot_on3__8_n_71;
  wire dot_on3__8_n_72;
  wire dot_on3__8_n_73;
  wire dot_on3__8_n_74;
  wire dot_on3__8_n_75;
  wire dot_on3__8_n_76;
  wire dot_on3__8_n_77;
  wire dot_on3__8_n_78;
  wire dot_on3__8_n_79;
  wire dot_on3__8_n_80;
  wire dot_on3__8_n_81;
  wire dot_on3__8_n_82;
  wire dot_on3__8_n_83;
  wire dot_on3__8_n_84;
  wire dot_on3__8_n_85;
  wire dot_on3__8_n_86;
  wire dot_on3__8_n_87;
  wire dot_on3__8_n_88;
  wire dot_on3__8_n_89;
  wire dot_on3__8_n_90;
  wire dot_on3__8_n_91;
  wire dot_on3__8_n_92;
  wire dot_on3__8_n_93;
  wire dot_on3__8_n_94;
  wire dot_on3__8_n_95;
  wire dot_on3__8_n_96;
  wire dot_on3__8_n_97;
  wire dot_on3__8_n_98;
  wire dot_on3__8_n_99;
  wire dot_on3__9_n_100;
  wire dot_on3__9_n_101;
  wire dot_on3__9_n_102;
  wire dot_on3__9_n_103;
  wire dot_on3__9_n_104;
  wire dot_on3__9_n_105;
  wire dot_on3__9_n_106;
  wire dot_on3__9_n_107;
  wire dot_on3__9_n_108;
  wire dot_on3__9_n_109;
  wire dot_on3__9_n_110;
  wire dot_on3__9_n_111;
  wire dot_on3__9_n_112;
  wire dot_on3__9_n_113;
  wire dot_on3__9_n_114;
  wire dot_on3__9_n_115;
  wire dot_on3__9_n_116;
  wire dot_on3__9_n_117;
  wire dot_on3__9_n_118;
  wire dot_on3__9_n_119;
  wire dot_on3__9_n_120;
  wire dot_on3__9_n_121;
  wire dot_on3__9_n_122;
  wire dot_on3__9_n_123;
  wire dot_on3__9_n_124;
  wire dot_on3__9_n_125;
  wire dot_on3__9_n_126;
  wire dot_on3__9_n_127;
  wire dot_on3__9_n_128;
  wire dot_on3__9_n_129;
  wire dot_on3__9_n_130;
  wire dot_on3__9_n_131;
  wire dot_on3__9_n_132;
  wire dot_on3__9_n_133;
  wire dot_on3__9_n_134;
  wire dot_on3__9_n_135;
  wire dot_on3__9_n_136;
  wire dot_on3__9_n_137;
  wire dot_on3__9_n_138;
  wire dot_on3__9_n_139;
  wire dot_on3__9_n_140;
  wire dot_on3__9_n_141;
  wire dot_on3__9_n_142;
  wire dot_on3__9_n_143;
  wire dot_on3__9_n_144;
  wire dot_on3__9_n_145;
  wire dot_on3__9_n_146;
  wire dot_on3__9_n_147;
  wire dot_on3__9_n_148;
  wire dot_on3__9_n_149;
  wire dot_on3__9_n_150;
  wire dot_on3__9_n_151;
  wire dot_on3__9_n_152;
  wire dot_on3__9_n_153;
  wire dot_on3__9_n_58;
  wire dot_on3__9_n_59;
  wire dot_on3__9_n_60;
  wire dot_on3__9_n_61;
  wire dot_on3__9_n_62;
  wire dot_on3__9_n_63;
  wire dot_on3__9_n_64;
  wire dot_on3__9_n_65;
  wire dot_on3__9_n_66;
  wire dot_on3__9_n_67;
  wire dot_on3__9_n_68;
  wire dot_on3__9_n_69;
  wire dot_on3__9_n_70;
  wire dot_on3__9_n_71;
  wire dot_on3__9_n_72;
  wire dot_on3__9_n_73;
  wire dot_on3__9_n_74;
  wire dot_on3__9_n_75;
  wire dot_on3__9_n_76;
  wire dot_on3__9_n_77;
  wire dot_on3__9_n_78;
  wire dot_on3__9_n_79;
  wire dot_on3__9_n_80;
  wire dot_on3__9_n_81;
  wire dot_on3__9_n_82;
  wire dot_on3__9_n_83;
  wire dot_on3__9_n_84;
  wire dot_on3__9_n_85;
  wire dot_on3__9_n_86;
  wire dot_on3__9_n_87;
  wire dot_on3__9_n_88;
  wire dot_on3__9_n_89;
  wire dot_on3__9_n_90;
  wire dot_on3__9_n_91;
  wire dot_on3__9_n_92;
  wire dot_on3__9_n_93;
  wire dot_on3__9_n_94;
  wire dot_on3__9_n_95;
  wire dot_on3__9_n_96;
  wire dot_on3__9_n_97;
  wire dot_on3__9_n_98;
  wire dot_on3__9_n_99;
  wire dot_on3_i_11_n_0;
  wire dot_on3_i_12_n_0;
  wire dot_on3_i_13_n_0;
  wire dot_on3_i_1_n_0;
  wire dot_on3_i_2_n_0;
  wire dot_on3_i_3_n_0;
  wire dot_on3_i_4_n_0;
  wire dot_on3_i_8_n_0;
  wire dot_on3_i_9_n_0;
  wire dot_on3_n_100;
  wire dot_on3_n_101;
  wire dot_on3_n_102;
  wire dot_on3_n_103;
  wire dot_on3_n_104;
  wire dot_on3_n_105;
  wire dot_on3_n_91;
  wire dot_on3_n_92;
  wire dot_on3_n_93;
  wire dot_on3_n_94;
  wire dot_on3_n_95;
  wire dot_on3_n_96;
  wire dot_on3_n_97;
  wire dot_on3_n_98;
  wire dot_on3_n_99;
  wire [8:3]dot_on4;
  wire dx2_i_10_n_0;
  wire dx2_i_11_n_0;
  wire dx2_i_12_n_0;
  wire dx2_i_13_n_0;
  wire dx2_i_14_n_0;
  wire dx2_i_15_n_0;
  wire dx2_i_16_n_0;
  wire dx2_i_17_n_0;
  wire dx2_i_1_n_7;
  wire dx2_i_2_n_0;
  wire dx2_i_2_n_1;
  wire dx2_i_2_n_2;
  wire dx2_i_2_n_3;
  wire dx2_i_2_n_4;
  wire dx2_i_2_n_5;
  wire dx2_i_2_n_6;
  wire dx2_i_2_n_7;
  wire dx2_i_3_n_0;
  wire dx2_i_3_n_1;
  wire dx2_i_3_n_2;
  wire dx2_i_3_n_3;
  wire dx2_i_3_n_4;
  wire dx2_i_3_n_5;
  wire dx2_i_3_n_6;
  wire dx2_i_3_n_7;
  wire dx2_i_4_n_0;
  wire dx2_i_4_n_1;
  wire dx2_i_4_n_2;
  wire dx2_i_4_n_3;
  wire dx2_i_4_n_4;
  wire dx2_i_4_n_5;
  wire dx2_i_4_n_6;
  wire dx2_i_4_n_7;
  wire dx2_i_5_n_0;
  wire dx2_i_6_n_0;
  wire dx2_i_7_n_0;
  wire dx2_i_8_n_0;
  wire dx2_i_9_n_0;
  wire dx2_n_100;
  wire dx2_n_101;
  wire dx2_n_102;
  wire dx2_n_103;
  wire dx2_n_104;
  wire dx2_n_105;
  wire dx2_n_106;
  wire dx2_n_107;
  wire dx2_n_108;
  wire dx2_n_109;
  wire dx2_n_110;
  wire dx2_n_111;
  wire dx2_n_112;
  wire dx2_n_113;
  wire dx2_n_114;
  wire dx2_n_115;
  wire dx2_n_116;
  wire dx2_n_117;
  wire dx2_n_118;
  wire dx2_n_119;
  wire dx2_n_120;
  wire dx2_n_121;
  wire dx2_n_122;
  wire dx2_n_123;
  wire dx2_n_124;
  wire dx2_n_125;
  wire dx2_n_126;
  wire dx2_n_127;
  wire dx2_n_128;
  wire dx2_n_129;
  wire dx2_n_130;
  wire dx2_n_131;
  wire dx2_n_132;
  wire dx2_n_133;
  wire dx2_n_134;
  wire dx2_n_135;
  wire dx2_n_136;
  wire dx2_n_137;
  wire dx2_n_138;
  wire dx2_n_139;
  wire dx2_n_140;
  wire dx2_n_141;
  wire dx2_n_142;
  wire dx2_n_143;
  wire dx2_n_144;
  wire dx2_n_145;
  wire dx2_n_146;
  wire dx2_n_147;
  wire dx2_n_148;
  wire dx2_n_149;
  wire dx2_n_150;
  wire dx2_n_151;
  wire dx2_n_152;
  wire dx2_n_153;
  wire dx2_n_80;
  wire dx2_n_81;
  wire dx2_n_82;
  wire dx2_n_83;
  wire dx2_n_84;
  wire dx2_n_85;
  wire dx2_n_86;
  wire dx2_n_87;
  wire dx2_n_88;
  wire dx2_n_89;
  wire dx2_n_90;
  wire dx2_n_91;
  wire dx2_n_92;
  wire dx2_n_93;
  wire dx2_n_94;
  wire dx2_n_95;
  wire dx2_n_96;
  wire dx2_n_97;
  wire dx2_n_98;
  wire dx2_n_99;
  wire in_circle0_n_100;
  wire in_circle0_n_101;
  wire in_circle0_n_102;
  wire in_circle0_n_103;
  wire in_circle0_n_104;
  wire in_circle0_n_105;
  wire in_circle0_n_80;
  wire in_circle0_n_81;
  wire in_circle0_n_82;
  wire in_circle0_n_83;
  wire in_circle0_n_84;
  wire in_circle0_n_85;
  wire in_circle0_n_86;
  wire in_circle0_n_87;
  wire in_circle0_n_88;
  wire in_circle0_n_89;
  wire in_circle0_n_90;
  wire in_circle0_n_91;
  wire in_circle0_n_92;
  wire in_circle0_n_93;
  wire in_circle0_n_94;
  wire in_circle0_n_95;
  wire in_circle0_n_96;
  wire in_circle0_n_97;
  wire in_circle0_n_98;
  wire in_circle0_n_99;
  wire in_mouth0;
  wire [26:26]in_mouth1;
  wire [0:0]in_mouth2_0;
  wire [2:0]in_mouth2_1;
  wire [3:0]in_mouth2_10;
  wire [1:0]in_mouth2_11;
  wire [3:0]in_mouth2_12;
  wire [3:0]in_mouth2_13;
  wire [3:0]in_mouth2_2;
  wire [0:0]in_mouth2_3;
  wire [2:0]in_mouth2_4;
  wire [3:0]in_mouth2_5;
  wire [2:0]in_mouth2_6;
  wire [0:0]in_mouth2_7;
  wire [0:0]in_mouth2_8;
  wire [0:0]in_mouth2_9;
  wire in_mouth2_n_100;
  wire in_mouth2_n_101;
  wire in_mouth2_n_102;
  wire in_mouth2_n_103;
  wire in_mouth2_n_104;
  wire in_mouth2_n_105;
  wire in_mouth2_n_87;
  wire in_mouth2_n_88;
  wire in_mouth2_n_89;
  wire in_mouth2_n_90;
  wire in_mouth2_n_91;
  wire in_mouth2_n_92;
  wire in_mouth2_n_93;
  wire in_mouth2_n_94;
  wire in_mouth2_n_95;
  wire in_mouth2_n_96;
  wire in_mouth2_n_97;
  wire in_mouth2_n_98;
  wire in_mouth2_n_99;
  wire mouth_phase;
  wire mouth_phase_i_1_n_0;
  wire [31:0]p_1_in;
  wire [11:1]pac_x;
  wire \pac_x[10]_i_1_n_0 ;
  wire \pac_x[10]_i_2_n_0 ;
  wire \pac_x[11]_i_1_n_0 ;
  wire \pac_x[11]_i_2_n_0 ;
  wire \pac_x[3]_i_1_n_0 ;
  wire \pac_x[4]_i_1_n_0 ;
  wire \pac_x[5]_i_1_n_0 ;
  wire \pac_x[6]_i_1_n_0 ;
  wire \pac_x[7]_i_1_n_0 ;
  wire \pac_x[8]_i_1_n_0 ;
  wire \pac_x[9]_i_1_n_0 ;
  wire [0:0]vga_b;
  wire \vga_b[3]_i_1_n_0 ;
  wire [0:0]vga_r;
  wire \vga_r[3]_i_1000_n_0 ;
  wire \vga_r[3]_i_1001_n_0 ;
  wire \vga_r[3]_i_1002_n_0 ;
  wire \vga_r[3]_i_1003_n_0 ;
  wire \vga_r[3]_i_1004_n_0 ;
  wire \vga_r[3]_i_1005_n_0 ;
  wire \vga_r[3]_i_1006_n_0 ;
  wire \vga_r[3]_i_1007_n_0 ;
  wire \vga_r[3]_i_1008_n_0 ;
  wire \vga_r[3]_i_1009_n_0 ;
  wire \vga_r[3]_i_100_n_0 ;
  wire \vga_r[3]_i_1010_n_0 ;
  wire \vga_r[3]_i_1011_n_0 ;
  wire \vga_r[3]_i_1012_n_0 ;
  wire \vga_r[3]_i_1013_n_0 ;
  wire \vga_r[3]_i_1014_n_0 ;
  wire \vga_r[3]_i_1015_n_0 ;
  wire \vga_r[3]_i_1016_n_0 ;
  wire \vga_r[3]_i_1017_n_0 ;
  wire \vga_r[3]_i_1018_n_0 ;
  wire \vga_r[3]_i_1019_n_0 ;
  wire \vga_r[3]_i_1020_n_0 ;
  wire \vga_r[3]_i_1022_n_0 ;
  wire \vga_r[3]_i_1023_n_0 ;
  wire \vga_r[3]_i_1024_n_0 ;
  wire \vga_r[3]_i_1025_n_0 ;
  wire \vga_r[3]_i_1026_n_0 ;
  wire \vga_r[3]_i_1027_n_0 ;
  wire \vga_r[3]_i_1028_n_0 ;
  wire \vga_r[3]_i_1029_n_0 ;
  wire \vga_r[3]_i_1030_n_0 ;
  wire \vga_r[3]_i_1031_n_0 ;
  wire \vga_r[3]_i_1033_n_0 ;
  wire \vga_r[3]_i_1034_n_0 ;
  wire \vga_r[3]_i_1035_n_0 ;
  wire \vga_r[3]_i_1036_n_0 ;
  wire \vga_r[3]_i_1037_n_0 ;
  wire \vga_r[3]_i_1038_n_0 ;
  wire \vga_r[3]_i_1039_n_0 ;
  wire \vga_r[3]_i_103_n_0 ;
  wire \vga_r[3]_i_1040_n_0 ;
  wire \vga_r[3]_i_1041_n_0 ;
  wire \vga_r[3]_i_1042_n_0 ;
  wire \vga_r[3]_i_1043_n_0 ;
  wire \vga_r[3]_i_1044_n_0 ;
  wire \vga_r[3]_i_1045_n_0 ;
  wire \vga_r[3]_i_1046_n_0 ;
  wire \vga_r[3]_i_1047_n_0 ;
  wire \vga_r[3]_i_1048_n_0 ;
  wire \vga_r[3]_i_1049_n_0 ;
  wire \vga_r[3]_i_104_n_0 ;
  wire \vga_r[3]_i_1050_n_0 ;
  wire \vga_r[3]_i_1051_n_0 ;
  wire \vga_r[3]_i_1054_n_0 ;
  wire \vga_r[3]_i_1055_n_0 ;
  wire \vga_r[3]_i_1056_n_0 ;
  wire \vga_r[3]_i_1059_n_0 ;
  wire \vga_r[3]_i_105_n_0 ;
  wire \vga_r[3]_i_1060_n_0 ;
  wire \vga_r[3]_i_1061_n_0 ;
  wire \vga_r[3]_i_1062_n_0 ;
  wire \vga_r[3]_i_1063_n_0 ;
  wire \vga_r[3]_i_1064_n_0 ;
  wire \vga_r[3]_i_1065_n_0 ;
  wire \vga_r[3]_i_1066_n_0 ;
  wire \vga_r[3]_i_1067_n_0 ;
  wire \vga_r[3]_i_1068_n_0 ;
  wire \vga_r[3]_i_1069_n_0 ;
  wire \vga_r[3]_i_106_n_0 ;
  wire \vga_r[3]_i_1070_n_0 ;
  wire \vga_r[3]_i_1071_n_0 ;
  wire \vga_r[3]_i_1072_n_0 ;
  wire \vga_r[3]_i_1073_n_0 ;
  wire \vga_r[3]_i_1074_n_0 ;
  wire \vga_r[3]_i_1075_n_0 ;
  wire \vga_r[3]_i_1076_n_0 ;
  wire \vga_r[3]_i_1077_n_0 ;
  wire \vga_r[3]_i_1078_n_0 ;
  wire \vga_r[3]_i_1079_n_0 ;
  wire \vga_r[3]_i_1080_n_0 ;
  wire \vga_r[3]_i_1083_n_0 ;
  wire \vga_r[3]_i_1084_n_0 ;
  wire \vga_r[3]_i_1085_n_0 ;
  wire \vga_r[3]_i_1087_n_0 ;
  wire \vga_r[3]_i_1088_n_0 ;
  wire \vga_r[3]_i_1089_n_0 ;
  wire \vga_r[3]_i_1090_n_0 ;
  wire \vga_r[3]_i_1091_n_0 ;
  wire \vga_r[3]_i_1092_n_0 ;
  wire \vga_r[3]_i_1093_n_0 ;
  wire \vga_r[3]_i_1094_n_0 ;
  wire \vga_r[3]_i_1095_n_0 ;
  wire \vga_r[3]_i_1096_n_0 ;
  wire \vga_r[3]_i_1097_n_0 ;
  wire \vga_r[3]_i_1098_n_0 ;
  wire \vga_r[3]_i_10_n_0 ;
  wire \vga_r[3]_i_1101_n_0 ;
  wire \vga_r[3]_i_1102_n_0 ;
  wire \vga_r[3]_i_1103_n_0 ;
  wire \vga_r[3]_i_1105_n_0 ;
  wire \vga_r[3]_i_1106_n_0 ;
  wire \vga_r[3]_i_1108_n_0 ;
  wire \vga_r[3]_i_1109_n_0 ;
  wire \vga_r[3]_i_110_n_0 ;
  wire \vga_r[3]_i_1110_n_0 ;
  wire \vga_r[3]_i_1111_n_0 ;
  wire \vga_r[3]_i_1113_n_0 ;
  wire \vga_r[3]_i_1114_n_0 ;
  wire \vga_r[3]_i_1115_n_0 ;
  wire \vga_r[3]_i_1116_n_0 ;
  wire \vga_r[3]_i_1117_n_0 ;
  wire \vga_r[3]_i_1118_n_0 ;
  wire \vga_r[3]_i_1119_n_0 ;
  wire \vga_r[3]_i_111_n_0 ;
  wire \vga_r[3]_i_1120_n_0 ;
  wire \vga_r[3]_i_1125_n_0 ;
  wire \vga_r[3]_i_1126_n_0 ;
  wire \vga_r[3]_i_1127_n_0 ;
  wire \vga_r[3]_i_1128_n_0 ;
  wire \vga_r[3]_i_1129_n_0 ;
  wire \vga_r[3]_i_112_n_0 ;
  wire \vga_r[3]_i_1130_n_0 ;
  wire \vga_r[3]_i_1131_n_0 ;
  wire \vga_r[3]_i_1132_n_0 ;
  wire \vga_r[3]_i_1134_n_0 ;
  wire \vga_r[3]_i_1135_n_0 ;
  wire \vga_r[3]_i_1136_n_0 ;
  wire \vga_r[3]_i_1137_n_0 ;
  wire \vga_r[3]_i_1138_n_0 ;
  wire \vga_r[3]_i_1139_n_0 ;
  wire \vga_r[3]_i_113_n_0 ;
  wire \vga_r[3]_i_1140_n_0 ;
  wire \vga_r[3]_i_1144_n_0 ;
  wire \vga_r[3]_i_1145_n_0 ;
  wire \vga_r[3]_i_1147_n_0 ;
  wire \vga_r[3]_i_1148_n_0 ;
  wire \vga_r[3]_i_1149_n_0 ;
  wire \vga_r[3]_i_1150_n_0 ;
  wire \vga_r[3]_i_1151_n_0 ;
  wire \vga_r[3]_i_1152_n_0 ;
  wire \vga_r[3]_i_1153_n_0 ;
  wire \vga_r[3]_i_1154_n_0 ;
  wire \vga_r[3]_i_1155_n_0 ;
  wire \vga_r[3]_i_1156_n_0 ;
  wire \vga_r[3]_i_1157_n_0 ;
  wire \vga_r[3]_i_1158_n_0 ;
  wire \vga_r[3]_i_115_n_0 ;
  wire \vga_r[3]_i_1161_n_0 ;
  wire \vga_r[3]_i_1162_n_0 ;
  wire \vga_r[3]_i_1163_n_0 ;
  wire \vga_r[3]_i_1165_n_0 ;
  wire \vga_r[3]_i_1166_n_0 ;
  wire \vga_r[3]_i_1167_n_0 ;
  wire \vga_r[3]_i_1168_n_0 ;
  wire \vga_r[3]_i_116_n_0 ;
  wire \vga_r[3]_i_1172_n_0 ;
  wire \vga_r[3]_i_1173_n_0 ;
  wire \vga_r[3]_i_1174_n_0 ;
  wire \vga_r[3]_i_1175_n_0 ;
  wire \vga_r[3]_i_1176_n_0 ;
  wire \vga_r[3]_i_1177_n_0 ;
  wire \vga_r[3]_i_1178_n_0 ;
  wire \vga_r[3]_i_117_n_0 ;
  wire \vga_r[3]_i_1181_n_0 ;
  wire \vga_r[3]_i_1182_n_0 ;
  wire \vga_r[3]_i_1183_n_0 ;
  wire \vga_r[3]_i_1184_n_0 ;
  wire \vga_r[3]_i_1185_n_0 ;
  wire \vga_r[3]_i_1186_n_0 ;
  wire \vga_r[3]_i_1187_n_0 ;
  wire \vga_r[3]_i_1189_n_0 ;
  wire \vga_r[3]_i_118_n_0 ;
  wire \vga_r[3]_i_1190_n_0 ;
  wire \vga_r[3]_i_1191_n_0 ;
  wire \vga_r[3]_i_1192_n_0 ;
  wire \vga_r[3]_i_1193_n_0 ;
  wire \vga_r[3]_i_1194_n_0 ;
  wire \vga_r[3]_i_1195_n_0 ;
  wire \vga_r[3]_i_1196_n_0 ;
  wire \vga_r[3]_i_1199_n_0 ;
  wire \vga_r[3]_i_119_n_0 ;
  wire \vga_r[3]_i_11_n_0 ;
  wire \vga_r[3]_i_1200_n_0 ;
  wire \vga_r[3]_i_1201_n_0 ;
  wire \vga_r[3]_i_1202_n_0 ;
  wire \vga_r[3]_i_1203_n_0 ;
  wire \vga_r[3]_i_1204_n_0 ;
  wire \vga_r[3]_i_1205_n_0 ;
  wire \vga_r[3]_i_1207_n_0 ;
  wire \vga_r[3]_i_1208_n_0 ;
  wire \vga_r[3]_i_1209_n_0 ;
  wire \vga_r[3]_i_120_n_0 ;
  wire \vga_r[3]_i_1210_n_0 ;
  wire \vga_r[3]_i_1211_n_0 ;
  wire \vga_r[3]_i_1212_n_0 ;
  wire \vga_r[3]_i_1213_n_0 ;
  wire \vga_r[3]_i_1214_n_0 ;
  wire \vga_r[3]_i_1217_n_0 ;
  wire \vga_r[3]_i_1218_n_0 ;
  wire \vga_r[3]_i_1219_n_0 ;
  wire \vga_r[3]_i_121_n_0 ;
  wire \vga_r[3]_i_1221_n_0 ;
  wire \vga_r[3]_i_1222_n_0 ;
  wire \vga_r[3]_i_1223_n_0 ;
  wire \vga_r[3]_i_1224_n_0 ;
  wire \vga_r[3]_i_1228_n_0 ;
  wire \vga_r[3]_i_1229_n_0 ;
  wire \vga_r[3]_i_122_n_0 ;
  wire \vga_r[3]_i_1231_n_0 ;
  wire \vga_r[3]_i_1232_n_0 ;
  wire \vga_r[3]_i_1233_n_0 ;
  wire \vga_r[3]_i_1234_n_0 ;
  wire \vga_r[3]_i_1235_n_0 ;
  wire \vga_r[3]_i_1236_n_0 ;
  wire \vga_r[3]_i_1238_n_0 ;
  wire \vga_r[3]_i_1239_n_0 ;
  wire \vga_r[3]_i_1240_n_0 ;
  wire \vga_r[3]_i_1241_n_0 ;
  wire \vga_r[3]_i_1245_n_0 ;
  wire \vga_r[3]_i_1246_n_0 ;
  wire \vga_r[3]_i_1247_n_0 ;
  wire \vga_r[3]_i_1248_n_0 ;
  wire \vga_r[3]_i_1249_n_0 ;
  wire \vga_r[3]_i_1250_n_0 ;
  wire \vga_r[3]_i_1251_n_0 ;
  wire \vga_r[3]_i_1252_n_0 ;
  wire \vga_r[3]_i_1253_n_0 ;
  wire \vga_r[3]_i_1254_n_0 ;
  wire \vga_r[3]_i_1256_n_0 ;
  wire \vga_r[3]_i_1257_n_0 ;
  wire \vga_r[3]_i_1258_n_0 ;
  wire \vga_r[3]_i_1259_n_0 ;
  wire \vga_r[3]_i_1263_n_0 ;
  wire \vga_r[3]_i_1264_n_0 ;
  wire \vga_r[3]_i_1265_n_0 ;
  wire \vga_r[3]_i_1266_n_0 ;
  wire \vga_r[3]_i_1267_n_0 ;
  wire \vga_r[3]_i_1268_n_0 ;
  wire \vga_r[3]_i_126_n_0 ;
  wire \vga_r[3]_i_1270_n_0 ;
  wire \vga_r[3]_i_1271_n_0 ;
  wire \vga_r[3]_i_1272_n_0 ;
  wire \vga_r[3]_i_1273_n_0 ;
  wire \vga_r[3]_i_1277_n_0 ;
  wire \vga_r[3]_i_1278_n_0 ;
  wire \vga_r[3]_i_1279_n_0 ;
  wire \vga_r[3]_i_127_n_0 ;
  wire \vga_r[3]_i_1280_n_0 ;
  wire \vga_r[3]_i_1281_n_0 ;
  wire \vga_r[3]_i_1282_n_0 ;
  wire \vga_r[3]_i_1283_n_0 ;
  wire \vga_r[3]_i_1284_n_0 ;
  wire \vga_r[3]_i_1287_n_0 ;
  wire \vga_r[3]_i_1288_n_0 ;
  wire \vga_r[3]_i_1289_n_0 ;
  wire \vga_r[3]_i_128_n_0 ;
  wire \vga_r[3]_i_1293_n_0 ;
  wire \vga_r[3]_i_1294_n_0 ;
  wire \vga_r[3]_i_1295_n_0 ;
  wire \vga_r[3]_i_1296_n_0 ;
  wire \vga_r[3]_i_1297_n_0 ;
  wire \vga_r[3]_i_1298_n_0 ;
  wire \vga_r[3]_i_1299_n_0 ;
  wire \vga_r[3]_i_129_n_0 ;
  wire \vga_r[3]_i_12_n_0 ;
  wire \vga_r[3]_i_1303_n_0 ;
  wire \vga_r[3]_i_1304_n_0 ;
  wire \vga_r[3]_i_1305_n_0 ;
  wire \vga_r[3]_i_1306_n_0 ;
  wire \vga_r[3]_i_1307_n_0 ;
  wire \vga_r[3]_i_1308_n_0 ;
  wire \vga_r[3]_i_1309_n_0 ;
  wire \vga_r[3]_i_1310_n_0 ;
  wire \vga_r[3]_i_1311_n_0 ;
  wire \vga_r[3]_i_1312_n_0 ;
  wire \vga_r[3]_i_1313_n_0 ;
  wire \vga_r[3]_i_1314_n_0 ;
  wire \vga_r[3]_i_1315_n_0 ;
  wire \vga_r[3]_i_1316_n_0 ;
  wire \vga_r[3]_i_1319_n_0 ;
  wire \vga_r[3]_i_131_n_0 ;
  wire \vga_r[3]_i_1320_n_0 ;
  wire \vga_r[3]_i_1321_n_0 ;
  wire \vga_r[3]_i_1322_n_0 ;
  wire \vga_r[3]_i_1323_n_0 ;
  wire \vga_r[3]_i_1324_n_0 ;
  wire \vga_r[3]_i_1325_n_0 ;
  wire \vga_r[3]_i_1327_n_0 ;
  wire \vga_r[3]_i_1328_n_0 ;
  wire \vga_r[3]_i_1329_n_0 ;
  wire \vga_r[3]_i_132_n_0 ;
  wire \vga_r[3]_i_1330_n_0 ;
  wire \vga_r[3]_i_1331_n_0 ;
  wire \vga_r[3]_i_1332_n_0 ;
  wire \vga_r[3]_i_1333_n_0 ;
  wire \vga_r[3]_i_1334_n_0 ;
  wire \vga_r[3]_i_1337_n_0 ;
  wire \vga_r[3]_i_1338_n_0 ;
  wire \vga_r[3]_i_1339_n_0 ;
  wire \vga_r[3]_i_133_n_0 ;
  wire \vga_r[3]_i_1342_n_0 ;
  wire \vga_r[3]_i_1343_n_0 ;
  wire \vga_r[3]_i_1344_n_0 ;
  wire \vga_r[3]_i_1345_n_0 ;
  wire \vga_r[3]_i_1346_n_0 ;
  wire \vga_r[3]_i_1347_n_0 ;
  wire \vga_r[3]_i_1348_n_0 ;
  wire \vga_r[3]_i_1349_n_0 ;
  wire \vga_r[3]_i_134_n_0 ;
  wire \vga_r[3]_i_1355_n_0 ;
  wire \vga_r[3]_i_1356_n_0 ;
  wire \vga_r[3]_i_1357_n_0 ;
  wire \vga_r[3]_i_1358_n_0 ;
  wire \vga_r[3]_i_1359_n_0 ;
  wire \vga_r[3]_i_135_n_0 ;
  wire \vga_r[3]_i_1360_n_0 ;
  wire \vga_r[3]_i_1361_n_0 ;
  wire \vga_r[3]_i_1362_n_0 ;
  wire \vga_r[3]_i_1364_n_0 ;
  wire \vga_r[3]_i_1365_n_0 ;
  wire \vga_r[3]_i_1366_n_0 ;
  wire \vga_r[3]_i_1367_n_0 ;
  wire \vga_r[3]_i_1368_n_0 ;
  wire \vga_r[3]_i_1369_n_0 ;
  wire \vga_r[3]_i_136_n_0 ;
  wire \vga_r[3]_i_1370_n_0 ;
  wire \vga_r[3]_i_1371_n_0 ;
  wire \vga_r[3]_i_1372_n_0 ;
  wire \vga_r[3]_i_1373_n_0 ;
  wire \vga_r[3]_i_1374_n_0 ;
  wire \vga_r[3]_i_1375_n_0 ;
  wire \vga_r[3]_i_1376_n_0 ;
  wire \vga_r[3]_i_1377_n_0 ;
  wire \vga_r[3]_i_1378_n_0 ;
  wire \vga_r[3]_i_1379_n_0 ;
  wire \vga_r[3]_i_137_n_0 ;
  wire \vga_r[3]_i_1380_n_0 ;
  wire \vga_r[3]_i_1381_n_0 ;
  wire \vga_r[3]_i_1382_n_0 ;
  wire \vga_r[3]_i_1383_n_0 ;
  wire \vga_r[3]_i_1384_n_0 ;
  wire \vga_r[3]_i_1385_n_0 ;
  wire \vga_r[3]_i_1386_n_0 ;
  wire \vga_r[3]_i_1387_n_0 ;
  wire \vga_r[3]_i_1388_n_0 ;
  wire \vga_r[3]_i_1389_n_0 ;
  wire \vga_r[3]_i_138_n_0 ;
  wire \vga_r[3]_i_1390_n_0 ;
  wire \vga_r[3]_i_1391_n_0 ;
  wire \vga_r[3]_i_1392_n_0 ;
  wire \vga_r[3]_i_1393_n_0 ;
  wire \vga_r[3]_i_1394_n_0 ;
  wire \vga_r[3]_i_1395_n_0 ;
  wire \vga_r[3]_i_1396_n_0 ;
  wire \vga_r[3]_i_1397_n_0 ;
  wire \vga_r[3]_i_1398_n_0 ;
  wire \vga_r[3]_i_1399_n_0 ;
  wire \vga_r[3]_i_13_n_0 ;
  wire \vga_r[3]_i_1400_n_0 ;
  wire \vga_r[3]_i_1401_n_0 ;
  wire \vga_r[3]_i_1402_n_0 ;
  wire \vga_r[3]_i_1403_n_0 ;
  wire \vga_r[3]_i_1404_n_0 ;
  wire \vga_r[3]_i_1405_n_0 ;
  wire \vga_r[3]_i_1406_n_0 ;
  wire \vga_r[3]_i_1407_n_0 ;
  wire \vga_r[3]_i_1408_n_0 ;
  wire \vga_r[3]_i_1409_n_0 ;
  wire \vga_r[3]_i_1410_n_0 ;
  wire \vga_r[3]_i_1411_n_0 ;
  wire \vga_r[3]_i_1412_n_0 ;
  wire \vga_r[3]_i_1413_n_0 ;
  wire \vga_r[3]_i_1414_n_0 ;
  wire \vga_r[3]_i_1415_n_0 ;
  wire \vga_r[3]_i_1416_n_0 ;
  wire \vga_r[3]_i_1417_n_0 ;
  wire \vga_r[3]_i_1418_n_0 ;
  wire \vga_r[3]_i_1419_n_0 ;
  wire \vga_r[3]_i_141_n_0 ;
  wire \vga_r[3]_i_1420_n_0 ;
  wire \vga_r[3]_i_1421_n_0 ;
  wire \vga_r[3]_i_1422_n_0 ;
  wire \vga_r[3]_i_1423_n_0 ;
  wire \vga_r[3]_i_1424_n_0 ;
  wire \vga_r[3]_i_1425_n_0 ;
  wire \vga_r[3]_i_1426_n_0 ;
  wire \vga_r[3]_i_1427_n_0 ;
  wire \vga_r[3]_i_1428_n_0 ;
  wire \vga_r[3]_i_1429_n_0 ;
  wire \vga_r[3]_i_142_n_0 ;
  wire \vga_r[3]_i_1430_n_0 ;
  wire \vga_r[3]_i_1431_n_0 ;
  wire \vga_r[3]_i_1432_n_0 ;
  wire \vga_r[3]_i_1433_n_0 ;
  wire \vga_r[3]_i_1434_n_0 ;
  wire \vga_r[3]_i_1435_n_0 ;
  wire \vga_r[3]_i_1436_n_0 ;
  wire \vga_r[3]_i_1437_n_0 ;
  wire \vga_r[3]_i_1438_n_0 ;
  wire \vga_r[3]_i_1439_n_0 ;
  wire \vga_r[3]_i_143_n_0 ;
  wire \vga_r[3]_i_1440_n_0 ;
  wire \vga_r[3]_i_1441_n_0 ;
  wire \vga_r[3]_i_1442_n_0 ;
  wire \vga_r[3]_i_1443_n_0 ;
  wire \vga_r[3]_i_1444_n_0 ;
  wire \vga_r[3]_i_1445_n_0 ;
  wire \vga_r[3]_i_1446_n_0 ;
  wire \vga_r[3]_i_1447_n_0 ;
  wire \vga_r[3]_i_1448_n_0 ;
  wire \vga_r[3]_i_1449_n_0 ;
  wire \vga_r[3]_i_144_n_0 ;
  wire \vga_r[3]_i_1450_n_0 ;
  wire \vga_r[3]_i_1451_n_0 ;
  wire \vga_r[3]_i_1452_n_0 ;
  wire \vga_r[3]_i_1453_n_0 ;
  wire \vga_r[3]_i_1454_n_0 ;
  wire \vga_r[3]_i_1455_n_0 ;
  wire \vga_r[3]_i_1456_n_0 ;
  wire \vga_r[3]_i_1457_n_0 ;
  wire \vga_r[3]_i_1458_n_0 ;
  wire \vga_r[3]_i_1459_n_0 ;
  wire \vga_r[3]_i_1460_n_0 ;
  wire \vga_r[3]_i_1461_n_0 ;
  wire \vga_r[3]_i_1462_n_0 ;
  wire \vga_r[3]_i_1463_n_0 ;
  wire \vga_r[3]_i_1464_n_0 ;
  wire \vga_r[3]_i_1465_n_0 ;
  wire \vga_r[3]_i_1466_n_0 ;
  wire \vga_r[3]_i_1467_n_0 ;
  wire \vga_r[3]_i_1468_n_0 ;
  wire \vga_r[3]_i_1469_n_0 ;
  wire \vga_r[3]_i_1470_n_0 ;
  wire \vga_r[3]_i_1471_n_0 ;
  wire \vga_r[3]_i_1472_n_0 ;
  wire \vga_r[3]_i_1473_n_0 ;
  wire \vga_r[3]_i_1474_n_0 ;
  wire \vga_r[3]_i_1475_n_0 ;
  wire \vga_r[3]_i_1476_n_0 ;
  wire \vga_r[3]_i_1477_n_0 ;
  wire \vga_r[3]_i_1478_n_0 ;
  wire \vga_r[3]_i_1479_n_0 ;
  wire \vga_r[3]_i_1480_n_0 ;
  wire \vga_r[3]_i_1481_n_0 ;
  wire \vga_r[3]_i_1482_n_0 ;
  wire \vga_r[3]_i_1483_n_0 ;
  wire \vga_r[3]_i_1484_n_0 ;
  wire \vga_r[3]_i_1485_n_0 ;
  wire \vga_r[3]_i_1486_n_0 ;
  wire \vga_r[3]_i_1487_n_0 ;
  wire \vga_r[3]_i_1488_n_0 ;
  wire \vga_r[3]_i_1489_n_0 ;
  wire \vga_r[3]_i_148_n_0 ;
  wire \vga_r[3]_i_1490_n_0 ;
  wire \vga_r[3]_i_1491_n_0 ;
  wire \vga_r[3]_i_1492_n_0 ;
  wire \vga_r[3]_i_1493_n_0 ;
  wire \vga_r[3]_i_1494_n_0 ;
  wire \vga_r[3]_i_1495_n_0 ;
  wire \vga_r[3]_i_1496_n_0 ;
  wire \vga_r[3]_i_1497_n_0 ;
  wire \vga_r[3]_i_1498_n_0 ;
  wire \vga_r[3]_i_1499_n_0 ;
  wire \vga_r[3]_i_149_n_0 ;
  wire \vga_r[3]_i_14_n_0 ;
  wire \vga_r[3]_i_1500_n_0 ;
  wire \vga_r[3]_i_1501_n_0 ;
  wire \vga_r[3]_i_1502_n_0 ;
  wire \vga_r[3]_i_1503_n_0 ;
  wire \vga_r[3]_i_1504_n_0 ;
  wire \vga_r[3]_i_1505_n_0 ;
  wire \vga_r[3]_i_1506_n_0 ;
  wire \vga_r[3]_i_1507_n_0 ;
  wire \vga_r[3]_i_1508_n_0 ;
  wire \vga_r[3]_i_1509_n_0 ;
  wire \vga_r[3]_i_150_n_0 ;
  wire \vga_r[3]_i_1510_n_0 ;
  wire \vga_r[3]_i_1511_n_0 ;
  wire \vga_r[3]_i_1512_n_0 ;
  wire \vga_r[3]_i_1513_n_0 ;
  wire \vga_r[3]_i_1514_n_0 ;
  wire \vga_r[3]_i_1515_n_0 ;
  wire \vga_r[3]_i_1516_n_0 ;
  wire \vga_r[3]_i_1517_n_0 ;
  wire \vga_r[3]_i_1518_n_0 ;
  wire \vga_r[3]_i_1519_n_0 ;
  wire \vga_r[3]_i_151_n_0 ;
  wire \vga_r[3]_i_1520_n_0 ;
  wire \vga_r[3]_i_1521_n_0 ;
  wire \vga_r[3]_i_1522_n_0 ;
  wire \vga_r[3]_i_1523_n_0 ;
  wire \vga_r[3]_i_1524_n_0 ;
  wire \vga_r[3]_i_1525_n_0 ;
  wire \vga_r[3]_i_1526_n_0 ;
  wire \vga_r[3]_i_1527_n_0 ;
  wire \vga_r[3]_i_1528_n_0 ;
  wire \vga_r[3]_i_1529_n_0 ;
  wire \vga_r[3]_i_152_n_0 ;
  wire \vga_r[3]_i_1530_n_0 ;
  wire \vga_r[3]_i_1531_n_0 ;
  wire \vga_r[3]_i_1532_n_0 ;
  wire \vga_r[3]_i_1533_n_0 ;
  wire \vga_r[3]_i_1534_n_0 ;
  wire \vga_r[3]_i_1535_n_0 ;
  wire \vga_r[3]_i_1536_n_0 ;
  wire \vga_r[3]_i_1537_n_0 ;
  wire \vga_r[3]_i_1538_n_0 ;
  wire \vga_r[3]_i_1539_n_0 ;
  wire \vga_r[3]_i_153_n_0 ;
  wire \vga_r[3]_i_1540_n_0 ;
  wire \vga_r[3]_i_1541_n_0 ;
  wire \vga_r[3]_i_1542_n_0 ;
  wire \vga_r[3]_i_1543_n_0 ;
  wire \vga_r[3]_i_1544_n_0 ;
  wire \vga_r[3]_i_1545_n_0 ;
  wire \vga_r[3]_i_1546_n_0 ;
  wire \vga_r[3]_i_1547_n_0 ;
  wire \vga_r[3]_i_1548_n_0 ;
  wire \vga_r[3]_i_1549_n_0 ;
  wire \vga_r[3]_i_154_n_0 ;
  wire \vga_r[3]_i_1550_n_0 ;
  wire \vga_r[3]_i_1551_n_0 ;
  wire \vga_r[3]_i_1552_n_0 ;
  wire \vga_r[3]_i_1553_n_0 ;
  wire \vga_r[3]_i_1554_n_0 ;
  wire \vga_r[3]_i_1555_n_0 ;
  wire \vga_r[3]_i_1556_n_0 ;
  wire \vga_r[3]_i_1557_n_0 ;
  wire \vga_r[3]_i_1558_n_0 ;
  wire \vga_r[3]_i_1559_n_0 ;
  wire \vga_r[3]_i_155_n_0 ;
  wire \vga_r[3]_i_1560_n_0 ;
  wire \vga_r[3]_i_1561_n_0 ;
  wire \vga_r[3]_i_1562_n_0 ;
  wire \vga_r[3]_i_1563_n_0 ;
  wire \vga_r[3]_i_1564_n_0 ;
  wire \vga_r[3]_i_1565_n_0 ;
  wire \vga_r[3]_i_1566_n_0 ;
  wire \vga_r[3]_i_1567_n_0 ;
  wire \vga_r[3]_i_1568_n_0 ;
  wire \vga_r[3]_i_1569_n_0 ;
  wire \vga_r[3]_i_1570_n_0 ;
  wire \vga_r[3]_i_1571_n_0 ;
  wire \vga_r[3]_i_1572_n_0 ;
  wire \vga_r[3]_i_1573_n_0 ;
  wire \vga_r[3]_i_1574_n_0 ;
  wire \vga_r[3]_i_1575_n_0 ;
  wire \vga_r[3]_i_1576_n_0 ;
  wire \vga_r[3]_i_1577_n_0 ;
  wire \vga_r[3]_i_1578_n_0 ;
  wire \vga_r[3]_i_1579_n_0 ;
  wire \vga_r[3]_i_1580_n_0 ;
  wire \vga_r[3]_i_1581_n_0 ;
  wire \vga_r[3]_i_1583_n_0 ;
  wire \vga_r[3]_i_1584_n_0 ;
  wire \vga_r[3]_i_1585_n_0 ;
  wire \vga_r[3]_i_1586_n_0 ;
  wire \vga_r[3]_i_1587_n_0 ;
  wire \vga_r[3]_i_1588_n_0 ;
  wire \vga_r[3]_i_1589_n_0 ;
  wire \vga_r[3]_i_158_n_0 ;
  wire \vga_r[3]_i_1590_n_0 ;
  wire \vga_r[3]_i_1591_n_0 ;
  wire \vga_r[3]_i_1592_n_0 ;
  wire \vga_r[3]_i_1593_n_0 ;
  wire \vga_r[3]_i_1594_n_0 ;
  wire \vga_r[3]_i_1595_n_0 ;
  wire \vga_r[3]_i_1596_n_0 ;
  wire \vga_r[3]_i_1597_n_0 ;
  wire \vga_r[3]_i_1598_n_0 ;
  wire \vga_r[3]_i_1599_n_0 ;
  wire \vga_r[3]_i_159_n_0 ;
  wire \vga_r[3]_i_15_n_0 ;
  wire \vga_r[3]_i_1600_n_0 ;
  wire \vga_r[3]_i_1601_n_0 ;
  wire \vga_r[3]_i_1602_n_0 ;
  wire \vga_r[3]_i_1603_n_0 ;
  wire \vga_r[3]_i_1604_n_0 ;
  wire \vga_r[3]_i_1605_n_0 ;
  wire \vga_r[3]_i_1606_n_0 ;
  wire \vga_r[3]_i_1608_n_0 ;
  wire \vga_r[3]_i_1609_n_0 ;
  wire \vga_r[3]_i_160_n_0 ;
  wire [3:0]\vga_r[3]_i_1610_0 ;
  wire \vga_r[3]_i_1610_n_0 ;
  wire \vga_r[3]_i_1611_n_0 ;
  wire \vga_r[3]_i_1612_n_0 ;
  wire \vga_r[3]_i_1613_n_0 ;
  wire \vga_r[3]_i_1614_n_0 ;
  wire \vga_r[3]_i_1615_n_0 ;
  wire \vga_r[3]_i_161_n_0 ;
  wire [1:0]\vga_r[3]_i_1623 ;
  wire [0:0]\vga_r[3]_i_1626 ;
  wire [1:0]\vga_r[3]_i_1626_0 ;
  wire [0:0]\vga_r[3]_i_1629_0 ;
  wire \vga_r[3]_i_1629_n_0 ;
  wire \vga_r[3]_i_1630_n_0 ;
  wire \vga_r[3]_i_1631_n_0 ;
  wire \vga_r[3]_i_1632_n_0 ;
  wire \vga_r[3]_i_1633_n_0 ;
  wire \vga_r[3]_i_1634_n_0 ;
  wire \vga_r[3]_i_1635_n_0 ;
  wire \vga_r[3]_i_1636_n_0 ;
  wire [3:0]\vga_r[3]_i_1637_0 ;
  wire \vga_r[3]_i_1637_n_0 ;
  wire \vga_r[3]_i_1638_n_0 ;
  wire \vga_r[3]_i_1639_n_0 ;
  wire \vga_r[3]_i_1640_n_0 ;
  wire \vga_r[3]_i_1641_n_0 ;
  wire \vga_r[3]_i_1642_n_0 ;
  wire \vga_r[3]_i_1643_n_0 ;
  wire \vga_r[3]_i_1644_n_0 ;
  wire \vga_r[3]_i_1645_n_0 ;
  wire [3:0]\vga_r[3]_i_1646_0 ;
  wire \vga_r[3]_i_1646_n_0 ;
  wire \vga_r[3]_i_1647_n_0 ;
  wire [3:0]\vga_r[3]_i_1648_0 ;
  wire \vga_r[3]_i_1648_n_0 ;
  wire \vga_r[3]_i_1649_n_0 ;
  wire \vga_r[3]_i_164_n_0 ;
  wire \vga_r[3]_i_1650_n_0 ;
  wire \vga_r[3]_i_1651_n_0 ;
  wire [3:0]\vga_r[3]_i_1652_0 ;
  wire \vga_r[3]_i_1652_n_0 ;
  wire \vga_r[3]_i_1653_n_0 ;
  wire \vga_r[3]_i_1656_n_0 ;
  wire \vga_r[3]_i_1659_n_0 ;
  wire \vga_r[3]_i_165_n_0 ;
  wire \vga_r[3]_i_1660_n_0 ;
  wire \vga_r[3]_i_1661_n_0 ;
  wire \vga_r[3]_i_1666_n_0 ;
  wire \vga_r[3]_i_1667_n_0 ;
  wire \vga_r[3]_i_1668_n_0 ;
  wire \vga_r[3]_i_1669_n_0 ;
  wire \vga_r[3]_i_166_n_0 ;
  wire \vga_r[3]_i_1670_n_0 ;
  wire \vga_r[3]_i_1671_n_0 ;
  wire \vga_r[3]_i_1672_n_0 ;
  wire \vga_r[3]_i_1673_n_0 ;
  wire \vga_r[3]_i_1674_n_0 ;
  wire [3:0]\vga_r[3]_i_1675_0 ;
  wire \vga_r[3]_i_1675_n_0 ;
  wire \vga_r[3]_i_1676_n_0 ;
  wire \vga_r[3]_i_1677_n_0 ;
  wire \vga_r[3]_i_1678_n_0 ;
  wire \vga_r[3]_i_167_n_0 ;
  wire \vga_r[3]_i_1680_n_0 ;
  wire \vga_r[3]_i_1681_n_0 ;
  wire \vga_r[3]_i_1682_n_0 ;
  wire [3:0]\vga_r[3]_i_1683_0 ;
  wire \vga_r[3]_i_1683_n_0 ;
  wire \vga_r[3]_i_168_n_0 ;
  wire [3:0]\vga_r[3]_i_1692 ;
  wire [2:0]\vga_r[3]_i_1692_0 ;
  wire [3:0]\vga_r[3]_i_1695 ;
  wire [3:0]\vga_r[3]_i_1695_0 ;
  wire \vga_r[3]_i_169_n_0 ;
  wire \vga_r[3]_i_16_n_0 ;
  wire \vga_r[3]_i_1701_n_0 ;
  wire \vga_r[3]_i_1705_n_0 ;
  wire \vga_r[3]_i_1709_n_0 ;
  wire \vga_r[3]_i_170_n_0 ;
  wire \vga_r[3]_i_1713_n_0 ;
  wire \vga_r[3]_i_1715_n_0 ;
  wire \vga_r[3]_i_1716_n_0 ;
  wire \vga_r[3]_i_1717_n_0 ;
  wire \vga_r[3]_i_1718_n_0 ;
  wire \vga_r[3]_i_1719_n_0 ;
  wire \vga_r[3]_i_171_n_0 ;
  wire [3:0]\vga_r[3]_i_1728 ;
  wire [3:0]\vga_r[3]_i_1741 ;
  wire \vga_r[3]_i_174_n_0 ;
  wire [3:0]\vga_r[3]_i_1750 ;
  wire [3:0]\vga_r[3]_i_1757 ;
  wire [3:0]\vga_r[3]_i_1757_0 ;
  wire \vga_r[3]_i_175_n_0 ;
  wire \vga_r[3]_i_1761_n_0 ;
  wire \vga_r[3]_i_1762_n_0 ;
  wire \vga_r[3]_i_1764_n_0 ;
  wire \vga_r[3]_i_1765_n_0 ;
  wire \vga_r[3]_i_1766_n_0 ;
  wire \vga_r[3]_i_1767_n_0 ;
  wire \vga_r[3]_i_1769_n_0 ;
  wire \vga_r[3]_i_176_n_0 ;
  wire \vga_r[3]_i_1770_n_0 ;
  wire [3:0]\vga_r[3]_i_1778 ;
  wire \vga_r[3]_i_177_n_0 ;
  wire \vga_r[3]_i_1786_n_0 ;
  wire \vga_r[3]_i_1787_n_0 ;
  wire \vga_r[3]_i_1788_n_0 ;
  wire \vga_r[3]_i_1789_n_0 ;
  wire \vga_r[3]_i_1790_n_0 ;
  wire \vga_r[3]_i_1791_n_0 ;
  wire \vga_r[3]_i_1792_n_0 ;
  wire \vga_r[3]_i_1793_n_0 ;
  wire \vga_r[3]_i_17_n_0 ;
  wire \vga_r[3]_i_180_n_0 ;
  wire \vga_r[3]_i_1813_n_0 ;
  wire \vga_r[3]_i_1814_n_0 ;
  wire \vga_r[3]_i_1815_n_0 ;
  wire \vga_r[3]_i_1816_n_0 ;
  wire \vga_r[3]_i_1817_n_0 ;
  wire [3:0]\vga_r[3]_i_1818_0 ;
  wire [3:0]\vga_r[3]_i_1818_1 ;
  wire \vga_r[3]_i_1818_n_0 ;
  wire \vga_r[3]_i_1819_n_0 ;
  wire \vga_r[3]_i_181_n_0 ;
  wire \vga_r[3]_i_1820_n_0 ;
  wire \vga_r[3]_i_1822_n_0 ;
  wire \vga_r[3]_i_1823_n_0 ;
  wire \vga_r[3]_i_1824_n_0 ;
  wire \vga_r[3]_i_1825_n_0 ;
  wire \vga_r[3]_i_1826_n_0 ;
  wire \vga_r[3]_i_1827_n_0 ;
  wire \vga_r[3]_i_1828_n_0 ;
  wire \vga_r[3]_i_1829_n_0 ;
  wire \vga_r[3]_i_182_n_0 ;
  wire \vga_r[3]_i_1830_n_0 ;
  wire \vga_r[3]_i_1831_n_0 ;
  wire \vga_r[3]_i_1832_n_0 ;
  wire \vga_r[3]_i_1833_n_0 ;
  wire \vga_r[3]_i_1834_n_0 ;
  wire \vga_r[3]_i_1835_n_0 ;
  wire \vga_r[3]_i_1836_n_0 ;
  wire \vga_r[3]_i_1837_n_0 ;
  wire \vga_r[3]_i_1839_n_0 ;
  wire \vga_r[3]_i_183_n_0 ;
  wire \vga_r[3]_i_1840_n_0 ;
  wire \vga_r[3]_i_1841_n_0 ;
  wire \vga_r[3]_i_1842_n_0 ;
  wire \vga_r[3]_i_1843_n_0 ;
  wire \vga_r[3]_i_1844_n_0 ;
  wire \vga_r[3]_i_1845_n_0 ;
  wire \vga_r[3]_i_1846_n_0 ;
  wire \vga_r[3]_i_1849_n_0 ;
  wire \vga_r[3]_i_184_n_0 ;
  wire \vga_r[3]_i_1850_n_0 ;
  wire \vga_r[3]_i_1851_n_0 ;
  wire \vga_r[3]_i_1852_n_0 ;
  wire \vga_r[3]_i_1853_n_0 ;
  wire \vga_r[3]_i_1854_n_0 ;
  wire \vga_r[3]_i_1855_n_0 ;
  wire \vga_r[3]_i_1856_n_0 ;
  wire \vga_r[3]_i_185_n_0 ;
  wire \vga_r[3]_i_1861_n_0 ;
  wire \vga_r[3]_i_1862_n_0 ;
  wire \vga_r[3]_i_1863_n_0 ;
  wire \vga_r[3]_i_1864_n_0 ;
  wire \vga_r[3]_i_1865_n_0 ;
  wire \vga_r[3]_i_1866_n_0 ;
  wire \vga_r[3]_i_1867_n_0 ;
  wire \vga_r[3]_i_1868_n_0 ;
  wire \vga_r[3]_i_1869_n_0 ;
  wire \vga_r[3]_i_186_n_0 ;
  wire \vga_r[3]_i_1870_n_0 ;
  wire \vga_r[3]_i_187_n_0 ;
  wire \vga_r[3]_i_1885_n_0 ;
  wire \vga_r[3]_i_1886_n_0 ;
  wire \vga_r[3]_i_1887_n_0 ;
  wire \vga_r[3]_i_1888_n_0 ;
  wire \vga_r[3]_i_1889_n_0 ;
  wire [3:0]\vga_r[3]_i_1890_0 ;
  wire [3:0]\vga_r[3]_i_1890_1 ;
  wire \vga_r[3]_i_1890_n_0 ;
  wire \vga_r[3]_i_1891_n_0 ;
  wire \vga_r[3]_i_1892_n_0 ;
  wire \vga_r[3]_i_1894_n_0 ;
  wire \vga_r[3]_i_1895_n_0 ;
  wire \vga_r[3]_i_1896_n_0 ;
  wire \vga_r[3]_i_1897_n_0 ;
  wire \vga_r[3]_i_1898_n_0 ;
  wire \vga_r[3]_i_1899_n_0 ;
  wire \vga_r[3]_i_18_n_0 ;
  wire \vga_r[3]_i_1900_n_0 ;
  wire \vga_r[3]_i_1901_n_0 ;
  wire \vga_r[3]_i_1902_n_0 ;
  wire \vga_r[3]_i_1903_n_0 ;
  wire \vga_r[3]_i_1904_n_0 ;
  wire \vga_r[3]_i_1905_n_0 ;
  wire \vga_r[3]_i_1906_n_0 ;
  wire \vga_r[3]_i_1907_n_0 ;
  wire \vga_r[3]_i_1908_n_0 ;
  wire \vga_r[3]_i_1909_n_0 ;
  wire \vga_r[3]_i_1910_n_0 ;
  wire \vga_r[3]_i_1911_n_0 ;
  wire \vga_r[3]_i_1912_n_0 ;
  wire \vga_r[3]_i_1913_n_0 ;
  wire \vga_r[3]_i_1914_n_0 ;
  wire \vga_r[3]_i_1915_n_0 ;
  wire \vga_r[3]_i_1916_n_0 ;
  wire \vga_r[3]_i_1917_n_0 ;
  wire \vga_r[3]_i_1919_n_0 ;
  wire \vga_r[3]_i_191_n_0 ;
  wire \vga_r[3]_i_1920_n_0 ;
  wire \vga_r[3]_i_1921_n_0 ;
  wire \vga_r[3]_i_1922_n_0 ;
  wire \vga_r[3]_i_1923_n_0 ;
  wire \vga_r[3]_i_1924_n_0 ;
  wire \vga_r[3]_i_1925_n_0 ;
  wire \vga_r[3]_i_1926_n_0 ;
  wire \vga_r[3]_i_192_n_0 ;
  wire \vga_r[3]_i_1930_n_0 ;
  wire \vga_r[3]_i_1931_n_0 ;
  wire \vga_r[3]_i_1932_n_0 ;
  wire \vga_r[3]_i_1933_n_0 ;
  wire \vga_r[3]_i_1934_n_0 ;
  wire \vga_r[3]_i_1935_n_0 ;
  wire \vga_r[3]_i_1936_n_0 ;
  wire \vga_r[3]_i_1937_n_0 ;
  wire \vga_r[3]_i_1938_n_0 ;
  wire \vga_r[3]_i_1939_n_0 ;
  wire \vga_r[3]_i_193_n_0 ;
  wire \vga_r[3]_i_1940_n_0 ;
  wire \vga_r[3]_i_1941_n_0 ;
  wire \vga_r[3]_i_1942_n_0 ;
  wire \vga_r[3]_i_1943_n_0 ;
  wire \vga_r[3]_i_1944_n_0 ;
  wire \vga_r[3]_i_1945_n_0 ;
  wire \vga_r[3]_i_1946_n_0 ;
  wire \vga_r[3]_i_1947_n_0 ;
  wire \vga_r[3]_i_1948_n_0 ;
  wire \vga_r[3]_i_1949_n_0 ;
  wire \vga_r[3]_i_194_n_0 ;
  wire \vga_r[3]_i_1950_n_0 ;
  wire \vga_r[3]_i_1951_n_0 ;
  wire \vga_r[3]_i_1952_n_0 ;
  wire \vga_r[3]_i_1967_n_0 ;
  wire \vga_r[3]_i_1968_n_0 ;
  wire \vga_r[3]_i_1969_n_0 ;
  wire \vga_r[3]_i_1970_n_0 ;
  wire \vga_r[3]_i_1971_n_0 ;
  wire [3:0]\vga_r[3]_i_1972_0 ;
  wire [3:0]\vga_r[3]_i_1972_1 ;
  wire \vga_r[3]_i_1972_n_0 ;
  wire \vga_r[3]_i_1973_n_0 ;
  wire \vga_r[3]_i_1974_n_0 ;
  wire \vga_r[3]_i_1976_n_0 ;
  wire \vga_r[3]_i_1977_n_0 ;
  wire \vga_r[3]_i_1978_n_0 ;
  wire \vga_r[3]_i_1979_n_0 ;
  wire \vga_r[3]_i_197_n_0 ;
  wire \vga_r[3]_i_1980_n_0 ;
  wire \vga_r[3]_i_1981_n_0 ;
  wire \vga_r[3]_i_1982_n_0 ;
  wire \vga_r[3]_i_1983_n_0 ;
  wire \vga_r[3]_i_1985_n_0 ;
  wire \vga_r[3]_i_1986_n_0 ;
  wire \vga_r[3]_i_1987_n_0 ;
  wire \vga_r[3]_i_1988_n_0 ;
  wire \vga_r[3]_i_1989_n_0 ;
  wire \vga_r[3]_i_198_n_0 ;
  wire \vga_r[3]_i_1990_n_0 ;
  wire \vga_r[3]_i_1991_n_0 ;
  wire \vga_r[3]_i_1992_n_0 ;
  wire \vga_r[3]_i_1995_n_0 ;
  wire \vga_r[3]_i_1996_n_0 ;
  wire \vga_r[3]_i_1997_n_0 ;
  wire \vga_r[3]_i_1998_n_0 ;
  wire \vga_r[3]_i_1999_n_0 ;
  wire \vga_r[3]_i_199_n_0 ;
  wire \vga_r[3]_i_19_n_0 ;
  wire \vga_r[3]_i_1_n_0 ;
  wire \vga_r[3]_i_2000_n_0 ;
  wire \vga_r[3]_i_2001_n_0 ;
  wire \vga_r[3]_i_2002_n_0 ;
  wire \vga_r[3]_i_2003_n_0 ;
  wire \vga_r[3]_i_2004_n_0 ;
  wire \vga_r[3]_i_2005_n_0 ;
  wire \vga_r[3]_i_2006_n_0 ;
  wire \vga_r[3]_i_2007_n_0 ;
  wire \vga_r[3]_i_2008_n_0 ;
  wire \vga_r[3]_i_2009_n_0 ;
  wire \vga_r[3]_i_200_n_0 ;
  wire \vga_r[3]_i_2010_n_0 ;
  wire \vga_r[3]_i_201_n_0 ;
  wire \vga_r[3]_i_2025_n_0 ;
  wire \vga_r[3]_i_2026_n_0 ;
  wire \vga_r[3]_i_2027_n_0 ;
  wire \vga_r[3]_i_2028_n_0 ;
  wire \vga_r[3]_i_2029_n_0 ;
  wire \vga_r[3]_i_202_n_0 ;
  wire [3:0]\vga_r[3]_i_2030_0 ;
  wire [3:0]\vga_r[3]_i_2030_1 ;
  wire \vga_r[3]_i_2030_n_0 ;
  wire \vga_r[3]_i_2031_n_0 ;
  wire \vga_r[3]_i_2032_n_0 ;
  wire \vga_r[3]_i_2034_n_0 ;
  wire \vga_r[3]_i_2035_n_0 ;
  wire \vga_r[3]_i_2036_n_0 ;
  wire \vga_r[3]_i_2037_n_0 ;
  wire \vga_r[3]_i_2038_n_0 ;
  wire \vga_r[3]_i_2039_n_0 ;
  wire \vga_r[3]_i_203_n_0 ;
  wire \vga_r[3]_i_2040_n_0 ;
  wire \vga_r[3]_i_2041_n_0 ;
  wire \vga_r[3]_i_2043_n_0 ;
  wire \vga_r[3]_i_2044_n_0 ;
  wire \vga_r[3]_i_2045_n_0 ;
  wire \vga_r[3]_i_2047_n_0 ;
  wire \vga_r[3]_i_2048_n_0 ;
  wire \vga_r[3]_i_2049_n_0 ;
  wire \vga_r[3]_i_204_n_0 ;
  wire \vga_r[3]_i_2050_n_0 ;
  wire \vga_r[3]_i_2052_n_0 ;
  wire \vga_r[3]_i_2053_n_0 ;
  wire \vga_r[3]_i_2054_n_0 ;
  wire \vga_r[3]_i_2055_n_0 ;
  wire \vga_r[3]_i_2056_n_0 ;
  wire \vga_r[3]_i_2057_n_0 ;
  wire \vga_r[3]_i_2058_n_0 ;
  wire \vga_r[3]_i_2059_n_0 ;
  wire \vga_r[3]_i_2061_n_0 ;
  wire \vga_r[3]_i_2070_n_0 ;
  wire \vga_r[3]_i_2071_n_0 ;
  wire \vga_r[3]_i_2072_n_0 ;
  wire \vga_r[3]_i_2073_n_0 ;
  wire [1:0]\vga_r[3]_i_2074_0 ;
  wire [3:0]\vga_r[3]_i_2074_1 ;
  wire \vga_r[3]_i_2074_n_0 ;
  wire \vga_r[3]_i_2075_n_0 ;
  wire \vga_r[3]_i_2076_n_0 ;
  wire \vga_r[3]_i_2077_n_0 ;
  wire \vga_r[3]_i_2078_n_0 ;
  wire \vga_r[3]_i_2079_n_0 ;
  wire \vga_r[3]_i_2080_n_0 ;
  wire \vga_r[3]_i_2081_n_0 ;
  wire \vga_r[3]_i_2082_n_0 ;
  wire \vga_r[3]_i_2083_n_0 ;
  wire \vga_r[3]_i_2084_n_0 ;
  wire \vga_r[3]_i_2085_n_0 ;
  wire \vga_r[3]_i_2086_n_0 ;
  wire \vga_r[3]_i_2087_n_0 ;
  wire \vga_r[3]_i_208_n_0 ;
  wire \vga_r[3]_i_2093_n_0 ;
  wire \vga_r[3]_i_2094_n_0 ;
  wire \vga_r[3]_i_2095_n_0 ;
  wire \vga_r[3]_i_2096_n_0 ;
  wire \vga_r[3]_i_2097_n_0 ;
  wire \vga_r[3]_i_2098_n_0 ;
  wire \vga_r[3]_i_2099_n_0 ;
  wire \vga_r[3]_i_209_n_0 ;
  wire \vga_r[3]_i_20_n_0 ;
  wire \vga_r[3]_i_2100_n_0 ;
  wire \vga_r[3]_i_2103_n_0 ;
  wire \vga_r[3]_i_2104_n_0 ;
  wire \vga_r[3]_i_2105_n_0 ;
  wire \vga_r[3]_i_2106_n_0 ;
  wire \vga_r[3]_i_2107_n_0 ;
  wire \vga_r[3]_i_2108_n_0 ;
  wire \vga_r[3]_i_2109_n_0 ;
  wire \vga_r[3]_i_210_n_0 ;
  wire \vga_r[3]_i_2110_n_0 ;
  wire \vga_r[3]_i_2112_n_0 ;
  wire \vga_r[3]_i_2113_n_0 ;
  wire \vga_r[3]_i_2114_n_0 ;
  wire \vga_r[3]_i_2115_n_0 ;
  wire \vga_r[3]_i_2116_n_0 ;
  wire \vga_r[3]_i_2117_n_0 ;
  wire \vga_r[3]_i_2118_n_0 ;
  wire \vga_r[3]_i_2119_n_0 ;
  wire \vga_r[3]_i_211_n_0 ;
  wire \vga_r[3]_i_2120_n_0 ;
  wire \vga_r[3]_i_2121_n_0 ;
  wire \vga_r[3]_i_2122_n_0 ;
  wire \vga_r[3]_i_2123_n_0 ;
  wire \vga_r[3]_i_2124_n_0 ;
  wire \vga_r[3]_i_2125_n_0 ;
  wire \vga_r[3]_i_2126_n_0 ;
  wire \vga_r[3]_i_213_n_0 ;
  wire \vga_r[3]_i_214_n_0 ;
  wire \vga_r[3]_i_215_n_0 ;
  wire \vga_r[3]_i_216_n_0 ;
  wire \vga_r[3]_i_217_n_0 ;
  wire \vga_r[3]_i_218_n_0 ;
  wire \vga_r[3]_i_219_n_0 ;
  wire \vga_r[3]_i_21_n_0 ;
  wire \vga_r[3]_i_220_n_0 ;
  wire \vga_r[3]_i_225_n_0 ;
  wire \vga_r[3]_i_226_n_0 ;
  wire \vga_r[3]_i_227_n_0 ;
  wire \vga_r[3]_i_228_n_0 ;
  wire \vga_r[3]_i_22_n_0 ;
  wire \vga_r[3]_i_230_n_0 ;
  wire \vga_r[3]_i_231_n_0 ;
  wire \vga_r[3]_i_232_n_0 ;
  wire \vga_r[3]_i_233_n_0 ;
  wire \vga_r[3]_i_234_n_0 ;
  wire \vga_r[3]_i_235_n_0 ;
  wire \vga_r[3]_i_236_n_0 ;
  wire \vga_r[3]_i_237_n_0 ;
  wire \vga_r[3]_i_23_n_0 ;
  wire \vga_r[3]_i_241_n_0 ;
  wire \vga_r[3]_i_242_n_0 ;
  wire \vga_r[3]_i_243_n_0 ;
  wire \vga_r[3]_i_244_n_0 ;
  wire \vga_r[3]_i_247_n_0 ;
  wire \vga_r[3]_i_248_n_0 ;
  wire \vga_r[3]_i_249_n_0 ;
  wire \vga_r[3]_i_24_n_0 ;
  wire \vga_r[3]_i_250_n_0 ;
  wire \vga_r[3]_i_251_n_0 ;
  wire \vga_r[3]_i_252_n_0 ;
  wire \vga_r[3]_i_253_n_0 ;
  wire \vga_r[3]_i_254_n_0 ;
  wire \vga_r[3]_i_257_n_0 ;
  wire \vga_r[3]_i_258_n_0 ;
  wire \vga_r[3]_i_259_n_0 ;
  wire \vga_r[3]_i_25_n_0 ;
  wire \vga_r[3]_i_260_n_0 ;
  wire \vga_r[3]_i_263_n_0 ;
  wire \vga_r[3]_i_264_n_0 ;
  wire \vga_r[3]_i_265_n_0 ;
  wire \vga_r[3]_i_266_n_0 ;
  wire \vga_r[3]_i_267_n_0 ;
  wire \vga_r[3]_i_268_n_0 ;
  wire \vga_r[3]_i_269_n_0 ;
  wire \vga_r[3]_i_26_n_0 ;
  wire \vga_r[3]_i_270_n_0 ;
  wire \vga_r[3]_i_274_n_0 ;
  wire \vga_r[3]_i_275_n_0 ;
  wire \vga_r[3]_i_276_n_0 ;
  wire \vga_r[3]_i_277_n_0 ;
  wire \vga_r[3]_i_279_n_0 ;
  wire \vga_r[3]_i_27_n_0 ;
  wire \vga_r[3]_i_280_n_0 ;
  wire \vga_r[3]_i_281_n_0 ;
  wire \vga_r[3]_i_282_n_0 ;
  wire \vga_r[3]_i_283_n_0 ;
  wire \vga_r[3]_i_284_n_0 ;
  wire \vga_r[3]_i_285_n_0 ;
  wire \vga_r[3]_i_286_n_0 ;
  wire \vga_r[3]_i_28_n_0 ;
  wire \vga_r[3]_i_291_n_0 ;
  wire \vga_r[3]_i_292_n_0 ;
  wire \vga_r[3]_i_293_n_0 ;
  wire \vga_r[3]_i_294_n_0 ;
  wire \vga_r[3]_i_296_n_0 ;
  wire \vga_r[3]_i_297_n_0 ;
  wire \vga_r[3]_i_298_n_0 ;
  wire \vga_r[3]_i_299_n_0 ;
  wire \vga_r[3]_i_2_n_0 ;
  wire \vga_r[3]_i_300_n_0 ;
  wire \vga_r[3]_i_301_n_0 ;
  wire \vga_r[3]_i_302_n_0 ;
  wire \vga_r[3]_i_303_n_0 ;
  wire \vga_r[3]_i_306_n_0 ;
  wire \vga_r[3]_i_307_n_0 ;
  wire \vga_r[3]_i_313_n_0 ;
  wire \vga_r[3]_i_314_n_0 ;
  wire \vga_r[3]_i_317_n_0 ;
  wire \vga_r[3]_i_318_n_0 ;
  wire \vga_r[3]_i_31_n_0 ;
  wire \vga_r[3]_i_323_n_0 ;
  wire \vga_r[3]_i_324_n_0 ;
  wire \vga_r[3]_i_327_n_0 ;
  wire \vga_r[3]_i_328_n_0 ;
  wire \vga_r[3]_i_32_n_0 ;
  wire \vga_r[3]_i_333_n_0 ;
  wire \vga_r[3]_i_334_n_0 ;
  wire \vga_r[3]_i_337_n_0 ;
  wire \vga_r[3]_i_338_n_0 ;
  wire \vga_r[3]_i_344_n_0 ;
  wire \vga_r[3]_i_345_n_0 ;
  wire \vga_r[3]_i_349_n_0 ;
  wire \vga_r[3]_i_350_n_0 ;
  wire \vga_r[3]_i_351_n_0 ;
  wire \vga_r[3]_i_352_n_0 ;
  wire \vga_r[3]_i_355_n_0 ;
  wire \vga_r[3]_i_356_n_0 ;
  wire \vga_r[3]_i_357_n_0 ;
  wire \vga_r[3]_i_358_n_0 ;
  wire \vga_r[3]_i_359_n_0 ;
  wire \vga_r[3]_i_35_n_0 ;
  wire \vga_r[3]_i_360_n_0 ;
  wire \vga_r[3]_i_361_n_0 ;
  wire \vga_r[3]_i_362_n_0 ;
  wire \vga_r[3]_i_366_n_0 ;
  wire \vga_r[3]_i_367_n_0 ;
  wire \vga_r[3]_i_368_n_0 ;
  wire \vga_r[3]_i_369_n_0 ;
  wire \vga_r[3]_i_36_n_0 ;
  wire \vga_r[3]_i_371_n_0 ;
  wire \vga_r[3]_i_372_n_0 ;
  wire \vga_r[3]_i_373_n_0 ;
  wire \vga_r[3]_i_374_n_0 ;
  wire \vga_r[3]_i_375_n_0 ;
  wire \vga_r[3]_i_376_n_0 ;
  wire \vga_r[3]_i_377_n_0 ;
  wire \vga_r[3]_i_378_n_0 ;
  wire \vga_r[3]_i_382_n_0 ;
  wire \vga_r[3]_i_383_n_0 ;
  wire \vga_r[3]_i_384_n_0 ;
  wire \vga_r[3]_i_385_n_0 ;
  wire \vga_r[3]_i_388_n_0 ;
  wire \vga_r[3]_i_389_n_0 ;
  wire \vga_r[3]_i_390_n_0 ;
  wire \vga_r[3]_i_391_n_0 ;
  wire \vga_r[3]_i_392_n_0 ;
  wire \vga_r[3]_i_393_n_0 ;
  wire \vga_r[3]_i_394_n_0 ;
  wire \vga_r[3]_i_395_n_0 ;
  wire \vga_r[3]_i_398_n_0 ;
  wire \vga_r[3]_i_399_n_0 ;
  wire \vga_r[3]_i_39_n_0 ;
  wire \vga_r[3]_i_3_n_0 ;
  wire \vga_r[3]_i_400_n_0 ;
  wire \vga_r[3]_i_401_n_0 ;
  wire \vga_r[3]_i_405_n_0 ;
  wire \vga_r[3]_i_406_n_0 ;
  wire \vga_r[3]_i_407_n_0 ;
  wire \vga_r[3]_i_408_n_0 ;
  wire \vga_r[3]_i_409_n_0 ;
  wire \vga_r[3]_i_40_n_0 ;
  wire \vga_r[3]_i_410_n_0 ;
  wire \vga_r[3]_i_411_n_0 ;
  wire \vga_r[3]_i_412_n_0 ;
  wire \vga_r[3]_i_414_n_0 ;
  wire \vga_r[3]_i_415_n_0 ;
  wire \vga_r[3]_i_416_n_0 ;
  wire \vga_r[3]_i_417_n_0 ;
  wire \vga_r[3]_i_418_n_0 ;
  wire \vga_r[3]_i_419_n_0 ;
  wire \vga_r[3]_i_420_n_0 ;
  wire \vga_r[3]_i_421_n_0 ;
  wire \vga_r[3]_i_422_n_0 ;
  wire \vga_r[3]_i_423_n_0 ;
  wire \vga_r[3]_i_424_n_0 ;
  wire \vga_r[3]_i_425_n_0 ;
  wire \vga_r[3]_i_426_n_0 ;
  wire \vga_r[3]_i_427_n_0 ;
  wire \vga_r[3]_i_428_n_0 ;
  wire \vga_r[3]_i_429_n_0 ;
  wire \vga_r[3]_i_430_n_0 ;
  wire \vga_r[3]_i_431_n_0 ;
  wire \vga_r[3]_i_432_n_0 ;
  wire \vga_r[3]_i_433_n_0 ;
  wire \vga_r[3]_i_436_n_0 ;
  wire \vga_r[3]_i_437_n_0 ;
  wire \vga_r[3]_i_439_n_0 ;
  wire \vga_r[3]_i_43_n_0 ;
  wire \vga_r[3]_i_440_n_0 ;
  wire \vga_r[3]_i_441_n_0 ;
  wire \vga_r[3]_i_442_n_0 ;
  wire \vga_r[3]_i_444_n_0 ;
  wire \vga_r[3]_i_445_n_0 ;
  wire \vga_r[3]_i_446_n_0 ;
  wire \vga_r[3]_i_447_n_0 ;
  wire \vga_r[3]_i_448_n_0 ;
  wire \vga_r[3]_i_449_n_0 ;
  wire \vga_r[3]_i_44_n_0 ;
  wire \vga_r[3]_i_450_n_0 ;
  wire \vga_r[3]_i_451_n_0 ;
  wire \vga_r[3]_i_452_n_0 ;
  wire \vga_r[3]_i_453_n_0 ;
  wire \vga_r[3]_i_455_n_0 ;
  wire \vga_r[3]_i_456_n_0 ;
  wire \vga_r[3]_i_457_n_0 ;
  wire \vga_r[3]_i_458_n_0 ;
  wire \vga_r[3]_i_459_n_0 ;
  wire \vga_r[3]_i_460_n_0 ;
  wire \vga_r[3]_i_461_n_0 ;
  wire \vga_r[3]_i_462_n_0 ;
  wire \vga_r[3]_i_463_n_0 ;
  wire \vga_r[3]_i_464_n_0 ;
  wire \vga_r[3]_i_465_n_0 ;
  wire \vga_r[3]_i_467_n_0 ;
  wire \vga_r[3]_i_468_n_0 ;
  wire \vga_r[3]_i_469_n_0 ;
  wire \vga_r[3]_i_470_n_0 ;
  wire \vga_r[3]_i_472_n_0 ;
  wire \vga_r[3]_i_473_n_0 ;
  wire \vga_r[3]_i_474_n_0 ;
  wire \vga_r[3]_i_475_n_0 ;
  wire \vga_r[3]_i_476_n_0 ;
  wire \vga_r[3]_i_477_n_0 ;
  wire \vga_r[3]_i_478_n_0 ;
  wire \vga_r[3]_i_479_n_0 ;
  wire \vga_r[3]_i_47_n_0 ;
  wire \vga_r[3]_i_480_n_0 ;
  wire \vga_r[3]_i_481_n_0 ;
  wire \vga_r[3]_i_483_n_0 ;
  wire \vga_r[3]_i_484_n_0 ;
  wire \vga_r[3]_i_485_n_0 ;
  wire \vga_r[3]_i_486_n_0 ;
  wire \vga_r[3]_i_487_n_0 ;
  wire \vga_r[3]_i_488_n_0 ;
  wire \vga_r[3]_i_489_n_0 ;
  wire \vga_r[3]_i_48_n_0 ;
  wire \vga_r[3]_i_490_n_0 ;
  wire \vga_r[3]_i_491_n_0 ;
  wire \vga_r[3]_i_492_n_0 ;
  wire \vga_r[3]_i_493_n_0 ;
  wire \vga_r[3]_i_494_n_0 ;
  wire \vga_r[3]_i_495_n_0 ;
  wire \vga_r[3]_i_496_n_0 ;
  wire \vga_r[3]_i_497_n_0 ;
  wire \vga_r[3]_i_498_n_0 ;
  wire \vga_r[3]_i_499_n_0 ;
  wire \vga_r[3]_i_4_n_0 ;
  wire \vga_r[3]_i_500_n_0 ;
  wire \vga_r[3]_i_501_n_0 ;
  wire \vga_r[3]_i_503_n_0 ;
  wire \vga_r[3]_i_504_n_0 ;
  wire \vga_r[3]_i_505_n_0 ;
  wire \vga_r[3]_i_506_n_0 ;
  wire \vga_r[3]_i_507_n_0 ;
  wire \vga_r[3]_i_508_n_0 ;
  wire \vga_r[3]_i_509_n_0 ;
  wire \vga_r[3]_i_510_n_0 ;
  wire \vga_r[3]_i_512_n_0 ;
  wire \vga_r[3]_i_513_n_0 ;
  wire \vga_r[3]_i_514_n_0 ;
  wire \vga_r[3]_i_515_n_0 ;
  wire \vga_r[3]_i_516_n_0 ;
  wire \vga_r[3]_i_517_n_0 ;
  wire \vga_r[3]_i_518_n_0 ;
  wire \vga_r[3]_i_519_n_0 ;
  wire \vga_r[3]_i_51_n_0 ;
  wire \vga_r[3]_i_520_n_0 ;
  wire \vga_r[3]_i_521_n_0 ;
  wire \vga_r[3]_i_522_n_0 ;
  wire \vga_r[3]_i_523_n_0 ;
  wire \vga_r[3]_i_524_n_0 ;
  wire \vga_r[3]_i_525_n_0 ;
  wire \vga_r[3]_i_526_n_0 ;
  wire \vga_r[3]_i_527_n_0 ;
  wire \vga_r[3]_i_528_n_0 ;
  wire \vga_r[3]_i_529_n_0 ;
  wire \vga_r[3]_i_52_n_0 ;
  wire \vga_r[3]_i_530_n_0 ;
  wire \vga_r[3]_i_531_n_0 ;
  wire \vga_r[3]_i_532_n_0 ;
  wire \vga_r[3]_i_533_n_0 ;
  wire \vga_r[3]_i_535_n_0 ;
  wire \vga_r[3]_i_536_n_0 ;
  wire \vga_r[3]_i_537_n_0 ;
  wire \vga_r[3]_i_538_n_0 ;
  wire \vga_r[3]_i_539_n_0 ;
  wire \vga_r[3]_i_540_n_0 ;
  wire \vga_r[3]_i_541_n_0 ;
  wire \vga_r[3]_i_542_n_0 ;
  wire \vga_r[3]_i_544_n_0 ;
  wire \vga_r[3]_i_545_n_0 ;
  wire \vga_r[3]_i_546_n_0 ;
  wire \vga_r[3]_i_547_n_0 ;
  wire \vga_r[3]_i_548_n_0 ;
  wire \vga_r[3]_i_549_n_0 ;
  wire \vga_r[3]_i_551_n_0 ;
  wire \vga_r[3]_i_552_n_0 ;
  wire \vga_r[3]_i_553_n_0 ;
  wire \vga_r[3]_i_554_n_0 ;
  wire \vga_r[3]_i_555_n_0 ;
  wire \vga_r[3]_i_556_n_0 ;
  wire \vga_r[3]_i_557_n_0 ;
  wire \vga_r[3]_i_558_n_0 ;
  wire \vga_r[3]_i_559_n_0 ;
  wire \vga_r[3]_i_55_n_0 ;
  wire \vga_r[3]_i_560_n_0 ;
  wire \vga_r[3]_i_561_n_0 ;
  wire \vga_r[3]_i_562_n_0 ;
  wire \vga_r[3]_i_563_n_0 ;
  wire \vga_r[3]_i_564_n_0 ;
  wire \vga_r[3]_i_565_n_0 ;
  wire \vga_r[3]_i_566_n_0 ;
  wire \vga_r[3]_i_567_n_0 ;
  wire \vga_r[3]_i_568_n_0 ;
  wire \vga_r[3]_i_569_n_0 ;
  wire \vga_r[3]_i_56_n_0 ;
  wire \vga_r[3]_i_570_n_0 ;
  wire \vga_r[3]_i_571_n_0 ;
  wire \vga_r[3]_i_572_n_0 ;
  wire \vga_r[3]_i_573_n_0 ;
  wire \vga_r[3]_i_575_n_0 ;
  wire \vga_r[3]_i_576_n_0 ;
  wire \vga_r[3]_i_577_n_0 ;
  wire \vga_r[3]_i_578_n_0 ;
  wire \vga_r[3]_i_579_n_0 ;
  wire \vga_r[3]_i_580_n_0 ;
  wire \vga_r[3]_i_581_n_0 ;
  wire \vga_r[3]_i_582_n_0 ;
  wire \vga_r[3]_i_583_n_0 ;
  wire \vga_r[3]_i_584_n_0 ;
  wire \vga_r[3]_i_585_n_0 ;
  wire \vga_r[3]_i_586_n_0 ;
  wire \vga_r[3]_i_588_n_0 ;
  wire \vga_r[3]_i_589_n_0 ;
  wire \vga_r[3]_i_590_n_0 ;
  wire \vga_r[3]_i_591_n_0 ;
  wire \vga_r[3]_i_592_n_0 ;
  wire \vga_r[3]_i_593_n_0 ;
  wire \vga_r[3]_i_594_n_0 ;
  wire \vga_r[3]_i_595_n_0 ;
  wire \vga_r[3]_i_596_n_0 ;
  wire \vga_r[3]_i_597_n_0 ;
  wire \vga_r[3]_i_599_n_0 ;
  wire \vga_r[3]_i_59_n_0 ;
  wire \vga_r[3]_i_5_n_0 ;
  wire \vga_r[3]_i_600_n_0 ;
  wire \vga_r[3]_i_601_n_0 ;
  wire \vga_r[3]_i_602_n_0 ;
  wire \vga_r[3]_i_603_n_0 ;
  wire \vga_r[3]_i_604_n_0 ;
  wire \vga_r[3]_i_605_n_0 ;
  wire \vga_r[3]_i_606_n_0 ;
  wire \vga_r[3]_i_607_n_0 ;
  wire \vga_r[3]_i_608_n_0 ;
  wire \vga_r[3]_i_609_n_0 ;
  wire \vga_r[3]_i_60_n_0 ;
  wire \vga_r[3]_i_611_n_0 ;
  wire \vga_r[3]_i_612_n_0 ;
  wire \vga_r[3]_i_613_n_0 ;
  wire \vga_r[3]_i_614_n_0 ;
  wire \vga_r[3]_i_615_n_0 ;
  wire \vga_r[3]_i_616_n_0 ;
  wire \vga_r[3]_i_617_n_0 ;
  wire \vga_r[3]_i_618_n_0 ;
  wire \vga_r[3]_i_619_n_0 ;
  wire \vga_r[3]_i_620_n_0 ;
  wire \vga_r[3]_i_621_n_0 ;
  wire \vga_r[3]_i_622_n_0 ;
  wire \vga_r[3]_i_623_n_0 ;
  wire \vga_r[3]_i_624_n_0 ;
  wire \vga_r[3]_i_625_n_0 ;
  wire \vga_r[3]_i_626_n_0 ;
  wire \vga_r[3]_i_627_n_0 ;
  wire \vga_r[3]_i_628_n_0 ;
  wire \vga_r[3]_i_629_n_0 ;
  wire \vga_r[3]_i_630_n_0 ;
  wire \vga_r[3]_i_631_n_0 ;
  wire \vga_r[3]_i_632_n_0 ;
  wire \vga_r[3]_i_633_n_0 ;
  wire \vga_r[3]_i_635_n_0 ;
  wire \vga_r[3]_i_636_n_0 ;
  wire \vga_r[3]_i_638_n_0 ;
  wire \vga_r[3]_i_639_n_0 ;
  wire \vga_r[3]_i_63_n_0 ;
  wire \vga_r[3]_i_640_n_0 ;
  wire \vga_r[3]_i_641_n_0 ;
  wire \vga_r[3]_i_642_n_0 ;
  wire \vga_r[3]_i_643_n_0 ;
  wire \vga_r[3]_i_644_n_0 ;
  wire \vga_r[3]_i_645_n_0 ;
  wire \vga_r[3]_i_646_n_0 ;
  wire \vga_r[3]_i_647_n_0 ;
  wire \vga_r[3]_i_648_n_0 ;
  wire \vga_r[3]_i_649_n_0 ;
  wire \vga_r[3]_i_64_n_0 ;
  wire \vga_r[3]_i_650_n_0 ;
  wire \vga_r[3]_i_651_n_0 ;
  wire \vga_r[3]_i_652_n_0 ;
  wire \vga_r[3]_i_653_n_0 ;
  wire \vga_r[3]_i_654_n_0 ;
  wire \vga_r[3]_i_655_n_0 ;
  wire \vga_r[3]_i_656_n_0 ;
  wire \vga_r[3]_i_658_n_0 ;
  wire \vga_r[3]_i_659_n_0 ;
  wire \vga_r[3]_i_661_n_0 ;
  wire \vga_r[3]_i_662_n_0 ;
  wire \vga_r[3]_i_663_n_0 ;
  wire \vga_r[3]_i_664_n_0 ;
  wire \vga_r[3]_i_665_n_0 ;
  wire \vga_r[3]_i_666_n_0 ;
  wire \vga_r[3]_i_667_n_0 ;
  wire \vga_r[3]_i_668_n_0 ;
  wire \vga_r[3]_i_669_n_0 ;
  wire \vga_r[3]_i_670_n_0 ;
  wire \vga_r[3]_i_671_n_0 ;
  wire \vga_r[3]_i_672_n_0 ;
  wire \vga_r[3]_i_673_n_0 ;
  wire \vga_r[3]_i_674_n_0 ;
  wire \vga_r[3]_i_675_n_0 ;
  wire \vga_r[3]_i_676_n_0 ;
  wire \vga_r[3]_i_677_n_0 ;
  wire \vga_r[3]_i_678_n_0 ;
  wire \vga_r[3]_i_679_n_0 ;
  wire \vga_r[3]_i_67_n_0 ;
  wire \vga_r[3]_i_680_n_0 ;
  wire \vga_r[3]_i_681_n_0 ;
  wire \vga_r[3]_i_682_n_0 ;
  wire \vga_r[3]_i_683_n_0 ;
  wire \vga_r[3]_i_684_n_0 ;
  wire \vga_r[3]_i_685_n_0 ;
  wire \vga_r[3]_i_686_n_0 ;
  wire \vga_r[3]_i_687_n_0 ;
  wire \vga_r[3]_i_688_n_0 ;
  wire \vga_r[3]_i_68_n_0 ;
  wire \vga_r[3]_i_690_n_0 ;
  wire \vga_r[3]_i_691_n_0 ;
  wire \vga_r[3]_i_692_n_0 ;
  wire \vga_r[3]_i_693_n_0 ;
  wire \vga_r[3]_i_694_n_0 ;
  wire \vga_r[3]_i_695_n_0 ;
  wire \vga_r[3]_i_696_n_0 ;
  wire \vga_r[3]_i_697_n_0 ;
  wire \vga_r[3]_i_699_n_0 ;
  wire \vga_r[3]_i_6_n_0 ;
  wire \vga_r[3]_i_700_n_0 ;
  wire \vga_r[3]_i_702_n_0 ;
  wire \vga_r[3]_i_703_n_0 ;
  wire \vga_r[3]_i_704_n_0 ;
  wire \vga_r[3]_i_705_n_0 ;
  wire \vga_r[3]_i_706_n_0 ;
  wire \vga_r[3]_i_707_n_0 ;
  wire \vga_r[3]_i_708_n_0 ;
  wire \vga_r[3]_i_709_n_0 ;
  wire \vga_r[3]_i_710_n_0 ;
  wire \vga_r[3]_i_711_n_0 ;
  wire \vga_r[3]_i_712_n_0 ;
  wire \vga_r[3]_i_714_n_0 ;
  wire \vga_r[3]_i_715_n_0 ;
  wire \vga_r[3]_i_716_n_0 ;
  wire \vga_r[3]_i_717_n_0 ;
  wire \vga_r[3]_i_718_n_0 ;
  wire \vga_r[3]_i_719_n_0 ;
  wire \vga_r[3]_i_71_n_0 ;
  wire \vga_r[3]_i_720_n_0 ;
  wire \vga_r[3]_i_721_n_0 ;
  wire \vga_r[3]_i_722_n_0 ;
  wire \vga_r[3]_i_723_n_0 ;
  wire \vga_r[3]_i_725_n_0 ;
  wire \vga_r[3]_i_726_n_0 ;
  wire \vga_r[3]_i_727_n_0 ;
  wire \vga_r[3]_i_728_n_0 ;
  wire \vga_r[3]_i_729_n_0 ;
  wire \vga_r[3]_i_72_n_0 ;
  wire \vga_r[3]_i_730_n_0 ;
  wire \vga_r[3]_i_731_n_0 ;
  wire \vga_r[3]_i_732_n_0 ;
  wire \vga_r[3]_i_733_n_0 ;
  wire \vga_r[3]_i_734_n_0 ;
  wire \vga_r[3]_i_735_n_0 ;
  wire \vga_r[3]_i_737_n_0 ;
  wire \vga_r[3]_i_738_n_0 ;
  wire \vga_r[3]_i_739_n_0 ;
  wire \vga_r[3]_i_740_n_0 ;
  wire \vga_r[3]_i_741_n_0 ;
  wire \vga_r[3]_i_742_n_0 ;
  wire \vga_r[3]_i_743_n_0 ;
  wire \vga_r[3]_i_744_n_0 ;
  wire \vga_r[3]_i_745_n_0 ;
  wire \vga_r[3]_i_746_n_0 ;
  wire \vga_r[3]_i_747_n_0 ;
  wire \vga_r[3]_i_748_n_0 ;
  wire \vga_r[3]_i_749_n_0 ;
  wire \vga_r[3]_i_750_n_0 ;
  wire \vga_r[3]_i_751_n_0 ;
  wire \vga_r[3]_i_752_n_0 ;
  wire \vga_r[3]_i_753_n_0 ;
  wire \vga_r[3]_i_754_n_0 ;
  wire \vga_r[3]_i_755_n_0 ;
  wire \vga_r[3]_i_756_n_0 ;
  wire \vga_r[3]_i_757_n_0 ;
  wire \vga_r[3]_i_758_n_0 ;
  wire \vga_r[3]_i_759_n_0 ;
  wire \vga_r[3]_i_75_n_0 ;
  wire \vga_r[3]_i_760_n_0 ;
  wire \vga_r[3]_i_761_n_0 ;
  wire \vga_r[3]_i_762_n_0 ;
  wire \vga_r[3]_i_763_n_0 ;
  wire \vga_r[3]_i_765_n_0 ;
  wire \vga_r[3]_i_766_n_0 ;
  wire \vga_r[3]_i_767_n_0 ;
  wire \vga_r[3]_i_768_n_0 ;
  wire \vga_r[3]_i_769_n_0 ;
  wire \vga_r[3]_i_76_n_0 ;
  wire \vga_r[3]_i_770_n_0 ;
  wire \vga_r[3]_i_771_n_0 ;
  wire \vga_r[3]_i_772_n_0 ;
  wire \vga_r[3]_i_773_n_0 ;
  wire \vga_r[3]_i_774_n_0 ;
  wire \vga_r[3]_i_775_n_0 ;
  wire \vga_r[3]_i_776_n_0 ;
  wire \vga_r[3]_i_777_n_0 ;
  wire \vga_r[3]_i_778_n_0 ;
  wire \vga_r[3]_i_779_n_0 ;
  wire \vga_r[3]_i_77_n_0 ;
  wire \vga_r[3]_i_780_n_0 ;
  wire \vga_r[3]_i_782_n_0 ;
  wire \vga_r[3]_i_783_n_0 ;
  wire \vga_r[3]_i_784_n_0 ;
  wire \vga_r[3]_i_785_n_0 ;
  wire \vga_r[3]_i_786_n_0 ;
  wire \vga_r[3]_i_787_n_0 ;
  wire \vga_r[3]_i_788_n_0 ;
  wire \vga_r[3]_i_789_n_0 ;
  wire \vga_r[3]_i_78_n_0 ;
  wire \vga_r[3]_i_790_n_0 ;
  wire \vga_r[3]_i_791_n_0 ;
  wire \vga_r[3]_i_792_n_0 ;
  wire \vga_r[3]_i_793_n_0 ;
  wire \vga_r[3]_i_794_n_0 ;
  wire \vga_r[3]_i_795_n_0 ;
  wire \vga_r[3]_i_796_n_0 ;
  wire \vga_r[3]_i_797_n_0 ;
  wire \vga_r[3]_i_798_n_0 ;
  wire \vga_r[3]_i_799_n_0 ;
  wire \vga_r[3]_i_79_n_0 ;
  wire \vga_r[3]_i_7_n_0 ;
  wire \vga_r[3]_i_800_n_0 ;
  wire \vga_r[3]_i_801_n_0 ;
  wire \vga_r[3]_i_802_n_0 ;
  wire \vga_r[3]_i_803_n_0 ;
  wire \vga_r[3]_i_804_n_0 ;
  wire \vga_r[3]_i_805_n_0 ;
  wire \vga_r[3]_i_806_n_0 ;
  wire \vga_r[3]_i_807_n_0 ;
  wire \vga_r[3]_i_808_n_0 ;
  wire \vga_r[3]_i_809_n_0 ;
  wire \vga_r[3]_i_80_n_0 ;
  wire \vga_r[3]_i_810_n_0 ;
  wire \vga_r[3]_i_811_n_0 ;
  wire \vga_r[3]_i_812_n_0 ;
  wire \vga_r[3]_i_813_n_0 ;
  wire \vga_r[3]_i_814_n_0 ;
  wire \vga_r[3]_i_815_n_0 ;
  wire \vga_r[3]_i_816_n_0 ;
  wire \vga_r[3]_i_817_n_0 ;
  wire \vga_r[3]_i_818_n_0 ;
  wire \vga_r[3]_i_819_n_0 ;
  wire \vga_r[3]_i_81_n_0 ;
  wire \vga_r[3]_i_820_n_0 ;
  wire \vga_r[3]_i_823_n_0 ;
  wire \vga_r[3]_i_824_n_0 ;
  wire \vga_r[3]_i_825_n_0 ;
  wire \vga_r[3]_i_826_n_0 ;
  wire \vga_r[3]_i_827_n_0 ;
  wire \vga_r[3]_i_828_n_0 ;
  wire \vga_r[3]_i_829_n_0 ;
  wire \vga_r[3]_i_82_n_0 ;
  wire \vga_r[3]_i_830_n_0 ;
  wire \vga_r[3]_i_831_n_0 ;
  wire \vga_r[3]_i_832_n_0 ;
  wire \vga_r[3]_i_833_n_0 ;
  wire \vga_r[3]_i_834_n_0 ;
  wire \vga_r[3]_i_835_n_0 ;
  wire \vga_r[3]_i_836_n_0 ;
  wire \vga_r[3]_i_837_n_0 ;
  wire \vga_r[3]_i_838_n_0 ;
  wire \vga_r[3]_i_839_n_0 ;
  wire \vga_r[3]_i_83_n_0 ;
  wire \vga_r[3]_i_840_n_0 ;
  wire \vga_r[3]_i_841_n_0 ;
  wire \vga_r[3]_i_842_n_0 ;
  wire \vga_r[3]_i_843_n_0 ;
  wire \vga_r[3]_i_844_n_0 ;
  wire \vga_r[3]_i_845_n_0 ;
  wire \vga_r[3]_i_846_n_0 ;
  wire \vga_r[3]_i_847_n_0 ;
  wire \vga_r[3]_i_848_n_0 ;
  wire \vga_r[3]_i_849_n_0 ;
  wire \vga_r[3]_i_84_n_0 ;
  wire \vga_r[3]_i_850_n_0 ;
  wire \vga_r[3]_i_851_n_0 ;
  wire \vga_r[3]_i_852_n_0 ;
  wire \vga_r[3]_i_853_n_0 ;
  wire \vga_r[3]_i_856_n_0 ;
  wire \vga_r[3]_i_857_n_0 ;
  wire \vga_r[3]_i_858_n_0 ;
  wire \vga_r[3]_i_859_n_0 ;
  wire \vga_r[3]_i_85_n_0 ;
  wire \vga_r[3]_i_860_n_0 ;
  wire \vga_r[3]_i_861_n_0 ;
  wire \vga_r[3]_i_862_n_0 ;
  wire \vga_r[3]_i_863_n_0 ;
  wire \vga_r[3]_i_864_n_0 ;
  wire \vga_r[3]_i_865_n_0 ;
  wire \vga_r[3]_i_866_n_0 ;
  wire \vga_r[3]_i_867_n_0 ;
  wire \vga_r[3]_i_868_n_0 ;
  wire \vga_r[3]_i_869_n_0 ;
  wire \vga_r[3]_i_86_n_0 ;
  wire \vga_r[3]_i_870_n_0 ;
  wire \vga_r[3]_i_871_n_0 ;
  wire \vga_r[3]_i_872_n_0 ;
  wire \vga_r[3]_i_873_n_0 ;
  wire \vga_r[3]_i_874_n_0 ;
  wire \vga_r[3]_i_875_n_0 ;
  wire \vga_r[3]_i_876_n_0 ;
  wire \vga_r[3]_i_877_n_0 ;
  wire \vga_r[3]_i_878_n_0 ;
  wire \vga_r[3]_i_879_n_0 ;
  wire \vga_r[3]_i_87_n_0 ;
  wire \vga_r[3]_i_880_n_0 ;
  wire \vga_r[3]_i_881_n_0 ;
  wire \vga_r[3]_i_882_n_0 ;
  wire \vga_r[3]_i_883_n_0 ;
  wire \vga_r[3]_i_884_n_0 ;
  wire \vga_r[3]_i_885_n_0 ;
  wire \vga_r[3]_i_886_n_0 ;
  wire \vga_r[3]_i_887_n_0 ;
  wire \vga_r[3]_i_888_n_0 ;
  wire \vga_r[3]_i_889_n_0 ;
  wire \vga_r[3]_i_88_n_0 ;
  wire \vga_r[3]_i_890_n_0 ;
  wire \vga_r[3]_i_892_n_0 ;
  wire \vga_r[3]_i_893_n_0 ;
  wire \vga_r[3]_i_894_n_0 ;
  wire \vga_r[3]_i_895_n_0 ;
  wire \vga_r[3]_i_896_n_0 ;
  wire \vga_r[3]_i_897_n_0 ;
  wire \vga_r[3]_i_898_n_0 ;
  wire \vga_r[3]_i_899_n_0 ;
  wire \vga_r[3]_i_8_n_0 ;
  wire \vga_r[3]_i_900_n_0 ;
  wire \vga_r[3]_i_901_n_0 ;
  wire \vga_r[3]_i_902_n_0 ;
  wire \vga_r[3]_i_903_n_0 ;
  wire \vga_r[3]_i_904_n_0 ;
  wire \vga_r[3]_i_905_n_0 ;
  wire \vga_r[3]_i_906_n_0 ;
  wire \vga_r[3]_i_907_n_0 ;
  wire \vga_r[3]_i_908_n_0 ;
  wire \vga_r[3]_i_910_n_0 ;
  wire \vga_r[3]_i_911_n_0 ;
  wire \vga_r[3]_i_912_n_0 ;
  wire \vga_r[3]_i_913_n_0 ;
  wire \vga_r[3]_i_914_n_0 ;
  wire \vga_r[3]_i_915_n_0 ;
  wire \vga_r[3]_i_916_n_0 ;
  wire \vga_r[3]_i_917_n_0 ;
  wire \vga_r[3]_i_918_n_0 ;
  wire \vga_r[3]_i_919_n_0 ;
  wire \vga_r[3]_i_91_n_0 ;
  wire \vga_r[3]_i_920_n_0 ;
  wire \vga_r[3]_i_921_n_0 ;
  wire \vga_r[3]_i_922_n_0 ;
  wire \vga_r[3]_i_923_n_0 ;
  wire \vga_r[3]_i_924_n_0 ;
  wire \vga_r[3]_i_925_n_0 ;
  wire \vga_r[3]_i_926_n_0 ;
  wire \vga_r[3]_i_927_n_0 ;
  wire \vga_r[3]_i_928_n_0 ;
  wire \vga_r[3]_i_92_n_0 ;
  wire \vga_r[3]_i_930_n_0 ;
  wire \vga_r[3]_i_931_n_0 ;
  wire \vga_r[3]_i_933_n_0 ;
  wire \vga_r[3]_i_934_n_0 ;
  wire \vga_r[3]_i_935_n_0 ;
  wire \vga_r[3]_i_936_n_0 ;
  wire \vga_r[3]_i_937_n_0 ;
  wire \vga_r[3]_i_938_n_0 ;
  wire \vga_r[3]_i_939_n_0 ;
  wire \vga_r[3]_i_940_n_0 ;
  wire \vga_r[3]_i_941_n_0 ;
  wire \vga_r[3]_i_942_n_0 ;
  wire \vga_r[3]_i_943_n_0 ;
  wire \vga_r[3]_i_944_n_0 ;
  wire \vga_r[3]_i_945_n_0 ;
  wire \vga_r[3]_i_946_n_0 ;
  wire \vga_r[3]_i_947_n_0 ;
  wire \vga_r[3]_i_948_n_0 ;
  wire \vga_r[3]_i_949_n_0 ;
  wire \vga_r[3]_i_950_n_0 ;
  wire \vga_r[3]_i_951_n_0 ;
  wire \vga_r[3]_i_952_n_0 ;
  wire \vga_r[3]_i_953_n_0 ;
  wire \vga_r[3]_i_954_n_0 ;
  wire \vga_r[3]_i_955_n_0 ;
  wire \vga_r[3]_i_956_n_0 ;
  wire \vga_r[3]_i_957_n_0 ;
  wire \vga_r[3]_i_958_n_0 ;
  wire \vga_r[3]_i_959_n_0 ;
  wire \vga_r[3]_i_95_n_0 ;
  wire \vga_r[3]_i_960_n_0 ;
  wire \vga_r[3]_i_961_n_0 ;
  wire \vga_r[3]_i_962_n_0 ;
  wire \vga_r[3]_i_963_n_0 ;
  wire \vga_r[3]_i_964_n_0 ;
  wire \vga_r[3]_i_965_n_0 ;
  wire \vga_r[3]_i_966_n_0 ;
  wire \vga_r[3]_i_967_n_0 ;
  wire \vga_r[3]_i_968_n_0 ;
  wire \vga_r[3]_i_969_n_0 ;
  wire \vga_r[3]_i_96_n_0 ;
  wire \vga_r[3]_i_970_n_0 ;
  wire \vga_r[3]_i_971_n_0 ;
  wire \vga_r[3]_i_972_n_0 ;
  wire \vga_r[3]_i_973_n_0 ;
  wire \vga_r[3]_i_974_n_0 ;
  wire \vga_r[3]_i_975_n_0 ;
  wire \vga_r[3]_i_976_n_0 ;
  wire \vga_r[3]_i_979_n_0 ;
  wire \vga_r[3]_i_980_n_0 ;
  wire \vga_r[3]_i_982_n_0 ;
  wire \vga_r[3]_i_983_n_0 ;
  wire \vga_r[3]_i_984_n_0 ;
  wire \vga_r[3]_i_985_n_0 ;
  wire \vga_r[3]_i_986_n_0 ;
  wire \vga_r[3]_i_987_n_0 ;
  wire \vga_r[3]_i_988_n_0 ;
  wire \vga_r[3]_i_989_n_0 ;
  wire \vga_r[3]_i_990_n_0 ;
  wire \vga_r[3]_i_991_n_0 ;
  wire \vga_r[3]_i_992_n_0 ;
  wire \vga_r[3]_i_994_n_0 ;
  wire \vga_r[3]_i_995_n_0 ;
  wire \vga_r[3]_i_997_n_0 ;
  wire \vga_r[3]_i_998_n_0 ;
  wire \vga_r[3]_i_999_n_0 ;
  wire \vga_r[3]_i_99_n_0 ;
  wire \vga_r[3]_i_9_n_0 ;
  wire \vga_r_reg[3]_i_101_n_0 ;
  wire \vga_r_reg[3]_i_101_n_1 ;
  wire \vga_r_reg[3]_i_101_n_2 ;
  wire \vga_r_reg[3]_i_101_n_3 ;
  wire \vga_r_reg[3]_i_1021_n_0 ;
  wire \vga_r_reg[3]_i_1021_n_1 ;
  wire \vga_r_reg[3]_i_1021_n_2 ;
  wire \vga_r_reg[3]_i_1021_n_3 ;
  wire \vga_r_reg[3]_i_102_n_0 ;
  wire \vga_r_reg[3]_i_102_n_1 ;
  wire \vga_r_reg[3]_i_102_n_2 ;
  wire \vga_r_reg[3]_i_102_n_3 ;
  wire \vga_r_reg[3]_i_1032_n_0 ;
  wire \vga_r_reg[3]_i_1032_n_1 ;
  wire \vga_r_reg[3]_i_1032_n_2 ;
  wire \vga_r_reg[3]_i_1032_n_3 ;
  wire \vga_r_reg[3]_i_1032_n_4 ;
  wire \vga_r_reg[3]_i_1032_n_5 ;
  wire \vga_r_reg[3]_i_1032_n_6 ;
  wire \vga_r_reg[3]_i_1032_n_7 ;
  wire [3:0]\vga_r_reg[3]_i_1052_0 ;
  wire [3:0]\vga_r_reg[3]_i_1052_1 ;
  wire \vga_r_reg[3]_i_1052_n_0 ;
  wire \vga_r_reg[3]_i_1052_n_1 ;
  wire \vga_r_reg[3]_i_1052_n_2 ;
  wire \vga_r_reg[3]_i_1052_n_3 ;
  wire \vga_r_reg[3]_i_1057_n_0 ;
  wire \vga_r_reg[3]_i_1057_n_1 ;
  wire \vga_r_reg[3]_i_1057_n_2 ;
  wire \vga_r_reg[3]_i_1057_n_3 ;
  wire \vga_r_reg[3]_i_1057_n_4 ;
  wire \vga_r_reg[3]_i_1057_n_5 ;
  wire \vga_r_reg[3]_i_1057_n_6 ;
  wire \vga_r_reg[3]_i_1057_n_7 ;
  wire \vga_r_reg[3]_i_1058_n_0 ;
  wire \vga_r_reg[3]_i_1058_n_1 ;
  wire \vga_r_reg[3]_i_1058_n_2 ;
  wire \vga_r_reg[3]_i_1058_n_3 ;
  wire \vga_r_reg[3]_i_1058_n_4 ;
  wire \vga_r_reg[3]_i_1058_n_5 ;
  wire \vga_r_reg[3]_i_1058_n_6 ;
  wire \vga_r_reg[3]_i_1058_n_7 ;
  wire \vga_r_reg[3]_i_107_n_0 ;
  wire \vga_r_reg[3]_i_107_n_1 ;
  wire \vga_r_reg[3]_i_107_n_2 ;
  wire \vga_r_reg[3]_i_107_n_3 ;
  wire \vga_r_reg[3]_i_1081_n_0 ;
  wire \vga_r_reg[3]_i_1081_n_1 ;
  wire \vga_r_reg[3]_i_1081_n_2 ;
  wire \vga_r_reg[3]_i_1081_n_3 ;
  wire \vga_r_reg[3]_i_1081_n_4 ;
  wire \vga_r_reg[3]_i_1081_n_5 ;
  wire \vga_r_reg[3]_i_1081_n_6 ;
  wire \vga_r_reg[3]_i_1081_n_7 ;
  wire \vga_r_reg[3]_i_1082_n_0 ;
  wire \vga_r_reg[3]_i_1082_n_1 ;
  wire \vga_r_reg[3]_i_1082_n_2 ;
  wire \vga_r_reg[3]_i_1082_n_3 ;
  wire \vga_r_reg[3]_i_1082_n_4 ;
  wire \vga_r_reg[3]_i_1082_n_5 ;
  wire \vga_r_reg[3]_i_1082_n_6 ;
  wire \vga_r_reg[3]_i_1082_n_7 ;
  wire \vga_r_reg[3]_i_1086_n_1 ;
  wire \vga_r_reg[3]_i_1086_n_2 ;
  wire \vga_r_reg[3]_i_1086_n_3 ;
  wire \vga_r_reg[3]_i_1086_n_4 ;
  wire \vga_r_reg[3]_i_1086_n_5 ;
  wire \vga_r_reg[3]_i_1086_n_6 ;
  wire \vga_r_reg[3]_i_1086_n_7 ;
  wire \vga_r_reg[3]_i_108_n_0 ;
  wire \vga_r_reg[3]_i_108_n_1 ;
  wire \vga_r_reg[3]_i_108_n_2 ;
  wire \vga_r_reg[3]_i_108_n_3 ;
  wire \vga_r_reg[3]_i_1099_n_0 ;
  wire \vga_r_reg[3]_i_1099_n_1 ;
  wire \vga_r_reg[3]_i_1099_n_2 ;
  wire \vga_r_reg[3]_i_1099_n_3 ;
  wire \vga_r_reg[3]_i_1099_n_4 ;
  wire \vga_r_reg[3]_i_1099_n_5 ;
  wire \vga_r_reg[3]_i_1099_n_6 ;
  wire \vga_r_reg[3]_i_1099_n_7 ;
  wire \vga_r_reg[3]_i_109_n_0 ;
  wire \vga_r_reg[3]_i_109_n_1 ;
  wire \vga_r_reg[3]_i_109_n_2 ;
  wire \vga_r_reg[3]_i_109_n_3 ;
  wire \vga_r_reg[3]_i_1100_n_0 ;
  wire \vga_r_reg[3]_i_1100_n_1 ;
  wire \vga_r_reg[3]_i_1100_n_2 ;
  wire \vga_r_reg[3]_i_1100_n_3 ;
  wire \vga_r_reg[3]_i_1100_n_4 ;
  wire \vga_r_reg[3]_i_1100_n_5 ;
  wire \vga_r_reg[3]_i_1100_n_6 ;
  wire \vga_r_reg[3]_i_1100_n_7 ;
  wire \vga_r_reg[3]_i_1104_n_1 ;
  wire \vga_r_reg[3]_i_1104_n_2 ;
  wire \vga_r_reg[3]_i_1104_n_3 ;
  wire \vga_r_reg[3]_i_1104_n_4 ;
  wire \vga_r_reg[3]_i_1104_n_5 ;
  wire \vga_r_reg[3]_i_1104_n_6 ;
  wire \vga_r_reg[3]_i_1104_n_7 ;
  wire \vga_r_reg[3]_i_1107_n_0 ;
  wire \vga_r_reg[3]_i_1107_n_1 ;
  wire \vga_r_reg[3]_i_1107_n_2 ;
  wire \vga_r_reg[3]_i_1107_n_3 ;
  wire \vga_r_reg[3]_i_1107_n_4 ;
  wire \vga_r_reg[3]_i_1107_n_5 ;
  wire \vga_r_reg[3]_i_1107_n_6 ;
  wire \vga_r_reg[3]_i_1107_n_7 ;
  wire \vga_r_reg[3]_i_1112_n_0 ;
  wire \vga_r_reg[3]_i_1112_n_1 ;
  wire \vga_r_reg[3]_i_1112_n_2 ;
  wire \vga_r_reg[3]_i_1112_n_3 ;
  wire \vga_r_reg[3]_i_1112_n_4 ;
  wire \vga_r_reg[3]_i_1112_n_5 ;
  wire \vga_r_reg[3]_i_1112_n_6 ;
  wire \vga_r_reg[3]_i_1112_n_7 ;
  wire \vga_r_reg[3]_i_1121_n_1 ;
  wire \vga_r_reg[3]_i_1121_n_2 ;
  wire \vga_r_reg[3]_i_1121_n_3 ;
  wire \vga_r_reg[3]_i_1121_n_4 ;
  wire \vga_r_reg[3]_i_1121_n_5 ;
  wire \vga_r_reg[3]_i_1121_n_6 ;
  wire \vga_r_reg[3]_i_1121_n_7 ;
  wire \vga_r_reg[3]_i_1122_n_0 ;
  wire \vga_r_reg[3]_i_1122_n_1 ;
  wire \vga_r_reg[3]_i_1122_n_2 ;
  wire \vga_r_reg[3]_i_1122_n_3 ;
  wire \vga_r_reg[3]_i_1122_n_4 ;
  wire \vga_r_reg[3]_i_1122_n_5 ;
  wire \vga_r_reg[3]_i_1122_n_6 ;
  wire \vga_r_reg[3]_i_1122_n_7 ;
  wire \vga_r_reg[3]_i_1123_n_1 ;
  wire \vga_r_reg[3]_i_1123_n_2 ;
  wire \vga_r_reg[3]_i_1123_n_3 ;
  wire \vga_r_reg[3]_i_1123_n_4 ;
  wire \vga_r_reg[3]_i_1123_n_5 ;
  wire \vga_r_reg[3]_i_1123_n_6 ;
  wire \vga_r_reg[3]_i_1123_n_7 ;
  wire \vga_r_reg[3]_i_1124_n_0 ;
  wire \vga_r_reg[3]_i_1124_n_1 ;
  wire \vga_r_reg[3]_i_1124_n_2 ;
  wire \vga_r_reg[3]_i_1124_n_3 ;
  wire \vga_r_reg[3]_i_1124_n_4 ;
  wire \vga_r_reg[3]_i_1124_n_5 ;
  wire \vga_r_reg[3]_i_1124_n_6 ;
  wire \vga_r_reg[3]_i_1124_n_7 ;
  wire \vga_r_reg[3]_i_1133_n_0 ;
  wire \vga_r_reg[3]_i_1133_n_1 ;
  wire \vga_r_reg[3]_i_1133_n_2 ;
  wire \vga_r_reg[3]_i_1133_n_3 ;
  wire \vga_r_reg[3]_i_1133_n_4 ;
  wire \vga_r_reg[3]_i_1133_n_5 ;
  wire \vga_r_reg[3]_i_1133_n_6 ;
  wire \vga_r_reg[3]_i_1133_n_7 ;
  wire \vga_r_reg[3]_i_1141_n_0 ;
  wire \vga_r_reg[3]_i_1141_n_1 ;
  wire \vga_r_reg[3]_i_1141_n_2 ;
  wire \vga_r_reg[3]_i_1141_n_3 ;
  wire \vga_r_reg[3]_i_1141_n_4 ;
  wire \vga_r_reg[3]_i_1141_n_5 ;
  wire \vga_r_reg[3]_i_1141_n_6 ;
  wire \vga_r_reg[3]_i_1141_n_7 ;
  wire \vga_r_reg[3]_i_1142_n_0 ;
  wire \vga_r_reg[3]_i_1142_n_1 ;
  wire \vga_r_reg[3]_i_1142_n_2 ;
  wire \vga_r_reg[3]_i_1142_n_3 ;
  wire \vga_r_reg[3]_i_1142_n_4 ;
  wire \vga_r_reg[3]_i_1142_n_5 ;
  wire \vga_r_reg[3]_i_1142_n_6 ;
  wire \vga_r_reg[3]_i_1142_n_7 ;
  wire \vga_r_reg[3]_i_1143_n_1 ;
  wire \vga_r_reg[3]_i_1143_n_2 ;
  wire \vga_r_reg[3]_i_1143_n_3 ;
  wire \vga_r_reg[3]_i_1143_n_4 ;
  wire \vga_r_reg[3]_i_1143_n_5 ;
  wire \vga_r_reg[3]_i_1143_n_6 ;
  wire \vga_r_reg[3]_i_1143_n_7 ;
  wire \vga_r_reg[3]_i_1146_n_0 ;
  wire \vga_r_reg[3]_i_1146_n_1 ;
  wire \vga_r_reg[3]_i_1146_n_2 ;
  wire \vga_r_reg[3]_i_1146_n_3 ;
  wire \vga_r_reg[3]_i_1146_n_4 ;
  wire \vga_r_reg[3]_i_1146_n_5 ;
  wire \vga_r_reg[3]_i_1146_n_6 ;
  wire \vga_r_reg[3]_i_1146_n_7 ;
  wire \vga_r_reg[3]_i_114_n_0 ;
  wire \vga_r_reg[3]_i_114_n_1 ;
  wire \vga_r_reg[3]_i_114_n_2 ;
  wire \vga_r_reg[3]_i_114_n_3 ;
  wire \vga_r_reg[3]_i_1159_n_0 ;
  wire \vga_r_reg[3]_i_1159_n_1 ;
  wire \vga_r_reg[3]_i_1159_n_2 ;
  wire \vga_r_reg[3]_i_1159_n_3 ;
  wire \vga_r_reg[3]_i_1159_n_4 ;
  wire \vga_r_reg[3]_i_1159_n_5 ;
  wire \vga_r_reg[3]_i_1159_n_6 ;
  wire \vga_r_reg[3]_i_1159_n_7 ;
  wire \vga_r_reg[3]_i_1160_n_0 ;
  wire \vga_r_reg[3]_i_1160_n_1 ;
  wire \vga_r_reg[3]_i_1160_n_2 ;
  wire \vga_r_reg[3]_i_1160_n_3 ;
  wire \vga_r_reg[3]_i_1160_n_4 ;
  wire \vga_r_reg[3]_i_1160_n_5 ;
  wire \vga_r_reg[3]_i_1160_n_6 ;
  wire \vga_r_reg[3]_i_1160_n_7 ;
  wire \vga_r_reg[3]_i_1164_n_1 ;
  wire \vga_r_reg[3]_i_1164_n_2 ;
  wire \vga_r_reg[3]_i_1164_n_3 ;
  wire \vga_r_reg[3]_i_1164_n_4 ;
  wire \vga_r_reg[3]_i_1164_n_5 ;
  wire \vga_r_reg[3]_i_1164_n_6 ;
  wire \vga_r_reg[3]_i_1164_n_7 ;
  wire \vga_r_reg[3]_i_1169_n_1 ;
  wire \vga_r_reg[3]_i_1169_n_2 ;
  wire \vga_r_reg[3]_i_1169_n_3 ;
  wire \vga_r_reg[3]_i_1169_n_4 ;
  wire \vga_r_reg[3]_i_1169_n_5 ;
  wire \vga_r_reg[3]_i_1169_n_6 ;
  wire \vga_r_reg[3]_i_1169_n_7 ;
  wire \vga_r_reg[3]_i_1170_n_0 ;
  wire \vga_r_reg[3]_i_1170_n_1 ;
  wire \vga_r_reg[3]_i_1170_n_2 ;
  wire \vga_r_reg[3]_i_1170_n_3 ;
  wire \vga_r_reg[3]_i_1170_n_4 ;
  wire \vga_r_reg[3]_i_1170_n_5 ;
  wire \vga_r_reg[3]_i_1170_n_6 ;
  wire \vga_r_reg[3]_i_1170_n_7 ;
  wire \vga_r_reg[3]_i_1171_n_0 ;
  wire \vga_r_reg[3]_i_1171_n_1 ;
  wire \vga_r_reg[3]_i_1171_n_2 ;
  wire \vga_r_reg[3]_i_1171_n_3 ;
  wire \vga_r_reg[3]_i_1171_n_4 ;
  wire \vga_r_reg[3]_i_1171_n_5 ;
  wire \vga_r_reg[3]_i_1171_n_6 ;
  wire \vga_r_reg[3]_i_1171_n_7 ;
  wire \vga_r_reg[3]_i_1179_n_1 ;
  wire \vga_r_reg[3]_i_1179_n_2 ;
  wire \vga_r_reg[3]_i_1179_n_3 ;
  wire \vga_r_reg[3]_i_1179_n_4 ;
  wire \vga_r_reg[3]_i_1179_n_5 ;
  wire \vga_r_reg[3]_i_1179_n_6 ;
  wire \vga_r_reg[3]_i_1179_n_7 ;
  wire \vga_r_reg[3]_i_1180_n_0 ;
  wire \vga_r_reg[3]_i_1180_n_1 ;
  wire \vga_r_reg[3]_i_1180_n_2 ;
  wire \vga_r_reg[3]_i_1180_n_3 ;
  wire \vga_r_reg[3]_i_1180_n_4 ;
  wire \vga_r_reg[3]_i_1180_n_5 ;
  wire \vga_r_reg[3]_i_1180_n_6 ;
  wire \vga_r_reg[3]_i_1180_n_7 ;
  wire \vga_r_reg[3]_i_1188_n_0 ;
  wire \vga_r_reg[3]_i_1188_n_1 ;
  wire \vga_r_reg[3]_i_1188_n_2 ;
  wire \vga_r_reg[3]_i_1188_n_3 ;
  wire \vga_r_reg[3]_i_1188_n_4 ;
  wire \vga_r_reg[3]_i_1188_n_5 ;
  wire \vga_r_reg[3]_i_1188_n_6 ;
  wire \vga_r_reg[3]_i_1188_n_7 ;
  wire \vga_r_reg[3]_i_1197_n_0 ;
  wire \vga_r_reg[3]_i_1197_n_1 ;
  wire \vga_r_reg[3]_i_1197_n_2 ;
  wire \vga_r_reg[3]_i_1197_n_3 ;
  wire \vga_r_reg[3]_i_1197_n_4 ;
  wire \vga_r_reg[3]_i_1197_n_5 ;
  wire \vga_r_reg[3]_i_1197_n_6 ;
  wire \vga_r_reg[3]_i_1197_n_7 ;
  wire \vga_r_reg[3]_i_1198_n_0 ;
  wire \vga_r_reg[3]_i_1198_n_1 ;
  wire \vga_r_reg[3]_i_1198_n_2 ;
  wire \vga_r_reg[3]_i_1198_n_3 ;
  wire \vga_r_reg[3]_i_1198_n_4 ;
  wire \vga_r_reg[3]_i_1198_n_5 ;
  wire \vga_r_reg[3]_i_1198_n_6 ;
  wire \vga_r_reg[3]_i_1198_n_7 ;
  wire \vga_r_reg[3]_i_1206_n_1 ;
  wire \vga_r_reg[3]_i_1206_n_2 ;
  wire \vga_r_reg[3]_i_1206_n_3 ;
  wire \vga_r_reg[3]_i_1206_n_4 ;
  wire \vga_r_reg[3]_i_1206_n_5 ;
  wire \vga_r_reg[3]_i_1206_n_6 ;
  wire \vga_r_reg[3]_i_1206_n_7 ;
  wire \vga_r_reg[3]_i_1215_n_0 ;
  wire \vga_r_reg[3]_i_1215_n_1 ;
  wire \vga_r_reg[3]_i_1215_n_2 ;
  wire \vga_r_reg[3]_i_1215_n_3 ;
  wire \vga_r_reg[3]_i_1215_n_4 ;
  wire \vga_r_reg[3]_i_1215_n_5 ;
  wire \vga_r_reg[3]_i_1215_n_6 ;
  wire \vga_r_reg[3]_i_1215_n_7 ;
  wire \vga_r_reg[3]_i_1216_n_0 ;
  wire \vga_r_reg[3]_i_1216_n_1 ;
  wire \vga_r_reg[3]_i_1216_n_2 ;
  wire \vga_r_reg[3]_i_1216_n_3 ;
  wire \vga_r_reg[3]_i_1216_n_4 ;
  wire \vga_r_reg[3]_i_1216_n_5 ;
  wire \vga_r_reg[3]_i_1216_n_6 ;
  wire \vga_r_reg[3]_i_1216_n_7 ;
  wire \vga_r_reg[3]_i_1220_n_1 ;
  wire \vga_r_reg[3]_i_1220_n_2 ;
  wire \vga_r_reg[3]_i_1220_n_3 ;
  wire \vga_r_reg[3]_i_1220_n_4 ;
  wire \vga_r_reg[3]_i_1220_n_5 ;
  wire \vga_r_reg[3]_i_1220_n_6 ;
  wire \vga_r_reg[3]_i_1220_n_7 ;
  wire \vga_r_reg[3]_i_1225_n_1 ;
  wire \vga_r_reg[3]_i_1225_n_2 ;
  wire \vga_r_reg[3]_i_1225_n_3 ;
  wire \vga_r_reg[3]_i_1225_n_4 ;
  wire \vga_r_reg[3]_i_1225_n_5 ;
  wire \vga_r_reg[3]_i_1225_n_6 ;
  wire \vga_r_reg[3]_i_1225_n_7 ;
  wire \vga_r_reg[3]_i_1226_n_0 ;
  wire \vga_r_reg[3]_i_1226_n_1 ;
  wire \vga_r_reg[3]_i_1226_n_2 ;
  wire \vga_r_reg[3]_i_1226_n_3 ;
  wire \vga_r_reg[3]_i_1226_n_4 ;
  wire \vga_r_reg[3]_i_1226_n_5 ;
  wire \vga_r_reg[3]_i_1226_n_6 ;
  wire \vga_r_reg[3]_i_1226_n_7 ;
  wire \vga_r_reg[3]_i_1227_n_0 ;
  wire \vga_r_reg[3]_i_1227_n_1 ;
  wire \vga_r_reg[3]_i_1227_n_2 ;
  wire \vga_r_reg[3]_i_1227_n_3 ;
  wire \vga_r_reg[3]_i_1227_n_4 ;
  wire \vga_r_reg[3]_i_1227_n_5 ;
  wire \vga_r_reg[3]_i_1227_n_6 ;
  wire \vga_r_reg[3]_i_1227_n_7 ;
  wire \vga_r_reg[3]_i_1230_n_0 ;
  wire \vga_r_reg[3]_i_1230_n_1 ;
  wire \vga_r_reg[3]_i_1230_n_2 ;
  wire \vga_r_reg[3]_i_1230_n_3 ;
  wire \vga_r_reg[3]_i_1230_n_4 ;
  wire \vga_r_reg[3]_i_1230_n_5 ;
  wire \vga_r_reg[3]_i_1230_n_6 ;
  wire \vga_r_reg[3]_i_1230_n_7 ;
  wire \vga_r_reg[3]_i_1237_n_0 ;
  wire \vga_r_reg[3]_i_1237_n_1 ;
  wire \vga_r_reg[3]_i_1237_n_2 ;
  wire \vga_r_reg[3]_i_1237_n_3 ;
  wire \vga_r_reg[3]_i_1237_n_4 ;
  wire \vga_r_reg[3]_i_1237_n_5 ;
  wire \vga_r_reg[3]_i_1237_n_6 ;
  wire \vga_r_reg[3]_i_1237_n_7 ;
  wire \vga_r_reg[3]_i_123_n_0 ;
  wire \vga_r_reg[3]_i_123_n_1 ;
  wire \vga_r_reg[3]_i_123_n_2 ;
  wire \vga_r_reg[3]_i_123_n_3 ;
  wire \vga_r_reg[3]_i_1242_n_0 ;
  wire \vga_r_reg[3]_i_1242_n_1 ;
  wire \vga_r_reg[3]_i_1242_n_2 ;
  wire \vga_r_reg[3]_i_1242_n_3 ;
  wire \vga_r_reg[3]_i_1242_n_4 ;
  wire \vga_r_reg[3]_i_1242_n_5 ;
  wire \vga_r_reg[3]_i_1242_n_6 ;
  wire \vga_r_reg[3]_i_1242_n_7 ;
  wire \vga_r_reg[3]_i_1243_n_0 ;
  wire \vga_r_reg[3]_i_1243_n_1 ;
  wire \vga_r_reg[3]_i_1243_n_2 ;
  wire \vga_r_reg[3]_i_1243_n_3 ;
  wire \vga_r_reg[3]_i_1243_n_4 ;
  wire \vga_r_reg[3]_i_1243_n_5 ;
  wire \vga_r_reg[3]_i_1243_n_6 ;
  wire \vga_r_reg[3]_i_1243_n_7 ;
  wire \vga_r_reg[3]_i_1244_n_1 ;
  wire \vga_r_reg[3]_i_1244_n_2 ;
  wire \vga_r_reg[3]_i_1244_n_3 ;
  wire \vga_r_reg[3]_i_1244_n_4 ;
  wire \vga_r_reg[3]_i_1244_n_5 ;
  wire \vga_r_reg[3]_i_1244_n_6 ;
  wire \vga_r_reg[3]_i_1244_n_7 ;
  wire \vga_r_reg[3]_i_124_n_0 ;
  wire \vga_r_reg[3]_i_124_n_1 ;
  wire \vga_r_reg[3]_i_124_n_2 ;
  wire \vga_r_reg[3]_i_124_n_3 ;
  wire \vga_r_reg[3]_i_1255_n_0 ;
  wire \vga_r_reg[3]_i_1255_n_1 ;
  wire \vga_r_reg[3]_i_1255_n_2 ;
  wire \vga_r_reg[3]_i_1255_n_3 ;
  wire \vga_r_reg[3]_i_1255_n_4 ;
  wire \vga_r_reg[3]_i_1255_n_5 ;
  wire \vga_r_reg[3]_i_1255_n_6 ;
  wire \vga_r_reg[3]_i_1255_n_7 ;
  wire \vga_r_reg[3]_i_125_n_1 ;
  wire \vga_r_reg[3]_i_125_n_2 ;
  wire \vga_r_reg[3]_i_125_n_3 ;
  wire \vga_r_reg[3]_i_1260_n_1 ;
  wire \vga_r_reg[3]_i_1260_n_2 ;
  wire \vga_r_reg[3]_i_1260_n_3 ;
  wire \vga_r_reg[3]_i_1260_n_4 ;
  wire \vga_r_reg[3]_i_1260_n_5 ;
  wire \vga_r_reg[3]_i_1260_n_6 ;
  wire \vga_r_reg[3]_i_1260_n_7 ;
  wire \vga_r_reg[3]_i_1261_n_0 ;
  wire \vga_r_reg[3]_i_1261_n_1 ;
  wire \vga_r_reg[3]_i_1261_n_2 ;
  wire \vga_r_reg[3]_i_1261_n_3 ;
  wire \vga_r_reg[3]_i_1261_n_4 ;
  wire \vga_r_reg[3]_i_1261_n_5 ;
  wire \vga_r_reg[3]_i_1261_n_6 ;
  wire \vga_r_reg[3]_i_1261_n_7 ;
  wire \vga_r_reg[3]_i_1262_n_0 ;
  wire \vga_r_reg[3]_i_1262_n_1 ;
  wire \vga_r_reg[3]_i_1262_n_2 ;
  wire \vga_r_reg[3]_i_1262_n_3 ;
  wire \vga_r_reg[3]_i_1262_n_4 ;
  wire \vga_r_reg[3]_i_1262_n_5 ;
  wire \vga_r_reg[3]_i_1262_n_6 ;
  wire \vga_r_reg[3]_i_1262_n_7 ;
  wire \vga_r_reg[3]_i_1269_n_0 ;
  wire \vga_r_reg[3]_i_1269_n_1 ;
  wire \vga_r_reg[3]_i_1269_n_2 ;
  wire \vga_r_reg[3]_i_1269_n_3 ;
  wire \vga_r_reg[3]_i_1269_n_4 ;
  wire \vga_r_reg[3]_i_1269_n_5 ;
  wire \vga_r_reg[3]_i_1269_n_6 ;
  wire \vga_r_reg[3]_i_1269_n_7 ;
  wire \vga_r_reg[3]_i_1274_n_0 ;
  wire \vga_r_reg[3]_i_1274_n_1 ;
  wire \vga_r_reg[3]_i_1274_n_2 ;
  wire \vga_r_reg[3]_i_1274_n_3 ;
  wire \vga_r_reg[3]_i_1274_n_4 ;
  wire \vga_r_reg[3]_i_1274_n_5 ;
  wire \vga_r_reg[3]_i_1274_n_6 ;
  wire \vga_r_reg[3]_i_1274_n_7 ;
  wire \vga_r_reg[3]_i_1275_n_0 ;
  wire \vga_r_reg[3]_i_1275_n_1 ;
  wire \vga_r_reg[3]_i_1275_n_2 ;
  wire \vga_r_reg[3]_i_1275_n_3 ;
  wire \vga_r_reg[3]_i_1275_n_4 ;
  wire \vga_r_reg[3]_i_1275_n_5 ;
  wire \vga_r_reg[3]_i_1275_n_6 ;
  wire \vga_r_reg[3]_i_1275_n_7 ;
  wire \vga_r_reg[3]_i_1276_n_1 ;
  wire \vga_r_reg[3]_i_1276_n_2 ;
  wire \vga_r_reg[3]_i_1276_n_3 ;
  wire \vga_r_reg[3]_i_1276_n_4 ;
  wire \vga_r_reg[3]_i_1276_n_5 ;
  wire \vga_r_reg[3]_i_1276_n_6 ;
  wire \vga_r_reg[3]_i_1276_n_7 ;
  wire \vga_r_reg[3]_i_1285_n_1 ;
  wire \vga_r_reg[3]_i_1285_n_2 ;
  wire \vga_r_reg[3]_i_1285_n_3 ;
  wire \vga_r_reg[3]_i_1285_n_4 ;
  wire \vga_r_reg[3]_i_1285_n_5 ;
  wire \vga_r_reg[3]_i_1285_n_6 ;
  wire \vga_r_reg[3]_i_1285_n_7 ;
  wire \vga_r_reg[3]_i_1286_n_0 ;
  wire \vga_r_reg[3]_i_1286_n_1 ;
  wire \vga_r_reg[3]_i_1286_n_2 ;
  wire \vga_r_reg[3]_i_1286_n_3 ;
  wire \vga_r_reg[3]_i_1286_n_4 ;
  wire \vga_r_reg[3]_i_1286_n_5 ;
  wire \vga_r_reg[3]_i_1286_n_6 ;
  wire \vga_r_reg[3]_i_1286_n_7 ;
  wire \vga_r_reg[3]_i_1290_n_0 ;
  wire \vga_r_reg[3]_i_1290_n_1 ;
  wire \vga_r_reg[3]_i_1290_n_2 ;
  wire \vga_r_reg[3]_i_1290_n_3 ;
  wire \vga_r_reg[3]_i_1290_n_4 ;
  wire \vga_r_reg[3]_i_1290_n_5 ;
  wire \vga_r_reg[3]_i_1290_n_6 ;
  wire \vga_r_reg[3]_i_1290_n_7 ;
  wire \vga_r_reg[3]_i_1291_n_1 ;
  wire \vga_r_reg[3]_i_1291_n_2 ;
  wire \vga_r_reg[3]_i_1291_n_3 ;
  wire \vga_r_reg[3]_i_1291_n_4 ;
  wire \vga_r_reg[3]_i_1291_n_5 ;
  wire \vga_r_reg[3]_i_1291_n_6 ;
  wire \vga_r_reg[3]_i_1291_n_7 ;
  wire \vga_r_reg[3]_i_1292_n_0 ;
  wire \vga_r_reg[3]_i_1292_n_1 ;
  wire \vga_r_reg[3]_i_1292_n_2 ;
  wire \vga_r_reg[3]_i_1292_n_3 ;
  wire \vga_r_reg[3]_i_1292_n_4 ;
  wire \vga_r_reg[3]_i_1292_n_5 ;
  wire \vga_r_reg[3]_i_1292_n_6 ;
  wire \vga_r_reg[3]_i_1292_n_7 ;
  wire \vga_r_reg[3]_i_1300_n_0 ;
  wire \vga_r_reg[3]_i_1300_n_1 ;
  wire \vga_r_reg[3]_i_1300_n_2 ;
  wire \vga_r_reg[3]_i_1300_n_3 ;
  wire \vga_r_reg[3]_i_1300_n_4 ;
  wire \vga_r_reg[3]_i_1300_n_5 ;
  wire \vga_r_reg[3]_i_1300_n_6 ;
  wire \vga_r_reg[3]_i_1300_n_7 ;
  wire \vga_r_reg[3]_i_1301_n_0 ;
  wire \vga_r_reg[3]_i_1301_n_1 ;
  wire \vga_r_reg[3]_i_1301_n_2 ;
  wire \vga_r_reg[3]_i_1301_n_3 ;
  wire \vga_r_reg[3]_i_1301_n_4 ;
  wire \vga_r_reg[3]_i_1301_n_5 ;
  wire \vga_r_reg[3]_i_1301_n_6 ;
  wire \vga_r_reg[3]_i_1301_n_7 ;
  wire \vga_r_reg[3]_i_1302_n_0 ;
  wire \vga_r_reg[3]_i_1302_n_1 ;
  wire \vga_r_reg[3]_i_1302_n_2 ;
  wire \vga_r_reg[3]_i_1302_n_3 ;
  wire \vga_r_reg[3]_i_1302_n_4 ;
  wire \vga_r_reg[3]_i_1302_n_5 ;
  wire \vga_r_reg[3]_i_1302_n_6 ;
  wire \vga_r_reg[3]_i_1302_n_7 ;
  wire \vga_r_reg[3]_i_130_n_0 ;
  wire \vga_r_reg[3]_i_130_n_1 ;
  wire \vga_r_reg[3]_i_130_n_2 ;
  wire \vga_r_reg[3]_i_130_n_3 ;
  wire \vga_r_reg[3]_i_1317_n_1 ;
  wire \vga_r_reg[3]_i_1317_n_2 ;
  wire \vga_r_reg[3]_i_1317_n_3 ;
  wire \vga_r_reg[3]_i_1317_n_4 ;
  wire \vga_r_reg[3]_i_1317_n_5 ;
  wire \vga_r_reg[3]_i_1317_n_6 ;
  wire \vga_r_reg[3]_i_1317_n_7 ;
  wire \vga_r_reg[3]_i_1318_n_0 ;
  wire \vga_r_reg[3]_i_1318_n_1 ;
  wire \vga_r_reg[3]_i_1318_n_2 ;
  wire \vga_r_reg[3]_i_1318_n_3 ;
  wire \vga_r_reg[3]_i_1318_n_4 ;
  wire \vga_r_reg[3]_i_1318_n_5 ;
  wire \vga_r_reg[3]_i_1318_n_6 ;
  wire \vga_r_reg[3]_i_1318_n_7 ;
  wire \vga_r_reg[3]_i_1326_n_0 ;
  wire \vga_r_reg[3]_i_1326_n_1 ;
  wire \vga_r_reg[3]_i_1326_n_2 ;
  wire \vga_r_reg[3]_i_1326_n_3 ;
  wire \vga_r_reg[3]_i_1326_n_4 ;
  wire \vga_r_reg[3]_i_1326_n_5 ;
  wire \vga_r_reg[3]_i_1326_n_6 ;
  wire \vga_r_reg[3]_i_1326_n_7 ;
  wire \vga_r_reg[3]_i_1335_n_0 ;
  wire \vga_r_reg[3]_i_1335_n_1 ;
  wire \vga_r_reg[3]_i_1335_n_2 ;
  wire \vga_r_reg[3]_i_1335_n_3 ;
  wire \vga_r_reg[3]_i_1335_n_4 ;
  wire \vga_r_reg[3]_i_1335_n_5 ;
  wire \vga_r_reg[3]_i_1335_n_6 ;
  wire \vga_r_reg[3]_i_1335_n_7 ;
  wire \vga_r_reg[3]_i_1336_n_0 ;
  wire \vga_r_reg[3]_i_1336_n_1 ;
  wire \vga_r_reg[3]_i_1336_n_2 ;
  wire \vga_r_reg[3]_i_1336_n_3 ;
  wire \vga_r_reg[3]_i_1336_n_4 ;
  wire \vga_r_reg[3]_i_1336_n_5 ;
  wire \vga_r_reg[3]_i_1336_n_6 ;
  wire \vga_r_reg[3]_i_1336_n_7 ;
  wire \vga_r_reg[3]_i_1340_n_1 ;
  wire \vga_r_reg[3]_i_1340_n_2 ;
  wire \vga_r_reg[3]_i_1340_n_3 ;
  wire \vga_r_reg[3]_i_1340_n_4 ;
  wire \vga_r_reg[3]_i_1340_n_5 ;
  wire \vga_r_reg[3]_i_1340_n_6 ;
  wire \vga_r_reg[3]_i_1340_n_7 ;
  wire \vga_r_reg[3]_i_1341_0 ;
  wire \vga_r_reg[3]_i_1341_1 ;
  wire [3:0]\vga_r_reg[3]_i_1341_2 ;
  wire \vga_r_reg[3]_i_1341_3 ;
  wire \vga_r_reg[3]_i_1341_n_0 ;
  wire \vga_r_reg[3]_i_1341_n_1 ;
  wire \vga_r_reg[3]_i_1341_n_2 ;
  wire \vga_r_reg[3]_i_1341_n_3 ;
  wire \vga_r_reg[3]_i_1351_n_3 ;
  wire [3:0]\vga_r_reg[3]_i_1352_0 ;
  wire \vga_r_reg[3]_i_1352_n_0 ;
  wire \vga_r_reg[3]_i_1352_n_1 ;
  wire \vga_r_reg[3]_i_1352_n_2 ;
  wire \vga_r_reg[3]_i_1352_n_3 ;
  wire \vga_r_reg[3]_i_1354_n_0 ;
  wire \vga_r_reg[3]_i_1354_n_1 ;
  wire \vga_r_reg[3]_i_1354_n_2 ;
  wire \vga_r_reg[3]_i_1354_n_3 ;
  wire \vga_r_reg[3]_i_1363_n_1 ;
  wire \vga_r_reg[3]_i_1363_n_2 ;
  wire \vga_r_reg[3]_i_1363_n_3 ;
  wire \vga_r_reg[3]_i_1363_n_4 ;
  wire \vga_r_reg[3]_i_1363_n_5 ;
  wire \vga_r_reg[3]_i_1363_n_6 ;
  wire \vga_r_reg[3]_i_1363_n_7 ;
  wire \vga_r_reg[3]_i_139_n_0 ;
  wire \vga_r_reg[3]_i_139_n_1 ;
  wire \vga_r_reg[3]_i_139_n_2 ;
  wire \vga_r_reg[3]_i_139_n_3 ;
  wire \vga_r_reg[3]_i_140_n_0 ;
  wire \vga_r_reg[3]_i_140_n_1 ;
  wire \vga_r_reg[3]_i_140_n_2 ;
  wire \vga_r_reg[3]_i_140_n_3 ;
  wire \vga_r_reg[3]_i_145_n_1 ;
  wire \vga_r_reg[3]_i_145_n_2 ;
  wire \vga_r_reg[3]_i_145_n_3 ;
  wire \vga_r_reg[3]_i_146_n_0 ;
  wire \vga_r_reg[3]_i_146_n_1 ;
  wire \vga_r_reg[3]_i_146_n_2 ;
  wire \vga_r_reg[3]_i_146_n_3 ;
  wire \vga_r_reg[3]_i_147_n_0 ;
  wire \vga_r_reg[3]_i_147_n_1 ;
  wire \vga_r_reg[3]_i_147_n_2 ;
  wire \vga_r_reg[3]_i_147_n_3 ;
  wire \vga_r_reg[3]_i_156_n_0 ;
  wire \vga_r_reg[3]_i_156_n_1 ;
  wire \vga_r_reg[3]_i_156_n_2 ;
  wire \vga_r_reg[3]_i_156_n_3 ;
  wire \vga_r_reg[3]_i_157_n_1 ;
  wire \vga_r_reg[3]_i_157_n_2 ;
  wire \vga_r_reg[3]_i_157_n_3 ;
  wire \vga_r_reg[3]_i_1582_n_1 ;
  wire \vga_r_reg[3]_i_1582_n_2 ;
  wire \vga_r_reg[3]_i_1582_n_3 ;
  wire \vga_r_reg[3]_i_1582_n_4 ;
  wire \vga_r_reg[3]_i_1582_n_5 ;
  wire \vga_r_reg[3]_i_1582_n_6 ;
  wire \vga_r_reg[3]_i_1582_n_7 ;
  wire \vga_r_reg[3]_i_1607_0 ;
  wire \vga_r_reg[3]_i_1607_1 ;
  wire \vga_r_reg[3]_i_1607_2 ;
  wire \vga_r_reg[3]_i_1607_3 ;
  wire \vga_r_reg[3]_i_1607_4 ;
  wire \vga_r_reg[3]_i_1607_5 ;
  wire \vga_r_reg[3]_i_1607_n_0 ;
  wire \vga_r_reg[3]_i_1607_n_1 ;
  wire \vga_r_reg[3]_i_1607_n_2 ;
  wire \vga_r_reg[3]_i_1607_n_3 ;
  wire \vga_r_reg[3]_i_1617_n_0 ;
  wire \vga_r_reg[3]_i_1617_n_1 ;
  wire \vga_r_reg[3]_i_1617_n_2 ;
  wire \vga_r_reg[3]_i_1617_n_3 ;
  wire [0:0]\vga_r_reg[3]_i_1619_0 ;
  wire \vga_r_reg[3]_i_1619_n_0 ;
  wire \vga_r_reg[3]_i_1619_n_1 ;
  wire \vga_r_reg[3]_i_1619_n_2 ;
  wire \vga_r_reg[3]_i_1619_n_3 ;
  wire \vga_r_reg[3]_i_1620_n_0 ;
  wire \vga_r_reg[3]_i_1620_n_1 ;
  wire \vga_r_reg[3]_i_1620_n_2 ;
  wire \vga_r_reg[3]_i_1620_n_3 ;
  wire [3:0]\vga_r_reg[3]_i_1624_0 ;
  wire \vga_r_reg[3]_i_1624_n_0 ;
  wire \vga_r_reg[3]_i_1624_n_1 ;
  wire \vga_r_reg[3]_i_1624_n_2 ;
  wire \vga_r_reg[3]_i_1624_n_3 ;
  wire \vga_r_reg[3]_i_162_n_0 ;
  wire \vga_r_reg[3]_i_162_n_1 ;
  wire \vga_r_reg[3]_i_162_n_2 ;
  wire \vga_r_reg[3]_i_162_n_3 ;
  wire \vga_r_reg[3]_i_163_n_0 ;
  wire \vga_r_reg[3]_i_163_n_1 ;
  wire \vga_r_reg[3]_i_163_n_2 ;
  wire \vga_r_reg[3]_i_163_n_3 ;
  wire \vga_r_reg[3]_i_1655_n_0 ;
  wire \vga_r_reg[3]_i_1655_n_1 ;
  wire \vga_r_reg[3]_i_1655_n_2 ;
  wire \vga_r_reg[3]_i_1655_n_3 ;
  wire \vga_r_reg[3]_i_1663_n_0 ;
  wire \vga_r_reg[3]_i_1663_n_1 ;
  wire \vga_r_reg[3]_i_1663_n_2 ;
  wire \vga_r_reg[3]_i_1663_n_3 ;
  wire [3:0]\vga_r_reg[3]_i_1664 ;
  wire [3:0]\vga_r_reg[3]_i_1664_0 ;
  wire \vga_r_reg[3]_i_1684_n_0 ;
  wire \vga_r_reg[3]_i_1684_n_1 ;
  wire \vga_r_reg[3]_i_1684_n_2 ;
  wire \vga_r_reg[3]_i_1684_n_3 ;
  wire \vga_r_reg[3]_i_1693_n_0 ;
  wire \vga_r_reg[3]_i_1693_n_1 ;
  wire \vga_r_reg[3]_i_1693_n_2 ;
  wire \vga_r_reg[3]_i_1693_n_3 ;
  wire \vga_r_reg[3]_i_1698_n_3 ;
  wire \vga_r_reg[3]_i_1698_n_7 ;
  wire \vga_r_reg[3]_i_1699_n_0 ;
  wire \vga_r_reg[3]_i_1699_n_2 ;
  wire \vga_r_reg[3]_i_1699_n_3 ;
  wire \vga_r_reg[3]_i_1700_n_3 ;
  wire [3:0]\vga_r_reg[3]_i_1703 ;
  wire [3:0]\vga_r_reg[3]_i_1703_0 ;
  wire \vga_r_reg[3]_i_1707_n_0 ;
  wire \vga_r_reg[3]_i_1707_n_1 ;
  wire \vga_r_reg[3]_i_1707_n_2 ;
  wire \vga_r_reg[3]_i_1707_n_3 ;
  wire [3:0]\vga_r_reg[3]_i_1711 ;
  wire [3:0]\vga_r_reg[3]_i_1711_0 ;
  wire \vga_r_reg[3]_i_1720_0 ;
  wire \vga_r_reg[3]_i_1720_1 ;
  wire \vga_r_reg[3]_i_1720_n_0 ;
  wire \vga_r_reg[3]_i_1720_n_1 ;
  wire \vga_r_reg[3]_i_1720_n_2 ;
  wire \vga_r_reg[3]_i_1720_n_3 ;
  wire \vga_r_reg[3]_i_172_n_1 ;
  wire \vga_r_reg[3]_i_172_n_2 ;
  wire \vga_r_reg[3]_i_172_n_3 ;
  wire \vga_r_reg[3]_i_173_n_0 ;
  wire \vga_r_reg[3]_i_173_n_1 ;
  wire \vga_r_reg[3]_i_173_n_2 ;
  wire \vga_r_reg[3]_i_173_n_3 ;
  wire \vga_r_reg[3]_i_1742_n_0 ;
  wire \vga_r_reg[3]_i_1742_n_1 ;
  wire \vga_r_reg[3]_i_1742_n_2 ;
  wire \vga_r_reg[3]_i_1742_n_3 ;
  wire \vga_r_reg[3]_i_1742_n_7 ;
  wire \vga_r_reg[3]_i_1755_n_0 ;
  wire \vga_r_reg[3]_i_1755_n_1 ;
  wire \vga_r_reg[3]_i_1755_n_2 ;
  wire \vga_r_reg[3]_i_1755_n_3 ;
  wire \vga_r_reg[3]_i_1760_n_0 ;
  wire \vga_r_reg[3]_i_1760_n_1 ;
  wire \vga_r_reg[3]_i_1760_n_2 ;
  wire \vga_r_reg[3]_i_1760_n_3 ;
  wire \vga_r_reg[3]_i_1760_n_4 ;
  wire \vga_r_reg[3]_i_1760_n_5 ;
  wire \vga_r_reg[3]_i_1760_n_6 ;
  wire \vga_r_reg[3]_i_1760_n_7 ;
  wire \vga_r_reg[3]_i_1763_n_0 ;
  wire \vga_r_reg[3]_i_1763_n_1 ;
  wire \vga_r_reg[3]_i_1763_n_2 ;
  wire \vga_r_reg[3]_i_1763_n_3 ;
  wire \vga_r_reg[3]_i_1768_n_0 ;
  wire \vga_r_reg[3]_i_1768_n_1 ;
  wire \vga_r_reg[3]_i_1768_n_2 ;
  wire \vga_r_reg[3]_i_1768_n_3 ;
  wire \vga_r_reg[3]_i_1785_n_0 ;
  wire \vga_r_reg[3]_i_1785_n_1 ;
  wire \vga_r_reg[3]_i_1785_n_2 ;
  wire \vga_r_reg[3]_i_1785_n_3 ;
  wire \vga_r_reg[3]_i_178_n_0 ;
  wire \vga_r_reg[3]_i_178_n_1 ;
  wire \vga_r_reg[3]_i_178_n_2 ;
  wire \vga_r_reg[3]_i_178_n_3 ;
  wire \vga_r_reg[3]_i_1798_n_0 ;
  wire \vga_r_reg[3]_i_1798_n_1 ;
  wire \vga_r_reg[3]_i_1798_n_2 ;
  wire \vga_r_reg[3]_i_1798_n_3 ;
  wire \vga_r_reg[3]_i_1799_n_0 ;
  wire \vga_r_reg[3]_i_1799_n_1 ;
  wire \vga_r_reg[3]_i_1799_n_2 ;
  wire \vga_r_reg[3]_i_1799_n_3 ;
  wire \vga_r_reg[3]_i_1799_n_4 ;
  wire \vga_r_reg[3]_i_1799_n_5 ;
  wire \vga_r_reg[3]_i_1799_n_6 ;
  wire \vga_r_reg[3]_i_1799_n_7 ;
  wire \vga_r_reg[3]_i_179_n_0 ;
  wire \vga_r_reg[3]_i_179_n_1 ;
  wire \vga_r_reg[3]_i_179_n_2 ;
  wire \vga_r_reg[3]_i_179_n_3 ;
  wire \vga_r_reg[3]_i_1812_n_0 ;
  wire \vga_r_reg[3]_i_1812_n_1 ;
  wire \vga_r_reg[3]_i_1812_n_2 ;
  wire \vga_r_reg[3]_i_1812_n_3 ;
  wire \vga_r_reg[3]_i_1821_n_0 ;
  wire \vga_r_reg[3]_i_1821_n_1 ;
  wire \vga_r_reg[3]_i_1821_n_2 ;
  wire \vga_r_reg[3]_i_1821_n_3 ;
  wire \vga_r_reg[3]_i_1821_n_4 ;
  wire \vga_r_reg[3]_i_1821_n_5 ;
  wire \vga_r_reg[3]_i_1821_n_6 ;
  wire \vga_r_reg[3]_i_1821_n_7 ;
  wire \vga_r_reg[3]_i_1838_n_0 ;
  wire \vga_r_reg[3]_i_1838_n_1 ;
  wire \vga_r_reg[3]_i_1838_n_2 ;
  wire \vga_r_reg[3]_i_1838_n_3 ;
  wire \vga_r_reg[3]_i_1847_n_0 ;
  wire \vga_r_reg[3]_i_1847_n_1 ;
  wire \vga_r_reg[3]_i_1847_n_2 ;
  wire \vga_r_reg[3]_i_1847_n_3 ;
  wire \vga_r_reg[3]_i_1847_n_7 ;
  wire \vga_r_reg[3]_i_1848_n_0 ;
  wire \vga_r_reg[3]_i_1848_n_1 ;
  wire \vga_r_reg[3]_i_1848_n_2 ;
  wire \vga_r_reg[3]_i_1848_n_3 ;
  wire \vga_r_reg[3]_i_1857_n_0 ;
  wire \vga_r_reg[3]_i_1857_n_1 ;
  wire \vga_r_reg[3]_i_1857_n_2 ;
  wire \vga_r_reg[3]_i_1857_n_3 ;
  wire \vga_r_reg[3]_i_1857_n_4 ;
  wire \vga_r_reg[3]_i_1857_n_5 ;
  wire \vga_r_reg[3]_i_1857_n_6 ;
  wire \vga_r_reg[3]_i_1857_n_7 ;
  wire \vga_r_reg[3]_i_1858_n_0 ;
  wire \vga_r_reg[3]_i_1858_n_1 ;
  wire \vga_r_reg[3]_i_1858_n_2 ;
  wire \vga_r_reg[3]_i_1858_n_3 ;
  wire \vga_r_reg[3]_i_1858_n_4 ;
  wire \vga_r_reg[3]_i_1858_n_5 ;
  wire \vga_r_reg[3]_i_1858_n_6 ;
  wire \vga_r_reg[3]_i_1858_n_7 ;
  wire \vga_r_reg[3]_i_1871_n_0 ;
  wire \vga_r_reg[3]_i_1871_n_1 ;
  wire \vga_r_reg[3]_i_1871_n_2 ;
  wire \vga_r_reg[3]_i_1871_n_3 ;
  wire \vga_r_reg[3]_i_1871_n_4 ;
  wire \vga_r_reg[3]_i_1871_n_5 ;
  wire \vga_r_reg[3]_i_1871_n_6 ;
  wire \vga_r_reg[3]_i_1871_n_7 ;
  wire \vga_r_reg[3]_i_1884_n_0 ;
  wire \vga_r_reg[3]_i_1884_n_1 ;
  wire \vga_r_reg[3]_i_1884_n_2 ;
  wire \vga_r_reg[3]_i_1884_n_3 ;
  wire \vga_r_reg[3]_i_188_n_0 ;
  wire \vga_r_reg[3]_i_188_n_1 ;
  wire \vga_r_reg[3]_i_188_n_2 ;
  wire \vga_r_reg[3]_i_188_n_3 ;
  wire \vga_r_reg[3]_i_1893_n_0 ;
  wire \vga_r_reg[3]_i_1893_n_1 ;
  wire \vga_r_reg[3]_i_1893_n_2 ;
  wire \vga_r_reg[3]_i_1893_n_3 ;
  wire \vga_r_reg[3]_i_1893_n_4 ;
  wire \vga_r_reg[3]_i_1893_n_5 ;
  wire \vga_r_reg[3]_i_1893_n_6 ;
  wire \vga_r_reg[3]_i_1893_n_7 ;
  wire \vga_r_reg[3]_i_189_n_0 ;
  wire \vga_r_reg[3]_i_189_n_1 ;
  wire \vga_r_reg[3]_i_189_n_2 ;
  wire \vga_r_reg[3]_i_189_n_3 ;
  wire \vga_r_reg[3]_i_190_n_1 ;
  wire \vga_r_reg[3]_i_190_n_2 ;
  wire \vga_r_reg[3]_i_190_n_3 ;
  wire \vga_r_reg[3]_i_1918_n_0 ;
  wire \vga_r_reg[3]_i_1918_n_1 ;
  wire \vga_r_reg[3]_i_1918_n_2 ;
  wire \vga_r_reg[3]_i_1918_n_3 ;
  wire \vga_r_reg[3]_i_1927_n_0 ;
  wire \vga_r_reg[3]_i_1927_n_1 ;
  wire \vga_r_reg[3]_i_1927_n_2 ;
  wire \vga_r_reg[3]_i_1927_n_3 ;
  wire \vga_r_reg[3]_i_1927_n_4 ;
  wire \vga_r_reg[3]_i_1927_n_5 ;
  wire \vga_r_reg[3]_i_1927_n_6 ;
  wire \vga_r_reg[3]_i_1927_n_7 ;
  wire \vga_r_reg[3]_i_1928_n_0 ;
  wire \vga_r_reg[3]_i_1928_n_1 ;
  wire \vga_r_reg[3]_i_1928_n_2 ;
  wire \vga_r_reg[3]_i_1928_n_3 ;
  wire \vga_r_reg[3]_i_1928_n_4 ;
  wire \vga_r_reg[3]_i_1928_n_5 ;
  wire \vga_r_reg[3]_i_1928_n_6 ;
  wire \vga_r_reg[3]_i_1929_n_1 ;
  wire \vga_r_reg[3]_i_1929_n_3 ;
  wire \vga_r_reg[3]_i_1929_n_6 ;
  wire \vga_r_reg[3]_i_1929_n_7 ;
  wire \vga_r_reg[3]_i_1953_n_0 ;
  wire \vga_r_reg[3]_i_1953_n_1 ;
  wire \vga_r_reg[3]_i_1953_n_2 ;
  wire \vga_r_reg[3]_i_1953_n_3 ;
  wire \vga_r_reg[3]_i_1953_n_4 ;
  wire \vga_r_reg[3]_i_1953_n_5 ;
  wire \vga_r_reg[3]_i_1953_n_6 ;
  wire \vga_r_reg[3]_i_1953_n_7 ;
  wire \vga_r_reg[3]_i_195_n_0 ;
  wire \vga_r_reg[3]_i_195_n_1 ;
  wire \vga_r_reg[3]_i_195_n_2 ;
  wire \vga_r_reg[3]_i_195_n_3 ;
  wire \vga_r_reg[3]_i_1966_n_0 ;
  wire \vga_r_reg[3]_i_1966_n_1 ;
  wire \vga_r_reg[3]_i_1966_n_2 ;
  wire \vga_r_reg[3]_i_1966_n_3 ;
  wire \vga_r_reg[3]_i_196_n_0 ;
  wire \vga_r_reg[3]_i_196_n_1 ;
  wire \vga_r_reg[3]_i_196_n_2 ;
  wire \vga_r_reg[3]_i_196_n_3 ;
  wire \vga_r_reg[3]_i_1975_n_0 ;
  wire \vga_r_reg[3]_i_1975_n_1 ;
  wire \vga_r_reg[3]_i_1975_n_2 ;
  wire \vga_r_reg[3]_i_1975_n_3 ;
  wire \vga_r_reg[3]_i_1975_n_4 ;
  wire \vga_r_reg[3]_i_1975_n_5 ;
  wire \vga_r_reg[3]_i_1975_n_6 ;
  wire \vga_r_reg[3]_i_1975_n_7 ;
  wire \vga_r_reg[3]_i_1984_n_0 ;
  wire \vga_r_reg[3]_i_1984_n_1 ;
  wire \vga_r_reg[3]_i_1984_n_2 ;
  wire \vga_r_reg[3]_i_1984_n_3 ;
  wire \vga_r_reg[3]_i_1993_n_0 ;
  wire \vga_r_reg[3]_i_1993_n_1 ;
  wire \vga_r_reg[3]_i_1993_n_2 ;
  wire \vga_r_reg[3]_i_1993_n_3 ;
  wire \vga_r_reg[3]_i_1993_n_4 ;
  wire \vga_r_reg[3]_i_1993_n_5 ;
  wire \vga_r_reg[3]_i_1993_n_6 ;
  wire \vga_r_reg[3]_i_1993_n_7 ;
  wire \vga_r_reg[3]_i_1994_n_0 ;
  wire \vga_r_reg[3]_i_1994_n_1 ;
  wire \vga_r_reg[3]_i_1994_n_2 ;
  wire \vga_r_reg[3]_i_1994_n_3 ;
  wire \vga_r_reg[3]_i_1994_n_4 ;
  wire \vga_r_reg[3]_i_1994_n_5 ;
  wire \vga_r_reg[3]_i_1994_n_6 ;
  wire \vga_r_reg[3]_i_1994_n_7 ;
  wire \vga_r_reg[3]_i_2011_n_0 ;
  wire \vga_r_reg[3]_i_2011_n_1 ;
  wire \vga_r_reg[3]_i_2011_n_2 ;
  wire \vga_r_reg[3]_i_2011_n_3 ;
  wire \vga_r_reg[3]_i_2011_n_4 ;
  wire \vga_r_reg[3]_i_2011_n_5 ;
  wire \vga_r_reg[3]_i_2011_n_6 ;
  wire \vga_r_reg[3]_i_2011_n_7 ;
  wire \vga_r_reg[3]_i_2024_n_0 ;
  wire \vga_r_reg[3]_i_2024_n_1 ;
  wire \vga_r_reg[3]_i_2024_n_2 ;
  wire \vga_r_reg[3]_i_2024_n_3 ;
  wire \vga_r_reg[3]_i_2033_n_0 ;
  wire \vga_r_reg[3]_i_2033_n_1 ;
  wire \vga_r_reg[3]_i_2033_n_2 ;
  wire \vga_r_reg[3]_i_2033_n_3 ;
  wire \vga_r_reg[3]_i_2033_n_4 ;
  wire \vga_r_reg[3]_i_2042_n_0 ;
  wire \vga_r_reg[3]_i_2042_n_1 ;
  wire \vga_r_reg[3]_i_2042_n_2 ;
  wire \vga_r_reg[3]_i_2042_n_3 ;
  wire \vga_r_reg[3]_i_2051_n_0 ;
  wire \vga_r_reg[3]_i_2051_n_1 ;
  wire \vga_r_reg[3]_i_2051_n_2 ;
  wire \vga_r_reg[3]_i_2051_n_3 ;
  wire \vga_r_reg[3]_i_2051_n_4 ;
  wire \vga_r_reg[3]_i_2051_n_5 ;
  wire \vga_r_reg[3]_i_2051_n_6 ;
  wire \vga_r_reg[3]_i_2051_n_7 ;
  wire \vga_r_reg[3]_i_205_n_0 ;
  wire \vga_r_reg[3]_i_205_n_1 ;
  wire \vga_r_reg[3]_i_205_n_2 ;
  wire \vga_r_reg[3]_i_205_n_3 ;
  wire \vga_r_reg[3]_i_206_n_0 ;
  wire \vga_r_reg[3]_i_206_n_1 ;
  wire \vga_r_reg[3]_i_206_n_2 ;
  wire \vga_r_reg[3]_i_206_n_3 ;
  wire \vga_r_reg[3]_i_207_n_1 ;
  wire \vga_r_reg[3]_i_207_n_2 ;
  wire \vga_r_reg[3]_i_207_n_3 ;
  wire \vga_r_reg[3]_i_2092_n_0 ;
  wire \vga_r_reg[3]_i_2092_n_1 ;
  wire \vga_r_reg[3]_i_2092_n_2 ;
  wire \vga_r_reg[3]_i_2092_n_3 ;
  wire \vga_r_reg[3]_i_2092_n_4 ;
  wire \vga_r_reg[3]_i_2092_n_5 ;
  wire \vga_r_reg[3]_i_2092_n_6 ;
  wire \vga_r_reg[3]_i_2101_n_0 ;
  wire \vga_r_reg[3]_i_2101_n_1 ;
  wire \vga_r_reg[3]_i_2101_n_2 ;
  wire \vga_r_reg[3]_i_2101_n_3 ;
  wire \vga_r_reg[3]_i_2102_n_0 ;
  wire \vga_r_reg[3]_i_2102_n_1 ;
  wire \vga_r_reg[3]_i_2102_n_2 ;
  wire \vga_r_reg[3]_i_2102_n_3 ;
  wire \vga_r_reg[3]_i_2111_n_0 ;
  wire \vga_r_reg[3]_i_2111_n_1 ;
  wire \vga_r_reg[3]_i_2111_n_2 ;
  wire \vga_r_reg[3]_i_2111_n_3 ;
  wire \vga_r_reg[3]_i_212_n_0 ;
  wire \vga_r_reg[3]_i_212_n_1 ;
  wire \vga_r_reg[3]_i_212_n_2 ;
  wire \vga_r_reg[3]_i_212_n_3 ;
  wire \vga_r_reg[3]_i_221_n_1 ;
  wire \vga_r_reg[3]_i_221_n_2 ;
  wire \vga_r_reg[3]_i_221_n_3 ;
  wire \vga_r_reg[3]_i_222_n_0 ;
  wire \vga_r_reg[3]_i_222_n_1 ;
  wire \vga_r_reg[3]_i_222_n_2 ;
  wire \vga_r_reg[3]_i_222_n_3 ;
  wire \vga_r_reg[3]_i_223_n_0 ;
  wire \vga_r_reg[3]_i_223_n_1 ;
  wire \vga_r_reg[3]_i_223_n_2 ;
  wire \vga_r_reg[3]_i_223_n_3 ;
  wire \vga_r_reg[3]_i_224_n_0 ;
  wire \vga_r_reg[3]_i_224_n_1 ;
  wire \vga_r_reg[3]_i_224_n_2 ;
  wire \vga_r_reg[3]_i_224_n_3 ;
  wire \vga_r_reg[3]_i_229_n_0 ;
  wire \vga_r_reg[3]_i_229_n_1 ;
  wire \vga_r_reg[3]_i_229_n_2 ;
  wire \vga_r_reg[3]_i_229_n_3 ;
  wire \vga_r_reg[3]_i_238_n_1 ;
  wire \vga_r_reg[3]_i_238_n_2 ;
  wire \vga_r_reg[3]_i_238_n_3 ;
  wire \vga_r_reg[3]_i_239_n_0 ;
  wire \vga_r_reg[3]_i_239_n_1 ;
  wire \vga_r_reg[3]_i_239_n_2 ;
  wire \vga_r_reg[3]_i_239_n_3 ;
  wire \vga_r_reg[3]_i_240_n_0 ;
  wire \vga_r_reg[3]_i_240_n_1 ;
  wire \vga_r_reg[3]_i_240_n_2 ;
  wire \vga_r_reg[3]_i_240_n_3 ;
  wire \vga_r_reg[3]_i_245_n_0 ;
  wire \vga_r_reg[3]_i_245_n_1 ;
  wire \vga_r_reg[3]_i_245_n_2 ;
  wire \vga_r_reg[3]_i_245_n_3 ;
  wire \vga_r_reg[3]_i_246_n_0 ;
  wire \vga_r_reg[3]_i_246_n_1 ;
  wire \vga_r_reg[3]_i_246_n_2 ;
  wire \vga_r_reg[3]_i_246_n_3 ;
  wire \vga_r_reg[3]_i_255_n_0 ;
  wire \vga_r_reg[3]_i_255_n_1 ;
  wire \vga_r_reg[3]_i_255_n_2 ;
  wire \vga_r_reg[3]_i_255_n_3 ;
  wire \vga_r_reg[3]_i_256_n_0 ;
  wire \vga_r_reg[3]_i_256_n_1 ;
  wire \vga_r_reg[3]_i_256_n_2 ;
  wire \vga_r_reg[3]_i_256_n_3 ;
  wire \vga_r_reg[3]_i_261_n_0 ;
  wire \vga_r_reg[3]_i_261_n_1 ;
  wire \vga_r_reg[3]_i_261_n_2 ;
  wire \vga_r_reg[3]_i_261_n_3 ;
  wire \vga_r_reg[3]_i_262_n_1 ;
  wire \vga_r_reg[3]_i_262_n_2 ;
  wire \vga_r_reg[3]_i_262_n_3 ;
  wire \vga_r_reg[3]_i_271_n_0 ;
  wire \vga_r_reg[3]_i_271_n_1 ;
  wire \vga_r_reg[3]_i_271_n_2 ;
  wire \vga_r_reg[3]_i_271_n_3 ;
  wire \vga_r_reg[3]_i_272_n_0 ;
  wire \vga_r_reg[3]_i_272_n_1 ;
  wire \vga_r_reg[3]_i_272_n_2 ;
  wire \vga_r_reg[3]_i_272_n_3 ;
  wire \vga_r_reg[3]_i_273_n_1 ;
  wire \vga_r_reg[3]_i_273_n_2 ;
  wire \vga_r_reg[3]_i_273_n_3 ;
  wire \vga_r_reg[3]_i_278_n_0 ;
  wire \vga_r_reg[3]_i_278_n_1 ;
  wire \vga_r_reg[3]_i_278_n_2 ;
  wire \vga_r_reg[3]_i_278_n_3 ;
  wire \vga_r_reg[3]_i_287_n_1 ;
  wire \vga_r_reg[3]_i_287_n_2 ;
  wire \vga_r_reg[3]_i_287_n_3 ;
  wire \vga_r_reg[3]_i_288_n_0 ;
  wire \vga_r_reg[3]_i_288_n_1 ;
  wire \vga_r_reg[3]_i_288_n_2 ;
  wire \vga_r_reg[3]_i_288_n_3 ;
  wire \vga_r_reg[3]_i_289_n_0 ;
  wire \vga_r_reg[3]_i_289_n_1 ;
  wire \vga_r_reg[3]_i_289_n_2 ;
  wire \vga_r_reg[3]_i_289_n_3 ;
  wire \vga_r_reg[3]_i_290_n_0 ;
  wire \vga_r_reg[3]_i_290_n_1 ;
  wire \vga_r_reg[3]_i_290_n_2 ;
  wire \vga_r_reg[3]_i_290_n_3 ;
  wire \vga_r_reg[3]_i_295_n_0 ;
  wire \vga_r_reg[3]_i_295_n_1 ;
  wire \vga_r_reg[3]_i_295_n_2 ;
  wire \vga_r_reg[3]_i_295_n_3 ;
  wire \vga_r_reg[3]_i_29_n_0 ;
  wire \vga_r_reg[3]_i_29_n_1 ;
  wire \vga_r_reg[3]_i_29_n_2 ;
  wire \vga_r_reg[3]_i_29_n_3 ;
  wire \vga_r_reg[3]_i_304_n_0 ;
  wire \vga_r_reg[3]_i_304_n_1 ;
  wire \vga_r_reg[3]_i_304_n_2 ;
  wire \vga_r_reg[3]_i_304_n_3 ;
  wire \vga_r_reg[3]_i_305_n_0 ;
  wire \vga_r_reg[3]_i_305_n_1 ;
  wire \vga_r_reg[3]_i_305_n_2 ;
  wire \vga_r_reg[3]_i_305_n_3 ;
  wire \vga_r_reg[3]_i_308_n_0 ;
  wire \vga_r_reg[3]_i_308_n_1 ;
  wire \vga_r_reg[3]_i_308_n_2 ;
  wire \vga_r_reg[3]_i_308_n_3 ;
  wire \vga_r_reg[3]_i_309_n_0 ;
  wire \vga_r_reg[3]_i_309_n_1 ;
  wire \vga_r_reg[3]_i_309_n_2 ;
  wire \vga_r_reg[3]_i_309_n_3 ;
  wire \vga_r_reg[3]_i_30_n_0 ;
  wire \vga_r_reg[3]_i_30_n_1 ;
  wire \vga_r_reg[3]_i_30_n_2 ;
  wire \vga_r_reg[3]_i_30_n_3 ;
  wire \vga_r_reg[3]_i_310_n_0 ;
  wire \vga_r_reg[3]_i_310_n_1 ;
  wire \vga_r_reg[3]_i_310_n_2 ;
  wire \vga_r_reg[3]_i_310_n_3 ;
  wire \vga_r_reg[3]_i_311_n_1 ;
  wire \vga_r_reg[3]_i_311_n_2 ;
  wire \vga_r_reg[3]_i_311_n_3 ;
  wire \vga_r_reg[3]_i_312_n_0 ;
  wire \vga_r_reg[3]_i_312_n_1 ;
  wire \vga_r_reg[3]_i_312_n_2 ;
  wire \vga_r_reg[3]_i_312_n_3 ;
  wire \vga_r_reg[3]_i_315_n_0 ;
  wire \vga_r_reg[3]_i_315_n_1 ;
  wire \vga_r_reg[3]_i_315_n_2 ;
  wire \vga_r_reg[3]_i_315_n_3 ;
  wire \vga_r_reg[3]_i_316_n_0 ;
  wire \vga_r_reg[3]_i_316_n_1 ;
  wire \vga_r_reg[3]_i_316_n_2 ;
  wire \vga_r_reg[3]_i_316_n_3 ;
  wire \vga_r_reg[3]_i_319_n_0 ;
  wire \vga_r_reg[3]_i_319_n_1 ;
  wire \vga_r_reg[3]_i_319_n_2 ;
  wire \vga_r_reg[3]_i_319_n_3 ;
  wire \vga_r_reg[3]_i_320_n_1 ;
  wire \vga_r_reg[3]_i_320_n_2 ;
  wire \vga_r_reg[3]_i_320_n_3 ;
  wire \vga_r_reg[3]_i_321_n_0 ;
  wire \vga_r_reg[3]_i_321_n_1 ;
  wire \vga_r_reg[3]_i_321_n_2 ;
  wire \vga_r_reg[3]_i_321_n_3 ;
  wire \vga_r_reg[3]_i_322_n_0 ;
  wire \vga_r_reg[3]_i_322_n_1 ;
  wire \vga_r_reg[3]_i_322_n_2 ;
  wire \vga_r_reg[3]_i_322_n_3 ;
  wire \vga_r_reg[3]_i_325_n_0 ;
  wire \vga_r_reg[3]_i_325_n_1 ;
  wire \vga_r_reg[3]_i_325_n_2 ;
  wire \vga_r_reg[3]_i_325_n_3 ;
  wire \vga_r_reg[3]_i_326_n_0 ;
  wire \vga_r_reg[3]_i_326_n_1 ;
  wire \vga_r_reg[3]_i_326_n_2 ;
  wire \vga_r_reg[3]_i_326_n_3 ;
  wire \vga_r_reg[3]_i_329_n_0 ;
  wire \vga_r_reg[3]_i_329_n_1 ;
  wire \vga_r_reg[3]_i_329_n_2 ;
  wire \vga_r_reg[3]_i_329_n_3 ;
  wire \vga_r_reg[3]_i_330_n_1 ;
  wire \vga_r_reg[3]_i_330_n_2 ;
  wire \vga_r_reg[3]_i_330_n_3 ;
  wire \vga_r_reg[3]_i_331_n_0 ;
  wire \vga_r_reg[3]_i_331_n_1 ;
  wire \vga_r_reg[3]_i_331_n_2 ;
  wire \vga_r_reg[3]_i_331_n_3 ;
  wire \vga_r_reg[3]_i_332_n_0 ;
  wire \vga_r_reg[3]_i_332_n_1 ;
  wire \vga_r_reg[3]_i_332_n_2 ;
  wire \vga_r_reg[3]_i_332_n_3 ;
  wire \vga_r_reg[3]_i_335_n_0 ;
  wire \vga_r_reg[3]_i_335_n_1 ;
  wire \vga_r_reg[3]_i_335_n_2 ;
  wire \vga_r_reg[3]_i_335_n_3 ;
  wire \vga_r_reg[3]_i_336_n_0 ;
  wire \vga_r_reg[3]_i_336_n_1 ;
  wire \vga_r_reg[3]_i_336_n_2 ;
  wire \vga_r_reg[3]_i_336_n_3 ;
  wire \vga_r_reg[3]_i_339_n_0 ;
  wire \vga_r_reg[3]_i_339_n_1 ;
  wire \vga_r_reg[3]_i_339_n_2 ;
  wire \vga_r_reg[3]_i_339_n_3 ;
  wire \vga_r_reg[3]_i_33_n_0 ;
  wire \vga_r_reg[3]_i_33_n_1 ;
  wire \vga_r_reg[3]_i_33_n_2 ;
  wire \vga_r_reg[3]_i_33_n_3 ;
  wire \vga_r_reg[3]_i_340_n_1 ;
  wire \vga_r_reg[3]_i_340_n_2 ;
  wire \vga_r_reg[3]_i_340_n_3 ;
  wire \vga_r_reg[3]_i_341_n_0 ;
  wire \vga_r_reg[3]_i_341_n_1 ;
  wire \vga_r_reg[3]_i_341_n_2 ;
  wire \vga_r_reg[3]_i_341_n_3 ;
  wire \vga_r_reg[3]_i_342_n_0 ;
  wire \vga_r_reg[3]_i_342_n_1 ;
  wire \vga_r_reg[3]_i_342_n_2 ;
  wire \vga_r_reg[3]_i_342_n_3 ;
  wire \vga_r_reg[3]_i_343_n_0 ;
  wire \vga_r_reg[3]_i_343_n_1 ;
  wire \vga_r_reg[3]_i_343_n_2 ;
  wire \vga_r_reg[3]_i_343_n_3 ;
  wire \vga_r_reg[3]_i_346_n_1 ;
  wire \vga_r_reg[3]_i_346_n_2 ;
  wire \vga_r_reg[3]_i_346_n_3 ;
  wire \vga_r_reg[3]_i_347_n_0 ;
  wire \vga_r_reg[3]_i_347_n_1 ;
  wire \vga_r_reg[3]_i_347_n_2 ;
  wire \vga_r_reg[3]_i_347_n_3 ;
  wire \vga_r_reg[3]_i_348_n_0 ;
  wire \vga_r_reg[3]_i_348_n_1 ;
  wire \vga_r_reg[3]_i_348_n_2 ;
  wire \vga_r_reg[3]_i_348_n_3 ;
  wire \vga_r_reg[3]_i_34_n_0 ;
  wire \vga_r_reg[3]_i_34_n_1 ;
  wire \vga_r_reg[3]_i_34_n_2 ;
  wire \vga_r_reg[3]_i_34_n_3 ;
  wire \vga_r_reg[3]_i_353_n_0 ;
  wire \vga_r_reg[3]_i_353_n_1 ;
  wire \vga_r_reg[3]_i_353_n_2 ;
  wire \vga_r_reg[3]_i_353_n_3 ;
  wire \vga_r_reg[3]_i_354_n_0 ;
  wire \vga_r_reg[3]_i_354_n_1 ;
  wire \vga_r_reg[3]_i_354_n_2 ;
  wire \vga_r_reg[3]_i_354_n_3 ;
  wire \vga_r_reg[3]_i_363_n_0 ;
  wire \vga_r_reg[3]_i_363_n_1 ;
  wire \vga_r_reg[3]_i_363_n_2 ;
  wire \vga_r_reg[3]_i_363_n_3 ;
  wire \vga_r_reg[3]_i_364_n_0 ;
  wire \vga_r_reg[3]_i_364_n_1 ;
  wire \vga_r_reg[3]_i_364_n_2 ;
  wire \vga_r_reg[3]_i_364_n_3 ;
  wire \vga_r_reg[3]_i_365_n_0 ;
  wire \vga_r_reg[3]_i_365_n_1 ;
  wire \vga_r_reg[3]_i_365_n_2 ;
  wire \vga_r_reg[3]_i_365_n_3 ;
  wire \vga_r_reg[3]_i_370_n_0 ;
  wire \vga_r_reg[3]_i_370_n_1 ;
  wire \vga_r_reg[3]_i_370_n_2 ;
  wire \vga_r_reg[3]_i_370_n_3 ;
  wire \vga_r_reg[3]_i_379_n_1 ;
  wire \vga_r_reg[3]_i_379_n_2 ;
  wire \vga_r_reg[3]_i_379_n_3 ;
  wire \vga_r_reg[3]_i_37_n_0 ;
  wire \vga_r_reg[3]_i_37_n_1 ;
  wire \vga_r_reg[3]_i_37_n_2 ;
  wire \vga_r_reg[3]_i_37_n_3 ;
  wire \vga_r_reg[3]_i_380_n_0 ;
  wire \vga_r_reg[3]_i_380_n_1 ;
  wire \vga_r_reg[3]_i_380_n_2 ;
  wire \vga_r_reg[3]_i_380_n_3 ;
  wire \vga_r_reg[3]_i_381_n_0 ;
  wire \vga_r_reg[3]_i_381_n_1 ;
  wire \vga_r_reg[3]_i_381_n_2 ;
  wire \vga_r_reg[3]_i_381_n_3 ;
  wire \vga_r_reg[3]_i_386_n_0 ;
  wire \vga_r_reg[3]_i_386_n_1 ;
  wire \vga_r_reg[3]_i_386_n_2 ;
  wire \vga_r_reg[3]_i_386_n_3 ;
  wire \vga_r_reg[3]_i_387_n_0 ;
  wire \vga_r_reg[3]_i_387_n_1 ;
  wire \vga_r_reg[3]_i_387_n_2 ;
  wire \vga_r_reg[3]_i_387_n_3 ;
  wire \vga_r_reg[3]_i_38_n_0 ;
  wire \vga_r_reg[3]_i_38_n_1 ;
  wire \vga_r_reg[3]_i_38_n_2 ;
  wire \vga_r_reg[3]_i_38_n_3 ;
  wire \vga_r_reg[3]_i_396_n_0 ;
  wire \vga_r_reg[3]_i_396_n_1 ;
  wire \vga_r_reg[3]_i_396_n_2 ;
  wire \vga_r_reg[3]_i_396_n_3 ;
  wire \vga_r_reg[3]_i_397_n_0 ;
  wire \vga_r_reg[3]_i_397_n_1 ;
  wire \vga_r_reg[3]_i_397_n_2 ;
  wire \vga_r_reg[3]_i_397_n_3 ;
  wire \vga_r_reg[3]_i_402_n_1 ;
  wire \vga_r_reg[3]_i_402_n_2 ;
  wire \vga_r_reg[3]_i_402_n_3 ;
  wire \vga_r_reg[3]_i_403_n_0 ;
  wire \vga_r_reg[3]_i_403_n_1 ;
  wire \vga_r_reg[3]_i_403_n_2 ;
  wire \vga_r_reg[3]_i_403_n_3 ;
  wire \vga_r_reg[3]_i_404_n_0 ;
  wire \vga_r_reg[3]_i_404_n_1 ;
  wire \vga_r_reg[3]_i_404_n_2 ;
  wire \vga_r_reg[3]_i_404_n_3 ;
  wire [2:0]\vga_r_reg[3]_i_413_0 ;
  wire \vga_r_reg[3]_i_413_n_3 ;
  wire \vga_r_reg[3]_i_41_n_0 ;
  wire \vga_r_reg[3]_i_41_n_1 ;
  wire \vga_r_reg[3]_i_41_n_2 ;
  wire \vga_r_reg[3]_i_41_n_3 ;
  wire \vga_r_reg[3]_i_42_n_0 ;
  wire \vga_r_reg[3]_i_42_n_1 ;
  wire \vga_r_reg[3]_i_42_n_2 ;
  wire \vga_r_reg[3]_i_42_n_3 ;
  wire \vga_r_reg[3]_i_434_n_1 ;
  wire \vga_r_reg[3]_i_434_n_2 ;
  wire \vga_r_reg[3]_i_434_n_3 ;
  wire \vga_r_reg[3]_i_435_n_0 ;
  wire \vga_r_reg[3]_i_435_n_1 ;
  wire \vga_r_reg[3]_i_435_n_2 ;
  wire \vga_r_reg[3]_i_435_n_3 ;
  wire \vga_r_reg[3]_i_438_n_0 ;
  wire \vga_r_reg[3]_i_438_n_1 ;
  wire \vga_r_reg[3]_i_438_n_2 ;
  wire \vga_r_reg[3]_i_438_n_3 ;
  wire \vga_r_reg[3]_i_438_n_4 ;
  wire \vga_r_reg[3]_i_438_n_5 ;
  wire \vga_r_reg[3]_i_438_n_6 ;
  wire \vga_r_reg[3]_i_438_n_7 ;
  wire \vga_r_reg[3]_i_443_n_0 ;
  wire \vga_r_reg[3]_i_443_n_1 ;
  wire \vga_r_reg[3]_i_443_n_2 ;
  wire \vga_r_reg[3]_i_443_n_3 ;
  wire \vga_r_reg[3]_i_454_n_0 ;
  wire \vga_r_reg[3]_i_454_n_1 ;
  wire \vga_r_reg[3]_i_454_n_2 ;
  wire \vga_r_reg[3]_i_454_n_3 ;
  wire \vga_r_reg[3]_i_454_n_4 ;
  wire \vga_r_reg[3]_i_454_n_5 ;
  wire \vga_r_reg[3]_i_454_n_6 ;
  wire \vga_r_reg[3]_i_454_n_7 ;
  wire \vga_r_reg[3]_i_45_n_0 ;
  wire \vga_r_reg[3]_i_45_n_1 ;
  wire \vga_r_reg[3]_i_45_n_2 ;
  wire \vga_r_reg[3]_i_45_n_3 ;
  wire \vga_r_reg[3]_i_466_n_0 ;
  wire \vga_r_reg[3]_i_466_n_1 ;
  wire \vga_r_reg[3]_i_466_n_2 ;
  wire \vga_r_reg[3]_i_466_n_3 ;
  wire \vga_r_reg[3]_i_46_n_0 ;
  wire \vga_r_reg[3]_i_46_n_1 ;
  wire \vga_r_reg[3]_i_46_n_2 ;
  wire \vga_r_reg[3]_i_46_n_3 ;
  wire \vga_r_reg[3]_i_471_n_0 ;
  wire \vga_r_reg[3]_i_471_n_1 ;
  wire \vga_r_reg[3]_i_471_n_2 ;
  wire \vga_r_reg[3]_i_471_n_3 ;
  wire \vga_r_reg[3]_i_482_n_0 ;
  wire \vga_r_reg[3]_i_482_n_1 ;
  wire \vga_r_reg[3]_i_482_n_2 ;
  wire \vga_r_reg[3]_i_482_n_3 ;
  wire \vga_r_reg[3]_i_482_n_4 ;
  wire \vga_r_reg[3]_i_482_n_5 ;
  wire \vga_r_reg[3]_i_482_n_6 ;
  wire \vga_r_reg[3]_i_482_n_7 ;
  wire \vga_r_reg[3]_i_49_n_0 ;
  wire \vga_r_reg[3]_i_49_n_1 ;
  wire \vga_r_reg[3]_i_49_n_2 ;
  wire \vga_r_reg[3]_i_49_n_3 ;
  wire \vga_r_reg[3]_i_502_n_0 ;
  wire \vga_r_reg[3]_i_502_n_1 ;
  wire \vga_r_reg[3]_i_502_n_2 ;
  wire \vga_r_reg[3]_i_502_n_3 ;
  wire \vga_r_reg[3]_i_50_n_0 ;
  wire \vga_r_reg[3]_i_50_n_1 ;
  wire \vga_r_reg[3]_i_50_n_2 ;
  wire \vga_r_reg[3]_i_50_n_3 ;
  wire \vga_r_reg[3]_i_511_n_0 ;
  wire \vga_r_reg[3]_i_511_n_1 ;
  wire \vga_r_reg[3]_i_511_n_2 ;
  wire \vga_r_reg[3]_i_511_n_3 ;
  wire \vga_r_reg[3]_i_534_n_0 ;
  wire \vga_r_reg[3]_i_534_n_1 ;
  wire \vga_r_reg[3]_i_534_n_2 ;
  wire \vga_r_reg[3]_i_534_n_3 ;
  wire \vga_r_reg[3]_i_53_n_0 ;
  wire \vga_r_reg[3]_i_53_n_1 ;
  wire \vga_r_reg[3]_i_53_n_2 ;
  wire \vga_r_reg[3]_i_53_n_3 ;
  wire \vga_r_reg[3]_i_543_n_0 ;
  wire \vga_r_reg[3]_i_543_n_1 ;
  wire \vga_r_reg[3]_i_543_n_2 ;
  wire \vga_r_reg[3]_i_543_n_3 ;
  wire \vga_r_reg[3]_i_54_n_0 ;
  wire \vga_r_reg[3]_i_54_n_1 ;
  wire \vga_r_reg[3]_i_54_n_2 ;
  wire \vga_r_reg[3]_i_54_n_3 ;
  wire \vga_r_reg[3]_i_550_n_0 ;
  wire \vga_r_reg[3]_i_550_n_1 ;
  wire \vga_r_reg[3]_i_550_n_2 ;
  wire \vga_r_reg[3]_i_550_n_3 ;
  wire \vga_r_reg[3]_i_550_n_4 ;
  wire \vga_r_reg[3]_i_550_n_5 ;
  wire \vga_r_reg[3]_i_550_n_6 ;
  wire \vga_r_reg[3]_i_550_n_7 ;
  wire \vga_r_reg[3]_i_574_n_0 ;
  wire \vga_r_reg[3]_i_574_n_1 ;
  wire \vga_r_reg[3]_i_574_n_2 ;
  wire \vga_r_reg[3]_i_574_n_3 ;
  wire \vga_r_reg[3]_i_57_n_0 ;
  wire \vga_r_reg[3]_i_57_n_1 ;
  wire \vga_r_reg[3]_i_57_n_2 ;
  wire \vga_r_reg[3]_i_57_n_3 ;
  wire \vga_r_reg[3]_i_587_n_0 ;
  wire \vga_r_reg[3]_i_587_n_1 ;
  wire \vga_r_reg[3]_i_587_n_2 ;
  wire \vga_r_reg[3]_i_587_n_3 ;
  wire \vga_r_reg[3]_i_58_n_0 ;
  wire \vga_r_reg[3]_i_58_n_1 ;
  wire \vga_r_reg[3]_i_58_n_2 ;
  wire \vga_r_reg[3]_i_58_n_3 ;
  wire \vga_r_reg[3]_i_598_n_0 ;
  wire \vga_r_reg[3]_i_598_n_1 ;
  wire \vga_r_reg[3]_i_598_n_2 ;
  wire \vga_r_reg[3]_i_598_n_3 ;
  wire \vga_r_reg[3]_i_598_n_4 ;
  wire \vga_r_reg[3]_i_598_n_5 ;
  wire \vga_r_reg[3]_i_598_n_6 ;
  wire \vga_r_reg[3]_i_598_n_7 ;
  wire \vga_r_reg[3]_i_610_n_0 ;
  wire \vga_r_reg[3]_i_610_n_1 ;
  wire \vga_r_reg[3]_i_610_n_2 ;
  wire \vga_r_reg[3]_i_610_n_3 ;
  wire \vga_r_reg[3]_i_61_n_0 ;
  wire \vga_r_reg[3]_i_61_n_1 ;
  wire \vga_r_reg[3]_i_61_n_2 ;
  wire \vga_r_reg[3]_i_61_n_3 ;
  wire \vga_r_reg[3]_i_62_n_0 ;
  wire \vga_r_reg[3]_i_62_n_1 ;
  wire \vga_r_reg[3]_i_62_n_2 ;
  wire \vga_r_reg[3]_i_62_n_3 ;
  wire \vga_r_reg[3]_i_634_n_0 ;
  wire \vga_r_reg[3]_i_634_n_1 ;
  wire \vga_r_reg[3]_i_634_n_2 ;
  wire \vga_r_reg[3]_i_634_n_3 ;
  wire \vga_r_reg[3]_i_637_n_0 ;
  wire \vga_r_reg[3]_i_637_n_1 ;
  wire \vga_r_reg[3]_i_637_n_2 ;
  wire \vga_r_reg[3]_i_637_n_3 ;
  wire \vga_r_reg[3]_i_637_n_4 ;
  wire \vga_r_reg[3]_i_637_n_5 ;
  wire \vga_r_reg[3]_i_637_n_6 ;
  wire \vga_r_reg[3]_i_637_n_7 ;
  wire \vga_r_reg[3]_i_657_n_0 ;
  wire \vga_r_reg[3]_i_657_n_1 ;
  wire \vga_r_reg[3]_i_657_n_2 ;
  wire \vga_r_reg[3]_i_657_n_3 ;
  wire \vga_r_reg[3]_i_65_n_0 ;
  wire \vga_r_reg[3]_i_65_n_1 ;
  wire \vga_r_reg[3]_i_65_n_2 ;
  wire \vga_r_reg[3]_i_65_n_3 ;
  wire \vga_r_reg[3]_i_660_n_0 ;
  wire \vga_r_reg[3]_i_660_n_1 ;
  wire \vga_r_reg[3]_i_660_n_2 ;
  wire \vga_r_reg[3]_i_660_n_3 ;
  wire \vga_r_reg[3]_i_660_n_4 ;
  wire \vga_r_reg[3]_i_660_n_5 ;
  wire \vga_r_reg[3]_i_660_n_6 ;
  wire \vga_r_reg[3]_i_660_n_7 ;
  wire \vga_r_reg[3]_i_66_n_0 ;
  wire \vga_r_reg[3]_i_66_n_1 ;
  wire \vga_r_reg[3]_i_66_n_2 ;
  wire \vga_r_reg[3]_i_66_n_3 ;
  wire \vga_r_reg[3]_i_689_n_0 ;
  wire \vga_r_reg[3]_i_689_n_1 ;
  wire \vga_r_reg[3]_i_689_n_2 ;
  wire \vga_r_reg[3]_i_689_n_3 ;
  wire \vga_r_reg[3]_i_698_n_0 ;
  wire \vga_r_reg[3]_i_698_n_1 ;
  wire \vga_r_reg[3]_i_698_n_2 ;
  wire \vga_r_reg[3]_i_698_n_3 ;
  wire \vga_r_reg[3]_i_69_n_0 ;
  wire \vga_r_reg[3]_i_69_n_1 ;
  wire \vga_r_reg[3]_i_69_n_2 ;
  wire \vga_r_reg[3]_i_69_n_3 ;
  wire \vga_r_reg[3]_i_701_n_0 ;
  wire \vga_r_reg[3]_i_701_n_1 ;
  wire \vga_r_reg[3]_i_701_n_2 ;
  wire \vga_r_reg[3]_i_701_n_3 ;
  wire \vga_r_reg[3]_i_701_n_4 ;
  wire \vga_r_reg[3]_i_701_n_5 ;
  wire \vga_r_reg[3]_i_701_n_6 ;
  wire \vga_r_reg[3]_i_701_n_7 ;
  wire \vga_r_reg[3]_i_70_n_0 ;
  wire \vga_r_reg[3]_i_70_n_1 ;
  wire \vga_r_reg[3]_i_70_n_2 ;
  wire \vga_r_reg[3]_i_70_n_3 ;
  wire \vga_r_reg[3]_i_713_n_0 ;
  wire \vga_r_reg[3]_i_713_n_1 ;
  wire \vga_r_reg[3]_i_713_n_2 ;
  wire \vga_r_reg[3]_i_713_n_3 ;
  wire \vga_r_reg[3]_i_724_n_0 ;
  wire \vga_r_reg[3]_i_724_n_1 ;
  wire \vga_r_reg[3]_i_724_n_2 ;
  wire \vga_r_reg[3]_i_724_n_3 ;
  wire \vga_r_reg[3]_i_724_n_4 ;
  wire \vga_r_reg[3]_i_724_n_5 ;
  wire \vga_r_reg[3]_i_724_n_6 ;
  wire \vga_r_reg[3]_i_724_n_7 ;
  wire \vga_r_reg[3]_i_736_n_0 ;
  wire \vga_r_reg[3]_i_736_n_1 ;
  wire \vga_r_reg[3]_i_736_n_2 ;
  wire \vga_r_reg[3]_i_736_n_3 ;
  wire \vga_r_reg[3]_i_73_n_0 ;
  wire \vga_r_reg[3]_i_73_n_1 ;
  wire \vga_r_reg[3]_i_73_n_2 ;
  wire \vga_r_reg[3]_i_73_n_3 ;
  wire \vga_r_reg[3]_i_74_n_0 ;
  wire \vga_r_reg[3]_i_74_n_1 ;
  wire \vga_r_reg[3]_i_74_n_2 ;
  wire \vga_r_reg[3]_i_74_n_3 ;
  wire \vga_r_reg[3]_i_764_n_0 ;
  wire \vga_r_reg[3]_i_764_n_1 ;
  wire \vga_r_reg[3]_i_764_n_2 ;
  wire \vga_r_reg[3]_i_764_n_3 ;
  wire \vga_r_reg[3]_i_781_n_0 ;
  wire \vga_r_reg[3]_i_781_n_1 ;
  wire \vga_r_reg[3]_i_781_n_2 ;
  wire \vga_r_reg[3]_i_781_n_3 ;
  wire \vga_r_reg[3]_i_821_n_0 ;
  wire \vga_r_reg[3]_i_821_n_1 ;
  wire \vga_r_reg[3]_i_821_n_2 ;
  wire \vga_r_reg[3]_i_821_n_3 ;
  wire \vga_r_reg[3]_i_822_n_0 ;
  wire \vga_r_reg[3]_i_822_n_1 ;
  wire \vga_r_reg[3]_i_822_n_2 ;
  wire \vga_r_reg[3]_i_822_n_3 ;
  wire \vga_r_reg[3]_i_854_n_0 ;
  wire \vga_r_reg[3]_i_854_n_1 ;
  wire \vga_r_reg[3]_i_854_n_2 ;
  wire \vga_r_reg[3]_i_854_n_3 ;
  wire \vga_r_reg[3]_i_855_n_0 ;
  wire \vga_r_reg[3]_i_855_n_1 ;
  wire \vga_r_reg[3]_i_855_n_2 ;
  wire \vga_r_reg[3]_i_855_n_3 ;
  wire \vga_r_reg[3]_i_891_n_0 ;
  wire \vga_r_reg[3]_i_891_n_1 ;
  wire \vga_r_reg[3]_i_891_n_2 ;
  wire \vga_r_reg[3]_i_891_n_3 ;
  wire \vga_r_reg[3]_i_89_n_0 ;
  wire \vga_r_reg[3]_i_89_n_1 ;
  wire \vga_r_reg[3]_i_89_n_2 ;
  wire \vga_r_reg[3]_i_89_n_3 ;
  wire \vga_r_reg[3]_i_909_n_0 ;
  wire \vga_r_reg[3]_i_909_n_1 ;
  wire \vga_r_reg[3]_i_909_n_2 ;
  wire \vga_r_reg[3]_i_909_n_3 ;
  wire \vga_r_reg[3]_i_909_n_4 ;
  wire \vga_r_reg[3]_i_909_n_5 ;
  wire \vga_r_reg[3]_i_909_n_6 ;
  wire \vga_r_reg[3]_i_909_n_7 ;
  wire \vga_r_reg[3]_i_90_n_0 ;
  wire \vga_r_reg[3]_i_90_n_1 ;
  wire \vga_r_reg[3]_i_90_n_2 ;
  wire \vga_r_reg[3]_i_90_n_3 ;
  wire \vga_r_reg[3]_i_929_n_0 ;
  wire \vga_r_reg[3]_i_929_n_1 ;
  wire \vga_r_reg[3]_i_929_n_2 ;
  wire \vga_r_reg[3]_i_929_n_3 ;
  wire \vga_r_reg[3]_i_932_n_0 ;
  wire \vga_r_reg[3]_i_932_n_1 ;
  wire \vga_r_reg[3]_i_932_n_2 ;
  wire \vga_r_reg[3]_i_932_n_3 ;
  wire \vga_r_reg[3]_i_932_n_4 ;
  wire \vga_r_reg[3]_i_932_n_5 ;
  wire \vga_r_reg[3]_i_932_n_6 ;
  wire \vga_r_reg[3]_i_932_n_7 ;
  wire \vga_r_reg[3]_i_93_n_0 ;
  wire \vga_r_reg[3]_i_93_n_1 ;
  wire \vga_r_reg[3]_i_93_n_2 ;
  wire \vga_r_reg[3]_i_93_n_3 ;
  wire \vga_r_reg[3]_i_94_n_0 ;
  wire \vga_r_reg[3]_i_94_n_1 ;
  wire \vga_r_reg[3]_i_94_n_2 ;
  wire \vga_r_reg[3]_i_94_n_3 ;
  wire \vga_r_reg[3]_i_977_n_1 ;
  wire \vga_r_reg[3]_i_977_n_2 ;
  wire \vga_r_reg[3]_i_977_n_3 ;
  wire \vga_r_reg[3]_i_978_n_0 ;
  wire \vga_r_reg[3]_i_978_n_1 ;
  wire \vga_r_reg[3]_i_978_n_2 ;
  wire \vga_r_reg[3]_i_978_n_3 ;
  wire \vga_r_reg[3]_i_97_n_0 ;
  wire \vga_r_reg[3]_i_97_n_1 ;
  wire \vga_r_reg[3]_i_97_n_2 ;
  wire \vga_r_reg[3]_i_97_n_3 ;
  wire \vga_r_reg[3]_i_981_n_0 ;
  wire \vga_r_reg[3]_i_981_n_1 ;
  wire \vga_r_reg[3]_i_981_n_2 ;
  wire \vga_r_reg[3]_i_981_n_3 ;
  wire \vga_r_reg[3]_i_981_n_4 ;
  wire \vga_r_reg[3]_i_981_n_5 ;
  wire \vga_r_reg[3]_i_981_n_6 ;
  wire \vga_r_reg[3]_i_981_n_7 ;
  wire \vga_r_reg[3]_i_98_n_0 ;
  wire \vga_r_reg[3]_i_98_n_1 ;
  wire \vga_r_reg[3]_i_98_n_2 ;
  wire \vga_r_reg[3]_i_98_n_3 ;
  wire \vga_r_reg[3]_i_993_n_0 ;
  wire \vga_r_reg[3]_i_993_n_1 ;
  wire \vga_r_reg[3]_i_993_n_2 ;
  wire \vga_r_reg[3]_i_993_n_3 ;
  wire \vga_r_reg[3]_i_996_n_0 ;
  wire \vga_r_reg[3]_i_996_n_1 ;
  wire \vga_r_reg[3]_i_996_n_2 ;
  wire \vga_r_reg[3]_i_996_n_3 ;
  wire \vga_r_reg[3]_i_996_n_4 ;
  wire \vga_r_reg[3]_i_996_n_5 ;
  wire \vga_r_reg[3]_i_996_n_6 ;
  wire \vga_r_reg[3]_i_996_n_7 ;
  wire video_on;
  wire vsync;
  wire [11:0]x;
  wire [10:0]y;
  wire [4:0]\y[10] ;
  wire y_0_sn_1;
  wire y_4_sn_1;
  wire y_5_sn_1;
  wire NLW_dot_on2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on2_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on2_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on2_CARRYOUT_UNCONNECTED;
  wire NLW_dot_on2__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on2__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on2__0_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on2__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on2__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on2__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on2__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on2__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on2__0_CARRYOUT_UNCONNECTED;
  wire NLW_dot_on2__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on2__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on2__1_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on2__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on2__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on2__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on2__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on2__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on2__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dot_on2__1_PCOUT_UNCONNECTED;
  wire [3:3]NLW_dot_on2_i_1_CO_UNCONNECTED;
  wire NLW_dot_on3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_dot_on3_P_UNCONNECTED;
  wire [47:0]NLW_dot_on3_PCOUT_UNCONNECTED;
  wire NLW_dot_on3__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__0_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__0_CARRYOUT_UNCONNECTED;
  wire NLW_dot_on3__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__1_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__1_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_dot_on3__1_P_UNCONNECTED;
  wire [47:0]NLW_dot_on3__1_PCOUT_UNCONNECTED;
  wire NLW_dot_on3__10_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__10_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__10_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__10_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__10_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__10_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__10_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__10_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__10_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dot_on3__10_PCOUT_UNCONNECTED;
  wire NLW_dot_on3__11_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__11_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__11_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__11_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__11_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__11_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__11_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__11_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__11_CARRYOUT_UNCONNECTED;
  wire [3:3]NLW_dot_on3__11_i_1_CO_UNCONNECTED;
  wire [0:0]NLW_dot_on3__11_i_3_O_UNCONNECTED;
  wire NLW_dot_on3__12_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__12_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__12_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__12_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__12_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__12_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__12_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__12_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__12_CARRYOUT_UNCONNECTED;
  wire NLW_dot_on3__13_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__13_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__13_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__13_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__13_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__13_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__13_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__13_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__13_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dot_on3__13_PCOUT_UNCONNECTED;
  wire NLW_dot_on3__14_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__14_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__14_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__14_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__14_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__14_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__14_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__14_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__14_CARRYOUT_UNCONNECTED;
  wire [3:3]NLW_dot_on3__14_i_1_CO_UNCONNECTED;
  wire [0:0]NLW_dot_on3__14_i_3_O_UNCONNECTED;
  wire NLW_dot_on3__15_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__15_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__15_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__15_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__15_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__15_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__15_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__15_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__15_CARRYOUT_UNCONNECTED;
  wire NLW_dot_on3__16_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__16_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__16_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__16_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__16_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__16_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__16_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__16_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__16_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dot_on3__16_PCOUT_UNCONNECTED;
  wire NLW_dot_on3__17_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__17_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__17_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__17_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__17_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__17_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__17_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__17_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__17_CARRYOUT_UNCONNECTED;
  wire [3:3]NLW_dot_on3__17_i_1_CO_UNCONNECTED;
  wire [0:0]NLW_dot_on3__17_i_3_O_UNCONNECTED;
  wire NLW_dot_on3__18_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__18_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__18_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__18_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__18_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__18_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__18_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__18_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__18_CARRYOUT_UNCONNECTED;
  wire NLW_dot_on3__19_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__19_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__19_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__19_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__19_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__19_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__19_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__19_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__19_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dot_on3__19_PCOUT_UNCONNECTED;
  wire NLW_dot_on3__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__2_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__2_CARRYOUT_UNCONNECTED;
  wire NLW_dot_on3__20_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__20_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__20_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__20_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__20_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__20_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__20_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__20_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__20_CARRYOUT_UNCONNECTED;
  wire [3:3]NLW_dot_on3__20_i_1_CO_UNCONNECTED;
  wire [0:0]NLW_dot_on3__20_i_3_O_UNCONNECTED;
  wire NLW_dot_on3__21_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__21_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__21_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__21_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__21_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__21_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__21_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__21_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__21_CARRYOUT_UNCONNECTED;
  wire NLW_dot_on3__22_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__22_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__22_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__22_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__22_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__22_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__22_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__22_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__22_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dot_on3__22_PCOUT_UNCONNECTED;
  wire NLW_dot_on3__23_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__23_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__23_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__23_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__23_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__23_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__23_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__23_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__23_CARRYOUT_UNCONNECTED;
  wire [3:3]NLW_dot_on3__23_i_1_CO_UNCONNECTED;
  wire [0:0]NLW_dot_on3__23_i_3_O_UNCONNECTED;
  wire NLW_dot_on3__24_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__24_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__24_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__24_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__24_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__24_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__24_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__24_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__24_CARRYOUT_UNCONNECTED;
  wire NLW_dot_on3__25_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__25_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__25_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__25_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__25_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__25_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__25_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__25_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__25_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dot_on3__25_PCOUT_UNCONNECTED;
  wire NLW_dot_on3__26_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__26_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__26_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__26_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__26_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__26_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__26_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__26_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__26_CARRYOUT_UNCONNECTED;
  wire [3:3]NLW_dot_on3__26_i_1_CO_UNCONNECTED;
  wire [0:0]NLW_dot_on3__26_i_3_O_UNCONNECTED;
  wire NLW_dot_on3__27_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__27_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__27_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__27_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__27_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__27_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__27_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__27_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__27_CARRYOUT_UNCONNECTED;
  wire NLW_dot_on3__28_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__28_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__28_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__28_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__28_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__28_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__28_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__28_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__28_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dot_on3__28_PCOUT_UNCONNECTED;
  wire NLW_dot_on3__29_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__29_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__29_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__29_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__29_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__29_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__29_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__29_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__29_CARRYOUT_UNCONNECTED;
  wire [3:3]NLW_dot_on3__29_i_1_CO_UNCONNECTED;
  wire [0:0]NLW_dot_on3__29_i_3_O_UNCONNECTED;
  wire [3:3]NLW_dot_on3__2_i_1_CO_UNCONNECTED;
  wire [0:0]NLW_dot_on3__2_i_3_O_UNCONNECTED;
  wire NLW_dot_on3__3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__3_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__3_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__3_CARRYOUT_UNCONNECTED;
  wire NLW_dot_on3__30_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__30_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__30_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__30_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__30_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__30_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__30_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__30_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__30_CARRYOUT_UNCONNECTED;
  wire NLW_dot_on3__31_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__31_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__31_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__31_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__31_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__31_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__31_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__31_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__31_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dot_on3__31_PCOUT_UNCONNECTED;
  wire NLW_dot_on3__32_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__32_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__32_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__32_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__32_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__32_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__32_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__32_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__32_CARRYOUT_UNCONNECTED;
  wire [3:3]NLW_dot_on3__32_i_1_CO_UNCONNECTED;
  wire [0:0]NLW_dot_on3__32_i_3_O_UNCONNECTED;
  wire NLW_dot_on3__33_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__33_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__33_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__33_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__33_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__33_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__33_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__33_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__33_CARRYOUT_UNCONNECTED;
  wire NLW_dot_on3__34_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__34_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__34_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__34_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__34_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__34_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__34_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__34_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__34_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dot_on3__34_PCOUT_UNCONNECTED;
  wire NLW_dot_on3__35_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__35_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__35_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__35_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__35_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__35_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__35_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__35_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__35_CARRYOUT_UNCONNECTED;
  wire [3:3]NLW_dot_on3__35_i_1_CO_UNCONNECTED;
  wire [0:0]NLW_dot_on3__35_i_3_O_UNCONNECTED;
  wire NLW_dot_on3__36_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__36_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__36_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__36_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__36_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__36_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__36_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__36_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__36_CARRYOUT_UNCONNECTED;
  wire NLW_dot_on3__37_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__37_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__37_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__37_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__37_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__37_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__37_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__37_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__37_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dot_on3__37_PCOUT_UNCONNECTED;
  wire NLW_dot_on3__38_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__38_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__38_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__38_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__38_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__38_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__38_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__38_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__38_CARRYOUT_UNCONNECTED;
  wire [3:3]NLW_dot_on3__38_i_1_CO_UNCONNECTED;
  wire [0:0]NLW_dot_on3__38_i_3_O_UNCONNECTED;
  wire NLW_dot_on3__39_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__39_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__39_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__39_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__39_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__39_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__39_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__39_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__39_CARRYOUT_UNCONNECTED;
  wire NLW_dot_on3__4_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__4_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__4_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__4_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__4_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__4_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__4_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__4_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__4_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dot_on3__4_PCOUT_UNCONNECTED;
  wire NLW_dot_on3__40_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__40_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__40_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__40_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__40_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__40_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__40_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__40_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__40_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dot_on3__40_PCOUT_UNCONNECTED;
  wire NLW_dot_on3__41_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__41_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__41_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__41_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__41_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__41_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__41_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__41_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__41_CARRYOUT_UNCONNECTED;
  wire [3:3]NLW_dot_on3__41_i_1_CO_UNCONNECTED;
  wire [0:0]NLW_dot_on3__41_i_3_O_UNCONNECTED;
  wire NLW_dot_on3__42_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__42_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__42_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__42_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__42_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__42_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__42_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__42_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__42_CARRYOUT_UNCONNECTED;
  wire NLW_dot_on3__43_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__43_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__43_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__43_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__43_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__43_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__43_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__43_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__43_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dot_on3__43_PCOUT_UNCONNECTED;
  wire NLW_dot_on3__44_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__44_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__44_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__44_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__44_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__44_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__44_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__44_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__44_CARRYOUT_UNCONNECTED;
  wire [3:3]NLW_dot_on3__44_i_1_CO_UNCONNECTED;
  wire [0:0]NLW_dot_on3__44_i_3_O_UNCONNECTED;
  wire NLW_dot_on3__45_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__45_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__45_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__45_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__45_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__45_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__45_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__45_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__45_CARRYOUT_UNCONNECTED;
  wire NLW_dot_on3__46_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__46_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__46_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__46_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__46_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__46_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__46_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__46_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__46_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dot_on3__46_PCOUT_UNCONNECTED;
  wire NLW_dot_on3__47_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__47_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__47_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__47_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__47_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__47_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__47_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__47_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__47_CARRYOUT_UNCONNECTED;
  wire [3:3]NLW_dot_on3__47_i_1_CO_UNCONNECTED;
  wire [0:0]NLW_dot_on3__47_i_3_O_UNCONNECTED;
  wire NLW_dot_on3__48_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__48_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__48_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__48_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__48_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__48_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__48_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__48_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__48_CARRYOUT_UNCONNECTED;
  wire NLW_dot_on3__49_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__49_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__49_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__49_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__49_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__49_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__49_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__49_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__49_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dot_on3__49_PCOUT_UNCONNECTED;
  wire NLW_dot_on3__5_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__5_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__5_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__5_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__5_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__5_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__5_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__5_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__5_CARRYOUT_UNCONNECTED;
  wire NLW_dot_on3__50_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__50_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__50_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__50_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__50_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__50_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__50_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__50_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__50_CARRYOUT_UNCONNECTED;
  wire [3:3]NLW_dot_on3__50_i_1_CO_UNCONNECTED;
  wire [0:0]NLW_dot_on3__50_i_3_O_UNCONNECTED;
  wire NLW_dot_on3__51_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__51_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__51_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__51_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__51_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__51_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__51_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__51_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__51_CARRYOUT_UNCONNECTED;
  wire NLW_dot_on3__52_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__52_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__52_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__52_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__52_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__52_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__52_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__52_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__52_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dot_on3__52_PCOUT_UNCONNECTED;
  wire NLW_dot_on3__53_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__53_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__53_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__53_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__53_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__53_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__53_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__53_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__53_CARRYOUT_UNCONNECTED;
  wire [3:3]NLW_dot_on3__53_i_1_CO_UNCONNECTED;
  wire [0:0]NLW_dot_on3__53_i_3_O_UNCONNECTED;
  wire NLW_dot_on3__54_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__54_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__54_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__54_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__54_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__54_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__54_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__54_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__54_CARRYOUT_UNCONNECTED;
  wire NLW_dot_on3__55_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__55_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__55_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__55_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__55_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__55_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__55_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__55_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__55_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dot_on3__55_PCOUT_UNCONNECTED;
  wire NLW_dot_on3__56_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__56_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__56_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__56_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__56_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__56_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__56_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__56_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__56_CARRYOUT_UNCONNECTED;
  wire [3:3]NLW_dot_on3__56_i_1_CO_UNCONNECTED;
  wire [0:0]NLW_dot_on3__56_i_3_O_UNCONNECTED;
  wire NLW_dot_on3__57_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__57_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__57_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__57_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__57_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__57_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__57_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__57_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__57_CARRYOUT_UNCONNECTED;
  wire NLW_dot_on3__58_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__58_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__58_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__58_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__58_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__58_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__58_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__58_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__58_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dot_on3__58_PCOUT_UNCONNECTED;
  wire [3:3]NLW_dot_on3__5_i_1_CO_UNCONNECTED;
  wire [0:0]NLW_dot_on3__5_i_3_O_UNCONNECTED;
  wire NLW_dot_on3__6_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__6_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__6_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__6_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__6_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__6_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__6_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__6_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__6_CARRYOUT_UNCONNECTED;
  wire NLW_dot_on3__7_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__7_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__7_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__7_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__7_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__7_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__7_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__7_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__7_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_dot_on3__7_PCOUT_UNCONNECTED;
  wire NLW_dot_on3__8_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__8_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__8_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__8_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__8_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__8_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__8_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__8_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__8_CARRYOUT_UNCONNECTED;
  wire [3:3]NLW_dot_on3__8_i_1_CO_UNCONNECTED;
  wire [0:0]NLW_dot_on3__8_i_3_O_UNCONNECTED;
  wire NLW_dot_on3__9_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dot_on3__9_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dot_on3__9_OVERFLOW_UNCONNECTED;
  wire NLW_dot_on3__9_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dot_on3__9_PATTERNDETECT_UNCONNECTED;
  wire NLW_dot_on3__9_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dot_on3__9_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dot_on3__9_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dot_on3__9_CARRYOUT_UNCONNECTED;
  wire NLW_dx2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dx2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dx2_OVERFLOW_UNCONNECTED;
  wire NLW_dx2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dx2_PATTERNDETECT_UNCONNECTED;
  wire NLW_dx2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dx2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dx2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dx2_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_dx2_P_UNCONNECTED;
  wire [3:0]NLW_dx2_i_1_CO_UNCONNECTED;
  wire [3:1]NLW_dx2_i_1_O_UNCONNECTED;
  wire NLW_in_circle0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_in_circle0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_in_circle0_OVERFLOW_UNCONNECTED;
  wire NLW_in_circle0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_in_circle0_PATTERNDETECT_UNCONNECTED;
  wire NLW_in_circle0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_in_circle0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_in_circle0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_in_circle0_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_in_circle0_P_UNCONNECTED;
  wire [47:0]NLW_in_circle0_PCOUT_UNCONNECTED;
  wire NLW_in_mouth2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_in_mouth2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_in_mouth2_OVERFLOW_UNCONNECTED;
  wire NLW_in_mouth2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_in_mouth2_PATTERNDETECT_UNCONNECTED;
  wire NLW_in_mouth2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_in_mouth2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_in_mouth2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_in_mouth2_CARRYOUT_UNCONNECTED;
  wire [47:19]NLW_in_mouth2_P_UNCONNECTED;
  wire [47:0]NLW_in_mouth2_PCOUT_UNCONNECTED;
  wire [1:0]\NLW_vga_r_reg[3]_i_102_O_UNCONNECTED ;
  wire [3:0]\NLW_vga_r_reg[3]_i_1052_O_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_1086_CO_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_1104_CO_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_1121_CO_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_1123_CO_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_1143_CO_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_1164_CO_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_1169_CO_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_1179_CO_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_1206_CO_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_1220_CO_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_1225_CO_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_1244_CO_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_125_CO_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_1260_CO_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_1276_CO_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_1285_CO_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_1291_CO_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_1317_CO_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_1340_CO_UNCONNECTED ;
  wire [3:0]\NLW_vga_r_reg[3]_i_1341_O_UNCONNECTED ;
  wire [3:1]\NLW_vga_r_reg[3]_i_1351_CO_UNCONNECTED ;
  wire [3:2]\NLW_vga_r_reg[3]_i_1351_O_UNCONNECTED ;
  wire [3:0]\NLW_vga_r_reg[3]_i_1352_O_UNCONNECTED ;
  wire [3:0]\NLW_vga_r_reg[3]_i_1353_CO_UNCONNECTED ;
  wire [3:1]\NLW_vga_r_reg[3]_i_1353_O_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_1363_CO_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_145_CO_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_157_CO_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_1582_CO_UNCONNECTED ;
  wire [3:0]\NLW_vga_r_reg[3]_i_1607_O_UNCONNECTED ;
  wire [3:0]\NLW_vga_r_reg[3]_i_1624_O_UNCONNECTED ;
  wire [3:0]\NLW_vga_r_reg[3]_i_1693_O_UNCONNECTED ;
  wire [3:1]\NLW_vga_r_reg[3]_i_1698_CO_UNCONNECTED ;
  wire [3:2]\NLW_vga_r_reg[3]_i_1698_O_UNCONNECTED ;
  wire [2:2]\NLW_vga_r_reg[3]_i_1699_CO_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_1699_O_UNCONNECTED ;
  wire [3:1]\NLW_vga_r_reg[3]_i_1700_CO_UNCONNECTED ;
  wire [3:2]\NLW_vga_r_reg[3]_i_1700_O_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_172_CO_UNCONNECTED ;
  wire [1:0]\NLW_vga_r_reg[3]_i_1720_O_UNCONNECTED ;
  wire [3:0]\NLW_vga_r_reg[3]_i_1755_O_UNCONNECTED ;
  wire [3:0]\NLW_vga_r_reg[3]_i_1785_O_UNCONNECTED ;
  wire [3:0]\NLW_vga_r_reg[3]_i_1812_O_UNCONNECTED ;
  wire [3:0]\NLW_vga_r_reg[3]_i_1848_O_UNCONNECTED ;
  wire [3:0]\NLW_vga_r_reg[3]_i_1884_O_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_190_CO_UNCONNECTED ;
  wire [3:0]\NLW_vga_r_reg[3]_i_1918_O_UNCONNECTED ;
  wire [3:1]\NLW_vga_r_reg[3]_i_1929_CO_UNCONNECTED ;
  wire [3:2]\NLW_vga_r_reg[3]_i_1929_O_UNCONNECTED ;
  wire [3:0]\NLW_vga_r_reg[3]_i_1966_O_UNCONNECTED ;
  wire [3:0]\NLW_vga_r_reg[3]_i_1984_O_UNCONNECTED ;
  wire [3:0]\NLW_vga_r_reg[3]_i_2024_O_UNCONNECTED ;
  wire [3:0]\NLW_vga_r_reg[3]_i_2042_O_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_207_CO_UNCONNECTED ;
  wire [3:1]\NLW_vga_r_reg[3]_i_2102_O_UNCONNECTED ;
  wire [3:0]\NLW_vga_r_reg[3]_i_2111_O_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_221_CO_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_238_CO_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_262_CO_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_273_CO_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_287_CO_UNCONNECTED ;
  wire [1:0]\NLW_vga_r_reg[3]_i_30_O_UNCONNECTED ;
  wire [1:0]\NLW_vga_r_reg[3]_i_305_O_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_311_CO_UNCONNECTED ;
  wire [1:0]\NLW_vga_r_reg[3]_i_316_O_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_320_CO_UNCONNECTED ;
  wire [1:0]\NLW_vga_r_reg[3]_i_326_O_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_330_CO_UNCONNECTED ;
  wire [1:0]\NLW_vga_r_reg[3]_i_336_O_UNCONNECTED ;
  wire [1:0]\NLW_vga_r_reg[3]_i_34_O_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_340_CO_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_346_CO_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_379_CO_UNCONNECTED ;
  wire [1:0]\NLW_vga_r_reg[3]_i_38_O_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_402_CO_UNCONNECTED ;
  wire [3:2]\NLW_vga_r_reg[3]_i_413_CO_UNCONNECTED ;
  wire [3:0]\NLW_vga_r_reg[3]_i_413_O_UNCONNECTED ;
  wire [1:0]\NLW_vga_r_reg[3]_i_42_O_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_434_CO_UNCONNECTED ;
  wire [1:0]\NLW_vga_r_reg[3]_i_46_O_UNCONNECTED ;
  wire [1:0]\NLW_vga_r_reg[3]_i_50_O_UNCONNECTED ;
  wire [1:0]\NLW_vga_r_reg[3]_i_54_O_UNCONNECTED ;
  wire [1:0]\NLW_vga_r_reg[3]_i_58_O_UNCONNECTED ;
  wire [1:0]\NLW_vga_r_reg[3]_i_62_O_UNCONNECTED ;
  wire [1:0]\NLW_vga_r_reg[3]_i_66_O_UNCONNECTED ;
  wire [1:0]\NLW_vga_r_reg[3]_i_70_O_UNCONNECTED ;
  wire [1:0]\NLW_vga_r_reg[3]_i_74_O_UNCONNECTED ;
  wire [1:0]\NLW_vga_r_reg[3]_i_90_O_UNCONNECTED ;
  wire [1:0]\NLW_vga_r_reg[3]_i_94_O_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_977_CO_UNCONNECTED ;
  wire [1:0]\NLW_vga_r_reg[3]_i_98_O_UNCONNECTED ;

  assign y_0_sp_1 = y_0_sn_1;
  assign y_4_sp_1 = y_4_sn_1;
  assign y_5_sp_1 = y_5_sn_1;
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__78[31],dot_on3__78[31],dot_on3__78[31],dot_on3__78[31],dot_on3__78[31],dot_on3__78[11:2],x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__78[31],dot_on3__78[31],dot_on3__78[31],dot_on3__78[31],dot_on3__78[31],dot_on3__78[31],dot_on3__78[31],dot_on3__78[31],dot_on3__78[31],dot_on3__78[31],dot_on3__78[31],dot_on3__78[31],dot_on3__78[31],dot_on3__78[31],dot_on3__78[31]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on2_OVERFLOW_UNCONNECTED),
        .P({dot_on2_n_58,dot_on2_n_59,dot_on2_n_60,dot_on2_n_61,dot_on2_n_62,dot_on2_n_63,dot_on2_n_64,dot_on2_n_65,dot_on2_n_66,dot_on2_n_67,dot_on2_n_68,dot_on2_n_69,dot_on2_n_70,dot_on2_n_71,dot_on2_n_72,dot_on2_n_73,dot_on2_n_74,dot_on2_n_75,dot_on2_n_76,dot_on2_n_77,dot_on2_n_78,dot_on2_n_79,dot_on2_n_80,dot_on2_n_81,dot_on2_n_82,dot_on2_n_83,dot_on2_n_84,dot_on2_n_85,dot_on2_n_86,dot_on2_n_87,dot_on2_n_88,dot_on2_n_89,dot_on2_n_90,dot_on2_n_91,dot_on2_n_92,dot_on2_n_93,dot_on2_n_94,dot_on2_n_95,dot_on2_n_96,dot_on2_n_97,dot_on2_n_98,dot_on2_n_99,dot_on2_n_100,dot_on2_n_101,dot_on2_n_102,dot_on2_n_103,dot_on2_n_104,dot_on2_n_105}),
        .PATTERNBDETECT(NLW_dot_on2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on2_n_106,dot_on2_n_107,dot_on2_n_108,dot_on2_n_109,dot_on2_n_110,dot_on2_n_111,dot_on2_n_112,dot_on2_n_113,dot_on2_n_114,dot_on2_n_115,dot_on2_n_116,dot_on2_n_117,dot_on2_n_118,dot_on2_n_119,dot_on2_n_120,dot_on2_n_121,dot_on2_n_122,dot_on2_n_123,dot_on2_n_124,dot_on2_n_125,dot_on2_n_126,dot_on2_n_127,dot_on2_n_128,dot_on2_n_129,dot_on2_n_130,dot_on2_n_131,dot_on2_n_132,dot_on2_n_133,dot_on2_n_134,dot_on2_n_135,dot_on2_n_136,dot_on2_n_137,dot_on2_n_138,dot_on2_n_139,dot_on2_n_140,dot_on2_n_141,dot_on2_n_142,dot_on2_n_143,dot_on2_n_144,dot_on2_n_145,dot_on2_n_146,dot_on2_n_147,dot_on2_n_148,dot_on2_n_149,dot_on2_n_150,dot_on2_n_151,dot_on2_n_152,dot_on2_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on2_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on2__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__78[31],dot_on3__78[31],dot_on3__78[31],dot_on3__78[31],dot_on3__78[31],dot_on3__78[11:2],x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on2__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dot_on3__78[31],dot_on3__78[31],dot_on3__78[31],dot_on3__78[31],dot_on3__78[31],dot_on3__78[11:2],x[1:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on2__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on2__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on2__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on2__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on2__0_OVERFLOW_UNCONNECTED),
        .P({dot_on2__0_n_58,dot_on2__0_n_59,dot_on2__0_n_60,dot_on2__0_n_61,dot_on2__0_n_62,dot_on2__0_n_63,dot_on2__0_n_64,dot_on2__0_n_65,dot_on2__0_n_66,dot_on2__0_n_67,dot_on2__0_n_68,dot_on2__0_n_69,dot_on2__0_n_70,dot_on2__0_n_71,dot_on2__0_n_72,dot_on2__0_n_73,dot_on2__0_n_74,dot_on2__0_n_75,dot_on2__0_n_76,dot_on2__0_n_77,dot_on2__0_n_78,dot_on2__0_n_79,dot_on2__0_n_80,dot_on2__0_n_81,dot_on2__0_n_82,dot_on2__0_n_83,dot_on2__0_n_84,dot_on2__0_n_85,dot_on2__0_n_86,dot_on2__0_n_87,dot_on2__0_n_88,dot_on2__0_n_89,dot_on2__0_n_90,dot_on2__0_n_91,dot_on2__0_n_92,dot_on2__0_n_93,dot_on2__0_n_94,dot_on2__0_n_95,dot_on2__0_n_96,dot_on2__0_n_97,dot_on2__0_n_98,dot_on2__0_n_99,dot_on2__0_n_100,dot_on2__0_n_101,dot_on2__0_n_102,dot_on2__0_n_103,dot_on2__0_n_104,dot_on2__0_n_105}),
        .PATTERNBDETECT(NLW_dot_on2__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on2__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on2__0_n_106,dot_on2__0_n_107,dot_on2__0_n_108,dot_on2__0_n_109,dot_on2__0_n_110,dot_on2__0_n_111,dot_on2__0_n_112,dot_on2__0_n_113,dot_on2__0_n_114,dot_on2__0_n_115,dot_on2__0_n_116,dot_on2__0_n_117,dot_on2__0_n_118,dot_on2__0_n_119,dot_on2__0_n_120,dot_on2__0_n_121,dot_on2__0_n_122,dot_on2__0_n_123,dot_on2__0_n_124,dot_on2__0_n_125,dot_on2__0_n_126,dot_on2__0_n_127,dot_on2__0_n_128,dot_on2__0_n_129,dot_on2__0_n_130,dot_on2__0_n_131,dot_on2__0_n_132,dot_on2__0_n_133,dot_on2__0_n_134,dot_on2__0_n_135,dot_on2__0_n_136,dot_on2__0_n_137,dot_on2__0_n_138,dot_on2__0_n_139,dot_on2__0_n_140,dot_on2__0_n_141,dot_on2__0_n_142,dot_on2__0_n_143,dot_on2__0_n_144,dot_on2__0_n_145,dot_on2__0_n_146,dot_on2__0_n_147,dot_on2__0_n_148,dot_on2__0_n_149,dot_on2__0_n_150,dot_on2__0_n_151,dot_on2__0_n_152,dot_on2__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on2__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on2__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__78[31],dot_on3__78[31],dot_on3__78[31],dot_on3__78[31],dot_on3__78[31],dot_on3__78[11:2],x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on2__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__78[31],dot_on3__78[31],dot_on3__78[31],dot_on3__78[31],dot_on3__78[31],dot_on3__78[31],dot_on3__78[31],dot_on3__78[31],dot_on3__78[31],dot_on3__78[31],dot_on3__78[31],dot_on3__78[31],dot_on3__78[31],dot_on3__78[31],dot_on3__78[31]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on2__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on2__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on2__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on2__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on2__1_OVERFLOW_UNCONNECTED),
        .P({dot_on2__1_n_58,dot_on2__1_n_59,dot_on2__1_n_60,dot_on2__1_n_61,dot_on2__1_n_62,dot_on2__1_n_63,dot_on2__1_n_64,dot_on2__1_n_65,dot_on2__1_n_66,dot_on2__1_n_67,dot_on2__1_n_68,dot_on2__1_n_69,dot_on2__1_n_70,dot_on2__1_n_71,dot_on2__1_n_72,dot_on2__1_n_73,dot_on2__1_n_74,dot_on2__1_n_75,dot_on2__1_n_76,dot_on2__1_n_77,dot_on2__1_n_78,dot_on2__1_n_79,dot_on2__1_n_80,dot_on2__1_n_81,dot_on2__1_n_82,dot_on2__1_n_83,dot_on2__1_n_84,dot_on2__1_n_85,dot_on2__1_n_86,dot_on2__1_n_87,dot_on2__1_n_88,dot_on2__1_n_89,dot_on2__1_n_90,dot_on2__1_n_91,dot_on2__1_n_92,dot_on2__1_n_93,dot_on2__1_n_94,dot_on2__1_n_95,dot_on2__1_n_96,dot_on2__1_n_97,dot_on2__1_n_98,dot_on2__1_n_99,dot_on2__1_n_100,dot_on2__1_n_101,dot_on2__1_n_102,dot_on2__1_n_103,dot_on2__1_n_104,dot_on2__1_n_105}),
        .PATTERNBDETECT(NLW_dot_on2__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on2__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({dot_on2__0_n_106,dot_on2__0_n_107,dot_on2__0_n_108,dot_on2__0_n_109,dot_on2__0_n_110,dot_on2__0_n_111,dot_on2__0_n_112,dot_on2__0_n_113,dot_on2__0_n_114,dot_on2__0_n_115,dot_on2__0_n_116,dot_on2__0_n_117,dot_on2__0_n_118,dot_on2__0_n_119,dot_on2__0_n_120,dot_on2__0_n_121,dot_on2__0_n_122,dot_on2__0_n_123,dot_on2__0_n_124,dot_on2__0_n_125,dot_on2__0_n_126,dot_on2__0_n_127,dot_on2__0_n_128,dot_on2__0_n_129,dot_on2__0_n_130,dot_on2__0_n_131,dot_on2__0_n_132,dot_on2__0_n_133,dot_on2__0_n_134,dot_on2__0_n_135,dot_on2__0_n_136,dot_on2__0_n_137,dot_on2__0_n_138,dot_on2__0_n_139,dot_on2__0_n_140,dot_on2__0_n_141,dot_on2__0_n_142,dot_on2__0_n_143,dot_on2__0_n_144,dot_on2__0_n_145,dot_on2__0_n_146,dot_on2__0_n_147,dot_on2__0_n_148,dot_on2__0_n_149,dot_on2__0_n_150,dot_on2__0_n_151,dot_on2__0_n_152,dot_on2__0_n_153}),
        .PCOUT(NLW_dot_on2__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on2__1_UNDERFLOW_UNCONNECTED));
  CARRY4 dot_on2_i_1
       (.CI(dot_on2_i_2_n_0),
        .CO({NLW_dot_on2_i_1_CO_UNCONNECTED[3],dot_on2_i_1_n_1,dot_on2_i_1_n_2,dot_on2_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,x[11:9]}),
        .O({dot_on3__78[31],dot_on3__78[11:9]}),
        .S({1'b1,dot_on2_i_4_n_0,dot_on2_i_5_n_0,dot_on2_i_6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on2_i_10
       (.I0(x[3]),
        .O(dot_on2_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on2_i_11
       (.I0(x[2]),
        .O(dot_on2_i_11_n_0));
  CARRY4 dot_on2_i_2
       (.CI(dot_on2_i_3_n_0),
        .CO({dot_on2_i_2_n_0,dot_on2_i_2_n_1,dot_on2_i_2_n_2,dot_on2_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({x[8:7],1'b0,1'b0}),
        .O(dot_on3__78[8:5]),
        .S({dot_on2_i_7_n_0,dot_on2_i_8_n_0,x[6:5]}));
  CARRY4 dot_on2_i_3
       (.CI(1'b0),
        .CO({dot_on2_i_3_n_0,dot_on2_i_3_n_1,dot_on2_i_3_n_2,dot_on2_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({x[4:2],1'b0}),
        .O({dot_on3__78[4:2],dot_on2_i_3_n_7}),
        .S({dot_on2_i_9_n_0,dot_on2_i_10_n_0,dot_on2_i_11_n_0,x[1]}));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on2_i_4
       (.I0(x[11]),
        .O(dot_on2_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on2_i_5
       (.I0(x[10]),
        .O(dot_on2_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on2_i_6
       (.I0(x[9]),
        .O(dot_on2_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on2_i_7
       (.I0(x[8]),
        .O(dot_on2_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on2_i_8
       (.I0(x[7]),
        .O(dot_on2_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on2_i_9
       (.I0(x[4]),
        .O(dot_on2_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3_i_1_n_0,dot_on3_i_1_n_0,dot_on3_i_1_n_0,dot_on3_i_1_n_0,dot_on3_i_1_n_0,dot_on3_i_12_n_0,dot_on3_i_12_n_0,dot_on3_i_12_n_0,dot_on3_i_12_n_0,dot_on3_i_12_n_0,dot_on3_i_12_n_0,dot_on3_i_12_n_0,dot_on3_i_12_n_0,dot_on3_i_12_n_0,dot_on3_i_12_n_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dot_on3_i_1_n_0,dot_on3_i_1_n_0,dot_on3_i_2_n_0,dot_on3_i_2_n_0,dot_on3_i_1_n_0,dot_on3_i_1_n_0,dot_on3_i_1_n_0,dot_on3_i_3_n_0,dot_on3_i_4_n_0,dot_on4[8:6],dot_on3_i_8_n_0,dot_on3_i_9_n_0,dot_on4[3],dot_on3_i_11_n_0,y[1:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3_OVERFLOW_UNCONNECTED),
        .P({NLW_dot_on3_P_UNCONNECTED[47:15],dot_on3_n_91,dot_on3_n_92,dot_on3_n_93,dot_on3_n_94,dot_on3_n_95,dot_on3_n_96,dot_on3_n_97,dot_on3_n_98,dot_on3_n_99,dot_on3_n_100,dot_on3_n_101,dot_on3_n_102,dot_on3_n_103,dot_on3_n_104,dot_on3_n_105}),
        .PATTERNBDETECT(NLW_dot_on3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dot_on3_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__0_i_1_n_0,dot_on3__0_i_1_n_0,dot_on3_i_2_n_0,dot_on3_i_2_n_0,dot_on3_i_2_n_0,dot_on3_i_2_n_0,dot_on3_i_3_n_0,dot_on3_i_4_n_0,dot_on4[8:6],dot_on3_i_8_n_0,dot_on3_i_9_n_0,dot_on4[3],dot_on3_i_11_n_0,y[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dot_on3__0_i_1_n_0,dot_on3__0_i_1_n_0,dot_on3_i_2_n_0,dot_on3_i_2_n_0,dot_on3_i_2_n_0,dot_on3_i_2_n_0,dot_on3_i_3_n_0,dot_on3_i_4_n_0,dot_on4[8:6],dot_on3_i_8_n_0,dot_on3_i_9_n_0,dot_on4[3],dot_on3_i_11_n_0,y[1:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__0_OVERFLOW_UNCONNECTED),
        .P({dot_on3__0_n_58,dot_on3__0_n_59,dot_on3__0_n_60,dot_on3__0_n_61,dot_on3__0_n_62,dot_on3__0_n_63,dot_on3__0_n_64,dot_on3__0_n_65,dot_on3__0_n_66,dot_on3__0_n_67,dot_on3__0_n_68,dot_on3__0_n_69,dot_on3__0_n_70,dot_on3__0_n_71,dot_on3__0_n_72,dot_on3__0_n_73,dot_on3__0_n_74,dot_on3__0_n_75,dot_on3__0_n_76,dot_on3__0_n_77,dot_on3__0_n_78,dot_on3__0_n_79,dot_on3__0_n_80,dot_on3__0_n_81,dot_on3__0_n_82,dot_on3__0_n_83,dot_on3__0_n_84,dot_on3__0_n_85,dot_on3__0_n_86,dot_on3__0_n_87,dot_on3__0_n_88,p_1_in[16:0]}),
        .PATTERNBDETECT(NLW_dot_on3__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__0_n_106,dot_on3__0_n_107,dot_on3__0_n_108,dot_on3__0_n_109,dot_on3__0_n_110,dot_on3__0_n_111,dot_on3__0_n_112,dot_on3__0_n_113,dot_on3__0_n_114,dot_on3__0_n_115,dot_on3__0_n_116,dot_on3__0_n_117,dot_on3__0_n_118,dot_on3__0_n_119,dot_on3__0_n_120,dot_on3__0_n_121,dot_on3__0_n_122,dot_on3__0_n_123,dot_on3__0_n_124,dot_on3__0_n_125,dot_on3__0_n_126,dot_on3__0_n_127,dot_on3__0_n_128,dot_on3__0_n_129,dot_on3__0_n_130,dot_on3__0_n_131,dot_on3__0_n_132,dot_on3__0_n_133,dot_on3__0_n_134,dot_on3__0_n_135,dot_on3__0_n_136,dot_on3__0_n_137,dot_on3__0_n_138,dot_on3__0_n_139,dot_on3__0_n_140,dot_on3__0_n_141,dot_on3__0_n_142,dot_on3__0_n_143,dot_on3__0_n_144,dot_on3__0_n_145,dot_on3__0_n_146,dot_on3__0_n_147,dot_on3__0_n_148,dot_on3__0_n_149,dot_on3__0_n_150,dot_on3__0_n_151,dot_on3__0_n_152,dot_on3__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__0_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h0455)) 
    dot_on3__0_i_1
       (.I0(y[10]),
        .I1(dot_on3_i_13_n_0),
        .I2(y[8]),
        .I3(y[9]),
        .O(dot_on3__0_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__1
       (.A({dot_on3__1_i_2_n_0,dot_on3__1_i_2_n_0,dot_on3__1_i_2_n_0,dot_on3__1_i_3_n_0,dot_on3__1_i_3_n_0,dot_on3__1_i_3_n_0,dot_on3__1_i_3_n_0,dot_on3__1_i_3_n_0,dot_on3__1_i_3_n_0,dot_on3__1_i_3_n_0,dot_on3__1_i_3_n_0,dot_on3__1_i_3_n_0,dot_on3__1_i_3_n_0,dot_on3__0_i_1_n_0,dot_on3__0_i_1_n_0,dot_on3__0_i_1_n_0,dot_on3__0_i_1_n_0,dot_on3__0_i_1_n_0,dot_on3__0_i_1_n_0,dot_on3_i_3_n_0,dot_on3_i_4_n_0,dot_on4[8:6],dot_on3_i_8_n_0,dot_on3_i_9_n_0,dot_on4[3],dot_on3_i_11_n_0,y[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__1_i_1_n_0,dot_on3__1_i_1_n_0,dot_on3__1_i_1_n_0,dot_on3__1_i_1_n_0,dot_on3__1_i_1_n_0,dot_on3__1_i_1_n_0,dot_on3__1_i_1_n_0,dot_on3__1_i_1_n_0,dot_on3__1_i_2_n_0,dot_on3__1_i_2_n_0,dot_on3__1_i_2_n_0,dot_on3__1_i_2_n_0,dot_on3__1_i_2_n_0,dot_on3__1_i_2_n_0,dot_on3__1_i_2_n_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__1_OVERFLOW_UNCONNECTED),
        .P({NLW_dot_on3__1_P_UNCONNECTED[47:15],p_1_in[31:17]}),
        .PATTERNBDETECT(NLW_dot_on3__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({dot_on3__0_n_106,dot_on3__0_n_107,dot_on3__0_n_108,dot_on3__0_n_109,dot_on3__0_n_110,dot_on3__0_n_111,dot_on3__0_n_112,dot_on3__0_n_113,dot_on3__0_n_114,dot_on3__0_n_115,dot_on3__0_n_116,dot_on3__0_n_117,dot_on3__0_n_118,dot_on3__0_n_119,dot_on3__0_n_120,dot_on3__0_n_121,dot_on3__0_n_122,dot_on3__0_n_123,dot_on3__0_n_124,dot_on3__0_n_125,dot_on3__0_n_126,dot_on3__0_n_127,dot_on3__0_n_128,dot_on3__0_n_129,dot_on3__0_n_130,dot_on3__0_n_131,dot_on3__0_n_132,dot_on3__0_n_133,dot_on3__0_n_134,dot_on3__0_n_135,dot_on3__0_n_136,dot_on3__0_n_137,dot_on3__0_n_138,dot_on3__0_n_139,dot_on3__0_n_140,dot_on3__0_n_141,dot_on3__0_n_142,dot_on3__0_n_143,dot_on3__0_n_144,dot_on3__0_n_145,dot_on3__0_n_146,dot_on3__0_n_147,dot_on3__0_n_148,dot_on3__0_n_149,dot_on3__0_n_150,dot_on3__0_n_151,dot_on3__0_n_152,dot_on3__0_n_153}),
        .PCOUT(NLW_dot_on3__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__10
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_5,dot_on3__8_i_1_n_6,dot_on3__8_i_1_n_7,dot_on3__8_i_2_n_4,dot_on3__8_i_2_n_5,dot_on3__8_i_2_n_6,dot_on3__8_i_2_n_7,dot_on3__8_i_3_n_4,dot_on3__8_i_3_n_5,dot_on3__8_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__10_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__10_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__10_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__10_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__10_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__10_OVERFLOW_UNCONNECTED),
        .P({dot_on3__10_n_58,dot_on3__10_n_59,dot_on3__10_n_60,dot_on3__10_n_61,dot_on3__10_n_62,dot_on3__10_n_63,dot_on3__10_n_64,dot_on3__10_n_65,dot_on3__10_n_66,dot_on3__10_n_67,dot_on3__10_n_68,dot_on3__10_n_69,dot_on3__10_n_70,dot_on3__10_n_71,dot_on3__10_n_72,dot_on3__10_n_73,dot_on3__10_n_74,dot_on3__10_n_75,dot_on3__10_n_76,dot_on3__10_n_77,dot_on3__10_n_78,dot_on3__10_n_79,dot_on3__10_n_80,dot_on3__10_n_81,dot_on3__10_n_82,dot_on3__10_n_83,dot_on3__10_n_84,dot_on3__10_n_85,dot_on3__10_n_86,dot_on3__10_n_87,dot_on3__10_n_88,dot_on3__10_n_89,dot_on3__10_n_90,dot_on3__10_n_91,dot_on3__10_n_92,dot_on3__10_n_93,dot_on3__10_n_94,dot_on3__10_n_95,dot_on3__10_n_96,dot_on3__10_n_97,dot_on3__10_n_98,dot_on3__10_n_99,dot_on3__10_n_100,dot_on3__10_n_101,dot_on3__10_n_102,dot_on3__10_n_103,dot_on3__10_n_104,dot_on3__10_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__10_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__10_PATTERNDETECT_UNCONNECTED),
        .PCIN({dot_on3__9_n_106,dot_on3__9_n_107,dot_on3__9_n_108,dot_on3__9_n_109,dot_on3__9_n_110,dot_on3__9_n_111,dot_on3__9_n_112,dot_on3__9_n_113,dot_on3__9_n_114,dot_on3__9_n_115,dot_on3__9_n_116,dot_on3__9_n_117,dot_on3__9_n_118,dot_on3__9_n_119,dot_on3__9_n_120,dot_on3__9_n_121,dot_on3__9_n_122,dot_on3__9_n_123,dot_on3__9_n_124,dot_on3__9_n_125,dot_on3__9_n_126,dot_on3__9_n_127,dot_on3__9_n_128,dot_on3__9_n_129,dot_on3__9_n_130,dot_on3__9_n_131,dot_on3__9_n_132,dot_on3__9_n_133,dot_on3__9_n_134,dot_on3__9_n_135,dot_on3__9_n_136,dot_on3__9_n_137,dot_on3__9_n_138,dot_on3__9_n_139,dot_on3__9_n_140,dot_on3__9_n_141,dot_on3__9_n_142,dot_on3__9_n_143,dot_on3__9_n_144,dot_on3__9_n_145,dot_on3__9_n_146,dot_on3__9_n_147,dot_on3__9_n_148,dot_on3__9_n_149,dot_on3__9_n_150,dot_on3__9_n_151,dot_on3__9_n_152,dot_on3__9_n_153}),
        .PCOUT(NLW_dot_on3__10_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__10_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__11
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_5,dot_on3__11_i_1_n_6,dot_on3__11_i_1_n_7,dot_on3__11_i_2_n_4,dot_on3__11_i_2_n_5,dot_on3__11_i_2_n_6,dot_on3__11_i_2_n_7,dot_on3__11_i_3_n_4,dot_on3__11_i_3_n_5,dot_on3__11_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__11_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__11_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__11_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__11_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__11_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__11_OVERFLOW_UNCONNECTED),
        .P({dot_on3__11_n_58,dot_on3__11_n_59,dot_on3__11_n_60,dot_on3__11_n_61,dot_on3__11_n_62,dot_on3__11_n_63,dot_on3__11_n_64,dot_on3__11_n_65,dot_on3__11_n_66,dot_on3__11_n_67,dot_on3__11_n_68,dot_on3__11_n_69,dot_on3__11_n_70,dot_on3__11_n_71,dot_on3__11_n_72,dot_on3__11_n_73,dot_on3__11_n_74,dot_on3__11_n_75,dot_on3__11_n_76,dot_on3__11_n_77,dot_on3__11_n_78,dot_on3__11_n_79,dot_on3__11_n_80,dot_on3__11_n_81,dot_on3__11_n_82,dot_on3__11_n_83,dot_on3__11_n_84,dot_on3__11_n_85,dot_on3__11_n_86,dot_on3__11_n_87,dot_on3__11_n_88,dot_on3__11_n_89,dot_on3__11_n_90,dot_on3__11_n_91,dot_on3__11_n_92,dot_on3__11_n_93,dot_on3__11_n_94,dot_on3__11_n_95,dot_on3__11_n_96,dot_on3__11_n_97,dot_on3__11_n_98,dot_on3__11_n_99,dot_on3__11_n_100,dot_on3__11_n_101,dot_on3__11_n_102,dot_on3__11_n_103,dot_on3__11_n_104,dot_on3__11_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__11_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__11_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__11_n_106,dot_on3__11_n_107,dot_on3__11_n_108,dot_on3__11_n_109,dot_on3__11_n_110,dot_on3__11_n_111,dot_on3__11_n_112,dot_on3__11_n_113,dot_on3__11_n_114,dot_on3__11_n_115,dot_on3__11_n_116,dot_on3__11_n_117,dot_on3__11_n_118,dot_on3__11_n_119,dot_on3__11_n_120,dot_on3__11_n_121,dot_on3__11_n_122,dot_on3__11_n_123,dot_on3__11_n_124,dot_on3__11_n_125,dot_on3__11_n_126,dot_on3__11_n_127,dot_on3__11_n_128,dot_on3__11_n_129,dot_on3__11_n_130,dot_on3__11_n_131,dot_on3__11_n_132,dot_on3__11_n_133,dot_on3__11_n_134,dot_on3__11_n_135,dot_on3__11_n_136,dot_on3__11_n_137,dot_on3__11_n_138,dot_on3__11_n_139,dot_on3__11_n_140,dot_on3__11_n_141,dot_on3__11_n_142,dot_on3__11_n_143,dot_on3__11_n_144,dot_on3__11_n_145,dot_on3__11_n_146,dot_on3__11_n_147,dot_on3__11_n_148,dot_on3__11_n_149,dot_on3__11_n_150,dot_on3__11_n_151,dot_on3__11_n_152,dot_on3__11_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__11_UNDERFLOW_UNCONNECTED));
  CARRY4 dot_on3__11_i_1
       (.CI(dot_on3__11_i_2_n_0),
        .CO({NLW_dot_on3__11_i_1_CO_UNCONNECTED[3],dot_on3__11_i_1_n_1,dot_on3__11_i_1_n_2,dot_on3__11_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,x[11:10],1'b0}),
        .O({dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_5,dot_on3__11_i_1_n_6,dot_on3__11_i_1_n_7}),
        .S({1'b1,dot_on3__11_i_4_n_0,dot_on3__11_i_5_n_0,x[9]}));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__11_i_10
       (.I0(x[3]),
        .O(dot_on3__11_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__11_i_11
       (.I0(x[2]),
        .O(dot_on3__11_i_11_n_0));
  CARRY4 dot_on3__11_i_2
       (.CI(dot_on3__11_i_3_n_0),
        .CO({dot_on3__11_i_2_n_0,dot_on3__11_i_2_n_1,dot_on3__11_i_2_n_2,dot_on3__11_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({x[8:7],1'b0,x[5]}),
        .O({dot_on3__11_i_2_n_4,dot_on3__11_i_2_n_5,dot_on3__11_i_2_n_6,dot_on3__11_i_2_n_7}),
        .S({dot_on3__11_i_6_n_0,dot_on3__11_i_7_n_0,x[6],dot_on3__11_i_8_n_0}));
  CARRY4 dot_on3__11_i_3
       (.CI(1'b0),
        .CO({dot_on3__11_i_3_n_0,dot_on3__11_i_3_n_1,dot_on3__11_i_3_n_2,dot_on3__11_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({x[4:2],1'b0}),
        .O({dot_on3__11_i_3_n_4,dot_on3__11_i_3_n_5,dot_on3__11_i_3_n_6,NLW_dot_on3__11_i_3_O_UNCONNECTED[0]}),
        .S({dot_on3__11_i_9_n_0,dot_on3__11_i_10_n_0,dot_on3__11_i_11_n_0,x[1]}));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__11_i_4
       (.I0(x[11]),
        .O(dot_on3__11_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__11_i_5
       (.I0(x[10]),
        .O(dot_on3__11_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__11_i_6
       (.I0(x[8]),
        .O(dot_on3__11_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__11_i_7
       (.I0(x[7]),
        .O(dot_on3__11_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__11_i_8
       (.I0(x[5]),
        .O(dot_on3__11_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__11_i_9
       (.I0(x[4]),
        .O(dot_on3__11_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__12
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_5,dot_on3__11_i_1_n_6,dot_on3__11_i_1_n_7,dot_on3__11_i_2_n_4,dot_on3__11_i_2_n_5,dot_on3__11_i_2_n_6,dot_on3__11_i_2_n_7,dot_on3__11_i_3_n_4,dot_on3__11_i_3_n_5,dot_on3__11_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__12_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_5,dot_on3__11_i_1_n_6,dot_on3__11_i_1_n_7,dot_on3__11_i_2_n_4,dot_on3__11_i_2_n_5,dot_on3__11_i_2_n_6,dot_on3__11_i_2_n_7,dot_on3__11_i_3_n_4,dot_on3__11_i_3_n_5,dot_on3__11_i_3_n_6,x[1:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__12_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__12_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__12_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__12_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__12_OVERFLOW_UNCONNECTED),
        .P({dot_on3__12_n_58,dot_on3__12_n_59,dot_on3__12_n_60,dot_on3__12_n_61,dot_on3__12_n_62,dot_on3__12_n_63,dot_on3__12_n_64,dot_on3__12_n_65,dot_on3__12_n_66,dot_on3__12_n_67,dot_on3__12_n_68,dot_on3__12_n_69,dot_on3__12_n_70,dot_on3__12_n_71,dot_on3__12_n_72,dot_on3__12_n_73,dot_on3__12_n_74,dot_on3__12_n_75,dot_on3__12_n_76,dot_on3__12_n_77,dot_on3__12_n_78,dot_on3__12_n_79,dot_on3__12_n_80,dot_on3__12_n_81,dot_on3__12_n_82,dot_on3__12_n_83,dot_on3__12_n_84,dot_on3__12_n_85,dot_on3__12_n_86,dot_on3__12_n_87,dot_on3__12_n_88,dot_on3__12_n_89,dot_on3__12_n_90,dot_on3__12_n_91,dot_on3__12_n_92,dot_on3__12_n_93,dot_on3__12_n_94,dot_on3__12_n_95,dot_on3__12_n_96,dot_on3__12_n_97,dot_on3__12_n_98,dot_on3__12_n_99,dot_on3__12_n_100,dot_on3__12_n_101,dot_on3__12_n_102,dot_on3__12_n_103,dot_on3__12_n_104,dot_on3__12_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__12_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__12_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__12_n_106,dot_on3__12_n_107,dot_on3__12_n_108,dot_on3__12_n_109,dot_on3__12_n_110,dot_on3__12_n_111,dot_on3__12_n_112,dot_on3__12_n_113,dot_on3__12_n_114,dot_on3__12_n_115,dot_on3__12_n_116,dot_on3__12_n_117,dot_on3__12_n_118,dot_on3__12_n_119,dot_on3__12_n_120,dot_on3__12_n_121,dot_on3__12_n_122,dot_on3__12_n_123,dot_on3__12_n_124,dot_on3__12_n_125,dot_on3__12_n_126,dot_on3__12_n_127,dot_on3__12_n_128,dot_on3__12_n_129,dot_on3__12_n_130,dot_on3__12_n_131,dot_on3__12_n_132,dot_on3__12_n_133,dot_on3__12_n_134,dot_on3__12_n_135,dot_on3__12_n_136,dot_on3__12_n_137,dot_on3__12_n_138,dot_on3__12_n_139,dot_on3__12_n_140,dot_on3__12_n_141,dot_on3__12_n_142,dot_on3__12_n_143,dot_on3__12_n_144,dot_on3__12_n_145,dot_on3__12_n_146,dot_on3__12_n_147,dot_on3__12_n_148,dot_on3__12_n_149,dot_on3__12_n_150,dot_on3__12_n_151,dot_on3__12_n_152,dot_on3__12_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__12_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__13
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_5,dot_on3__11_i_1_n_6,dot_on3__11_i_1_n_7,dot_on3__11_i_2_n_4,dot_on3__11_i_2_n_5,dot_on3__11_i_2_n_6,dot_on3__11_i_2_n_7,dot_on3__11_i_3_n_4,dot_on3__11_i_3_n_5,dot_on3__11_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__13_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4,dot_on3__11_i_1_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__13_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__13_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__13_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__13_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__13_OVERFLOW_UNCONNECTED),
        .P({dot_on3__13_n_58,dot_on3__13_n_59,dot_on3__13_n_60,dot_on3__13_n_61,dot_on3__13_n_62,dot_on3__13_n_63,dot_on3__13_n_64,dot_on3__13_n_65,dot_on3__13_n_66,dot_on3__13_n_67,dot_on3__13_n_68,dot_on3__13_n_69,dot_on3__13_n_70,dot_on3__13_n_71,dot_on3__13_n_72,dot_on3__13_n_73,dot_on3__13_n_74,dot_on3__13_n_75,dot_on3__13_n_76,dot_on3__13_n_77,dot_on3__13_n_78,dot_on3__13_n_79,dot_on3__13_n_80,dot_on3__13_n_81,dot_on3__13_n_82,dot_on3__13_n_83,dot_on3__13_n_84,dot_on3__13_n_85,dot_on3__13_n_86,dot_on3__13_n_87,dot_on3__13_n_88,dot_on3__13_n_89,dot_on3__13_n_90,dot_on3__13_n_91,dot_on3__13_n_92,dot_on3__13_n_93,dot_on3__13_n_94,dot_on3__13_n_95,dot_on3__13_n_96,dot_on3__13_n_97,dot_on3__13_n_98,dot_on3__13_n_99,dot_on3__13_n_100,dot_on3__13_n_101,dot_on3__13_n_102,dot_on3__13_n_103,dot_on3__13_n_104,dot_on3__13_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__13_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__13_PATTERNDETECT_UNCONNECTED),
        .PCIN({dot_on3__12_n_106,dot_on3__12_n_107,dot_on3__12_n_108,dot_on3__12_n_109,dot_on3__12_n_110,dot_on3__12_n_111,dot_on3__12_n_112,dot_on3__12_n_113,dot_on3__12_n_114,dot_on3__12_n_115,dot_on3__12_n_116,dot_on3__12_n_117,dot_on3__12_n_118,dot_on3__12_n_119,dot_on3__12_n_120,dot_on3__12_n_121,dot_on3__12_n_122,dot_on3__12_n_123,dot_on3__12_n_124,dot_on3__12_n_125,dot_on3__12_n_126,dot_on3__12_n_127,dot_on3__12_n_128,dot_on3__12_n_129,dot_on3__12_n_130,dot_on3__12_n_131,dot_on3__12_n_132,dot_on3__12_n_133,dot_on3__12_n_134,dot_on3__12_n_135,dot_on3__12_n_136,dot_on3__12_n_137,dot_on3__12_n_138,dot_on3__12_n_139,dot_on3__12_n_140,dot_on3__12_n_141,dot_on3__12_n_142,dot_on3__12_n_143,dot_on3__12_n_144,dot_on3__12_n_145,dot_on3__12_n_146,dot_on3__12_n_147,dot_on3__12_n_148,dot_on3__12_n_149,dot_on3__12_n_150,dot_on3__12_n_151,dot_on3__12_n_152,dot_on3__12_n_153}),
        .PCOUT(NLW_dot_on3__13_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__13_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__14
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_5,dot_on3__14_i_1_n_6,dot_on3__14_i_1_n_7,dot_on3__14_i_2_n_4,dot_on3__14_i_2_n_5,dot_on3__14_i_2_n_6,dot_on3__14_i_2_n_7,dot_on3__14_i_3_n_4,dot_on3__14_i_3_n_5,dot_on3__14_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__14_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__14_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__14_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__14_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__14_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__14_OVERFLOW_UNCONNECTED),
        .P({dot_on3__14_n_58,dot_on3__14_n_59,dot_on3__14_n_60,dot_on3__14_n_61,dot_on3__14_n_62,dot_on3__14_n_63,dot_on3__14_n_64,dot_on3__14_n_65,dot_on3__14_n_66,dot_on3__14_n_67,dot_on3__14_n_68,dot_on3__14_n_69,dot_on3__14_n_70,dot_on3__14_n_71,dot_on3__14_n_72,dot_on3__14_n_73,dot_on3__14_n_74,dot_on3__14_n_75,dot_on3__14_n_76,dot_on3__14_n_77,dot_on3__14_n_78,dot_on3__14_n_79,dot_on3__14_n_80,dot_on3__14_n_81,dot_on3__14_n_82,dot_on3__14_n_83,dot_on3__14_n_84,dot_on3__14_n_85,dot_on3__14_n_86,dot_on3__14_n_87,dot_on3__14_n_88,dot_on3__14_n_89,dot_on3__14_n_90,dot_on3__14_n_91,dot_on3__14_n_92,dot_on3__14_n_93,dot_on3__14_n_94,dot_on3__14_n_95,dot_on3__14_n_96,dot_on3__14_n_97,dot_on3__14_n_98,dot_on3__14_n_99,dot_on3__14_n_100,dot_on3__14_n_101,dot_on3__14_n_102,dot_on3__14_n_103,dot_on3__14_n_104,dot_on3__14_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__14_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__14_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__14_n_106,dot_on3__14_n_107,dot_on3__14_n_108,dot_on3__14_n_109,dot_on3__14_n_110,dot_on3__14_n_111,dot_on3__14_n_112,dot_on3__14_n_113,dot_on3__14_n_114,dot_on3__14_n_115,dot_on3__14_n_116,dot_on3__14_n_117,dot_on3__14_n_118,dot_on3__14_n_119,dot_on3__14_n_120,dot_on3__14_n_121,dot_on3__14_n_122,dot_on3__14_n_123,dot_on3__14_n_124,dot_on3__14_n_125,dot_on3__14_n_126,dot_on3__14_n_127,dot_on3__14_n_128,dot_on3__14_n_129,dot_on3__14_n_130,dot_on3__14_n_131,dot_on3__14_n_132,dot_on3__14_n_133,dot_on3__14_n_134,dot_on3__14_n_135,dot_on3__14_n_136,dot_on3__14_n_137,dot_on3__14_n_138,dot_on3__14_n_139,dot_on3__14_n_140,dot_on3__14_n_141,dot_on3__14_n_142,dot_on3__14_n_143,dot_on3__14_n_144,dot_on3__14_n_145,dot_on3__14_n_146,dot_on3__14_n_147,dot_on3__14_n_148,dot_on3__14_n_149,dot_on3__14_n_150,dot_on3__14_n_151,dot_on3__14_n_152,dot_on3__14_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__14_UNDERFLOW_UNCONNECTED));
  CARRY4 dot_on3__14_i_1
       (.CI(dot_on3__14_i_2_n_0),
        .CO({NLW_dot_on3__14_i_1_CO_UNCONNECTED[3],dot_on3__14_i_1_n_1,dot_on3__14_i_1_n_2,dot_on3__14_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,x[11:10],1'b0}),
        .O({dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_5,dot_on3__14_i_1_n_6,dot_on3__14_i_1_n_7}),
        .S({1'b1,dot_on3__14_i_4_n_0,dot_on3__14_i_5_n_0,x[9]}));
  CARRY4 dot_on3__14_i_2
       (.CI(dot_on3__14_i_3_n_0),
        .CO({dot_on3__14_i_2_n_0,dot_on3__14_i_2_n_1,dot_on3__14_i_2_n_2,dot_on3__14_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({x[8],1'b0,x[6],1'b0}),
        .O({dot_on3__14_i_2_n_4,dot_on3__14_i_2_n_5,dot_on3__14_i_2_n_6,dot_on3__14_i_2_n_7}),
        .S({dot_on3__14_i_6_n_0,x[7],dot_on3__14_i_7_n_0,x[5]}));
  CARRY4 dot_on3__14_i_3
       (.CI(1'b0),
        .CO({dot_on3__14_i_3_n_0,dot_on3__14_i_3_n_1,dot_on3__14_i_3_n_2,dot_on3__14_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,x[2],1'b0}),
        .O({dot_on3__14_i_3_n_4,dot_on3__14_i_3_n_5,dot_on3__14_i_3_n_6,NLW_dot_on3__14_i_3_O_UNCONNECTED[0]}),
        .S({x[4:3],dot_on3__14_i_8_n_0,x[1]}));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__14_i_4
       (.I0(x[11]),
        .O(dot_on3__14_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__14_i_5
       (.I0(x[10]),
        .O(dot_on3__14_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__14_i_6
       (.I0(x[8]),
        .O(dot_on3__14_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__14_i_7
       (.I0(x[6]),
        .O(dot_on3__14_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__14_i_8
       (.I0(x[2]),
        .O(dot_on3__14_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__15
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_5,dot_on3__14_i_1_n_6,dot_on3__14_i_1_n_7,dot_on3__14_i_2_n_4,dot_on3__14_i_2_n_5,dot_on3__14_i_2_n_6,dot_on3__14_i_2_n_7,dot_on3__14_i_3_n_4,dot_on3__14_i_3_n_5,dot_on3__14_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__15_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_5,dot_on3__14_i_1_n_6,dot_on3__14_i_1_n_7,dot_on3__14_i_2_n_4,dot_on3__14_i_2_n_5,dot_on3__14_i_2_n_6,dot_on3__14_i_2_n_7,dot_on3__14_i_3_n_4,dot_on3__14_i_3_n_5,dot_on3__14_i_3_n_6,x[1:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__15_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__15_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__15_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__15_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__15_OVERFLOW_UNCONNECTED),
        .P({dot_on3__15_n_58,dot_on3__15_n_59,dot_on3__15_n_60,dot_on3__15_n_61,dot_on3__15_n_62,dot_on3__15_n_63,dot_on3__15_n_64,dot_on3__15_n_65,dot_on3__15_n_66,dot_on3__15_n_67,dot_on3__15_n_68,dot_on3__15_n_69,dot_on3__15_n_70,dot_on3__15_n_71,dot_on3__15_n_72,dot_on3__15_n_73,dot_on3__15_n_74,dot_on3__15_n_75,dot_on3__15_n_76,dot_on3__15_n_77,dot_on3__15_n_78,dot_on3__15_n_79,dot_on3__15_n_80,dot_on3__15_n_81,dot_on3__15_n_82,dot_on3__15_n_83,dot_on3__15_n_84,dot_on3__15_n_85,dot_on3__15_n_86,dot_on3__15_n_87,dot_on3__15_n_88,dot_on3__15_n_89,dot_on3__15_n_90,dot_on3__15_n_91,dot_on3__15_n_92,dot_on3__15_n_93,dot_on3__15_n_94,dot_on3__15_n_95,dot_on3__15_n_96,dot_on3__15_n_97,dot_on3__15_n_98,dot_on3__15_n_99,dot_on3__15_n_100,dot_on3__15_n_101,dot_on3__15_n_102,dot_on3__15_n_103,dot_on3__15_n_104,dot_on3__15_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__15_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__15_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__15_n_106,dot_on3__15_n_107,dot_on3__15_n_108,dot_on3__15_n_109,dot_on3__15_n_110,dot_on3__15_n_111,dot_on3__15_n_112,dot_on3__15_n_113,dot_on3__15_n_114,dot_on3__15_n_115,dot_on3__15_n_116,dot_on3__15_n_117,dot_on3__15_n_118,dot_on3__15_n_119,dot_on3__15_n_120,dot_on3__15_n_121,dot_on3__15_n_122,dot_on3__15_n_123,dot_on3__15_n_124,dot_on3__15_n_125,dot_on3__15_n_126,dot_on3__15_n_127,dot_on3__15_n_128,dot_on3__15_n_129,dot_on3__15_n_130,dot_on3__15_n_131,dot_on3__15_n_132,dot_on3__15_n_133,dot_on3__15_n_134,dot_on3__15_n_135,dot_on3__15_n_136,dot_on3__15_n_137,dot_on3__15_n_138,dot_on3__15_n_139,dot_on3__15_n_140,dot_on3__15_n_141,dot_on3__15_n_142,dot_on3__15_n_143,dot_on3__15_n_144,dot_on3__15_n_145,dot_on3__15_n_146,dot_on3__15_n_147,dot_on3__15_n_148,dot_on3__15_n_149,dot_on3__15_n_150,dot_on3__15_n_151,dot_on3__15_n_152,dot_on3__15_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__15_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__16
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_5,dot_on3__14_i_1_n_6,dot_on3__14_i_1_n_7,dot_on3__14_i_2_n_4,dot_on3__14_i_2_n_5,dot_on3__14_i_2_n_6,dot_on3__14_i_2_n_7,dot_on3__14_i_3_n_4,dot_on3__14_i_3_n_5,dot_on3__14_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__16_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4,dot_on3__14_i_1_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__16_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__16_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__16_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__16_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__16_OVERFLOW_UNCONNECTED),
        .P({dot_on3__16_n_58,dot_on3__16_n_59,dot_on3__16_n_60,dot_on3__16_n_61,dot_on3__16_n_62,dot_on3__16_n_63,dot_on3__16_n_64,dot_on3__16_n_65,dot_on3__16_n_66,dot_on3__16_n_67,dot_on3__16_n_68,dot_on3__16_n_69,dot_on3__16_n_70,dot_on3__16_n_71,dot_on3__16_n_72,dot_on3__16_n_73,dot_on3__16_n_74,dot_on3__16_n_75,dot_on3__16_n_76,dot_on3__16_n_77,dot_on3__16_n_78,dot_on3__16_n_79,dot_on3__16_n_80,dot_on3__16_n_81,dot_on3__16_n_82,dot_on3__16_n_83,dot_on3__16_n_84,dot_on3__16_n_85,dot_on3__16_n_86,dot_on3__16_n_87,dot_on3__16_n_88,dot_on3__16_n_89,dot_on3__16_n_90,dot_on3__16_n_91,dot_on3__16_n_92,dot_on3__16_n_93,dot_on3__16_n_94,dot_on3__16_n_95,dot_on3__16_n_96,dot_on3__16_n_97,dot_on3__16_n_98,dot_on3__16_n_99,dot_on3__16_n_100,dot_on3__16_n_101,dot_on3__16_n_102,dot_on3__16_n_103,dot_on3__16_n_104,dot_on3__16_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__16_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__16_PATTERNDETECT_UNCONNECTED),
        .PCIN({dot_on3__15_n_106,dot_on3__15_n_107,dot_on3__15_n_108,dot_on3__15_n_109,dot_on3__15_n_110,dot_on3__15_n_111,dot_on3__15_n_112,dot_on3__15_n_113,dot_on3__15_n_114,dot_on3__15_n_115,dot_on3__15_n_116,dot_on3__15_n_117,dot_on3__15_n_118,dot_on3__15_n_119,dot_on3__15_n_120,dot_on3__15_n_121,dot_on3__15_n_122,dot_on3__15_n_123,dot_on3__15_n_124,dot_on3__15_n_125,dot_on3__15_n_126,dot_on3__15_n_127,dot_on3__15_n_128,dot_on3__15_n_129,dot_on3__15_n_130,dot_on3__15_n_131,dot_on3__15_n_132,dot_on3__15_n_133,dot_on3__15_n_134,dot_on3__15_n_135,dot_on3__15_n_136,dot_on3__15_n_137,dot_on3__15_n_138,dot_on3__15_n_139,dot_on3__15_n_140,dot_on3__15_n_141,dot_on3__15_n_142,dot_on3__15_n_143,dot_on3__15_n_144,dot_on3__15_n_145,dot_on3__15_n_146,dot_on3__15_n_147,dot_on3__15_n_148,dot_on3__15_n_149,dot_on3__15_n_150,dot_on3__15_n_151,dot_on3__15_n_152,dot_on3__15_n_153}),
        .PCOUT(NLW_dot_on3__16_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__16_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__17
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_5,dot_on3__17_i_1_n_6,dot_on3__17_i_1_n_7,dot_on3__17_i_2_n_4,dot_on3__17_i_2_n_5,dot_on3__17_i_2_n_6,dot_on3__17_i_2_n_7,dot_on3__17_i_3_n_4,dot_on3__17_i_3_n_5,dot_on3__17_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__17_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__17_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__17_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__17_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__17_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__17_OVERFLOW_UNCONNECTED),
        .P({dot_on3__17_n_58,dot_on3__17_n_59,dot_on3__17_n_60,dot_on3__17_n_61,dot_on3__17_n_62,dot_on3__17_n_63,dot_on3__17_n_64,dot_on3__17_n_65,dot_on3__17_n_66,dot_on3__17_n_67,dot_on3__17_n_68,dot_on3__17_n_69,dot_on3__17_n_70,dot_on3__17_n_71,dot_on3__17_n_72,dot_on3__17_n_73,dot_on3__17_n_74,dot_on3__17_n_75,dot_on3__17_n_76,dot_on3__17_n_77,dot_on3__17_n_78,dot_on3__17_n_79,dot_on3__17_n_80,dot_on3__17_n_81,dot_on3__17_n_82,dot_on3__17_n_83,dot_on3__17_n_84,dot_on3__17_n_85,dot_on3__17_n_86,dot_on3__17_n_87,dot_on3__17_n_88,dot_on3__17_n_89,dot_on3__17_n_90,dot_on3__17_n_91,dot_on3__17_n_92,dot_on3__17_n_93,dot_on3__17_n_94,dot_on3__17_n_95,dot_on3__17_n_96,dot_on3__17_n_97,dot_on3__17_n_98,dot_on3__17_n_99,dot_on3__17_n_100,dot_on3__17_n_101,dot_on3__17_n_102,dot_on3__17_n_103,dot_on3__17_n_104,dot_on3__17_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__17_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__17_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__17_n_106,dot_on3__17_n_107,dot_on3__17_n_108,dot_on3__17_n_109,dot_on3__17_n_110,dot_on3__17_n_111,dot_on3__17_n_112,dot_on3__17_n_113,dot_on3__17_n_114,dot_on3__17_n_115,dot_on3__17_n_116,dot_on3__17_n_117,dot_on3__17_n_118,dot_on3__17_n_119,dot_on3__17_n_120,dot_on3__17_n_121,dot_on3__17_n_122,dot_on3__17_n_123,dot_on3__17_n_124,dot_on3__17_n_125,dot_on3__17_n_126,dot_on3__17_n_127,dot_on3__17_n_128,dot_on3__17_n_129,dot_on3__17_n_130,dot_on3__17_n_131,dot_on3__17_n_132,dot_on3__17_n_133,dot_on3__17_n_134,dot_on3__17_n_135,dot_on3__17_n_136,dot_on3__17_n_137,dot_on3__17_n_138,dot_on3__17_n_139,dot_on3__17_n_140,dot_on3__17_n_141,dot_on3__17_n_142,dot_on3__17_n_143,dot_on3__17_n_144,dot_on3__17_n_145,dot_on3__17_n_146,dot_on3__17_n_147,dot_on3__17_n_148,dot_on3__17_n_149,dot_on3__17_n_150,dot_on3__17_n_151,dot_on3__17_n_152,dot_on3__17_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__17_UNDERFLOW_UNCONNECTED));
  CARRY4 dot_on3__17_i_1
       (.CI(dot_on3__17_i_2_n_0),
        .CO({NLW_dot_on3__17_i_1_CO_UNCONNECTED[3],dot_on3__17_i_1_n_1,dot_on3__17_i_1_n_2,dot_on3__17_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,x[11:10],1'b0}),
        .O({dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_5,dot_on3__17_i_1_n_6,dot_on3__17_i_1_n_7}),
        .S({1'b1,dot_on3__17_i_4_n_0,dot_on3__17_i_5_n_0,x[9]}));
  CARRY4 dot_on3__17_i_2
       (.CI(dot_on3__17_i_3_n_0),
        .CO({dot_on3__17_i_2_n_0,dot_on3__17_i_2_n_1,dot_on3__17_i_2_n_2,dot_on3__17_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,x[7:6],1'b0}),
        .O({dot_on3__17_i_2_n_4,dot_on3__17_i_2_n_5,dot_on3__17_i_2_n_6,dot_on3__17_i_2_n_7}),
        .S({x[8],dot_on3__17_i_6_n_0,dot_on3__17_i_7_n_0,x[5]}));
  CARRY4 dot_on3__17_i_3
       (.CI(1'b0),
        .CO({dot_on3__17_i_3_n_0,dot_on3__17_i_3_n_1,dot_on3__17_i_3_n_2,dot_on3__17_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,x[3:2],1'b0}),
        .O({dot_on3__17_i_3_n_4,dot_on3__17_i_3_n_5,dot_on3__17_i_3_n_6,NLW_dot_on3__17_i_3_O_UNCONNECTED[0]}),
        .S({x[4],dot_on3__17_i_8_n_0,dot_on3__17_i_9_n_0,x[1]}));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__17_i_4
       (.I0(x[11]),
        .O(dot_on3__17_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__17_i_5
       (.I0(x[10]),
        .O(dot_on3__17_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__17_i_6
       (.I0(x[7]),
        .O(dot_on3__17_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__17_i_7
       (.I0(x[6]),
        .O(dot_on3__17_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__17_i_8
       (.I0(x[3]),
        .O(dot_on3__17_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__17_i_9
       (.I0(x[2]),
        .O(dot_on3__17_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__18
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_5,dot_on3__17_i_1_n_6,dot_on3__17_i_1_n_7,dot_on3__17_i_2_n_4,dot_on3__17_i_2_n_5,dot_on3__17_i_2_n_6,dot_on3__17_i_2_n_7,dot_on3__17_i_3_n_4,dot_on3__17_i_3_n_5,dot_on3__17_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__18_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_5,dot_on3__17_i_1_n_6,dot_on3__17_i_1_n_7,dot_on3__17_i_2_n_4,dot_on3__17_i_2_n_5,dot_on3__17_i_2_n_6,dot_on3__17_i_2_n_7,dot_on3__17_i_3_n_4,dot_on3__17_i_3_n_5,dot_on3__17_i_3_n_6,x[1:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__18_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__18_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__18_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__18_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__18_OVERFLOW_UNCONNECTED),
        .P({dot_on3__18_n_58,dot_on3__18_n_59,dot_on3__18_n_60,dot_on3__18_n_61,dot_on3__18_n_62,dot_on3__18_n_63,dot_on3__18_n_64,dot_on3__18_n_65,dot_on3__18_n_66,dot_on3__18_n_67,dot_on3__18_n_68,dot_on3__18_n_69,dot_on3__18_n_70,dot_on3__18_n_71,dot_on3__18_n_72,dot_on3__18_n_73,dot_on3__18_n_74,dot_on3__18_n_75,dot_on3__18_n_76,dot_on3__18_n_77,dot_on3__18_n_78,dot_on3__18_n_79,dot_on3__18_n_80,dot_on3__18_n_81,dot_on3__18_n_82,dot_on3__18_n_83,dot_on3__18_n_84,dot_on3__18_n_85,dot_on3__18_n_86,dot_on3__18_n_87,dot_on3__18_n_88,dot_on3__18_n_89,dot_on3__18_n_90,dot_on3__18_n_91,dot_on3__18_n_92,dot_on3__18_n_93,dot_on3__18_n_94,dot_on3__18_n_95,dot_on3__18_n_96,dot_on3__18_n_97,dot_on3__18_n_98,dot_on3__18_n_99,dot_on3__18_n_100,dot_on3__18_n_101,dot_on3__18_n_102,dot_on3__18_n_103,dot_on3__18_n_104,dot_on3__18_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__18_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__18_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__18_n_106,dot_on3__18_n_107,dot_on3__18_n_108,dot_on3__18_n_109,dot_on3__18_n_110,dot_on3__18_n_111,dot_on3__18_n_112,dot_on3__18_n_113,dot_on3__18_n_114,dot_on3__18_n_115,dot_on3__18_n_116,dot_on3__18_n_117,dot_on3__18_n_118,dot_on3__18_n_119,dot_on3__18_n_120,dot_on3__18_n_121,dot_on3__18_n_122,dot_on3__18_n_123,dot_on3__18_n_124,dot_on3__18_n_125,dot_on3__18_n_126,dot_on3__18_n_127,dot_on3__18_n_128,dot_on3__18_n_129,dot_on3__18_n_130,dot_on3__18_n_131,dot_on3__18_n_132,dot_on3__18_n_133,dot_on3__18_n_134,dot_on3__18_n_135,dot_on3__18_n_136,dot_on3__18_n_137,dot_on3__18_n_138,dot_on3__18_n_139,dot_on3__18_n_140,dot_on3__18_n_141,dot_on3__18_n_142,dot_on3__18_n_143,dot_on3__18_n_144,dot_on3__18_n_145,dot_on3__18_n_146,dot_on3__18_n_147,dot_on3__18_n_148,dot_on3__18_n_149,dot_on3__18_n_150,dot_on3__18_n_151,dot_on3__18_n_152,dot_on3__18_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__18_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__19
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_5,dot_on3__17_i_1_n_6,dot_on3__17_i_1_n_7,dot_on3__17_i_2_n_4,dot_on3__17_i_2_n_5,dot_on3__17_i_2_n_6,dot_on3__17_i_2_n_7,dot_on3__17_i_3_n_4,dot_on3__17_i_3_n_5,dot_on3__17_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__19_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4,dot_on3__17_i_1_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__19_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__19_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__19_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__19_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__19_OVERFLOW_UNCONNECTED),
        .P({dot_on3__19_n_58,dot_on3__19_n_59,dot_on3__19_n_60,dot_on3__19_n_61,dot_on3__19_n_62,dot_on3__19_n_63,dot_on3__19_n_64,dot_on3__19_n_65,dot_on3__19_n_66,dot_on3__19_n_67,dot_on3__19_n_68,dot_on3__19_n_69,dot_on3__19_n_70,dot_on3__19_n_71,dot_on3__19_n_72,dot_on3__19_n_73,dot_on3__19_n_74,dot_on3__19_n_75,dot_on3__19_n_76,dot_on3__19_n_77,dot_on3__19_n_78,dot_on3__19_n_79,dot_on3__19_n_80,dot_on3__19_n_81,dot_on3__19_n_82,dot_on3__19_n_83,dot_on3__19_n_84,dot_on3__19_n_85,dot_on3__19_n_86,dot_on3__19_n_87,dot_on3__19_n_88,dot_on3__19_n_89,dot_on3__19_n_90,dot_on3__19_n_91,dot_on3__19_n_92,dot_on3__19_n_93,dot_on3__19_n_94,dot_on3__19_n_95,dot_on3__19_n_96,dot_on3__19_n_97,dot_on3__19_n_98,dot_on3__19_n_99,dot_on3__19_n_100,dot_on3__19_n_101,dot_on3__19_n_102,dot_on3__19_n_103,dot_on3__19_n_104,dot_on3__19_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__19_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__19_PATTERNDETECT_UNCONNECTED),
        .PCIN({dot_on3__18_n_106,dot_on3__18_n_107,dot_on3__18_n_108,dot_on3__18_n_109,dot_on3__18_n_110,dot_on3__18_n_111,dot_on3__18_n_112,dot_on3__18_n_113,dot_on3__18_n_114,dot_on3__18_n_115,dot_on3__18_n_116,dot_on3__18_n_117,dot_on3__18_n_118,dot_on3__18_n_119,dot_on3__18_n_120,dot_on3__18_n_121,dot_on3__18_n_122,dot_on3__18_n_123,dot_on3__18_n_124,dot_on3__18_n_125,dot_on3__18_n_126,dot_on3__18_n_127,dot_on3__18_n_128,dot_on3__18_n_129,dot_on3__18_n_130,dot_on3__18_n_131,dot_on3__18_n_132,dot_on3__18_n_133,dot_on3__18_n_134,dot_on3__18_n_135,dot_on3__18_n_136,dot_on3__18_n_137,dot_on3__18_n_138,dot_on3__18_n_139,dot_on3__18_n_140,dot_on3__18_n_141,dot_on3__18_n_142,dot_on3__18_n_143,dot_on3__18_n_144,dot_on3__18_n_145,dot_on3__18_n_146,dot_on3__18_n_147,dot_on3__18_n_148,dot_on3__18_n_149,dot_on3__18_n_150,dot_on3__18_n_151,dot_on3__18_n_152,dot_on3__18_n_153}),
        .PCOUT(NLW_dot_on3__19_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__19_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h0455)) 
    dot_on3__1_i_1
       (.I0(y[10]),
        .I1(dot_on3_i_13_n_0),
        .I2(y[8]),
        .I3(y[9]),
        .O(dot_on3__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h0455)) 
    dot_on3__1_i_2
       (.I0(y[10]),
        .I1(dot_on3_i_13_n_0),
        .I2(y[8]),
        .I3(y[9]),
        .O(dot_on3__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h0455)) 
    dot_on3__1_i_3
       (.I0(y[10]),
        .I1(dot_on3_i_13_n_0),
        .I2(y[8]),
        .I3(y[9]),
        .O(dot_on3__1_i_3_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_5,dot_on3__2_i_1_n_6,dot_on3__2_i_1_n_7,dot_on3__2_i_2_n_4,dot_on3__2_i_2_n_5,dot_on3__2_i_2_n_6,dot_on3__2_i_2_n_7,dot_on3__2_i_3_n_4,dot_on3__2_i_3_n_5,dot_on3__2_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__2_OVERFLOW_UNCONNECTED),
        .P({dot_on3__2_n_58,dot_on3__2_n_59,dot_on3__2_n_60,dot_on3__2_n_61,dot_on3__2_n_62,dot_on3__2_n_63,dot_on3__2_n_64,dot_on3__2_n_65,dot_on3__2_n_66,dot_on3__2_n_67,dot_on3__2_n_68,dot_on3__2_n_69,dot_on3__2_n_70,dot_on3__2_n_71,dot_on3__2_n_72,dot_on3__2_n_73,dot_on3__2_n_74,dot_on3__2_n_75,dot_on3__2_n_76,dot_on3__2_n_77,dot_on3__2_n_78,dot_on3__2_n_79,dot_on3__2_n_80,dot_on3__2_n_81,dot_on3__2_n_82,dot_on3__2_n_83,dot_on3__2_n_84,dot_on3__2_n_85,dot_on3__2_n_86,dot_on3__2_n_87,dot_on3__2_n_88,dot_on3__2_n_89,dot_on3__2_n_90,dot_on3__2_n_91,dot_on3__2_n_92,dot_on3__2_n_93,dot_on3__2_n_94,dot_on3__2_n_95,dot_on3__2_n_96,dot_on3__2_n_97,dot_on3__2_n_98,dot_on3__2_n_99,dot_on3__2_n_100,dot_on3__2_n_101,dot_on3__2_n_102,dot_on3__2_n_103,dot_on3__2_n_104,dot_on3__2_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__2_n_106,dot_on3__2_n_107,dot_on3__2_n_108,dot_on3__2_n_109,dot_on3__2_n_110,dot_on3__2_n_111,dot_on3__2_n_112,dot_on3__2_n_113,dot_on3__2_n_114,dot_on3__2_n_115,dot_on3__2_n_116,dot_on3__2_n_117,dot_on3__2_n_118,dot_on3__2_n_119,dot_on3__2_n_120,dot_on3__2_n_121,dot_on3__2_n_122,dot_on3__2_n_123,dot_on3__2_n_124,dot_on3__2_n_125,dot_on3__2_n_126,dot_on3__2_n_127,dot_on3__2_n_128,dot_on3__2_n_129,dot_on3__2_n_130,dot_on3__2_n_131,dot_on3__2_n_132,dot_on3__2_n_133,dot_on3__2_n_134,dot_on3__2_n_135,dot_on3__2_n_136,dot_on3__2_n_137,dot_on3__2_n_138,dot_on3__2_n_139,dot_on3__2_n_140,dot_on3__2_n_141,dot_on3__2_n_142,dot_on3__2_n_143,dot_on3__2_n_144,dot_on3__2_n_145,dot_on3__2_n_146,dot_on3__2_n_147,dot_on3__2_n_148,dot_on3__2_n_149,dot_on3__2_n_150,dot_on3__2_n_151,dot_on3__2_n_152,dot_on3__2_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__2_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__20
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_5,dot_on3__20_i_1_n_6,dot_on3__20_i_1_n_7,dot_on3__20_i_2_n_4,dot_on3__20_i_2_n_5,dot_on3__20_i_2_n_6,dot_on3__20_i_2_n_7,dot_on3__20_i_3_n_4,dot_on3__20_i_3_n_5,dot_on3__20_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__20_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__20_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__20_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__20_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__20_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__20_OVERFLOW_UNCONNECTED),
        .P({dot_on3__20_n_58,dot_on3__20_n_59,dot_on3__20_n_60,dot_on3__20_n_61,dot_on3__20_n_62,dot_on3__20_n_63,dot_on3__20_n_64,dot_on3__20_n_65,dot_on3__20_n_66,dot_on3__20_n_67,dot_on3__20_n_68,dot_on3__20_n_69,dot_on3__20_n_70,dot_on3__20_n_71,dot_on3__20_n_72,dot_on3__20_n_73,dot_on3__20_n_74,dot_on3__20_n_75,dot_on3__20_n_76,dot_on3__20_n_77,dot_on3__20_n_78,dot_on3__20_n_79,dot_on3__20_n_80,dot_on3__20_n_81,dot_on3__20_n_82,dot_on3__20_n_83,dot_on3__20_n_84,dot_on3__20_n_85,dot_on3__20_n_86,dot_on3__20_n_87,dot_on3__20_n_88,dot_on3__20_n_89,dot_on3__20_n_90,dot_on3__20_n_91,dot_on3__20_n_92,dot_on3__20_n_93,dot_on3__20_n_94,dot_on3__20_n_95,dot_on3__20_n_96,dot_on3__20_n_97,dot_on3__20_n_98,dot_on3__20_n_99,dot_on3__20_n_100,dot_on3__20_n_101,dot_on3__20_n_102,dot_on3__20_n_103,dot_on3__20_n_104,dot_on3__20_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__20_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__20_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__20_n_106,dot_on3__20_n_107,dot_on3__20_n_108,dot_on3__20_n_109,dot_on3__20_n_110,dot_on3__20_n_111,dot_on3__20_n_112,dot_on3__20_n_113,dot_on3__20_n_114,dot_on3__20_n_115,dot_on3__20_n_116,dot_on3__20_n_117,dot_on3__20_n_118,dot_on3__20_n_119,dot_on3__20_n_120,dot_on3__20_n_121,dot_on3__20_n_122,dot_on3__20_n_123,dot_on3__20_n_124,dot_on3__20_n_125,dot_on3__20_n_126,dot_on3__20_n_127,dot_on3__20_n_128,dot_on3__20_n_129,dot_on3__20_n_130,dot_on3__20_n_131,dot_on3__20_n_132,dot_on3__20_n_133,dot_on3__20_n_134,dot_on3__20_n_135,dot_on3__20_n_136,dot_on3__20_n_137,dot_on3__20_n_138,dot_on3__20_n_139,dot_on3__20_n_140,dot_on3__20_n_141,dot_on3__20_n_142,dot_on3__20_n_143,dot_on3__20_n_144,dot_on3__20_n_145,dot_on3__20_n_146,dot_on3__20_n_147,dot_on3__20_n_148,dot_on3__20_n_149,dot_on3__20_n_150,dot_on3__20_n_151,dot_on3__20_n_152,dot_on3__20_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__20_UNDERFLOW_UNCONNECTED));
  CARRY4 dot_on3__20_i_1
       (.CI(dot_on3__20_i_2_n_0),
        .CO({NLW_dot_on3__20_i_1_CO_UNCONNECTED[3],dot_on3__20_i_1_n_1,dot_on3__20_i_1_n_2,dot_on3__20_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,x[11:10],1'b0}),
        .O({dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_5,dot_on3__20_i_1_n_6,dot_on3__20_i_1_n_7}),
        .S({1'b1,dot_on3__20_i_4_n_0,dot_on3__20_i_5_n_0,x[9]}));
  CARRY4 dot_on3__20_i_2
       (.CI(dot_on3__20_i_3_n_0),
        .CO({dot_on3__20_i_2_n_0,dot_on3__20_i_2_n_1,dot_on3__20_i_2_n_2,dot_on3__20_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,x[6],1'b0}),
        .O({dot_on3__20_i_2_n_4,dot_on3__20_i_2_n_5,dot_on3__20_i_2_n_6,dot_on3__20_i_2_n_7}),
        .S({x[8:7],dot_on3__20_i_6_n_0,x[5]}));
  CARRY4 dot_on3__20_i_3
       (.CI(1'b0),
        .CO({dot_on3__20_i_3_n_0,dot_on3__20_i_3_n_1,dot_on3__20_i_3_n_2,dot_on3__20_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({x[4],1'b0,x[2],1'b0}),
        .O({dot_on3__20_i_3_n_4,dot_on3__20_i_3_n_5,dot_on3__20_i_3_n_6,NLW_dot_on3__20_i_3_O_UNCONNECTED[0]}),
        .S({dot_on3__20_i_7_n_0,x[3],dot_on3__20_i_8_n_0,x[1]}));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__20_i_4
       (.I0(x[11]),
        .O(dot_on3__20_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__20_i_5
       (.I0(x[10]),
        .O(dot_on3__20_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__20_i_6
       (.I0(x[6]),
        .O(dot_on3__20_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__20_i_7
       (.I0(x[4]),
        .O(dot_on3__20_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__20_i_8
       (.I0(x[2]),
        .O(dot_on3__20_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__21
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_5,dot_on3__20_i_1_n_6,dot_on3__20_i_1_n_7,dot_on3__20_i_2_n_4,dot_on3__20_i_2_n_5,dot_on3__20_i_2_n_6,dot_on3__20_i_2_n_7,dot_on3__20_i_3_n_4,dot_on3__20_i_3_n_5,dot_on3__20_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__21_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_5,dot_on3__20_i_1_n_6,dot_on3__20_i_1_n_7,dot_on3__20_i_2_n_4,dot_on3__20_i_2_n_5,dot_on3__20_i_2_n_6,dot_on3__20_i_2_n_7,dot_on3__20_i_3_n_4,dot_on3__20_i_3_n_5,dot_on3__20_i_3_n_6,x[1:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__21_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__21_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__21_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__21_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__21_OVERFLOW_UNCONNECTED),
        .P({dot_on3__21_n_58,dot_on3__21_n_59,dot_on3__21_n_60,dot_on3__21_n_61,dot_on3__21_n_62,dot_on3__21_n_63,dot_on3__21_n_64,dot_on3__21_n_65,dot_on3__21_n_66,dot_on3__21_n_67,dot_on3__21_n_68,dot_on3__21_n_69,dot_on3__21_n_70,dot_on3__21_n_71,dot_on3__21_n_72,dot_on3__21_n_73,dot_on3__21_n_74,dot_on3__21_n_75,dot_on3__21_n_76,dot_on3__21_n_77,dot_on3__21_n_78,dot_on3__21_n_79,dot_on3__21_n_80,dot_on3__21_n_81,dot_on3__21_n_82,dot_on3__21_n_83,dot_on3__21_n_84,dot_on3__21_n_85,dot_on3__21_n_86,dot_on3__21_n_87,dot_on3__21_n_88,dot_on3__21_n_89,dot_on3__21_n_90,dot_on3__21_n_91,dot_on3__21_n_92,dot_on3__21_n_93,dot_on3__21_n_94,dot_on3__21_n_95,dot_on3__21_n_96,dot_on3__21_n_97,dot_on3__21_n_98,dot_on3__21_n_99,dot_on3__21_n_100,dot_on3__21_n_101,dot_on3__21_n_102,dot_on3__21_n_103,dot_on3__21_n_104,dot_on3__21_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__21_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__21_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__21_n_106,dot_on3__21_n_107,dot_on3__21_n_108,dot_on3__21_n_109,dot_on3__21_n_110,dot_on3__21_n_111,dot_on3__21_n_112,dot_on3__21_n_113,dot_on3__21_n_114,dot_on3__21_n_115,dot_on3__21_n_116,dot_on3__21_n_117,dot_on3__21_n_118,dot_on3__21_n_119,dot_on3__21_n_120,dot_on3__21_n_121,dot_on3__21_n_122,dot_on3__21_n_123,dot_on3__21_n_124,dot_on3__21_n_125,dot_on3__21_n_126,dot_on3__21_n_127,dot_on3__21_n_128,dot_on3__21_n_129,dot_on3__21_n_130,dot_on3__21_n_131,dot_on3__21_n_132,dot_on3__21_n_133,dot_on3__21_n_134,dot_on3__21_n_135,dot_on3__21_n_136,dot_on3__21_n_137,dot_on3__21_n_138,dot_on3__21_n_139,dot_on3__21_n_140,dot_on3__21_n_141,dot_on3__21_n_142,dot_on3__21_n_143,dot_on3__21_n_144,dot_on3__21_n_145,dot_on3__21_n_146,dot_on3__21_n_147,dot_on3__21_n_148,dot_on3__21_n_149,dot_on3__21_n_150,dot_on3__21_n_151,dot_on3__21_n_152,dot_on3__21_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__21_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__22
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_5,dot_on3__20_i_1_n_6,dot_on3__20_i_1_n_7,dot_on3__20_i_2_n_4,dot_on3__20_i_2_n_5,dot_on3__20_i_2_n_6,dot_on3__20_i_2_n_7,dot_on3__20_i_3_n_4,dot_on3__20_i_3_n_5,dot_on3__20_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__22_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4,dot_on3__20_i_1_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__22_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__22_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__22_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__22_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__22_OVERFLOW_UNCONNECTED),
        .P({dot_on3__22_n_58,dot_on3__22_n_59,dot_on3__22_n_60,dot_on3__22_n_61,dot_on3__22_n_62,dot_on3__22_n_63,dot_on3__22_n_64,dot_on3__22_n_65,dot_on3__22_n_66,dot_on3__22_n_67,dot_on3__22_n_68,dot_on3__22_n_69,dot_on3__22_n_70,dot_on3__22_n_71,dot_on3__22_n_72,dot_on3__22_n_73,dot_on3__22_n_74,dot_on3__22_n_75,dot_on3__22_n_76,dot_on3__22_n_77,dot_on3__22_n_78,dot_on3__22_n_79,dot_on3__22_n_80,dot_on3__22_n_81,dot_on3__22_n_82,dot_on3__22_n_83,dot_on3__22_n_84,dot_on3__22_n_85,dot_on3__22_n_86,dot_on3__22_n_87,dot_on3__22_n_88,dot_on3__22_n_89,dot_on3__22_n_90,dot_on3__22_n_91,dot_on3__22_n_92,dot_on3__22_n_93,dot_on3__22_n_94,dot_on3__22_n_95,dot_on3__22_n_96,dot_on3__22_n_97,dot_on3__22_n_98,dot_on3__22_n_99,dot_on3__22_n_100,dot_on3__22_n_101,dot_on3__22_n_102,dot_on3__22_n_103,dot_on3__22_n_104,dot_on3__22_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__22_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__22_PATTERNDETECT_UNCONNECTED),
        .PCIN({dot_on3__21_n_106,dot_on3__21_n_107,dot_on3__21_n_108,dot_on3__21_n_109,dot_on3__21_n_110,dot_on3__21_n_111,dot_on3__21_n_112,dot_on3__21_n_113,dot_on3__21_n_114,dot_on3__21_n_115,dot_on3__21_n_116,dot_on3__21_n_117,dot_on3__21_n_118,dot_on3__21_n_119,dot_on3__21_n_120,dot_on3__21_n_121,dot_on3__21_n_122,dot_on3__21_n_123,dot_on3__21_n_124,dot_on3__21_n_125,dot_on3__21_n_126,dot_on3__21_n_127,dot_on3__21_n_128,dot_on3__21_n_129,dot_on3__21_n_130,dot_on3__21_n_131,dot_on3__21_n_132,dot_on3__21_n_133,dot_on3__21_n_134,dot_on3__21_n_135,dot_on3__21_n_136,dot_on3__21_n_137,dot_on3__21_n_138,dot_on3__21_n_139,dot_on3__21_n_140,dot_on3__21_n_141,dot_on3__21_n_142,dot_on3__21_n_143,dot_on3__21_n_144,dot_on3__21_n_145,dot_on3__21_n_146,dot_on3__21_n_147,dot_on3__21_n_148,dot_on3__21_n_149,dot_on3__21_n_150,dot_on3__21_n_151,dot_on3__21_n_152,dot_on3__21_n_153}),
        .PCOUT(NLW_dot_on3__22_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__22_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__23
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_5,dot_on3__23_i_1_n_6,dot_on3__23_i_1_n_7,dot_on3__23_i_2_n_4,dot_on3__23_i_2_n_5,dot_on3__23_i_2_n_6,dot_on3__23_i_2_n_7,dot_on3__23_i_3_n_4,dot_on3__23_i_3_n_5,dot_on3__23_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__23_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__23_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__23_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__23_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__23_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__23_OVERFLOW_UNCONNECTED),
        .P({dot_on3__23_n_58,dot_on3__23_n_59,dot_on3__23_n_60,dot_on3__23_n_61,dot_on3__23_n_62,dot_on3__23_n_63,dot_on3__23_n_64,dot_on3__23_n_65,dot_on3__23_n_66,dot_on3__23_n_67,dot_on3__23_n_68,dot_on3__23_n_69,dot_on3__23_n_70,dot_on3__23_n_71,dot_on3__23_n_72,dot_on3__23_n_73,dot_on3__23_n_74,dot_on3__23_n_75,dot_on3__23_n_76,dot_on3__23_n_77,dot_on3__23_n_78,dot_on3__23_n_79,dot_on3__23_n_80,dot_on3__23_n_81,dot_on3__23_n_82,dot_on3__23_n_83,dot_on3__23_n_84,dot_on3__23_n_85,dot_on3__23_n_86,dot_on3__23_n_87,dot_on3__23_n_88,dot_on3__23_n_89,dot_on3__23_n_90,dot_on3__23_n_91,dot_on3__23_n_92,dot_on3__23_n_93,dot_on3__23_n_94,dot_on3__23_n_95,dot_on3__23_n_96,dot_on3__23_n_97,dot_on3__23_n_98,dot_on3__23_n_99,dot_on3__23_n_100,dot_on3__23_n_101,dot_on3__23_n_102,dot_on3__23_n_103,dot_on3__23_n_104,dot_on3__23_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__23_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__23_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__23_n_106,dot_on3__23_n_107,dot_on3__23_n_108,dot_on3__23_n_109,dot_on3__23_n_110,dot_on3__23_n_111,dot_on3__23_n_112,dot_on3__23_n_113,dot_on3__23_n_114,dot_on3__23_n_115,dot_on3__23_n_116,dot_on3__23_n_117,dot_on3__23_n_118,dot_on3__23_n_119,dot_on3__23_n_120,dot_on3__23_n_121,dot_on3__23_n_122,dot_on3__23_n_123,dot_on3__23_n_124,dot_on3__23_n_125,dot_on3__23_n_126,dot_on3__23_n_127,dot_on3__23_n_128,dot_on3__23_n_129,dot_on3__23_n_130,dot_on3__23_n_131,dot_on3__23_n_132,dot_on3__23_n_133,dot_on3__23_n_134,dot_on3__23_n_135,dot_on3__23_n_136,dot_on3__23_n_137,dot_on3__23_n_138,dot_on3__23_n_139,dot_on3__23_n_140,dot_on3__23_n_141,dot_on3__23_n_142,dot_on3__23_n_143,dot_on3__23_n_144,dot_on3__23_n_145,dot_on3__23_n_146,dot_on3__23_n_147,dot_on3__23_n_148,dot_on3__23_n_149,dot_on3__23_n_150,dot_on3__23_n_151,dot_on3__23_n_152,dot_on3__23_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__23_UNDERFLOW_UNCONNECTED));
  CARRY4 dot_on3__23_i_1
       (.CI(dot_on3__23_i_2_n_0),
        .CO({NLW_dot_on3__23_i_1_CO_UNCONNECTED[3],dot_on3__23_i_1_n_1,dot_on3__23_i_1_n_2,dot_on3__23_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,x[11],1'b0,x[9]}),
        .O({dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_5,dot_on3__23_i_1_n_6,dot_on3__23_i_1_n_7}),
        .S({1'b1,dot_on3__23_i_4_n_0,x[10],dot_on3__23_i_5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__23_i_10
       (.I0(x[3]),
        .O(dot_on3__23_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__23_i_11
       (.I0(x[2]),
        .O(dot_on3__23_i_11_n_0));
  CARRY4 dot_on3__23_i_2
       (.CI(dot_on3__23_i_3_n_0),
        .CO({dot_on3__23_i_2_n_0,dot_on3__23_i_2_n_1,dot_on3__23_i_2_n_2,dot_on3__23_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({x[8:6],1'b0}),
        .O({dot_on3__23_i_2_n_4,dot_on3__23_i_2_n_5,dot_on3__23_i_2_n_6,dot_on3__23_i_2_n_7}),
        .S({dot_on3__23_i_6_n_0,dot_on3__23_i_7_n_0,dot_on3__23_i_8_n_0,x[5]}));
  CARRY4 dot_on3__23_i_3
       (.CI(1'b0),
        .CO({dot_on3__23_i_3_n_0,dot_on3__23_i_3_n_1,dot_on3__23_i_3_n_2,dot_on3__23_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({x[4:2],1'b0}),
        .O({dot_on3__23_i_3_n_4,dot_on3__23_i_3_n_5,dot_on3__23_i_3_n_6,NLW_dot_on3__23_i_3_O_UNCONNECTED[0]}),
        .S({dot_on3__23_i_9_n_0,dot_on3__23_i_10_n_0,dot_on3__23_i_11_n_0,x[1]}));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__23_i_4
       (.I0(x[11]),
        .O(dot_on3__23_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__23_i_5
       (.I0(x[9]),
        .O(dot_on3__23_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__23_i_6
       (.I0(x[8]),
        .O(dot_on3__23_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__23_i_7
       (.I0(x[7]),
        .O(dot_on3__23_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__23_i_8
       (.I0(x[6]),
        .O(dot_on3__23_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__23_i_9
       (.I0(x[4]),
        .O(dot_on3__23_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__24
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_5,dot_on3__23_i_1_n_6,dot_on3__23_i_1_n_7,dot_on3__23_i_2_n_4,dot_on3__23_i_2_n_5,dot_on3__23_i_2_n_6,dot_on3__23_i_2_n_7,dot_on3__23_i_3_n_4,dot_on3__23_i_3_n_5,dot_on3__23_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__24_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_5,dot_on3__23_i_1_n_6,dot_on3__23_i_1_n_7,dot_on3__23_i_2_n_4,dot_on3__23_i_2_n_5,dot_on3__23_i_2_n_6,dot_on3__23_i_2_n_7,dot_on3__23_i_3_n_4,dot_on3__23_i_3_n_5,dot_on3__23_i_3_n_6,x[1:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__24_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__24_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__24_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__24_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__24_OVERFLOW_UNCONNECTED),
        .P({dot_on3__24_n_58,dot_on3__24_n_59,dot_on3__24_n_60,dot_on3__24_n_61,dot_on3__24_n_62,dot_on3__24_n_63,dot_on3__24_n_64,dot_on3__24_n_65,dot_on3__24_n_66,dot_on3__24_n_67,dot_on3__24_n_68,dot_on3__24_n_69,dot_on3__24_n_70,dot_on3__24_n_71,dot_on3__24_n_72,dot_on3__24_n_73,dot_on3__24_n_74,dot_on3__24_n_75,dot_on3__24_n_76,dot_on3__24_n_77,dot_on3__24_n_78,dot_on3__24_n_79,dot_on3__24_n_80,dot_on3__24_n_81,dot_on3__24_n_82,dot_on3__24_n_83,dot_on3__24_n_84,dot_on3__24_n_85,dot_on3__24_n_86,dot_on3__24_n_87,dot_on3__24_n_88,dot_on3__24_n_89,dot_on3__24_n_90,dot_on3__24_n_91,dot_on3__24_n_92,dot_on3__24_n_93,dot_on3__24_n_94,dot_on3__24_n_95,dot_on3__24_n_96,dot_on3__24_n_97,dot_on3__24_n_98,dot_on3__24_n_99,dot_on3__24_n_100,dot_on3__24_n_101,dot_on3__24_n_102,dot_on3__24_n_103,dot_on3__24_n_104,dot_on3__24_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__24_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__24_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__24_n_106,dot_on3__24_n_107,dot_on3__24_n_108,dot_on3__24_n_109,dot_on3__24_n_110,dot_on3__24_n_111,dot_on3__24_n_112,dot_on3__24_n_113,dot_on3__24_n_114,dot_on3__24_n_115,dot_on3__24_n_116,dot_on3__24_n_117,dot_on3__24_n_118,dot_on3__24_n_119,dot_on3__24_n_120,dot_on3__24_n_121,dot_on3__24_n_122,dot_on3__24_n_123,dot_on3__24_n_124,dot_on3__24_n_125,dot_on3__24_n_126,dot_on3__24_n_127,dot_on3__24_n_128,dot_on3__24_n_129,dot_on3__24_n_130,dot_on3__24_n_131,dot_on3__24_n_132,dot_on3__24_n_133,dot_on3__24_n_134,dot_on3__24_n_135,dot_on3__24_n_136,dot_on3__24_n_137,dot_on3__24_n_138,dot_on3__24_n_139,dot_on3__24_n_140,dot_on3__24_n_141,dot_on3__24_n_142,dot_on3__24_n_143,dot_on3__24_n_144,dot_on3__24_n_145,dot_on3__24_n_146,dot_on3__24_n_147,dot_on3__24_n_148,dot_on3__24_n_149,dot_on3__24_n_150,dot_on3__24_n_151,dot_on3__24_n_152,dot_on3__24_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__24_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__25
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_5,dot_on3__23_i_1_n_6,dot_on3__23_i_1_n_7,dot_on3__23_i_2_n_4,dot_on3__23_i_2_n_5,dot_on3__23_i_2_n_6,dot_on3__23_i_2_n_7,dot_on3__23_i_3_n_4,dot_on3__23_i_3_n_5,dot_on3__23_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__25_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4,dot_on3__23_i_1_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__25_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__25_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__25_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__25_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__25_OVERFLOW_UNCONNECTED),
        .P({dot_on3__25_n_58,dot_on3__25_n_59,dot_on3__25_n_60,dot_on3__25_n_61,dot_on3__25_n_62,dot_on3__25_n_63,dot_on3__25_n_64,dot_on3__25_n_65,dot_on3__25_n_66,dot_on3__25_n_67,dot_on3__25_n_68,dot_on3__25_n_69,dot_on3__25_n_70,dot_on3__25_n_71,dot_on3__25_n_72,dot_on3__25_n_73,dot_on3__25_n_74,dot_on3__25_n_75,dot_on3__25_n_76,dot_on3__25_n_77,dot_on3__25_n_78,dot_on3__25_n_79,dot_on3__25_n_80,dot_on3__25_n_81,dot_on3__25_n_82,dot_on3__25_n_83,dot_on3__25_n_84,dot_on3__25_n_85,dot_on3__25_n_86,dot_on3__25_n_87,dot_on3__25_n_88,dot_on3__25_n_89,dot_on3__25_n_90,dot_on3__25_n_91,dot_on3__25_n_92,dot_on3__25_n_93,dot_on3__25_n_94,dot_on3__25_n_95,dot_on3__25_n_96,dot_on3__25_n_97,dot_on3__25_n_98,dot_on3__25_n_99,dot_on3__25_n_100,dot_on3__25_n_101,dot_on3__25_n_102,dot_on3__25_n_103,dot_on3__25_n_104,dot_on3__25_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__25_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__25_PATTERNDETECT_UNCONNECTED),
        .PCIN({dot_on3__24_n_106,dot_on3__24_n_107,dot_on3__24_n_108,dot_on3__24_n_109,dot_on3__24_n_110,dot_on3__24_n_111,dot_on3__24_n_112,dot_on3__24_n_113,dot_on3__24_n_114,dot_on3__24_n_115,dot_on3__24_n_116,dot_on3__24_n_117,dot_on3__24_n_118,dot_on3__24_n_119,dot_on3__24_n_120,dot_on3__24_n_121,dot_on3__24_n_122,dot_on3__24_n_123,dot_on3__24_n_124,dot_on3__24_n_125,dot_on3__24_n_126,dot_on3__24_n_127,dot_on3__24_n_128,dot_on3__24_n_129,dot_on3__24_n_130,dot_on3__24_n_131,dot_on3__24_n_132,dot_on3__24_n_133,dot_on3__24_n_134,dot_on3__24_n_135,dot_on3__24_n_136,dot_on3__24_n_137,dot_on3__24_n_138,dot_on3__24_n_139,dot_on3__24_n_140,dot_on3__24_n_141,dot_on3__24_n_142,dot_on3__24_n_143,dot_on3__24_n_144,dot_on3__24_n_145,dot_on3__24_n_146,dot_on3__24_n_147,dot_on3__24_n_148,dot_on3__24_n_149,dot_on3__24_n_150,dot_on3__24_n_151,dot_on3__24_n_152,dot_on3__24_n_153}),
        .PCOUT(NLW_dot_on3__25_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__25_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__26
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_5,dot_on3__26_i_1_n_6,dot_on3__26_i_1_n_7,dot_on3__26_i_2_n_4,dot_on3__26_i_2_n_5,dot_on3__26_i_2_n_6,dot_on3__26_i_2_n_7,dot_on3__26_i_3_n_4,dot_on3__26_i_3_n_5,dot_on3__26_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__26_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__26_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__26_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__26_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__26_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__26_OVERFLOW_UNCONNECTED),
        .P({dot_on3__26_n_58,dot_on3__26_n_59,dot_on3__26_n_60,dot_on3__26_n_61,dot_on3__26_n_62,dot_on3__26_n_63,dot_on3__26_n_64,dot_on3__26_n_65,dot_on3__26_n_66,dot_on3__26_n_67,dot_on3__26_n_68,dot_on3__26_n_69,dot_on3__26_n_70,dot_on3__26_n_71,dot_on3__26_n_72,dot_on3__26_n_73,dot_on3__26_n_74,dot_on3__26_n_75,dot_on3__26_n_76,dot_on3__26_n_77,dot_on3__26_n_78,dot_on3__26_n_79,dot_on3__26_n_80,dot_on3__26_n_81,dot_on3__26_n_82,dot_on3__26_n_83,dot_on3__26_n_84,dot_on3__26_n_85,dot_on3__26_n_86,dot_on3__26_n_87,dot_on3__26_n_88,dot_on3__26_n_89,dot_on3__26_n_90,dot_on3__26_n_91,dot_on3__26_n_92,dot_on3__26_n_93,dot_on3__26_n_94,dot_on3__26_n_95,dot_on3__26_n_96,dot_on3__26_n_97,dot_on3__26_n_98,dot_on3__26_n_99,dot_on3__26_n_100,dot_on3__26_n_101,dot_on3__26_n_102,dot_on3__26_n_103,dot_on3__26_n_104,dot_on3__26_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__26_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__26_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__26_n_106,dot_on3__26_n_107,dot_on3__26_n_108,dot_on3__26_n_109,dot_on3__26_n_110,dot_on3__26_n_111,dot_on3__26_n_112,dot_on3__26_n_113,dot_on3__26_n_114,dot_on3__26_n_115,dot_on3__26_n_116,dot_on3__26_n_117,dot_on3__26_n_118,dot_on3__26_n_119,dot_on3__26_n_120,dot_on3__26_n_121,dot_on3__26_n_122,dot_on3__26_n_123,dot_on3__26_n_124,dot_on3__26_n_125,dot_on3__26_n_126,dot_on3__26_n_127,dot_on3__26_n_128,dot_on3__26_n_129,dot_on3__26_n_130,dot_on3__26_n_131,dot_on3__26_n_132,dot_on3__26_n_133,dot_on3__26_n_134,dot_on3__26_n_135,dot_on3__26_n_136,dot_on3__26_n_137,dot_on3__26_n_138,dot_on3__26_n_139,dot_on3__26_n_140,dot_on3__26_n_141,dot_on3__26_n_142,dot_on3__26_n_143,dot_on3__26_n_144,dot_on3__26_n_145,dot_on3__26_n_146,dot_on3__26_n_147,dot_on3__26_n_148,dot_on3__26_n_149,dot_on3__26_n_150,dot_on3__26_n_151,dot_on3__26_n_152,dot_on3__26_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__26_UNDERFLOW_UNCONNECTED));
  CARRY4 dot_on3__26_i_1
       (.CI(dot_on3__26_i_2_n_0),
        .CO({NLW_dot_on3__26_i_1_CO_UNCONNECTED[3],dot_on3__26_i_1_n_1,dot_on3__26_i_1_n_2,dot_on3__26_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,x[11],1'b0,x[9]}),
        .O({dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_5,dot_on3__26_i_1_n_6,dot_on3__26_i_1_n_7}),
        .S({1'b1,dot_on3__26_i_4_n_0,x[10],dot_on3__26_i_5_n_0}));
  CARRY4 dot_on3__26_i_2
       (.CI(dot_on3__26_i_3_n_0),
        .CO({dot_on3__26_i_2_n_0,dot_on3__26_i_2_n_1,dot_on3__26_i_2_n_2,dot_on3__26_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({x[8],1'b0,x[6:5]}),
        .O({dot_on3__26_i_2_n_4,dot_on3__26_i_2_n_5,dot_on3__26_i_2_n_6,dot_on3__26_i_2_n_7}),
        .S({dot_on3__26_i_6_n_0,x[7],dot_on3__26_i_7_n_0,dot_on3__26_i_8_n_0}));
  CARRY4 dot_on3__26_i_3
       (.CI(1'b0),
        .CO({dot_on3__26_i_3_n_0,dot_on3__26_i_3_n_1,dot_on3__26_i_3_n_2,dot_on3__26_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,x[2],1'b0}),
        .O({dot_on3__26_i_3_n_4,dot_on3__26_i_3_n_5,dot_on3__26_i_3_n_6,NLW_dot_on3__26_i_3_O_UNCONNECTED[0]}),
        .S({x[4:3],dot_on3__26_i_9_n_0,x[1]}));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__26_i_4
       (.I0(x[11]),
        .O(dot_on3__26_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__26_i_5
       (.I0(x[9]),
        .O(dot_on3__26_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__26_i_6
       (.I0(x[8]),
        .O(dot_on3__26_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__26_i_7
       (.I0(x[6]),
        .O(dot_on3__26_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__26_i_8
       (.I0(x[5]),
        .O(dot_on3__26_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__26_i_9
       (.I0(x[2]),
        .O(dot_on3__26_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__27
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_5,dot_on3__26_i_1_n_6,dot_on3__26_i_1_n_7,dot_on3__26_i_2_n_4,dot_on3__26_i_2_n_5,dot_on3__26_i_2_n_6,dot_on3__26_i_2_n_7,dot_on3__26_i_3_n_4,dot_on3__26_i_3_n_5,dot_on3__26_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__27_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_5,dot_on3__26_i_1_n_6,dot_on3__26_i_1_n_7,dot_on3__26_i_2_n_4,dot_on3__26_i_2_n_5,dot_on3__26_i_2_n_6,dot_on3__26_i_2_n_7,dot_on3__26_i_3_n_4,dot_on3__26_i_3_n_5,dot_on3__26_i_3_n_6,x[1:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__27_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__27_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__27_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__27_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__27_OVERFLOW_UNCONNECTED),
        .P({dot_on3__27_n_58,dot_on3__27_n_59,dot_on3__27_n_60,dot_on3__27_n_61,dot_on3__27_n_62,dot_on3__27_n_63,dot_on3__27_n_64,dot_on3__27_n_65,dot_on3__27_n_66,dot_on3__27_n_67,dot_on3__27_n_68,dot_on3__27_n_69,dot_on3__27_n_70,dot_on3__27_n_71,dot_on3__27_n_72,dot_on3__27_n_73,dot_on3__27_n_74,dot_on3__27_n_75,dot_on3__27_n_76,dot_on3__27_n_77,dot_on3__27_n_78,dot_on3__27_n_79,dot_on3__27_n_80,dot_on3__27_n_81,dot_on3__27_n_82,dot_on3__27_n_83,dot_on3__27_n_84,dot_on3__27_n_85,dot_on3__27_n_86,dot_on3__27_n_87,dot_on3__27_n_88,dot_on3__27_n_89,dot_on3__27_n_90,dot_on3__27_n_91,dot_on3__27_n_92,dot_on3__27_n_93,dot_on3__27_n_94,dot_on3__27_n_95,dot_on3__27_n_96,dot_on3__27_n_97,dot_on3__27_n_98,dot_on3__27_n_99,dot_on3__27_n_100,dot_on3__27_n_101,dot_on3__27_n_102,dot_on3__27_n_103,dot_on3__27_n_104,dot_on3__27_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__27_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__27_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__27_n_106,dot_on3__27_n_107,dot_on3__27_n_108,dot_on3__27_n_109,dot_on3__27_n_110,dot_on3__27_n_111,dot_on3__27_n_112,dot_on3__27_n_113,dot_on3__27_n_114,dot_on3__27_n_115,dot_on3__27_n_116,dot_on3__27_n_117,dot_on3__27_n_118,dot_on3__27_n_119,dot_on3__27_n_120,dot_on3__27_n_121,dot_on3__27_n_122,dot_on3__27_n_123,dot_on3__27_n_124,dot_on3__27_n_125,dot_on3__27_n_126,dot_on3__27_n_127,dot_on3__27_n_128,dot_on3__27_n_129,dot_on3__27_n_130,dot_on3__27_n_131,dot_on3__27_n_132,dot_on3__27_n_133,dot_on3__27_n_134,dot_on3__27_n_135,dot_on3__27_n_136,dot_on3__27_n_137,dot_on3__27_n_138,dot_on3__27_n_139,dot_on3__27_n_140,dot_on3__27_n_141,dot_on3__27_n_142,dot_on3__27_n_143,dot_on3__27_n_144,dot_on3__27_n_145,dot_on3__27_n_146,dot_on3__27_n_147,dot_on3__27_n_148,dot_on3__27_n_149,dot_on3__27_n_150,dot_on3__27_n_151,dot_on3__27_n_152,dot_on3__27_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__27_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__28
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_5,dot_on3__26_i_1_n_6,dot_on3__26_i_1_n_7,dot_on3__26_i_2_n_4,dot_on3__26_i_2_n_5,dot_on3__26_i_2_n_6,dot_on3__26_i_2_n_7,dot_on3__26_i_3_n_4,dot_on3__26_i_3_n_5,dot_on3__26_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__28_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4,dot_on3__26_i_1_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__28_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__28_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__28_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__28_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__28_OVERFLOW_UNCONNECTED),
        .P({dot_on3__28_n_58,dot_on3__28_n_59,dot_on3__28_n_60,dot_on3__28_n_61,dot_on3__28_n_62,dot_on3__28_n_63,dot_on3__28_n_64,dot_on3__28_n_65,dot_on3__28_n_66,dot_on3__28_n_67,dot_on3__28_n_68,dot_on3__28_n_69,dot_on3__28_n_70,dot_on3__28_n_71,dot_on3__28_n_72,dot_on3__28_n_73,dot_on3__28_n_74,dot_on3__28_n_75,dot_on3__28_n_76,dot_on3__28_n_77,dot_on3__28_n_78,dot_on3__28_n_79,dot_on3__28_n_80,dot_on3__28_n_81,dot_on3__28_n_82,dot_on3__28_n_83,dot_on3__28_n_84,dot_on3__28_n_85,dot_on3__28_n_86,dot_on3__28_n_87,dot_on3__28_n_88,dot_on3__28_n_89,dot_on3__28_n_90,dot_on3__28_n_91,dot_on3__28_n_92,dot_on3__28_n_93,dot_on3__28_n_94,dot_on3__28_n_95,dot_on3__28_n_96,dot_on3__28_n_97,dot_on3__28_n_98,dot_on3__28_n_99,dot_on3__28_n_100,dot_on3__28_n_101,dot_on3__28_n_102,dot_on3__28_n_103,dot_on3__28_n_104,dot_on3__28_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__28_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__28_PATTERNDETECT_UNCONNECTED),
        .PCIN({dot_on3__27_n_106,dot_on3__27_n_107,dot_on3__27_n_108,dot_on3__27_n_109,dot_on3__27_n_110,dot_on3__27_n_111,dot_on3__27_n_112,dot_on3__27_n_113,dot_on3__27_n_114,dot_on3__27_n_115,dot_on3__27_n_116,dot_on3__27_n_117,dot_on3__27_n_118,dot_on3__27_n_119,dot_on3__27_n_120,dot_on3__27_n_121,dot_on3__27_n_122,dot_on3__27_n_123,dot_on3__27_n_124,dot_on3__27_n_125,dot_on3__27_n_126,dot_on3__27_n_127,dot_on3__27_n_128,dot_on3__27_n_129,dot_on3__27_n_130,dot_on3__27_n_131,dot_on3__27_n_132,dot_on3__27_n_133,dot_on3__27_n_134,dot_on3__27_n_135,dot_on3__27_n_136,dot_on3__27_n_137,dot_on3__27_n_138,dot_on3__27_n_139,dot_on3__27_n_140,dot_on3__27_n_141,dot_on3__27_n_142,dot_on3__27_n_143,dot_on3__27_n_144,dot_on3__27_n_145,dot_on3__27_n_146,dot_on3__27_n_147,dot_on3__27_n_148,dot_on3__27_n_149,dot_on3__27_n_150,dot_on3__27_n_151,dot_on3__27_n_152,dot_on3__27_n_153}),
        .PCOUT(NLW_dot_on3__28_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__28_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__29
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_5,dot_on3__29_i_1_n_6,dot_on3__29_i_1_n_7,dot_on3__29_i_2_n_4,dot_on3__29_i_2_n_5,dot_on3__29_i_2_n_6,dot_on3__29_i_2_n_7,dot_on3__29_i_3_n_4,dot_on3__29_i_3_n_5,dot_on3__29_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__29_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__29_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__29_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__29_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__29_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__29_OVERFLOW_UNCONNECTED),
        .P({dot_on3__29_n_58,dot_on3__29_n_59,dot_on3__29_n_60,dot_on3__29_n_61,dot_on3__29_n_62,dot_on3__29_n_63,dot_on3__29_n_64,dot_on3__29_n_65,dot_on3__29_n_66,dot_on3__29_n_67,dot_on3__29_n_68,dot_on3__29_n_69,dot_on3__29_n_70,dot_on3__29_n_71,dot_on3__29_n_72,dot_on3__29_n_73,dot_on3__29_n_74,dot_on3__29_n_75,dot_on3__29_n_76,dot_on3__29_n_77,dot_on3__29_n_78,dot_on3__29_n_79,dot_on3__29_n_80,dot_on3__29_n_81,dot_on3__29_n_82,dot_on3__29_n_83,dot_on3__29_n_84,dot_on3__29_n_85,dot_on3__29_n_86,dot_on3__29_n_87,dot_on3__29_n_88,dot_on3__29_n_89,dot_on3__29_n_90,dot_on3__29_n_91,dot_on3__29_n_92,dot_on3__29_n_93,dot_on3__29_n_94,dot_on3__29_n_95,dot_on3__29_n_96,dot_on3__29_n_97,dot_on3__29_n_98,dot_on3__29_n_99,dot_on3__29_n_100,dot_on3__29_n_101,dot_on3__29_n_102,dot_on3__29_n_103,dot_on3__29_n_104,dot_on3__29_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__29_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__29_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__29_n_106,dot_on3__29_n_107,dot_on3__29_n_108,dot_on3__29_n_109,dot_on3__29_n_110,dot_on3__29_n_111,dot_on3__29_n_112,dot_on3__29_n_113,dot_on3__29_n_114,dot_on3__29_n_115,dot_on3__29_n_116,dot_on3__29_n_117,dot_on3__29_n_118,dot_on3__29_n_119,dot_on3__29_n_120,dot_on3__29_n_121,dot_on3__29_n_122,dot_on3__29_n_123,dot_on3__29_n_124,dot_on3__29_n_125,dot_on3__29_n_126,dot_on3__29_n_127,dot_on3__29_n_128,dot_on3__29_n_129,dot_on3__29_n_130,dot_on3__29_n_131,dot_on3__29_n_132,dot_on3__29_n_133,dot_on3__29_n_134,dot_on3__29_n_135,dot_on3__29_n_136,dot_on3__29_n_137,dot_on3__29_n_138,dot_on3__29_n_139,dot_on3__29_n_140,dot_on3__29_n_141,dot_on3__29_n_142,dot_on3__29_n_143,dot_on3__29_n_144,dot_on3__29_n_145,dot_on3__29_n_146,dot_on3__29_n_147,dot_on3__29_n_148,dot_on3__29_n_149,dot_on3__29_n_150,dot_on3__29_n_151,dot_on3__29_n_152,dot_on3__29_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__29_UNDERFLOW_UNCONNECTED));
  CARRY4 dot_on3__29_i_1
       (.CI(dot_on3__29_i_2_n_0),
        .CO({NLW_dot_on3__29_i_1_CO_UNCONNECTED[3],dot_on3__29_i_1_n_1,dot_on3__29_i_1_n_2,dot_on3__29_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,x[11],1'b0,x[9]}),
        .O({dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_5,dot_on3__29_i_1_n_6,dot_on3__29_i_1_n_7}),
        .S({1'b1,dot_on3__29_i_4_n_0,x[10],dot_on3__29_i_5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__29_i_10
       (.I0(x[2]),
        .O(dot_on3__29_i_10_n_0));
  CARRY4 dot_on3__29_i_2
       (.CI(dot_on3__29_i_3_n_0),
        .CO({dot_on3__29_i_2_n_0,dot_on3__29_i_2_n_1,dot_on3__29_i_2_n_2,dot_on3__29_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,x[7:5]}),
        .O({dot_on3__29_i_2_n_4,dot_on3__29_i_2_n_5,dot_on3__29_i_2_n_6,dot_on3__29_i_2_n_7}),
        .S({x[8],dot_on3__29_i_6_n_0,dot_on3__29_i_7_n_0,dot_on3__29_i_8_n_0}));
  CARRY4 dot_on3__29_i_3
       (.CI(1'b0),
        .CO({dot_on3__29_i_3_n_0,dot_on3__29_i_3_n_1,dot_on3__29_i_3_n_2,dot_on3__29_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,x[3:2],1'b0}),
        .O({dot_on3__29_i_3_n_4,dot_on3__29_i_3_n_5,dot_on3__29_i_3_n_6,NLW_dot_on3__29_i_3_O_UNCONNECTED[0]}),
        .S({x[4],dot_on3__29_i_9_n_0,dot_on3__29_i_10_n_0,x[1]}));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__29_i_4
       (.I0(x[11]),
        .O(dot_on3__29_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__29_i_5
       (.I0(x[9]),
        .O(dot_on3__29_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__29_i_6
       (.I0(x[7]),
        .O(dot_on3__29_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__29_i_7
       (.I0(x[6]),
        .O(dot_on3__29_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__29_i_8
       (.I0(x[5]),
        .O(dot_on3__29_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__29_i_9
       (.I0(x[3]),
        .O(dot_on3__29_i_9_n_0));
  CARRY4 dot_on3__2_i_1
       (.CI(dot_on3__2_i_2_n_0),
        .CO({NLW_dot_on3__2_i_1_CO_UNCONNECTED[3],dot_on3__2_i_1_n_1,dot_on3__2_i_1_n_2,dot_on3__2_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,x[11:9]}),
        .O({dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_5,dot_on3__2_i_1_n_6,dot_on3__2_i_1_n_7}),
        .S({1'b1,dot_on3__2_i_4_n_0,dot_on3__2_i_5_n_0,dot_on3__2_i_6_n_0}));
  CARRY4 dot_on3__2_i_2
       (.CI(dot_on3__2_i_3_n_0),
        .CO({dot_on3__2_i_2_n_0,dot_on3__2_i_2_n_1,dot_on3__2_i_2_n_2,dot_on3__2_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({x[8],1'b0,1'b0,x[5]}),
        .O({dot_on3__2_i_2_n_4,dot_on3__2_i_2_n_5,dot_on3__2_i_2_n_6,dot_on3__2_i_2_n_7}),
        .S({dot_on3__2_i_7_n_0,x[7:6],dot_on3__2_i_8_n_0}));
  CARRY4 dot_on3__2_i_3
       (.CI(1'b0),
        .CO({dot_on3__2_i_3_n_0,dot_on3__2_i_3_n_1,dot_on3__2_i_3_n_2,dot_on3__2_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,x[2],1'b0}),
        .O({dot_on3__2_i_3_n_4,dot_on3__2_i_3_n_5,dot_on3__2_i_3_n_6,NLW_dot_on3__2_i_3_O_UNCONNECTED[0]}),
        .S({x[4:3],dot_on3__2_i_9_n_0,x[1]}));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__2_i_4
       (.I0(x[11]),
        .O(dot_on3__2_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__2_i_5
       (.I0(x[10]),
        .O(dot_on3__2_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__2_i_6
       (.I0(x[9]),
        .O(dot_on3__2_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__2_i_7
       (.I0(x[8]),
        .O(dot_on3__2_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__2_i_8
       (.I0(x[5]),
        .O(dot_on3__2_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__2_i_9
       (.I0(x[2]),
        .O(dot_on3__2_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__3
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_5,dot_on3__2_i_1_n_6,dot_on3__2_i_1_n_7,dot_on3__2_i_2_n_4,dot_on3__2_i_2_n_5,dot_on3__2_i_2_n_6,dot_on3__2_i_2_n_7,dot_on3__2_i_3_n_4,dot_on3__2_i_3_n_5,dot_on3__2_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_5,dot_on3__2_i_1_n_6,dot_on3__2_i_1_n_7,dot_on3__2_i_2_n_4,dot_on3__2_i_2_n_5,dot_on3__2_i_2_n_6,dot_on3__2_i_2_n_7,dot_on3__2_i_3_n_4,dot_on3__2_i_3_n_5,dot_on3__2_i_3_n_6,x[1:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__3_OVERFLOW_UNCONNECTED),
        .P({dot_on3__3_n_58,dot_on3__3_n_59,dot_on3__3_n_60,dot_on3__3_n_61,dot_on3__3_n_62,dot_on3__3_n_63,dot_on3__3_n_64,dot_on3__3_n_65,dot_on3__3_n_66,dot_on3__3_n_67,dot_on3__3_n_68,dot_on3__3_n_69,dot_on3__3_n_70,dot_on3__3_n_71,dot_on3__3_n_72,dot_on3__3_n_73,dot_on3__3_n_74,dot_on3__3_n_75,dot_on3__3_n_76,dot_on3__3_n_77,dot_on3__3_n_78,dot_on3__3_n_79,dot_on3__3_n_80,dot_on3__3_n_81,dot_on3__3_n_82,dot_on3__3_n_83,dot_on3__3_n_84,dot_on3__3_n_85,dot_on3__3_n_86,dot_on3__3_n_87,dot_on3__3_n_88,dot_on3__3_n_89,dot_on3__3_n_90,dot_on3__3_n_91,dot_on3__3_n_92,dot_on3__3_n_93,dot_on3__3_n_94,dot_on3__3_n_95,dot_on3__3_n_96,dot_on3__3_n_97,dot_on3__3_n_98,dot_on3__3_n_99,dot_on3__3_n_100,dot_on3__3_n_101,dot_on3__3_n_102,dot_on3__3_n_103,dot_on3__3_n_104,dot_on3__3_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__3_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__3_n_106,dot_on3__3_n_107,dot_on3__3_n_108,dot_on3__3_n_109,dot_on3__3_n_110,dot_on3__3_n_111,dot_on3__3_n_112,dot_on3__3_n_113,dot_on3__3_n_114,dot_on3__3_n_115,dot_on3__3_n_116,dot_on3__3_n_117,dot_on3__3_n_118,dot_on3__3_n_119,dot_on3__3_n_120,dot_on3__3_n_121,dot_on3__3_n_122,dot_on3__3_n_123,dot_on3__3_n_124,dot_on3__3_n_125,dot_on3__3_n_126,dot_on3__3_n_127,dot_on3__3_n_128,dot_on3__3_n_129,dot_on3__3_n_130,dot_on3__3_n_131,dot_on3__3_n_132,dot_on3__3_n_133,dot_on3__3_n_134,dot_on3__3_n_135,dot_on3__3_n_136,dot_on3__3_n_137,dot_on3__3_n_138,dot_on3__3_n_139,dot_on3__3_n_140,dot_on3__3_n_141,dot_on3__3_n_142,dot_on3__3_n_143,dot_on3__3_n_144,dot_on3__3_n_145,dot_on3__3_n_146,dot_on3__3_n_147,dot_on3__3_n_148,dot_on3__3_n_149,dot_on3__3_n_150,dot_on3__3_n_151,dot_on3__3_n_152,dot_on3__3_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__3_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__30
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_5,dot_on3__29_i_1_n_6,dot_on3__29_i_1_n_7,dot_on3__29_i_2_n_4,dot_on3__29_i_2_n_5,dot_on3__29_i_2_n_6,dot_on3__29_i_2_n_7,dot_on3__29_i_3_n_4,dot_on3__29_i_3_n_5,dot_on3__29_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__30_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_5,dot_on3__29_i_1_n_6,dot_on3__29_i_1_n_7,dot_on3__29_i_2_n_4,dot_on3__29_i_2_n_5,dot_on3__29_i_2_n_6,dot_on3__29_i_2_n_7,dot_on3__29_i_3_n_4,dot_on3__29_i_3_n_5,dot_on3__29_i_3_n_6,x[1:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__30_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__30_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__30_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__30_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__30_OVERFLOW_UNCONNECTED),
        .P({dot_on3__30_n_58,dot_on3__30_n_59,dot_on3__30_n_60,dot_on3__30_n_61,dot_on3__30_n_62,dot_on3__30_n_63,dot_on3__30_n_64,dot_on3__30_n_65,dot_on3__30_n_66,dot_on3__30_n_67,dot_on3__30_n_68,dot_on3__30_n_69,dot_on3__30_n_70,dot_on3__30_n_71,dot_on3__30_n_72,dot_on3__30_n_73,dot_on3__30_n_74,dot_on3__30_n_75,dot_on3__30_n_76,dot_on3__30_n_77,dot_on3__30_n_78,dot_on3__30_n_79,dot_on3__30_n_80,dot_on3__30_n_81,dot_on3__30_n_82,dot_on3__30_n_83,dot_on3__30_n_84,dot_on3__30_n_85,dot_on3__30_n_86,dot_on3__30_n_87,dot_on3__30_n_88,dot_on3__30_n_89,dot_on3__30_n_90,dot_on3__30_n_91,dot_on3__30_n_92,dot_on3__30_n_93,dot_on3__30_n_94,dot_on3__30_n_95,dot_on3__30_n_96,dot_on3__30_n_97,dot_on3__30_n_98,dot_on3__30_n_99,dot_on3__30_n_100,dot_on3__30_n_101,dot_on3__30_n_102,dot_on3__30_n_103,dot_on3__30_n_104,dot_on3__30_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__30_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__30_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__30_n_106,dot_on3__30_n_107,dot_on3__30_n_108,dot_on3__30_n_109,dot_on3__30_n_110,dot_on3__30_n_111,dot_on3__30_n_112,dot_on3__30_n_113,dot_on3__30_n_114,dot_on3__30_n_115,dot_on3__30_n_116,dot_on3__30_n_117,dot_on3__30_n_118,dot_on3__30_n_119,dot_on3__30_n_120,dot_on3__30_n_121,dot_on3__30_n_122,dot_on3__30_n_123,dot_on3__30_n_124,dot_on3__30_n_125,dot_on3__30_n_126,dot_on3__30_n_127,dot_on3__30_n_128,dot_on3__30_n_129,dot_on3__30_n_130,dot_on3__30_n_131,dot_on3__30_n_132,dot_on3__30_n_133,dot_on3__30_n_134,dot_on3__30_n_135,dot_on3__30_n_136,dot_on3__30_n_137,dot_on3__30_n_138,dot_on3__30_n_139,dot_on3__30_n_140,dot_on3__30_n_141,dot_on3__30_n_142,dot_on3__30_n_143,dot_on3__30_n_144,dot_on3__30_n_145,dot_on3__30_n_146,dot_on3__30_n_147,dot_on3__30_n_148,dot_on3__30_n_149,dot_on3__30_n_150,dot_on3__30_n_151,dot_on3__30_n_152,dot_on3__30_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__30_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__31
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_5,dot_on3__29_i_1_n_6,dot_on3__29_i_1_n_7,dot_on3__29_i_2_n_4,dot_on3__29_i_2_n_5,dot_on3__29_i_2_n_6,dot_on3__29_i_2_n_7,dot_on3__29_i_3_n_4,dot_on3__29_i_3_n_5,dot_on3__29_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__31_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4,dot_on3__29_i_1_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__31_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__31_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__31_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__31_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__31_OVERFLOW_UNCONNECTED),
        .P({dot_on3__31_n_58,dot_on3__31_n_59,dot_on3__31_n_60,dot_on3__31_n_61,dot_on3__31_n_62,dot_on3__31_n_63,dot_on3__31_n_64,dot_on3__31_n_65,dot_on3__31_n_66,dot_on3__31_n_67,dot_on3__31_n_68,dot_on3__31_n_69,dot_on3__31_n_70,dot_on3__31_n_71,dot_on3__31_n_72,dot_on3__31_n_73,dot_on3__31_n_74,dot_on3__31_n_75,dot_on3__31_n_76,dot_on3__31_n_77,dot_on3__31_n_78,dot_on3__31_n_79,dot_on3__31_n_80,dot_on3__31_n_81,dot_on3__31_n_82,dot_on3__31_n_83,dot_on3__31_n_84,dot_on3__31_n_85,dot_on3__31_n_86,dot_on3__31_n_87,dot_on3__31_n_88,dot_on3__31_n_89,dot_on3__31_n_90,dot_on3__31_n_91,dot_on3__31_n_92,dot_on3__31_n_93,dot_on3__31_n_94,dot_on3__31_n_95,dot_on3__31_n_96,dot_on3__31_n_97,dot_on3__31_n_98,dot_on3__31_n_99,dot_on3__31_n_100,dot_on3__31_n_101,dot_on3__31_n_102,dot_on3__31_n_103,dot_on3__31_n_104,dot_on3__31_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__31_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__31_PATTERNDETECT_UNCONNECTED),
        .PCIN({dot_on3__30_n_106,dot_on3__30_n_107,dot_on3__30_n_108,dot_on3__30_n_109,dot_on3__30_n_110,dot_on3__30_n_111,dot_on3__30_n_112,dot_on3__30_n_113,dot_on3__30_n_114,dot_on3__30_n_115,dot_on3__30_n_116,dot_on3__30_n_117,dot_on3__30_n_118,dot_on3__30_n_119,dot_on3__30_n_120,dot_on3__30_n_121,dot_on3__30_n_122,dot_on3__30_n_123,dot_on3__30_n_124,dot_on3__30_n_125,dot_on3__30_n_126,dot_on3__30_n_127,dot_on3__30_n_128,dot_on3__30_n_129,dot_on3__30_n_130,dot_on3__30_n_131,dot_on3__30_n_132,dot_on3__30_n_133,dot_on3__30_n_134,dot_on3__30_n_135,dot_on3__30_n_136,dot_on3__30_n_137,dot_on3__30_n_138,dot_on3__30_n_139,dot_on3__30_n_140,dot_on3__30_n_141,dot_on3__30_n_142,dot_on3__30_n_143,dot_on3__30_n_144,dot_on3__30_n_145,dot_on3__30_n_146,dot_on3__30_n_147,dot_on3__30_n_148,dot_on3__30_n_149,dot_on3__30_n_150,dot_on3__30_n_151,dot_on3__30_n_152,dot_on3__30_n_153}),
        .PCOUT(NLW_dot_on3__31_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__31_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__32
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_5,dot_on3__32_i_1_n_6,dot_on3__32_i_1_n_7,dot_on3__32_i_2_n_4,dot_on3__32_i_2_n_5,dot_on3__32_i_2_n_6,dot_on3__32_i_2_n_7,dot_on3__32_i_3_n_4,dot_on3__32_i_3_n_5,dot_on3__32_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__32_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__32_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__32_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__32_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__32_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__32_OVERFLOW_UNCONNECTED),
        .P({dot_on3__32_n_58,dot_on3__32_n_59,dot_on3__32_n_60,dot_on3__32_n_61,dot_on3__32_n_62,dot_on3__32_n_63,dot_on3__32_n_64,dot_on3__32_n_65,dot_on3__32_n_66,dot_on3__32_n_67,dot_on3__32_n_68,dot_on3__32_n_69,dot_on3__32_n_70,dot_on3__32_n_71,dot_on3__32_n_72,dot_on3__32_n_73,dot_on3__32_n_74,dot_on3__32_n_75,dot_on3__32_n_76,dot_on3__32_n_77,dot_on3__32_n_78,dot_on3__32_n_79,dot_on3__32_n_80,dot_on3__32_n_81,dot_on3__32_n_82,dot_on3__32_n_83,dot_on3__32_n_84,dot_on3__32_n_85,dot_on3__32_n_86,dot_on3__32_n_87,dot_on3__32_n_88,dot_on3__32_n_89,dot_on3__32_n_90,dot_on3__32_n_91,dot_on3__32_n_92,dot_on3__32_n_93,dot_on3__32_n_94,dot_on3__32_n_95,dot_on3__32_n_96,dot_on3__32_n_97,dot_on3__32_n_98,dot_on3__32_n_99,dot_on3__32_n_100,dot_on3__32_n_101,dot_on3__32_n_102,dot_on3__32_n_103,dot_on3__32_n_104,dot_on3__32_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__32_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__32_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__32_n_106,dot_on3__32_n_107,dot_on3__32_n_108,dot_on3__32_n_109,dot_on3__32_n_110,dot_on3__32_n_111,dot_on3__32_n_112,dot_on3__32_n_113,dot_on3__32_n_114,dot_on3__32_n_115,dot_on3__32_n_116,dot_on3__32_n_117,dot_on3__32_n_118,dot_on3__32_n_119,dot_on3__32_n_120,dot_on3__32_n_121,dot_on3__32_n_122,dot_on3__32_n_123,dot_on3__32_n_124,dot_on3__32_n_125,dot_on3__32_n_126,dot_on3__32_n_127,dot_on3__32_n_128,dot_on3__32_n_129,dot_on3__32_n_130,dot_on3__32_n_131,dot_on3__32_n_132,dot_on3__32_n_133,dot_on3__32_n_134,dot_on3__32_n_135,dot_on3__32_n_136,dot_on3__32_n_137,dot_on3__32_n_138,dot_on3__32_n_139,dot_on3__32_n_140,dot_on3__32_n_141,dot_on3__32_n_142,dot_on3__32_n_143,dot_on3__32_n_144,dot_on3__32_n_145,dot_on3__32_n_146,dot_on3__32_n_147,dot_on3__32_n_148,dot_on3__32_n_149,dot_on3__32_n_150,dot_on3__32_n_151,dot_on3__32_n_152,dot_on3__32_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__32_UNDERFLOW_UNCONNECTED));
  CARRY4 dot_on3__32_i_1
       (.CI(dot_on3__32_i_2_n_0),
        .CO({NLW_dot_on3__32_i_1_CO_UNCONNECTED[3],dot_on3__32_i_1_n_1,dot_on3__32_i_1_n_2,dot_on3__32_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,x[11],1'b0,x[9]}),
        .O({dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_5,dot_on3__32_i_1_n_6,dot_on3__32_i_1_n_7}),
        .S({1'b1,dot_on3__32_i_4_n_0,x[10],dot_on3__32_i_5_n_0}));
  CARRY4 dot_on3__32_i_2
       (.CI(dot_on3__32_i_3_n_0),
        .CO({dot_on3__32_i_2_n_0,dot_on3__32_i_2_n_1,dot_on3__32_i_2_n_2,dot_on3__32_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,x[6:5]}),
        .O({dot_on3__32_i_2_n_4,dot_on3__32_i_2_n_5,dot_on3__32_i_2_n_6,dot_on3__32_i_2_n_7}),
        .S({x[8:7],dot_on3__32_i_6_n_0,dot_on3__32_i_7_n_0}));
  CARRY4 dot_on3__32_i_3
       (.CI(1'b0),
        .CO({dot_on3__32_i_3_n_0,dot_on3__32_i_3_n_1,dot_on3__32_i_3_n_2,dot_on3__32_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({x[4],1'b0,x[2],1'b0}),
        .O({dot_on3__32_i_3_n_4,dot_on3__32_i_3_n_5,dot_on3__32_i_3_n_6,NLW_dot_on3__32_i_3_O_UNCONNECTED[0]}),
        .S({dot_on3__32_i_8_n_0,x[3],dot_on3__32_i_9_n_0,x[1]}));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__32_i_4
       (.I0(x[11]),
        .O(dot_on3__32_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__32_i_5
       (.I0(x[9]),
        .O(dot_on3__32_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__32_i_6
       (.I0(x[6]),
        .O(dot_on3__32_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__32_i_7
       (.I0(x[5]),
        .O(dot_on3__32_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__32_i_8
       (.I0(x[4]),
        .O(dot_on3__32_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__32_i_9
       (.I0(x[2]),
        .O(dot_on3__32_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__33
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_5,dot_on3__32_i_1_n_6,dot_on3__32_i_1_n_7,dot_on3__32_i_2_n_4,dot_on3__32_i_2_n_5,dot_on3__32_i_2_n_6,dot_on3__32_i_2_n_7,dot_on3__32_i_3_n_4,dot_on3__32_i_3_n_5,dot_on3__32_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__33_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_5,dot_on3__32_i_1_n_6,dot_on3__32_i_1_n_7,dot_on3__32_i_2_n_4,dot_on3__32_i_2_n_5,dot_on3__32_i_2_n_6,dot_on3__32_i_2_n_7,dot_on3__32_i_3_n_4,dot_on3__32_i_3_n_5,dot_on3__32_i_3_n_6,x[1:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__33_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__33_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__33_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__33_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__33_OVERFLOW_UNCONNECTED),
        .P({dot_on3__33_n_58,dot_on3__33_n_59,dot_on3__33_n_60,dot_on3__33_n_61,dot_on3__33_n_62,dot_on3__33_n_63,dot_on3__33_n_64,dot_on3__33_n_65,dot_on3__33_n_66,dot_on3__33_n_67,dot_on3__33_n_68,dot_on3__33_n_69,dot_on3__33_n_70,dot_on3__33_n_71,dot_on3__33_n_72,dot_on3__33_n_73,dot_on3__33_n_74,dot_on3__33_n_75,dot_on3__33_n_76,dot_on3__33_n_77,dot_on3__33_n_78,dot_on3__33_n_79,dot_on3__33_n_80,dot_on3__33_n_81,dot_on3__33_n_82,dot_on3__33_n_83,dot_on3__33_n_84,dot_on3__33_n_85,dot_on3__33_n_86,dot_on3__33_n_87,dot_on3__33_n_88,dot_on3__33_n_89,dot_on3__33_n_90,dot_on3__33_n_91,dot_on3__33_n_92,dot_on3__33_n_93,dot_on3__33_n_94,dot_on3__33_n_95,dot_on3__33_n_96,dot_on3__33_n_97,dot_on3__33_n_98,dot_on3__33_n_99,dot_on3__33_n_100,dot_on3__33_n_101,dot_on3__33_n_102,dot_on3__33_n_103,dot_on3__33_n_104,dot_on3__33_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__33_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__33_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__33_n_106,dot_on3__33_n_107,dot_on3__33_n_108,dot_on3__33_n_109,dot_on3__33_n_110,dot_on3__33_n_111,dot_on3__33_n_112,dot_on3__33_n_113,dot_on3__33_n_114,dot_on3__33_n_115,dot_on3__33_n_116,dot_on3__33_n_117,dot_on3__33_n_118,dot_on3__33_n_119,dot_on3__33_n_120,dot_on3__33_n_121,dot_on3__33_n_122,dot_on3__33_n_123,dot_on3__33_n_124,dot_on3__33_n_125,dot_on3__33_n_126,dot_on3__33_n_127,dot_on3__33_n_128,dot_on3__33_n_129,dot_on3__33_n_130,dot_on3__33_n_131,dot_on3__33_n_132,dot_on3__33_n_133,dot_on3__33_n_134,dot_on3__33_n_135,dot_on3__33_n_136,dot_on3__33_n_137,dot_on3__33_n_138,dot_on3__33_n_139,dot_on3__33_n_140,dot_on3__33_n_141,dot_on3__33_n_142,dot_on3__33_n_143,dot_on3__33_n_144,dot_on3__33_n_145,dot_on3__33_n_146,dot_on3__33_n_147,dot_on3__33_n_148,dot_on3__33_n_149,dot_on3__33_n_150,dot_on3__33_n_151,dot_on3__33_n_152,dot_on3__33_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__33_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__34
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_5,dot_on3__32_i_1_n_6,dot_on3__32_i_1_n_7,dot_on3__32_i_2_n_4,dot_on3__32_i_2_n_5,dot_on3__32_i_2_n_6,dot_on3__32_i_2_n_7,dot_on3__32_i_3_n_4,dot_on3__32_i_3_n_5,dot_on3__32_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__34_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4,dot_on3__32_i_1_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__34_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__34_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__34_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__34_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__34_OVERFLOW_UNCONNECTED),
        .P({dot_on3__34_n_58,dot_on3__34_n_59,dot_on3__34_n_60,dot_on3__34_n_61,dot_on3__34_n_62,dot_on3__34_n_63,dot_on3__34_n_64,dot_on3__34_n_65,dot_on3__34_n_66,dot_on3__34_n_67,dot_on3__34_n_68,dot_on3__34_n_69,dot_on3__34_n_70,dot_on3__34_n_71,dot_on3__34_n_72,dot_on3__34_n_73,dot_on3__34_n_74,dot_on3__34_n_75,dot_on3__34_n_76,dot_on3__34_n_77,dot_on3__34_n_78,dot_on3__34_n_79,dot_on3__34_n_80,dot_on3__34_n_81,dot_on3__34_n_82,dot_on3__34_n_83,dot_on3__34_n_84,dot_on3__34_n_85,dot_on3__34_n_86,dot_on3__34_n_87,dot_on3__34_n_88,dot_on3__34_n_89,dot_on3__34_n_90,dot_on3__34_n_91,dot_on3__34_n_92,dot_on3__34_n_93,dot_on3__34_n_94,dot_on3__34_n_95,dot_on3__34_n_96,dot_on3__34_n_97,dot_on3__34_n_98,dot_on3__34_n_99,dot_on3__34_n_100,dot_on3__34_n_101,dot_on3__34_n_102,dot_on3__34_n_103,dot_on3__34_n_104,dot_on3__34_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__34_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__34_PATTERNDETECT_UNCONNECTED),
        .PCIN({dot_on3__33_n_106,dot_on3__33_n_107,dot_on3__33_n_108,dot_on3__33_n_109,dot_on3__33_n_110,dot_on3__33_n_111,dot_on3__33_n_112,dot_on3__33_n_113,dot_on3__33_n_114,dot_on3__33_n_115,dot_on3__33_n_116,dot_on3__33_n_117,dot_on3__33_n_118,dot_on3__33_n_119,dot_on3__33_n_120,dot_on3__33_n_121,dot_on3__33_n_122,dot_on3__33_n_123,dot_on3__33_n_124,dot_on3__33_n_125,dot_on3__33_n_126,dot_on3__33_n_127,dot_on3__33_n_128,dot_on3__33_n_129,dot_on3__33_n_130,dot_on3__33_n_131,dot_on3__33_n_132,dot_on3__33_n_133,dot_on3__33_n_134,dot_on3__33_n_135,dot_on3__33_n_136,dot_on3__33_n_137,dot_on3__33_n_138,dot_on3__33_n_139,dot_on3__33_n_140,dot_on3__33_n_141,dot_on3__33_n_142,dot_on3__33_n_143,dot_on3__33_n_144,dot_on3__33_n_145,dot_on3__33_n_146,dot_on3__33_n_147,dot_on3__33_n_148,dot_on3__33_n_149,dot_on3__33_n_150,dot_on3__33_n_151,dot_on3__33_n_152,dot_on3__33_n_153}),
        .PCOUT(NLW_dot_on3__34_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__34_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__35
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_5,dot_on3__35_i_1_n_6,dot_on3__35_i_1_n_7,dot_on3__35_i_2_n_4,dot_on3__35_i_2_n_5,dot_on3__35_i_2_n_6,dot_on3__35_i_2_n_7,dot_on3__35_i_3_n_4,dot_on3__35_i_3_n_5,dot_on3__35_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__35_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__35_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__35_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__35_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__35_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__35_OVERFLOW_UNCONNECTED),
        .P({dot_on3__35_n_58,dot_on3__35_n_59,dot_on3__35_n_60,dot_on3__35_n_61,dot_on3__35_n_62,dot_on3__35_n_63,dot_on3__35_n_64,dot_on3__35_n_65,dot_on3__35_n_66,dot_on3__35_n_67,dot_on3__35_n_68,dot_on3__35_n_69,dot_on3__35_n_70,dot_on3__35_n_71,dot_on3__35_n_72,dot_on3__35_n_73,dot_on3__35_n_74,dot_on3__35_n_75,dot_on3__35_n_76,dot_on3__35_n_77,dot_on3__35_n_78,dot_on3__35_n_79,dot_on3__35_n_80,dot_on3__35_n_81,dot_on3__35_n_82,dot_on3__35_n_83,dot_on3__35_n_84,dot_on3__35_n_85,dot_on3__35_n_86,dot_on3__35_n_87,dot_on3__35_n_88,dot_on3__35_n_89,dot_on3__35_n_90,dot_on3__35_n_91,dot_on3__35_n_92,dot_on3__35_n_93,dot_on3__35_n_94,dot_on3__35_n_95,dot_on3__35_n_96,dot_on3__35_n_97,dot_on3__35_n_98,dot_on3__35_n_99,dot_on3__35_n_100,dot_on3__35_n_101,dot_on3__35_n_102,dot_on3__35_n_103,dot_on3__35_n_104,dot_on3__35_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__35_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__35_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__35_n_106,dot_on3__35_n_107,dot_on3__35_n_108,dot_on3__35_n_109,dot_on3__35_n_110,dot_on3__35_n_111,dot_on3__35_n_112,dot_on3__35_n_113,dot_on3__35_n_114,dot_on3__35_n_115,dot_on3__35_n_116,dot_on3__35_n_117,dot_on3__35_n_118,dot_on3__35_n_119,dot_on3__35_n_120,dot_on3__35_n_121,dot_on3__35_n_122,dot_on3__35_n_123,dot_on3__35_n_124,dot_on3__35_n_125,dot_on3__35_n_126,dot_on3__35_n_127,dot_on3__35_n_128,dot_on3__35_n_129,dot_on3__35_n_130,dot_on3__35_n_131,dot_on3__35_n_132,dot_on3__35_n_133,dot_on3__35_n_134,dot_on3__35_n_135,dot_on3__35_n_136,dot_on3__35_n_137,dot_on3__35_n_138,dot_on3__35_n_139,dot_on3__35_n_140,dot_on3__35_n_141,dot_on3__35_n_142,dot_on3__35_n_143,dot_on3__35_n_144,dot_on3__35_n_145,dot_on3__35_n_146,dot_on3__35_n_147,dot_on3__35_n_148,dot_on3__35_n_149,dot_on3__35_n_150,dot_on3__35_n_151,dot_on3__35_n_152,dot_on3__35_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__35_UNDERFLOW_UNCONNECTED));
  CARRY4 dot_on3__35_i_1
       (.CI(dot_on3__35_i_2_n_0),
        .CO({NLW_dot_on3__35_i_1_CO_UNCONNECTED[3],dot_on3__35_i_1_n_1,dot_on3__35_i_1_n_2,dot_on3__35_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,x[11],1'b0,1'b0}),
        .O({dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_5,dot_on3__35_i_1_n_6,dot_on3__35_i_1_n_7}),
        .S({1'b1,dot_on3__35_i_4_n_0,x[10:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__35_i_10
       (.I0(x[3]),
        .O(dot_on3__35_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__35_i_11
       (.I0(x[2]),
        .O(dot_on3__35_i_11_n_0));
  CARRY4 dot_on3__35_i_2
       (.CI(dot_on3__35_i_3_n_0),
        .CO({dot_on3__35_i_2_n_0,dot_on3__35_i_2_n_1,dot_on3__35_i_2_n_2,dot_on3__35_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(x[8:5]),
        .O({dot_on3__35_i_2_n_4,dot_on3__35_i_2_n_5,dot_on3__35_i_2_n_6,dot_on3__35_i_2_n_7}),
        .S({dot_on3__35_i_5_n_0,dot_on3__35_i_6_n_0,dot_on3__35_i_7_n_0,dot_on3__35_i_8_n_0}));
  CARRY4 dot_on3__35_i_3
       (.CI(1'b0),
        .CO({dot_on3__35_i_3_n_0,dot_on3__35_i_3_n_1,dot_on3__35_i_3_n_2,dot_on3__35_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({x[4:2],1'b0}),
        .O({dot_on3__35_i_3_n_4,dot_on3__35_i_3_n_5,dot_on3__35_i_3_n_6,NLW_dot_on3__35_i_3_O_UNCONNECTED[0]}),
        .S({dot_on3__35_i_9_n_0,dot_on3__35_i_10_n_0,dot_on3__35_i_11_n_0,x[1]}));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__35_i_4
       (.I0(x[11]),
        .O(dot_on3__35_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__35_i_5
       (.I0(x[8]),
        .O(dot_on3__35_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__35_i_6
       (.I0(x[7]),
        .O(dot_on3__35_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__35_i_7
       (.I0(x[6]),
        .O(dot_on3__35_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__35_i_8
       (.I0(x[5]),
        .O(dot_on3__35_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__35_i_9
       (.I0(x[4]),
        .O(dot_on3__35_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__36
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_5,dot_on3__35_i_1_n_6,dot_on3__35_i_1_n_7,dot_on3__35_i_2_n_4,dot_on3__35_i_2_n_5,dot_on3__35_i_2_n_6,dot_on3__35_i_2_n_7,dot_on3__35_i_3_n_4,dot_on3__35_i_3_n_5,dot_on3__35_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__36_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_5,dot_on3__35_i_1_n_6,dot_on3__35_i_1_n_7,dot_on3__35_i_2_n_4,dot_on3__35_i_2_n_5,dot_on3__35_i_2_n_6,dot_on3__35_i_2_n_7,dot_on3__35_i_3_n_4,dot_on3__35_i_3_n_5,dot_on3__35_i_3_n_6,x[1:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__36_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__36_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__36_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__36_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__36_OVERFLOW_UNCONNECTED),
        .P({dot_on3__36_n_58,dot_on3__36_n_59,dot_on3__36_n_60,dot_on3__36_n_61,dot_on3__36_n_62,dot_on3__36_n_63,dot_on3__36_n_64,dot_on3__36_n_65,dot_on3__36_n_66,dot_on3__36_n_67,dot_on3__36_n_68,dot_on3__36_n_69,dot_on3__36_n_70,dot_on3__36_n_71,dot_on3__36_n_72,dot_on3__36_n_73,dot_on3__36_n_74,dot_on3__36_n_75,dot_on3__36_n_76,dot_on3__36_n_77,dot_on3__36_n_78,dot_on3__36_n_79,dot_on3__36_n_80,dot_on3__36_n_81,dot_on3__36_n_82,dot_on3__36_n_83,dot_on3__36_n_84,dot_on3__36_n_85,dot_on3__36_n_86,dot_on3__36_n_87,dot_on3__36_n_88,dot_on3__36_n_89,dot_on3__36_n_90,dot_on3__36_n_91,dot_on3__36_n_92,dot_on3__36_n_93,dot_on3__36_n_94,dot_on3__36_n_95,dot_on3__36_n_96,dot_on3__36_n_97,dot_on3__36_n_98,dot_on3__36_n_99,dot_on3__36_n_100,dot_on3__36_n_101,dot_on3__36_n_102,dot_on3__36_n_103,dot_on3__36_n_104,dot_on3__36_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__36_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__36_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__36_n_106,dot_on3__36_n_107,dot_on3__36_n_108,dot_on3__36_n_109,dot_on3__36_n_110,dot_on3__36_n_111,dot_on3__36_n_112,dot_on3__36_n_113,dot_on3__36_n_114,dot_on3__36_n_115,dot_on3__36_n_116,dot_on3__36_n_117,dot_on3__36_n_118,dot_on3__36_n_119,dot_on3__36_n_120,dot_on3__36_n_121,dot_on3__36_n_122,dot_on3__36_n_123,dot_on3__36_n_124,dot_on3__36_n_125,dot_on3__36_n_126,dot_on3__36_n_127,dot_on3__36_n_128,dot_on3__36_n_129,dot_on3__36_n_130,dot_on3__36_n_131,dot_on3__36_n_132,dot_on3__36_n_133,dot_on3__36_n_134,dot_on3__36_n_135,dot_on3__36_n_136,dot_on3__36_n_137,dot_on3__36_n_138,dot_on3__36_n_139,dot_on3__36_n_140,dot_on3__36_n_141,dot_on3__36_n_142,dot_on3__36_n_143,dot_on3__36_n_144,dot_on3__36_n_145,dot_on3__36_n_146,dot_on3__36_n_147,dot_on3__36_n_148,dot_on3__36_n_149,dot_on3__36_n_150,dot_on3__36_n_151,dot_on3__36_n_152,dot_on3__36_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__36_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__37
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_5,dot_on3__35_i_1_n_6,dot_on3__35_i_1_n_7,dot_on3__35_i_2_n_4,dot_on3__35_i_2_n_5,dot_on3__35_i_2_n_6,dot_on3__35_i_2_n_7,dot_on3__35_i_3_n_4,dot_on3__35_i_3_n_5,dot_on3__35_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__37_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4,dot_on3__35_i_1_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__37_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__37_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__37_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__37_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__37_OVERFLOW_UNCONNECTED),
        .P({dot_on3__37_n_58,dot_on3__37_n_59,dot_on3__37_n_60,dot_on3__37_n_61,dot_on3__37_n_62,dot_on3__37_n_63,dot_on3__37_n_64,dot_on3__37_n_65,dot_on3__37_n_66,dot_on3__37_n_67,dot_on3__37_n_68,dot_on3__37_n_69,dot_on3__37_n_70,dot_on3__37_n_71,dot_on3__37_n_72,dot_on3__37_n_73,dot_on3__37_n_74,dot_on3__37_n_75,dot_on3__37_n_76,dot_on3__37_n_77,dot_on3__37_n_78,dot_on3__37_n_79,dot_on3__37_n_80,dot_on3__37_n_81,dot_on3__37_n_82,dot_on3__37_n_83,dot_on3__37_n_84,dot_on3__37_n_85,dot_on3__37_n_86,dot_on3__37_n_87,dot_on3__37_n_88,dot_on3__37_n_89,dot_on3__37_n_90,dot_on3__37_n_91,dot_on3__37_n_92,dot_on3__37_n_93,dot_on3__37_n_94,dot_on3__37_n_95,dot_on3__37_n_96,dot_on3__37_n_97,dot_on3__37_n_98,dot_on3__37_n_99,dot_on3__37_n_100,dot_on3__37_n_101,dot_on3__37_n_102,dot_on3__37_n_103,dot_on3__37_n_104,dot_on3__37_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__37_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__37_PATTERNDETECT_UNCONNECTED),
        .PCIN({dot_on3__36_n_106,dot_on3__36_n_107,dot_on3__36_n_108,dot_on3__36_n_109,dot_on3__36_n_110,dot_on3__36_n_111,dot_on3__36_n_112,dot_on3__36_n_113,dot_on3__36_n_114,dot_on3__36_n_115,dot_on3__36_n_116,dot_on3__36_n_117,dot_on3__36_n_118,dot_on3__36_n_119,dot_on3__36_n_120,dot_on3__36_n_121,dot_on3__36_n_122,dot_on3__36_n_123,dot_on3__36_n_124,dot_on3__36_n_125,dot_on3__36_n_126,dot_on3__36_n_127,dot_on3__36_n_128,dot_on3__36_n_129,dot_on3__36_n_130,dot_on3__36_n_131,dot_on3__36_n_132,dot_on3__36_n_133,dot_on3__36_n_134,dot_on3__36_n_135,dot_on3__36_n_136,dot_on3__36_n_137,dot_on3__36_n_138,dot_on3__36_n_139,dot_on3__36_n_140,dot_on3__36_n_141,dot_on3__36_n_142,dot_on3__36_n_143,dot_on3__36_n_144,dot_on3__36_n_145,dot_on3__36_n_146,dot_on3__36_n_147,dot_on3__36_n_148,dot_on3__36_n_149,dot_on3__36_n_150,dot_on3__36_n_151,dot_on3__36_n_152,dot_on3__36_n_153}),
        .PCOUT(NLW_dot_on3__37_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__37_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__38
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_5,dot_on3__38_i_1_n_6,dot_on3__38_i_1_n_7,dot_on3__38_i_2_n_4,dot_on3__38_i_2_n_5,dot_on3__38_i_2_n_6,dot_on3__38_i_2_n_7,dot_on3__38_i_3_n_4,dot_on3__38_i_3_n_5,dot_on3__38_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__38_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__38_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__38_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__38_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__38_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__38_OVERFLOW_UNCONNECTED),
        .P({dot_on3__38_n_58,dot_on3__38_n_59,dot_on3__38_n_60,dot_on3__38_n_61,dot_on3__38_n_62,dot_on3__38_n_63,dot_on3__38_n_64,dot_on3__38_n_65,dot_on3__38_n_66,dot_on3__38_n_67,dot_on3__38_n_68,dot_on3__38_n_69,dot_on3__38_n_70,dot_on3__38_n_71,dot_on3__38_n_72,dot_on3__38_n_73,dot_on3__38_n_74,dot_on3__38_n_75,dot_on3__38_n_76,dot_on3__38_n_77,dot_on3__38_n_78,dot_on3__38_n_79,dot_on3__38_n_80,dot_on3__38_n_81,dot_on3__38_n_82,dot_on3__38_n_83,dot_on3__38_n_84,dot_on3__38_n_85,dot_on3__38_n_86,dot_on3__38_n_87,dot_on3__38_n_88,dot_on3__38_n_89,dot_on3__38_n_90,dot_on3__38_n_91,dot_on3__38_n_92,dot_on3__38_n_93,dot_on3__38_n_94,dot_on3__38_n_95,dot_on3__38_n_96,dot_on3__38_n_97,dot_on3__38_n_98,dot_on3__38_n_99,dot_on3__38_n_100,dot_on3__38_n_101,dot_on3__38_n_102,dot_on3__38_n_103,dot_on3__38_n_104,dot_on3__38_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__38_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__38_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__38_n_106,dot_on3__38_n_107,dot_on3__38_n_108,dot_on3__38_n_109,dot_on3__38_n_110,dot_on3__38_n_111,dot_on3__38_n_112,dot_on3__38_n_113,dot_on3__38_n_114,dot_on3__38_n_115,dot_on3__38_n_116,dot_on3__38_n_117,dot_on3__38_n_118,dot_on3__38_n_119,dot_on3__38_n_120,dot_on3__38_n_121,dot_on3__38_n_122,dot_on3__38_n_123,dot_on3__38_n_124,dot_on3__38_n_125,dot_on3__38_n_126,dot_on3__38_n_127,dot_on3__38_n_128,dot_on3__38_n_129,dot_on3__38_n_130,dot_on3__38_n_131,dot_on3__38_n_132,dot_on3__38_n_133,dot_on3__38_n_134,dot_on3__38_n_135,dot_on3__38_n_136,dot_on3__38_n_137,dot_on3__38_n_138,dot_on3__38_n_139,dot_on3__38_n_140,dot_on3__38_n_141,dot_on3__38_n_142,dot_on3__38_n_143,dot_on3__38_n_144,dot_on3__38_n_145,dot_on3__38_n_146,dot_on3__38_n_147,dot_on3__38_n_148,dot_on3__38_n_149,dot_on3__38_n_150,dot_on3__38_n_151,dot_on3__38_n_152,dot_on3__38_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__38_UNDERFLOW_UNCONNECTED));
  CARRY4 dot_on3__38_i_1
       (.CI(dot_on3__38_i_2_n_0),
        .CO({NLW_dot_on3__38_i_1_CO_UNCONNECTED[3],dot_on3__38_i_1_n_1,dot_on3__38_i_1_n_2,dot_on3__38_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,x[11],1'b0,1'b0}),
        .O({dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_5,dot_on3__38_i_1_n_6,dot_on3__38_i_1_n_7}),
        .S({1'b1,dot_on3__38_i_4_n_0,x[10:9]}));
  CARRY4 dot_on3__38_i_2
       (.CI(dot_on3__38_i_3_n_0),
        .CO({dot_on3__38_i_2_n_0,dot_on3__38_i_2_n_1,dot_on3__38_i_2_n_2,dot_on3__38_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({x[8:7],1'b0,1'b0}),
        .O({dot_on3__38_i_2_n_4,dot_on3__38_i_2_n_5,dot_on3__38_i_2_n_6,dot_on3__38_i_2_n_7}),
        .S({dot_on3__38_i_5_n_0,dot_on3__38_i_6_n_0,x[6:5]}));
  CARRY4 dot_on3__38_i_3
       (.CI(1'b0),
        .CO({dot_on3__38_i_3_n_0,dot_on3__38_i_3_n_1,dot_on3__38_i_3_n_2,dot_on3__38_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,x[2],1'b0}),
        .O({dot_on3__38_i_3_n_4,dot_on3__38_i_3_n_5,dot_on3__38_i_3_n_6,NLW_dot_on3__38_i_3_O_UNCONNECTED[0]}),
        .S({x[4:3],dot_on3__38_i_7_n_0,x[1]}));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__38_i_4
       (.I0(x[11]),
        .O(dot_on3__38_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__38_i_5
       (.I0(x[8]),
        .O(dot_on3__38_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__38_i_6
       (.I0(x[7]),
        .O(dot_on3__38_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__38_i_7
       (.I0(x[2]),
        .O(dot_on3__38_i_7_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__39
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_5,dot_on3__38_i_1_n_6,dot_on3__38_i_1_n_7,dot_on3__38_i_2_n_4,dot_on3__38_i_2_n_5,dot_on3__38_i_2_n_6,dot_on3__38_i_2_n_7,dot_on3__38_i_3_n_4,dot_on3__38_i_3_n_5,dot_on3__38_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__39_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_5,dot_on3__38_i_1_n_6,dot_on3__38_i_1_n_7,dot_on3__38_i_2_n_4,dot_on3__38_i_2_n_5,dot_on3__38_i_2_n_6,dot_on3__38_i_2_n_7,dot_on3__38_i_3_n_4,dot_on3__38_i_3_n_5,dot_on3__38_i_3_n_6,x[1:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__39_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__39_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__39_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__39_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__39_OVERFLOW_UNCONNECTED),
        .P({dot_on3__39_n_58,dot_on3__39_n_59,dot_on3__39_n_60,dot_on3__39_n_61,dot_on3__39_n_62,dot_on3__39_n_63,dot_on3__39_n_64,dot_on3__39_n_65,dot_on3__39_n_66,dot_on3__39_n_67,dot_on3__39_n_68,dot_on3__39_n_69,dot_on3__39_n_70,dot_on3__39_n_71,dot_on3__39_n_72,dot_on3__39_n_73,dot_on3__39_n_74,dot_on3__39_n_75,dot_on3__39_n_76,dot_on3__39_n_77,dot_on3__39_n_78,dot_on3__39_n_79,dot_on3__39_n_80,dot_on3__39_n_81,dot_on3__39_n_82,dot_on3__39_n_83,dot_on3__39_n_84,dot_on3__39_n_85,dot_on3__39_n_86,dot_on3__39_n_87,dot_on3__39_n_88,dot_on3__39_n_89,dot_on3__39_n_90,dot_on3__39_n_91,dot_on3__39_n_92,dot_on3__39_n_93,dot_on3__39_n_94,dot_on3__39_n_95,dot_on3__39_n_96,dot_on3__39_n_97,dot_on3__39_n_98,dot_on3__39_n_99,dot_on3__39_n_100,dot_on3__39_n_101,dot_on3__39_n_102,dot_on3__39_n_103,dot_on3__39_n_104,dot_on3__39_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__39_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__39_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__39_n_106,dot_on3__39_n_107,dot_on3__39_n_108,dot_on3__39_n_109,dot_on3__39_n_110,dot_on3__39_n_111,dot_on3__39_n_112,dot_on3__39_n_113,dot_on3__39_n_114,dot_on3__39_n_115,dot_on3__39_n_116,dot_on3__39_n_117,dot_on3__39_n_118,dot_on3__39_n_119,dot_on3__39_n_120,dot_on3__39_n_121,dot_on3__39_n_122,dot_on3__39_n_123,dot_on3__39_n_124,dot_on3__39_n_125,dot_on3__39_n_126,dot_on3__39_n_127,dot_on3__39_n_128,dot_on3__39_n_129,dot_on3__39_n_130,dot_on3__39_n_131,dot_on3__39_n_132,dot_on3__39_n_133,dot_on3__39_n_134,dot_on3__39_n_135,dot_on3__39_n_136,dot_on3__39_n_137,dot_on3__39_n_138,dot_on3__39_n_139,dot_on3__39_n_140,dot_on3__39_n_141,dot_on3__39_n_142,dot_on3__39_n_143,dot_on3__39_n_144,dot_on3__39_n_145,dot_on3__39_n_146,dot_on3__39_n_147,dot_on3__39_n_148,dot_on3__39_n_149,dot_on3__39_n_150,dot_on3__39_n_151,dot_on3__39_n_152,dot_on3__39_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__39_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__4
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_5,dot_on3__2_i_1_n_6,dot_on3__2_i_1_n_7,dot_on3__2_i_2_n_4,dot_on3__2_i_2_n_5,dot_on3__2_i_2_n_6,dot_on3__2_i_2_n_7,dot_on3__2_i_3_n_4,dot_on3__2_i_3_n_5,dot_on3__2_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__4_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4,dot_on3__2_i_1_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__4_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__4_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__4_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__4_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__4_OVERFLOW_UNCONNECTED),
        .P({dot_on3__4_n_58,dot_on3__4_n_59,dot_on3__4_n_60,dot_on3__4_n_61,dot_on3__4_n_62,dot_on3__4_n_63,dot_on3__4_n_64,dot_on3__4_n_65,dot_on3__4_n_66,dot_on3__4_n_67,dot_on3__4_n_68,dot_on3__4_n_69,dot_on3__4_n_70,dot_on3__4_n_71,dot_on3__4_n_72,dot_on3__4_n_73,dot_on3__4_n_74,dot_on3__4_n_75,dot_on3__4_n_76,dot_on3__4_n_77,dot_on3__4_n_78,dot_on3__4_n_79,dot_on3__4_n_80,dot_on3__4_n_81,dot_on3__4_n_82,dot_on3__4_n_83,dot_on3__4_n_84,dot_on3__4_n_85,dot_on3__4_n_86,dot_on3__4_n_87,dot_on3__4_n_88,dot_on3__4_n_89,dot_on3__4_n_90,dot_on3__4_n_91,dot_on3__4_n_92,dot_on3__4_n_93,dot_on3__4_n_94,dot_on3__4_n_95,dot_on3__4_n_96,dot_on3__4_n_97,dot_on3__4_n_98,dot_on3__4_n_99,dot_on3__4_n_100,dot_on3__4_n_101,dot_on3__4_n_102,dot_on3__4_n_103,dot_on3__4_n_104,dot_on3__4_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__4_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__4_PATTERNDETECT_UNCONNECTED),
        .PCIN({dot_on3__3_n_106,dot_on3__3_n_107,dot_on3__3_n_108,dot_on3__3_n_109,dot_on3__3_n_110,dot_on3__3_n_111,dot_on3__3_n_112,dot_on3__3_n_113,dot_on3__3_n_114,dot_on3__3_n_115,dot_on3__3_n_116,dot_on3__3_n_117,dot_on3__3_n_118,dot_on3__3_n_119,dot_on3__3_n_120,dot_on3__3_n_121,dot_on3__3_n_122,dot_on3__3_n_123,dot_on3__3_n_124,dot_on3__3_n_125,dot_on3__3_n_126,dot_on3__3_n_127,dot_on3__3_n_128,dot_on3__3_n_129,dot_on3__3_n_130,dot_on3__3_n_131,dot_on3__3_n_132,dot_on3__3_n_133,dot_on3__3_n_134,dot_on3__3_n_135,dot_on3__3_n_136,dot_on3__3_n_137,dot_on3__3_n_138,dot_on3__3_n_139,dot_on3__3_n_140,dot_on3__3_n_141,dot_on3__3_n_142,dot_on3__3_n_143,dot_on3__3_n_144,dot_on3__3_n_145,dot_on3__3_n_146,dot_on3__3_n_147,dot_on3__3_n_148,dot_on3__3_n_149,dot_on3__3_n_150,dot_on3__3_n_151,dot_on3__3_n_152,dot_on3__3_n_153}),
        .PCOUT(NLW_dot_on3__4_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__4_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__40
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_5,dot_on3__38_i_1_n_6,dot_on3__38_i_1_n_7,dot_on3__38_i_2_n_4,dot_on3__38_i_2_n_5,dot_on3__38_i_2_n_6,dot_on3__38_i_2_n_7,dot_on3__38_i_3_n_4,dot_on3__38_i_3_n_5,dot_on3__38_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__40_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4,dot_on3__38_i_1_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__40_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__40_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__40_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__40_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__40_OVERFLOW_UNCONNECTED),
        .P({dot_on3__40_n_58,dot_on3__40_n_59,dot_on3__40_n_60,dot_on3__40_n_61,dot_on3__40_n_62,dot_on3__40_n_63,dot_on3__40_n_64,dot_on3__40_n_65,dot_on3__40_n_66,dot_on3__40_n_67,dot_on3__40_n_68,dot_on3__40_n_69,dot_on3__40_n_70,dot_on3__40_n_71,dot_on3__40_n_72,dot_on3__40_n_73,dot_on3__40_n_74,dot_on3__40_n_75,dot_on3__40_n_76,dot_on3__40_n_77,dot_on3__40_n_78,dot_on3__40_n_79,dot_on3__40_n_80,dot_on3__40_n_81,dot_on3__40_n_82,dot_on3__40_n_83,dot_on3__40_n_84,dot_on3__40_n_85,dot_on3__40_n_86,dot_on3__40_n_87,dot_on3__40_n_88,dot_on3__40_n_89,dot_on3__40_n_90,dot_on3__40_n_91,dot_on3__40_n_92,dot_on3__40_n_93,dot_on3__40_n_94,dot_on3__40_n_95,dot_on3__40_n_96,dot_on3__40_n_97,dot_on3__40_n_98,dot_on3__40_n_99,dot_on3__40_n_100,dot_on3__40_n_101,dot_on3__40_n_102,dot_on3__40_n_103,dot_on3__40_n_104,dot_on3__40_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__40_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__40_PATTERNDETECT_UNCONNECTED),
        .PCIN({dot_on3__39_n_106,dot_on3__39_n_107,dot_on3__39_n_108,dot_on3__39_n_109,dot_on3__39_n_110,dot_on3__39_n_111,dot_on3__39_n_112,dot_on3__39_n_113,dot_on3__39_n_114,dot_on3__39_n_115,dot_on3__39_n_116,dot_on3__39_n_117,dot_on3__39_n_118,dot_on3__39_n_119,dot_on3__39_n_120,dot_on3__39_n_121,dot_on3__39_n_122,dot_on3__39_n_123,dot_on3__39_n_124,dot_on3__39_n_125,dot_on3__39_n_126,dot_on3__39_n_127,dot_on3__39_n_128,dot_on3__39_n_129,dot_on3__39_n_130,dot_on3__39_n_131,dot_on3__39_n_132,dot_on3__39_n_133,dot_on3__39_n_134,dot_on3__39_n_135,dot_on3__39_n_136,dot_on3__39_n_137,dot_on3__39_n_138,dot_on3__39_n_139,dot_on3__39_n_140,dot_on3__39_n_141,dot_on3__39_n_142,dot_on3__39_n_143,dot_on3__39_n_144,dot_on3__39_n_145,dot_on3__39_n_146,dot_on3__39_n_147,dot_on3__39_n_148,dot_on3__39_n_149,dot_on3__39_n_150,dot_on3__39_n_151,dot_on3__39_n_152,dot_on3__39_n_153}),
        .PCOUT(NLW_dot_on3__40_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__40_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__41
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_5,dot_on3__41_i_1_n_6,dot_on3__41_i_1_n_7,dot_on3__41_i_2_n_4,dot_on3__41_i_2_n_5,dot_on3__41_i_2_n_6,dot_on3__41_i_2_n_7,dot_on3__41_i_3_n_4,dot_on3__41_i_3_n_5,dot_on3__41_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__41_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__41_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__41_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__41_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__41_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__41_OVERFLOW_UNCONNECTED),
        .P({dot_on3__41_n_58,dot_on3__41_n_59,dot_on3__41_n_60,dot_on3__41_n_61,dot_on3__41_n_62,dot_on3__41_n_63,dot_on3__41_n_64,dot_on3__41_n_65,dot_on3__41_n_66,dot_on3__41_n_67,dot_on3__41_n_68,dot_on3__41_n_69,dot_on3__41_n_70,dot_on3__41_n_71,dot_on3__41_n_72,dot_on3__41_n_73,dot_on3__41_n_74,dot_on3__41_n_75,dot_on3__41_n_76,dot_on3__41_n_77,dot_on3__41_n_78,dot_on3__41_n_79,dot_on3__41_n_80,dot_on3__41_n_81,dot_on3__41_n_82,dot_on3__41_n_83,dot_on3__41_n_84,dot_on3__41_n_85,dot_on3__41_n_86,dot_on3__41_n_87,dot_on3__41_n_88,dot_on3__41_n_89,dot_on3__41_n_90,dot_on3__41_n_91,dot_on3__41_n_92,dot_on3__41_n_93,dot_on3__41_n_94,dot_on3__41_n_95,dot_on3__41_n_96,dot_on3__41_n_97,dot_on3__41_n_98,dot_on3__41_n_99,dot_on3__41_n_100,dot_on3__41_n_101,dot_on3__41_n_102,dot_on3__41_n_103,dot_on3__41_n_104,dot_on3__41_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__41_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__41_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__41_n_106,dot_on3__41_n_107,dot_on3__41_n_108,dot_on3__41_n_109,dot_on3__41_n_110,dot_on3__41_n_111,dot_on3__41_n_112,dot_on3__41_n_113,dot_on3__41_n_114,dot_on3__41_n_115,dot_on3__41_n_116,dot_on3__41_n_117,dot_on3__41_n_118,dot_on3__41_n_119,dot_on3__41_n_120,dot_on3__41_n_121,dot_on3__41_n_122,dot_on3__41_n_123,dot_on3__41_n_124,dot_on3__41_n_125,dot_on3__41_n_126,dot_on3__41_n_127,dot_on3__41_n_128,dot_on3__41_n_129,dot_on3__41_n_130,dot_on3__41_n_131,dot_on3__41_n_132,dot_on3__41_n_133,dot_on3__41_n_134,dot_on3__41_n_135,dot_on3__41_n_136,dot_on3__41_n_137,dot_on3__41_n_138,dot_on3__41_n_139,dot_on3__41_n_140,dot_on3__41_n_141,dot_on3__41_n_142,dot_on3__41_n_143,dot_on3__41_n_144,dot_on3__41_n_145,dot_on3__41_n_146,dot_on3__41_n_147,dot_on3__41_n_148,dot_on3__41_n_149,dot_on3__41_n_150,dot_on3__41_n_151,dot_on3__41_n_152,dot_on3__41_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__41_UNDERFLOW_UNCONNECTED));
  CARRY4 dot_on3__41_i_1
       (.CI(dot_on3__41_i_2_n_0),
        .CO({NLW_dot_on3__41_i_1_CO_UNCONNECTED[3],dot_on3__41_i_1_n_1,dot_on3__41_i_1_n_2,dot_on3__41_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,x[11],1'b0,1'b0}),
        .O({dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_5,dot_on3__41_i_1_n_6,dot_on3__41_i_1_n_7}),
        .S({1'b1,dot_on3__41_i_4_n_0,x[10:9]}));
  CARRY4 dot_on3__41_i_2
       (.CI(dot_on3__41_i_3_n_0),
        .CO({dot_on3__41_i_2_n_0,dot_on3__41_i_2_n_1,dot_on3__41_i_2_n_2,dot_on3__41_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({x[8],1'b0,1'b0,1'b0}),
        .O({dot_on3__41_i_2_n_4,dot_on3__41_i_2_n_5,dot_on3__41_i_2_n_6,dot_on3__41_i_2_n_7}),
        .S({dot_on3__41_i_5_n_0,x[7:5]}));
  CARRY4 dot_on3__41_i_3
       (.CI(1'b0),
        .CO({dot_on3__41_i_3_n_0,dot_on3__41_i_3_n_1,dot_on3__41_i_3_n_2,dot_on3__41_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,x[3:2],1'b0}),
        .O({dot_on3__41_i_3_n_4,dot_on3__41_i_3_n_5,dot_on3__41_i_3_n_6,NLW_dot_on3__41_i_3_O_UNCONNECTED[0]}),
        .S({x[4],dot_on3__41_i_6_n_0,dot_on3__41_i_7_n_0,x[1]}));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__41_i_4
       (.I0(x[11]),
        .O(dot_on3__41_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__41_i_5
       (.I0(x[8]),
        .O(dot_on3__41_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__41_i_6
       (.I0(x[3]),
        .O(dot_on3__41_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__41_i_7
       (.I0(x[2]),
        .O(dot_on3__41_i_7_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__42
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_5,dot_on3__41_i_1_n_6,dot_on3__41_i_1_n_7,dot_on3__41_i_2_n_4,dot_on3__41_i_2_n_5,dot_on3__41_i_2_n_6,dot_on3__41_i_2_n_7,dot_on3__41_i_3_n_4,dot_on3__41_i_3_n_5,dot_on3__41_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__42_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_5,dot_on3__41_i_1_n_6,dot_on3__41_i_1_n_7,dot_on3__41_i_2_n_4,dot_on3__41_i_2_n_5,dot_on3__41_i_2_n_6,dot_on3__41_i_2_n_7,dot_on3__41_i_3_n_4,dot_on3__41_i_3_n_5,dot_on3__41_i_3_n_6,x[1:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__42_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__42_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__42_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__42_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__42_OVERFLOW_UNCONNECTED),
        .P({dot_on3__42_n_58,dot_on3__42_n_59,dot_on3__42_n_60,dot_on3__42_n_61,dot_on3__42_n_62,dot_on3__42_n_63,dot_on3__42_n_64,dot_on3__42_n_65,dot_on3__42_n_66,dot_on3__42_n_67,dot_on3__42_n_68,dot_on3__42_n_69,dot_on3__42_n_70,dot_on3__42_n_71,dot_on3__42_n_72,dot_on3__42_n_73,dot_on3__42_n_74,dot_on3__42_n_75,dot_on3__42_n_76,dot_on3__42_n_77,dot_on3__42_n_78,dot_on3__42_n_79,dot_on3__42_n_80,dot_on3__42_n_81,dot_on3__42_n_82,dot_on3__42_n_83,dot_on3__42_n_84,dot_on3__42_n_85,dot_on3__42_n_86,dot_on3__42_n_87,dot_on3__42_n_88,dot_on3__42_n_89,dot_on3__42_n_90,dot_on3__42_n_91,dot_on3__42_n_92,dot_on3__42_n_93,dot_on3__42_n_94,dot_on3__42_n_95,dot_on3__42_n_96,dot_on3__42_n_97,dot_on3__42_n_98,dot_on3__42_n_99,dot_on3__42_n_100,dot_on3__42_n_101,dot_on3__42_n_102,dot_on3__42_n_103,dot_on3__42_n_104,dot_on3__42_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__42_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__42_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__42_n_106,dot_on3__42_n_107,dot_on3__42_n_108,dot_on3__42_n_109,dot_on3__42_n_110,dot_on3__42_n_111,dot_on3__42_n_112,dot_on3__42_n_113,dot_on3__42_n_114,dot_on3__42_n_115,dot_on3__42_n_116,dot_on3__42_n_117,dot_on3__42_n_118,dot_on3__42_n_119,dot_on3__42_n_120,dot_on3__42_n_121,dot_on3__42_n_122,dot_on3__42_n_123,dot_on3__42_n_124,dot_on3__42_n_125,dot_on3__42_n_126,dot_on3__42_n_127,dot_on3__42_n_128,dot_on3__42_n_129,dot_on3__42_n_130,dot_on3__42_n_131,dot_on3__42_n_132,dot_on3__42_n_133,dot_on3__42_n_134,dot_on3__42_n_135,dot_on3__42_n_136,dot_on3__42_n_137,dot_on3__42_n_138,dot_on3__42_n_139,dot_on3__42_n_140,dot_on3__42_n_141,dot_on3__42_n_142,dot_on3__42_n_143,dot_on3__42_n_144,dot_on3__42_n_145,dot_on3__42_n_146,dot_on3__42_n_147,dot_on3__42_n_148,dot_on3__42_n_149,dot_on3__42_n_150,dot_on3__42_n_151,dot_on3__42_n_152,dot_on3__42_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__42_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__43
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_5,dot_on3__41_i_1_n_6,dot_on3__41_i_1_n_7,dot_on3__41_i_2_n_4,dot_on3__41_i_2_n_5,dot_on3__41_i_2_n_6,dot_on3__41_i_2_n_7,dot_on3__41_i_3_n_4,dot_on3__41_i_3_n_5,dot_on3__41_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__43_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4,dot_on3__41_i_1_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__43_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__43_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__43_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__43_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__43_OVERFLOW_UNCONNECTED),
        .P({dot_on3__43_n_58,dot_on3__43_n_59,dot_on3__43_n_60,dot_on3__43_n_61,dot_on3__43_n_62,dot_on3__43_n_63,dot_on3__43_n_64,dot_on3__43_n_65,dot_on3__43_n_66,dot_on3__43_n_67,dot_on3__43_n_68,dot_on3__43_n_69,dot_on3__43_n_70,dot_on3__43_n_71,dot_on3__43_n_72,dot_on3__43_n_73,dot_on3__43_n_74,dot_on3__43_n_75,dot_on3__43_n_76,dot_on3__43_n_77,dot_on3__43_n_78,dot_on3__43_n_79,dot_on3__43_n_80,dot_on3__43_n_81,dot_on3__43_n_82,dot_on3__43_n_83,dot_on3__43_n_84,dot_on3__43_n_85,dot_on3__43_n_86,dot_on3__43_n_87,dot_on3__43_n_88,dot_on3__43_n_89,dot_on3__43_n_90,dot_on3__43_n_91,dot_on3__43_n_92,dot_on3__43_n_93,dot_on3__43_n_94,dot_on3__43_n_95,dot_on3__43_n_96,dot_on3__43_n_97,dot_on3__43_n_98,dot_on3__43_n_99,dot_on3__43_n_100,dot_on3__43_n_101,dot_on3__43_n_102,dot_on3__43_n_103,dot_on3__43_n_104,dot_on3__43_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__43_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__43_PATTERNDETECT_UNCONNECTED),
        .PCIN({dot_on3__42_n_106,dot_on3__42_n_107,dot_on3__42_n_108,dot_on3__42_n_109,dot_on3__42_n_110,dot_on3__42_n_111,dot_on3__42_n_112,dot_on3__42_n_113,dot_on3__42_n_114,dot_on3__42_n_115,dot_on3__42_n_116,dot_on3__42_n_117,dot_on3__42_n_118,dot_on3__42_n_119,dot_on3__42_n_120,dot_on3__42_n_121,dot_on3__42_n_122,dot_on3__42_n_123,dot_on3__42_n_124,dot_on3__42_n_125,dot_on3__42_n_126,dot_on3__42_n_127,dot_on3__42_n_128,dot_on3__42_n_129,dot_on3__42_n_130,dot_on3__42_n_131,dot_on3__42_n_132,dot_on3__42_n_133,dot_on3__42_n_134,dot_on3__42_n_135,dot_on3__42_n_136,dot_on3__42_n_137,dot_on3__42_n_138,dot_on3__42_n_139,dot_on3__42_n_140,dot_on3__42_n_141,dot_on3__42_n_142,dot_on3__42_n_143,dot_on3__42_n_144,dot_on3__42_n_145,dot_on3__42_n_146,dot_on3__42_n_147,dot_on3__42_n_148,dot_on3__42_n_149,dot_on3__42_n_150,dot_on3__42_n_151,dot_on3__42_n_152,dot_on3__42_n_153}),
        .PCOUT(NLW_dot_on3__43_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__43_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__44
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_5,dot_on3__44_i_1_n_6,dot_on3__44_i_1_n_7,dot_on3__44_i_2_n_4,dot_on3__44_i_2_n_5,dot_on3__44_i_2_n_6,dot_on3__44_i_2_n_7,dot_on3__44_i_3_n_4,dot_on3__44_i_3_n_5,dot_on3__44_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__44_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__44_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__44_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__44_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__44_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__44_OVERFLOW_UNCONNECTED),
        .P({dot_on3__44_n_58,dot_on3__44_n_59,dot_on3__44_n_60,dot_on3__44_n_61,dot_on3__44_n_62,dot_on3__44_n_63,dot_on3__44_n_64,dot_on3__44_n_65,dot_on3__44_n_66,dot_on3__44_n_67,dot_on3__44_n_68,dot_on3__44_n_69,dot_on3__44_n_70,dot_on3__44_n_71,dot_on3__44_n_72,dot_on3__44_n_73,dot_on3__44_n_74,dot_on3__44_n_75,dot_on3__44_n_76,dot_on3__44_n_77,dot_on3__44_n_78,dot_on3__44_n_79,dot_on3__44_n_80,dot_on3__44_n_81,dot_on3__44_n_82,dot_on3__44_n_83,dot_on3__44_n_84,dot_on3__44_n_85,dot_on3__44_n_86,dot_on3__44_n_87,dot_on3__44_n_88,dot_on3__44_n_89,dot_on3__44_n_90,dot_on3__44_n_91,dot_on3__44_n_92,dot_on3__44_n_93,dot_on3__44_n_94,dot_on3__44_n_95,dot_on3__44_n_96,dot_on3__44_n_97,dot_on3__44_n_98,dot_on3__44_n_99,dot_on3__44_n_100,dot_on3__44_n_101,dot_on3__44_n_102,dot_on3__44_n_103,dot_on3__44_n_104,dot_on3__44_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__44_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__44_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__44_n_106,dot_on3__44_n_107,dot_on3__44_n_108,dot_on3__44_n_109,dot_on3__44_n_110,dot_on3__44_n_111,dot_on3__44_n_112,dot_on3__44_n_113,dot_on3__44_n_114,dot_on3__44_n_115,dot_on3__44_n_116,dot_on3__44_n_117,dot_on3__44_n_118,dot_on3__44_n_119,dot_on3__44_n_120,dot_on3__44_n_121,dot_on3__44_n_122,dot_on3__44_n_123,dot_on3__44_n_124,dot_on3__44_n_125,dot_on3__44_n_126,dot_on3__44_n_127,dot_on3__44_n_128,dot_on3__44_n_129,dot_on3__44_n_130,dot_on3__44_n_131,dot_on3__44_n_132,dot_on3__44_n_133,dot_on3__44_n_134,dot_on3__44_n_135,dot_on3__44_n_136,dot_on3__44_n_137,dot_on3__44_n_138,dot_on3__44_n_139,dot_on3__44_n_140,dot_on3__44_n_141,dot_on3__44_n_142,dot_on3__44_n_143,dot_on3__44_n_144,dot_on3__44_n_145,dot_on3__44_n_146,dot_on3__44_n_147,dot_on3__44_n_148,dot_on3__44_n_149,dot_on3__44_n_150,dot_on3__44_n_151,dot_on3__44_n_152,dot_on3__44_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__44_UNDERFLOW_UNCONNECTED));
  CARRY4 dot_on3__44_i_1
       (.CI(dot_on3__44_i_2_n_0),
        .CO({NLW_dot_on3__44_i_1_CO_UNCONNECTED[3],dot_on3__44_i_1_n_1,dot_on3__44_i_1_n_2,dot_on3__44_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,x[11],1'b0,1'b0}),
        .O({dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_5,dot_on3__44_i_1_n_6,dot_on3__44_i_1_n_7}),
        .S({1'b1,dot_on3__44_i_4_n_0,x[10:9]}));
  CARRY4 dot_on3__44_i_2
       (.CI(dot_on3__44_i_3_n_0),
        .CO({dot_on3__44_i_2_n_0,dot_on3__44_i_2_n_1,dot_on3__44_i_2_n_2,dot_on3__44_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,x[7],1'b0,1'b0}),
        .O({dot_on3__44_i_2_n_4,dot_on3__44_i_2_n_5,dot_on3__44_i_2_n_6,dot_on3__44_i_2_n_7}),
        .S({x[8],dot_on3__44_i_5_n_0,x[6:5]}));
  CARRY4 dot_on3__44_i_3
       (.CI(1'b0),
        .CO({dot_on3__44_i_3_n_0,dot_on3__44_i_3_n_1,dot_on3__44_i_3_n_2,dot_on3__44_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({x[4],1'b0,x[2],1'b0}),
        .O({dot_on3__44_i_3_n_4,dot_on3__44_i_3_n_5,dot_on3__44_i_3_n_6,NLW_dot_on3__44_i_3_O_UNCONNECTED[0]}),
        .S({dot_on3__44_i_6_n_0,x[3],dot_on3__44_i_7_n_0,x[1]}));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__44_i_4
       (.I0(x[11]),
        .O(dot_on3__44_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__44_i_5
       (.I0(x[7]),
        .O(dot_on3__44_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__44_i_6
       (.I0(x[4]),
        .O(dot_on3__44_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__44_i_7
       (.I0(x[2]),
        .O(dot_on3__44_i_7_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__45
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_5,dot_on3__44_i_1_n_6,dot_on3__44_i_1_n_7,dot_on3__44_i_2_n_4,dot_on3__44_i_2_n_5,dot_on3__44_i_2_n_6,dot_on3__44_i_2_n_7,dot_on3__44_i_3_n_4,dot_on3__44_i_3_n_5,dot_on3__44_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__45_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_5,dot_on3__44_i_1_n_6,dot_on3__44_i_1_n_7,dot_on3__44_i_2_n_4,dot_on3__44_i_2_n_5,dot_on3__44_i_2_n_6,dot_on3__44_i_2_n_7,dot_on3__44_i_3_n_4,dot_on3__44_i_3_n_5,dot_on3__44_i_3_n_6,x[1:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__45_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__45_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__45_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__45_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__45_OVERFLOW_UNCONNECTED),
        .P({dot_on3__45_n_58,dot_on3__45_n_59,dot_on3__45_n_60,dot_on3__45_n_61,dot_on3__45_n_62,dot_on3__45_n_63,dot_on3__45_n_64,dot_on3__45_n_65,dot_on3__45_n_66,dot_on3__45_n_67,dot_on3__45_n_68,dot_on3__45_n_69,dot_on3__45_n_70,dot_on3__45_n_71,dot_on3__45_n_72,dot_on3__45_n_73,dot_on3__45_n_74,dot_on3__45_n_75,dot_on3__45_n_76,dot_on3__45_n_77,dot_on3__45_n_78,dot_on3__45_n_79,dot_on3__45_n_80,dot_on3__45_n_81,dot_on3__45_n_82,dot_on3__45_n_83,dot_on3__45_n_84,dot_on3__45_n_85,dot_on3__45_n_86,dot_on3__45_n_87,dot_on3__45_n_88,dot_on3__45_n_89,dot_on3__45_n_90,dot_on3__45_n_91,dot_on3__45_n_92,dot_on3__45_n_93,dot_on3__45_n_94,dot_on3__45_n_95,dot_on3__45_n_96,dot_on3__45_n_97,dot_on3__45_n_98,dot_on3__45_n_99,dot_on3__45_n_100,dot_on3__45_n_101,dot_on3__45_n_102,dot_on3__45_n_103,dot_on3__45_n_104,dot_on3__45_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__45_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__45_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__45_n_106,dot_on3__45_n_107,dot_on3__45_n_108,dot_on3__45_n_109,dot_on3__45_n_110,dot_on3__45_n_111,dot_on3__45_n_112,dot_on3__45_n_113,dot_on3__45_n_114,dot_on3__45_n_115,dot_on3__45_n_116,dot_on3__45_n_117,dot_on3__45_n_118,dot_on3__45_n_119,dot_on3__45_n_120,dot_on3__45_n_121,dot_on3__45_n_122,dot_on3__45_n_123,dot_on3__45_n_124,dot_on3__45_n_125,dot_on3__45_n_126,dot_on3__45_n_127,dot_on3__45_n_128,dot_on3__45_n_129,dot_on3__45_n_130,dot_on3__45_n_131,dot_on3__45_n_132,dot_on3__45_n_133,dot_on3__45_n_134,dot_on3__45_n_135,dot_on3__45_n_136,dot_on3__45_n_137,dot_on3__45_n_138,dot_on3__45_n_139,dot_on3__45_n_140,dot_on3__45_n_141,dot_on3__45_n_142,dot_on3__45_n_143,dot_on3__45_n_144,dot_on3__45_n_145,dot_on3__45_n_146,dot_on3__45_n_147,dot_on3__45_n_148,dot_on3__45_n_149,dot_on3__45_n_150,dot_on3__45_n_151,dot_on3__45_n_152,dot_on3__45_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__45_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__46
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_5,dot_on3__44_i_1_n_6,dot_on3__44_i_1_n_7,dot_on3__44_i_2_n_4,dot_on3__44_i_2_n_5,dot_on3__44_i_2_n_6,dot_on3__44_i_2_n_7,dot_on3__44_i_3_n_4,dot_on3__44_i_3_n_5,dot_on3__44_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__46_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4,dot_on3__44_i_1_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__46_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__46_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__46_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__46_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__46_OVERFLOW_UNCONNECTED),
        .P({dot_on3__46_n_58,dot_on3__46_n_59,dot_on3__46_n_60,dot_on3__46_n_61,dot_on3__46_n_62,dot_on3__46_n_63,dot_on3__46_n_64,dot_on3__46_n_65,dot_on3__46_n_66,dot_on3__46_n_67,dot_on3__46_n_68,dot_on3__46_n_69,dot_on3__46_n_70,dot_on3__46_n_71,dot_on3__46_n_72,dot_on3__46_n_73,dot_on3__46_n_74,dot_on3__46_n_75,dot_on3__46_n_76,dot_on3__46_n_77,dot_on3__46_n_78,dot_on3__46_n_79,dot_on3__46_n_80,dot_on3__46_n_81,dot_on3__46_n_82,dot_on3__46_n_83,dot_on3__46_n_84,dot_on3__46_n_85,dot_on3__46_n_86,dot_on3__46_n_87,dot_on3__46_n_88,dot_on3__46_n_89,dot_on3__46_n_90,dot_on3__46_n_91,dot_on3__46_n_92,dot_on3__46_n_93,dot_on3__46_n_94,dot_on3__46_n_95,dot_on3__46_n_96,dot_on3__46_n_97,dot_on3__46_n_98,dot_on3__46_n_99,dot_on3__46_n_100,dot_on3__46_n_101,dot_on3__46_n_102,dot_on3__46_n_103,dot_on3__46_n_104,dot_on3__46_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__46_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__46_PATTERNDETECT_UNCONNECTED),
        .PCIN({dot_on3__45_n_106,dot_on3__45_n_107,dot_on3__45_n_108,dot_on3__45_n_109,dot_on3__45_n_110,dot_on3__45_n_111,dot_on3__45_n_112,dot_on3__45_n_113,dot_on3__45_n_114,dot_on3__45_n_115,dot_on3__45_n_116,dot_on3__45_n_117,dot_on3__45_n_118,dot_on3__45_n_119,dot_on3__45_n_120,dot_on3__45_n_121,dot_on3__45_n_122,dot_on3__45_n_123,dot_on3__45_n_124,dot_on3__45_n_125,dot_on3__45_n_126,dot_on3__45_n_127,dot_on3__45_n_128,dot_on3__45_n_129,dot_on3__45_n_130,dot_on3__45_n_131,dot_on3__45_n_132,dot_on3__45_n_133,dot_on3__45_n_134,dot_on3__45_n_135,dot_on3__45_n_136,dot_on3__45_n_137,dot_on3__45_n_138,dot_on3__45_n_139,dot_on3__45_n_140,dot_on3__45_n_141,dot_on3__45_n_142,dot_on3__45_n_143,dot_on3__45_n_144,dot_on3__45_n_145,dot_on3__45_n_146,dot_on3__45_n_147,dot_on3__45_n_148,dot_on3__45_n_149,dot_on3__45_n_150,dot_on3__45_n_151,dot_on3__45_n_152,dot_on3__45_n_153}),
        .PCOUT(NLW_dot_on3__46_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__46_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__47
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_5,dot_on3__47_i_1_n_6,dot_on3__47_i_1_n_7,dot_on3__47_i_2_n_4,dot_on3__47_i_2_n_5,dot_on3__47_i_2_n_6,dot_on3__47_i_2_n_7,dot_on3__47_i_3_n_4,dot_on3__47_i_3_n_5,dot_on3__47_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__47_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__47_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__47_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__47_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__47_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__47_OVERFLOW_UNCONNECTED),
        .P({dot_on3__47_n_58,dot_on3__47_n_59,dot_on3__47_n_60,dot_on3__47_n_61,dot_on3__47_n_62,dot_on3__47_n_63,dot_on3__47_n_64,dot_on3__47_n_65,dot_on3__47_n_66,dot_on3__47_n_67,dot_on3__47_n_68,dot_on3__47_n_69,dot_on3__47_n_70,dot_on3__47_n_71,dot_on3__47_n_72,dot_on3__47_n_73,dot_on3__47_n_74,dot_on3__47_n_75,dot_on3__47_n_76,dot_on3__47_n_77,dot_on3__47_n_78,dot_on3__47_n_79,dot_on3__47_n_80,dot_on3__47_n_81,dot_on3__47_n_82,dot_on3__47_n_83,dot_on3__47_n_84,dot_on3__47_n_85,dot_on3__47_n_86,dot_on3__47_n_87,dot_on3__47_n_88,dot_on3__47_n_89,dot_on3__47_n_90,dot_on3__47_n_91,dot_on3__47_n_92,dot_on3__47_n_93,dot_on3__47_n_94,dot_on3__47_n_95,dot_on3__47_n_96,dot_on3__47_n_97,dot_on3__47_n_98,dot_on3__47_n_99,dot_on3__47_n_100,dot_on3__47_n_101,dot_on3__47_n_102,dot_on3__47_n_103,dot_on3__47_n_104,dot_on3__47_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__47_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__47_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__47_n_106,dot_on3__47_n_107,dot_on3__47_n_108,dot_on3__47_n_109,dot_on3__47_n_110,dot_on3__47_n_111,dot_on3__47_n_112,dot_on3__47_n_113,dot_on3__47_n_114,dot_on3__47_n_115,dot_on3__47_n_116,dot_on3__47_n_117,dot_on3__47_n_118,dot_on3__47_n_119,dot_on3__47_n_120,dot_on3__47_n_121,dot_on3__47_n_122,dot_on3__47_n_123,dot_on3__47_n_124,dot_on3__47_n_125,dot_on3__47_n_126,dot_on3__47_n_127,dot_on3__47_n_128,dot_on3__47_n_129,dot_on3__47_n_130,dot_on3__47_n_131,dot_on3__47_n_132,dot_on3__47_n_133,dot_on3__47_n_134,dot_on3__47_n_135,dot_on3__47_n_136,dot_on3__47_n_137,dot_on3__47_n_138,dot_on3__47_n_139,dot_on3__47_n_140,dot_on3__47_n_141,dot_on3__47_n_142,dot_on3__47_n_143,dot_on3__47_n_144,dot_on3__47_n_145,dot_on3__47_n_146,dot_on3__47_n_147,dot_on3__47_n_148,dot_on3__47_n_149,dot_on3__47_n_150,dot_on3__47_n_151,dot_on3__47_n_152,dot_on3__47_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__47_UNDERFLOW_UNCONNECTED));
  CARRY4 dot_on3__47_i_1
       (.CI(dot_on3__47_i_2_n_0),
        .CO({NLW_dot_on3__47_i_1_CO_UNCONNECTED[3],dot_on3__47_i_1_n_1,dot_on3__47_i_1_n_2,dot_on3__47_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,x[11],1'b0,1'b0}),
        .O({dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_5,dot_on3__47_i_1_n_6,dot_on3__47_i_1_n_7}),
        .S({1'b1,dot_on3__47_i_4_n_0,x[10:9]}));
  CARRY4 dot_on3__47_i_2
       (.CI(dot_on3__47_i_3_n_0),
        .CO({dot_on3__47_i_2_n_0,dot_on3__47_i_2_n_1,dot_on3__47_i_2_n_2,dot_on3__47_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({dot_on3__47_i_2_n_4,dot_on3__47_i_2_n_5,dot_on3__47_i_2_n_6,dot_on3__47_i_2_n_7}),
        .S(x[8:5]));
  CARRY4 dot_on3__47_i_3
       (.CI(1'b0),
        .CO({dot_on3__47_i_3_n_0,dot_on3__47_i_3_n_1,dot_on3__47_i_3_n_2,dot_on3__47_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({x[4:2],1'b0}),
        .O({dot_on3__47_i_3_n_4,dot_on3__47_i_3_n_5,dot_on3__47_i_3_n_6,NLW_dot_on3__47_i_3_O_UNCONNECTED[0]}),
        .S({dot_on3__47_i_5_n_0,dot_on3__47_i_6_n_0,dot_on3__47_i_7_n_0,x[1]}));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__47_i_4
       (.I0(x[11]),
        .O(dot_on3__47_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__47_i_5
       (.I0(x[4]),
        .O(dot_on3__47_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__47_i_6
       (.I0(x[3]),
        .O(dot_on3__47_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__47_i_7
       (.I0(x[2]),
        .O(dot_on3__47_i_7_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__48
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_5,dot_on3__47_i_1_n_6,dot_on3__47_i_1_n_7,dot_on3__47_i_2_n_4,dot_on3__47_i_2_n_5,dot_on3__47_i_2_n_6,dot_on3__47_i_2_n_7,dot_on3__47_i_3_n_4,dot_on3__47_i_3_n_5,dot_on3__47_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__48_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_5,dot_on3__47_i_1_n_6,dot_on3__47_i_1_n_7,dot_on3__47_i_2_n_4,dot_on3__47_i_2_n_5,dot_on3__47_i_2_n_6,dot_on3__47_i_2_n_7,dot_on3__47_i_3_n_4,dot_on3__47_i_3_n_5,dot_on3__47_i_3_n_6,x[1:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__48_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__48_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__48_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__48_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__48_OVERFLOW_UNCONNECTED),
        .P({dot_on3__48_n_58,dot_on3__48_n_59,dot_on3__48_n_60,dot_on3__48_n_61,dot_on3__48_n_62,dot_on3__48_n_63,dot_on3__48_n_64,dot_on3__48_n_65,dot_on3__48_n_66,dot_on3__48_n_67,dot_on3__48_n_68,dot_on3__48_n_69,dot_on3__48_n_70,dot_on3__48_n_71,dot_on3__48_n_72,dot_on3__48_n_73,dot_on3__48_n_74,dot_on3__48_n_75,dot_on3__48_n_76,dot_on3__48_n_77,dot_on3__48_n_78,dot_on3__48_n_79,dot_on3__48_n_80,dot_on3__48_n_81,dot_on3__48_n_82,dot_on3__48_n_83,dot_on3__48_n_84,dot_on3__48_n_85,dot_on3__48_n_86,dot_on3__48_n_87,dot_on3__48_n_88,dot_on3__48_n_89,dot_on3__48_n_90,dot_on3__48_n_91,dot_on3__48_n_92,dot_on3__48_n_93,dot_on3__48_n_94,dot_on3__48_n_95,dot_on3__48_n_96,dot_on3__48_n_97,dot_on3__48_n_98,dot_on3__48_n_99,dot_on3__48_n_100,dot_on3__48_n_101,dot_on3__48_n_102,dot_on3__48_n_103,dot_on3__48_n_104,dot_on3__48_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__48_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__48_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__48_n_106,dot_on3__48_n_107,dot_on3__48_n_108,dot_on3__48_n_109,dot_on3__48_n_110,dot_on3__48_n_111,dot_on3__48_n_112,dot_on3__48_n_113,dot_on3__48_n_114,dot_on3__48_n_115,dot_on3__48_n_116,dot_on3__48_n_117,dot_on3__48_n_118,dot_on3__48_n_119,dot_on3__48_n_120,dot_on3__48_n_121,dot_on3__48_n_122,dot_on3__48_n_123,dot_on3__48_n_124,dot_on3__48_n_125,dot_on3__48_n_126,dot_on3__48_n_127,dot_on3__48_n_128,dot_on3__48_n_129,dot_on3__48_n_130,dot_on3__48_n_131,dot_on3__48_n_132,dot_on3__48_n_133,dot_on3__48_n_134,dot_on3__48_n_135,dot_on3__48_n_136,dot_on3__48_n_137,dot_on3__48_n_138,dot_on3__48_n_139,dot_on3__48_n_140,dot_on3__48_n_141,dot_on3__48_n_142,dot_on3__48_n_143,dot_on3__48_n_144,dot_on3__48_n_145,dot_on3__48_n_146,dot_on3__48_n_147,dot_on3__48_n_148,dot_on3__48_n_149,dot_on3__48_n_150,dot_on3__48_n_151,dot_on3__48_n_152,dot_on3__48_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__48_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__49
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_5,dot_on3__47_i_1_n_6,dot_on3__47_i_1_n_7,dot_on3__47_i_2_n_4,dot_on3__47_i_2_n_5,dot_on3__47_i_2_n_6,dot_on3__47_i_2_n_7,dot_on3__47_i_3_n_4,dot_on3__47_i_3_n_5,dot_on3__47_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__49_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4,dot_on3__47_i_1_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__49_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__49_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__49_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__49_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__49_OVERFLOW_UNCONNECTED),
        .P({dot_on3__49_n_58,dot_on3__49_n_59,dot_on3__49_n_60,dot_on3__49_n_61,dot_on3__49_n_62,dot_on3__49_n_63,dot_on3__49_n_64,dot_on3__49_n_65,dot_on3__49_n_66,dot_on3__49_n_67,dot_on3__49_n_68,dot_on3__49_n_69,dot_on3__49_n_70,dot_on3__49_n_71,dot_on3__49_n_72,dot_on3__49_n_73,dot_on3__49_n_74,dot_on3__49_n_75,dot_on3__49_n_76,dot_on3__49_n_77,dot_on3__49_n_78,dot_on3__49_n_79,dot_on3__49_n_80,dot_on3__49_n_81,dot_on3__49_n_82,dot_on3__49_n_83,dot_on3__49_n_84,dot_on3__49_n_85,dot_on3__49_n_86,dot_on3__49_n_87,dot_on3__49_n_88,dot_on3__49_n_89,dot_on3__49_n_90,dot_on3__49_n_91,dot_on3__49_n_92,dot_on3__49_n_93,dot_on3__49_n_94,dot_on3__49_n_95,dot_on3__49_n_96,dot_on3__49_n_97,dot_on3__49_n_98,dot_on3__49_n_99,dot_on3__49_n_100,dot_on3__49_n_101,dot_on3__49_n_102,dot_on3__49_n_103,dot_on3__49_n_104,dot_on3__49_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__49_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__49_PATTERNDETECT_UNCONNECTED),
        .PCIN({dot_on3__48_n_106,dot_on3__48_n_107,dot_on3__48_n_108,dot_on3__48_n_109,dot_on3__48_n_110,dot_on3__48_n_111,dot_on3__48_n_112,dot_on3__48_n_113,dot_on3__48_n_114,dot_on3__48_n_115,dot_on3__48_n_116,dot_on3__48_n_117,dot_on3__48_n_118,dot_on3__48_n_119,dot_on3__48_n_120,dot_on3__48_n_121,dot_on3__48_n_122,dot_on3__48_n_123,dot_on3__48_n_124,dot_on3__48_n_125,dot_on3__48_n_126,dot_on3__48_n_127,dot_on3__48_n_128,dot_on3__48_n_129,dot_on3__48_n_130,dot_on3__48_n_131,dot_on3__48_n_132,dot_on3__48_n_133,dot_on3__48_n_134,dot_on3__48_n_135,dot_on3__48_n_136,dot_on3__48_n_137,dot_on3__48_n_138,dot_on3__48_n_139,dot_on3__48_n_140,dot_on3__48_n_141,dot_on3__48_n_142,dot_on3__48_n_143,dot_on3__48_n_144,dot_on3__48_n_145,dot_on3__48_n_146,dot_on3__48_n_147,dot_on3__48_n_148,dot_on3__48_n_149,dot_on3__48_n_150,dot_on3__48_n_151,dot_on3__48_n_152,dot_on3__48_n_153}),
        .PCOUT(NLW_dot_on3__49_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__49_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__5
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_5,dot_on3__5_i_1_n_6,dot_on3__5_i_1_n_7,dot_on3__5_i_2_n_4,dot_on3__5_i_2_n_5,dot_on3__5_i_2_n_6,dot_on3__5_i_2_n_7,dot_on3__5_i_3_n_4,dot_on3__5_i_3_n_5,dot_on3__5_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__5_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__5_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__5_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__5_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__5_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__5_OVERFLOW_UNCONNECTED),
        .P({dot_on3__5_n_58,dot_on3__5_n_59,dot_on3__5_n_60,dot_on3__5_n_61,dot_on3__5_n_62,dot_on3__5_n_63,dot_on3__5_n_64,dot_on3__5_n_65,dot_on3__5_n_66,dot_on3__5_n_67,dot_on3__5_n_68,dot_on3__5_n_69,dot_on3__5_n_70,dot_on3__5_n_71,dot_on3__5_n_72,dot_on3__5_n_73,dot_on3__5_n_74,dot_on3__5_n_75,dot_on3__5_n_76,dot_on3__5_n_77,dot_on3__5_n_78,dot_on3__5_n_79,dot_on3__5_n_80,dot_on3__5_n_81,dot_on3__5_n_82,dot_on3__5_n_83,dot_on3__5_n_84,dot_on3__5_n_85,dot_on3__5_n_86,dot_on3__5_n_87,dot_on3__5_n_88,dot_on3__5_n_89,dot_on3__5_n_90,dot_on3__5_n_91,dot_on3__5_n_92,dot_on3__5_n_93,dot_on3__5_n_94,dot_on3__5_n_95,dot_on3__5_n_96,dot_on3__5_n_97,dot_on3__5_n_98,dot_on3__5_n_99,dot_on3__5_n_100,dot_on3__5_n_101,dot_on3__5_n_102,dot_on3__5_n_103,dot_on3__5_n_104,dot_on3__5_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__5_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__5_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__5_n_106,dot_on3__5_n_107,dot_on3__5_n_108,dot_on3__5_n_109,dot_on3__5_n_110,dot_on3__5_n_111,dot_on3__5_n_112,dot_on3__5_n_113,dot_on3__5_n_114,dot_on3__5_n_115,dot_on3__5_n_116,dot_on3__5_n_117,dot_on3__5_n_118,dot_on3__5_n_119,dot_on3__5_n_120,dot_on3__5_n_121,dot_on3__5_n_122,dot_on3__5_n_123,dot_on3__5_n_124,dot_on3__5_n_125,dot_on3__5_n_126,dot_on3__5_n_127,dot_on3__5_n_128,dot_on3__5_n_129,dot_on3__5_n_130,dot_on3__5_n_131,dot_on3__5_n_132,dot_on3__5_n_133,dot_on3__5_n_134,dot_on3__5_n_135,dot_on3__5_n_136,dot_on3__5_n_137,dot_on3__5_n_138,dot_on3__5_n_139,dot_on3__5_n_140,dot_on3__5_n_141,dot_on3__5_n_142,dot_on3__5_n_143,dot_on3__5_n_144,dot_on3__5_n_145,dot_on3__5_n_146,dot_on3__5_n_147,dot_on3__5_n_148,dot_on3__5_n_149,dot_on3__5_n_150,dot_on3__5_n_151,dot_on3__5_n_152,dot_on3__5_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__5_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__50
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_5,dot_on3__50_i_1_n_6,dot_on3__50_i_1_n_7,dot_on3__50_i_2_n_4,dot_on3__50_i_2_n_5,dot_on3__50_i_2_n_6,dot_on3__50_i_2_n_7,dot_on3__50_i_3_n_4,dot_on3__50_i_3_n_5,dot_on3__50_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__50_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__50_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__50_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__50_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__50_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__50_OVERFLOW_UNCONNECTED),
        .P({dot_on3__50_n_58,dot_on3__50_n_59,dot_on3__50_n_60,dot_on3__50_n_61,dot_on3__50_n_62,dot_on3__50_n_63,dot_on3__50_n_64,dot_on3__50_n_65,dot_on3__50_n_66,dot_on3__50_n_67,dot_on3__50_n_68,dot_on3__50_n_69,dot_on3__50_n_70,dot_on3__50_n_71,dot_on3__50_n_72,dot_on3__50_n_73,dot_on3__50_n_74,dot_on3__50_n_75,dot_on3__50_n_76,dot_on3__50_n_77,dot_on3__50_n_78,dot_on3__50_n_79,dot_on3__50_n_80,dot_on3__50_n_81,dot_on3__50_n_82,dot_on3__50_n_83,dot_on3__50_n_84,dot_on3__50_n_85,dot_on3__50_n_86,dot_on3__50_n_87,dot_on3__50_n_88,dot_on3__50_n_89,dot_on3__50_n_90,dot_on3__50_n_91,dot_on3__50_n_92,dot_on3__50_n_93,dot_on3__50_n_94,dot_on3__50_n_95,dot_on3__50_n_96,dot_on3__50_n_97,dot_on3__50_n_98,dot_on3__50_n_99,dot_on3__50_n_100,dot_on3__50_n_101,dot_on3__50_n_102,dot_on3__50_n_103,dot_on3__50_n_104,dot_on3__50_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__50_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__50_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__50_n_106,dot_on3__50_n_107,dot_on3__50_n_108,dot_on3__50_n_109,dot_on3__50_n_110,dot_on3__50_n_111,dot_on3__50_n_112,dot_on3__50_n_113,dot_on3__50_n_114,dot_on3__50_n_115,dot_on3__50_n_116,dot_on3__50_n_117,dot_on3__50_n_118,dot_on3__50_n_119,dot_on3__50_n_120,dot_on3__50_n_121,dot_on3__50_n_122,dot_on3__50_n_123,dot_on3__50_n_124,dot_on3__50_n_125,dot_on3__50_n_126,dot_on3__50_n_127,dot_on3__50_n_128,dot_on3__50_n_129,dot_on3__50_n_130,dot_on3__50_n_131,dot_on3__50_n_132,dot_on3__50_n_133,dot_on3__50_n_134,dot_on3__50_n_135,dot_on3__50_n_136,dot_on3__50_n_137,dot_on3__50_n_138,dot_on3__50_n_139,dot_on3__50_n_140,dot_on3__50_n_141,dot_on3__50_n_142,dot_on3__50_n_143,dot_on3__50_n_144,dot_on3__50_n_145,dot_on3__50_n_146,dot_on3__50_n_147,dot_on3__50_n_148,dot_on3__50_n_149,dot_on3__50_n_150,dot_on3__50_n_151,dot_on3__50_n_152,dot_on3__50_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__50_UNDERFLOW_UNCONNECTED));
  CARRY4 dot_on3__50_i_1
       (.CI(dot_on3__50_i_2_n_0),
        .CO({NLW_dot_on3__50_i_1_CO_UNCONNECTED[3],dot_on3__50_i_1_n_1,dot_on3__50_i_1_n_2,dot_on3__50_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,x[10:9]}),
        .O({dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_5,dot_on3__50_i_1_n_6,dot_on3__50_i_1_n_7}),
        .S({1'b1,x[11],dot_on3__50_i_4_n_0,dot_on3__50_i_5_n_0}));
  CARRY4 dot_on3__50_i_2
       (.CI(dot_on3__50_i_3_n_0),
        .CO({dot_on3__50_i_2_n_0,dot_on3__50_i_2_n_1,dot_on3__50_i_2_n_2,dot_on3__50_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({x[8:7],1'b0,x[5]}),
        .O({dot_on3__50_i_2_n_4,dot_on3__50_i_2_n_5,dot_on3__50_i_2_n_6,dot_on3__50_i_2_n_7}),
        .S({dot_on3__50_i_6_n_0,dot_on3__50_i_7_n_0,x[6],dot_on3__50_i_8_n_0}));
  CARRY4 dot_on3__50_i_3
       (.CI(1'b0),
        .CO({dot_on3__50_i_3_n_0,dot_on3__50_i_3_n_1,dot_on3__50_i_3_n_2,dot_on3__50_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,x[2],1'b0}),
        .O({dot_on3__50_i_3_n_4,dot_on3__50_i_3_n_5,dot_on3__50_i_3_n_6,NLW_dot_on3__50_i_3_O_UNCONNECTED[0]}),
        .S({x[4:3],dot_on3__50_i_9_n_0,x[1]}));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__50_i_4
       (.I0(x[10]),
        .O(dot_on3__50_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__50_i_5
       (.I0(x[9]),
        .O(dot_on3__50_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__50_i_6
       (.I0(x[8]),
        .O(dot_on3__50_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__50_i_7
       (.I0(x[7]),
        .O(dot_on3__50_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__50_i_8
       (.I0(x[5]),
        .O(dot_on3__50_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__50_i_9
       (.I0(x[2]),
        .O(dot_on3__50_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__51
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_5,dot_on3__50_i_1_n_6,dot_on3__50_i_1_n_7,dot_on3__50_i_2_n_4,dot_on3__50_i_2_n_5,dot_on3__50_i_2_n_6,dot_on3__50_i_2_n_7,dot_on3__50_i_3_n_4,dot_on3__50_i_3_n_5,dot_on3__50_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__51_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_5,dot_on3__50_i_1_n_6,dot_on3__50_i_1_n_7,dot_on3__50_i_2_n_4,dot_on3__50_i_2_n_5,dot_on3__50_i_2_n_6,dot_on3__50_i_2_n_7,dot_on3__50_i_3_n_4,dot_on3__50_i_3_n_5,dot_on3__50_i_3_n_6,x[1:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__51_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__51_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__51_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__51_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__51_OVERFLOW_UNCONNECTED),
        .P({dot_on3__51_n_58,dot_on3__51_n_59,dot_on3__51_n_60,dot_on3__51_n_61,dot_on3__51_n_62,dot_on3__51_n_63,dot_on3__51_n_64,dot_on3__51_n_65,dot_on3__51_n_66,dot_on3__51_n_67,dot_on3__51_n_68,dot_on3__51_n_69,dot_on3__51_n_70,dot_on3__51_n_71,dot_on3__51_n_72,dot_on3__51_n_73,dot_on3__51_n_74,dot_on3__51_n_75,dot_on3__51_n_76,dot_on3__51_n_77,dot_on3__51_n_78,dot_on3__51_n_79,dot_on3__51_n_80,dot_on3__51_n_81,dot_on3__51_n_82,dot_on3__51_n_83,dot_on3__51_n_84,dot_on3__51_n_85,dot_on3__51_n_86,dot_on3__51_n_87,dot_on3__51_n_88,dot_on3__51_n_89,dot_on3__51_n_90,dot_on3__51_n_91,dot_on3__51_n_92,dot_on3__51_n_93,dot_on3__51_n_94,dot_on3__51_n_95,dot_on3__51_n_96,dot_on3__51_n_97,dot_on3__51_n_98,dot_on3__51_n_99,dot_on3__51_n_100,dot_on3__51_n_101,dot_on3__51_n_102,dot_on3__51_n_103,dot_on3__51_n_104,dot_on3__51_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__51_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__51_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__51_n_106,dot_on3__51_n_107,dot_on3__51_n_108,dot_on3__51_n_109,dot_on3__51_n_110,dot_on3__51_n_111,dot_on3__51_n_112,dot_on3__51_n_113,dot_on3__51_n_114,dot_on3__51_n_115,dot_on3__51_n_116,dot_on3__51_n_117,dot_on3__51_n_118,dot_on3__51_n_119,dot_on3__51_n_120,dot_on3__51_n_121,dot_on3__51_n_122,dot_on3__51_n_123,dot_on3__51_n_124,dot_on3__51_n_125,dot_on3__51_n_126,dot_on3__51_n_127,dot_on3__51_n_128,dot_on3__51_n_129,dot_on3__51_n_130,dot_on3__51_n_131,dot_on3__51_n_132,dot_on3__51_n_133,dot_on3__51_n_134,dot_on3__51_n_135,dot_on3__51_n_136,dot_on3__51_n_137,dot_on3__51_n_138,dot_on3__51_n_139,dot_on3__51_n_140,dot_on3__51_n_141,dot_on3__51_n_142,dot_on3__51_n_143,dot_on3__51_n_144,dot_on3__51_n_145,dot_on3__51_n_146,dot_on3__51_n_147,dot_on3__51_n_148,dot_on3__51_n_149,dot_on3__51_n_150,dot_on3__51_n_151,dot_on3__51_n_152,dot_on3__51_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__51_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__52
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_5,dot_on3__50_i_1_n_6,dot_on3__50_i_1_n_7,dot_on3__50_i_2_n_4,dot_on3__50_i_2_n_5,dot_on3__50_i_2_n_6,dot_on3__50_i_2_n_7,dot_on3__50_i_3_n_4,dot_on3__50_i_3_n_5,dot_on3__50_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__52_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4,dot_on3__50_i_1_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__52_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__52_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__52_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__52_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__52_OVERFLOW_UNCONNECTED),
        .P({dot_on3__52_n_58,dot_on3__52_n_59,dot_on3__52_n_60,dot_on3__52_n_61,dot_on3__52_n_62,dot_on3__52_n_63,dot_on3__52_n_64,dot_on3__52_n_65,dot_on3__52_n_66,dot_on3__52_n_67,dot_on3__52_n_68,dot_on3__52_n_69,dot_on3__52_n_70,dot_on3__52_n_71,dot_on3__52_n_72,dot_on3__52_n_73,dot_on3__52_n_74,dot_on3__52_n_75,dot_on3__52_n_76,dot_on3__52_n_77,dot_on3__52_n_78,dot_on3__52_n_79,dot_on3__52_n_80,dot_on3__52_n_81,dot_on3__52_n_82,dot_on3__52_n_83,dot_on3__52_n_84,dot_on3__52_n_85,dot_on3__52_n_86,dot_on3__52_n_87,dot_on3__52_n_88,dot_on3__52_n_89,dot_on3__52_n_90,dot_on3__52_n_91,dot_on3__52_n_92,dot_on3__52_n_93,dot_on3__52_n_94,dot_on3__52_n_95,dot_on3__52_n_96,dot_on3__52_n_97,dot_on3__52_n_98,dot_on3__52_n_99,dot_on3__52_n_100,dot_on3__52_n_101,dot_on3__52_n_102,dot_on3__52_n_103,dot_on3__52_n_104,dot_on3__52_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__52_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__52_PATTERNDETECT_UNCONNECTED),
        .PCIN({dot_on3__51_n_106,dot_on3__51_n_107,dot_on3__51_n_108,dot_on3__51_n_109,dot_on3__51_n_110,dot_on3__51_n_111,dot_on3__51_n_112,dot_on3__51_n_113,dot_on3__51_n_114,dot_on3__51_n_115,dot_on3__51_n_116,dot_on3__51_n_117,dot_on3__51_n_118,dot_on3__51_n_119,dot_on3__51_n_120,dot_on3__51_n_121,dot_on3__51_n_122,dot_on3__51_n_123,dot_on3__51_n_124,dot_on3__51_n_125,dot_on3__51_n_126,dot_on3__51_n_127,dot_on3__51_n_128,dot_on3__51_n_129,dot_on3__51_n_130,dot_on3__51_n_131,dot_on3__51_n_132,dot_on3__51_n_133,dot_on3__51_n_134,dot_on3__51_n_135,dot_on3__51_n_136,dot_on3__51_n_137,dot_on3__51_n_138,dot_on3__51_n_139,dot_on3__51_n_140,dot_on3__51_n_141,dot_on3__51_n_142,dot_on3__51_n_143,dot_on3__51_n_144,dot_on3__51_n_145,dot_on3__51_n_146,dot_on3__51_n_147,dot_on3__51_n_148,dot_on3__51_n_149,dot_on3__51_n_150,dot_on3__51_n_151,dot_on3__51_n_152,dot_on3__51_n_153}),
        .PCOUT(NLW_dot_on3__52_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__52_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__53
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_5,dot_on3__53_i_1_n_6,dot_on3__53_i_1_n_7,dot_on3__53_i_2_n_4,dot_on3__53_i_2_n_5,dot_on3__53_i_2_n_6,dot_on3__53_i_2_n_7,dot_on3__53_i_3_n_4,dot_on3__53_i_3_n_5,dot_on3__53_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__53_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__53_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__53_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__53_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__53_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__53_OVERFLOW_UNCONNECTED),
        .P({dot_on3__53_n_58,dot_on3__53_n_59,dot_on3__53_n_60,dot_on3__53_n_61,dot_on3__53_n_62,dot_on3__53_n_63,dot_on3__53_n_64,dot_on3__53_n_65,dot_on3__53_n_66,dot_on3__53_n_67,dot_on3__53_n_68,dot_on3__53_n_69,dot_on3__53_n_70,dot_on3__53_n_71,dot_on3__53_n_72,dot_on3__53_n_73,dot_on3__53_n_74,dot_on3__53_n_75,dot_on3__53_n_76,dot_on3__53_n_77,dot_on3__53_n_78,dot_on3__53_n_79,dot_on3__53_n_80,dot_on3__53_n_81,dot_on3__53_n_82,dot_on3__53_n_83,dot_on3__53_n_84,dot_on3__53_n_85,dot_on3__53_n_86,dot_on3__53_n_87,dot_on3__53_n_88,dot_on3__53_n_89,dot_on3__53_n_90,dot_on3__53_n_91,dot_on3__53_n_92,dot_on3__53_n_93,dot_on3__53_n_94,dot_on3__53_n_95,dot_on3__53_n_96,dot_on3__53_n_97,dot_on3__53_n_98,dot_on3__53_n_99,dot_on3__53_n_100,dot_on3__53_n_101,dot_on3__53_n_102,dot_on3__53_n_103,dot_on3__53_n_104,dot_on3__53_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__53_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__53_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__53_n_106,dot_on3__53_n_107,dot_on3__53_n_108,dot_on3__53_n_109,dot_on3__53_n_110,dot_on3__53_n_111,dot_on3__53_n_112,dot_on3__53_n_113,dot_on3__53_n_114,dot_on3__53_n_115,dot_on3__53_n_116,dot_on3__53_n_117,dot_on3__53_n_118,dot_on3__53_n_119,dot_on3__53_n_120,dot_on3__53_n_121,dot_on3__53_n_122,dot_on3__53_n_123,dot_on3__53_n_124,dot_on3__53_n_125,dot_on3__53_n_126,dot_on3__53_n_127,dot_on3__53_n_128,dot_on3__53_n_129,dot_on3__53_n_130,dot_on3__53_n_131,dot_on3__53_n_132,dot_on3__53_n_133,dot_on3__53_n_134,dot_on3__53_n_135,dot_on3__53_n_136,dot_on3__53_n_137,dot_on3__53_n_138,dot_on3__53_n_139,dot_on3__53_n_140,dot_on3__53_n_141,dot_on3__53_n_142,dot_on3__53_n_143,dot_on3__53_n_144,dot_on3__53_n_145,dot_on3__53_n_146,dot_on3__53_n_147,dot_on3__53_n_148,dot_on3__53_n_149,dot_on3__53_n_150,dot_on3__53_n_151,dot_on3__53_n_152,dot_on3__53_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__53_UNDERFLOW_UNCONNECTED));
  CARRY4 dot_on3__53_i_1
       (.CI(dot_on3__53_i_2_n_0),
        .CO({NLW_dot_on3__53_i_1_CO_UNCONNECTED[3],dot_on3__53_i_1_n_1,dot_on3__53_i_1_n_2,dot_on3__53_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,x[10:9]}),
        .O({dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_5,dot_on3__53_i_1_n_6,dot_on3__53_i_1_n_7}),
        .S({1'b1,x[11],dot_on3__53_i_4_n_0,dot_on3__53_i_5_n_0}));
  CARRY4 dot_on3__53_i_2
       (.CI(dot_on3__53_i_3_n_0),
        .CO({dot_on3__53_i_2_n_0,dot_on3__53_i_2_n_1,dot_on3__53_i_2_n_2,dot_on3__53_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({x[8],1'b0,1'b0,x[5]}),
        .O({dot_on3__53_i_2_n_4,dot_on3__53_i_2_n_5,dot_on3__53_i_2_n_6,dot_on3__53_i_2_n_7}),
        .S({dot_on3__53_i_6_n_0,x[7:6],dot_on3__53_i_7_n_0}));
  CARRY4 dot_on3__53_i_3
       (.CI(1'b0),
        .CO({dot_on3__53_i_3_n_0,dot_on3__53_i_3_n_1,dot_on3__53_i_3_n_2,dot_on3__53_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,x[3:2],1'b0}),
        .O({dot_on3__53_i_3_n_4,dot_on3__53_i_3_n_5,dot_on3__53_i_3_n_6,NLW_dot_on3__53_i_3_O_UNCONNECTED[0]}),
        .S({x[4],dot_on3__53_i_8_n_0,dot_on3__53_i_9_n_0,x[1]}));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__53_i_4
       (.I0(x[10]),
        .O(dot_on3__53_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__53_i_5
       (.I0(x[9]),
        .O(dot_on3__53_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__53_i_6
       (.I0(x[8]),
        .O(dot_on3__53_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__53_i_7
       (.I0(x[5]),
        .O(dot_on3__53_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__53_i_8
       (.I0(x[3]),
        .O(dot_on3__53_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__53_i_9
       (.I0(x[2]),
        .O(dot_on3__53_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__54
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_5,dot_on3__53_i_1_n_6,dot_on3__53_i_1_n_7,dot_on3__53_i_2_n_4,dot_on3__53_i_2_n_5,dot_on3__53_i_2_n_6,dot_on3__53_i_2_n_7,dot_on3__53_i_3_n_4,dot_on3__53_i_3_n_5,dot_on3__53_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__54_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_5,dot_on3__53_i_1_n_6,dot_on3__53_i_1_n_7,dot_on3__53_i_2_n_4,dot_on3__53_i_2_n_5,dot_on3__53_i_2_n_6,dot_on3__53_i_2_n_7,dot_on3__53_i_3_n_4,dot_on3__53_i_3_n_5,dot_on3__53_i_3_n_6,x[1:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__54_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__54_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__54_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__54_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__54_OVERFLOW_UNCONNECTED),
        .P({dot_on3__54_n_58,dot_on3__54_n_59,dot_on3__54_n_60,dot_on3__54_n_61,dot_on3__54_n_62,dot_on3__54_n_63,dot_on3__54_n_64,dot_on3__54_n_65,dot_on3__54_n_66,dot_on3__54_n_67,dot_on3__54_n_68,dot_on3__54_n_69,dot_on3__54_n_70,dot_on3__54_n_71,dot_on3__54_n_72,dot_on3__54_n_73,dot_on3__54_n_74,dot_on3__54_n_75,dot_on3__54_n_76,dot_on3__54_n_77,dot_on3__54_n_78,dot_on3__54_n_79,dot_on3__54_n_80,dot_on3__54_n_81,dot_on3__54_n_82,dot_on3__54_n_83,dot_on3__54_n_84,dot_on3__54_n_85,dot_on3__54_n_86,dot_on3__54_n_87,dot_on3__54_n_88,dot_on3__54_n_89,dot_on3__54_n_90,dot_on3__54_n_91,dot_on3__54_n_92,dot_on3__54_n_93,dot_on3__54_n_94,dot_on3__54_n_95,dot_on3__54_n_96,dot_on3__54_n_97,dot_on3__54_n_98,dot_on3__54_n_99,dot_on3__54_n_100,dot_on3__54_n_101,dot_on3__54_n_102,dot_on3__54_n_103,dot_on3__54_n_104,dot_on3__54_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__54_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__54_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__54_n_106,dot_on3__54_n_107,dot_on3__54_n_108,dot_on3__54_n_109,dot_on3__54_n_110,dot_on3__54_n_111,dot_on3__54_n_112,dot_on3__54_n_113,dot_on3__54_n_114,dot_on3__54_n_115,dot_on3__54_n_116,dot_on3__54_n_117,dot_on3__54_n_118,dot_on3__54_n_119,dot_on3__54_n_120,dot_on3__54_n_121,dot_on3__54_n_122,dot_on3__54_n_123,dot_on3__54_n_124,dot_on3__54_n_125,dot_on3__54_n_126,dot_on3__54_n_127,dot_on3__54_n_128,dot_on3__54_n_129,dot_on3__54_n_130,dot_on3__54_n_131,dot_on3__54_n_132,dot_on3__54_n_133,dot_on3__54_n_134,dot_on3__54_n_135,dot_on3__54_n_136,dot_on3__54_n_137,dot_on3__54_n_138,dot_on3__54_n_139,dot_on3__54_n_140,dot_on3__54_n_141,dot_on3__54_n_142,dot_on3__54_n_143,dot_on3__54_n_144,dot_on3__54_n_145,dot_on3__54_n_146,dot_on3__54_n_147,dot_on3__54_n_148,dot_on3__54_n_149,dot_on3__54_n_150,dot_on3__54_n_151,dot_on3__54_n_152,dot_on3__54_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__54_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__55
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_5,dot_on3__53_i_1_n_6,dot_on3__53_i_1_n_7,dot_on3__53_i_2_n_4,dot_on3__53_i_2_n_5,dot_on3__53_i_2_n_6,dot_on3__53_i_2_n_7,dot_on3__53_i_3_n_4,dot_on3__53_i_3_n_5,dot_on3__53_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__55_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4,dot_on3__53_i_1_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__55_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__55_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__55_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__55_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__55_OVERFLOW_UNCONNECTED),
        .P({dot_on3__55_n_58,dot_on3__55_n_59,dot_on3__55_n_60,dot_on3__55_n_61,dot_on3__55_n_62,dot_on3__55_n_63,dot_on3__55_n_64,dot_on3__55_n_65,dot_on3__55_n_66,dot_on3__55_n_67,dot_on3__55_n_68,dot_on3__55_n_69,dot_on3__55_n_70,dot_on3__55_n_71,dot_on3__55_n_72,dot_on3__55_n_73,dot_on3__55_n_74,dot_on3__55_n_75,dot_on3__55_n_76,dot_on3__55_n_77,dot_on3__55_n_78,dot_on3__55_n_79,dot_on3__55_n_80,dot_on3__55_n_81,dot_on3__55_n_82,dot_on3__55_n_83,dot_on3__55_n_84,dot_on3__55_n_85,dot_on3__55_n_86,dot_on3__55_n_87,dot_on3__55_n_88,dot_on3__55_n_89,dot_on3__55_n_90,dot_on3__55_n_91,dot_on3__55_n_92,dot_on3__55_n_93,dot_on3__55_n_94,dot_on3__55_n_95,dot_on3__55_n_96,dot_on3__55_n_97,dot_on3__55_n_98,dot_on3__55_n_99,dot_on3__55_n_100,dot_on3__55_n_101,dot_on3__55_n_102,dot_on3__55_n_103,dot_on3__55_n_104,dot_on3__55_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__55_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__55_PATTERNDETECT_UNCONNECTED),
        .PCIN({dot_on3__54_n_106,dot_on3__54_n_107,dot_on3__54_n_108,dot_on3__54_n_109,dot_on3__54_n_110,dot_on3__54_n_111,dot_on3__54_n_112,dot_on3__54_n_113,dot_on3__54_n_114,dot_on3__54_n_115,dot_on3__54_n_116,dot_on3__54_n_117,dot_on3__54_n_118,dot_on3__54_n_119,dot_on3__54_n_120,dot_on3__54_n_121,dot_on3__54_n_122,dot_on3__54_n_123,dot_on3__54_n_124,dot_on3__54_n_125,dot_on3__54_n_126,dot_on3__54_n_127,dot_on3__54_n_128,dot_on3__54_n_129,dot_on3__54_n_130,dot_on3__54_n_131,dot_on3__54_n_132,dot_on3__54_n_133,dot_on3__54_n_134,dot_on3__54_n_135,dot_on3__54_n_136,dot_on3__54_n_137,dot_on3__54_n_138,dot_on3__54_n_139,dot_on3__54_n_140,dot_on3__54_n_141,dot_on3__54_n_142,dot_on3__54_n_143,dot_on3__54_n_144,dot_on3__54_n_145,dot_on3__54_n_146,dot_on3__54_n_147,dot_on3__54_n_148,dot_on3__54_n_149,dot_on3__54_n_150,dot_on3__54_n_151,dot_on3__54_n_152,dot_on3__54_n_153}),
        .PCOUT(NLW_dot_on3__55_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__55_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__56
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_5,dot_on3__56_i_1_n_6,dot_on3__56_i_1_n_7,dot_on3__56_i_2_n_4,dot_on3__56_i_2_n_5,dot_on3__56_i_2_n_6,dot_on3__56_i_2_n_7,dot_on3__56_i_3_n_4,dot_on3__56_i_3_n_5,dot_on3__56_i_3_n_6,dot_on2_i_3_n_7,x[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__56_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__56_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__56_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__56_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__56_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__56_OVERFLOW_UNCONNECTED),
        .P({dot_on3__56_n_58,dot_on3__56_n_59,dot_on3__56_n_60,dot_on3__56_n_61,dot_on3__56_n_62,dot_on3__56_n_63,dot_on3__56_n_64,dot_on3__56_n_65,dot_on3__56_n_66,dot_on3__56_n_67,dot_on3__56_n_68,dot_on3__56_n_69,dot_on3__56_n_70,dot_on3__56_n_71,dot_on3__56_n_72,dot_on3__56_n_73,dot_on3__56_n_74,dot_on3__56_n_75,dot_on3__56_n_76,dot_on3__56_n_77,dot_on3__56_n_78,dot_on3__56_n_79,dot_on3__56_n_80,dot_on3__56_n_81,dot_on3__56_n_82,dot_on3__56_n_83,dot_on3__56_n_84,dot_on3__56_n_85,dot_on3__56_n_86,dot_on3__56_n_87,dot_on3__56_n_88,dot_on3__56_n_89,dot_on3__56_n_90,dot_on3__56_n_91,dot_on3__56_n_92,dot_on3__56_n_93,dot_on3__56_n_94,dot_on3__56_n_95,dot_on3__56_n_96,dot_on3__56_n_97,dot_on3__56_n_98,dot_on3__56_n_99,dot_on3__56_n_100,dot_on3__56_n_101,dot_on3__56_n_102,dot_on3__56_n_103,dot_on3__56_n_104,dot_on3__56_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__56_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__56_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__56_n_106,dot_on3__56_n_107,dot_on3__56_n_108,dot_on3__56_n_109,dot_on3__56_n_110,dot_on3__56_n_111,dot_on3__56_n_112,dot_on3__56_n_113,dot_on3__56_n_114,dot_on3__56_n_115,dot_on3__56_n_116,dot_on3__56_n_117,dot_on3__56_n_118,dot_on3__56_n_119,dot_on3__56_n_120,dot_on3__56_n_121,dot_on3__56_n_122,dot_on3__56_n_123,dot_on3__56_n_124,dot_on3__56_n_125,dot_on3__56_n_126,dot_on3__56_n_127,dot_on3__56_n_128,dot_on3__56_n_129,dot_on3__56_n_130,dot_on3__56_n_131,dot_on3__56_n_132,dot_on3__56_n_133,dot_on3__56_n_134,dot_on3__56_n_135,dot_on3__56_n_136,dot_on3__56_n_137,dot_on3__56_n_138,dot_on3__56_n_139,dot_on3__56_n_140,dot_on3__56_n_141,dot_on3__56_n_142,dot_on3__56_n_143,dot_on3__56_n_144,dot_on3__56_n_145,dot_on3__56_n_146,dot_on3__56_n_147,dot_on3__56_n_148,dot_on3__56_n_149,dot_on3__56_n_150,dot_on3__56_n_151,dot_on3__56_n_152,dot_on3__56_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__56_UNDERFLOW_UNCONNECTED));
  CARRY4 dot_on3__56_i_1
       (.CI(dot_on3__56_i_2_n_0),
        .CO({NLW_dot_on3__56_i_1_CO_UNCONNECTED[3],dot_on3__56_i_1_n_1,dot_on3__56_i_1_n_2,dot_on3__56_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,x[10:9]}),
        .O({dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_5,dot_on3__56_i_1_n_6,dot_on3__56_i_1_n_7}),
        .S({1'b1,x[11],dot_on3__56_i_4_n_0,dot_on3__56_i_5_n_0}));
  CARRY4 dot_on3__56_i_2
       (.CI(dot_on3__56_i_3_n_0),
        .CO({dot_on3__56_i_2_n_0,dot_on3__56_i_2_n_1,dot_on3__56_i_2_n_2,dot_on3__56_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,x[7],1'b0,x[5]}),
        .O({dot_on3__56_i_2_n_4,dot_on3__56_i_2_n_5,dot_on3__56_i_2_n_6,dot_on3__56_i_2_n_7}),
        .S({x[8],dot_on3__56_i_6_n_0,x[6],dot_on3__56_i_7_n_0}));
  CARRY4 dot_on3__56_i_3
       (.CI(1'b0),
        .CO({dot_on3__56_i_3_n_0,dot_on3__56_i_3_n_1,dot_on3__56_i_3_n_2,dot_on3__56_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({x[4],1'b0,x[2],1'b0}),
        .O({dot_on3__56_i_3_n_4,dot_on3__56_i_3_n_5,dot_on3__56_i_3_n_6,NLW_dot_on3__56_i_3_O_UNCONNECTED[0]}),
        .S({dot_on3__56_i_8_n_0,x[3],dot_on3__56_i_9_n_0,x[1]}));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__56_i_4
       (.I0(x[10]),
        .O(dot_on3__56_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__56_i_5
       (.I0(x[9]),
        .O(dot_on3__56_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__56_i_6
       (.I0(x[7]),
        .O(dot_on3__56_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__56_i_7
       (.I0(x[5]),
        .O(dot_on3__56_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__56_i_8
       (.I0(x[4]),
        .O(dot_on3__56_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__56_i_9
       (.I0(x[2]),
        .O(dot_on3__56_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__57
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_5,dot_on3__56_i_1_n_6,dot_on3__56_i_1_n_7,dot_on3__56_i_2_n_4,dot_on3__56_i_2_n_5,dot_on3__56_i_2_n_6,dot_on3__56_i_2_n_7,dot_on3__56_i_3_n_4,dot_on3__56_i_3_n_5,dot_on3__56_i_3_n_6,dot_on2_i_3_n_7,x[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__57_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_5,dot_on3__56_i_1_n_6,dot_on3__56_i_1_n_7,dot_on3__56_i_2_n_4,dot_on3__56_i_2_n_5,dot_on3__56_i_2_n_6,dot_on3__56_i_2_n_7,dot_on3__56_i_3_n_4,dot_on3__56_i_3_n_5,dot_on3__56_i_3_n_6,dot_on2_i_3_n_7,x[0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__57_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__57_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__57_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__57_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__57_OVERFLOW_UNCONNECTED),
        .P({dot_on3__57_n_58,dot_on3__57_n_59,dot_on3__57_n_60,dot_on3__57_n_61,dot_on3__57_n_62,dot_on3__57_n_63,dot_on3__57_n_64,dot_on3__57_n_65,dot_on3__57_n_66,dot_on3__57_n_67,dot_on3__57_n_68,dot_on3__57_n_69,dot_on3__57_n_70,dot_on3__57_n_71,dot_on3__57_n_72,dot_on3__57_n_73,dot_on3__57_n_74,dot_on3__57_n_75,dot_on3__57_n_76,dot_on3__57_n_77,dot_on3__57_n_78,dot_on3__57_n_79,dot_on3__57_n_80,dot_on3__57_n_81,dot_on3__57_n_82,dot_on3__57_n_83,dot_on3__57_n_84,dot_on3__57_n_85,dot_on3__57_n_86,dot_on3__57_n_87,dot_on3__57_n_88,dot_on3__57_n_89,dot_on3__57_n_90,dot_on3__57_n_91,dot_on3__57_n_92,dot_on3__57_n_93,dot_on3__57_n_94,dot_on3__57_n_95,dot_on3__57_n_96,dot_on3__57_n_97,dot_on3__57_n_98,dot_on3__57_n_99,dot_on3__57_n_100,dot_on3__57_n_101,dot_on3__57_n_102,dot_on3__57_n_103,dot_on3__57_n_104,dot_on3__57_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__57_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__57_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__57_n_106,dot_on3__57_n_107,dot_on3__57_n_108,dot_on3__57_n_109,dot_on3__57_n_110,dot_on3__57_n_111,dot_on3__57_n_112,dot_on3__57_n_113,dot_on3__57_n_114,dot_on3__57_n_115,dot_on3__57_n_116,dot_on3__57_n_117,dot_on3__57_n_118,dot_on3__57_n_119,dot_on3__57_n_120,dot_on3__57_n_121,dot_on3__57_n_122,dot_on3__57_n_123,dot_on3__57_n_124,dot_on3__57_n_125,dot_on3__57_n_126,dot_on3__57_n_127,dot_on3__57_n_128,dot_on3__57_n_129,dot_on3__57_n_130,dot_on3__57_n_131,dot_on3__57_n_132,dot_on3__57_n_133,dot_on3__57_n_134,dot_on3__57_n_135,dot_on3__57_n_136,dot_on3__57_n_137,dot_on3__57_n_138,dot_on3__57_n_139,dot_on3__57_n_140,dot_on3__57_n_141,dot_on3__57_n_142,dot_on3__57_n_143,dot_on3__57_n_144,dot_on3__57_n_145,dot_on3__57_n_146,dot_on3__57_n_147,dot_on3__57_n_148,dot_on3__57_n_149,dot_on3__57_n_150,dot_on3__57_n_151,dot_on3__57_n_152,dot_on3__57_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__57_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__58
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_5,dot_on3__56_i_1_n_6,dot_on3__56_i_1_n_7,dot_on3__56_i_2_n_4,dot_on3__56_i_2_n_5,dot_on3__56_i_2_n_6,dot_on3__56_i_2_n_7,dot_on3__56_i_3_n_4,dot_on3__56_i_3_n_5,dot_on3__56_i_3_n_6,dot_on2_i_3_n_7,x[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__58_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4,dot_on3__56_i_1_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__58_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__58_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__58_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__58_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__58_OVERFLOW_UNCONNECTED),
        .P({dot_on3__58_n_58,dot_on3__58_n_59,dot_on3__58_n_60,dot_on3__58_n_61,dot_on3__58_n_62,dot_on3__58_n_63,dot_on3__58_n_64,dot_on3__58_n_65,dot_on3__58_n_66,dot_on3__58_n_67,dot_on3__58_n_68,dot_on3__58_n_69,dot_on3__58_n_70,dot_on3__58_n_71,dot_on3__58_n_72,dot_on3__58_n_73,dot_on3__58_n_74,dot_on3__58_n_75,dot_on3__58_n_76,dot_on3__58_n_77,dot_on3__58_n_78,dot_on3__58_n_79,dot_on3__58_n_80,dot_on3__58_n_81,dot_on3__58_n_82,dot_on3__58_n_83,dot_on3__58_n_84,dot_on3__58_n_85,dot_on3__58_n_86,dot_on3__58_n_87,dot_on3__58_n_88,dot_on3__58_n_89,dot_on3__58_n_90,dot_on3__58_n_91,dot_on3__58_n_92,dot_on3__58_n_93,dot_on3__58_n_94,dot_on3__58_n_95,dot_on3__58_n_96,dot_on3__58_n_97,dot_on3__58_n_98,dot_on3__58_n_99,dot_on3__58_n_100,dot_on3__58_n_101,dot_on3__58_n_102,dot_on3__58_n_103,dot_on3__58_n_104,dot_on3__58_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__58_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__58_PATTERNDETECT_UNCONNECTED),
        .PCIN({dot_on3__57_n_106,dot_on3__57_n_107,dot_on3__57_n_108,dot_on3__57_n_109,dot_on3__57_n_110,dot_on3__57_n_111,dot_on3__57_n_112,dot_on3__57_n_113,dot_on3__57_n_114,dot_on3__57_n_115,dot_on3__57_n_116,dot_on3__57_n_117,dot_on3__57_n_118,dot_on3__57_n_119,dot_on3__57_n_120,dot_on3__57_n_121,dot_on3__57_n_122,dot_on3__57_n_123,dot_on3__57_n_124,dot_on3__57_n_125,dot_on3__57_n_126,dot_on3__57_n_127,dot_on3__57_n_128,dot_on3__57_n_129,dot_on3__57_n_130,dot_on3__57_n_131,dot_on3__57_n_132,dot_on3__57_n_133,dot_on3__57_n_134,dot_on3__57_n_135,dot_on3__57_n_136,dot_on3__57_n_137,dot_on3__57_n_138,dot_on3__57_n_139,dot_on3__57_n_140,dot_on3__57_n_141,dot_on3__57_n_142,dot_on3__57_n_143,dot_on3__57_n_144,dot_on3__57_n_145,dot_on3__57_n_146,dot_on3__57_n_147,dot_on3__57_n_148,dot_on3__57_n_149,dot_on3__57_n_150,dot_on3__57_n_151,dot_on3__57_n_152,dot_on3__57_n_153}),
        .PCOUT(NLW_dot_on3__58_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__58_UNDERFLOW_UNCONNECTED));
  CARRY4 dot_on3__5_i_1
       (.CI(dot_on3__5_i_2_n_0),
        .CO({NLW_dot_on3__5_i_1_CO_UNCONNECTED[3],dot_on3__5_i_1_n_1,dot_on3__5_i_1_n_2,dot_on3__5_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,x[11:9]}),
        .O({dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_5,dot_on3__5_i_1_n_6,dot_on3__5_i_1_n_7}),
        .S({1'b1,dot_on3__5_i_4_n_0,dot_on3__5_i_5_n_0,dot_on3__5_i_6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__5_i_10
       (.I0(x[2]),
        .O(dot_on3__5_i_10_n_0));
  CARRY4 dot_on3__5_i_2
       (.CI(dot_on3__5_i_3_n_0),
        .CO({dot_on3__5_i_2_n_0,dot_on3__5_i_2_n_1,dot_on3__5_i_2_n_2,dot_on3__5_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,x[7],1'b0,x[5]}),
        .O({dot_on3__5_i_2_n_4,dot_on3__5_i_2_n_5,dot_on3__5_i_2_n_6,dot_on3__5_i_2_n_7}),
        .S({x[8],dot_on3__5_i_7_n_0,x[6],dot_on3__5_i_8_n_0}));
  CARRY4 dot_on3__5_i_3
       (.CI(1'b0),
        .CO({dot_on3__5_i_3_n_0,dot_on3__5_i_3_n_1,dot_on3__5_i_3_n_2,dot_on3__5_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,x[3:2],1'b0}),
        .O({dot_on3__5_i_3_n_4,dot_on3__5_i_3_n_5,dot_on3__5_i_3_n_6,NLW_dot_on3__5_i_3_O_UNCONNECTED[0]}),
        .S({x[4],dot_on3__5_i_9_n_0,dot_on3__5_i_10_n_0,x[1]}));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__5_i_4
       (.I0(x[11]),
        .O(dot_on3__5_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__5_i_5
       (.I0(x[10]),
        .O(dot_on3__5_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__5_i_6
       (.I0(x[9]),
        .O(dot_on3__5_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__5_i_7
       (.I0(x[7]),
        .O(dot_on3__5_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__5_i_8
       (.I0(x[5]),
        .O(dot_on3__5_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__5_i_9
       (.I0(x[3]),
        .O(dot_on3__5_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__6
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_5,dot_on3__5_i_1_n_6,dot_on3__5_i_1_n_7,dot_on3__5_i_2_n_4,dot_on3__5_i_2_n_5,dot_on3__5_i_2_n_6,dot_on3__5_i_2_n_7,dot_on3__5_i_3_n_4,dot_on3__5_i_3_n_5,dot_on3__5_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__6_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_5,dot_on3__5_i_1_n_6,dot_on3__5_i_1_n_7,dot_on3__5_i_2_n_4,dot_on3__5_i_2_n_5,dot_on3__5_i_2_n_6,dot_on3__5_i_2_n_7,dot_on3__5_i_3_n_4,dot_on3__5_i_3_n_5,dot_on3__5_i_3_n_6,x[1:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__6_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__6_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__6_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__6_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__6_OVERFLOW_UNCONNECTED),
        .P({dot_on3__6_n_58,dot_on3__6_n_59,dot_on3__6_n_60,dot_on3__6_n_61,dot_on3__6_n_62,dot_on3__6_n_63,dot_on3__6_n_64,dot_on3__6_n_65,dot_on3__6_n_66,dot_on3__6_n_67,dot_on3__6_n_68,dot_on3__6_n_69,dot_on3__6_n_70,dot_on3__6_n_71,dot_on3__6_n_72,dot_on3__6_n_73,dot_on3__6_n_74,dot_on3__6_n_75,dot_on3__6_n_76,dot_on3__6_n_77,dot_on3__6_n_78,dot_on3__6_n_79,dot_on3__6_n_80,dot_on3__6_n_81,dot_on3__6_n_82,dot_on3__6_n_83,dot_on3__6_n_84,dot_on3__6_n_85,dot_on3__6_n_86,dot_on3__6_n_87,dot_on3__6_n_88,dot_on3__6_n_89,dot_on3__6_n_90,dot_on3__6_n_91,dot_on3__6_n_92,dot_on3__6_n_93,dot_on3__6_n_94,dot_on3__6_n_95,dot_on3__6_n_96,dot_on3__6_n_97,dot_on3__6_n_98,dot_on3__6_n_99,dot_on3__6_n_100,dot_on3__6_n_101,dot_on3__6_n_102,dot_on3__6_n_103,dot_on3__6_n_104,dot_on3__6_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__6_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__6_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__6_n_106,dot_on3__6_n_107,dot_on3__6_n_108,dot_on3__6_n_109,dot_on3__6_n_110,dot_on3__6_n_111,dot_on3__6_n_112,dot_on3__6_n_113,dot_on3__6_n_114,dot_on3__6_n_115,dot_on3__6_n_116,dot_on3__6_n_117,dot_on3__6_n_118,dot_on3__6_n_119,dot_on3__6_n_120,dot_on3__6_n_121,dot_on3__6_n_122,dot_on3__6_n_123,dot_on3__6_n_124,dot_on3__6_n_125,dot_on3__6_n_126,dot_on3__6_n_127,dot_on3__6_n_128,dot_on3__6_n_129,dot_on3__6_n_130,dot_on3__6_n_131,dot_on3__6_n_132,dot_on3__6_n_133,dot_on3__6_n_134,dot_on3__6_n_135,dot_on3__6_n_136,dot_on3__6_n_137,dot_on3__6_n_138,dot_on3__6_n_139,dot_on3__6_n_140,dot_on3__6_n_141,dot_on3__6_n_142,dot_on3__6_n_143,dot_on3__6_n_144,dot_on3__6_n_145,dot_on3__6_n_146,dot_on3__6_n_147,dot_on3__6_n_148,dot_on3__6_n_149,dot_on3__6_n_150,dot_on3__6_n_151,dot_on3__6_n_152,dot_on3__6_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__6_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__7
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_5,dot_on3__5_i_1_n_6,dot_on3__5_i_1_n_7,dot_on3__5_i_2_n_4,dot_on3__5_i_2_n_5,dot_on3__5_i_2_n_6,dot_on3__5_i_2_n_7,dot_on3__5_i_3_n_4,dot_on3__5_i_3_n_5,dot_on3__5_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__7_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4,dot_on3__5_i_1_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__7_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__7_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__7_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__7_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__7_OVERFLOW_UNCONNECTED),
        .P({dot_on3__7_n_58,dot_on3__7_n_59,dot_on3__7_n_60,dot_on3__7_n_61,dot_on3__7_n_62,dot_on3__7_n_63,dot_on3__7_n_64,dot_on3__7_n_65,dot_on3__7_n_66,dot_on3__7_n_67,dot_on3__7_n_68,dot_on3__7_n_69,dot_on3__7_n_70,dot_on3__7_n_71,dot_on3__7_n_72,dot_on3__7_n_73,dot_on3__7_n_74,dot_on3__7_n_75,dot_on3__7_n_76,dot_on3__7_n_77,dot_on3__7_n_78,dot_on3__7_n_79,dot_on3__7_n_80,dot_on3__7_n_81,dot_on3__7_n_82,dot_on3__7_n_83,dot_on3__7_n_84,dot_on3__7_n_85,dot_on3__7_n_86,dot_on3__7_n_87,dot_on3__7_n_88,dot_on3__7_n_89,dot_on3__7_n_90,dot_on3__7_n_91,dot_on3__7_n_92,dot_on3__7_n_93,dot_on3__7_n_94,dot_on3__7_n_95,dot_on3__7_n_96,dot_on3__7_n_97,dot_on3__7_n_98,dot_on3__7_n_99,dot_on3__7_n_100,dot_on3__7_n_101,dot_on3__7_n_102,dot_on3__7_n_103,dot_on3__7_n_104,dot_on3__7_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__7_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__7_PATTERNDETECT_UNCONNECTED),
        .PCIN({dot_on3__6_n_106,dot_on3__6_n_107,dot_on3__6_n_108,dot_on3__6_n_109,dot_on3__6_n_110,dot_on3__6_n_111,dot_on3__6_n_112,dot_on3__6_n_113,dot_on3__6_n_114,dot_on3__6_n_115,dot_on3__6_n_116,dot_on3__6_n_117,dot_on3__6_n_118,dot_on3__6_n_119,dot_on3__6_n_120,dot_on3__6_n_121,dot_on3__6_n_122,dot_on3__6_n_123,dot_on3__6_n_124,dot_on3__6_n_125,dot_on3__6_n_126,dot_on3__6_n_127,dot_on3__6_n_128,dot_on3__6_n_129,dot_on3__6_n_130,dot_on3__6_n_131,dot_on3__6_n_132,dot_on3__6_n_133,dot_on3__6_n_134,dot_on3__6_n_135,dot_on3__6_n_136,dot_on3__6_n_137,dot_on3__6_n_138,dot_on3__6_n_139,dot_on3__6_n_140,dot_on3__6_n_141,dot_on3__6_n_142,dot_on3__6_n_143,dot_on3__6_n_144,dot_on3__6_n_145,dot_on3__6_n_146,dot_on3__6_n_147,dot_on3__6_n_148,dot_on3__6_n_149,dot_on3__6_n_150,dot_on3__6_n_151,dot_on3__6_n_152,dot_on3__6_n_153}),
        .PCOUT(NLW_dot_on3__7_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__7_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__8
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_5,dot_on3__8_i_1_n_6,dot_on3__8_i_1_n_7,dot_on3__8_i_2_n_4,dot_on3__8_i_2_n_5,dot_on3__8_i_2_n_6,dot_on3__8_i_2_n_7,dot_on3__8_i_3_n_4,dot_on3__8_i_3_n_5,dot_on3__8_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__8_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__8_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__8_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__8_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__8_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__8_OVERFLOW_UNCONNECTED),
        .P({dot_on3__8_n_58,dot_on3__8_n_59,dot_on3__8_n_60,dot_on3__8_n_61,dot_on3__8_n_62,dot_on3__8_n_63,dot_on3__8_n_64,dot_on3__8_n_65,dot_on3__8_n_66,dot_on3__8_n_67,dot_on3__8_n_68,dot_on3__8_n_69,dot_on3__8_n_70,dot_on3__8_n_71,dot_on3__8_n_72,dot_on3__8_n_73,dot_on3__8_n_74,dot_on3__8_n_75,dot_on3__8_n_76,dot_on3__8_n_77,dot_on3__8_n_78,dot_on3__8_n_79,dot_on3__8_n_80,dot_on3__8_n_81,dot_on3__8_n_82,dot_on3__8_n_83,dot_on3__8_n_84,dot_on3__8_n_85,dot_on3__8_n_86,dot_on3__8_n_87,dot_on3__8_n_88,dot_on3__8_n_89,dot_on3__8_n_90,dot_on3__8_n_91,dot_on3__8_n_92,dot_on3__8_n_93,dot_on3__8_n_94,dot_on3__8_n_95,dot_on3__8_n_96,dot_on3__8_n_97,dot_on3__8_n_98,dot_on3__8_n_99,dot_on3__8_n_100,dot_on3__8_n_101,dot_on3__8_n_102,dot_on3__8_n_103,dot_on3__8_n_104,dot_on3__8_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__8_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__8_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__8_n_106,dot_on3__8_n_107,dot_on3__8_n_108,dot_on3__8_n_109,dot_on3__8_n_110,dot_on3__8_n_111,dot_on3__8_n_112,dot_on3__8_n_113,dot_on3__8_n_114,dot_on3__8_n_115,dot_on3__8_n_116,dot_on3__8_n_117,dot_on3__8_n_118,dot_on3__8_n_119,dot_on3__8_n_120,dot_on3__8_n_121,dot_on3__8_n_122,dot_on3__8_n_123,dot_on3__8_n_124,dot_on3__8_n_125,dot_on3__8_n_126,dot_on3__8_n_127,dot_on3__8_n_128,dot_on3__8_n_129,dot_on3__8_n_130,dot_on3__8_n_131,dot_on3__8_n_132,dot_on3__8_n_133,dot_on3__8_n_134,dot_on3__8_n_135,dot_on3__8_n_136,dot_on3__8_n_137,dot_on3__8_n_138,dot_on3__8_n_139,dot_on3__8_n_140,dot_on3__8_n_141,dot_on3__8_n_142,dot_on3__8_n_143,dot_on3__8_n_144,dot_on3__8_n_145,dot_on3__8_n_146,dot_on3__8_n_147,dot_on3__8_n_148,dot_on3__8_n_149,dot_on3__8_n_150,dot_on3__8_n_151,dot_on3__8_n_152,dot_on3__8_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__8_UNDERFLOW_UNCONNECTED));
  CARRY4 dot_on3__8_i_1
       (.CI(dot_on3__8_i_2_n_0),
        .CO({NLW_dot_on3__8_i_1_CO_UNCONNECTED[3],dot_on3__8_i_1_n_1,dot_on3__8_i_1_n_2,dot_on3__8_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,x[11:9]}),
        .O({dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_5,dot_on3__8_i_1_n_6,dot_on3__8_i_1_n_7}),
        .S({1'b1,dot_on3__8_i_4_n_0,dot_on3__8_i_5_n_0,dot_on3__8_i_6_n_0}));
  CARRY4 dot_on3__8_i_2
       (.CI(dot_on3__8_i_3_n_0),
        .CO({dot_on3__8_i_2_n_0,dot_on3__8_i_2_n_1,dot_on3__8_i_2_n_2,dot_on3__8_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,x[5]}),
        .O({dot_on3__8_i_2_n_4,dot_on3__8_i_2_n_5,dot_on3__8_i_2_n_6,dot_on3__8_i_2_n_7}),
        .S({x[8:6],dot_on3__8_i_7_n_0}));
  CARRY4 dot_on3__8_i_3
       (.CI(1'b0),
        .CO({dot_on3__8_i_3_n_0,dot_on3__8_i_3_n_1,dot_on3__8_i_3_n_2,dot_on3__8_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({x[4],1'b0,x[2],1'b0}),
        .O({dot_on3__8_i_3_n_4,dot_on3__8_i_3_n_5,dot_on3__8_i_3_n_6,NLW_dot_on3__8_i_3_O_UNCONNECTED[0]}),
        .S({dot_on3__8_i_8_n_0,x[3],dot_on3__8_i_9_n_0,x[1]}));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__8_i_4
       (.I0(x[11]),
        .O(dot_on3__8_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__8_i_5
       (.I0(x[10]),
        .O(dot_on3__8_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__8_i_6
       (.I0(x[9]),
        .O(dot_on3__8_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__8_i_7
       (.I0(x[5]),
        .O(dot_on3__8_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__8_i_8
       (.I0(x[4]),
        .O(dot_on3__8_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3__8_i_9
       (.I0(x[2]),
        .O(dot_on3__8_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dot_on3__9
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_5,dot_on3__8_i_1_n_6,dot_on3__8_i_1_n_7,dot_on3__8_i_2_n_4,dot_on3__8_i_2_n_5,dot_on3__8_i_2_n_6,dot_on3__8_i_2_n_7,dot_on3__8_i_3_n_4,dot_on3__8_i_3_n_5,dot_on3__8_i_3_n_6,x[1:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dot_on3__9_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_4,dot_on3__8_i_1_n_5,dot_on3__8_i_1_n_6,dot_on3__8_i_1_n_7,dot_on3__8_i_2_n_4,dot_on3__8_i_2_n_5,dot_on3__8_i_2_n_6,dot_on3__8_i_2_n_7,dot_on3__8_i_3_n_4,dot_on3__8_i_3_n_5,dot_on3__8_i_3_n_6,x[1:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dot_on3__9_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dot_on3__9_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dot_on3__9_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dot_on3__9_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dot_on3__9_OVERFLOW_UNCONNECTED),
        .P({dot_on3__9_n_58,dot_on3__9_n_59,dot_on3__9_n_60,dot_on3__9_n_61,dot_on3__9_n_62,dot_on3__9_n_63,dot_on3__9_n_64,dot_on3__9_n_65,dot_on3__9_n_66,dot_on3__9_n_67,dot_on3__9_n_68,dot_on3__9_n_69,dot_on3__9_n_70,dot_on3__9_n_71,dot_on3__9_n_72,dot_on3__9_n_73,dot_on3__9_n_74,dot_on3__9_n_75,dot_on3__9_n_76,dot_on3__9_n_77,dot_on3__9_n_78,dot_on3__9_n_79,dot_on3__9_n_80,dot_on3__9_n_81,dot_on3__9_n_82,dot_on3__9_n_83,dot_on3__9_n_84,dot_on3__9_n_85,dot_on3__9_n_86,dot_on3__9_n_87,dot_on3__9_n_88,dot_on3__9_n_89,dot_on3__9_n_90,dot_on3__9_n_91,dot_on3__9_n_92,dot_on3__9_n_93,dot_on3__9_n_94,dot_on3__9_n_95,dot_on3__9_n_96,dot_on3__9_n_97,dot_on3__9_n_98,dot_on3__9_n_99,dot_on3__9_n_100,dot_on3__9_n_101,dot_on3__9_n_102,dot_on3__9_n_103,dot_on3__9_n_104,dot_on3__9_n_105}),
        .PATTERNBDETECT(NLW_dot_on3__9_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dot_on3__9_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dot_on3__9_n_106,dot_on3__9_n_107,dot_on3__9_n_108,dot_on3__9_n_109,dot_on3__9_n_110,dot_on3__9_n_111,dot_on3__9_n_112,dot_on3__9_n_113,dot_on3__9_n_114,dot_on3__9_n_115,dot_on3__9_n_116,dot_on3__9_n_117,dot_on3__9_n_118,dot_on3__9_n_119,dot_on3__9_n_120,dot_on3__9_n_121,dot_on3__9_n_122,dot_on3__9_n_123,dot_on3__9_n_124,dot_on3__9_n_125,dot_on3__9_n_126,dot_on3__9_n_127,dot_on3__9_n_128,dot_on3__9_n_129,dot_on3__9_n_130,dot_on3__9_n_131,dot_on3__9_n_132,dot_on3__9_n_133,dot_on3__9_n_134,dot_on3__9_n_135,dot_on3__9_n_136,dot_on3__9_n_137,dot_on3__9_n_138,dot_on3__9_n_139,dot_on3__9_n_140,dot_on3__9_n_141,dot_on3__9_n_142,dot_on3__9_n_143,dot_on3__9_n_144,dot_on3__9_n_145,dot_on3__9_n_146,dot_on3__9_n_147,dot_on3__9_n_148,dot_on3__9_n_149,dot_on3__9_n_150,dot_on3__9_n_151,dot_on3__9_n_152,dot_on3__9_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dot_on3__9_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h0455)) 
    dot_on3_i_1
       (.I0(y[10]),
        .I1(dot_on3_i_13_n_0),
        .I2(y[8]),
        .I3(y[9]),
        .O(dot_on3_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dot_on3_i_10
       (.I0(y[2]),
        .I1(y[3]),
        .O(dot_on4[3]));
  LUT1 #(
    .INIT(2'h1)) 
    dot_on3_i_11
       (.I0(y[2]),
        .O(dot_on3_i_11_n_0));
  LUT4 #(
    .INIT(16'h0455)) 
    dot_on3_i_12
       (.I0(y[10]),
        .I1(dot_on3_i_13_n_0),
        .I2(y[8]),
        .I3(y[9]),
        .O(dot_on3_i_12_n_0));
  LUT6 #(
    .INIT(64'h0000000001111111)) 
    dot_on3_i_13
       (.I0(y[6]),
        .I1(y[5]),
        .I2(y[2]),
        .I3(y[3]),
        .I4(y[4]),
        .I5(y[7]),
        .O(dot_on3_i_13_n_0));
  LUT4 #(
    .INIT(16'h0455)) 
    dot_on3_i_2
       (.I0(y[10]),
        .I1(dot_on3_i_13_n_0),
        .I2(y[8]),
        .I3(y[9]),
        .O(dot_on3_i_2_n_0));
  LUT4 #(
    .INIT(16'hA655)) 
    dot_on3_i_3
       (.I0(y[10]),
        .I1(dot_on3_i_13_n_0),
        .I2(y[8]),
        .I3(y[9]),
        .O(dot_on3_i_3_n_0));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    dot_on3_i_4
       (.I0(y[9]),
        .I1(y[8]),
        .I2(y[6]),
        .I3(y[5]),
        .I4(y_4_sn_1),
        .I5(y[7]),
        .O(dot_on3_i_4_n_0));
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    dot_on3_i_5
       (.I0(y[8]),
        .I1(y[7]),
        .I2(y_4_sn_1),
        .I3(y[5]),
        .I4(y[6]),
        .O(dot_on4[8]));
  LUT6 #(
    .INIT(64'hAAA9A9A9A9A9A9A9)) 
    dot_on3_i_6
       (.I0(y[7]),
        .I1(y[6]),
        .I2(y[5]),
        .I3(y[2]),
        .I4(y[3]),
        .I5(y[4]),
        .O(dot_on4[7]));
  LUT5 #(
    .INIT(32'hAAAA9555)) 
    dot_on3_i_7
       (.I0(y[6]),
        .I1(y[4]),
        .I2(y[3]),
        .I3(y[2]),
        .I4(y[5]),
        .O(dot_on4[6]));
  LUT4 #(
    .INIT(16'h9555)) 
    dot_on3_i_8
       (.I0(y[5]),
        .I1(y[2]),
        .I2(y[3]),
        .I3(y[4]),
        .O(dot_on3_i_8_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    dot_on3_i_9
       (.I0(y[4]),
        .I1(y[3]),
        .I2(y[2]),
        .O(dot_on3_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dx2
       (.A({dx2_i_1_n_7,dx2_i_1_n_7,dx2_i_1_n_7,dx2_i_1_n_7,dx2_i_1_n_7,dx2_i_1_n_7,dx2_i_1_n_7,dx2_i_1_n_7,dx2_i_1_n_7,dx2_i_1_n_7,dx2_i_1_n_7,dx2_i_1_n_7,dx2_i_1_n_7,dx2_i_1_n_7,dx2_i_1_n_7,dx2_i_1_n_7,dx2_i_1_n_7,dx2_i_1_n_7,dx2_i_2_n_4,dx2_i_2_n_5,dx2_i_2_n_6,dx2_i_2_n_7,dx2_i_3_n_4,dx2_i_3_n_5,dx2_i_3_n_6,dx2_i_3_n_7,dx2_i_4_n_4,dx2_i_4_n_5,dx2_i_4_n_6,dx2_i_4_n_7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dx2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dx2_i_1_n_7,dx2_i_1_n_7,dx2_i_1_n_7,dx2_i_1_n_7,dx2_i_1_n_7,dx2_i_1_n_7,dx2_i_2_n_4,dx2_i_2_n_5,dx2_i_2_n_6,dx2_i_2_n_7,dx2_i_3_n_4,dx2_i_3_n_5,dx2_i_3_n_6,dx2_i_3_n_7,dx2_i_4_n_4,dx2_i_4_n_5,dx2_i_4_n_6,dx2_i_4_n_7}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dx2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dx2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dx2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dx2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dx2_OVERFLOW_UNCONNECTED),
        .P({NLW_dx2_P_UNCONNECTED[47:26],dx2_n_80,dx2_n_81,dx2_n_82,dx2_n_83,dx2_n_84,dx2_n_85,dx2_n_86,dx2_n_87,dx2_n_88,dx2_n_89,dx2_n_90,dx2_n_91,dx2_n_92,dx2_n_93,dx2_n_94,dx2_n_95,dx2_n_96,dx2_n_97,dx2_n_98,dx2_n_99,dx2_n_100,dx2_n_101,dx2_n_102,dx2_n_103,dx2_n_104,dx2_n_105}),
        .PATTERNBDETECT(NLW_dx2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dx2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({dx2_n_106,dx2_n_107,dx2_n_108,dx2_n_109,dx2_n_110,dx2_n_111,dx2_n_112,dx2_n_113,dx2_n_114,dx2_n_115,dx2_n_116,dx2_n_117,dx2_n_118,dx2_n_119,dx2_n_120,dx2_n_121,dx2_n_122,dx2_n_123,dx2_n_124,dx2_n_125,dx2_n_126,dx2_n_127,dx2_n_128,dx2_n_129,dx2_n_130,dx2_n_131,dx2_n_132,dx2_n_133,dx2_n_134,dx2_n_135,dx2_n_136,dx2_n_137,dx2_n_138,dx2_n_139,dx2_n_140,dx2_n_141,dx2_n_142,dx2_n_143,dx2_n_144,dx2_n_145,dx2_n_146,dx2_n_147,dx2_n_148,dx2_n_149,dx2_n_150,dx2_n_151,dx2_n_152,dx2_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dx2_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dx2_i_1
       (.CI(dx2_i_2_n_0),
        .CO(NLW_dx2_i_1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_dx2_i_1_O_UNCONNECTED[3:1],dx2_i_1_n_7}),
        .S({1'b0,1'b0,1'b0,dx2_i_5_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    dx2_i_10
       (.I0(x[7]),
        .I1(pac_x[7]),
        .O(dx2_i_10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    dx2_i_11
       (.I0(x[6]),
        .I1(pac_x[6]),
        .O(dx2_i_11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    dx2_i_12
       (.I0(x[5]),
        .I1(pac_x[5]),
        .O(dx2_i_12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    dx2_i_13
       (.I0(x[4]),
        .I1(pac_x[4]),
        .O(dx2_i_13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    dx2_i_14
       (.I0(x[3]),
        .I1(pac_x[3]),
        .O(dx2_i_14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    dx2_i_15
       (.I0(x[2]),
        .I1(pac_x[2]),
        .O(dx2_i_15_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    dx2_i_16
       (.I0(x[1]),
        .I1(pac_x[1]),
        .O(dx2_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    dx2_i_17
       (.I0(x[0]),
        .O(dx2_i_17_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dx2_i_2
       (.CI(dx2_i_3_n_0),
        .CO({dx2_i_2_n_0,dx2_i_2_n_1,dx2_i_2_n_2,dx2_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(x[11:8]),
        .O({dx2_i_2_n_4,dx2_i_2_n_5,dx2_i_2_n_6,dx2_i_2_n_7}),
        .S({dx2_i_6_n_0,dx2_i_7_n_0,dx2_i_8_n_0,dx2_i_9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dx2_i_3
       (.CI(dx2_i_4_n_0),
        .CO({dx2_i_3_n_0,dx2_i_3_n_1,dx2_i_3_n_2,dx2_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(x[7:4]),
        .O({dx2_i_3_n_4,dx2_i_3_n_5,dx2_i_3_n_6,dx2_i_3_n_7}),
        .S({dx2_i_10_n_0,dx2_i_11_n_0,dx2_i_12_n_0,dx2_i_13_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dx2_i_4
       (.CI(1'b0),
        .CO({dx2_i_4_n_0,dx2_i_4_n_1,dx2_i_4_n_2,dx2_i_4_n_3}),
        .CYINIT(1'b1),
        .DI(x[3:0]),
        .O({dx2_i_4_n_4,dx2_i_4_n_5,dx2_i_4_n_6,dx2_i_4_n_7}),
        .S({dx2_i_14_n_0,dx2_i_15_n_0,dx2_i_16_n_0,dx2_i_17_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    dx2_i_5
       (.I0(pac_x[11]),
        .O(dx2_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    dx2_i_6
       (.I0(pac_x[11]),
        .I1(x[11]),
        .O(dx2_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    dx2_i_7
       (.I0(x[10]),
        .I1(pac_x[10]),
        .O(dx2_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    dx2_i_8
       (.I0(x[9]),
        .I1(pac_x[9]),
        .O(dx2_i_8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    dx2_i_9
       (.I0(x[8]),
        .I1(pac_x[8]),
        .O(dx2_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    in_circle0
       (.A({\y[10] [4],\y[10] [4],\y[10] [4],\y[10] [4],\y[10] [4],\y[10] [4],\y[10] [4],\y[10] [4],\y[10] [4],\y[10] [4],\y[10] [4],\y[10] [4],\y[10] [4],\y[10] [4],\y[10] [4],\y[10] [4],\y[10] [4],\y[10] [4],\y[10] [4],A[10],\y[10] [3],A[8],\y[10] [2:0],A[4:1],y[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_in_circle0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\y[10] [4],\y[10] [4],\y[10] [4],\y[10] [4],\y[10] [4],\y[10] [4],\y[10] [4],A[10],\y[10] [3],A[8],\y[10] [2:0],A[4:1],y[0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_in_circle0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_in_circle0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_in_circle0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_in_circle0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_in_circle0_OVERFLOW_UNCONNECTED),
        .P({NLW_in_circle0_P_UNCONNECTED[47:26],in_circle0_n_80,in_circle0_n_81,in_circle0_n_82,in_circle0_n_83,in_circle0_n_84,in_circle0_n_85,in_circle0_n_86,in_circle0_n_87,in_circle0_n_88,in_circle0_n_89,in_circle0_n_90,in_circle0_n_91,in_circle0_n_92,in_circle0_n_93,in_circle0_n_94,in_circle0_n_95,in_circle0_n_96,in_circle0_n_97,in_circle0_n_98,in_circle0_n_99,in_circle0_n_100,in_circle0_n_101,in_circle0_n_102,in_circle0_n_103,in_circle0_n_104,in_circle0_n_105}),
        .PATTERNBDETECT(NLW_in_circle0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_in_circle0_PATTERNDETECT_UNCONNECTED),
        .PCIN({dx2_n_106,dx2_n_107,dx2_n_108,dx2_n_109,dx2_n_110,dx2_n_111,dx2_n_112,dx2_n_113,dx2_n_114,dx2_n_115,dx2_n_116,dx2_n_117,dx2_n_118,dx2_n_119,dx2_n_120,dx2_n_121,dx2_n_122,dx2_n_123,dx2_n_124,dx2_n_125,dx2_n_126,dx2_n_127,dx2_n_128,dx2_n_129,dx2_n_130,dx2_n_131,dx2_n_132,dx2_n_133,dx2_n_134,dx2_n_135,dx2_n_136,dx2_n_137,dx2_n_138,dx2_n_139,dx2_n_140,dx2_n_141,dx2_n_142,dx2_n_143,dx2_n_144,dx2_n_145,dx2_n_146,dx2_n_147,dx2_n_148,dx2_n_149,dx2_n_150,dx2_n_151,dx2_n_152,dx2_n_153}),
        .PCOUT(NLW_in_circle0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_in_circle0_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    in_circle0_i_1
       (.I0(y[10]),
        .I1(y[6]),
        .I2(y_5_sn_1),
        .I3(y[7]),
        .I4(y[8]),
        .I5(y[9]),
        .O(\y[10] [4]));
  LUT3 #(
    .INIT(8'hA9)) 
    in_circle0_i_10
       (.I0(y[2]),
        .I1(y[0]),
        .I2(y[1]),
        .O(A[2]));
  LUT2 #(
    .INIT(4'h6)) 
    in_circle0_i_11
       (.I0(y[0]),
        .I1(y[1]),
        .O(A[1]));
  LUT6 #(
    .INIT(64'hFEAAAAAAAAAAAAAA)) 
    in_circle0_i_12
       (.I0(y[5]),
        .I1(y[0]),
        .I2(y[1]),
        .I3(y[4]),
        .I4(y[3]),
        .I5(y[2]),
        .O(y_5_sn_1));
  LUT3 #(
    .INIT(8'h80)) 
    in_circle0_i_13
       (.I0(y[4]),
        .I1(y[3]),
        .I2(y[2]),
        .O(y_4_sn_1));
  LUT2 #(
    .INIT(4'h1)) 
    in_circle0_i_14
       (.I0(y[0]),
        .I1(y[1]),
        .O(y_0_sn_1));
  LUT6 #(
    .INIT(64'h55555556AAAAAAAA)) 
    in_circle0_i_2
       (.I0(y[10]),
        .I1(y[6]),
        .I2(y_5_sn_1),
        .I3(y[7]),
        .I4(y[8]),
        .I5(y[9]),
        .O(A[10]));
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    in_circle0_i_3
       (.I0(y[9]),
        .I1(y[6]),
        .I2(y_5_sn_1),
        .I3(y[7]),
        .I4(y[8]),
        .O(\y[10] [3]));
  LUT4 #(
    .INIT(16'h01FE)) 
    in_circle0_i_4
       (.I0(y[7]),
        .I1(y_5_sn_1),
        .I2(y[6]),
        .I3(y[8]),
        .O(A[8]));
  LUT6 #(
    .INIT(64'h5555555555566666)) 
    in_circle0_i_5
       (.I0(y[7]),
        .I1(y[5]),
        .I2(y[0]),
        .I3(y[1]),
        .I4(y_4_sn_1),
        .I5(y[6]),
        .O(\y[10] [2]));
  LUT6 #(
    .INIT(64'h55555555AAAA6AAA)) 
    in_circle0_i_6
       (.I0(y[6]),
        .I1(y[2]),
        .I2(y[3]),
        .I3(y[4]),
        .I4(y_0_sn_1),
        .I5(y[5]),
        .O(\y[10] [1]));
  LUT6 #(
    .INIT(64'h56AAAAAAAAAAAAAA)) 
    in_circle0_i_7
       (.I0(y[5]),
        .I1(y[0]),
        .I2(y[1]),
        .I3(y[4]),
        .I4(y[3]),
        .I5(y[2]),
        .O(\y[10] [0]));
  LUT5 #(
    .INIT(32'h95959555)) 
    in_circle0_i_8
       (.I0(y[4]),
        .I1(y[3]),
        .I2(y[2]),
        .I3(y[1]),
        .I4(y[0]),
        .O(A[4]));
  LUT4 #(
    .INIT(16'hA955)) 
    in_circle0_i_9
       (.I0(y[3]),
        .I1(y[1]),
        .I2(y[0]),
        .I3(y[2]),
        .O(A[3]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    in_mouth2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dx2_i_1_n_7,dx2_i_2_n_4,dx2_i_2_n_5,dx2_i_2_n_6,dx2_i_2_n_7,dx2_i_3_n_4,dx2_i_3_n_5,dx2_i_3_n_6,dx2_i_3_n_7,dx2_i_4_n_4,dx2_i_4_n_5,dx2_i_4_n_6,dx2_i_4_n_7}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_in_mouth2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mouth_phase,1'b0,1'b1,mouth_phase,mouth_phase_i_1_n_0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_in_mouth2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_in_mouth2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_in_mouth2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_in_mouth2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_in_mouth2_OVERFLOW_UNCONNECTED),
        .P({NLW_in_mouth2_P_UNCONNECTED[47:19],in_mouth2_n_87,in_mouth2_n_88,in_mouth2_n_89,in_mouth2_n_90,in_mouth2_n_91,in_mouth2_n_92,in_mouth2_n_93,in_mouth2_n_94,in_mouth2_n_95,in_mouth2_n_96,in_mouth2_n_97,in_mouth2_n_98,in_mouth2_n_99,in_mouth2_n_100,in_mouth2_n_101,in_mouth2_n_102,in_mouth2_n_103,in_mouth2_n_104,in_mouth2_n_105}),
        .PATTERNBDETECT(NLW_in_mouth2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_in_mouth2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_in_mouth2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_in_mouth2_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    mouth_phase_i_1
       (.I0(mouth_phase),
        .O(mouth_phase_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mouth_phase_reg
       (.C(vsync),
        .CE(1'b1),
        .D(mouth_phase_i_1_n_0),
        .Q(mouth_phase),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \pac_x[10]_i_1 
       (.I0(pac_x[10]),
        .I1(pac_x[9]),
        .I2(\pac_x[10]_i_2_n_0 ),
        .I3(pac_x[7]),
        .I4(pac_x[8]),
        .O(\pac_x[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \pac_x[10]_i_2 
       (.I0(pac_x[5]),
        .I1(pac_x[3]),
        .I2(pac_x[4]),
        .I3(pac_x[6]),
        .O(\pac_x[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \pac_x[11]_i_1 
       (.I0(pac_x[11]),
        .I1(pac_x[7]),
        .I2(pac_x[8]),
        .I3(pac_x[9]),
        .I4(pac_x[10]),
        .I5(\pac_x[11]_i_2_n_0 ),
        .O(\pac_x[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAEAEAEAEAAA)) 
    \pac_x[11]_i_2 
       (.I0(pac_x[6]),
        .I1(pac_x[5]),
        .I2(pac_x[4]),
        .I3(pac_x[3]),
        .I4(pac_x[1]),
        .I5(pac_x[2]),
        .O(\pac_x[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pac_x[3]_i_1 
       (.I0(pac_x[3]),
        .O(\pac_x[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \pac_x[4]_i_1 
       (.I0(pac_x[3]),
        .I1(pac_x[4]),
        .O(\pac_x[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \pac_x[5]_i_1 
       (.I0(pac_x[5]),
        .I1(pac_x[4]),
        .I2(pac_x[3]),
        .O(\pac_x[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \pac_x[6]_i_1 
       (.I0(pac_x[6]),
        .I1(pac_x[5]),
        .I2(pac_x[3]),
        .I3(pac_x[4]),
        .O(\pac_x[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \pac_x[7]_i_1 
       (.I0(pac_x[7]),
        .I1(pac_x[6]),
        .I2(pac_x[4]),
        .I3(pac_x[3]),
        .I4(pac_x[5]),
        .O(\pac_x[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \pac_x[8]_i_1 
       (.I0(pac_x[8]),
        .I1(pac_x[7]),
        .I2(pac_x[5]),
        .I3(pac_x[3]),
        .I4(pac_x[4]),
        .I5(pac_x[6]),
        .O(\pac_x[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \pac_x[9]_i_1 
       (.I0(pac_x[9]),
        .I1(pac_x[8]),
        .I2(pac_x[7]),
        .I3(\pac_x[10]_i_2_n_0 ),
        .O(\pac_x[9]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \pac_x_reg[10] 
       (.C(vsync),
        .CE(1'b1),
        .D(\pac_x[10]_i_1_n_0 ),
        .Q(pac_x[10]),
        .S(\pac_x[11]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \pac_x_reg[11] 
       (.C(vsync),
        .CE(1'b1),
        .D(1'b0),
        .Q(pac_x[11]),
        .S(\pac_x[11]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \pac_x_reg[1] 
       (.C(vsync),
        .CE(1'b1),
        .D(pac_x[1]),
        .Q(pac_x[1]),
        .S(\pac_x[11]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \pac_x_reg[2] 
       (.C(vsync),
        .CE(1'b1),
        .D(pac_x[2]),
        .Q(pac_x[2]),
        .S(\pac_x[11]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \pac_x_reg[3] 
       (.C(vsync),
        .CE(1'b1),
        .D(\pac_x[3]_i_1_n_0 ),
        .Q(pac_x[3]),
        .S(\pac_x[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pac_x_reg[4] 
       (.C(vsync),
        .CE(1'b1),
        .D(\pac_x[4]_i_1_n_0 ),
        .Q(pac_x[4]),
        .R(\pac_x[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pac_x_reg[5] 
       (.C(vsync),
        .CE(1'b1),
        .D(\pac_x[5]_i_1_n_0 ),
        .Q(pac_x[5]),
        .R(\pac_x[11]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \pac_x_reg[6] 
       (.C(vsync),
        .CE(1'b1),
        .D(\pac_x[6]_i_1_n_0 ),
        .Q(pac_x[6]),
        .S(\pac_x[11]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \pac_x_reg[7] 
       (.C(vsync),
        .CE(1'b1),
        .D(\pac_x[7]_i_1_n_0 ),
        .Q(pac_x[7]),
        .S(\pac_x[11]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \pac_x_reg[8] 
       (.C(vsync),
        .CE(1'b1),
        .D(\pac_x[8]_i_1_n_0 ),
        .Q(pac_x[8]),
        .S(\pac_x[11]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \pac_x_reg[9] 
       (.C(vsync),
        .CE(1'b1),
        .D(\pac_x[9]_i_1_n_0 ),
        .Q(pac_x[9]),
        .S(\pac_x[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFB0000)) 
    \vga_b[3]_i_1 
       (.I0(\vga_r[3]_i_2_n_0 ),
        .I1(\vga_r[3]_i_3_n_0 ),
        .I2(\vga_r[3]_i_4_n_0 ),
        .I3(\vga_r[3]_i_5_n_0 ),
        .I4(video_on),
        .I5(\vga_r[3]_i_6_n_0 ),
        .O(\vga_b[3]_i_1_n_0 ));
  FDRE \vga_b_reg[3] 
       (.C(clk_pix),
        .CE(1'b1),
        .D(\vga_b[3]_i_1_n_0 ),
        .Q(vga_b),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFB0000)) 
    \vga_r[3]_i_1 
       (.I0(\vga_r[3]_i_2_n_0 ),
        .I1(\vga_r[3]_i_3_n_0 ),
        .I2(\vga_r[3]_i_4_n_0 ),
        .I3(\vga_r[3]_i_5_n_0 ),
        .I4(video_on),
        .I5(\vga_r[3]_i_6_n_0 ),
        .O(\vga_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202020222)) 
    \vga_r[3]_i_10 
       (.I0(\vga_r[3]_i_39_n_0 ),
        .I1(\vga_r[3]_i_40_n_0 ),
        .I2(dot_on219_out[5]),
        .I3(dot_on219_out[4]),
        .I4(dot_on219_out[3]),
        .I5(dot_on219_out[2]),
        .O(\vga_r[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_100 
       (.I0(\vga_r[3]_i_400_n_0 ),
        .I1(\vga_r[3]_i_401_n_0 ),
        .I2(dot_on23_out[26]),
        .I3(dot_on23_out[28]),
        .I4(dot_on23_out[10]),
        .I5(dot_on23_out[15]),
        .O(\vga_r[3]_i_100_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1000 
       (.I0(\vga_r_reg[3]_i_996_n_7 ),
        .I1(p_1_in[16]),
        .O(\vga_r[3]_i_1000_n_0 ));
  (* HLUTNM = "lutpair159" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1001 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1318_n_5 ),
        .O(\vga_r[3]_i_1001_n_0 ));
  (* HLUTNM = "lutpair158" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1002 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1318_n_6 ),
        .O(\vga_r[3]_i_1002_n_0 ));
  (* HLUTNM = "lutpair157" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1003 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1318_n_7 ),
        .O(\vga_r[3]_i_1003_n_0 ));
  (* HLUTNM = "lutpair156" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1004 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1326_n_4 ),
        .O(\vga_r[3]_i_1004_n_0 ));
  (* HLUTNM = "lutpair160" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1005 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1318_n_4 ),
        .I3(\vga_r[3]_i_1001_n_0 ),
        .O(\vga_r[3]_i_1005_n_0 ));
  (* HLUTNM = "lutpair159" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1006 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1318_n_5 ),
        .I3(\vga_r[3]_i_1002_n_0 ),
        .O(\vga_r[3]_i_1006_n_0 ));
  (* HLUTNM = "lutpair158" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1007 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1318_n_6 ),
        .I3(\vga_r[3]_i_1003_n_0 ),
        .O(\vga_r[3]_i_1007_n_0 ));
  (* HLUTNM = "lutpair157" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1008 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1318_n_7 ),
        .I3(\vga_r[3]_i_1004_n_0 ),
        .O(\vga_r[3]_i_1008_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1009 
       (.I0(dot_on3__36_n_94),
        .I1(p_1_in[11]),
        .O(\vga_r[3]_i_1009_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1010 
       (.I0(dot_on3__36_n_95),
        .I1(p_1_in[10]),
        .O(\vga_r[3]_i_1010_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1011 
       (.I0(dot_on3__36_n_96),
        .I1(p_1_in[9]),
        .O(\vga_r[3]_i_1011_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1012 
       (.I0(dot_on3__36_n_97),
        .I1(p_1_in[8]),
        .O(\vga_r[3]_i_1012_n_0 ));
  (* HLUTNM = "lutpair155" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1013 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1326_n_5 ),
        .O(\vga_r[3]_i_1013_n_0 ));
  (* HLUTNM = "lutpair154" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1014 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1326_n_6 ),
        .O(\vga_r[3]_i_1014_n_0 ));
  (* HLUTNM = "lutpair153" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1015 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1326_n_7 ),
        .O(\vga_r[3]_i_1015_n_0 ));
  (* HLUTNM = "lutpair152" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1016 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_996_n_4 ),
        .O(\vga_r[3]_i_1016_n_0 ));
  (* HLUTNM = "lutpair156" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1017 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1326_n_4 ),
        .I3(\vga_r[3]_i_1013_n_0 ),
        .O(\vga_r[3]_i_1017_n_0 ));
  (* HLUTNM = "lutpair155" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1018 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1326_n_5 ),
        .I3(\vga_r[3]_i_1014_n_0 ),
        .O(\vga_r[3]_i_1018_n_0 ));
  (* HLUTNM = "lutpair154" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1019 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1326_n_6 ),
        .I3(\vga_r[3]_i_1015_n_0 ),
        .O(\vga_r[3]_i_1019_n_0 ));
  (* HLUTNM = "lutpair153" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1020 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1326_n_7 ),
        .I3(\vga_r[3]_i_1016_n_0 ),
        .O(\vga_r[3]_i_1020_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1022 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1335_n_5 ),
        .O(\vga_r[3]_i_1022_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1023 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1335_n_6 ),
        .O(\vga_r[3]_i_1023_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1024 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1335_n_7 ),
        .O(\vga_r[3]_i_1024_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1025 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1336_n_4 ),
        .O(\vga_r[3]_i_1025_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1026 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1335_n_4 ),
        .I3(\vga_r[3]_i_1022_n_0 ),
        .O(\vga_r[3]_i_1026_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1027 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1335_n_5 ),
        .I3(\vga_r[3]_i_1023_n_0 ),
        .O(\vga_r[3]_i_1027_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1028 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1335_n_6 ),
        .I3(\vga_r[3]_i_1024_n_0 ),
        .O(\vga_r[3]_i_1028_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1029 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1335_n_7 ),
        .I3(\vga_r[3]_i_1025_n_0 ),
        .O(\vga_r[3]_i_1029_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000001F)) 
    \vga_r[3]_i_103 
       (.I0(in_circle0_n_105),
        .I1(in_circle0_n_104),
        .I2(in_circle0_n_103),
        .I3(in_circle0_n_101),
        .I4(in_circle0_n_102),
        .I5(in_circle0_n_100),
        .O(\vga_r[3]_i_103_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1030 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_1032_n_5 ),
        .O(\vga_r[3]_i_1030_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1031 
       (.I0(\vga_r_reg[3]_i_1032_n_5 ),
        .I1(p_1_in[18]),
        .I2(dot_on3_n_104),
        .O(\vga_r[3]_i_1031_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1033 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_1032_n_4 ),
        .I3(\vga_r[3]_i_1030_n_0 ),
        .O(\vga_r[3]_i_1033_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \vga_r[3]_i_1034 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_1032_n_5 ),
        .I3(dot_on3_n_105),
        .I4(p_1_in[17]),
        .O(\vga_r[3]_i_1034_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1035 
       (.I0(dot_on3_n_105),
        .I1(p_1_in[17]),
        .I2(\vga_r_reg[3]_i_1032_n_6 ),
        .O(\vga_r[3]_i_1035_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1036 
       (.I0(\vga_r_reg[3]_i_1032_n_7 ),
        .I1(p_1_in[16]),
        .O(\vga_r[3]_i_1036_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1037 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1340_n_6 ),
        .O(\vga_r[3]_i_1037_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1038 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1340_n_7 ),
        .O(\vga_r[3]_i_1038_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1039 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1335_n_4 ),
        .O(\vga_r[3]_i_1039_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \vga_r[3]_i_104 
       (.I0(dx2_i_1_n_7),
        .I1(in_mouth0),
        .I2(in_circle0_n_83),
        .I3(in_circle0_n_89),
        .I4(in_circle0_n_88),
        .I5(in_circle0_n_90),
        .O(\vga_r[3]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \vga_r[3]_i_1040 
       (.I0(\vga_r_reg[3]_i_1340_n_5 ),
        .I1(p_1_in[30]),
        .I2(dot_on3_n_92),
        .I3(dot_on3_n_91),
        .I4(p_1_in[31]),
        .I5(\vga_r_reg[3]_i_1340_n_4 ),
        .O(\vga_r[3]_i_1040_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1041 
       (.I0(\vga_r[3]_i_1037_n_0 ),
        .I1(dot_on3_n_92),
        .I2(p_1_in[30]),
        .I3(\vga_r_reg[3]_i_1340_n_5 ),
        .O(\vga_r[3]_i_1041_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1042 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1340_n_6 ),
        .I3(\vga_r[3]_i_1038_n_0 ),
        .O(\vga_r[3]_i_1042_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1043 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1340_n_7 ),
        .I3(\vga_r[3]_i_1039_n_0 ),
        .O(\vga_r[3]_i_1043_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1044 
       (.I0(dot_on3__6_n_94),
        .I1(p_1_in[11]),
        .O(\vga_r[3]_i_1044_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1045 
       (.I0(dot_on3__6_n_95),
        .I1(p_1_in[10]),
        .O(\vga_r[3]_i_1045_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1046 
       (.I0(dot_on3__6_n_96),
        .I1(p_1_in[9]),
        .O(\vga_r[3]_i_1046_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1047 
       (.I0(dot_on3__6_n_97),
        .I1(p_1_in[8]),
        .O(\vga_r[3]_i_1047_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1048 
       (.I0(dot_on3__6_n_90),
        .I1(p_1_in[15]),
        .O(\vga_r[3]_i_1048_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1049 
       (.I0(dot_on3__6_n_91),
        .I1(p_1_in[14]),
        .O(\vga_r[3]_i_1049_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \vga_r[3]_i_105 
       (.I0(in_circle0_n_91),
        .I1(in_circle0_n_85),
        .I2(video_on),
        .I3(in_circle0_n_81),
        .O(\vga_r[3]_i_105_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1050 
       (.I0(dot_on3__6_n_92),
        .I1(p_1_in[13]),
        .O(\vga_r[3]_i_1050_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1051 
       (.I0(dot_on3__6_n_93),
        .I1(p_1_in[12]),
        .O(\vga_r[3]_i_1051_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \vga_r[3]_i_1053 
       (.I0(\vga_r_reg[3]_i_413_0 [2]),
        .I1(\vga_r[3]_i_1623 [1]),
        .I2(\vga_r_reg[3]_i_1352_n_0 ),
        .I3(\vga_r[3]_i_1629_0 ),
        .O(in_mouth1));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFEEE0)) 
    \vga_r[3]_i_1054 
       (.I0(\vga_r[3]_i_1637_0 [3]),
        .I1(\vga_r[3]_i_1637_0 [2]),
        .I2(\vga_r_reg[3]_i_1352_n_0 ),
        .I3(\vga_r[3]_i_1623 [1]),
        .I4(\vga_r_reg[3]_i_413_0 [1]),
        .I5(\vga_r_reg[3]_i_413_0 [0]),
        .O(\vga_r[3]_i_1054_n_0 ));
  LUT4 #(
    .INIT(16'h5457)) 
    \vga_r[3]_i_1055 
       (.I0(\vga_r[3]_i_1629_0 ),
        .I1(\vga_r_reg[3]_i_1352_n_0 ),
        .I2(\vga_r[3]_i_1623 [1]),
        .I3(\vga_r_reg[3]_i_413_0 [2]),
        .O(\vga_r[3]_i_1055_n_0 ));
  LUT6 #(
    .INIT(64'h000100010001FFF1)) 
    \vga_r[3]_i_1056 
       (.I0(\vga_r_reg[3]_i_413_0 [0]),
        .I1(\vga_r_reg[3]_i_413_0 [1]),
        .I2(\vga_r[3]_i_1623 [1]),
        .I3(\vga_r_reg[3]_i_1352_n_0 ),
        .I4(\vga_r[3]_i_1637_0 [2]),
        .I5(\vga_r[3]_i_1637_0 [3]),
        .O(\vga_r[3]_i_1056_n_0 ));
  (* HLUTNM = "lutpair126" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1059 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1363_n_6 ),
        .O(\vga_r[3]_i_1059_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_106 
       (.I0(in_circle0_n_93),
        .I1(in_circle0_n_86),
        .I2(in_circle0_n_92),
        .I3(in_circle0_n_84),
        .O(\vga_r[3]_i_106_n_0 ));
  (* HLUTNM = "lutpair125" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1060 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1363_n_7 ),
        .O(\vga_r[3]_i_1060_n_0 ));
  (* HLUTNM = "lutpair124" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1061 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1058_n_4 ),
        .O(\vga_r[3]_i_1061_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \vga_r[3]_i_1062 
       (.I0(\vga_r_reg[3]_i_1363_n_5 ),
        .I1(p_1_in[30]),
        .I2(dot_on3_n_92),
        .I3(dot_on3_n_91),
        .I4(p_1_in[31]),
        .I5(\vga_r_reg[3]_i_1363_n_4 ),
        .O(\vga_r[3]_i_1062_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1063 
       (.I0(\vga_r[3]_i_1059_n_0 ),
        .I1(dot_on3_n_92),
        .I2(p_1_in[30]),
        .I3(\vga_r_reg[3]_i_1363_n_5 ),
        .O(\vga_r[3]_i_1063_n_0 ));
  (* HLUTNM = "lutpair126" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1064 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1363_n_6 ),
        .I3(\vga_r[3]_i_1060_n_0 ),
        .O(\vga_r[3]_i_1064_n_0 ));
  (* HLUTNM = "lutpair125" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1065 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1363_n_7 ),
        .I3(\vga_r[3]_i_1061_n_0 ),
        .O(\vga_r[3]_i_1065_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1066 
       (.I0(dot_on3__27_n_90),
        .I1(p_1_in[15]),
        .O(\vga_r[3]_i_1066_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1067 
       (.I0(dot_on3__27_n_91),
        .I1(p_1_in[14]),
        .O(\vga_r[3]_i_1067_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1068 
       (.I0(dot_on3__27_n_92),
        .I1(p_1_in[13]),
        .O(\vga_r[3]_i_1068_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1069 
       (.I0(dot_on3__27_n_93),
        .I1(p_1_in[12]),
        .O(\vga_r[3]_i_1069_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1070 
       (.I0(dot_on3__28_n_103),
        .I1(dot_on3__26_n_103),
        .O(\vga_r[3]_i_1070_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1071 
       (.I0(dot_on3__28_n_104),
        .I1(dot_on3__26_n_104),
        .O(\vga_r[3]_i_1071_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1072 
       (.I0(dot_on3__28_n_105),
        .I1(dot_on3__26_n_105),
        .O(\vga_r[3]_i_1072_n_0 ));
  (* HLUTNM = "lutpair191" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1073 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1082_n_5 ),
        .O(\vga_r[3]_i_1073_n_0 ));
  (* HLUTNM = "lutpair190" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1074 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1082_n_6 ),
        .O(\vga_r[3]_i_1074_n_0 ));
  (* HLUTNM = "lutpair189" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1075 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1082_n_7 ),
        .O(\vga_r[3]_i_1075_n_0 ));
  (* HLUTNM = "lutpair188" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1076 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_454_n_4 ),
        .O(\vga_r[3]_i_1076_n_0 ));
  (* HLUTNM = "lutpair192" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1077 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1082_n_4 ),
        .I3(\vga_r[3]_i_1073_n_0 ),
        .O(\vga_r[3]_i_1077_n_0 ));
  (* HLUTNM = "lutpair191" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1078 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1082_n_5 ),
        .I3(\vga_r[3]_i_1074_n_0 ),
        .O(\vga_r[3]_i_1078_n_0 ));
  (* HLUTNM = "lutpair190" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1079 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1082_n_6 ),
        .I3(\vga_r[3]_i_1075_n_0 ),
        .O(\vga_r[3]_i_1079_n_0 ));
  (* HLUTNM = "lutpair189" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1080 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1082_n_7 ),
        .I3(\vga_r[3]_i_1076_n_0 ),
        .O(\vga_r[3]_i_1080_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1083 
       (.I0(dot_on3__46_n_103),
        .I1(dot_on3__44_n_103),
        .O(\vga_r[3]_i_1083_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1084 
       (.I0(dot_on3__46_n_104),
        .I1(dot_on3__44_n_104),
        .O(\vga_r[3]_i_1084_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1085 
       (.I0(dot_on3__46_n_105),
        .I1(dot_on3__44_n_105),
        .O(\vga_r[3]_i_1085_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1087 
       (.I0(dot_on3__45_n_94),
        .I1(p_1_in[11]),
        .O(\vga_r[3]_i_1087_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1088 
       (.I0(dot_on3__45_n_95),
        .I1(p_1_in[10]),
        .O(\vga_r[3]_i_1088_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1089 
       (.I0(dot_on3__45_n_96),
        .I1(p_1_in[9]),
        .O(\vga_r[3]_i_1089_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1090 
       (.I0(dot_on3__45_n_97),
        .I1(p_1_in[8]),
        .O(\vga_r[3]_i_1090_n_0 ));
  (* HLUTNM = "lutpair83" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1091 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1100_n_5 ),
        .O(\vga_r[3]_i_1091_n_0 ));
  (* HLUTNM = "lutpair82" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1092 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1100_n_6 ),
        .O(\vga_r[3]_i_1092_n_0 ));
  (* HLUTNM = "lutpair81" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1093 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1100_n_7 ),
        .O(\vga_r[3]_i_1093_n_0 ));
  (* HLUTNM = "lutpair80" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1094 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_482_n_4 ),
        .O(\vga_r[3]_i_1094_n_0 ));
  (* HLUTNM = "lutpair84" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1095 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1100_n_4 ),
        .I3(\vga_r[3]_i_1091_n_0 ),
        .O(\vga_r[3]_i_1095_n_0 ));
  (* HLUTNM = "lutpair83" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1096 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1100_n_5 ),
        .I3(\vga_r[3]_i_1092_n_0 ),
        .O(\vga_r[3]_i_1096_n_0 ));
  (* HLUTNM = "lutpair82" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1097 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1100_n_6 ),
        .I3(\vga_r[3]_i_1093_n_0 ),
        .O(\vga_r[3]_i_1097_n_0 ));
  (* HLUTNM = "lutpair81" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1098 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1100_n_7 ),
        .I3(\vga_r[3]_i_1094_n_0 ),
        .O(\vga_r[3]_i_1098_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202020222)) 
    \vga_r[3]_i_11 
       (.I0(\vga_r[3]_i_43_n_0 ),
        .I1(\vga_r[3]_i_44_n_0 ),
        .I2(dot_on233_out[5]),
        .I3(dot_on233_out[4]),
        .I4(dot_on233_out[3]),
        .I5(dot_on233_out[2]),
        .O(\vga_r[3]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_110 
       (.I0(dot_on217_out[18]),
        .I1(dot_on217_out[29]),
        .I2(dot_on217_out[7]),
        .I3(dot_on217_out[30]),
        .O(\vga_r[3]_i_110_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1101 
       (.I0(dot_on3__19_n_103),
        .I1(dot_on3__17_n_103),
        .O(\vga_r[3]_i_1101_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1102 
       (.I0(dot_on3__19_n_104),
        .I1(dot_on3__17_n_104),
        .O(\vga_r[3]_i_1102_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1103 
       (.I0(dot_on3__19_n_105),
        .I1(dot_on3__17_n_105),
        .O(\vga_r[3]_i_1103_n_0 ));
  (* HLUTNM = "lutpair127" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1105 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_1107_n_5 ),
        .O(\vga_r[3]_i_1105_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1106 
       (.I0(\vga_r_reg[3]_i_1107_n_5 ),
        .I1(p_1_in[18]),
        .I2(dot_on3_n_104),
        .O(\vga_r[3]_i_1106_n_0 ));
  (* HLUTNM = "lutpair128" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1108 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_1107_n_4 ),
        .I3(\vga_r[3]_i_1105_n_0 ),
        .O(\vga_r[3]_i_1108_n_0 ));
  (* HLUTNM = "lutpair127" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \vga_r[3]_i_1109 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_1107_n_5 ),
        .I3(dot_on3_n_105),
        .I4(p_1_in[17]),
        .O(\vga_r[3]_i_1109_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_111 
       (.I0(dot_on217_out[19]),
        .I1(dot_on217_out[27]),
        .I2(dot_on217_out[6]),
        .I3(dot_on217_out[28]),
        .O(\vga_r[3]_i_111_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1110 
       (.I0(dot_on3_n_105),
        .I1(p_1_in[17]),
        .I2(\vga_r_reg[3]_i_1107_n_6 ),
        .O(\vga_r[3]_i_1110_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1111 
       (.I0(\vga_r_reg[3]_i_1107_n_7 ),
        .I1(p_1_in[16]),
        .O(\vga_r[3]_i_1111_n_0 ));
  (* HLUTNM = "lutpair135" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1113 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1122_n_5 ),
        .O(\vga_r[3]_i_1113_n_0 ));
  (* HLUTNM = "lutpair134" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1114 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1122_n_6 ),
        .O(\vga_r[3]_i_1114_n_0 ));
  (* HLUTNM = "lutpair133" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1115 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1122_n_7 ),
        .O(\vga_r[3]_i_1115_n_0 ));
  (* HLUTNM = "lutpair132" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1116 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1112_n_4 ),
        .O(\vga_r[3]_i_1116_n_0 ));
  (* HLUTNM = "lutpair136" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1117 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1122_n_4 ),
        .I3(\vga_r[3]_i_1113_n_0 ),
        .O(\vga_r[3]_i_1117_n_0 ));
  (* HLUTNM = "lutpair135" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1118 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1122_n_5 ),
        .I3(\vga_r[3]_i_1114_n_0 ),
        .O(\vga_r[3]_i_1118_n_0 ));
  (* HLUTNM = "lutpair134" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1119 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1122_n_6 ),
        .I3(\vga_r[3]_i_1115_n_0 ),
        .O(\vga_r[3]_i_1119_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_112 
       (.I0(dot_on217_out[12]),
        .I1(dot_on217_out[13]),
        .I2(dot_on217_out[31]),
        .I3(dot_on217_out[26]),
        .I4(dot_on217_out[14]),
        .I5(dot_on217_out[11]),
        .O(\vga_r[3]_i_112_n_0 ));
  (* HLUTNM = "lutpair133" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1120 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1122_n_7 ),
        .I3(\vga_r[3]_i_1116_n_0 ),
        .O(\vga_r[3]_i_1120_n_0 ));
  (* HLUTNM = "lutpair215" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1125 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1133_n_5 ),
        .O(\vga_r[3]_i_1125_n_0 ));
  (* HLUTNM = "lutpair214" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1126 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1133_n_6 ),
        .O(\vga_r[3]_i_1126_n_0 ));
  (* HLUTNM = "lutpair213" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1127 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1133_n_7 ),
        .O(\vga_r[3]_i_1127_n_0 ));
  (* HLUTNM = "lutpair212" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1128 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_550_n_4 ),
        .O(\vga_r[3]_i_1128_n_0 ));
  (* HLUTNM = "lutpair216" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1129 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1133_n_4 ),
        .I3(\vga_r[3]_i_1125_n_0 ),
        .O(\vga_r[3]_i_1129_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_113 
       (.I0(dot_on217_out[10]),
        .I1(dot_on217_out[22]),
        .I2(dot_on217_out[15]),
        .I3(dot_on217_out[25]),
        .O(\vga_r[3]_i_113_n_0 ));
  (* HLUTNM = "lutpair215" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1130 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1133_n_5 ),
        .I3(\vga_r[3]_i_1126_n_0 ),
        .O(\vga_r[3]_i_1130_n_0 ));
  (* HLUTNM = "lutpair214" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1131 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1133_n_6 ),
        .I3(\vga_r[3]_i_1127_n_0 ),
        .O(\vga_r[3]_i_1131_n_0 ));
  (* HLUTNM = "lutpair213" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1132 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1133_n_7 ),
        .I3(\vga_r[3]_i_1128_n_0 ),
        .O(\vga_r[3]_i_1132_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1134 
       (.I0(dot_on3__51_n_90),
        .I1(p_1_in[15]),
        .O(\vga_r[3]_i_1134_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1135 
       (.I0(dot_on3__51_n_91),
        .I1(p_1_in[14]),
        .O(\vga_r[3]_i_1135_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1136 
       (.I0(dot_on3__51_n_92),
        .I1(p_1_in[13]),
        .O(\vga_r[3]_i_1136_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1137 
       (.I0(dot_on3__51_n_93),
        .I1(p_1_in[12]),
        .O(\vga_r[3]_i_1137_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1138 
       (.I0(dot_on3__52_n_103),
        .I1(dot_on3__50_n_103),
        .O(\vga_r[3]_i_1138_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1139 
       (.I0(dot_on3__52_n_104),
        .I1(dot_on3__50_n_104),
        .O(\vga_r[3]_i_1139_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1140 
       (.I0(dot_on3__52_n_105),
        .I1(dot_on3__50_n_105),
        .O(\vga_r[3]_i_1140_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1144 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_1146_n_5 ),
        .O(\vga_r[3]_i_1144_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1145 
       (.I0(\vga_r_reg[3]_i_1146_n_5 ),
        .I1(p_1_in[18]),
        .I2(dot_on3_n_104),
        .O(\vga_r[3]_i_1145_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1147 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_1146_n_4 ),
        .I3(\vga_r[3]_i_1144_n_0 ),
        .O(\vga_r[3]_i_1147_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \vga_r[3]_i_1148 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_1146_n_5 ),
        .I3(dot_on3_n_105),
        .I4(p_1_in[17]),
        .O(\vga_r[3]_i_1148_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1149 
       (.I0(dot_on3_n_105),
        .I1(p_1_in[17]),
        .I2(\vga_r_reg[3]_i_1146_n_6 ),
        .O(\vga_r[3]_i_1149_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_115 
       (.I0(dot_on3__27_n_98),
        .I1(p_1_in[7]),
        .O(\vga_r[3]_i_115_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1150 
       (.I0(\vga_r_reg[3]_i_1146_n_7 ),
        .I1(p_1_in[16]),
        .O(\vga_r[3]_i_1150_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1151 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1160_n_5 ),
        .O(\vga_r[3]_i_1151_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1152 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1160_n_6 ),
        .O(\vga_r[3]_i_1152_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1153 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1160_n_7 ),
        .O(\vga_r[3]_i_1153_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1154 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_598_n_4 ),
        .O(\vga_r[3]_i_1154_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1155 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1160_n_4 ),
        .I3(\vga_r[3]_i_1151_n_0 ),
        .O(\vga_r[3]_i_1155_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1156 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1160_n_5 ),
        .I3(\vga_r[3]_i_1152_n_0 ),
        .O(\vga_r[3]_i_1156_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1157 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1160_n_6 ),
        .I3(\vga_r[3]_i_1153_n_0 ),
        .O(\vga_r[3]_i_1157_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1158 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1160_n_7 ),
        .I3(\vga_r[3]_i_1154_n_0 ),
        .O(\vga_r[3]_i_1158_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_116 
       (.I0(dot_on3__27_n_99),
        .I1(p_1_in[6]),
        .O(\vga_r[3]_i_116_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1161 
       (.I0(dot_on2__1_n_103),
        .I1(dot_on2_n_103),
        .O(\vga_r[3]_i_1161_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1162 
       (.I0(dot_on2__1_n_104),
        .I1(dot_on2_n_104),
        .O(\vga_r[3]_i_1162_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1163 
       (.I0(dot_on2__1_n_105),
        .I1(dot_on2_n_105),
        .O(\vga_r[3]_i_1163_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1165 
       (.I0(dot_on2__0_n_94),
        .I1(p_1_in[11]),
        .O(\vga_r[3]_i_1165_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1166 
       (.I0(dot_on2__0_n_95),
        .I1(p_1_in[10]),
        .O(\vga_r[3]_i_1166_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1167 
       (.I0(dot_on2__0_n_96),
        .I1(p_1_in[9]),
        .O(\vga_r[3]_i_1167_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1168 
       (.I0(dot_on2__0_n_97),
        .I1(p_1_in[8]),
        .O(\vga_r[3]_i_1168_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_117 
       (.I0(dot_on3__27_n_100),
        .I1(p_1_in[5]),
        .O(\vga_r[3]_i_117_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1172 
       (.I0(dot_on3__42_n_90),
        .I1(p_1_in[15]),
        .O(\vga_r[3]_i_1172_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1173 
       (.I0(dot_on3__42_n_91),
        .I1(p_1_in[14]),
        .O(\vga_r[3]_i_1173_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1174 
       (.I0(dot_on3__42_n_92),
        .I1(p_1_in[13]),
        .O(\vga_r[3]_i_1174_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1175 
       (.I0(dot_on3__42_n_93),
        .I1(p_1_in[12]),
        .O(\vga_r[3]_i_1175_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1176 
       (.I0(dot_on3__43_n_103),
        .I1(dot_on3__41_n_103),
        .O(\vga_r[3]_i_1176_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1177 
       (.I0(dot_on3__43_n_104),
        .I1(dot_on3__41_n_104),
        .O(\vga_r[3]_i_1177_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1178 
       (.I0(dot_on3__43_n_105),
        .I1(dot_on3__41_n_105),
        .O(\vga_r[3]_i_1178_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_118 
       (.I0(dot_on3__27_n_101),
        .I1(p_1_in[4]),
        .O(\vga_r[3]_i_118_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1181 
       (.I0(dot_on3__57_n_90),
        .I1(p_1_in[15]),
        .O(\vga_r[3]_i_1181_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1182 
       (.I0(dot_on3__57_n_91),
        .I1(p_1_in[14]),
        .O(\vga_r[3]_i_1182_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1183 
       (.I0(dot_on3__57_n_92),
        .I1(p_1_in[13]),
        .O(\vga_r[3]_i_1183_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1184 
       (.I0(dot_on3__57_n_93),
        .I1(p_1_in[12]),
        .O(\vga_r[3]_i_1184_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1185 
       (.I0(dot_on3__58_n_103),
        .I1(dot_on3__56_n_103),
        .O(\vga_r[3]_i_1185_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1186 
       (.I0(dot_on3__58_n_104),
        .I1(dot_on3__56_n_104),
        .O(\vga_r[3]_i_1186_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1187 
       (.I0(dot_on3__58_n_105),
        .I1(dot_on3__56_n_105),
        .O(\vga_r[3]_i_1187_n_0 ));
  (* HLUTNM = "lutpair143" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1189 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1198_n_5 ),
        .O(\vga_r[3]_i_1189_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_119 
       (.I0(dot_on3__27_n_102),
        .I1(p_1_in[3]),
        .O(\vga_r[3]_i_119_n_0 ));
  (* HLUTNM = "lutpair142" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1190 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1198_n_6 ),
        .O(\vga_r[3]_i_1190_n_0 ));
  (* HLUTNM = "lutpair141" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1191 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1198_n_7 ),
        .O(\vga_r[3]_i_1191_n_0 ));
  (* HLUTNM = "lutpair140" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1192 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_701_n_4 ),
        .O(\vga_r[3]_i_1192_n_0 ));
  (* HLUTNM = "lutpair144" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1193 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1198_n_4 ),
        .I3(\vga_r[3]_i_1189_n_0 ),
        .O(\vga_r[3]_i_1193_n_0 ));
  (* HLUTNM = "lutpair143" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1194 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1198_n_5 ),
        .I3(\vga_r[3]_i_1190_n_0 ),
        .O(\vga_r[3]_i_1194_n_0 ));
  (* HLUTNM = "lutpair142" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1195 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1198_n_6 ),
        .I3(\vga_r[3]_i_1191_n_0 ),
        .O(\vga_r[3]_i_1195_n_0 ));
  (* HLUTNM = "lutpair141" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1196 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1198_n_7 ),
        .I3(\vga_r[3]_i_1192_n_0 ),
        .O(\vga_r[3]_i_1196_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1199 
       (.I0(dot_on3__33_n_90),
        .I1(p_1_in[15]),
        .O(\vga_r[3]_i_1199_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFEEE)) 
    \vga_r[3]_i_12 
       (.I0(\vga_r[3]_i_47_n_0 ),
        .I1(\vga_r[3]_i_48_n_0 ),
        .I2(dot_on27_out[5]),
        .I3(dot_on27_out[4]),
        .I4(dot_on27_out[3]),
        .I5(dot_on27_out[2]),
        .O(\vga_r[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_120 
       (.I0(dot_on3__27_n_103),
        .I1(p_1_in[2]),
        .O(\vga_r[3]_i_120_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1200 
       (.I0(dot_on3__33_n_91),
        .I1(p_1_in[14]),
        .O(\vga_r[3]_i_1200_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1201 
       (.I0(dot_on3__33_n_92),
        .I1(p_1_in[13]),
        .O(\vga_r[3]_i_1201_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1202 
       (.I0(dot_on3__33_n_93),
        .I1(p_1_in[12]),
        .O(\vga_r[3]_i_1202_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1203 
       (.I0(dot_on3__34_n_103),
        .I1(dot_on3__32_n_103),
        .O(\vga_r[3]_i_1203_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1204 
       (.I0(dot_on3__34_n_104),
        .I1(dot_on3__32_n_104),
        .O(\vga_r[3]_i_1204_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1205 
       (.I0(dot_on3__34_n_105),
        .I1(dot_on3__32_n_105),
        .O(\vga_r[3]_i_1205_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1207 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1216_n_5 ),
        .O(\vga_r[3]_i_1207_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1208 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1216_n_6 ),
        .O(\vga_r[3]_i_1208_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1209 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1216_n_7 ),
        .O(\vga_r[3]_i_1209_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_121 
       (.I0(dot_on3__27_n_104),
        .I1(p_1_in[1]),
        .O(\vga_r[3]_i_121_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1210 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_724_n_4 ),
        .O(\vga_r[3]_i_1210_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1211 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1216_n_4 ),
        .I3(\vga_r[3]_i_1207_n_0 ),
        .O(\vga_r[3]_i_1211_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1212 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1216_n_5 ),
        .I3(\vga_r[3]_i_1208_n_0 ),
        .O(\vga_r[3]_i_1212_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1213 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1216_n_6 ),
        .I3(\vga_r[3]_i_1209_n_0 ),
        .O(\vga_r[3]_i_1213_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1214 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1216_n_7 ),
        .I3(\vga_r[3]_i_1210_n_0 ),
        .O(\vga_r[3]_i_1214_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1217 
       (.I0(dot_on3__10_n_103),
        .I1(dot_on3__8_n_103),
        .O(\vga_r[3]_i_1217_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1218 
       (.I0(dot_on3__10_n_104),
        .I1(dot_on3__8_n_104),
        .O(\vga_r[3]_i_1218_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1219 
       (.I0(dot_on3__10_n_105),
        .I1(dot_on3__8_n_105),
        .O(\vga_r[3]_i_1219_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_122 
       (.I0(dot_on3__27_n_105),
        .I1(p_1_in[0]),
        .O(\vga_r[3]_i_122_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1221 
       (.I0(dot_on3__9_n_94),
        .I1(p_1_in[11]),
        .O(\vga_r[3]_i_1221_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1222 
       (.I0(dot_on3__9_n_95),
        .I1(p_1_in[10]),
        .O(\vga_r[3]_i_1222_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1223 
       (.I0(dot_on3__9_n_96),
        .I1(p_1_in[9]),
        .O(\vga_r[3]_i_1223_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1224 
       (.I0(dot_on3__9_n_97),
        .I1(p_1_in[8]),
        .O(\vga_r[3]_i_1224_n_0 ));
  (* HLUTNM = "lutpair163" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1228 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_1230_n_5 ),
        .O(\vga_r[3]_i_1228_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1229 
       (.I0(\vga_r_reg[3]_i_1230_n_5 ),
        .I1(p_1_in[18]),
        .I2(dot_on3_n_104),
        .O(\vga_r[3]_i_1229_n_0 ));
  (* HLUTNM = "lutpair164" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1231 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_1230_n_4 ),
        .I3(\vga_r[3]_i_1228_n_0 ),
        .O(\vga_r[3]_i_1231_n_0 ));
  (* HLUTNM = "lutpair163" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \vga_r[3]_i_1232 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_1230_n_5 ),
        .I3(dot_on3_n_105),
        .I4(p_1_in[17]),
        .O(\vga_r[3]_i_1232_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1233 
       (.I0(dot_on3_n_105),
        .I1(p_1_in[17]),
        .I2(\vga_r_reg[3]_i_1230_n_6 ),
        .O(\vga_r[3]_i_1233_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1234 
       (.I0(\vga_r_reg[3]_i_1230_n_7 ),
        .I1(p_1_in[16]),
        .O(\vga_r[3]_i_1234_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1235 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_1237_n_5 ),
        .O(\vga_r[3]_i_1235_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1236 
       (.I0(\vga_r_reg[3]_i_1237_n_5 ),
        .I1(p_1_in[18]),
        .I2(dot_on3_n_104),
        .O(\vga_r[3]_i_1236_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1238 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_1237_n_4 ),
        .I3(\vga_r[3]_i_1235_n_0 ),
        .O(\vga_r[3]_i_1238_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \vga_r[3]_i_1239 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_1237_n_5 ),
        .I3(dot_on3_n_105),
        .I4(p_1_in[17]),
        .O(\vga_r[3]_i_1239_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1240 
       (.I0(dot_on3_n_105),
        .I1(p_1_in[17]),
        .I2(\vga_r_reg[3]_i_1237_n_6 ),
        .O(\vga_r[3]_i_1240_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1241 
       (.I0(\vga_r_reg[3]_i_1237_n_7 ),
        .I1(p_1_in[16]),
        .O(\vga_r[3]_i_1241_n_0 ));
  (* HLUTNM = "lutpair231" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1245 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1261_n_5 ),
        .O(\vga_r[3]_i_1245_n_0 ));
  (* HLUTNM = "lutpair230" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1246 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1261_n_6 ),
        .O(\vga_r[3]_i_1246_n_0 ));
  (* HLUTNM = "lutpair229" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1247 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1261_n_7 ),
        .O(\vga_r[3]_i_1247_n_0 ));
  (* HLUTNM = "lutpair228" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1248 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1262_n_4 ),
        .O(\vga_r[3]_i_1248_n_0 ));
  (* HLUTNM = "lutpair232" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1249 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1261_n_4 ),
        .I3(\vga_r[3]_i_1245_n_0 ),
        .O(\vga_r[3]_i_1249_n_0 ));
  (* HLUTNM = "lutpair231" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1250 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1261_n_5 ),
        .I3(\vga_r[3]_i_1246_n_0 ),
        .O(\vga_r[3]_i_1250_n_0 ));
  (* HLUTNM = "lutpair230" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1251 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1261_n_6 ),
        .I3(\vga_r[3]_i_1247_n_0 ),
        .O(\vga_r[3]_i_1251_n_0 ));
  (* HLUTNM = "lutpair229" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1252 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1261_n_7 ),
        .I3(\vga_r[3]_i_1248_n_0 ),
        .O(\vga_r[3]_i_1252_n_0 ));
  (* HLUTNM = "lutpair223" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1253 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_1255_n_5 ),
        .O(\vga_r[3]_i_1253_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1254 
       (.I0(\vga_r_reg[3]_i_1255_n_5 ),
        .I1(p_1_in[18]),
        .I2(dot_on3_n_104),
        .O(\vga_r[3]_i_1254_n_0 ));
  (* HLUTNM = "lutpair224" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1256 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_1255_n_4 ),
        .I3(\vga_r[3]_i_1253_n_0 ),
        .O(\vga_r[3]_i_1256_n_0 ));
  (* HLUTNM = "lutpair223" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \vga_r[3]_i_1257 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_1255_n_5 ),
        .I3(dot_on3_n_105),
        .I4(p_1_in[17]),
        .O(\vga_r[3]_i_1257_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1258 
       (.I0(dot_on3_n_105),
        .I1(p_1_in[17]),
        .I2(\vga_r_reg[3]_i_1255_n_6 ),
        .O(\vga_r[3]_i_1258_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1259 
       (.I0(\vga_r_reg[3]_i_1255_n_7 ),
        .I1(p_1_in[16]),
        .O(\vga_r[3]_i_1259_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_126 
       (.I0(dot_on229_out[25]),
        .I1(dot_on229_out[28]),
        .I2(dot_on229_out[22]),
        .I3(dot_on229_out[29]),
        .O(\vga_r[3]_i_126_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1263 
       (.I0(dot_on3__21_n_94),
        .I1(p_1_in[11]),
        .O(\vga_r[3]_i_1263_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1264 
       (.I0(dot_on3__21_n_95),
        .I1(p_1_in[10]),
        .O(\vga_r[3]_i_1264_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1265 
       (.I0(dot_on3__21_n_96),
        .I1(p_1_in[9]),
        .O(\vga_r[3]_i_1265_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1266 
       (.I0(dot_on3__21_n_97),
        .I1(p_1_in[8]),
        .O(\vga_r[3]_i_1266_n_0 ));
  (* HLUTNM = "lutpair91" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1267 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_1269_n_5 ),
        .O(\vga_r[3]_i_1267_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1268 
       (.I0(\vga_r_reg[3]_i_1269_n_5 ),
        .I1(p_1_in[18]),
        .I2(dot_on3_n_104),
        .O(\vga_r[3]_i_1268_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_127 
       (.I0(dot_on229_out[19]),
        .I1(dot_on229_out[30]),
        .I2(dot_on229_out[9]),
        .I3(dot_on229_out[18]),
        .O(\vga_r[3]_i_127_n_0 ));
  (* HLUTNM = "lutpair92" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1270 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_1269_n_4 ),
        .I3(\vga_r[3]_i_1267_n_0 ),
        .O(\vga_r[3]_i_1270_n_0 ));
  (* HLUTNM = "lutpair91" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \vga_r[3]_i_1271 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_1269_n_5 ),
        .I3(dot_on3_n_105),
        .I4(p_1_in[17]),
        .O(\vga_r[3]_i_1271_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1272 
       (.I0(dot_on3_n_105),
        .I1(p_1_in[17]),
        .I2(\vga_r_reg[3]_i_1269_n_6 ),
        .O(\vga_r[3]_i_1272_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1273 
       (.I0(\vga_r_reg[3]_i_1269_n_7 ),
        .I1(p_1_in[16]),
        .O(\vga_r[3]_i_1273_n_0 ));
  (* HLUTNM = "lutpair203" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1277 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1290_n_5 ),
        .O(\vga_r[3]_i_1277_n_0 ));
  (* HLUTNM = "lutpair202" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1278 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1290_n_6 ),
        .O(\vga_r[3]_i_1278_n_0 ));
  (* HLUTNM = "lutpair201" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1279 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1290_n_7 ),
        .O(\vga_r[3]_i_1279_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_128 
       (.I0(dot_on229_out[6]),
        .I1(dot_on229_out[24]),
        .I2(dot_on229_out[26]),
        .I3(dot_on229_out[8]),
        .I4(dot_on229_out[11]),
        .I5(dot_on229_out[10]),
        .O(\vga_r[3]_i_128_n_0 ));
  (* HLUTNM = "lutpair200" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1280 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_909_n_4 ),
        .O(\vga_r[3]_i_1280_n_0 ));
  (* HLUTNM = "lutpair204" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1281 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1290_n_4 ),
        .I3(\vga_r[3]_i_1277_n_0 ),
        .O(\vga_r[3]_i_1281_n_0 ));
  (* HLUTNM = "lutpair203" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1282 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1290_n_5 ),
        .I3(\vga_r[3]_i_1278_n_0 ),
        .O(\vga_r[3]_i_1282_n_0 ));
  (* HLUTNM = "lutpair202" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1283 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1290_n_6 ),
        .I3(\vga_r[3]_i_1279_n_0 ),
        .O(\vga_r[3]_i_1283_n_0 ));
  (* HLUTNM = "lutpair201" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1284 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1290_n_7 ),
        .I3(\vga_r[3]_i_1280_n_0 ),
        .O(\vga_r[3]_i_1284_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1287 
       (.I0(dot_on3__49_n_103),
        .I1(dot_on3__47_n_103),
        .O(\vga_r[3]_i_1287_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1288 
       (.I0(dot_on3__49_n_104),
        .I1(dot_on3__47_n_104),
        .O(\vga_r[3]_i_1288_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1289 
       (.I0(dot_on3__49_n_105),
        .I1(dot_on3__47_n_105),
        .O(\vga_r[3]_i_1289_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_129 
       (.I0(dot_on229_out[21]),
        .I1(dot_on229_out[23]),
        .I2(dot_on229_out[17]),
        .I3(dot_on229_out[20]),
        .O(\vga_r[3]_i_129_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1293 
       (.I0(dot_on3__24_n_90),
        .I1(p_1_in[15]),
        .O(\vga_r[3]_i_1293_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1294 
       (.I0(dot_on3__24_n_91),
        .I1(p_1_in[14]),
        .O(\vga_r[3]_i_1294_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1295 
       (.I0(dot_on3__24_n_92),
        .I1(p_1_in[13]),
        .O(\vga_r[3]_i_1295_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1296 
       (.I0(dot_on3__24_n_93),
        .I1(p_1_in[12]),
        .O(\vga_r[3]_i_1296_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1297 
       (.I0(dot_on3__25_n_103),
        .I1(dot_on3__23_n_103),
        .O(\vga_r[3]_i_1297_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1298 
       (.I0(dot_on3__25_n_104),
        .I1(dot_on3__23_n_104),
        .O(\vga_r[3]_i_1298_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1299 
       (.I0(dot_on3__25_n_105),
        .I1(dot_on3__23_n_105),
        .O(\vga_r[3]_i_1299_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202020222)) 
    \vga_r[3]_i_13 
       (.I0(\vga_r[3]_i_51_n_0 ),
        .I1(\vga_r[3]_i_52_n_0 ),
        .I2(dot_on1[5]),
        .I3(dot_on1[4]),
        .I4(dot_on1[3]),
        .I5(dot_on1[2]),
        .O(\vga_r[3]_i_13_n_0 ));
  (* HLUTNM = "lutpair78" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1303 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1582_n_6 ),
        .O(\vga_r[3]_i_1303_n_0 ));
  (* HLUTNM = "lutpair77" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1304 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1582_n_7 ),
        .O(\vga_r[3]_i_1304_n_0 ));
  (* HLUTNM = "lutpair76" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1305 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1302_n_4 ),
        .O(\vga_r[3]_i_1305_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \vga_r[3]_i_1306 
       (.I0(\vga_r_reg[3]_i_1582_n_5 ),
        .I1(p_1_in[30]),
        .I2(dot_on3_n_92),
        .I3(dot_on3_n_91),
        .I4(p_1_in[31]),
        .I5(\vga_r_reg[3]_i_1582_n_4 ),
        .O(\vga_r[3]_i_1306_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1307 
       (.I0(\vga_r[3]_i_1303_n_0 ),
        .I1(dot_on3_n_92),
        .I2(p_1_in[30]),
        .I3(\vga_r_reg[3]_i_1582_n_5 ),
        .O(\vga_r[3]_i_1307_n_0 ));
  (* HLUTNM = "lutpair78" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1308 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1582_n_6 ),
        .I3(\vga_r[3]_i_1304_n_0 ),
        .O(\vga_r[3]_i_1308_n_0 ));
  (* HLUTNM = "lutpair77" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1309 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1582_n_7 ),
        .I3(\vga_r[3]_i_1305_n_0 ),
        .O(\vga_r[3]_i_1309_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_131 
       (.I0(dot_on3__45_n_98),
        .I1(p_1_in[7]),
        .O(\vga_r[3]_i_131_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1310 
       (.I0(dot_on3__15_n_90),
        .I1(p_1_in[15]),
        .O(\vga_r[3]_i_1310_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1311 
       (.I0(dot_on3__15_n_91),
        .I1(p_1_in[14]),
        .O(\vga_r[3]_i_1311_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1312 
       (.I0(dot_on3__15_n_92),
        .I1(p_1_in[13]),
        .O(\vga_r[3]_i_1312_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1313 
       (.I0(dot_on3__15_n_93),
        .I1(p_1_in[12]),
        .O(\vga_r[3]_i_1313_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1314 
       (.I0(dot_on3__16_n_103),
        .I1(dot_on3__14_n_103),
        .O(\vga_r[3]_i_1314_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1315 
       (.I0(dot_on3__16_n_104),
        .I1(dot_on3__14_n_104),
        .O(\vga_r[3]_i_1315_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1316 
       (.I0(dot_on3__16_n_105),
        .I1(dot_on3__14_n_105),
        .O(\vga_r[3]_i_1316_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1319 
       (.I0(dot_on3__36_n_90),
        .I1(p_1_in[15]),
        .O(\vga_r[3]_i_1319_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_132 
       (.I0(dot_on3__45_n_99),
        .I1(p_1_in[6]),
        .O(\vga_r[3]_i_132_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1320 
       (.I0(dot_on3__36_n_91),
        .I1(p_1_in[14]),
        .O(\vga_r[3]_i_1320_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1321 
       (.I0(dot_on3__36_n_92),
        .I1(p_1_in[13]),
        .O(\vga_r[3]_i_1321_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1322 
       (.I0(dot_on3__36_n_93),
        .I1(p_1_in[12]),
        .O(\vga_r[3]_i_1322_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1323 
       (.I0(dot_on3__37_n_103),
        .I1(dot_on3__35_n_103),
        .O(\vga_r[3]_i_1323_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1324 
       (.I0(dot_on3__37_n_104),
        .I1(dot_on3__35_n_104),
        .O(\vga_r[3]_i_1324_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1325 
       (.I0(dot_on3__37_n_105),
        .I1(dot_on3__35_n_105),
        .O(\vga_r[3]_i_1325_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1327 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1336_n_5 ),
        .O(\vga_r[3]_i_1327_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1328 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1336_n_6 ),
        .O(\vga_r[3]_i_1328_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1329 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1336_n_7 ),
        .O(\vga_r[3]_i_1329_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_133 
       (.I0(dot_on3__45_n_100),
        .I1(p_1_in[5]),
        .O(\vga_r[3]_i_133_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_1330 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_1032_n_4 ),
        .O(\vga_r[3]_i_1330_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1331 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1336_n_4 ),
        .I3(\vga_r[3]_i_1327_n_0 ),
        .O(\vga_r[3]_i_1331_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1332 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1336_n_5 ),
        .I3(\vga_r[3]_i_1328_n_0 ),
        .O(\vga_r[3]_i_1332_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1333 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1336_n_6 ),
        .I3(\vga_r[3]_i_1329_n_0 ),
        .O(\vga_r[3]_i_1333_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_1334 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1336_n_7 ),
        .I3(\vga_r[3]_i_1330_n_0 ),
        .O(\vga_r[3]_i_1334_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1337 
       (.I0(dot_on3__7_n_103),
        .I1(dot_on3__5_n_103),
        .O(\vga_r[3]_i_1337_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1338 
       (.I0(dot_on3__7_n_104),
        .I1(dot_on3__5_n_104),
        .O(\vga_r[3]_i_1338_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1339 
       (.I0(dot_on3__7_n_105),
        .I1(dot_on3__5_n_105),
        .O(\vga_r[3]_i_1339_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_134 
       (.I0(dot_on3__45_n_101),
        .I1(p_1_in[4]),
        .O(\vga_r[3]_i_134_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFEEE0)) 
    \vga_r[3]_i_1342 
       (.I0(\vga_r[3]_i_1637_0 [1]),
        .I1(\vga_r[3]_i_1637_0 [0]),
        .I2(\vga_r_reg[3]_i_1352_n_0 ),
        .I3(\vga_r[3]_i_1623 [1]),
        .I4(\vga_r_reg[3]_i_1052_0 [3]),
        .I5(\vga_r_reg[3]_i_1052_0 [2]),
        .O(\vga_r[3]_i_1342_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFEEE0)) 
    \vga_r[3]_i_1343 
       (.I0(\vga_r[3]_i_1675_0 [3]),
        .I1(\vga_r[3]_i_1675_0 [2]),
        .I2(\vga_r_reg[3]_i_1352_n_0 ),
        .I3(\vga_r[3]_i_1623 [1]),
        .I4(\vga_r_reg[3]_i_1052_0 [1]),
        .I5(\vga_r_reg[3]_i_1052_0 [0]),
        .O(\vga_r[3]_i_1343_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFEEE0)) 
    \vga_r[3]_i_1344 
       (.I0(\vga_r[3]_i_1675_0 [1]),
        .I1(\vga_r[3]_i_1675_0 [0]),
        .I2(\vga_r_reg[3]_i_1352_n_0 ),
        .I3(\vga_r[3]_i_1623 [1]),
        .I4(\vga_r_reg[3]_i_1052_1 [3]),
        .I5(\vga_r_reg[3]_i_1052_1 [2]),
        .O(\vga_r[3]_i_1344_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFEEE0)) 
    \vga_r[3]_i_1345 
       (.I0(\vga_r[3]_i_1683_0 [3]),
        .I1(\vga_r[3]_i_1683_0 [2]),
        .I2(\vga_r_reg[3]_i_1352_n_0 ),
        .I3(\vga_r[3]_i_1623 [1]),
        .I4(\vga_r_reg[3]_i_1052_1 [1]),
        .I5(\vga_r_reg[3]_i_1052_1 [0]),
        .O(\vga_r[3]_i_1345_n_0 ));
  LUT6 #(
    .INIT(64'h000100010001FFF1)) 
    \vga_r[3]_i_1346 
       (.I0(\vga_r_reg[3]_i_1052_0 [2]),
        .I1(\vga_r_reg[3]_i_1052_0 [3]),
        .I2(\vga_r[3]_i_1623 [1]),
        .I3(\vga_r_reg[3]_i_1352_n_0 ),
        .I4(\vga_r[3]_i_1637_0 [0]),
        .I5(\vga_r[3]_i_1637_0 [1]),
        .O(\vga_r[3]_i_1346_n_0 ));
  LUT6 #(
    .INIT(64'h000100010001FFF1)) 
    \vga_r[3]_i_1347 
       (.I0(\vga_r_reg[3]_i_1052_0 [0]),
        .I1(\vga_r_reg[3]_i_1052_0 [1]),
        .I2(\vga_r[3]_i_1623 [1]),
        .I3(\vga_r_reg[3]_i_1352_n_0 ),
        .I4(\vga_r[3]_i_1675_0 [2]),
        .I5(\vga_r[3]_i_1675_0 [3]),
        .O(\vga_r[3]_i_1347_n_0 ));
  LUT6 #(
    .INIT(64'h000100010001FFF1)) 
    \vga_r[3]_i_1348 
       (.I0(\vga_r_reg[3]_i_1052_1 [2]),
        .I1(\vga_r_reg[3]_i_1052_1 [3]),
        .I2(\vga_r[3]_i_1623 [1]),
        .I3(\vga_r_reg[3]_i_1352_n_0 ),
        .I4(\vga_r[3]_i_1675_0 [0]),
        .I5(\vga_r[3]_i_1675_0 [1]),
        .O(\vga_r[3]_i_1348_n_0 ));
  LUT6 #(
    .INIT(64'h000100010001FFF1)) 
    \vga_r[3]_i_1349 
       (.I0(\vga_r_reg[3]_i_1052_1 [0]),
        .I1(\vga_r_reg[3]_i_1052_1 [1]),
        .I2(\vga_r[3]_i_1623 [1]),
        .I3(\vga_r_reg[3]_i_1352_n_0 ),
        .I4(\vga_r[3]_i_1683_0 [2]),
        .I5(\vga_r[3]_i_1683_0 [3]),
        .O(\vga_r[3]_i_1349_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_135 
       (.I0(dot_on3__45_n_102),
        .I1(p_1_in[3]),
        .O(\vga_r[3]_i_135_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1355 
       (.I0(dot_on3__28_n_99),
        .I1(dot_on3__26_n_99),
        .O(\vga_r[3]_i_1355_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1356 
       (.I0(dot_on3__28_n_100),
        .I1(dot_on3__26_n_100),
        .O(\vga_r[3]_i_1356_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1357 
       (.I0(dot_on3__28_n_101),
        .I1(dot_on3__26_n_101),
        .O(\vga_r[3]_i_1357_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1358 
       (.I0(dot_on3__28_n_102),
        .I1(dot_on3__26_n_102),
        .O(\vga_r[3]_i_1358_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1359 
       (.I0(dot_on3__28_n_95),
        .I1(dot_on3__26_n_95),
        .O(\vga_r[3]_i_1359_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_136 
       (.I0(dot_on3__45_n_103),
        .I1(p_1_in[2]),
        .O(\vga_r[3]_i_136_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1360 
       (.I0(dot_on3__28_n_96),
        .I1(dot_on3__26_n_96),
        .O(\vga_r[3]_i_1360_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1361 
       (.I0(dot_on3__28_n_97),
        .I1(dot_on3__26_n_97),
        .O(\vga_r[3]_i_1361_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1362 
       (.I0(dot_on3__28_n_98),
        .I1(dot_on3__26_n_98),
        .O(\vga_r[3]_i_1362_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1364 
       (.I0(dot_on3__46_n_95),
        .I1(dot_on3__44_n_95),
        .O(\vga_r[3]_i_1364_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1365 
       (.I0(dot_on3__46_n_96),
        .I1(dot_on3__44_n_96),
        .O(\vga_r[3]_i_1365_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1366 
       (.I0(dot_on3__46_n_97),
        .I1(dot_on3__44_n_97),
        .O(\vga_r[3]_i_1366_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1367 
       (.I0(dot_on3__46_n_98),
        .I1(dot_on3__44_n_98),
        .O(\vga_r[3]_i_1367_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1368 
       (.I0(dot_on3__46_n_99),
        .I1(dot_on3__44_n_99),
        .O(\vga_r[3]_i_1368_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1369 
       (.I0(dot_on3__46_n_100),
        .I1(dot_on3__44_n_100),
        .O(\vga_r[3]_i_1369_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_137 
       (.I0(dot_on3__45_n_104),
        .I1(p_1_in[1]),
        .O(\vga_r[3]_i_137_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1370 
       (.I0(dot_on3__46_n_101),
        .I1(dot_on3__44_n_101),
        .O(\vga_r[3]_i_1370_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1371 
       (.I0(dot_on3__46_n_102),
        .I1(dot_on3__44_n_102),
        .O(\vga_r[3]_i_1371_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1372 
       (.I0(dot_on3__44_n_91),
        .I1(dot_on3__46_n_91),
        .O(\vga_r[3]_i_1372_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1373 
       (.I0(dot_on3__46_n_92),
        .I1(dot_on3__44_n_92),
        .O(\vga_r[3]_i_1373_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1374 
       (.I0(dot_on3__46_n_93),
        .I1(dot_on3__44_n_93),
        .O(\vga_r[3]_i_1374_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1375 
       (.I0(dot_on3__46_n_94),
        .I1(dot_on3__44_n_94),
        .O(\vga_r[3]_i_1375_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1376 
       (.I0(dot_on3__19_n_95),
        .I1(dot_on3__17_n_95),
        .O(\vga_r[3]_i_1376_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1377 
       (.I0(dot_on3__19_n_96),
        .I1(dot_on3__17_n_96),
        .O(\vga_r[3]_i_1377_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1378 
       (.I0(dot_on3__19_n_97),
        .I1(dot_on3__17_n_97),
        .O(\vga_r[3]_i_1378_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1379 
       (.I0(dot_on3__19_n_98),
        .I1(dot_on3__17_n_98),
        .O(\vga_r[3]_i_1379_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_138 
       (.I0(dot_on3__45_n_105),
        .I1(p_1_in[0]),
        .O(\vga_r[3]_i_138_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1380 
       (.I0(dot_on3__19_n_99),
        .I1(dot_on3__17_n_99),
        .O(\vga_r[3]_i_1380_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1381 
       (.I0(dot_on3__19_n_100),
        .I1(dot_on3__17_n_100),
        .O(\vga_r[3]_i_1381_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1382 
       (.I0(dot_on3__19_n_101),
        .I1(dot_on3__17_n_101),
        .O(\vga_r[3]_i_1382_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1383 
       (.I0(dot_on3__19_n_102),
        .I1(dot_on3__17_n_102),
        .O(\vga_r[3]_i_1383_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1384 
       (.I0(dot_on3__17_n_91),
        .I1(dot_on3__19_n_91),
        .O(\vga_r[3]_i_1384_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1385 
       (.I0(dot_on3__19_n_92),
        .I1(dot_on3__17_n_92),
        .O(\vga_r[3]_i_1385_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1386 
       (.I0(dot_on3__19_n_93),
        .I1(dot_on3__17_n_93),
        .O(\vga_r[3]_i_1386_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1387 
       (.I0(dot_on3__19_n_94),
        .I1(dot_on3__17_n_94),
        .O(\vga_r[3]_i_1387_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1388 
       (.I0(dot_on3__31_n_103),
        .I1(dot_on3__29_n_103),
        .O(\vga_r[3]_i_1388_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1389 
       (.I0(dot_on3__31_n_104),
        .I1(dot_on3__29_n_104),
        .O(\vga_r[3]_i_1389_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1390 
       (.I0(dot_on3__31_n_105),
        .I1(dot_on3__29_n_105),
        .O(\vga_r[3]_i_1390_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1391 
       (.I0(dot_on3__31_n_99),
        .I1(dot_on3__29_n_99),
        .O(\vga_r[3]_i_1391_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1392 
       (.I0(dot_on3__31_n_100),
        .I1(dot_on3__29_n_100),
        .O(\vga_r[3]_i_1392_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1393 
       (.I0(dot_on3__31_n_101),
        .I1(dot_on3__29_n_101),
        .O(\vga_r[3]_i_1393_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1394 
       (.I0(dot_on3__31_n_102),
        .I1(dot_on3__29_n_102),
        .O(\vga_r[3]_i_1394_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1395 
       (.I0(dot_on3__29_n_91),
        .I1(dot_on3__31_n_91),
        .O(\vga_r[3]_i_1395_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1396 
       (.I0(dot_on3__31_n_92),
        .I1(dot_on3__29_n_92),
        .O(\vga_r[3]_i_1396_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1397 
       (.I0(dot_on3__31_n_93),
        .I1(dot_on3__29_n_93),
        .O(\vga_r[3]_i_1397_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1398 
       (.I0(dot_on3__31_n_94),
        .I1(dot_on3__29_n_94),
        .O(\vga_r[3]_i_1398_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1399 
       (.I0(dot_on3__31_n_95),
        .I1(dot_on3__29_n_95),
        .O(\vga_r[3]_i_1399_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202020222)) 
    \vga_r[3]_i_14 
       (.I0(\vga_r[3]_i_55_n_0 ),
        .I1(\vga_r[3]_i_56_n_0 ),
        .I2(dot_on227_out[5]),
        .I3(dot_on227_out[4]),
        .I4(dot_on227_out[3]),
        .I5(dot_on227_out[2]),
        .O(\vga_r[3]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1400 
       (.I0(dot_on3__31_n_96),
        .I1(dot_on3__29_n_96),
        .O(\vga_r[3]_i_1400_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1401 
       (.I0(dot_on3__31_n_97),
        .I1(dot_on3__29_n_97),
        .O(\vga_r[3]_i_1401_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1402 
       (.I0(dot_on3__31_n_98),
        .I1(dot_on3__29_n_98),
        .O(\vga_r[3]_i_1402_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1403 
       (.I0(dot_on3__50_n_91),
        .I1(dot_on3__52_n_91),
        .O(\vga_r[3]_i_1403_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1404 
       (.I0(dot_on3__52_n_92),
        .I1(dot_on3__50_n_92),
        .O(\vga_r[3]_i_1404_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1405 
       (.I0(dot_on3__52_n_93),
        .I1(dot_on3__50_n_93),
        .O(\vga_r[3]_i_1405_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1406 
       (.I0(dot_on3__52_n_94),
        .I1(dot_on3__50_n_94),
        .O(\vga_r[3]_i_1406_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1407 
       (.I0(dot_on3__52_n_95),
        .I1(dot_on3__50_n_95),
        .O(\vga_r[3]_i_1407_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1408 
       (.I0(dot_on3__52_n_96),
        .I1(dot_on3__50_n_96),
        .O(\vga_r[3]_i_1408_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1409 
       (.I0(dot_on3__52_n_97),
        .I1(dot_on3__50_n_97),
        .O(\vga_r[3]_i_1409_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_141 
       (.I0(dot_on211_out[18]),
        .I1(dot_on211_out[30]),
        .I2(dot_on211_out[7]),
        .I3(dot_on211_out[31]),
        .O(\vga_r[3]_i_141_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1410 
       (.I0(dot_on3__52_n_98),
        .I1(dot_on3__50_n_98),
        .O(\vga_r[3]_i_1410_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1411 
       (.I0(dot_on3__52_n_99),
        .I1(dot_on3__50_n_99),
        .O(\vga_r[3]_i_1411_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1412 
       (.I0(dot_on3__52_n_100),
        .I1(dot_on3__50_n_100),
        .O(\vga_r[3]_i_1412_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1413 
       (.I0(dot_on3__52_n_101),
        .I1(dot_on3__50_n_101),
        .O(\vga_r[3]_i_1413_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1414 
       (.I0(dot_on3__52_n_102),
        .I1(dot_on3__50_n_102),
        .O(\vga_r[3]_i_1414_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1415 
       (.I0(dot_on3__13_n_95),
        .I1(dot_on3__11_n_95),
        .O(\vga_r[3]_i_1415_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1416 
       (.I0(dot_on3__13_n_96),
        .I1(dot_on3__11_n_96),
        .O(\vga_r[3]_i_1416_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1417 
       (.I0(dot_on3__13_n_97),
        .I1(dot_on3__11_n_97),
        .O(\vga_r[3]_i_1417_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1418 
       (.I0(dot_on3__13_n_98),
        .I1(dot_on3__11_n_98),
        .O(\vga_r[3]_i_1418_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1419 
       (.I0(dot_on3__13_n_99),
        .I1(dot_on3__11_n_99),
        .O(\vga_r[3]_i_1419_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_142 
       (.I0(dot_on211_out[14]),
        .I1(dot_on211_out[20]),
        .I2(dot_on211_out[6]),
        .I3(dot_on211_out[22]),
        .O(\vga_r[3]_i_142_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1420 
       (.I0(dot_on3__13_n_100),
        .I1(dot_on3__11_n_100),
        .O(\vga_r[3]_i_1420_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1421 
       (.I0(dot_on3__13_n_101),
        .I1(dot_on3__11_n_101),
        .O(\vga_r[3]_i_1421_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1422 
       (.I0(dot_on3__13_n_102),
        .I1(dot_on3__11_n_102),
        .O(\vga_r[3]_i_1422_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1423 
       (.I0(dot_on3__11_n_91),
        .I1(dot_on3__13_n_91),
        .O(\vga_r[3]_i_1423_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1424 
       (.I0(dot_on3__13_n_92),
        .I1(dot_on3__11_n_92),
        .O(\vga_r[3]_i_1424_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1425 
       (.I0(dot_on3__13_n_93),
        .I1(dot_on3__11_n_93),
        .O(\vga_r[3]_i_1425_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1426 
       (.I0(dot_on3__13_n_94),
        .I1(dot_on3__11_n_94),
        .O(\vga_r[3]_i_1426_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1427 
       (.I0(dot_on3__13_n_103),
        .I1(dot_on3__11_n_103),
        .O(\vga_r[3]_i_1427_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1428 
       (.I0(dot_on3__13_n_104),
        .I1(dot_on3__11_n_104),
        .O(\vga_r[3]_i_1428_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1429 
       (.I0(dot_on3__13_n_105),
        .I1(dot_on3__11_n_105),
        .O(\vga_r[3]_i_1429_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_143 
       (.I0(dot_on211_out[12]),
        .I1(dot_on211_out[13]),
        .I2(dot_on211_out[29]),
        .I3(dot_on211_out[9]),
        .I4(dot_on211_out[24]),
        .I5(dot_on211_out[16]),
        .O(\vga_r[3]_i_143_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1430 
       (.I0(dot_on2__1_n_95),
        .I1(dot_on2_n_95),
        .O(\vga_r[3]_i_1430_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1431 
       (.I0(dot_on2__1_n_96),
        .I1(dot_on2_n_96),
        .O(\vga_r[3]_i_1431_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1432 
       (.I0(dot_on2__1_n_97),
        .I1(dot_on2_n_97),
        .O(\vga_r[3]_i_1432_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1433 
       (.I0(dot_on2__1_n_98),
        .I1(dot_on2_n_98),
        .O(\vga_r[3]_i_1433_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1434 
       (.I0(dot_on2__1_n_99),
        .I1(dot_on2_n_99),
        .O(\vga_r[3]_i_1434_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1435 
       (.I0(dot_on2__1_n_100),
        .I1(dot_on2_n_100),
        .O(\vga_r[3]_i_1435_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1436 
       (.I0(dot_on2__1_n_101),
        .I1(dot_on2_n_101),
        .O(\vga_r[3]_i_1436_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1437 
       (.I0(dot_on2__1_n_102),
        .I1(dot_on2_n_102),
        .O(\vga_r[3]_i_1437_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1438 
       (.I0(dot_on2_n_91),
        .I1(dot_on2__1_n_91),
        .O(\vga_r[3]_i_1438_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1439 
       (.I0(dot_on2__1_n_92),
        .I1(dot_on2_n_92),
        .O(\vga_r[3]_i_1439_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_144 
       (.I0(dot_on211_out[8]),
        .I1(dot_on211_out[11]),
        .I2(dot_on211_out[21]),
        .I3(dot_on211_out[23]),
        .O(\vga_r[3]_i_144_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1440 
       (.I0(dot_on2__1_n_93),
        .I1(dot_on2_n_93),
        .O(\vga_r[3]_i_1440_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1441 
       (.I0(dot_on2__1_n_94),
        .I1(dot_on2_n_94),
        .O(\vga_r[3]_i_1441_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1442 
       (.I0(dot_on3__41_n_91),
        .I1(dot_on3__43_n_91),
        .O(\vga_r[3]_i_1442_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1443 
       (.I0(dot_on3__43_n_92),
        .I1(dot_on3__41_n_92),
        .O(\vga_r[3]_i_1443_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1444 
       (.I0(dot_on3__43_n_93),
        .I1(dot_on3__41_n_93),
        .O(\vga_r[3]_i_1444_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1445 
       (.I0(dot_on3__43_n_94),
        .I1(dot_on3__41_n_94),
        .O(\vga_r[3]_i_1445_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1446 
       (.I0(dot_on3__43_n_95),
        .I1(dot_on3__41_n_95),
        .O(\vga_r[3]_i_1446_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1447 
       (.I0(dot_on3__43_n_96),
        .I1(dot_on3__41_n_96),
        .O(\vga_r[3]_i_1447_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1448 
       (.I0(dot_on3__43_n_97),
        .I1(dot_on3__41_n_97),
        .O(\vga_r[3]_i_1448_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1449 
       (.I0(dot_on3__43_n_98),
        .I1(dot_on3__41_n_98),
        .O(\vga_r[3]_i_1449_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1450 
       (.I0(dot_on3__43_n_99),
        .I1(dot_on3__41_n_99),
        .O(\vga_r[3]_i_1450_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1451 
       (.I0(dot_on3__43_n_100),
        .I1(dot_on3__41_n_100),
        .O(\vga_r[3]_i_1451_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1452 
       (.I0(dot_on3__43_n_101),
        .I1(dot_on3__41_n_101),
        .O(\vga_r[3]_i_1452_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1453 
       (.I0(dot_on3__43_n_102),
        .I1(dot_on3__41_n_102),
        .O(\vga_r[3]_i_1453_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1454 
       (.I0(dot_on3__56_n_91),
        .I1(dot_on3__58_n_91),
        .O(\vga_r[3]_i_1454_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1455 
       (.I0(dot_on3__58_n_92),
        .I1(dot_on3__56_n_92),
        .O(\vga_r[3]_i_1455_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1456 
       (.I0(dot_on3__58_n_93),
        .I1(dot_on3__56_n_93),
        .O(\vga_r[3]_i_1456_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1457 
       (.I0(dot_on3__58_n_94),
        .I1(dot_on3__56_n_94),
        .O(\vga_r[3]_i_1457_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1458 
       (.I0(dot_on3__58_n_95),
        .I1(dot_on3__56_n_95),
        .O(\vga_r[3]_i_1458_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1459 
       (.I0(dot_on3__58_n_96),
        .I1(dot_on3__56_n_96),
        .O(\vga_r[3]_i_1459_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1460 
       (.I0(dot_on3__58_n_97),
        .I1(dot_on3__56_n_97),
        .O(\vga_r[3]_i_1460_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1461 
       (.I0(dot_on3__58_n_98),
        .I1(dot_on3__56_n_98),
        .O(\vga_r[3]_i_1461_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1462 
       (.I0(dot_on3__58_n_99),
        .I1(dot_on3__56_n_99),
        .O(\vga_r[3]_i_1462_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1463 
       (.I0(dot_on3__58_n_100),
        .I1(dot_on3__56_n_100),
        .O(\vga_r[3]_i_1463_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1464 
       (.I0(dot_on3__58_n_101),
        .I1(dot_on3__56_n_101),
        .O(\vga_r[3]_i_1464_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1465 
       (.I0(dot_on3__58_n_102),
        .I1(dot_on3__56_n_102),
        .O(\vga_r[3]_i_1465_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1466 
       (.I0(dot_on3__34_n_95),
        .I1(dot_on3__32_n_95),
        .O(\vga_r[3]_i_1466_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1467 
       (.I0(dot_on3__34_n_96),
        .I1(dot_on3__32_n_96),
        .O(\vga_r[3]_i_1467_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1468 
       (.I0(dot_on3__34_n_97),
        .I1(dot_on3__32_n_97),
        .O(\vga_r[3]_i_1468_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1469 
       (.I0(dot_on3__34_n_98),
        .I1(dot_on3__32_n_98),
        .O(\vga_r[3]_i_1469_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1470 
       (.I0(dot_on3__34_n_99),
        .I1(dot_on3__32_n_99),
        .O(\vga_r[3]_i_1470_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1471 
       (.I0(dot_on3__34_n_100),
        .I1(dot_on3__32_n_100),
        .O(\vga_r[3]_i_1471_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1472 
       (.I0(dot_on3__34_n_101),
        .I1(dot_on3__32_n_101),
        .O(\vga_r[3]_i_1472_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1473 
       (.I0(dot_on3__34_n_102),
        .I1(dot_on3__32_n_102),
        .O(\vga_r[3]_i_1473_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1474 
       (.I0(dot_on3__32_n_91),
        .I1(dot_on3__34_n_91),
        .O(\vga_r[3]_i_1474_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1475 
       (.I0(dot_on3__34_n_92),
        .I1(dot_on3__32_n_92),
        .O(\vga_r[3]_i_1475_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1476 
       (.I0(dot_on3__34_n_93),
        .I1(dot_on3__32_n_93),
        .O(\vga_r[3]_i_1476_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1477 
       (.I0(dot_on3__34_n_94),
        .I1(dot_on3__32_n_94),
        .O(\vga_r[3]_i_1477_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1478 
       (.I0(dot_on3__10_n_95),
        .I1(dot_on3__8_n_95),
        .O(\vga_r[3]_i_1478_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1479 
       (.I0(dot_on3__10_n_96),
        .I1(dot_on3__8_n_96),
        .O(\vga_r[3]_i_1479_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_148 
       (.I0(dot_on3__18_n_98),
        .I1(p_1_in[7]),
        .O(\vga_r[3]_i_148_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1480 
       (.I0(dot_on3__10_n_97),
        .I1(dot_on3__8_n_97),
        .O(\vga_r[3]_i_1480_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1481 
       (.I0(dot_on3__10_n_98),
        .I1(dot_on3__8_n_98),
        .O(\vga_r[3]_i_1481_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1482 
       (.I0(dot_on3__10_n_99),
        .I1(dot_on3__8_n_99),
        .O(\vga_r[3]_i_1482_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1483 
       (.I0(dot_on3__10_n_100),
        .I1(dot_on3__8_n_100),
        .O(\vga_r[3]_i_1483_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1484 
       (.I0(dot_on3__10_n_101),
        .I1(dot_on3__8_n_101),
        .O(\vga_r[3]_i_1484_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1485 
       (.I0(dot_on3__10_n_102),
        .I1(dot_on3__8_n_102),
        .O(\vga_r[3]_i_1485_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1486 
       (.I0(dot_on3__8_n_91),
        .I1(dot_on3__10_n_91),
        .O(\vga_r[3]_i_1486_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1487 
       (.I0(dot_on3__10_n_92),
        .I1(dot_on3__8_n_92),
        .O(\vga_r[3]_i_1487_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1488 
       (.I0(dot_on3__10_n_93),
        .I1(dot_on3__8_n_93),
        .O(\vga_r[3]_i_1488_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1489 
       (.I0(dot_on3__10_n_94),
        .I1(dot_on3__8_n_94),
        .O(\vga_r[3]_i_1489_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_149 
       (.I0(dot_on3__18_n_99),
        .I1(p_1_in[6]),
        .O(\vga_r[3]_i_149_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1490 
       (.I0(dot_on3__38_n_91),
        .I1(dot_on3__40_n_91),
        .O(\vga_r[3]_i_1490_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1491 
       (.I0(dot_on3__40_n_92),
        .I1(dot_on3__38_n_92),
        .O(\vga_r[3]_i_1491_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1492 
       (.I0(dot_on3__40_n_93),
        .I1(dot_on3__38_n_93),
        .O(\vga_r[3]_i_1492_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1493 
       (.I0(dot_on3__40_n_94),
        .I1(dot_on3__38_n_94),
        .O(\vga_r[3]_i_1493_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1494 
       (.I0(dot_on3__40_n_95),
        .I1(dot_on3__38_n_95),
        .O(\vga_r[3]_i_1494_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1495 
       (.I0(dot_on3__40_n_96),
        .I1(dot_on3__38_n_96),
        .O(\vga_r[3]_i_1495_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1496 
       (.I0(dot_on3__40_n_97),
        .I1(dot_on3__38_n_97),
        .O(\vga_r[3]_i_1496_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1497 
       (.I0(dot_on3__40_n_98),
        .I1(dot_on3__38_n_98),
        .O(\vga_r[3]_i_1497_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1498 
       (.I0(dot_on3__40_n_99),
        .I1(dot_on3__38_n_99),
        .O(\vga_r[3]_i_1498_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1499 
       (.I0(dot_on3__40_n_100),
        .I1(dot_on3__38_n_100),
        .O(\vga_r[3]_i_1499_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202020222)) 
    \vga_r[3]_i_15 
       (.I0(\vga_r[3]_i_59_n_0 ),
        .I1(\vga_r[3]_i_60_n_0 ),
        .I2(dot_on237_out[5]),
        .I3(dot_on237_out[4]),
        .I4(dot_on237_out[3]),
        .I5(dot_on237_out[2]),
        .O(\vga_r[3]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_150 
       (.I0(dot_on3__18_n_100),
        .I1(p_1_in[5]),
        .O(\vga_r[3]_i_150_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1500 
       (.I0(dot_on3__40_n_101),
        .I1(dot_on3__38_n_101),
        .O(\vga_r[3]_i_1500_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1501 
       (.I0(dot_on3__40_n_102),
        .I1(dot_on3__38_n_102),
        .O(\vga_r[3]_i_1501_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1502 
       (.I0(dot_on3__40_n_103),
        .I1(dot_on3__38_n_103),
        .O(\vga_r[3]_i_1502_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1503 
       (.I0(dot_on3__40_n_104),
        .I1(dot_on3__38_n_104),
        .O(\vga_r[3]_i_1503_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1504 
       (.I0(dot_on3__40_n_105),
        .I1(dot_on3__38_n_105),
        .O(\vga_r[3]_i_1504_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1505 
       (.I0(dot_on3__4_n_103),
        .I1(dot_on3__2_n_103),
        .O(\vga_r[3]_i_1505_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1506 
       (.I0(dot_on3__4_n_104),
        .I1(dot_on3__2_n_104),
        .O(\vga_r[3]_i_1506_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1507 
       (.I0(dot_on3__4_n_105),
        .I1(dot_on3__2_n_105),
        .O(\vga_r[3]_i_1507_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1508 
       (.I0(dot_on3__4_n_99),
        .I1(dot_on3__2_n_99),
        .O(\vga_r[3]_i_1508_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1509 
       (.I0(dot_on3__4_n_100),
        .I1(dot_on3__2_n_100),
        .O(\vga_r[3]_i_1509_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_151 
       (.I0(dot_on3__18_n_101),
        .I1(p_1_in[4]),
        .O(\vga_r[3]_i_151_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1510 
       (.I0(dot_on3__4_n_101),
        .I1(dot_on3__2_n_101),
        .O(\vga_r[3]_i_1510_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1511 
       (.I0(dot_on3__4_n_102),
        .I1(dot_on3__2_n_102),
        .O(\vga_r[3]_i_1511_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1512 
       (.I0(dot_on3__4_n_95),
        .I1(dot_on3__2_n_95),
        .O(\vga_r[3]_i_1512_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1513 
       (.I0(dot_on3__4_n_96),
        .I1(dot_on3__2_n_96),
        .O(\vga_r[3]_i_1513_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1514 
       (.I0(dot_on3__4_n_97),
        .I1(dot_on3__2_n_97),
        .O(\vga_r[3]_i_1514_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1515 
       (.I0(dot_on3__4_n_98),
        .I1(dot_on3__2_n_98),
        .O(\vga_r[3]_i_1515_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1516 
       (.I0(dot_on3__2_n_91),
        .I1(dot_on3__4_n_91),
        .O(\vga_r[3]_i_1516_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1517 
       (.I0(dot_on3__4_n_92),
        .I1(dot_on3__2_n_92),
        .O(\vga_r[3]_i_1517_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1518 
       (.I0(dot_on3__4_n_93),
        .I1(dot_on3__2_n_93),
        .O(\vga_r[3]_i_1518_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1519 
       (.I0(dot_on3__4_n_94),
        .I1(dot_on3__2_n_94),
        .O(\vga_r[3]_i_1519_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_152 
       (.I0(dot_on3__18_n_102),
        .I1(p_1_in[3]),
        .O(\vga_r[3]_i_152_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1520 
       (.I0(dot_on3__55_n_103),
        .I1(dot_on3__53_n_103),
        .O(\vga_r[3]_i_1520_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1521 
       (.I0(dot_on3__55_n_104),
        .I1(dot_on3__53_n_104),
        .O(\vga_r[3]_i_1521_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1522 
       (.I0(dot_on3__55_n_105),
        .I1(dot_on3__53_n_105),
        .O(\vga_r[3]_i_1522_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1523 
       (.I0(dot_on3__53_n_91),
        .I1(dot_on3__55_n_91),
        .O(\vga_r[3]_i_1523_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1524 
       (.I0(dot_on3__55_n_92),
        .I1(dot_on3__53_n_92),
        .O(\vga_r[3]_i_1524_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1525 
       (.I0(dot_on3__55_n_93),
        .I1(dot_on3__53_n_93),
        .O(\vga_r[3]_i_1525_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1526 
       (.I0(dot_on3__55_n_94),
        .I1(dot_on3__53_n_94),
        .O(\vga_r[3]_i_1526_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1527 
       (.I0(dot_on3__55_n_95),
        .I1(dot_on3__53_n_95),
        .O(\vga_r[3]_i_1527_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1528 
       (.I0(dot_on3__55_n_96),
        .I1(dot_on3__53_n_96),
        .O(\vga_r[3]_i_1528_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1529 
       (.I0(dot_on3__55_n_97),
        .I1(dot_on3__53_n_97),
        .O(\vga_r[3]_i_1529_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_153 
       (.I0(dot_on3__18_n_103),
        .I1(p_1_in[2]),
        .O(\vga_r[3]_i_153_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1530 
       (.I0(dot_on3__55_n_98),
        .I1(dot_on3__53_n_98),
        .O(\vga_r[3]_i_1530_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1531 
       (.I0(dot_on3__55_n_99),
        .I1(dot_on3__53_n_99),
        .O(\vga_r[3]_i_1531_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1532 
       (.I0(dot_on3__55_n_100),
        .I1(dot_on3__53_n_100),
        .O(\vga_r[3]_i_1532_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1533 
       (.I0(dot_on3__55_n_101),
        .I1(dot_on3__53_n_101),
        .O(\vga_r[3]_i_1533_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1534 
       (.I0(dot_on3__55_n_102),
        .I1(dot_on3__53_n_102),
        .O(\vga_r[3]_i_1534_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1535 
       (.I0(dot_on3__22_n_103),
        .I1(dot_on3__20_n_103),
        .O(\vga_r[3]_i_1535_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1536 
       (.I0(dot_on3__22_n_104),
        .I1(dot_on3__20_n_104),
        .O(\vga_r[3]_i_1536_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1537 
       (.I0(dot_on3__22_n_105),
        .I1(dot_on3__20_n_105),
        .O(\vga_r[3]_i_1537_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1538 
       (.I0(dot_on3__22_n_95),
        .I1(dot_on3__20_n_95),
        .O(\vga_r[3]_i_1538_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1539 
       (.I0(dot_on3__22_n_96),
        .I1(dot_on3__20_n_96),
        .O(\vga_r[3]_i_1539_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_154 
       (.I0(dot_on3__18_n_104),
        .I1(p_1_in[1]),
        .O(\vga_r[3]_i_154_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1540 
       (.I0(dot_on3__22_n_97),
        .I1(dot_on3__20_n_97),
        .O(\vga_r[3]_i_1540_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1541 
       (.I0(dot_on3__22_n_98),
        .I1(dot_on3__20_n_98),
        .O(\vga_r[3]_i_1541_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1542 
       (.I0(dot_on3__22_n_99),
        .I1(dot_on3__20_n_99),
        .O(\vga_r[3]_i_1542_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1543 
       (.I0(dot_on3__22_n_100),
        .I1(dot_on3__20_n_100),
        .O(\vga_r[3]_i_1543_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1544 
       (.I0(dot_on3__22_n_101),
        .I1(dot_on3__20_n_101),
        .O(\vga_r[3]_i_1544_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1545 
       (.I0(dot_on3__22_n_102),
        .I1(dot_on3__20_n_102),
        .O(\vga_r[3]_i_1545_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1546 
       (.I0(dot_on3__20_n_91),
        .I1(dot_on3__22_n_91),
        .O(\vga_r[3]_i_1546_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1547 
       (.I0(dot_on3__22_n_92),
        .I1(dot_on3__20_n_92),
        .O(\vga_r[3]_i_1547_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1548 
       (.I0(dot_on3__22_n_93),
        .I1(dot_on3__20_n_93),
        .O(\vga_r[3]_i_1548_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1549 
       (.I0(dot_on3__22_n_94),
        .I1(dot_on3__20_n_94),
        .O(\vga_r[3]_i_1549_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_155 
       (.I0(dot_on3__18_n_105),
        .I1(p_1_in[0]),
        .O(\vga_r[3]_i_155_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1550 
       (.I0(dot_on3__47_n_91),
        .I1(dot_on3__49_n_91),
        .O(\vga_r[3]_i_1550_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1551 
       (.I0(dot_on3__49_n_92),
        .I1(dot_on3__47_n_92),
        .O(\vga_r[3]_i_1551_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1552 
       (.I0(dot_on3__49_n_93),
        .I1(dot_on3__47_n_93),
        .O(\vga_r[3]_i_1552_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1553 
       (.I0(dot_on3__49_n_94),
        .I1(dot_on3__47_n_94),
        .O(\vga_r[3]_i_1553_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1554 
       (.I0(dot_on3__49_n_95),
        .I1(dot_on3__47_n_95),
        .O(\vga_r[3]_i_1554_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1555 
       (.I0(dot_on3__49_n_96),
        .I1(dot_on3__47_n_96),
        .O(\vga_r[3]_i_1555_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1556 
       (.I0(dot_on3__49_n_97),
        .I1(dot_on3__47_n_97),
        .O(\vga_r[3]_i_1556_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1557 
       (.I0(dot_on3__49_n_98),
        .I1(dot_on3__47_n_98),
        .O(\vga_r[3]_i_1557_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1558 
       (.I0(dot_on3__49_n_99),
        .I1(dot_on3__47_n_99),
        .O(\vga_r[3]_i_1558_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1559 
       (.I0(dot_on3__49_n_100),
        .I1(dot_on3__47_n_100),
        .O(\vga_r[3]_i_1559_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1560 
       (.I0(dot_on3__49_n_101),
        .I1(dot_on3__47_n_101),
        .O(\vga_r[3]_i_1560_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1561 
       (.I0(dot_on3__49_n_102),
        .I1(dot_on3__47_n_102),
        .O(\vga_r[3]_i_1561_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1562 
       (.I0(dot_on3__23_n_91),
        .I1(dot_on3__25_n_91),
        .O(\vga_r[3]_i_1562_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1563 
       (.I0(dot_on3__25_n_92),
        .I1(dot_on3__23_n_92),
        .O(\vga_r[3]_i_1563_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1564 
       (.I0(dot_on3__25_n_93),
        .I1(dot_on3__23_n_93),
        .O(\vga_r[3]_i_1564_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1565 
       (.I0(dot_on3__25_n_94),
        .I1(dot_on3__23_n_94),
        .O(\vga_r[3]_i_1565_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1566 
       (.I0(dot_on3__25_n_95),
        .I1(dot_on3__23_n_95),
        .O(\vga_r[3]_i_1566_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1567 
       (.I0(dot_on3__25_n_96),
        .I1(dot_on3__23_n_96),
        .O(\vga_r[3]_i_1567_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1568 
       (.I0(dot_on3__25_n_97),
        .I1(dot_on3__23_n_97),
        .O(\vga_r[3]_i_1568_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1569 
       (.I0(dot_on3__25_n_98),
        .I1(dot_on3__23_n_98),
        .O(\vga_r[3]_i_1569_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1570 
       (.I0(dot_on3__25_n_99),
        .I1(dot_on3__23_n_99),
        .O(\vga_r[3]_i_1570_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1571 
       (.I0(dot_on3__25_n_100),
        .I1(dot_on3__23_n_100),
        .O(\vga_r[3]_i_1571_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1572 
       (.I0(dot_on3__25_n_101),
        .I1(dot_on3__23_n_101),
        .O(\vga_r[3]_i_1572_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1573 
       (.I0(dot_on3__25_n_102),
        .I1(dot_on3__23_n_102),
        .O(\vga_r[3]_i_1573_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1574 
       (.I0(dot_on3__16_n_99),
        .I1(dot_on3__14_n_99),
        .O(\vga_r[3]_i_1574_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1575 
       (.I0(dot_on3__16_n_100),
        .I1(dot_on3__14_n_100),
        .O(\vga_r[3]_i_1575_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1576 
       (.I0(dot_on3__16_n_101),
        .I1(dot_on3__14_n_101),
        .O(\vga_r[3]_i_1576_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1577 
       (.I0(dot_on3__16_n_102),
        .I1(dot_on3__14_n_102),
        .O(\vga_r[3]_i_1577_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1578 
       (.I0(dot_on3__16_n_95),
        .I1(dot_on3__14_n_95),
        .O(\vga_r[3]_i_1578_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1579 
       (.I0(dot_on3__16_n_96),
        .I1(dot_on3__14_n_96),
        .O(\vga_r[3]_i_1579_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_158 
       (.I0(dot_on219_out[11]),
        .I1(dot_on219_out[21]),
        .I2(dot_on219_out[23]),
        .I3(dot_on219_out[28]),
        .O(\vga_r[3]_i_158_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1580 
       (.I0(dot_on3__16_n_97),
        .I1(dot_on3__14_n_97),
        .O(\vga_r[3]_i_1580_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1581 
       (.I0(dot_on3__16_n_98),
        .I1(dot_on3__14_n_98),
        .O(\vga_r[3]_i_1581_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1583 
       (.I0(dot_on3__35_n_91),
        .I1(dot_on3__37_n_91),
        .O(\vga_r[3]_i_1583_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1584 
       (.I0(dot_on3__37_n_92),
        .I1(dot_on3__35_n_92),
        .O(\vga_r[3]_i_1584_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1585 
       (.I0(dot_on3__37_n_93),
        .I1(dot_on3__35_n_93),
        .O(\vga_r[3]_i_1585_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1586 
       (.I0(dot_on3__37_n_94),
        .I1(dot_on3__35_n_94),
        .O(\vga_r[3]_i_1586_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1587 
       (.I0(dot_on3__37_n_95),
        .I1(dot_on3__35_n_95),
        .O(\vga_r[3]_i_1587_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1588 
       (.I0(dot_on3__37_n_96),
        .I1(dot_on3__35_n_96),
        .O(\vga_r[3]_i_1588_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1589 
       (.I0(dot_on3__37_n_97),
        .I1(dot_on3__35_n_97),
        .O(\vga_r[3]_i_1589_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_159 
       (.I0(dot_on219_out[15]),
        .I1(dot_on219_out[18]),
        .I2(dot_on219_out[26]),
        .I3(dot_on219_out[30]),
        .O(\vga_r[3]_i_159_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1590 
       (.I0(dot_on3__37_n_98),
        .I1(dot_on3__35_n_98),
        .O(\vga_r[3]_i_1590_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1591 
       (.I0(dot_on3__37_n_99),
        .I1(dot_on3__35_n_99),
        .O(\vga_r[3]_i_1591_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1592 
       (.I0(dot_on3__37_n_100),
        .I1(dot_on3__35_n_100),
        .O(\vga_r[3]_i_1592_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1593 
       (.I0(dot_on3__37_n_101),
        .I1(dot_on3__35_n_101),
        .O(\vga_r[3]_i_1593_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1594 
       (.I0(dot_on3__37_n_102),
        .I1(dot_on3__35_n_102),
        .O(\vga_r[3]_i_1594_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1595 
       (.I0(dot_on3__7_n_95),
        .I1(dot_on3__5_n_95),
        .O(\vga_r[3]_i_1595_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1596 
       (.I0(dot_on3__7_n_96),
        .I1(dot_on3__5_n_96),
        .O(\vga_r[3]_i_1596_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1597 
       (.I0(dot_on3__7_n_97),
        .I1(dot_on3__5_n_97),
        .O(\vga_r[3]_i_1597_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1598 
       (.I0(dot_on3__7_n_98),
        .I1(dot_on3__5_n_98),
        .O(\vga_r[3]_i_1598_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1599 
       (.I0(dot_on3__7_n_99),
        .I1(dot_on3__5_n_99),
        .O(\vga_r[3]_i_1599_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202020222)) 
    \vga_r[3]_i_16 
       (.I0(\vga_r[3]_i_63_n_0 ),
        .I1(\vga_r[3]_i_64_n_0 ),
        .I2(dot_on221_out[5]),
        .I3(dot_on221_out[4]),
        .I4(dot_on221_out[3]),
        .I5(dot_on221_out[2]),
        .O(\vga_r[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_160 
       (.I0(dot_on219_out[6]),
        .I1(dot_on219_out[25]),
        .I2(dot_on219_out[27]),
        .I3(dot_on219_out[10]),
        .I4(dot_on219_out[19]),
        .I5(dot_on219_out[17]),
        .O(\vga_r[3]_i_160_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1600 
       (.I0(dot_on3__7_n_100),
        .I1(dot_on3__5_n_100),
        .O(\vga_r[3]_i_1600_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1601 
       (.I0(dot_on3__7_n_101),
        .I1(dot_on3__5_n_101),
        .O(\vga_r[3]_i_1601_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1602 
       (.I0(dot_on3__7_n_102),
        .I1(dot_on3__5_n_102),
        .O(\vga_r[3]_i_1602_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1603 
       (.I0(dot_on3__5_n_91),
        .I1(dot_on3__7_n_91),
        .O(\vga_r[3]_i_1603_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1604 
       (.I0(dot_on3__7_n_92),
        .I1(dot_on3__5_n_92),
        .O(\vga_r[3]_i_1604_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1605 
       (.I0(dot_on3__7_n_93),
        .I1(dot_on3__5_n_93),
        .O(\vga_r[3]_i_1605_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1606 
       (.I0(dot_on3__7_n_94),
        .I1(dot_on3__5_n_94),
        .O(\vga_r[3]_i_1606_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFEEE0)) 
    \vga_r[3]_i_1608 
       (.I0(\vga_r[3]_i_1683_0 [1]),
        .I1(\vga_r[3]_i_1683_0 [0]),
        .I2(\vga_r_reg[3]_i_1352_n_0 ),
        .I3(\vga_r[3]_i_1623 [1]),
        .I4(\vga_r_reg[3]_i_1341_2 [3]),
        .I5(\vga_r_reg[3]_i_1341_2 [2]),
        .O(\vga_r[3]_i_1608_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFCAACCAACCAA)) 
    \vga_r[3]_i_1609 
       (.I0(\vga_r[3]_i_1728 [3]),
        .I1(\vga_r_reg[3]_i_1341_2 [1]),
        .I2(\vga_r_reg[3]_i_1341_2 [0]),
        .I3(\vga_r[3]_i_1656_n_0 ),
        .I4(\vga_r[3]_i_1728 [2]),
        .I5(\vga_r_reg[3]_i_1341_3 ),
        .O(\vga_r[3]_i_1609_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_161 
       (.I0(dot_on219_out[12]),
        .I1(dot_on219_out[13]),
        .I2(dot_on219_out[16]),
        .I3(dot_on219_out[24]),
        .O(\vga_r[3]_i_161_n_0 ));
  LUT5 #(
    .INIT(32'h707075F7)) 
    \vga_r[3]_i_1610 
       (.I0(\y[10] [4]),
        .I1(abs_dy0[6]),
        .I2(\vga_r[3]_i_1659_n_0 ),
        .I3(abs_dy0[5]),
        .I4(\vga_r[3]_i_1660_n_0 ),
        .O(\vga_r[3]_i_1610_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \vga_r[3]_i_1611 
       (.I0(\vga_r[3]_i_1661_n_0 ),
        .I1(\vga_r_reg[3]_i_1341_0 ),
        .I2(\vga_r[3]_i_1741 [2]),
        .I3(\vga_r[3]_i_1656_n_0 ),
        .I4(\vga_r[3]_i_1610_0 [0]),
        .I5(\vga_r_reg[3]_i_1341_1 ),
        .O(\vga_r[3]_i_1611_n_0 ));
  LUT6 #(
    .INIT(64'h000100010001FFF1)) 
    \vga_r[3]_i_1612 
       (.I0(\vga_r_reg[3]_i_1341_2 [2]),
        .I1(\vga_r_reg[3]_i_1341_2 [3]),
        .I2(\vga_r[3]_i_1623 [1]),
        .I3(\vga_r_reg[3]_i_1352_n_0 ),
        .I4(\vga_r[3]_i_1683_0 [0]),
        .I5(\vga_r[3]_i_1683_0 [1]),
        .O(\vga_r[3]_i_1612_n_0 ));
  LUT6 #(
    .INIT(64'h0300035530553000)) 
    \vga_r[3]_i_1613 
       (.I0(\vga_r[3]_i_1728 [3]),
        .I1(\vga_r_reg[3]_i_1341_2 [1]),
        .I2(\vga_r_reg[3]_i_1341_2 [0]),
        .I3(\vga_r[3]_i_1656_n_0 ),
        .I4(\vga_r[3]_i_1728 [2]),
        .I5(\vga_r_reg[3]_i_1341_3 ),
        .O(\vga_r[3]_i_1613_n_0 ));
  LUT6 #(
    .INIT(64'h8A80202A202A202A)) 
    \vga_r[3]_i_1614 
       (.I0(\vga_r[3]_i_1666_n_0 ),
        .I1(\vga_r[3]_i_1610_0 [2]),
        .I2(\vga_r[3]_i_1656_n_0 ),
        .I3(\vga_r[3]_i_1728 [0]),
        .I4(abs_dy0[5]),
        .I5(\y[10] [4]),
        .O(\vga_r[3]_i_1614_n_0 ));
  LUT6 #(
    .INIT(64'h8888888222222282)) 
    \vga_r[3]_i_1615 
       (.I0(\vga_r[3]_i_1667_n_0 ),
        .I1(\vga_r_reg[3]_i_1341_1 ),
        .I2(\vga_r[3]_i_1610_0 [0]),
        .I3(\vga_r[3]_i_1623 [1]),
        .I4(\vga_r_reg[3]_i_1352_n_0 ),
        .I5(\vga_r[3]_i_1741 [2]),
        .O(\vga_r[3]_i_1615_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \vga_r[3]_i_1629 
       (.I0(in_mouth2_3),
        .I1(\vga_r_reg[3]_i_1699_n_0 ),
        .I2(CO),
        .O(\vga_r[3]_i_1629_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \vga_r[3]_i_1630 
       (.I0(in_mouth2_3),
        .I1(\vga_r_reg[3]_i_1699_n_0 ),
        .I2(CO),
        .O(\vga_r[3]_i_1630_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \vga_r[3]_i_1631 
       (.I0(in_mouth2_3),
        .I1(\vga_r_reg[3]_i_1699_n_0 ),
        .I2(CO),
        .O(\vga_r[3]_i_1631_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \vga_r[3]_i_1632 
       (.I0(in_mouth2_3),
        .I1(\vga_r_reg[3]_i_1699_n_0 ),
        .I2(CO),
        .O(\vga_r[3]_i_1632_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \vga_r[3]_i_1633 
       (.I0(in_mouth2_3),
        .I1(\vga_r_reg[3]_i_1699_n_0 ),
        .I2(CO),
        .O(\vga_r[3]_i_1633_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \vga_r[3]_i_1634 
       (.I0(in_mouth2_3),
        .I1(\vga_r_reg[3]_i_1699_n_0 ),
        .I2(CO),
        .O(\vga_r[3]_i_1634_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \vga_r[3]_i_1635 
       (.I0(in_mouth2_3),
        .I1(\vga_r_reg[3]_i_1699_n_0 ),
        .I2(CO),
        .O(\vga_r[3]_i_1635_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \vga_r[3]_i_1636 
       (.I0(in_mouth2_3),
        .I1(\vga_r_reg[3]_i_1699_n_0 ),
        .I2(CO),
        .O(\vga_r[3]_i_1636_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \vga_r[3]_i_1637 
       (.I0(in_mouth2_3),
        .I1(\vga_r_reg[3]_i_1699_n_0 ),
        .I2(CO),
        .O(\vga_r[3]_i_1637_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1638 
       (.I0(dot_on3__26_n_91),
        .I1(dot_on3__28_n_91),
        .O(\vga_r[3]_i_1638_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1639 
       (.I0(dot_on3__28_n_92),
        .I1(dot_on3__26_n_92),
        .O(\vga_r[3]_i_1639_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_164 
       (.I0(dot_on3__30_n_98),
        .I1(p_1_in[7]),
        .O(\vga_r[3]_i_164_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1640 
       (.I0(dot_on3__28_n_93),
        .I1(dot_on3__26_n_93),
        .O(\vga_r[3]_i_1640_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1641 
       (.I0(dot_on3__28_n_94),
        .I1(dot_on3__26_n_94),
        .O(\vga_r[3]_i_1641_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1642 
       (.I0(dot_on3__14_n_91),
        .I1(dot_on3__16_n_91),
        .O(\vga_r[3]_i_1642_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1643 
       (.I0(dot_on3__16_n_92),
        .I1(dot_on3__14_n_92),
        .O(\vga_r[3]_i_1643_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1644 
       (.I0(dot_on3__16_n_93),
        .I1(dot_on3__14_n_93),
        .O(\vga_r[3]_i_1644_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_1645 
       (.I0(dot_on3__16_n_94),
        .I1(dot_on3__14_n_94),
        .O(\vga_r[3]_i_1645_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \vga_r[3]_i_1646 
       (.I0(\vga_r[3]_i_1701_n_0 ),
        .I1(\vga_r_reg[3]_i_1607_5 ),
        .I2(\vga_r[3]_i_1741 [0]),
        .I3(\vga_r[3]_i_1656_n_0 ),
        .I4(\vga_r[3]_i_1646_0 [2]),
        .I5(\vga_r_reg[3]_i_1607_4 ),
        .O(\vga_r[3]_i_1646_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \vga_r[3]_i_1647 
       (.I0(\vga_r[3]_i_1705_n_0 ),
        .I1(\vga_r_reg[3]_i_1607_2 ),
        .I2(\vga_r[3]_i_1778 [2]),
        .I3(\vga_r[3]_i_1656_n_0 ),
        .I4(\vga_r[3]_i_1646_0 [0]),
        .I5(\vga_r_reg[3]_i_1607_3 ),
        .O(\vga_r[3]_i_1647_n_0 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \vga_r[3]_i_1648 
       (.I0(\vga_r[3]_i_1709_n_0 ),
        .I1(\vga_r_reg[3]_i_1607_1 ),
        .I2(\vga_r[3]_i_1778 [0]),
        .I3(\vga_r[3]_i_1656_n_0 ),
        .I4(\vga_r[3]_i_1648_0 [2]),
        .I5(\vga_r_reg[3]_i_1607_0 ),
        .O(\vga_r[3]_i_1648_n_0 ));
  LUT6 #(
    .INIT(64'h0082AA820A8BAF8B)) 
    \vga_r[3]_i_1649 
       (.I0(\vga_r[3]_i_1713_n_0 ),
        .I1(y[1]),
        .I2(y[0]),
        .I3(\y[10] [4]),
        .I4(abs_dy0[0]),
        .I5(\vga_r[3]_i_1715_n_0 ),
        .O(\vga_r[3]_i_1649_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_165 
       (.I0(dot_on3__30_n_99),
        .I1(p_1_in[6]),
        .O(\vga_r[3]_i_165_n_0 ));
  LUT6 #(
    .INIT(64'h8888888222222282)) 
    \vga_r[3]_i_1650 
       (.I0(\vga_r[3]_i_1716_n_0 ),
        .I1(\vga_r_reg[3]_i_1607_4 ),
        .I2(\vga_r[3]_i_1646_0 [2]),
        .I3(\vga_r[3]_i_1623 [1]),
        .I4(\vga_r_reg[3]_i_1352_n_0 ),
        .I5(\vga_r[3]_i_1741 [0]),
        .O(\vga_r[3]_i_1650_n_0 ));
  LUT6 #(
    .INIT(64'h8888888222222282)) 
    \vga_r[3]_i_1651 
       (.I0(\vga_r[3]_i_1717_n_0 ),
        .I1(\vga_r_reg[3]_i_1607_3 ),
        .I2(\vga_r[3]_i_1646_0 [0]),
        .I3(\vga_r[3]_i_1623 [1]),
        .I4(\vga_r_reg[3]_i_1352_n_0 ),
        .I5(\vga_r[3]_i_1778 [2]),
        .O(\vga_r[3]_i_1651_n_0 ));
  LUT6 #(
    .INIT(64'h8888888222222282)) 
    \vga_r[3]_i_1652 
       (.I0(\vga_r[3]_i_1718_n_0 ),
        .I1(\vga_r_reg[3]_i_1607_0 ),
        .I2(\vga_r[3]_i_1648_0 [2]),
        .I3(\vga_r[3]_i_1623 [1]),
        .I4(\vga_r_reg[3]_i_1352_n_0 ),
        .I5(\vga_r[3]_i_1778 [0]),
        .O(\vga_r[3]_i_1652_n_0 ));
  LUT6 #(
    .INIT(64'hAAA800080002AAA2)) 
    \vga_r[3]_i_1653 
       (.I0(\vga_r[3]_i_1719_n_0 ),
        .I1(\vga_r[3]_i_1648_0 [0]),
        .I2(\vga_r[3]_i_1623 [1]),
        .I3(\vga_r_reg[3]_i_1352_n_0 ),
        .I4(O[0]),
        .I5(y[0]),
        .O(\vga_r[3]_i_1653_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \vga_r[3]_i_1656 
       (.I0(\vga_r[3]_i_1623 [1]),
        .I1(\vga_r_reg[3]_i_1352_n_0 ),
        .O(\vga_r[3]_i_1656_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \vga_r[3]_i_1659 
       (.I0(\vga_r[3]_i_1610_0 [3]),
        .I1(\vga_r[3]_i_1623 [1]),
        .I2(\vga_r_reg[3]_i_1352_n_0 ),
        .I3(\vga_r[3]_i_1728 [1]),
        .O(\vga_r[3]_i_1659_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_166 
       (.I0(dot_on3__30_n_100),
        .I1(p_1_in[5]),
        .O(\vga_r[3]_i_166_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h01FD)) 
    \vga_r[3]_i_1660 
       (.I0(\vga_r[3]_i_1610_0 [2]),
        .I1(\vga_r[3]_i_1623 [1]),
        .I2(\vga_r_reg[3]_i_1352_n_0 ),
        .I3(\vga_r[3]_i_1728 [0]),
        .O(\vga_r[3]_i_1660_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \vga_r[3]_i_1661 
       (.I0(\vga_r[3]_i_1610_0 [1]),
        .I1(\vga_r[3]_i_1623 [1]),
        .I2(\vga_r_reg[3]_i_1352_n_0 ),
        .I3(\vga_r[3]_i_1741 [3]),
        .O(\vga_r[3]_i_1661_n_0 ));
  LUT6 #(
    .INIT(64'h8787878887878777)) 
    \vga_r[3]_i_1666 
       (.I0(\y[10] [4]),
        .I1(abs_dy0[6]),
        .I2(\vga_r[3]_i_1728 [1]),
        .I3(\vga_r_reg[3]_i_1352_n_0 ),
        .I4(\vga_r[3]_i_1623 [1]),
        .I5(\vga_r[3]_i_1610_0 [3]),
        .O(\vga_r[3]_i_1666_n_0 ));
  LUT6 #(
    .INIT(64'hE21DE2E2E21D1D1D)) 
    \vga_r[3]_i_1667 
       (.I0(\vga_r[3]_i_1741 [3]),
        .I1(\vga_r[3]_i_1656_n_0 ),
        .I2(\vga_r[3]_i_1610_0 [1]),
        .I3(abs_dy0[4]),
        .I4(\y[10] [4]),
        .I5(\y[10] [3]),
        .O(\vga_r[3]_i_1667_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \vga_r[3]_i_1668 
       (.I0(in_mouth2_3),
        .I1(\vga_r_reg[3]_i_1699_n_0 ),
        .I2(CO),
        .O(\vga_r[3]_i_1668_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \vga_r[3]_i_1669 
       (.I0(in_mouth2_3),
        .I1(\vga_r_reg[3]_i_1699_n_0 ),
        .I2(CO),
        .O(\vga_r[3]_i_1669_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_167 
       (.I0(dot_on3__30_n_101),
        .I1(p_1_in[4]),
        .O(\vga_r[3]_i_167_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \vga_r[3]_i_1670 
       (.I0(in_mouth2_3),
        .I1(\vga_r_reg[3]_i_1699_n_0 ),
        .I2(CO),
        .O(\vga_r[3]_i_1670_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \vga_r[3]_i_1671 
       (.I0(in_mouth2_3),
        .I1(\vga_r_reg[3]_i_1699_n_0 ),
        .I2(CO),
        .O(\vga_r[3]_i_1671_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \vga_r[3]_i_1672 
       (.I0(in_mouth2_3),
        .I1(\vga_r_reg[3]_i_1699_n_0 ),
        .I2(CO),
        .O(\vga_r[3]_i_1672_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \vga_r[3]_i_1673 
       (.I0(in_mouth2_3),
        .I1(\vga_r_reg[3]_i_1699_n_0 ),
        .I2(CO),
        .O(\vga_r[3]_i_1673_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \vga_r[3]_i_1674 
       (.I0(in_mouth2_3),
        .I1(\vga_r_reg[3]_i_1699_n_0 ),
        .I2(CO),
        .O(\vga_r[3]_i_1674_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \vga_r[3]_i_1675 
       (.I0(in_mouth2_3),
        .I1(\vga_r_reg[3]_i_1699_n_0 ),
        .I2(CO),
        .O(\vga_r[3]_i_1675_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \vga_r[3]_i_1676 
       (.I0(in_mouth2_3),
        .I1(\vga_r_reg[3]_i_1699_n_0 ),
        .I2(CO),
        .O(\vga_r[3]_i_1676_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \vga_r[3]_i_1677 
       (.I0(in_mouth2_3),
        .I1(\vga_r_reg[3]_i_1699_n_0 ),
        .I2(CO),
        .O(\vga_r[3]_i_1677_n_0 ));
  LUT4 #(
    .INIT(16'h2901)) 
    \vga_r[3]_i_1678 
       (.I0(\vga_r_reg[3]_i_1699_n_0 ),
        .I1(CO),
        .I2(in_mouth2_3),
        .I3(in_mouth2_4[2]),
        .O(\vga_r[3]_i_1678_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_168 
       (.I0(dot_on3__30_n_102),
        .I1(p_1_in[3]),
        .O(\vga_r[3]_i_168_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \vga_r[3]_i_1680 
       (.I0(in_mouth2_3),
        .I1(\vga_r_reg[3]_i_1699_n_0 ),
        .I2(CO),
        .O(\vga_r[3]_i_1680_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \vga_r[3]_i_1681 
       (.I0(in_mouth2_3),
        .I1(\vga_r_reg[3]_i_1699_n_0 ),
        .I2(CO),
        .O(\vga_r[3]_i_1681_n_0 ));
  LUT4 #(
    .INIT(16'h1F7F)) 
    \vga_r[3]_i_1682 
       (.I0(in_mouth2_4[2]),
        .I1(in_mouth2_3),
        .I2(\vga_r_reg[3]_i_1699_n_0 ),
        .I3(CO),
        .O(\vga_r[3]_i_1682_n_0 ));
  LUT5 #(
    .INIT(32'hA995566A)) 
    \vga_r[3]_i_1683 
       (.I0(\vga_r_reg[3]_i_1619_0 ),
        .I1(in_mouth2_4[2]),
        .I2(in_mouth2_3),
        .I3(CO),
        .I4(\vga_r_reg[3]_i_1699_n_0 ),
        .O(\vga_r[3]_i_1683_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_169 
       (.I0(dot_on3__30_n_103),
        .I1(p_1_in[2]),
        .O(\vga_r[3]_i_169_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202020222)) 
    \vga_r[3]_i_17 
       (.I0(\vga_r[3]_i_67_n_0 ),
        .I1(\vga_r[3]_i_68_n_0 ),
        .I2(dot_on25_out[5]),
        .I3(dot_on25_out[4]),
        .I4(dot_on25_out[3]),
        .I5(dot_on25_out[2]),
        .O(\vga_r[3]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_170 
       (.I0(dot_on3__30_n_104),
        .I1(p_1_in[1]),
        .O(\vga_r[3]_i_170_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \vga_r[3]_i_1701 
       (.I0(\vga_r[3]_i_1646_0 [3]),
        .I1(\vga_r[3]_i_1623 [1]),
        .I2(\vga_r_reg[3]_i_1352_n_0 ),
        .I3(\vga_r[3]_i_1741 [1]),
        .O(\vga_r[3]_i_1701_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \vga_r[3]_i_1705 
       (.I0(\vga_r[3]_i_1646_0 [1]),
        .I1(\vga_r[3]_i_1623 [1]),
        .I2(\vga_r_reg[3]_i_1352_n_0 ),
        .I3(\vga_r[3]_i_1778 [3]),
        .O(\vga_r[3]_i_1705_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \vga_r[3]_i_1709 
       (.I0(\vga_r[3]_i_1648_0 [3]),
        .I1(\vga_r[3]_i_1623 [1]),
        .I2(\vga_r_reg[3]_i_1352_n_0 ),
        .I3(\vga_r[3]_i_1778 [1]),
        .O(\vga_r[3]_i_1709_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_171 
       (.I0(dot_on3__30_n_105),
        .I1(p_1_in[0]),
        .O(\vga_r[3]_i_171_n_0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \vga_r[3]_i_1713 
       (.I0(\vga_r[3]_i_1648_0 [1]),
        .I1(\vga_r[3]_i_1623 [1]),
        .I2(\vga_r_reg[3]_i_1352_n_0 ),
        .I3(O[1]),
        .O(\vga_r[3]_i_1713_n_0 ));
  LUT4 #(
    .INIT(16'h01FD)) 
    \vga_r[3]_i_1715 
       (.I0(\vga_r[3]_i_1648_0 [0]),
        .I1(\vga_r[3]_i_1623 [1]),
        .I2(\vga_r_reg[3]_i_1352_n_0 ),
        .I3(O[0]),
        .O(\vga_r[3]_i_1715_n_0 ));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    \vga_r[3]_i_1716 
       (.I0(\vga_r[3]_i_1741 [1]),
        .I1(\vga_r[3]_i_1656_n_0 ),
        .I2(\vga_r[3]_i_1646_0 [3]),
        .I3(\y[10] [2]),
        .I4(\y[10] [4]),
        .I5(abs_dy0[3]),
        .O(\vga_r[3]_i_1716_n_0 ));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    \vga_r[3]_i_1717 
       (.I0(\vga_r[3]_i_1778 [3]),
        .I1(\vga_r[3]_i_1656_n_0 ),
        .I2(\vga_r[3]_i_1646_0 [1]),
        .I3(\y[10] [0]),
        .I4(\y[10] [4]),
        .I5(abs_dy0[2]),
        .O(\vga_r[3]_i_1717_n_0 ));
  LUT6 #(
    .INIT(64'hE21DE2E2E21D1D1D)) 
    \vga_r[3]_i_1718 
       (.I0(\vga_r[3]_i_1778 [1]),
        .I1(\vga_r[3]_i_1656_n_0 ),
        .I2(\vga_r[3]_i_1648_0 [3]),
        .I3(abs_dy0[1]),
        .I4(\y[10] [4]),
        .I5(A[3]),
        .O(\vga_r[3]_i_1718_n_0 ));
  LUT6 #(
    .INIT(64'hE2E2E21D1D1DE21D)) 
    \vga_r[3]_i_1719 
       (.I0(O[1]),
        .I1(\vga_r[3]_i_1656_n_0 ),
        .I2(\vga_r[3]_i_1648_0 [1]),
        .I3(A[1]),
        .I4(\y[10] [4]),
        .I5(abs_dy0[0]),
        .O(\vga_r[3]_i_1719_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_174 
       (.I0(dot_on233_out[22]),
        .I1(dot_on233_out[25]),
        .I2(dot_on233_out[15]),
        .I3(dot_on233_out[17]),
        .O(\vga_r[3]_i_174_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_175 
       (.I0(dot_on233_out[16]),
        .I1(dot_on233_out[29]),
        .I2(dot_on233_out[18]),
        .I3(dot_on233_out[21]),
        .O(\vga_r[3]_i_175_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_176 
       (.I0(dot_on233_out[6]),
        .I1(dot_on233_out[24]),
        .I2(dot_on233_out[20]),
        .I3(dot_on233_out[9]),
        .I4(dot_on233_out[23]),
        .I5(dot_on233_out[8]),
        .O(\vga_r[3]_i_176_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vga_r[3]_i_1761 
       (.I0(in_mouth2_n_87),
        .O(\vga_r[3]_i_1761_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vga_r[3]_i_1762 
       (.I0(in_mouth2_n_88),
        .I1(in_mouth2_n_87),
        .O(\vga_r[3]_i_1762_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \vga_r[3]_i_1764 
       (.I0(in_mouth2_n_90),
        .I1(in_mouth2_n_88),
        .O(\vga_r[3]_i_1764_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vga_r[3]_i_1765 
       (.I0(in_mouth2_n_87),
        .O(\vga_r[3]_i_1765_n_0 ));
  LUT3 #(
    .INIT(8'h2D)) 
    \vga_r[3]_i_1766 
       (.I0(in_mouth2_n_87),
        .I1(in_mouth2_n_89),
        .I2(in_mouth2_n_88),
        .O(\vga_r[3]_i_1766_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \vga_r[3]_i_1767 
       (.I0(in_mouth2_n_88),
        .I1(in_mouth2_n_90),
        .I2(in_mouth2_n_87),
        .I3(in_mouth2_n_89),
        .O(\vga_r[3]_i_1767_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vga_r[3]_i_1769 
       (.I0(in_mouth2_n_87),
        .O(\vga_r[3]_i_1769_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_177 
       (.I0(dot_on233_out[11]),
        .I1(dot_on233_out[14]),
        .I2(dot_on233_out[12]),
        .I3(dot_on233_out[13]),
        .O(\vga_r[3]_i_177_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vga_r[3]_i_1770 
       (.I0(in_mouth2_n_88),
        .I1(in_mouth2_n_87),
        .O(\vga_r[3]_i_1770_n_0 ));
  LUT6 #(
    .INIT(64'hE80000E800E8E800)) 
    \vga_r[3]_i_1786 
       (.I0(\vga_r_reg[3]_i_1857_n_4 ),
        .I1(\vga_r_reg[3]_i_1698_n_7 ),
        .I2(\vga_r_reg[3]_i_1847_n_7 ),
        .I3(in_mouth2_0),
        .I4(in_mouth2_1[0]),
        .I5(in_mouth2_2[0]),
        .O(\vga_r[3]_i_1786_n_0 ));
  LUT6 #(
    .INIT(64'hE80000E800E8E800)) 
    \vga_r[3]_i_1787 
       (.I0(\vga_r_reg[3]_i_1857_n_5 ),
        .I1(\vga_r_reg[3]_i_1760_n_4 ),
        .I2(\vga_r_reg[3]_i_1858_n_4 ),
        .I3(\vga_r_reg[3]_i_1698_n_7 ),
        .I4(\vga_r_reg[3]_i_1847_n_7 ),
        .I5(\vga_r_reg[3]_i_1857_n_4 ),
        .O(\vga_r[3]_i_1787_n_0 ));
  LUT6 #(
    .INIT(64'hE80000E800E8E800)) 
    \vga_r[3]_i_1788 
       (.I0(\vga_r_reg[3]_i_1857_n_6 ),
        .I1(\vga_r_reg[3]_i_1760_n_5 ),
        .I2(\vga_r_reg[3]_i_1858_n_5 ),
        .I3(\vga_r_reg[3]_i_1760_n_4 ),
        .I4(\vga_r_reg[3]_i_1858_n_4 ),
        .I5(\vga_r_reg[3]_i_1857_n_5 ),
        .O(\vga_r[3]_i_1788_n_0 ));
  LUT6 #(
    .INIT(64'hE80000E800E8E800)) 
    \vga_r[3]_i_1789 
       (.I0(\vga_r_reg[3]_i_1857_n_7 ),
        .I1(\vga_r_reg[3]_i_1760_n_6 ),
        .I2(\vga_r_reg[3]_i_1858_n_6 ),
        .I3(\vga_r_reg[3]_i_1760_n_5 ),
        .I4(\vga_r_reg[3]_i_1858_n_5 ),
        .I5(\vga_r_reg[3]_i_1857_n_6 ),
        .O(\vga_r[3]_i_1789_n_0 ));
  LUT5 #(
    .INIT(32'h99969666)) 
    \vga_r[3]_i_1790 
       (.I0(\vga_r[3]_i_1786_n_0 ),
        .I1(\vga_r_reg[3]_i_1720_1 ),
        .I2(in_mouth2_1[0]),
        .I3(in_mouth2_0),
        .I4(in_mouth2_2[0]),
        .O(\vga_r[3]_i_1790_n_0 ));
  LUT5 #(
    .INIT(32'h66696999)) 
    \vga_r[3]_i_1791 
       (.I0(\vga_r[3]_i_1787_n_0 ),
        .I1(\vga_r_reg[3]_i_1720_0 ),
        .I2(\vga_r_reg[3]_i_1847_n_7 ),
        .I3(\vga_r_reg[3]_i_1698_n_7 ),
        .I4(\vga_r_reg[3]_i_1857_n_4 ),
        .O(\vga_r[3]_i_1791_n_0 ));
  LUT5 #(
    .INIT(32'h66696999)) 
    \vga_r[3]_i_1792 
       (.I0(\vga_r[3]_i_1788_n_0 ),
        .I1(\vga_r[3]_i_1861_n_0 ),
        .I2(\vga_r_reg[3]_i_1858_n_4 ),
        .I3(\vga_r_reg[3]_i_1760_n_4 ),
        .I4(\vga_r_reg[3]_i_1857_n_5 ),
        .O(\vga_r[3]_i_1792_n_0 ));
  LUT5 #(
    .INIT(32'h66696999)) 
    \vga_r[3]_i_1793 
       (.I0(\vga_r[3]_i_1789_n_0 ),
        .I1(\vga_r[3]_i_1862_n_0 ),
        .I2(\vga_r_reg[3]_i_1858_n_5 ),
        .I3(\vga_r_reg[3]_i_1760_n_5 ),
        .I4(\vga_r_reg[3]_i_1857_n_6 ),
        .O(\vga_r[3]_i_1793_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202020222)) 
    \vga_r[3]_i_18 
       (.I0(\vga_r[3]_i_71_n_0 ),
        .I1(\vga_r[3]_i_72_n_0 ),
        .I2(dot_on225_out[5]),
        .I3(dot_on225_out[4]),
        .I4(dot_on225_out[3]),
        .I5(dot_on225_out[2]),
        .O(\vga_r[3]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_180 
       (.I0(dot_on3__51_n_98),
        .I1(p_1_in[7]),
        .O(\vga_r[3]_i_180_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_181 
       (.I0(dot_on3__51_n_99),
        .I1(p_1_in[6]),
        .O(\vga_r[3]_i_181_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \vga_r[3]_i_1813 
       (.I0(\vga_r_reg[3]_i_1742_n_7 ),
        .I1(in_mouth2_n_87),
        .O(\vga_r[3]_i_1813_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \vga_r[3]_i_1814 
       (.I0(\vga_r_reg[3]_i_1799_n_4 ),
        .I1(in_mouth2_n_88),
        .O(\vga_r[3]_i_1814_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \vga_r[3]_i_1815 
       (.I0(\vga_r_reg[3]_i_1799_n_5 ),
        .I1(in_mouth2_n_89),
        .O(\vga_r[3]_i_1815_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \vga_r[3]_i_1816 
       (.I0(\vga_r_reg[3]_i_1799_n_6 ),
        .I1(in_mouth2_n_90),
        .O(\vga_r[3]_i_1816_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \vga_r[3]_i_1817 
       (.I0(in_mouth2_n_87),
        .I1(\vga_r_reg[3]_i_1742_n_7 ),
        .I2(\vga_r[3]_i_1750 [0]),
        .O(\vga_r[3]_i_1817_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \vga_r[3]_i_1818 
       (.I0(in_mouth2_n_88),
        .I1(\vga_r_reg[3]_i_1799_n_4 ),
        .I2(\vga_r_reg[3]_i_1742_n_7 ),
        .I3(in_mouth2_n_87),
        .O(\vga_r[3]_i_1818_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \vga_r[3]_i_1819 
       (.I0(in_mouth2_n_89),
        .I1(\vga_r_reg[3]_i_1799_n_5 ),
        .I2(\vga_r_reg[3]_i_1799_n_4 ),
        .I3(in_mouth2_n_88),
        .O(\vga_r[3]_i_1819_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_182 
       (.I0(dot_on3__51_n_100),
        .I1(p_1_in[5]),
        .O(\vga_r[3]_i_182_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \vga_r[3]_i_1820 
       (.I0(in_mouth2_n_90),
        .I1(\vga_r_reg[3]_i_1799_n_6 ),
        .I2(\vga_r_reg[3]_i_1799_n_5 ),
        .I3(in_mouth2_n_89),
        .O(\vga_r[3]_i_1820_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vga_r[3]_i_1822 
       (.I0(in_mouth2_n_88),
        .O(\vga_r[3]_i_1822_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vga_r[3]_i_1823 
       (.I0(in_mouth2_n_89),
        .I1(in_mouth2_n_87),
        .O(\vga_r[3]_i_1823_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vga_r[3]_i_1824 
       (.I0(in_mouth2_n_90),
        .I1(in_mouth2_n_88),
        .O(\vga_r[3]_i_1824_n_0 ));
  LUT3 #(
    .INIT(8'h8E)) 
    \vga_r[3]_i_1825 
       (.I0(in_mouth2_n_88),
        .I1(in_mouth2_n_92),
        .I2(in_mouth2_n_90),
        .O(\vga_r[3]_i_1825_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \vga_r[3]_i_1826 
       (.I0(in_mouth2_n_87),
        .I1(in_mouth2_n_89),
        .I2(in_mouth2_n_88),
        .O(\vga_r[3]_i_1826_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \vga_r[3]_i_1827 
       (.I0(in_mouth2_n_88),
        .I1(in_mouth2_n_90),
        .I2(in_mouth2_n_87),
        .I3(in_mouth2_n_89),
        .O(\vga_r[3]_i_1827_n_0 ));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    \vga_r[3]_i_1828 
       (.I0(in_mouth2_n_89),
        .I1(in_mouth2_n_91),
        .I2(in_mouth2_n_87),
        .I3(in_mouth2_n_88),
        .I4(in_mouth2_n_90),
        .O(\vga_r[3]_i_1828_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \vga_r[3]_i_1829 
       (.I0(in_mouth2_n_90),
        .I1(in_mouth2_n_92),
        .I2(in_mouth2_n_88),
        .I3(in_mouth2_n_89),
        .I4(in_mouth2_n_87),
        .I5(in_mouth2_n_91),
        .O(\vga_r[3]_i_1829_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_183 
       (.I0(dot_on3__51_n_101),
        .I1(p_1_in[4]),
        .O(\vga_r[3]_i_183_n_0 ));
  LUT3 #(
    .INIT(8'h4D)) 
    \vga_r[3]_i_1830 
       (.I0(in_mouth2_n_89),
        .I1(in_mouth2_n_91),
        .I2(in_mouth2_n_87),
        .O(\vga_r[3]_i_1830_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1831 
       (.I0(in_mouth2_n_91),
        .I1(in_mouth2_n_87),
        .I2(in_mouth2_n_89),
        .O(\vga_r[3]_i_1831_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1832 
       (.I0(in_mouth2_n_92),
        .I1(in_mouth2_n_88),
        .I2(in_mouth2_n_90),
        .O(\vga_r[3]_i_1832_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1833 
       (.I0(in_mouth2_n_93),
        .I1(in_mouth2_n_89),
        .I2(in_mouth2_n_91),
        .O(\vga_r[3]_i_1833_n_0 ));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \vga_r[3]_i_1834 
       (.I0(in_mouth2_n_87),
        .I1(in_mouth2_n_91),
        .I2(in_mouth2_n_89),
        .I3(in_mouth2_n_88),
        .I4(in_mouth2_n_90),
        .O(\vga_r[3]_i_1834_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \vga_r[3]_i_1835 
       (.I0(in_mouth2_n_88),
        .I1(in_mouth2_n_92),
        .I2(in_mouth2_n_90),
        .I3(in_mouth2_n_89),
        .I4(in_mouth2_n_87),
        .I5(in_mouth2_n_91),
        .O(\vga_r[3]_i_1835_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \vga_r[3]_i_1836 
       (.I0(in_mouth2_n_89),
        .I1(in_mouth2_n_93),
        .I2(in_mouth2_n_91),
        .I3(in_mouth2_n_90),
        .I4(in_mouth2_n_88),
        .I5(in_mouth2_n_92),
        .O(\vga_r[3]_i_1836_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \vga_r[3]_i_1837 
       (.I0(in_mouth2_n_90),
        .I1(in_mouth2_n_94),
        .I2(in_mouth2_n_92),
        .I3(in_mouth2_n_91),
        .I4(in_mouth2_n_89),
        .I5(in_mouth2_n_93),
        .O(\vga_r[3]_i_1837_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vga_r[3]_i_1839 
       (.I0(in_mouth2_n_88),
        .O(\vga_r[3]_i_1839_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_184 
       (.I0(dot_on3__51_n_102),
        .I1(p_1_in[3]),
        .O(\vga_r[3]_i_184_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vga_r[3]_i_1840 
       (.I0(in_mouth2_n_89),
        .I1(in_mouth2_n_87),
        .O(\vga_r[3]_i_1840_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \vga_r[3]_i_1841 
       (.I0(in_mouth2_n_91),
        .I1(in_mouth2_n_89),
        .O(\vga_r[3]_i_1841_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \vga_r[3]_i_1842 
       (.I0(in_mouth2_n_92),
        .I1(in_mouth2_n_90),
        .O(\vga_r[3]_i_1842_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \vga_r[3]_i_1843 
       (.I0(in_mouth2_n_87),
        .I1(in_mouth2_n_89),
        .I2(in_mouth2_n_88),
        .O(\vga_r[3]_i_1843_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \vga_r[3]_i_1844 
       (.I0(in_mouth2_n_88),
        .I1(in_mouth2_n_90),
        .I2(in_mouth2_n_87),
        .I3(in_mouth2_n_89),
        .O(\vga_r[3]_i_1844_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \vga_r[3]_i_1845 
       (.I0(in_mouth2_n_89),
        .I1(in_mouth2_n_91),
        .I2(in_mouth2_n_88),
        .I3(in_mouth2_n_90),
        .O(\vga_r[3]_i_1845_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \vga_r[3]_i_1846 
       (.I0(in_mouth2_n_90),
        .I1(in_mouth2_n_92),
        .I2(in_mouth2_n_89),
        .I3(in_mouth2_n_91),
        .O(\vga_r[3]_i_1846_n_0 ));
  LUT6 #(
    .INIT(64'hE80000E800E8E800)) 
    \vga_r[3]_i_1849 
       (.I0(\vga_r_reg[3]_i_1927_n_4 ),
        .I1(\vga_r_reg[3]_i_1760_n_7 ),
        .I2(\vga_r_reg[3]_i_1858_n_7 ),
        .I3(\vga_r_reg[3]_i_1760_n_6 ),
        .I4(\vga_r_reg[3]_i_1858_n_6 ),
        .I5(\vga_r_reg[3]_i_1857_n_7 ),
        .O(\vga_r[3]_i_1849_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_185 
       (.I0(dot_on3__51_n_103),
        .I1(p_1_in[2]),
        .O(\vga_r[3]_i_185_n_0 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \vga_r[3]_i_1850 
       (.I0(\vga_r_reg[3]_i_1928_n_4 ),
        .I1(\vga_r_reg[3]_i_1821_n_4 ),
        .I2(\vga_r_reg[3]_i_1927_n_5 ),
        .I3(\vga_r_reg[3]_i_1929_n_1 ),
        .I4(\vga_r[3]_i_1930_n_0 ),
        .O(\vga_r[3]_i_1850_n_0 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \vga_r[3]_i_1851 
       (.I0(\vga_r_reg[3]_i_1928_n_5 ),
        .I1(\vga_r_reg[3]_i_1821_n_5 ),
        .I2(\vga_r_reg[3]_i_1927_n_6 ),
        .I3(\vga_r_reg[3]_i_1929_n_6 ),
        .I4(\vga_r[3]_i_1931_n_0 ),
        .O(\vga_r[3]_i_1851_n_0 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \vga_r[3]_i_1852 
       (.I0(\vga_r_reg[3]_i_1928_n_6 ),
        .I1(\vga_r_reg[3]_i_1821_n_6 ),
        .I2(\vga_r_reg[3]_i_1927_n_7 ),
        .I3(\vga_r_reg[3]_i_1929_n_7 ),
        .I4(\vga_r[3]_i_1932_n_0 ),
        .O(\vga_r[3]_i_1852_n_0 ));
  LUT5 #(
    .INIT(32'h66696999)) 
    \vga_r[3]_i_1853 
       (.I0(\vga_r[3]_i_1849_n_0 ),
        .I1(\vga_r[3]_i_1933_n_0 ),
        .I2(\vga_r_reg[3]_i_1858_n_6 ),
        .I3(\vga_r_reg[3]_i_1760_n_6 ),
        .I4(\vga_r_reg[3]_i_1857_n_7 ),
        .O(\vga_r[3]_i_1853_n_0 ));
  LUT5 #(
    .INIT(32'h66696999)) 
    \vga_r[3]_i_1854 
       (.I0(\vga_r[3]_i_1850_n_0 ),
        .I1(\vga_r[3]_i_1934_n_0 ),
        .I2(\vga_r_reg[3]_i_1858_n_7 ),
        .I3(\vga_r_reg[3]_i_1760_n_7 ),
        .I4(\vga_r_reg[3]_i_1927_n_4 ),
        .O(\vga_r[3]_i_1854_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \vga_r[3]_i_1855 
       (.I0(\vga_r[3]_i_1851_n_0 ),
        .I1(\vga_r[3]_i_1935_n_0 ),
        .I2(\vga_r_reg[3]_i_1927_n_4 ),
        .I3(\vga_r_reg[3]_i_1760_n_7 ),
        .I4(\vga_r_reg[3]_i_1858_n_7 ),
        .I5(\vga_r_reg[3]_i_1929_n_1 ),
        .O(\vga_r[3]_i_1855_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \vga_r[3]_i_1856 
       (.I0(\vga_r[3]_i_1852_n_0 ),
        .I1(\vga_r[3]_i_1936_n_0 ),
        .I2(\vga_r_reg[3]_i_1927_n_5 ),
        .I3(\vga_r_reg[3]_i_1821_n_4 ),
        .I4(\vga_r_reg[3]_i_1928_n_4 ),
        .I5(\vga_r_reg[3]_i_1929_n_6 ),
        .O(\vga_r[3]_i_1856_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_186 
       (.I0(dot_on3__51_n_104),
        .I1(p_1_in[1]),
        .O(\vga_r[3]_i_186_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \vga_r[3]_i_1861 
       (.I0(\vga_r_reg[3]_i_1857_n_4 ),
        .I1(\vga_r_reg[3]_i_1847_n_7 ),
        .I2(\vga_r_reg[3]_i_1698_n_7 ),
        .O(\vga_r[3]_i_1861_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \vga_r[3]_i_1862 
       (.I0(\vga_r_reg[3]_i_1857_n_5 ),
        .I1(\vga_r_reg[3]_i_1858_n_4 ),
        .I2(\vga_r_reg[3]_i_1760_n_4 ),
        .O(\vga_r[3]_i_1862_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1863 
       (.I0(in_mouth2_n_94),
        .I1(in_mouth2_n_90),
        .I2(in_mouth2_n_92),
        .O(\vga_r[3]_i_1863_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1864 
       (.I0(in_mouth2_n_91),
        .I1(in_mouth2_n_93),
        .I2(in_mouth2_n_95),
        .O(\vga_r[3]_i_1864_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1865 
       (.I0(in_mouth2_n_92),
        .I1(in_mouth2_n_94),
        .I2(in_mouth2_n_96),
        .O(\vga_r[3]_i_1865_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1866 
       (.I0(in_mouth2_n_97),
        .I1(in_mouth2_n_93),
        .I2(in_mouth2_n_95),
        .O(\vga_r[3]_i_1866_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \vga_r[3]_i_1867 
       (.I0(in_mouth2_n_91),
        .I1(in_mouth2_n_95),
        .I2(in_mouth2_n_93),
        .I3(in_mouth2_n_92),
        .I4(in_mouth2_n_90),
        .I5(in_mouth2_n_94),
        .O(\vga_r[3]_i_1867_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \vga_r[3]_i_1868 
       (.I0(in_mouth2_n_92),
        .I1(in_mouth2_n_96),
        .I2(in_mouth2_n_94),
        .I3(in_mouth2_n_95),
        .I4(in_mouth2_n_93),
        .I5(in_mouth2_n_91),
        .O(\vga_r[3]_i_1868_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \vga_r[3]_i_1869 
       (.I0(in_mouth2_n_93),
        .I1(in_mouth2_n_97),
        .I2(in_mouth2_n_95),
        .I3(in_mouth2_n_96),
        .I4(in_mouth2_n_94),
        .I5(in_mouth2_n_92),
        .O(\vga_r[3]_i_1869_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_187 
       (.I0(dot_on3__51_n_105),
        .I1(p_1_in[0]),
        .O(\vga_r[3]_i_187_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \vga_r[3]_i_1870 
       (.I0(in_mouth2_n_94),
        .I1(in_mouth2_n_98),
        .I2(in_mouth2_n_96),
        .I3(in_mouth2_n_95),
        .I4(in_mouth2_n_93),
        .I5(in_mouth2_n_97),
        .O(\vga_r[3]_i_1870_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \vga_r[3]_i_1885 
       (.I0(\vga_r_reg[3]_i_1799_n_7 ),
        .I1(in_mouth2_n_91),
        .O(\vga_r[3]_i_1885_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \vga_r[3]_i_1886 
       (.I0(\vga_r_reg[3]_i_1871_n_4 ),
        .I1(in_mouth2_n_92),
        .O(\vga_r[3]_i_1886_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \vga_r[3]_i_1887 
       (.I0(\vga_r_reg[3]_i_1871_n_5 ),
        .I1(in_mouth2_n_93),
        .O(\vga_r[3]_i_1887_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \vga_r[3]_i_1888 
       (.I0(\vga_r_reg[3]_i_1871_n_6 ),
        .I1(in_mouth2_n_94),
        .O(\vga_r[3]_i_1888_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \vga_r[3]_i_1889 
       (.I0(in_mouth2_n_91),
        .I1(\vga_r_reg[3]_i_1799_n_7 ),
        .I2(\vga_r_reg[3]_i_1799_n_6 ),
        .I3(in_mouth2_n_90),
        .O(\vga_r[3]_i_1889_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \vga_r[3]_i_1890 
       (.I0(in_mouth2_n_92),
        .I1(\vga_r_reg[3]_i_1871_n_4 ),
        .I2(\vga_r_reg[3]_i_1799_n_7 ),
        .I3(in_mouth2_n_91),
        .O(\vga_r[3]_i_1890_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \vga_r[3]_i_1891 
       (.I0(in_mouth2_n_93),
        .I1(\vga_r_reg[3]_i_1871_n_5 ),
        .I2(\vga_r_reg[3]_i_1871_n_4 ),
        .I3(in_mouth2_n_92),
        .O(\vga_r[3]_i_1891_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \vga_r[3]_i_1892 
       (.I0(in_mouth2_n_94),
        .I1(\vga_r_reg[3]_i_1871_n_6 ),
        .I2(\vga_r_reg[3]_i_1871_n_5 ),
        .I3(in_mouth2_n_93),
        .O(\vga_r[3]_i_1892_n_0 ));
  LUT3 #(
    .INIT(8'h8E)) 
    \vga_r[3]_i_1894 
       (.I0(in_mouth2_n_89),
        .I1(in_mouth2_n_93),
        .I2(in_mouth2_n_91),
        .O(\vga_r[3]_i_1894_n_0 ));
  LUT3 #(
    .INIT(8'h8E)) 
    \vga_r[3]_i_1895 
       (.I0(in_mouth2_n_90),
        .I1(in_mouth2_n_94),
        .I2(in_mouth2_n_92),
        .O(\vga_r[3]_i_1895_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \vga_r[3]_i_1896 
       (.I0(in_mouth2_n_95),
        .I1(in_mouth2_n_93),
        .I2(in_mouth2_n_91),
        .O(\vga_r[3]_i_1896_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \vga_r[3]_i_1897 
       (.I0(in_mouth2_n_96),
        .I1(in_mouth2_n_94),
        .I2(in_mouth2_n_92),
        .O(\vga_r[3]_i_1897_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \vga_r[3]_i_1898 
       (.I0(in_mouth2_n_91),
        .I1(in_mouth2_n_93),
        .I2(in_mouth2_n_89),
        .I3(in_mouth2_n_90),
        .I4(in_mouth2_n_88),
        .I5(in_mouth2_n_92),
        .O(\vga_r[3]_i_1898_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \vga_r[3]_i_1899 
       (.I0(in_mouth2_n_92),
        .I1(in_mouth2_n_94),
        .I2(in_mouth2_n_90),
        .I3(in_mouth2_n_91),
        .I4(in_mouth2_n_89),
        .I5(in_mouth2_n_93),
        .O(\vga_r[3]_i_1899_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF10101010)) 
    \vga_r[3]_i_19 
       (.I0(\vga_r[3]_i_75_n_0 ),
        .I1(\vga_r[3]_i_76_n_0 ),
        .I2(\vga_r[3]_i_77_n_0 ),
        .I3(\vga_r[3]_i_78_n_0 ),
        .I4(\vga_r[3]_i_79_n_0 ),
        .I5(\vga_r[3]_i_80_n_0 ),
        .O(\vga_r[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \vga_r[3]_i_1900 
       (.I0(in_mouth2_n_91),
        .I1(in_mouth2_n_93),
        .I2(in_mouth2_n_95),
        .I3(in_mouth2_n_92),
        .I4(in_mouth2_n_90),
        .I5(in_mouth2_n_94),
        .O(\vga_r[3]_i_1900_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \vga_r[3]_i_1901 
       (.I0(in_mouth2_n_92),
        .I1(in_mouth2_n_94),
        .I2(in_mouth2_n_96),
        .I3(in_mouth2_n_95),
        .I4(in_mouth2_n_93),
        .I5(in_mouth2_n_91),
        .O(\vga_r[3]_i_1901_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \vga_r[3]_i_1902 
       (.I0(in_mouth2_n_93),
        .I1(in_mouth2_n_91),
        .O(\vga_r[3]_i_1902_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \vga_r[3]_i_1903 
       (.I0(in_mouth2_n_94),
        .I1(in_mouth2_n_92),
        .O(\vga_r[3]_i_1903_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vga_r[3]_i_1904 
       (.I0(in_mouth2_n_94),
        .I1(in_mouth2_n_92),
        .O(\vga_r[3]_i_1904_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \vga_r[3]_i_1905 
       (.I0(in_mouth2_n_96),
        .I1(in_mouth2_n_94),
        .I2(in_mouth2_n_88),
        .O(\vga_r[3]_i_1905_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \vga_r[3]_i_1906 
       (.I0(in_mouth2_n_91),
        .I1(in_mouth2_n_93),
        .I2(in_mouth2_n_90),
        .I3(in_mouth2_n_92),
        .O(\vga_r[3]_i_1906_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \vga_r[3]_i_1907 
       (.I0(in_mouth2_n_92),
        .I1(in_mouth2_n_94),
        .I2(in_mouth2_n_91),
        .I3(in_mouth2_n_93),
        .O(\vga_r[3]_i_1907_n_0 ));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \vga_r[3]_i_1908 
       (.I0(in_mouth2_n_87),
        .I1(in_mouth2_n_93),
        .I2(in_mouth2_n_95),
        .I3(in_mouth2_n_92),
        .I4(in_mouth2_n_94),
        .O(\vga_r[3]_i_1908_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \vga_r[3]_i_1909 
       (.I0(\vga_r[3]_i_1905_n_0 ),
        .I1(in_mouth2_n_95),
        .I2(in_mouth2_n_93),
        .I3(in_mouth2_n_87),
        .O(\vga_r[3]_i_1909_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_191 
       (.I0(dot_on27_out[11]),
        .I1(dot_on27_out[28]),
        .I2(dot_on27_out[15]),
        .I3(dot_on27_out[22]),
        .O(\vga_r[3]_i_191_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1910 
       (.I0(in_mouth2_n_98),
        .I1(in_mouth2_n_94),
        .I2(in_mouth2_n_96),
        .O(\vga_r[3]_i_1910_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1911 
       (.I0(in_mouth2_n_99),
        .I1(in_mouth2_n_95),
        .I2(in_mouth2_n_97),
        .O(\vga_r[3]_i_1911_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1912 
       (.I0(in_mouth2_n_96),
        .I1(in_mouth2_n_100),
        .I2(in_mouth2_n_98),
        .O(\vga_r[3]_i_1912_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1913 
       (.I0(in_mouth2_n_97),
        .I1(in_mouth2_n_101),
        .I2(in_mouth2_n_99),
        .O(\vga_r[3]_i_1913_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \vga_r[3]_i_1914 
       (.I0(in_mouth2_n_95),
        .I1(in_mouth2_n_99),
        .I2(in_mouth2_n_97),
        .I3(in_mouth2_n_96),
        .I4(in_mouth2_n_94),
        .I5(in_mouth2_n_98),
        .O(\vga_r[3]_i_1914_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \vga_r[3]_i_1915 
       (.I0(in_mouth2_n_96),
        .I1(in_mouth2_n_100),
        .I2(in_mouth2_n_98),
        .I3(in_mouth2_n_97),
        .I4(in_mouth2_n_95),
        .I5(in_mouth2_n_99),
        .O(\vga_r[3]_i_1915_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \vga_r[3]_i_1916 
       (.I0(in_mouth2_n_97),
        .I1(in_mouth2_n_101),
        .I2(in_mouth2_n_99),
        .I3(in_mouth2_n_98),
        .I4(in_mouth2_n_100),
        .I5(in_mouth2_n_96),
        .O(\vga_r[3]_i_1916_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \vga_r[3]_i_1917 
       (.I0(in_mouth2_n_98),
        .I1(in_mouth2_n_100),
        .I2(in_mouth2_n_102),
        .I3(in_mouth2_n_99),
        .I4(in_mouth2_n_101),
        .I5(in_mouth2_n_97),
        .O(\vga_r[3]_i_1917_n_0 ));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \vga_r[3]_i_1919 
       (.I0(in_mouth2_n_105),
        .I1(\vga_r_reg[3]_i_1821_n_7 ),
        .I2(\vga_r_reg[3]_i_1993_n_4 ),
        .I3(\vga_r_reg[3]_i_1994_n_4 ),
        .I4(\vga_r[3]_i_1995_n_0 ),
        .O(\vga_r[3]_i_1919_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_192 
       (.I0(dot_on27_out[20]),
        .I1(dot_on27_out[23]),
        .I2(dot_on27_out[9]),
        .I3(dot_on27_out[18]),
        .O(\vga_r[3]_i_192_n_0 ));
  LUT6 #(
    .INIT(64'hEBBE822882288228)) 
    \vga_r[3]_i_1920 
       (.I0(\vga_r_reg[3]_i_1994_n_5 ),
        .I1(in_mouth2_n_105),
        .I2(\vga_r_reg[3]_i_1821_n_7 ),
        .I3(\vga_r_reg[3]_i_1993_n_4 ),
        .I4(\vga_r_reg[3]_i_1993_n_5 ),
        .I5(\vga_r_reg[3]_i_1893_n_4 ),
        .O(\vga_r[3]_i_1920_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \vga_r[3]_i_1921 
       (.I0(\vga_r_reg[3]_i_1994_n_6 ),
        .I1(\vga_r_reg[3]_i_1893_n_4 ),
        .I2(\vga_r_reg[3]_i_1993_n_5 ),
        .I3(\vga_r_reg[3]_i_1993_n_6 ),
        .I4(\vga_r_reg[3]_i_1893_n_5 ),
        .O(\vga_r[3]_i_1921_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \vga_r[3]_i_1922 
       (.I0(\vga_r_reg[3]_i_1994_n_7 ),
        .I1(\vga_r_reg[3]_i_1893_n_5 ),
        .I2(\vga_r_reg[3]_i_1993_n_6 ),
        .I3(\vga_r_reg[3]_i_1993_n_7 ),
        .I4(\vga_r_reg[3]_i_1893_n_6 ),
        .O(\vga_r[3]_i_1922_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \vga_r[3]_i_1923 
       (.I0(\vga_r[3]_i_1919_n_0 ),
        .I1(\vga_r[3]_i_1996_n_0 ),
        .I2(\vga_r_reg[3]_i_1927_n_6 ),
        .I3(\vga_r_reg[3]_i_1821_n_5 ),
        .I4(\vga_r_reg[3]_i_1928_n_5 ),
        .I5(\vga_r_reg[3]_i_1929_n_7 ),
        .O(\vga_r[3]_i_1923_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \vga_r[3]_i_1924 
       (.I0(\vga_r[3]_i_1920_n_0 ),
        .I1(\vga_r[3]_i_1997_n_0 ),
        .I2(\vga_r_reg[3]_i_1927_n_7 ),
        .I3(\vga_r_reg[3]_i_1821_n_6 ),
        .I4(\vga_r_reg[3]_i_1928_n_6 ),
        .I5(\vga_r_reg[3]_i_1994_n_4 ),
        .O(\vga_r[3]_i_1924_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \vga_r[3]_i_1925 
       (.I0(\vga_r[3]_i_1921_n_0 ),
        .I1(\vga_r_reg[3]_i_1994_n_5 ),
        .I2(\vga_r[3]_i_1998_n_0 ),
        .I3(\vga_r_reg[3]_i_1993_n_5 ),
        .I4(\vga_r_reg[3]_i_1893_n_4 ),
        .O(\vga_r[3]_i_1925_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \vga_r[3]_i_1926 
       (.I0(\vga_r[3]_i_1922_n_0 ),
        .I1(\vga_r_reg[3]_i_1994_n_6 ),
        .I2(\vga_r_reg[3]_i_1893_n_4 ),
        .I3(\vga_r_reg[3]_i_1993_n_5 ),
        .I4(\vga_r_reg[3]_i_1993_n_6 ),
        .I5(\vga_r_reg[3]_i_1893_n_5 ),
        .O(\vga_r[3]_i_1926_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_193 
       (.I0(dot_on27_out[6]),
        .I1(dot_on27_out[25]),
        .I2(dot_on27_out[29]),
        .I3(dot_on27_out[8]),
        .I4(dot_on27_out[19]),
        .I5(dot_on27_out[16]),
        .O(\vga_r[3]_i_193_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1930 
       (.I0(\vga_r_reg[3]_i_1927_n_4 ),
        .I1(\vga_r_reg[3]_i_1760_n_7 ),
        .I2(\vga_r_reg[3]_i_1858_n_7 ),
        .O(\vga_r[3]_i_1930_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1931 
       (.I0(\vga_r_reg[3]_i_1927_n_5 ),
        .I1(\vga_r_reg[3]_i_1821_n_4 ),
        .I2(\vga_r_reg[3]_i_1928_n_4 ),
        .O(\vga_r[3]_i_1931_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1932 
       (.I0(\vga_r_reg[3]_i_1927_n_6 ),
        .I1(\vga_r_reg[3]_i_1821_n_5 ),
        .I2(\vga_r_reg[3]_i_1928_n_5 ),
        .O(\vga_r[3]_i_1932_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \vga_r[3]_i_1933 
       (.I0(\vga_r_reg[3]_i_1857_n_6 ),
        .I1(\vga_r_reg[3]_i_1858_n_5 ),
        .I2(\vga_r_reg[3]_i_1760_n_5 ),
        .O(\vga_r[3]_i_1933_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \vga_r[3]_i_1934 
       (.I0(\vga_r_reg[3]_i_1857_n_7 ),
        .I1(\vga_r_reg[3]_i_1858_n_6 ),
        .I2(\vga_r_reg[3]_i_1760_n_6 ),
        .O(\vga_r[3]_i_1934_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \vga_r[3]_i_1935 
       (.I0(\vga_r_reg[3]_i_1928_n_4 ),
        .I1(\vga_r_reg[3]_i_1821_n_4 ),
        .I2(\vga_r_reg[3]_i_1927_n_5 ),
        .O(\vga_r[3]_i_1935_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \vga_r[3]_i_1936 
       (.I0(\vga_r_reg[3]_i_1928_n_5 ),
        .I1(\vga_r_reg[3]_i_1821_n_5 ),
        .I2(\vga_r_reg[3]_i_1927_n_6 ),
        .O(\vga_r[3]_i_1936_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \vga_r[3]_i_1937 
       (.I0(in_mouth2_n_97),
        .I1(in_mouth2_n_95),
        .I2(in_mouth2_n_89),
        .O(\vga_r[3]_i_1937_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \vga_r[3]_i_1938 
       (.I0(in_mouth2_n_98),
        .I1(in_mouth2_n_96),
        .I2(in_mouth2_n_90),
        .O(\vga_r[3]_i_1938_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    \vga_r[3]_i_1939 
       (.I0(in_mouth2_n_99),
        .I1(in_mouth2_n_97),
        .I2(in_mouth2_n_91),
        .O(\vga_r[3]_i_1939_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_194 
       (.I0(dot_on27_out[12]),
        .I1(dot_on27_out[13]),
        .I2(dot_on27_out[17]),
        .I3(dot_on27_out[24]),
        .O(\vga_r[3]_i_194_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h8E)) 
    \vga_r[3]_i_1940 
       (.I0(in_mouth2_n_92),
        .I1(in_mouth2_n_100),
        .I2(in_mouth2_n_98),
        .O(\vga_r[3]_i_1940_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \vga_r[3]_i_1941 
       (.I0(in_mouth2_n_96),
        .I1(in_mouth2_n_94),
        .I2(in_mouth2_n_88),
        .I3(\vga_r[3]_i_1937_n_0 ),
        .O(\vga_r[3]_i_1941_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \vga_r[3]_i_1942 
       (.I0(in_mouth2_n_97),
        .I1(in_mouth2_n_95),
        .I2(in_mouth2_n_89),
        .I3(\vga_r[3]_i_1938_n_0 ),
        .O(\vga_r[3]_i_1942_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \vga_r[3]_i_1943 
       (.I0(in_mouth2_n_98),
        .I1(in_mouth2_n_96),
        .I2(in_mouth2_n_90),
        .I3(\vga_r[3]_i_1939_n_0 ),
        .O(\vga_r[3]_i_1943_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \vga_r[3]_i_1944 
       (.I0(in_mouth2_n_99),
        .I1(in_mouth2_n_97),
        .I2(in_mouth2_n_91),
        .I3(\vga_r[3]_i_1940_n_0 ),
        .O(\vga_r[3]_i_1944_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1945 
       (.I0(in_mouth2_n_98),
        .I1(in_mouth2_n_100),
        .I2(in_mouth2_n_102),
        .O(\vga_r[3]_i_1945_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1946 
       (.I0(in_mouth2_n_99),
        .I1(in_mouth2_n_101),
        .I2(in_mouth2_n_103),
        .O(\vga_r[3]_i_1946_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1947 
       (.I0(in_mouth2_n_104),
        .I1(in_mouth2_n_100),
        .I2(in_mouth2_n_102),
        .O(\vga_r[3]_i_1947_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1948 
       (.I0(in_mouth2_n_101),
        .I1(in_mouth2_n_103),
        .I2(in_mouth2_n_105),
        .O(\vga_r[3]_i_1948_n_0 ));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    \vga_r[3]_i_1949 
       (.I0(in_mouth2_n_99),
        .I1(in_mouth2_n_101),
        .I2(in_mouth2_n_103),
        .I3(in_mouth2_n_102),
        .I4(in_mouth2_n_100),
        .I5(in_mouth2_n_98),
        .O(\vga_r[3]_i_1949_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \vga_r[3]_i_1950 
       (.I0(in_mouth2_n_100),
        .I1(in_mouth2_n_104),
        .I2(in_mouth2_n_102),
        .I3(in_mouth2_n_103),
        .I4(in_mouth2_n_101),
        .I5(in_mouth2_n_99),
        .O(\vga_r[3]_i_1950_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \vga_r[3]_i_1951 
       (.I0(in_mouth2_n_101),
        .I1(in_mouth2_n_105),
        .I2(in_mouth2_n_103),
        .I3(in_mouth2_n_102),
        .I4(in_mouth2_n_100),
        .I5(in_mouth2_n_104),
        .O(\vga_r[3]_i_1951_n_0 ));
  LUT5 #(
    .INIT(32'h96969669)) 
    \vga_r[3]_i_1952 
       (.I0(in_mouth2_n_105),
        .I1(in_mouth2_n_103),
        .I2(in_mouth2_n_101),
        .I3(in_mouth2_n_102),
        .I4(in_mouth2_n_104),
        .O(\vga_r[3]_i_1952_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \vga_r[3]_i_1967 
       (.I0(\vga_r_reg[3]_i_1871_n_7 ),
        .I1(in_mouth2_n_95),
        .O(\vga_r[3]_i_1967_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \vga_r[3]_i_1968 
       (.I0(\vga_r_reg[3]_i_1953_n_4 ),
        .I1(in_mouth2_n_96),
        .O(\vga_r[3]_i_1968_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \vga_r[3]_i_1969 
       (.I0(\vga_r_reg[3]_i_1953_n_5 ),
        .I1(in_mouth2_n_97),
        .O(\vga_r[3]_i_1969_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_197 
       (.I0(dot_on3__12_n_98),
        .I1(p_1_in[7]),
        .O(\vga_r[3]_i_197_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \vga_r[3]_i_1970 
       (.I0(\vga_r_reg[3]_i_1953_n_6 ),
        .I1(in_mouth2_n_98),
        .O(\vga_r[3]_i_1970_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \vga_r[3]_i_1971 
       (.I0(in_mouth2_n_95),
        .I1(\vga_r_reg[3]_i_1871_n_7 ),
        .I2(\vga_r_reg[3]_i_1871_n_6 ),
        .I3(in_mouth2_n_94),
        .O(\vga_r[3]_i_1971_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \vga_r[3]_i_1972 
       (.I0(in_mouth2_n_96),
        .I1(\vga_r_reg[3]_i_1953_n_4 ),
        .I2(\vga_r_reg[3]_i_1871_n_7 ),
        .I3(in_mouth2_n_95),
        .O(\vga_r[3]_i_1972_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \vga_r[3]_i_1973 
       (.I0(in_mouth2_n_97),
        .I1(\vga_r_reg[3]_i_1953_n_5 ),
        .I2(\vga_r_reg[3]_i_1953_n_4 ),
        .I3(in_mouth2_n_96),
        .O(\vga_r[3]_i_1973_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \vga_r[3]_i_1974 
       (.I0(in_mouth2_n_98),
        .I1(\vga_r_reg[3]_i_1953_n_6 ),
        .I2(\vga_r_reg[3]_i_1953_n_5 ),
        .I3(in_mouth2_n_97),
        .O(\vga_r[3]_i_1974_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \vga_r[3]_i_1976 
       (.I0(in_mouth2_n_97),
        .I1(in_mouth2_n_95),
        .I2(in_mouth2_n_93),
        .O(\vga_r[3]_i_1976_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \vga_r[3]_i_1977 
       (.I0(in_mouth2_n_98),
        .I1(in_mouth2_n_96),
        .I2(in_mouth2_n_94),
        .O(\vga_r[3]_i_1977_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \vga_r[3]_i_1978 
       (.I0(in_mouth2_n_99),
        .I1(in_mouth2_n_97),
        .I2(in_mouth2_n_95),
        .O(\vga_r[3]_i_1978_n_0 ));
  LUT3 #(
    .INIT(8'h8E)) 
    \vga_r[3]_i_1979 
       (.I0(in_mouth2_n_100),
        .I1(in_mouth2_n_96),
        .I2(in_mouth2_n_98),
        .O(\vga_r[3]_i_1979_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_198 
       (.I0(dot_on3__12_n_99),
        .I1(p_1_in[6]),
        .O(\vga_r[3]_i_198_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \vga_r[3]_i_1980 
       (.I0(in_mouth2_n_93),
        .I1(in_mouth2_n_95),
        .I2(in_mouth2_n_97),
        .I3(in_mouth2_n_96),
        .I4(in_mouth2_n_94),
        .I5(in_mouth2_n_92),
        .O(\vga_r[3]_i_1980_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \vga_r[3]_i_1981 
       (.I0(in_mouth2_n_94),
        .I1(in_mouth2_n_96),
        .I2(in_mouth2_n_98),
        .I3(in_mouth2_n_95),
        .I4(in_mouth2_n_93),
        .I5(in_mouth2_n_97),
        .O(\vga_r[3]_i_1981_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \vga_r[3]_i_1982 
       (.I0(in_mouth2_n_95),
        .I1(in_mouth2_n_97),
        .I2(in_mouth2_n_99),
        .I3(in_mouth2_n_96),
        .I4(in_mouth2_n_94),
        .I5(in_mouth2_n_98),
        .O(\vga_r[3]_i_1982_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \vga_r[3]_i_1983 
       (.I0(in_mouth2_n_98),
        .I1(in_mouth2_n_96),
        .I2(in_mouth2_n_100),
        .I3(in_mouth2_n_97),
        .I4(in_mouth2_n_95),
        .I5(in_mouth2_n_99),
        .O(\vga_r[3]_i_1983_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \vga_r[3]_i_1985 
       (.I0(\vga_r_reg[3]_i_2051_n_4 ),
        .I1(\vga_r_reg[3]_i_1893_n_6 ),
        .I2(\vga_r_reg[3]_i_1993_n_7 ),
        .I3(in_mouth2_n_100),
        .I4(\vga_r_reg[3]_i_1893_n_7 ),
        .O(\vga_r[3]_i_1985_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \vga_r[3]_i_1986 
       (.I0(\vga_r_reg[3]_i_2051_n_5 ),
        .I1(\vga_r_reg[3]_i_1893_n_7 ),
        .I2(in_mouth2_n_100),
        .I3(in_mouth2_n_101),
        .I4(\vga_r_reg[3]_i_1975_n_4 ),
        .O(\vga_r[3]_i_1986_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \vga_r[3]_i_1987 
       (.I0(\vga_r_reg[3]_i_2051_n_6 ),
        .I1(\vga_r_reg[3]_i_1975_n_4 ),
        .I2(in_mouth2_n_101),
        .I3(in_mouth2_n_102),
        .I4(\vga_r_reg[3]_i_1975_n_5 ),
        .O(\vga_r[3]_i_1987_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \vga_r[3]_i_1988 
       (.I0(\vga_r_reg[3]_i_2051_n_7 ),
        .I1(\vga_r_reg[3]_i_1975_n_5 ),
        .I2(in_mouth2_n_102),
        .I3(in_mouth2_n_103),
        .I4(\vga_r_reg[3]_i_1975_n_6 ),
        .O(\vga_r[3]_i_1988_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \vga_r[3]_i_1989 
       (.I0(\vga_r[3]_i_1985_n_0 ),
        .I1(\vga_r_reg[3]_i_1994_n_7 ),
        .I2(\vga_r_reg[3]_i_1893_n_5 ),
        .I3(\vga_r_reg[3]_i_1993_n_6 ),
        .I4(\vga_r_reg[3]_i_1993_n_7 ),
        .I5(\vga_r_reg[3]_i_1893_n_6 ),
        .O(\vga_r[3]_i_1989_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_199 
       (.I0(dot_on3__12_n_100),
        .I1(p_1_in[5]),
        .O(\vga_r[3]_i_199_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \vga_r[3]_i_1990 
       (.I0(\vga_r[3]_i_1986_n_0 ),
        .I1(\vga_r_reg[3]_i_2051_n_4 ),
        .I2(\vga_r_reg[3]_i_1893_n_6 ),
        .I3(\vga_r_reg[3]_i_1993_n_7 ),
        .I4(in_mouth2_n_100),
        .I5(\vga_r_reg[3]_i_1893_n_7 ),
        .O(\vga_r[3]_i_1990_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \vga_r[3]_i_1991 
       (.I0(\vga_r[3]_i_1987_n_0 ),
        .I1(\vga_r_reg[3]_i_2051_n_5 ),
        .I2(\vga_r_reg[3]_i_1893_n_7 ),
        .I3(in_mouth2_n_100),
        .I4(in_mouth2_n_101),
        .I5(\vga_r_reg[3]_i_1975_n_4 ),
        .O(\vga_r[3]_i_1991_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \vga_r[3]_i_1992 
       (.I0(\vga_r[3]_i_1988_n_0 ),
        .I1(\vga_r_reg[3]_i_2051_n_6 ),
        .I2(\vga_r_reg[3]_i_1975_n_4 ),
        .I3(in_mouth2_n_101),
        .I4(in_mouth2_n_102),
        .I5(\vga_r_reg[3]_i_1975_n_5 ),
        .O(\vga_r[3]_i_1992_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1995 
       (.I0(\vga_r_reg[3]_i_1927_n_7 ),
        .I1(\vga_r_reg[3]_i_1821_n_6 ),
        .I2(\vga_r_reg[3]_i_1928_n_6 ),
        .O(\vga_r[3]_i_1995_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \vga_r[3]_i_1996 
       (.I0(\vga_r_reg[3]_i_1928_n_6 ),
        .I1(\vga_r_reg[3]_i_1821_n_6 ),
        .I2(\vga_r_reg[3]_i_1927_n_7 ),
        .O(\vga_r[3]_i_1996_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \vga_r[3]_i_1997 
       (.I0(in_mouth2_n_105),
        .I1(\vga_r_reg[3]_i_1821_n_7 ),
        .I2(\vga_r_reg[3]_i_1993_n_4 ),
        .O(\vga_r[3]_i_1997_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1998 
       (.I0(\vga_r_reg[3]_i_1993_n_4 ),
        .I1(\vga_r_reg[3]_i_1821_n_7 ),
        .I2(in_mouth2_n_105),
        .O(\vga_r[3]_i_1998_n_0 ));
  LUT3 #(
    .INIT(8'h8E)) 
    \vga_r[3]_i_1999 
       (.I0(in_mouth2_n_93),
        .I1(in_mouth2_n_101),
        .I2(in_mouth2_n_99),
        .O(\vga_r[3]_i_1999_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_2 
       (.I0(\vga_r[3]_i_7_n_0 ),
        .I1(\vga_r[3]_i_8_n_0 ),
        .I2(\vga_r[3]_i_9_n_0 ),
        .I3(\vga_r[3]_i_10_n_0 ),
        .O(\vga_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h101010FF10101010)) 
    \vga_r[3]_i_20 
       (.I0(\vga_r[3]_i_81_n_0 ),
        .I1(\vga_r[3]_i_82_n_0 ),
        .I2(\vga_r[3]_i_83_n_0 ),
        .I3(\vga_r[3]_i_84_n_0 ),
        .I4(\vga_r[3]_i_85_n_0 ),
        .I5(\vga_r[3]_i_86_n_0 ),
        .O(\vga_r[3]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_200 
       (.I0(dot_on3__12_n_101),
        .I1(p_1_in[4]),
        .O(\vga_r[3]_i_200_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \vga_r[3]_i_2000 
       (.I0(in_mouth2_n_102),
        .I1(in_mouth2_n_100),
        .I2(in_mouth2_n_94),
        .O(\vga_r[3]_i_2000_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \vga_r[3]_i_2001 
       (.I0(in_mouth2_n_103),
        .I1(in_mouth2_n_101),
        .I2(in_mouth2_n_95),
        .O(\vga_r[3]_i_2001_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \vga_r[3]_i_2002 
       (.I0(in_mouth2_n_104),
        .I1(in_mouth2_n_102),
        .I2(in_mouth2_n_96),
        .O(\vga_r[3]_i_2002_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \vga_r[3]_i_2003 
       (.I0(in_mouth2_n_92),
        .I1(in_mouth2_n_100),
        .I2(in_mouth2_n_98),
        .I3(\vga_r[3]_i_1999_n_0 ),
        .O(\vga_r[3]_i_2003_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \vga_r[3]_i_2004 
       (.I0(in_mouth2_n_93),
        .I1(in_mouth2_n_101),
        .I2(in_mouth2_n_99),
        .I3(\vga_r[3]_i_2000_n_0 ),
        .O(\vga_r[3]_i_2004_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \vga_r[3]_i_2005 
       (.I0(in_mouth2_n_102),
        .I1(in_mouth2_n_100),
        .I2(in_mouth2_n_94),
        .I3(\vga_r[3]_i_2001_n_0 ),
        .O(\vga_r[3]_i_2005_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \vga_r[3]_i_2006 
       (.I0(in_mouth2_n_103),
        .I1(in_mouth2_n_101),
        .I2(in_mouth2_n_95),
        .I3(\vga_r[3]_i_2002_n_0 ),
        .O(\vga_r[3]_i_2006_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vga_r[3]_i_2007 
       (.I0(in_mouth2_n_105),
        .O(\vga_r[3]_i_2007_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \vga_r[3]_i_2008 
       (.I0(in_mouth2_n_105),
        .I1(in_mouth2_n_104),
        .I2(in_mouth2_n_102),
        .O(\vga_r[3]_i_2008_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vga_r[3]_i_2009 
       (.I0(in_mouth2_n_103),
        .I1(in_mouth2_n_105),
        .O(\vga_r[3]_i_2009_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_201 
       (.I0(dot_on3__12_n_102),
        .I1(p_1_in[3]),
        .O(\vga_r[3]_i_201_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vga_r[3]_i_2010 
       (.I0(in_mouth2_n_104),
        .O(\vga_r[3]_i_2010_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_202 
       (.I0(dot_on3__12_n_103),
        .I1(p_1_in[2]),
        .O(\vga_r[3]_i_202_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \vga_r[3]_i_2025 
       (.I0(\vga_r_reg[3]_i_1953_n_7 ),
        .I1(in_mouth2_n_99),
        .O(\vga_r[3]_i_2025_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \vga_r[3]_i_2026 
       (.I0(\vga_r_reg[3]_i_2011_n_4 ),
        .I1(in_mouth2_n_100),
        .O(\vga_r[3]_i_2026_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \vga_r[3]_i_2027 
       (.I0(\vga_r_reg[3]_i_2011_n_5 ),
        .I1(in_mouth2_n_101),
        .O(\vga_r[3]_i_2027_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \vga_r[3]_i_2028 
       (.I0(\vga_r_reg[3]_i_2011_n_6 ),
        .I1(in_mouth2_n_102),
        .O(\vga_r[3]_i_2028_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \vga_r[3]_i_2029 
       (.I0(in_mouth2_n_99),
        .I1(\vga_r_reg[3]_i_1953_n_7 ),
        .I2(\vga_r_reg[3]_i_1953_n_6 ),
        .I3(in_mouth2_n_98),
        .O(\vga_r[3]_i_2029_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_203 
       (.I0(dot_on3__12_n_104),
        .I1(p_1_in[1]),
        .O(\vga_r[3]_i_203_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \vga_r[3]_i_2030 
       (.I0(in_mouth2_n_100),
        .I1(\vga_r_reg[3]_i_2011_n_4 ),
        .I2(\vga_r_reg[3]_i_1953_n_7 ),
        .I3(in_mouth2_n_99),
        .O(\vga_r[3]_i_2030_n_0 ));
  LUT4 #(
    .INIT(16'h4BB4)) 
    \vga_r[3]_i_2031 
       (.I0(in_mouth2_n_101),
        .I1(\vga_r_reg[3]_i_2011_n_5 ),
        .I2(\vga_r_reg[3]_i_2011_n_4 ),
        .I3(in_mouth2_n_100),
        .O(\vga_r[3]_i_2031_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \vga_r[3]_i_2032 
       (.I0(in_mouth2_n_102),
        .I1(\vga_r_reg[3]_i_2011_n_6 ),
        .I2(\vga_r_reg[3]_i_2011_n_5 ),
        .I3(in_mouth2_n_101),
        .O(\vga_r[3]_i_2032_n_0 ));
  LUT3 #(
    .INIT(8'h8E)) 
    \vga_r[3]_i_2034 
       (.I0(in_mouth2_n_101),
        .I1(in_mouth2_n_97),
        .I2(in_mouth2_n_99),
        .O(\vga_r[3]_i_2034_n_0 ));
  LUT3 #(
    .INIT(8'h8E)) 
    \vga_r[3]_i_2035 
       (.I0(in_mouth2_n_102),
        .I1(in_mouth2_n_98),
        .I2(in_mouth2_n_100),
        .O(\vga_r[3]_i_2035_n_0 ));
  LUT3 #(
    .INIT(8'h8E)) 
    \vga_r[3]_i_2036 
       (.I0(in_mouth2_n_103),
        .I1(in_mouth2_n_99),
        .I2(in_mouth2_n_101),
        .O(\vga_r[3]_i_2036_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \vga_r[3]_i_2037 
       (.I0(in_mouth2_n_104),
        .I1(in_mouth2_n_102),
        .I2(in_mouth2_n_100),
        .O(\vga_r[3]_i_2037_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \vga_r[3]_i_2038 
       (.I0(in_mouth2_n_99),
        .I1(in_mouth2_n_97),
        .I2(in_mouth2_n_101),
        .I3(in_mouth2_n_98),
        .I4(in_mouth2_n_100),
        .I5(in_mouth2_n_96),
        .O(\vga_r[3]_i_2038_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \vga_r[3]_i_2039 
       (.I0(in_mouth2_n_100),
        .I1(in_mouth2_n_98),
        .I2(in_mouth2_n_102),
        .I3(in_mouth2_n_99),
        .I4(in_mouth2_n_101),
        .I5(in_mouth2_n_97),
        .O(\vga_r[3]_i_2039_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_204 
       (.I0(dot_on3__12_n_105),
        .I1(p_1_in[0]),
        .O(\vga_r[3]_i_204_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \vga_r[3]_i_2040 
       (.I0(in_mouth2_n_101),
        .I1(in_mouth2_n_99),
        .I2(in_mouth2_n_103),
        .I3(in_mouth2_n_102),
        .I4(in_mouth2_n_100),
        .I5(in_mouth2_n_98),
        .O(\vga_r[3]_i_2040_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \vga_r[3]_i_2041 
       (.I0(in_mouth2_n_100),
        .I1(in_mouth2_n_102),
        .I2(in_mouth2_n_104),
        .I3(in_mouth2_n_103),
        .I4(in_mouth2_n_101),
        .I5(in_mouth2_n_99),
        .O(\vga_r[3]_i_2041_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \vga_r[3]_i_2043 
       (.I0(\vga_r_reg[3]_i_2092_n_4 ),
        .I1(\vga_r_reg[3]_i_1975_n_6 ),
        .I2(in_mouth2_n_103),
        .I3(in_mouth2_n_104),
        .I4(\vga_r_reg[3]_i_1975_n_7 ),
        .O(\vga_r[3]_i_2043_n_0 ));
  LUT5 #(
    .INIT(32'hBE282828)) 
    \vga_r[3]_i_2044 
       (.I0(\vga_r_reg[3]_i_2092_n_5 ),
        .I1(\vga_r_reg[3]_i_1975_n_7 ),
        .I2(in_mouth2_n_104),
        .I3(in_mouth2_n_105),
        .I4(\vga_r_reg[3]_i_2033_n_4 ),
        .O(\vga_r[3]_i_2044_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \vga_r[3]_i_2045 
       (.I0(\vga_r_reg[3]_i_2092_n_6 ),
        .I1(\vga_r_reg[3]_i_2033_n_4 ),
        .I2(in_mouth2_n_105),
        .O(\vga_r[3]_i_2045_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \vga_r[3]_i_2047 
       (.I0(\vga_r[3]_i_2043_n_0 ),
        .I1(\vga_r_reg[3]_i_2051_n_7 ),
        .I2(\vga_r_reg[3]_i_1975_n_5 ),
        .I3(in_mouth2_n_102),
        .I4(in_mouth2_n_103),
        .I5(\vga_r_reg[3]_i_1975_n_6 ),
        .O(\vga_r[3]_i_2047_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \vga_r[3]_i_2048 
       (.I0(\vga_r[3]_i_2044_n_0 ),
        .I1(\vga_r_reg[3]_i_2092_n_4 ),
        .I2(\vga_r_reg[3]_i_1975_n_6 ),
        .I3(in_mouth2_n_103),
        .I4(in_mouth2_n_104),
        .I5(\vga_r_reg[3]_i_1975_n_7 ),
        .O(\vga_r[3]_i_2048_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669966996)) 
    \vga_r[3]_i_2049 
       (.I0(\vga_r[3]_i_2045_n_0 ),
        .I1(\vga_r_reg[3]_i_2092_n_5 ),
        .I2(\vga_r_reg[3]_i_1975_n_7 ),
        .I3(in_mouth2_n_104),
        .I4(in_mouth2_n_105),
        .I5(\vga_r_reg[3]_i_2033_n_4 ),
        .O(\vga_r[3]_i_2049_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_2050 
       (.I0(\vga_r_reg[3]_i_2092_n_6 ),
        .I1(\vga_r_reg[3]_i_2033_n_4 ),
        .I2(in_mouth2_n_105),
        .I3(DI),
        .O(\vga_r[3]_i_2050_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \vga_r[3]_i_2052 
       (.I0(in_mouth2_n_105),
        .I1(in_mouth2_n_103),
        .I2(in_mouth2_n_97),
        .O(\vga_r[3]_i_2052_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \vga_r[3]_i_2053 
       (.I0(in_mouth2_n_97),
        .I1(in_mouth2_n_103),
        .I2(in_mouth2_n_105),
        .O(\vga_r[3]_i_2053_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vga_r[3]_i_2054 
       (.I0(in_mouth2_n_104),
        .I1(in_mouth2_n_98),
        .O(\vga_r[3]_i_2054_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \vga_r[3]_i_2055 
       (.I0(in_mouth2_n_104),
        .I1(in_mouth2_n_102),
        .I2(in_mouth2_n_96),
        .I3(\vga_r[3]_i_2052_n_0 ),
        .O(\vga_r[3]_i_2055_n_0 ));
  LUT5 #(
    .INIT(32'h69966969)) 
    \vga_r[3]_i_2056 
       (.I0(in_mouth2_n_105),
        .I1(in_mouth2_n_103),
        .I2(in_mouth2_n_97),
        .I3(in_mouth2_n_104),
        .I4(in_mouth2_n_98),
        .O(\vga_r[3]_i_2056_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \vga_r[3]_i_2057 
       (.I0(in_mouth2_n_105),
        .I1(in_mouth2_n_99),
        .I2(in_mouth2_n_98),
        .I3(in_mouth2_n_104),
        .O(\vga_r[3]_i_2057_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_2058 
       (.I0(in_mouth2_n_99),
        .I1(in_mouth2_n_105),
        .O(\vga_r[3]_i_2058_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \vga_r[3]_i_2059 
       (.I0(in_mouth2_n_87),
        .I1(in_mouth2_n_93),
        .I2(in_mouth2_n_92),
        .O(\vga_r[3]_i_2059_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vga_r[3]_i_2061 
       (.I0(O[0]),
        .I1(\vga_r[3]_i_1778 [0]),
        .O(\vga_r[3]_i_2061_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \vga_r[3]_i_2070 
       (.I0(\vga_r_reg[3]_i_2011_n_7 ),
        .I1(in_mouth2_n_103),
        .O(\vga_r[3]_i_2070_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \vga_r[3]_i_2071 
       (.I0(O[1]),
        .I1(in_mouth2_n_104),
        .O(\vga_r[3]_i_2071_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \vga_r[3]_i_2072 
       (.I0(O[0]),
        .I1(in_mouth2_n_105),
        .O(\vga_r[3]_i_2072_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \vga_r[3]_i_2073 
       (.I0(in_mouth2_n_103),
        .I1(\vga_r_reg[3]_i_2011_n_7 ),
        .I2(\vga_r_reg[3]_i_2011_n_6 ),
        .I3(in_mouth2_n_102),
        .O(\vga_r[3]_i_2073_n_0 ));
  LUT4 #(
    .INIT(16'h4BB4)) 
    \vga_r[3]_i_2074 
       (.I0(in_mouth2_n_104),
        .I1(O[1]),
        .I2(\vga_r_reg[3]_i_2011_n_7 ),
        .I3(in_mouth2_n_103),
        .O(\vga_r[3]_i_2074_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \vga_r[3]_i_2075 
       (.I0(in_mouth2_n_105),
        .I1(O[0]),
        .I2(O[1]),
        .I3(in_mouth2_n_104),
        .O(\vga_r[3]_i_2075_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_2076 
       (.I0(in_mouth2_n_105),
        .I1(O[0]),
        .O(\vga_r[3]_i_2076_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \vga_r[3]_i_2077 
       (.I0(in_mouth2_n_105),
        .I1(in_mouth2_n_103),
        .I2(in_mouth2_n_101),
        .O(\vga_r[3]_i_2077_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \vga_r[3]_i_2078 
       (.I0(in_mouth2_n_102),
        .I1(in_mouth2_n_104),
        .O(\vga_r[3]_i_2078_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \vga_r[3]_i_2079 
       (.I0(in_mouth2_n_103),
        .I1(in_mouth2_n_105),
        .O(\vga_r[3]_i_2079_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_208 
       (.I0(dot_on1[25]),
        .I1(dot_on1[28]),
        .I2(dot_on1[22]),
        .I3(dot_on1[29]),
        .O(\vga_r[3]_i_208_n_0 ));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    \vga_r[3]_i_2080 
       (.I0(in_mouth2_n_101),
        .I1(in_mouth2_n_103),
        .I2(in_mouth2_n_105),
        .I3(in_mouth2_n_102),
        .I4(in_mouth2_n_100),
        .I5(in_mouth2_n_104),
        .O(\vga_r[3]_i_2080_n_0 ));
  LUT5 #(
    .INIT(32'h69966969)) 
    \vga_r[3]_i_2081 
       (.I0(in_mouth2_n_105),
        .I1(in_mouth2_n_103),
        .I2(in_mouth2_n_101),
        .I3(in_mouth2_n_104),
        .I4(in_mouth2_n_102),
        .O(\vga_r[3]_i_2081_n_0 ));
  LUT4 #(
    .INIT(16'h4BB4)) 
    \vga_r[3]_i_2082 
       (.I0(in_mouth2_n_103),
        .I1(in_mouth2_n_105),
        .I2(in_mouth2_n_104),
        .I3(in_mouth2_n_102),
        .O(\vga_r[3]_i_2082_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_2083 
       (.I0(in_mouth2_n_103),
        .I1(in_mouth2_n_105),
        .O(\vga_r[3]_i_2083_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \vga_r[3]_i_2084 
       (.I0(in_mouth2_5[3]),
        .I1(in_mouth2_6[1]),
        .O(\vga_r[3]_i_2084_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \vga_r[3]_i_2085 
       (.I0(in_mouth2_5[2]),
        .I1(in_mouth2_6[0]),
        .O(\vga_r[3]_i_2085_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \vga_r[3]_i_2086 
       (.I0(in_mouth2_5[1]),
        .I1(in_mouth2_7),
        .O(\vga_r[3]_i_2086_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \vga_r[3]_i_2087 
       (.I0(in_mouth2_8),
        .I1(in_mouth2_5[0]),
        .O(\vga_r[3]_i_2087_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_209 
       (.I0(dot_on1[19]),
        .I1(dot_on1[30]),
        .I2(dot_on1[9]),
        .I3(dot_on1[18]),
        .O(\vga_r[3]_i_209_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \vga_r[3]_i_2093 
       (.I0(in_mouth2_n_94),
        .I1(in_mouth2_n_88),
        .O(\vga_r[3]_i_2093_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_2094 
       (.I0(in_mouth2_n_95),
        .I1(in_mouth2_n_87),
        .I2(in_mouth2_n_89),
        .O(\vga_r[3]_i_2094_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_2095 
       (.I0(in_mouth2_n_96),
        .I1(in_mouth2_n_88),
        .I2(in_mouth2_n_90),
        .O(\vga_r[3]_i_2095_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_2096 
       (.I0(in_mouth2_n_97),
        .I1(in_mouth2_n_89),
        .I2(in_mouth2_n_91),
        .O(\vga_r[3]_i_2096_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \vga_r[3]_i_2097 
       (.I0(in_mouth2_n_88),
        .I1(in_mouth2_n_94),
        .I2(in_mouth2_n_87),
        .I3(in_mouth2_n_93),
        .O(\vga_r[3]_i_2097_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \vga_r[3]_i_2098 
       (.I0(in_mouth2_n_89),
        .I1(in_mouth2_n_87),
        .I2(in_mouth2_n_95),
        .I3(in_mouth2_n_88),
        .I4(in_mouth2_n_94),
        .O(\vga_r[3]_i_2098_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_2099 
       (.I0(\vga_r[3]_i_2095_n_0 ),
        .I1(in_mouth2_n_89),
        .I2(in_mouth2_n_87),
        .I3(in_mouth2_n_95),
        .O(\vga_r[3]_i_2099_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202020222)) 
    \vga_r[3]_i_21 
       (.I0(\vga_r[3]_i_87_n_0 ),
        .I1(\vga_r[3]_i_88_n_0 ),
        .I2(dot_on215_out[5]),
        .I3(dot_on215_out[4]),
        .I4(dot_on215_out[3]),
        .I5(dot_on215_out[2]),
        .O(\vga_r[3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_210 
       (.I0(dot_on1[6]),
        .I1(dot_on1[24]),
        .I2(dot_on1[26]),
        .I3(dot_on1[8]),
        .I4(dot_on1[11]),
        .I5(dot_on1[10]),
        .O(\vga_r[3]_i_210_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_2100 
       (.I0(in_mouth2_n_96),
        .I1(in_mouth2_n_88),
        .I2(in_mouth2_n_90),
        .I3(\vga_r[3]_i_2096_n_0 ),
        .O(\vga_r[3]_i_2100_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_2103 
       (.I0(in_mouth2_n_98),
        .I1(in_mouth2_n_90),
        .I2(in_mouth2_n_92),
        .O(\vga_r[3]_i_2103_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_2104 
       (.I0(in_mouth2_n_99),
        .I1(in_mouth2_n_91),
        .I2(in_mouth2_n_93),
        .O(\vga_r[3]_i_2104_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_2105 
       (.I0(in_mouth2_n_100),
        .I1(in_mouth2_n_92),
        .I2(in_mouth2_n_94),
        .O(\vga_r[3]_i_2105_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_2106 
       (.I0(in_mouth2_n_101),
        .I1(in_mouth2_n_93),
        .I2(in_mouth2_n_95),
        .O(\vga_r[3]_i_2106_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_2107 
       (.I0(in_mouth2_n_97),
        .I1(in_mouth2_n_89),
        .I2(in_mouth2_n_91),
        .I3(\vga_r[3]_i_2103_n_0 ),
        .O(\vga_r[3]_i_2107_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_2108 
       (.I0(in_mouth2_n_98),
        .I1(in_mouth2_n_90),
        .I2(in_mouth2_n_92),
        .I3(\vga_r[3]_i_2104_n_0 ),
        .O(\vga_r[3]_i_2108_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_2109 
       (.I0(in_mouth2_n_99),
        .I1(in_mouth2_n_91),
        .I2(in_mouth2_n_93),
        .I3(\vga_r[3]_i_2105_n_0 ),
        .O(\vga_r[3]_i_2109_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_211 
       (.I0(dot_on1[21]),
        .I1(dot_on1[23]),
        .I2(dot_on1[17]),
        .I3(dot_on1[20]),
        .O(\vga_r[3]_i_211_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_2110 
       (.I0(in_mouth2_n_100),
        .I1(in_mouth2_n_92),
        .I2(in_mouth2_n_94),
        .I3(\vga_r[3]_i_2106_n_0 ),
        .O(\vga_r[3]_i_2110_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_2112 
       (.I0(in_mouth2_n_102),
        .I1(in_mouth2_n_94),
        .I2(in_mouth2_n_96),
        .O(\vga_r[3]_i_2112_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_2113 
       (.I0(in_mouth2_n_103),
        .I1(in_mouth2_n_95),
        .I2(in_mouth2_n_97),
        .O(\vga_r[3]_i_2113_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_2114 
       (.I0(in_mouth2_n_104),
        .I1(in_mouth2_n_96),
        .I2(in_mouth2_n_98),
        .O(\vga_r[3]_i_2114_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_2115 
       (.I0(in_mouth2_n_96),
        .I1(in_mouth2_n_98),
        .I2(in_mouth2_n_104),
        .O(\vga_r[3]_i_2115_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_2116 
       (.I0(in_mouth2_n_101),
        .I1(in_mouth2_n_93),
        .I2(in_mouth2_n_95),
        .I3(\vga_r[3]_i_2112_n_0 ),
        .O(\vga_r[3]_i_2116_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_2117 
       (.I0(in_mouth2_n_102),
        .I1(in_mouth2_n_94),
        .I2(in_mouth2_n_96),
        .I3(\vga_r[3]_i_2113_n_0 ),
        .O(\vga_r[3]_i_2117_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_2118 
       (.I0(in_mouth2_n_103),
        .I1(in_mouth2_n_95),
        .I2(in_mouth2_n_97),
        .I3(\vga_r[3]_i_2114_n_0 ),
        .O(\vga_r[3]_i_2118_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \vga_r[3]_i_2119 
       (.I0(in_mouth2_n_104),
        .I1(in_mouth2_n_96),
        .I2(in_mouth2_n_98),
        .I3(in_mouth2_n_105),
        .I4(in_mouth2_n_99),
        .O(\vga_r[3]_i_2119_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_2120 
       (.I0(in_mouth2_n_101),
        .I1(in_mouth2_n_103),
        .O(\vga_r[3]_i_2120_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_2121 
       (.I0(in_mouth2_n_102),
        .I1(in_mouth2_n_104),
        .O(\vga_r[3]_i_2121_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_2122 
       (.I0(in_mouth2_n_103),
        .I1(in_mouth2_n_105),
        .O(\vga_r[3]_i_2122_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_2123 
       (.I0(in_mouth2_n_105),
        .I1(in_mouth2_n_99),
        .I2(in_mouth2_n_97),
        .O(\vga_r[3]_i_2123_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_2124 
       (.I0(in_mouth2_n_98),
        .I1(in_mouth2_n_100),
        .O(\vga_r[3]_i_2124_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_2125 
       (.I0(in_mouth2_n_99),
        .I1(in_mouth2_n_101),
        .O(\vga_r[3]_i_2125_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_2126 
       (.I0(in_mouth2_n_100),
        .I1(in_mouth2_n_102),
        .O(\vga_r[3]_i_2126_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_213 
       (.I0(dot_on2__0_n_98),
        .I1(p_1_in[7]),
        .O(\vga_r[3]_i_213_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_214 
       (.I0(dot_on2__0_n_99),
        .I1(p_1_in[6]),
        .O(\vga_r[3]_i_214_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_215 
       (.I0(dot_on2__0_n_100),
        .I1(p_1_in[5]),
        .O(\vga_r[3]_i_215_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_216 
       (.I0(dot_on2__0_n_101),
        .I1(p_1_in[4]),
        .O(\vga_r[3]_i_216_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_217 
       (.I0(dot_on2__0_n_102),
        .I1(p_1_in[3]),
        .O(\vga_r[3]_i_217_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_218 
       (.I0(dot_on2__0_n_103),
        .I1(p_1_in[2]),
        .O(\vga_r[3]_i_218_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_219 
       (.I0(dot_on2__0_n_104),
        .I1(p_1_in[1]),
        .O(\vga_r[3]_i_219_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202020222)) 
    \vga_r[3]_i_22 
       (.I0(\vga_r[3]_i_91_n_0 ),
        .I1(\vga_r[3]_i_92_n_0 ),
        .I2(dot_on29_out[5]),
        .I3(dot_on29_out[4]),
        .I4(dot_on29_out[3]),
        .I5(dot_on29_out[2]),
        .O(\vga_r[3]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_220 
       (.I0(dot_on2__0_n_105),
        .I1(p_1_in[0]),
        .O(\vga_r[3]_i_220_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_225 
       (.I0(dot_on227_out[6]),
        .I1(dot_on227_out[26]),
        .I2(dot_on227_out[10]),
        .I3(dot_on227_out[25]),
        .O(\vga_r[3]_i_225_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_226 
       (.I0(dot_on227_out[12]),
        .I1(dot_on227_out[13]),
        .I2(dot_on227_out[19]),
        .I3(dot_on227_out[27]),
        .O(\vga_r[3]_i_226_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_227 
       (.I0(dot_on227_out[15]),
        .I1(dot_on227_out[30]),
        .I2(dot_on227_out[20]),
        .I3(dot_on227_out[7]),
        .I4(dot_on227_out[31]),
        .I5(dot_on227_out[18]),
        .O(\vga_r[3]_i_227_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_228 
       (.I0(dot_on227_out[14]),
        .I1(dot_on227_out[22]),
        .I2(dot_on227_out[8]),
        .I3(dot_on227_out[28]),
        .O(\vga_r[3]_i_228_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202020222)) 
    \vga_r[3]_i_23 
       (.I0(\vga_r[3]_i_95_n_0 ),
        .I1(\vga_r[3]_i_96_n_0 ),
        .I2(dot_on223_out[5]),
        .I3(dot_on223_out[4]),
        .I4(dot_on223_out[3]),
        .I5(dot_on223_out[2]),
        .O(\vga_r[3]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_230 
       (.I0(dot_on3__42_n_98),
        .I1(p_1_in[7]),
        .O(\vga_r[3]_i_230_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_231 
       (.I0(dot_on3__42_n_99),
        .I1(p_1_in[6]),
        .O(\vga_r[3]_i_231_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_232 
       (.I0(dot_on3__42_n_100),
        .I1(p_1_in[5]),
        .O(\vga_r[3]_i_232_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_233 
       (.I0(dot_on3__42_n_101),
        .I1(p_1_in[4]),
        .O(\vga_r[3]_i_233_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_234 
       (.I0(dot_on3__42_n_102),
        .I1(p_1_in[3]),
        .O(\vga_r[3]_i_234_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_235 
       (.I0(dot_on3__42_n_103),
        .I1(p_1_in[2]),
        .O(\vga_r[3]_i_235_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_236 
       (.I0(dot_on3__42_n_104),
        .I1(p_1_in[1]),
        .O(\vga_r[3]_i_236_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_237 
       (.I0(dot_on3__42_n_105),
        .I1(p_1_in[0]),
        .O(\vga_r[3]_i_237_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202020222)) 
    \vga_r[3]_i_24 
       (.I0(\vga_r[3]_i_99_n_0 ),
        .I1(\vga_r[3]_i_100_n_0 ),
        .I2(dot_on23_out[5]),
        .I3(dot_on23_out[4]),
        .I4(dot_on23_out[3]),
        .I5(dot_on23_out[2]),
        .O(\vga_r[3]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_241 
       (.I0(dot_on237_out[18]),
        .I1(dot_on237_out[23]),
        .I2(dot_on237_out[7]),
        .I3(dot_on237_out[30]),
        .O(\vga_r[3]_i_241_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_242 
       (.I0(dot_on237_out[14]),
        .I1(dot_on237_out[21]),
        .I2(dot_on237_out[6]),
        .I3(dot_on237_out[26]),
        .O(\vga_r[3]_i_242_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_243 
       (.I0(dot_on237_out[12]),
        .I1(dot_on237_out[13]),
        .I2(dot_on237_out[31]),
        .I3(dot_on237_out[27]),
        .I4(dot_on237_out[24]),
        .I5(dot_on237_out[17]),
        .O(\vga_r[3]_i_243_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_244 
       (.I0(dot_on237_out[10]),
        .I1(dot_on237_out[11]),
        .I2(dot_on237_out[15]),
        .I3(dot_on237_out[28]),
        .O(\vga_r[3]_i_244_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_247 
       (.I0(dot_on3__57_n_98),
        .I1(p_1_in[7]),
        .O(\vga_r[3]_i_247_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_248 
       (.I0(dot_on3__57_n_99),
        .I1(p_1_in[6]),
        .O(\vga_r[3]_i_248_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_249 
       (.I0(dot_on3__57_n_100),
        .I1(p_1_in[5]),
        .O(\vga_r[3]_i_249_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFEEEEEEE)) 
    \vga_r[3]_i_25 
       (.I0(in_circle0_n_96),
        .I1(in_circle0_n_95),
        .I2(in_circle0_n_97),
        .I3(in_circle0_n_99),
        .I4(in_circle0_n_98),
        .I5(\vga_r[3]_i_103_n_0 ),
        .O(\vga_r[3]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_250 
       (.I0(dot_on3__57_n_101),
        .I1(p_1_in[4]),
        .O(\vga_r[3]_i_250_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_251 
       (.I0(dot_on3__57_n_102),
        .I1(p_1_in[3]),
        .O(\vga_r[3]_i_251_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_252 
       (.I0(dot_on3__57_n_103),
        .I1(p_1_in[2]),
        .O(\vga_r[3]_i_252_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_253 
       (.I0(dot_on3__57_n_104),
        .I1(p_1_in[1]),
        .O(\vga_r[3]_i_253_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_254 
       (.I0(dot_on3__57_n_105),
        .I1(p_1_in[0]),
        .O(\vga_r[3]_i_254_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_257 
       (.I0(dot_on221_out[18]),
        .I1(dot_on221_out[30]),
        .I2(dot_on221_out[7]),
        .I3(dot_on221_out[31]),
        .O(\vga_r[3]_i_257_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_258 
       (.I0(dot_on221_out[16]),
        .I1(dot_on221_out[17]),
        .I2(dot_on221_out[6]),
        .I3(dot_on221_out[27]),
        .O(\vga_r[3]_i_258_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_259 
       (.I0(dot_on221_out[12]),
        .I1(dot_on221_out[13]),
        .I2(dot_on221_out[23]),
        .I3(dot_on221_out[21]),
        .I4(dot_on221_out[15]),
        .I5(dot_on221_out[14]),
        .O(\vga_r[3]_i_259_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_26 
       (.I0(\vga_r[3]_i_104_n_0 ),
        .I1(\vga_r[3]_i_105_n_0 ),
        .I2(\vga_r[3]_i_106_n_0 ),
        .I3(in_circle0_n_82),
        .I4(in_circle0_n_87),
        .I5(in_circle0_n_80),
        .O(\vga_r[3]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_260 
       (.I0(dot_on221_out[20]),
        .I1(dot_on221_out[25]),
        .I2(dot_on221_out[22]),
        .I3(dot_on221_out[28]),
        .O(\vga_r[3]_i_260_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_263 
       (.I0(dot_on3__33_n_98),
        .I1(p_1_in[7]),
        .O(\vga_r[3]_i_263_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_264 
       (.I0(dot_on3__33_n_99),
        .I1(p_1_in[6]),
        .O(\vga_r[3]_i_264_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_265 
       (.I0(dot_on3__33_n_100),
        .I1(p_1_in[5]),
        .O(\vga_r[3]_i_265_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_266 
       (.I0(dot_on3__33_n_101),
        .I1(p_1_in[4]),
        .O(\vga_r[3]_i_266_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_267 
       (.I0(dot_on3__33_n_102),
        .I1(p_1_in[3]),
        .O(\vga_r[3]_i_267_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_268 
       (.I0(dot_on3__33_n_103),
        .I1(p_1_in[2]),
        .O(\vga_r[3]_i_268_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_269 
       (.I0(dot_on3__33_n_104),
        .I1(p_1_in[1]),
        .O(\vga_r[3]_i_269_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \vga_r[3]_i_27 
       (.I0(dot_on217_out[20]),
        .I1(dot_on217_out[8]),
        .I2(dot_on217_out[24]),
        .I3(dot_on217_out[23]),
        .I4(\vga_r[3]_i_110_n_0 ),
        .I5(\vga_r[3]_i_111_n_0 ),
        .O(\vga_r[3]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_270 
       (.I0(dot_on3__33_n_105),
        .I1(p_1_in[0]),
        .O(\vga_r[3]_i_270_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_274 
       (.I0(dot_on25_out[25]),
        .I1(dot_on25_out[28]),
        .I2(dot_on25_out[22]),
        .I3(dot_on25_out[29]),
        .O(\vga_r[3]_i_274_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_275 
       (.I0(dot_on25_out[19]),
        .I1(dot_on25_out[30]),
        .I2(dot_on25_out[9]),
        .I3(dot_on25_out[18]),
        .O(\vga_r[3]_i_275_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_276 
       (.I0(dot_on25_out[6]),
        .I1(dot_on25_out[24]),
        .I2(dot_on25_out[26]),
        .I3(dot_on25_out[8]),
        .I4(dot_on25_out[11]),
        .I5(dot_on25_out[10]),
        .O(\vga_r[3]_i_276_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_277 
       (.I0(dot_on25_out[21]),
        .I1(dot_on25_out[23]),
        .I2(dot_on25_out[17]),
        .I3(dot_on25_out[20]),
        .O(\vga_r[3]_i_277_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_279 
       (.I0(dot_on3__9_n_98),
        .I1(p_1_in[7]),
        .O(\vga_r[3]_i_279_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_28 
       (.I0(\vga_r[3]_i_112_n_0 ),
        .I1(\vga_r[3]_i_113_n_0 ),
        .I2(dot_on217_out[16]),
        .I3(dot_on217_out[17]),
        .I4(dot_on217_out[9]),
        .I5(dot_on217_out[21]),
        .O(\vga_r[3]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_280 
       (.I0(dot_on3__9_n_99),
        .I1(p_1_in[6]),
        .O(\vga_r[3]_i_280_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_281 
       (.I0(dot_on3__9_n_100),
        .I1(p_1_in[5]),
        .O(\vga_r[3]_i_281_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_282 
       (.I0(dot_on3__9_n_101),
        .I1(p_1_in[4]),
        .O(\vga_r[3]_i_282_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_283 
       (.I0(dot_on3__9_n_102),
        .I1(p_1_in[3]),
        .O(\vga_r[3]_i_283_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_284 
       (.I0(dot_on3__9_n_103),
        .I1(p_1_in[2]),
        .O(\vga_r[3]_i_284_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_285 
       (.I0(dot_on3__9_n_104),
        .I1(p_1_in[1]),
        .O(\vga_r[3]_i_285_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_286 
       (.I0(dot_on3__9_n_105),
        .I1(p_1_in[0]),
        .O(\vga_r[3]_i_286_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_291 
       (.I0(dot_on225_out[6]),
        .I1(dot_on225_out[16]),
        .I2(dot_on225_out[9]),
        .I3(dot_on225_out[24]),
        .O(\vga_r[3]_i_291_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_292 
       (.I0(dot_on225_out[12]),
        .I1(dot_on225_out[13]),
        .I2(dot_on225_out[8]),
        .I3(dot_on225_out[20]),
        .O(\vga_r[3]_i_292_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_293 
       (.I0(dot_on225_out[21]),
        .I1(dot_on225_out[29]),
        .I2(dot_on225_out[27]),
        .I3(dot_on225_out[7]),
        .I4(dot_on225_out[30]),
        .I5(dot_on225_out[18]),
        .O(\vga_r[3]_i_293_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_294 
       (.I0(dot_on225_out[19]),
        .I1(dot_on225_out[28]),
        .I2(dot_on225_out[10]),
        .I3(dot_on225_out[17]),
        .O(\vga_r[3]_i_294_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_296 
       (.I0(dot_on3__39_n_98),
        .I1(p_1_in[7]),
        .O(\vga_r[3]_i_296_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_297 
       (.I0(dot_on3__39_n_99),
        .I1(p_1_in[6]),
        .O(\vga_r[3]_i_297_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_298 
       (.I0(dot_on3__39_n_100),
        .I1(p_1_in[5]),
        .O(\vga_r[3]_i_298_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_299 
       (.I0(dot_on3__39_n_101),
        .I1(p_1_in[4]),
        .O(\vga_r[3]_i_299_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \vga_r[3]_i_3 
       (.I0(\vga_r[3]_i_11_n_0 ),
        .I1(\vga_r[3]_i_12_n_0 ),
        .I2(\vga_r[3]_i_13_n_0 ),
        .I3(\vga_r[3]_i_14_n_0 ),
        .O(\vga_r[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_300 
       (.I0(dot_on3__39_n_102),
        .I1(p_1_in[3]),
        .O(\vga_r[3]_i_300_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_301 
       (.I0(dot_on3__39_n_103),
        .I1(p_1_in[2]),
        .O(\vga_r[3]_i_301_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_302 
       (.I0(dot_on3__39_n_104),
        .I1(p_1_in[1]),
        .O(\vga_r[3]_i_302_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_303 
       (.I0(dot_on3__39_n_105),
        .I1(p_1_in[0]),
        .O(\vga_r[3]_i_303_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_306 
       (.I0(dot_on21_out[21]),
        .I1(dot_on21_out[29]),
        .I2(dot_on21_out[27]),
        .I3(dot_on21_out[7]),
        .I4(dot_on21_out[30]),
        .I5(dot_on21_out[18]),
        .O(\vga_r[3]_i_306_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_307 
       (.I0(dot_on21_out[19]),
        .I1(dot_on21_out[28]),
        .I2(dot_on21_out[10]),
        .I3(dot_on21_out[17]),
        .O(\vga_r[3]_i_307_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \vga_r[3]_i_31 
       (.I0(dot_on229_out[27]),
        .I1(dot_on229_out[16]),
        .I2(dot_on229_out[31]),
        .I3(dot_on229_out[7]),
        .I4(\vga_r[3]_i_126_n_0 ),
        .I5(\vga_r[3]_i_127_n_0 ),
        .O(\vga_r[3]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_313 
       (.I0(dot_on21_out[6]),
        .I1(dot_on21_out[16]),
        .I2(dot_on21_out[9]),
        .I3(dot_on21_out[24]),
        .O(\vga_r[3]_i_313_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_314 
       (.I0(dot_on21_out[12]),
        .I1(dot_on21_out[13]),
        .I2(dot_on21_out[8]),
        .I3(dot_on21_out[20]),
        .O(\vga_r[3]_i_314_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_317 
       (.I0(dot_on235_out[6]),
        .I1(dot_on235_out[25]),
        .I2(dot_on235_out[27]),
        .I3(dot_on235_out[10]),
        .I4(dot_on235_out[19]),
        .I5(dot_on235_out[17]),
        .O(\vga_r[3]_i_317_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_318 
       (.I0(dot_on235_out[12]),
        .I1(dot_on235_out[13]),
        .I2(dot_on235_out[16]),
        .I3(dot_on235_out[24]),
        .O(\vga_r[3]_i_318_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_32 
       (.I0(\vga_r[3]_i_128_n_0 ),
        .I1(\vga_r[3]_i_129_n_0 ),
        .I2(dot_on229_out[12]),
        .I3(dot_on229_out[13]),
        .I4(dot_on229_out[14]),
        .I5(dot_on229_out[15]),
        .O(\vga_r[3]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_323 
       (.I0(dot_on235_out[11]),
        .I1(dot_on235_out[21]),
        .I2(dot_on235_out[23]),
        .I3(dot_on235_out[28]),
        .O(\vga_r[3]_i_323_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_324 
       (.I0(dot_on235_out[15]),
        .I1(dot_on235_out[18]),
        .I2(dot_on235_out[26]),
        .I3(dot_on235_out[30]),
        .O(\vga_r[3]_i_324_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_327 
       (.I0(dot_on213_out[9]),
        .I1(dot_on213_out[30]),
        .I2(dot_on213_out[16]),
        .I3(dot_on213_out[7]),
        .I4(dot_on213_out[31]),
        .I5(dot_on213_out[18]),
        .O(\vga_r[3]_i_327_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_328 
       (.I0(dot_on213_out[17]),
        .I1(dot_on213_out[27]),
        .I2(dot_on213_out[20]),
        .I3(dot_on213_out[29]),
        .O(\vga_r[3]_i_328_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_333 
       (.I0(dot_on213_out[6]),
        .I1(dot_on213_out[19]),
        .I2(dot_on213_out[10]),
        .I3(dot_on213_out[24]),
        .O(\vga_r[3]_i_333_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_334 
       (.I0(dot_on213_out[12]),
        .I1(dot_on213_out[13]),
        .I2(dot_on213_out[8]),
        .I3(dot_on213_out[11]),
        .O(\vga_r[3]_i_334_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_337 
       (.I0(dot_on231_out[9]),
        .I1(dot_on231_out[23]),
        .I2(dot_on231_out[14]),
        .I3(dot_on231_out[7]),
        .I4(dot_on231_out[30]),
        .I5(dot_on231_out[18]),
        .O(\vga_r[3]_i_337_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_338 
       (.I0(dot_on231_out[21]),
        .I1(dot_on231_out[26]),
        .I2(dot_on231_out[10]),
        .I3(dot_on231_out[22]),
        .O(\vga_r[3]_i_338_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_344 
       (.I0(dot_on231_out[6]),
        .I1(dot_on231_out[20]),
        .I2(dot_on231_out[8]),
        .I3(dot_on231_out[25]),
        .O(\vga_r[3]_i_344_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_345 
       (.I0(dot_on231_out[12]),
        .I1(dot_on231_out[13]),
        .I2(dot_on231_out[19]),
        .I3(dot_on231_out[29]),
        .O(\vga_r[3]_i_345_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_349 
       (.I0(dot_on215_out[18]),
        .I1(dot_on215_out[23]),
        .I2(dot_on215_out[7]),
        .I3(dot_on215_out[30]),
        .O(\vga_r[3]_i_349_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \vga_r[3]_i_35 
       (.I0(dot_on211_out[27]),
        .I1(dot_on211_out[19]),
        .I2(dot_on211_out[25]),
        .I3(dot_on211_out[17]),
        .I4(\vga_r[3]_i_141_n_0 ),
        .I5(\vga_r[3]_i_142_n_0 ),
        .O(\vga_r[3]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_350 
       (.I0(dot_on215_out[14]),
        .I1(dot_on215_out[21]),
        .I2(dot_on215_out[6]),
        .I3(dot_on215_out[26]),
        .O(\vga_r[3]_i_350_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_351 
       (.I0(dot_on215_out[12]),
        .I1(dot_on215_out[13]),
        .I2(dot_on215_out[31]),
        .I3(dot_on215_out[27]),
        .I4(dot_on215_out[24]),
        .I5(dot_on215_out[17]),
        .O(\vga_r[3]_i_351_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_352 
       (.I0(dot_on215_out[10]),
        .I1(dot_on215_out[11]),
        .I2(dot_on215_out[15]),
        .I3(dot_on215_out[28]),
        .O(\vga_r[3]_i_352_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_355 
       (.I0(dot_on3__24_n_98),
        .I1(p_1_in[7]),
        .O(\vga_r[3]_i_355_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_356 
       (.I0(dot_on3__24_n_99),
        .I1(p_1_in[6]),
        .O(\vga_r[3]_i_356_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_357 
       (.I0(dot_on3__24_n_100),
        .I1(p_1_in[5]),
        .O(\vga_r[3]_i_357_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_358 
       (.I0(dot_on3__24_n_101),
        .I1(p_1_in[4]),
        .O(\vga_r[3]_i_358_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_359 
       (.I0(dot_on3__24_n_102),
        .I1(p_1_in[3]),
        .O(\vga_r[3]_i_359_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_36 
       (.I0(\vga_r[3]_i_143_n_0 ),
        .I1(\vga_r[3]_i_144_n_0 ),
        .I2(dot_on211_out[26]),
        .I3(dot_on211_out[28]),
        .I4(dot_on211_out[10]),
        .I5(dot_on211_out[15]),
        .O(\vga_r[3]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_360 
       (.I0(dot_on3__24_n_103),
        .I1(p_1_in[2]),
        .O(\vga_r[3]_i_360_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_361 
       (.I0(dot_on3__24_n_104),
        .I1(p_1_in[1]),
        .O(\vga_r[3]_i_361_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_362 
       (.I0(dot_on3__24_n_105),
        .I1(p_1_in[0]),
        .O(\vga_r[3]_i_362_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_366 
       (.I0(dot_on29_out[18]),
        .I1(dot_on29_out[29]),
        .I2(dot_on29_out[7]),
        .I3(dot_on29_out[30]),
        .O(\vga_r[3]_i_366_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_367 
       (.I0(dot_on29_out[19]),
        .I1(dot_on29_out[27]),
        .I2(dot_on29_out[6]),
        .I3(dot_on29_out[28]),
        .O(\vga_r[3]_i_367_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_368 
       (.I0(dot_on29_out[12]),
        .I1(dot_on29_out[13]),
        .I2(dot_on29_out[31]),
        .I3(dot_on29_out[26]),
        .I4(dot_on29_out[14]),
        .I5(dot_on29_out[11]),
        .O(\vga_r[3]_i_368_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_369 
       (.I0(dot_on29_out[10]),
        .I1(dot_on29_out[22]),
        .I2(dot_on29_out[15]),
        .I3(dot_on29_out[25]),
        .O(\vga_r[3]_i_369_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_371 
       (.I0(dot_on3__15_n_98),
        .I1(p_1_in[7]),
        .O(\vga_r[3]_i_371_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_372 
       (.I0(dot_on3__15_n_99),
        .I1(p_1_in[6]),
        .O(\vga_r[3]_i_372_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_373 
       (.I0(dot_on3__15_n_100),
        .I1(p_1_in[5]),
        .O(\vga_r[3]_i_373_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_374 
       (.I0(dot_on3__15_n_101),
        .I1(p_1_in[4]),
        .O(\vga_r[3]_i_374_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_375 
       (.I0(dot_on3__15_n_102),
        .I1(p_1_in[3]),
        .O(\vga_r[3]_i_375_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_376 
       (.I0(dot_on3__15_n_103),
        .I1(p_1_in[2]),
        .O(\vga_r[3]_i_376_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_377 
       (.I0(dot_on3__15_n_104),
        .I1(p_1_in[1]),
        .O(\vga_r[3]_i_377_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_378 
       (.I0(dot_on3__15_n_105),
        .I1(p_1_in[0]),
        .O(\vga_r[3]_i_378_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_382 
       (.I0(dot_on223_out[18]),
        .I1(dot_on223_out[23]),
        .I2(dot_on223_out[7]),
        .I3(dot_on223_out[30]),
        .O(\vga_r[3]_i_382_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_383 
       (.I0(dot_on223_out[14]),
        .I1(dot_on223_out[21]),
        .I2(dot_on223_out[6]),
        .I3(dot_on223_out[26]),
        .O(\vga_r[3]_i_383_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_384 
       (.I0(dot_on223_out[12]),
        .I1(dot_on223_out[13]),
        .I2(dot_on223_out[31]),
        .I3(dot_on223_out[27]),
        .I4(dot_on223_out[24]),
        .I5(dot_on223_out[17]),
        .O(\vga_r[3]_i_384_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_385 
       (.I0(dot_on223_out[10]),
        .I1(dot_on223_out[11]),
        .I2(dot_on223_out[15]),
        .I3(dot_on223_out[28]),
        .O(\vga_r[3]_i_385_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_388 
       (.I0(dot_on3__36_n_98),
        .I1(p_1_in[7]),
        .O(\vga_r[3]_i_388_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_389 
       (.I0(dot_on3__36_n_99),
        .I1(p_1_in[6]),
        .O(\vga_r[3]_i_389_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \vga_r[3]_i_39 
       (.I0(dot_on219_out[22]),
        .I1(dot_on219_out[20]),
        .I2(dot_on219_out[31]),
        .I3(dot_on219_out[7]),
        .I4(\vga_r[3]_i_158_n_0 ),
        .I5(\vga_r[3]_i_159_n_0 ),
        .O(\vga_r[3]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_390 
       (.I0(dot_on3__36_n_100),
        .I1(p_1_in[5]),
        .O(\vga_r[3]_i_390_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_391 
       (.I0(dot_on3__36_n_101),
        .I1(p_1_in[4]),
        .O(\vga_r[3]_i_391_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_392 
       (.I0(dot_on3__36_n_102),
        .I1(p_1_in[3]),
        .O(\vga_r[3]_i_392_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_393 
       (.I0(dot_on3__36_n_103),
        .I1(p_1_in[2]),
        .O(\vga_r[3]_i_393_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_394 
       (.I0(dot_on3__36_n_104),
        .I1(p_1_in[1]),
        .O(\vga_r[3]_i_394_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_395 
       (.I0(dot_on3__36_n_105),
        .I1(p_1_in[0]),
        .O(\vga_r[3]_i_395_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_398 
       (.I0(dot_on23_out[18]),
        .I1(dot_on23_out[30]),
        .I2(dot_on23_out[7]),
        .I3(dot_on23_out[31]),
        .O(\vga_r[3]_i_398_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_399 
       (.I0(dot_on23_out[14]),
        .I1(dot_on23_out[20]),
        .I2(dot_on23_out[6]),
        .I3(dot_on23_out[22]),
        .O(\vga_r[3]_i_399_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_4 
       (.I0(\vga_r[3]_i_15_n_0 ),
        .I1(\vga_r[3]_i_16_n_0 ),
        .I2(\vga_r[3]_i_17_n_0 ),
        .I3(\vga_r[3]_i_18_n_0 ),
        .I4(\vga_r[3]_i_19_n_0 ),
        .I5(\vga_r[3]_i_20_n_0 ),
        .O(\vga_r[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_40 
       (.I0(\vga_r[3]_i_160_n_0 ),
        .I1(\vga_r[3]_i_161_n_0 ),
        .I2(dot_on219_out[9]),
        .I3(dot_on219_out[29]),
        .I4(dot_on219_out[8]),
        .I5(dot_on219_out[14]),
        .O(\vga_r[3]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_400 
       (.I0(dot_on23_out[12]),
        .I1(dot_on23_out[13]),
        .I2(dot_on23_out[29]),
        .I3(dot_on23_out[9]),
        .I4(dot_on23_out[24]),
        .I5(dot_on23_out[16]),
        .O(\vga_r[3]_i_400_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_401 
       (.I0(dot_on23_out[8]),
        .I1(dot_on23_out[11]),
        .I2(dot_on23_out[21]),
        .I3(dot_on23_out[23]),
        .O(\vga_r[3]_i_401_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_405 
       (.I0(dot_on3__6_n_98),
        .I1(p_1_in[7]),
        .O(\vga_r[3]_i_405_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_406 
       (.I0(dot_on3__6_n_99),
        .I1(p_1_in[6]),
        .O(\vga_r[3]_i_406_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_407 
       (.I0(dot_on3__6_n_100),
        .I1(p_1_in[5]),
        .O(\vga_r[3]_i_407_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_408 
       (.I0(dot_on3__6_n_101),
        .I1(p_1_in[4]),
        .O(\vga_r[3]_i_408_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_409 
       (.I0(dot_on3__6_n_102),
        .I1(p_1_in[3]),
        .O(\vga_r[3]_i_409_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_410 
       (.I0(dot_on3__6_n_103),
        .I1(p_1_in[2]),
        .O(\vga_r[3]_i_410_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_411 
       (.I0(dot_on3__6_n_104),
        .I1(p_1_in[1]),
        .O(\vga_r[3]_i_411_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_412 
       (.I0(dot_on3__6_n_105),
        .I1(p_1_in[0]),
        .O(\vga_r[3]_i_412_n_0 ));
  (* HLUTNM = "lutpair119" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_414 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1057_n_5 ),
        .O(\vga_r[3]_i_414_n_0 ));
  (* HLUTNM = "lutpair118" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_415 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1057_n_6 ),
        .O(\vga_r[3]_i_415_n_0 ));
  (* HLUTNM = "lutpair117" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_416 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1057_n_7 ),
        .O(\vga_r[3]_i_416_n_0 ));
  (* HLUTNM = "lutpair116" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_417 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_438_n_4 ),
        .O(\vga_r[3]_i_417_n_0 ));
  (* HLUTNM = "lutpair120" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_418 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1057_n_4 ),
        .I3(\vga_r[3]_i_414_n_0 ),
        .O(\vga_r[3]_i_418_n_0 ));
  (* HLUTNM = "lutpair119" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_419 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1057_n_5 ),
        .I3(\vga_r[3]_i_415_n_0 ),
        .O(\vga_r[3]_i_419_n_0 ));
  (* HLUTNM = "lutpair118" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_420 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1057_n_6 ),
        .I3(\vga_r[3]_i_416_n_0 ),
        .O(\vga_r[3]_i_420_n_0 ));
  (* HLUTNM = "lutpair117" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_421 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1057_n_7 ),
        .I3(\vga_r[3]_i_417_n_0 ),
        .O(\vga_r[3]_i_421_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_422 
       (.I0(dot_on3__27_n_94),
        .I1(p_1_in[11]),
        .O(\vga_r[3]_i_422_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_423 
       (.I0(dot_on3__27_n_95),
        .I1(p_1_in[10]),
        .O(\vga_r[3]_i_423_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_424 
       (.I0(dot_on3__27_n_96),
        .I1(p_1_in[9]),
        .O(\vga_r[3]_i_424_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_425 
       (.I0(dot_on3__27_n_97),
        .I1(p_1_in[8]),
        .O(\vga_r[3]_i_425_n_0 ));
  (* HLUTNM = "lutpair123" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_426 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1058_n_5 ),
        .O(\vga_r[3]_i_426_n_0 ));
  (* HLUTNM = "lutpair122" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_427 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1058_n_6 ),
        .O(\vga_r[3]_i_427_n_0 ));
  (* HLUTNM = "lutpair121" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_428 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1058_n_7 ),
        .O(\vga_r[3]_i_428_n_0 ));
  (* HLUTNM = "lutpair120" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_429 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1057_n_4 ),
        .O(\vga_r[3]_i_429_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \vga_r[3]_i_43 
       (.I0(dot_on233_out[28]),
        .I1(dot_on233_out[27]),
        .I2(dot_on233_out[30]),
        .I3(dot_on233_out[7]),
        .I4(\vga_r[3]_i_174_n_0 ),
        .I5(\vga_r[3]_i_175_n_0 ),
        .O(\vga_r[3]_i_43_n_0 ));
  (* HLUTNM = "lutpair124" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_430 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1058_n_4 ),
        .I3(\vga_r[3]_i_426_n_0 ),
        .O(\vga_r[3]_i_430_n_0 ));
  (* HLUTNM = "lutpair123" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_431 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1058_n_5 ),
        .I3(\vga_r[3]_i_427_n_0 ),
        .O(\vga_r[3]_i_431_n_0 ));
  (* HLUTNM = "lutpair122" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_432 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1058_n_6 ),
        .I3(\vga_r[3]_i_428_n_0 ),
        .O(\vga_r[3]_i_432_n_0 ));
  (* HLUTNM = "lutpair121" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_433 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1058_n_7 ),
        .I3(\vga_r[3]_i_429_n_0 ),
        .O(\vga_r[3]_i_433_n_0 ));
  (* HLUTNM = "lutpair115" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_436 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_438_n_5 ),
        .O(\vga_r[3]_i_436_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_437 
       (.I0(\vga_r_reg[3]_i_438_n_5 ),
        .I1(p_1_in[18]),
        .I2(dot_on3_n_104),
        .O(\vga_r[3]_i_437_n_0 ));
  (* HLUTNM = "lutpair116" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_439 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_438_n_4 ),
        .I3(\vga_r[3]_i_436_n_0 ),
        .O(\vga_r[3]_i_439_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_44 
       (.I0(\vga_r[3]_i_176_n_0 ),
        .I1(\vga_r[3]_i_177_n_0 ),
        .I2(dot_on233_out[26]),
        .I3(dot_on233_out[31]),
        .I4(dot_on233_out[10]),
        .I5(dot_on233_out[19]),
        .O(\vga_r[3]_i_44_n_0 ));
  (* HLUTNM = "lutpair115" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \vga_r[3]_i_440 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_438_n_5 ),
        .I3(dot_on3_n_105),
        .I4(p_1_in[17]),
        .O(\vga_r[3]_i_440_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_441 
       (.I0(dot_on3_n_105),
        .I1(p_1_in[17]),
        .I2(\vga_r_reg[3]_i_438_n_6 ),
        .O(\vga_r[3]_i_441_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_442 
       (.I0(\vga_r_reg[3]_i_438_n_7 ),
        .I1(p_1_in[16]),
        .O(\vga_r[3]_i_442_n_0 ));
  (* HLUTNM = "lutpair195" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_444 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1081_n_5 ),
        .O(\vga_r[3]_i_444_n_0 ));
  (* HLUTNM = "lutpair194" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_445 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1081_n_6 ),
        .O(\vga_r[3]_i_445_n_0 ));
  (* HLUTNM = "lutpair193" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_446 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1081_n_7 ),
        .O(\vga_r[3]_i_446_n_0 ));
  (* HLUTNM = "lutpair192" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_447 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1082_n_4 ),
        .O(\vga_r[3]_i_447_n_0 ));
  (* HLUTNM = "lutpair196" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_448 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1081_n_4 ),
        .I3(\vga_r[3]_i_444_n_0 ),
        .O(\vga_r[3]_i_448_n_0 ));
  (* HLUTNM = "lutpair195" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_449 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1081_n_5 ),
        .I3(\vga_r[3]_i_445_n_0 ),
        .O(\vga_r[3]_i_449_n_0 ));
  (* HLUTNM = "lutpair194" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_450 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1081_n_6 ),
        .I3(\vga_r[3]_i_446_n_0 ),
        .O(\vga_r[3]_i_450_n_0 ));
  (* HLUTNM = "lutpair193" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_451 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1081_n_7 ),
        .I3(\vga_r[3]_i_447_n_0 ),
        .O(\vga_r[3]_i_451_n_0 ));
  (* HLUTNM = "lutpair187" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_452 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_454_n_5 ),
        .O(\vga_r[3]_i_452_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_453 
       (.I0(\vga_r_reg[3]_i_454_n_5 ),
        .I1(p_1_in[18]),
        .I2(dot_on3_n_104),
        .O(\vga_r[3]_i_453_n_0 ));
  (* HLUTNM = "lutpair188" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_455 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_454_n_4 ),
        .I3(\vga_r[3]_i_452_n_0 ),
        .O(\vga_r[3]_i_455_n_0 ));
  (* HLUTNM = "lutpair187" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \vga_r[3]_i_456 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_454_n_5 ),
        .I3(dot_on3_n_105),
        .I4(p_1_in[17]),
        .O(\vga_r[3]_i_456_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_457 
       (.I0(dot_on3_n_105),
        .I1(p_1_in[17]),
        .I2(\vga_r_reg[3]_i_454_n_6 ),
        .O(\vga_r[3]_i_457_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_458 
       (.I0(\vga_r_reg[3]_i_454_n_7 ),
        .I1(p_1_in[16]),
        .O(\vga_r[3]_i_458_n_0 ));
  (* HLUTNM = "lutpair198" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_459 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1086_n_6 ),
        .O(\vga_r[3]_i_459_n_0 ));
  (* HLUTNM = "lutpair197" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_460 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1086_n_7 ),
        .O(\vga_r[3]_i_460_n_0 ));
  (* HLUTNM = "lutpair196" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_461 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1081_n_4 ),
        .O(\vga_r[3]_i_461_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \vga_r[3]_i_462 
       (.I0(\vga_r_reg[3]_i_1086_n_5 ),
        .I1(p_1_in[30]),
        .I2(dot_on3_n_92),
        .I3(dot_on3_n_91),
        .I4(p_1_in[31]),
        .I5(\vga_r_reg[3]_i_1086_n_4 ),
        .O(\vga_r[3]_i_462_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_463 
       (.I0(\vga_r[3]_i_459_n_0 ),
        .I1(dot_on3_n_92),
        .I2(p_1_in[30]),
        .I3(\vga_r_reg[3]_i_1086_n_5 ),
        .O(\vga_r[3]_i_463_n_0 ));
  (* HLUTNM = "lutpair198" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_464 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1086_n_6 ),
        .I3(\vga_r[3]_i_460_n_0 ),
        .O(\vga_r[3]_i_464_n_0 ));
  (* HLUTNM = "lutpair197" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_465 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1086_n_7 ),
        .I3(\vga_r[3]_i_461_n_0 ),
        .O(\vga_r[3]_i_465_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_467 
       (.I0(dot_on3__45_n_90),
        .I1(p_1_in[15]),
        .O(\vga_r[3]_i_467_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_468 
       (.I0(dot_on3__45_n_91),
        .I1(p_1_in[14]),
        .O(\vga_r[3]_i_468_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_469 
       (.I0(dot_on3__45_n_92),
        .I1(p_1_in[13]),
        .O(\vga_r[3]_i_469_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_47 
       (.I0(dot_on27_out[26]),
        .I1(dot_on27_out[14]),
        .I2(dot_on27_out[30]),
        .I3(dot_on27_out[7]),
        .I4(\vga_r[3]_i_191_n_0 ),
        .I5(\vga_r[3]_i_192_n_0 ),
        .O(\vga_r[3]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_470 
       (.I0(dot_on3__45_n_93),
        .I1(p_1_in[12]),
        .O(\vga_r[3]_i_470_n_0 ));
  (* HLUTNM = "lutpair87" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_472 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1099_n_5 ),
        .O(\vga_r[3]_i_472_n_0 ));
  (* HLUTNM = "lutpair86" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_473 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1099_n_6 ),
        .O(\vga_r[3]_i_473_n_0 ));
  (* HLUTNM = "lutpair85" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_474 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1099_n_7 ),
        .O(\vga_r[3]_i_474_n_0 ));
  (* HLUTNM = "lutpair84" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_475 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1100_n_4 ),
        .O(\vga_r[3]_i_475_n_0 ));
  (* HLUTNM = "lutpair88" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_476 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1099_n_4 ),
        .I3(\vga_r[3]_i_472_n_0 ),
        .O(\vga_r[3]_i_476_n_0 ));
  (* HLUTNM = "lutpair87" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_477 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1099_n_5 ),
        .I3(\vga_r[3]_i_473_n_0 ),
        .O(\vga_r[3]_i_477_n_0 ));
  (* HLUTNM = "lutpair86" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_478 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1099_n_6 ),
        .I3(\vga_r[3]_i_474_n_0 ),
        .O(\vga_r[3]_i_478_n_0 ));
  (* HLUTNM = "lutpair85" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_479 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1099_n_7 ),
        .I3(\vga_r[3]_i_475_n_0 ),
        .O(\vga_r[3]_i_479_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_48 
       (.I0(\vga_r[3]_i_193_n_0 ),
        .I1(\vga_r[3]_i_194_n_0 ),
        .I2(dot_on27_out[27]),
        .I3(dot_on27_out[31]),
        .I4(dot_on27_out[10]),
        .I5(dot_on27_out[21]),
        .O(\vga_r[3]_i_48_n_0 ));
  (* HLUTNM = "lutpair79" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_480 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_482_n_5 ),
        .O(\vga_r[3]_i_480_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_481 
       (.I0(\vga_r_reg[3]_i_482_n_5 ),
        .I1(p_1_in[18]),
        .I2(dot_on3_n_104),
        .O(\vga_r[3]_i_481_n_0 ));
  (* HLUTNM = "lutpair80" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_483 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_482_n_4 ),
        .I3(\vga_r[3]_i_480_n_0 ),
        .O(\vga_r[3]_i_483_n_0 ));
  (* HLUTNM = "lutpair79" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \vga_r[3]_i_484 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_482_n_5 ),
        .I3(dot_on3_n_105),
        .I4(p_1_in[17]),
        .O(\vga_r[3]_i_484_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_485 
       (.I0(dot_on3_n_105),
        .I1(p_1_in[17]),
        .I2(\vga_r_reg[3]_i_482_n_6 ),
        .O(\vga_r[3]_i_485_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_486 
       (.I0(\vga_r_reg[3]_i_482_n_7 ),
        .I1(p_1_in[16]),
        .O(\vga_r[3]_i_486_n_0 ));
  (* HLUTNM = "lutpair90" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_487 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1104_n_6 ),
        .O(\vga_r[3]_i_487_n_0 ));
  (* HLUTNM = "lutpair89" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_488 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1104_n_7 ),
        .O(\vga_r[3]_i_488_n_0 ));
  (* HLUTNM = "lutpair88" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_489 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1099_n_4 ),
        .O(\vga_r[3]_i_489_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \vga_r[3]_i_490 
       (.I0(\vga_r_reg[3]_i_1104_n_5 ),
        .I1(p_1_in[30]),
        .I2(dot_on3_n_92),
        .I3(dot_on3_n_91),
        .I4(p_1_in[31]),
        .I5(\vga_r_reg[3]_i_1104_n_4 ),
        .O(\vga_r[3]_i_490_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_491 
       (.I0(\vga_r[3]_i_487_n_0 ),
        .I1(dot_on3_n_92),
        .I2(p_1_in[30]),
        .I3(\vga_r_reg[3]_i_1104_n_5 ),
        .O(\vga_r[3]_i_491_n_0 ));
  (* HLUTNM = "lutpair90" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_492 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1104_n_6 ),
        .I3(\vga_r[3]_i_488_n_0 ),
        .O(\vga_r[3]_i_492_n_0 ));
  (* HLUTNM = "lutpair89" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_493 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1104_n_7 ),
        .I3(\vga_r[3]_i_489_n_0 ),
        .O(\vga_r[3]_i_493_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_494 
       (.I0(dot_on3__18_n_94),
        .I1(p_1_in[11]),
        .O(\vga_r[3]_i_494_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_495 
       (.I0(dot_on3__18_n_95),
        .I1(p_1_in[10]),
        .O(\vga_r[3]_i_495_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_496 
       (.I0(dot_on3__18_n_96),
        .I1(p_1_in[9]),
        .O(\vga_r[3]_i_496_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_497 
       (.I0(dot_on3__18_n_97),
        .I1(p_1_in[8]),
        .O(\vga_r[3]_i_497_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_498 
       (.I0(dot_on3__18_n_90),
        .I1(p_1_in[15]),
        .O(\vga_r[3]_i_498_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_499 
       (.I0(dot_on3__18_n_91),
        .I1(p_1_in[14]),
        .O(\vga_r[3]_i_499_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \vga_r[3]_i_5 
       (.I0(\vga_r[3]_i_21_n_0 ),
        .I1(\vga_r[3]_i_22_n_0 ),
        .I2(\vga_r[3]_i_23_n_0 ),
        .I3(\vga_r[3]_i_24_n_0 ),
        .O(\vga_r[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_500 
       (.I0(dot_on3__18_n_92),
        .I1(p_1_in[13]),
        .O(\vga_r[3]_i_500_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_501 
       (.I0(dot_on3__18_n_93),
        .I1(p_1_in[12]),
        .O(\vga_r[3]_i_501_n_0 ));
  (* HLUTNM = "lutpair131" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_503 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1112_n_5 ),
        .O(\vga_r[3]_i_503_n_0 ));
  (* HLUTNM = "lutpair130" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_504 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1112_n_6 ),
        .O(\vga_r[3]_i_504_n_0 ));
  (* HLUTNM = "lutpair129" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_505 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1112_n_7 ),
        .O(\vga_r[3]_i_505_n_0 ));
  (* HLUTNM = "lutpair128" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_506 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_1107_n_4 ),
        .O(\vga_r[3]_i_506_n_0 ));
  (* HLUTNM = "lutpair132" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_507 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1112_n_4 ),
        .I3(\vga_r[3]_i_503_n_0 ),
        .O(\vga_r[3]_i_507_n_0 ));
  (* HLUTNM = "lutpair131" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_508 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1112_n_5 ),
        .I3(\vga_r[3]_i_504_n_0 ),
        .O(\vga_r[3]_i_508_n_0 ));
  (* HLUTNM = "lutpair130" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_509 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1112_n_6 ),
        .I3(\vga_r[3]_i_505_n_0 ),
        .O(\vga_r[3]_i_509_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \vga_r[3]_i_51 
       (.I0(dot_on1[27]),
        .I1(dot_on1[16]),
        .I2(dot_on1[31]),
        .I3(dot_on1[7]),
        .I4(\vga_r[3]_i_208_n_0 ),
        .I5(\vga_r[3]_i_209_n_0 ),
        .O(\vga_r[3]_i_51_n_0 ));
  (* HLUTNM = "lutpair129" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_510 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1112_n_7 ),
        .I3(\vga_r[3]_i_506_n_0 ),
        .O(\vga_r[3]_i_510_n_0 ));
  (* HLUTNM = "lutpair138" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_512 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1121_n_6 ),
        .O(\vga_r[3]_i_512_n_0 ));
  (* HLUTNM = "lutpair137" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_513 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1121_n_7 ),
        .O(\vga_r[3]_i_513_n_0 ));
  (* HLUTNM = "lutpair136" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_514 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1122_n_4 ),
        .O(\vga_r[3]_i_514_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \vga_r[3]_i_515 
       (.I0(\vga_r_reg[3]_i_1121_n_5 ),
        .I1(p_1_in[30]),
        .I2(dot_on3_n_92),
        .I3(dot_on3_n_91),
        .I4(p_1_in[31]),
        .I5(\vga_r_reg[3]_i_1121_n_4 ),
        .O(\vga_r[3]_i_515_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_516 
       (.I0(\vga_r[3]_i_512_n_0 ),
        .I1(dot_on3_n_92),
        .I2(p_1_in[30]),
        .I3(\vga_r_reg[3]_i_1121_n_5 ),
        .O(\vga_r[3]_i_516_n_0 ));
  (* HLUTNM = "lutpair138" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_517 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1121_n_6 ),
        .I3(\vga_r[3]_i_513_n_0 ),
        .O(\vga_r[3]_i_517_n_0 ));
  (* HLUTNM = "lutpair137" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_518 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1121_n_7 ),
        .I3(\vga_r[3]_i_514_n_0 ),
        .O(\vga_r[3]_i_518_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_519 
       (.I0(dot_on3__30_n_94),
        .I1(p_1_in[11]),
        .O(\vga_r[3]_i_519_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_52 
       (.I0(\vga_r[3]_i_210_n_0 ),
        .I1(\vga_r[3]_i_211_n_0 ),
        .I2(dot_on1[12]),
        .I3(dot_on1[13]),
        .I4(dot_on1[14]),
        .I5(dot_on1[15]),
        .O(\vga_r[3]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_520 
       (.I0(dot_on3__30_n_95),
        .I1(p_1_in[10]),
        .O(\vga_r[3]_i_520_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_521 
       (.I0(dot_on3__30_n_96),
        .I1(p_1_in[9]),
        .O(\vga_r[3]_i_521_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_522 
       (.I0(dot_on3__30_n_97),
        .I1(p_1_in[8]),
        .O(\vga_r[3]_i_522_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_523 
       (.I0(dot_on3__30_n_90),
        .I1(p_1_in[15]),
        .O(\vga_r[3]_i_523_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_524 
       (.I0(dot_on3__30_n_91),
        .I1(p_1_in[14]),
        .O(\vga_r[3]_i_524_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_525 
       (.I0(dot_on3__30_n_92),
        .I1(p_1_in[13]),
        .O(\vga_r[3]_i_525_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_526 
       (.I0(dot_on3__30_n_93),
        .I1(p_1_in[12]),
        .O(\vga_r[3]_i_526_n_0 ));
  (* HLUTNM = "lutpair222" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_527 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1123_n_6 ),
        .O(\vga_r[3]_i_527_n_0 ));
  (* HLUTNM = "lutpair221" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_528 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1123_n_7 ),
        .O(\vga_r[3]_i_528_n_0 ));
  (* HLUTNM = "lutpair220" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_529 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1124_n_4 ),
        .O(\vga_r[3]_i_529_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \vga_r[3]_i_530 
       (.I0(\vga_r_reg[3]_i_1123_n_5 ),
        .I1(p_1_in[30]),
        .I2(dot_on3_n_92),
        .I3(dot_on3_n_91),
        .I4(p_1_in[31]),
        .I5(\vga_r_reg[3]_i_1123_n_4 ),
        .O(\vga_r[3]_i_530_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_531 
       (.I0(\vga_r[3]_i_527_n_0 ),
        .I1(dot_on3_n_92),
        .I2(p_1_in[30]),
        .I3(\vga_r_reg[3]_i_1123_n_5 ),
        .O(\vga_r[3]_i_531_n_0 ));
  (* HLUTNM = "lutpair222" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_532 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1123_n_6 ),
        .I3(\vga_r[3]_i_528_n_0 ),
        .O(\vga_r[3]_i_532_n_0 ));
  (* HLUTNM = "lutpair221" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_533 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1123_n_7 ),
        .I3(\vga_r[3]_i_529_n_0 ),
        .O(\vga_r[3]_i_533_n_0 ));
  (* HLUTNM = "lutpair219" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_535 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1124_n_5 ),
        .O(\vga_r[3]_i_535_n_0 ));
  (* HLUTNM = "lutpair218" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_536 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1124_n_6 ),
        .O(\vga_r[3]_i_536_n_0 ));
  (* HLUTNM = "lutpair217" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_537 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1124_n_7 ),
        .O(\vga_r[3]_i_537_n_0 ));
  (* HLUTNM = "lutpair216" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_538 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1133_n_4 ),
        .O(\vga_r[3]_i_538_n_0 ));
  (* HLUTNM = "lutpair220" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_539 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1124_n_4 ),
        .I3(\vga_r[3]_i_535_n_0 ),
        .O(\vga_r[3]_i_539_n_0 ));
  (* HLUTNM = "lutpair219" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_540 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1124_n_5 ),
        .I3(\vga_r[3]_i_536_n_0 ),
        .O(\vga_r[3]_i_540_n_0 ));
  (* HLUTNM = "lutpair218" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_541 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1124_n_6 ),
        .I3(\vga_r[3]_i_537_n_0 ),
        .O(\vga_r[3]_i_541_n_0 ));
  (* HLUTNM = "lutpair217" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_542 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1124_n_7 ),
        .I3(\vga_r[3]_i_538_n_0 ),
        .O(\vga_r[3]_i_542_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_544 
       (.I0(dot_on3__51_n_94),
        .I1(p_1_in[11]),
        .O(\vga_r[3]_i_544_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_545 
       (.I0(dot_on3__51_n_95),
        .I1(p_1_in[10]),
        .O(\vga_r[3]_i_545_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_546 
       (.I0(dot_on3__51_n_96),
        .I1(p_1_in[9]),
        .O(\vga_r[3]_i_546_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_547 
       (.I0(dot_on3__51_n_97),
        .I1(p_1_in[8]),
        .O(\vga_r[3]_i_547_n_0 ));
  (* HLUTNM = "lutpair211" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_548 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_550_n_5 ),
        .O(\vga_r[3]_i_548_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_549 
       (.I0(\vga_r_reg[3]_i_550_n_5 ),
        .I1(p_1_in[18]),
        .I2(dot_on3_n_104),
        .O(\vga_r[3]_i_549_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \vga_r[3]_i_55 
       (.I0(dot_on227_out[29]),
        .I1(dot_on227_out[9]),
        .I2(dot_on227_out[24]),
        .I3(dot_on227_out[16]),
        .I4(\vga_r[3]_i_225_n_0 ),
        .I5(\vga_r[3]_i_226_n_0 ),
        .O(\vga_r[3]_i_55_n_0 ));
  (* HLUTNM = "lutpair212" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_551 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_550_n_4 ),
        .I3(\vga_r[3]_i_548_n_0 ),
        .O(\vga_r[3]_i_551_n_0 ));
  (* HLUTNM = "lutpair211" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \vga_r[3]_i_552 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_550_n_5 ),
        .I3(dot_on3_n_105),
        .I4(p_1_in[17]),
        .O(\vga_r[3]_i_552_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_553 
       (.I0(dot_on3_n_105),
        .I1(p_1_in[17]),
        .I2(\vga_r_reg[3]_i_550_n_6 ),
        .O(\vga_r[3]_i_553_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_554 
       (.I0(\vga_r_reg[3]_i_550_n_7 ),
        .I1(p_1_in[16]),
        .O(\vga_r[3]_i_554_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_555 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1141_n_5 ),
        .O(\vga_r[3]_i_555_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_556 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1141_n_6 ),
        .O(\vga_r[3]_i_556_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_557 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1141_n_7 ),
        .O(\vga_r[3]_i_557_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_558 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1142_n_4 ),
        .O(\vga_r[3]_i_558_n_0 ));
  (* HLUTNM = "lutpair64" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_559 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1141_n_4 ),
        .I3(\vga_r[3]_i_555_n_0 ),
        .O(\vga_r[3]_i_559_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_56 
       (.I0(\vga_r[3]_i_227_n_0 ),
        .I1(\vga_r[3]_i_228_n_0 ),
        .I2(dot_on227_out[11]),
        .I3(dot_on227_out[21]),
        .I4(dot_on227_out[17]),
        .I5(dot_on227_out[23]),
        .O(\vga_r[3]_i_56_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_560 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1141_n_5 ),
        .I3(\vga_r[3]_i_556_n_0 ),
        .O(\vga_r[3]_i_560_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_561 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1141_n_6 ),
        .I3(\vga_r[3]_i_557_n_0 ),
        .O(\vga_r[3]_i_561_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_562 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1141_n_7 ),
        .I3(\vga_r[3]_i_558_n_0 ),
        .O(\vga_r[3]_i_562_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_563 
       (.I0(dot_on3__12_n_90),
        .I1(p_1_in[15]),
        .O(\vga_r[3]_i_563_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_564 
       (.I0(dot_on3__12_n_91),
        .I1(p_1_in[14]),
        .O(\vga_r[3]_i_564_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_565 
       (.I0(dot_on3__12_n_92),
        .I1(p_1_in[13]),
        .O(\vga_r[3]_i_565_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_566 
       (.I0(dot_on3__12_n_93),
        .I1(p_1_in[12]),
        .O(\vga_r[3]_i_566_n_0 ));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_567 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1143_n_6 ),
        .O(\vga_r[3]_i_567_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_568 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1143_n_7 ),
        .O(\vga_r[3]_i_568_n_0 ));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_569 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1141_n_4 ),
        .O(\vga_r[3]_i_569_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \vga_r[3]_i_570 
       (.I0(\vga_r_reg[3]_i_1143_n_5 ),
        .I1(p_1_in[30]),
        .I2(dot_on3_n_92),
        .I3(dot_on3_n_91),
        .I4(p_1_in[31]),
        .I5(\vga_r_reg[3]_i_1143_n_4 ),
        .O(\vga_r[3]_i_570_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_571 
       (.I0(\vga_r[3]_i_567_n_0 ),
        .I1(dot_on3_n_92),
        .I2(p_1_in[30]),
        .I3(\vga_r_reg[3]_i_1143_n_5 ),
        .O(\vga_r[3]_i_571_n_0 ));
  (* HLUTNM = "lutpair66" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_572 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1143_n_6 ),
        .I3(\vga_r[3]_i_568_n_0 ),
        .O(\vga_r[3]_i_572_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_573 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1143_n_7 ),
        .I3(\vga_r[3]_i_569_n_0 ),
        .O(\vga_r[3]_i_573_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_575 
       (.I0(dot_on3__12_n_94),
        .I1(p_1_in[11]),
        .O(\vga_r[3]_i_575_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_576 
       (.I0(dot_on3__12_n_95),
        .I1(p_1_in[10]),
        .O(\vga_r[3]_i_576_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_577 
       (.I0(dot_on3__12_n_96),
        .I1(p_1_in[9]),
        .O(\vga_r[3]_i_577_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_578 
       (.I0(dot_on3__12_n_97),
        .I1(p_1_in[8]),
        .O(\vga_r[3]_i_578_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_579 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1142_n_5 ),
        .O(\vga_r[3]_i_579_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_580 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1142_n_6 ),
        .O(\vga_r[3]_i_580_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_581 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1142_n_7 ),
        .O(\vga_r[3]_i_581_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_582 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_1146_n_4 ),
        .O(\vga_r[3]_i_582_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_583 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1142_n_4 ),
        .I3(\vga_r[3]_i_579_n_0 ),
        .O(\vga_r[3]_i_583_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_584 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1142_n_5 ),
        .I3(\vga_r[3]_i_580_n_0 ),
        .O(\vga_r[3]_i_584_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_585 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1142_n_6 ),
        .I3(\vga_r[3]_i_581_n_0 ),
        .O(\vga_r[3]_i_585_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_586 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1142_n_7 ),
        .I3(\vga_r[3]_i_582_n_0 ),
        .O(\vga_r[3]_i_586_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_588 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1159_n_5 ),
        .O(\vga_r[3]_i_588_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_589 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1159_n_6 ),
        .O(\vga_r[3]_i_589_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \vga_r[3]_i_59 
       (.I0(dot_on237_out[29]),
        .I1(dot_on237_out[19]),
        .I2(dot_on237_out[25]),
        .I3(dot_on237_out[16]),
        .I4(\vga_r[3]_i_241_n_0 ),
        .I5(\vga_r[3]_i_242_n_0 ),
        .O(\vga_r[3]_i_59_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_590 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1159_n_7 ),
        .O(\vga_r[3]_i_590_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_591 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1160_n_4 ),
        .O(\vga_r[3]_i_591_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_592 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1159_n_4 ),
        .I3(\vga_r[3]_i_588_n_0 ),
        .O(\vga_r[3]_i_592_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_593 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1159_n_5 ),
        .I3(\vga_r[3]_i_589_n_0 ),
        .O(\vga_r[3]_i_593_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_594 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1159_n_6 ),
        .I3(\vga_r[3]_i_590_n_0 ),
        .O(\vga_r[3]_i_594_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_595 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1159_n_7 ),
        .I3(\vga_r[3]_i_591_n_0 ),
        .O(\vga_r[3]_i_595_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_596 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_598_n_5 ),
        .O(\vga_r[3]_i_596_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_597 
       (.I0(\vga_r_reg[3]_i_598_n_5 ),
        .I1(p_1_in[18]),
        .I2(dot_on3_n_104),
        .O(\vga_r[3]_i_597_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_599 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_598_n_4 ),
        .I3(\vga_r[3]_i_596_n_0 ),
        .O(\vga_r[3]_i_599_n_0 ));
  LUT3 #(
    .INIT(8'h07)) 
    \vga_r[3]_i_6 
       (.I0(\vga_r[3]_i_25_n_0 ),
        .I1(in_circle0_n_94),
        .I2(\vga_r[3]_i_26_n_0 ),
        .O(\vga_r[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_60 
       (.I0(\vga_r[3]_i_243_n_0 ),
        .I1(\vga_r[3]_i_244_n_0 ),
        .I2(dot_on237_out[8]),
        .I3(dot_on237_out[9]),
        .I4(dot_on237_out[20]),
        .I5(dot_on237_out[22]),
        .O(\vga_r[3]_i_60_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \vga_r[3]_i_600 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_598_n_5 ),
        .I3(dot_on3_n_105),
        .I4(p_1_in[17]),
        .O(\vga_r[3]_i_600_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_601 
       (.I0(dot_on3_n_105),
        .I1(p_1_in[17]),
        .I2(\vga_r_reg[3]_i_598_n_6 ),
        .O(\vga_r[3]_i_601_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_602 
       (.I0(\vga_r_reg[3]_i_598_n_7 ),
        .I1(p_1_in[16]),
        .O(\vga_r[3]_i_602_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_603 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1164_n_6 ),
        .O(\vga_r[3]_i_603_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_604 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1164_n_7 ),
        .O(\vga_r[3]_i_604_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_605 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1159_n_4 ),
        .O(\vga_r[3]_i_605_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \vga_r[3]_i_606 
       (.I0(\vga_r_reg[3]_i_1164_n_5 ),
        .I1(p_1_in[30]),
        .I2(dot_on3_n_92),
        .I3(dot_on3_n_91),
        .I4(p_1_in[31]),
        .I5(\vga_r_reg[3]_i_1164_n_4 ),
        .O(\vga_r[3]_i_606_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_607 
       (.I0(\vga_r[3]_i_603_n_0 ),
        .I1(dot_on3_n_92),
        .I2(p_1_in[30]),
        .I3(\vga_r_reg[3]_i_1164_n_5 ),
        .O(\vga_r[3]_i_607_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_608 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1164_n_6 ),
        .I3(\vga_r[3]_i_604_n_0 ),
        .O(\vga_r[3]_i_608_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_609 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1164_n_7 ),
        .I3(\vga_r[3]_i_605_n_0 ),
        .O(\vga_r[3]_i_609_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_611 
       (.I0(dot_on2__0_n_90),
        .I1(p_1_in[15]),
        .O(\vga_r[3]_i_611_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_612 
       (.I0(dot_on2__0_n_91),
        .I1(p_1_in[14]),
        .O(\vga_r[3]_i_612_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_613 
       (.I0(dot_on2__0_n_92),
        .I1(p_1_in[13]),
        .O(\vga_r[3]_i_613_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_614 
       (.I0(dot_on2__0_n_93),
        .I1(p_1_in[12]),
        .O(\vga_r[3]_i_614_n_0 ));
  (* HLUTNM = "lutpair186" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_615 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1169_n_6 ),
        .O(\vga_r[3]_i_615_n_0 ));
  (* HLUTNM = "lutpair185" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_616 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1169_n_7 ),
        .O(\vga_r[3]_i_616_n_0 ));
  (* HLUTNM = "lutpair184" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_617 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1170_n_4 ),
        .O(\vga_r[3]_i_617_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \vga_r[3]_i_618 
       (.I0(\vga_r_reg[3]_i_1169_n_5 ),
        .I1(p_1_in[30]),
        .I2(dot_on3_n_92),
        .I3(dot_on3_n_91),
        .I4(p_1_in[31]),
        .I5(\vga_r_reg[3]_i_1169_n_4 ),
        .O(\vga_r[3]_i_618_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_619 
       (.I0(\vga_r[3]_i_615_n_0 ),
        .I1(dot_on3_n_92),
        .I2(p_1_in[30]),
        .I3(\vga_r_reg[3]_i_1169_n_5 ),
        .O(\vga_r[3]_i_619_n_0 ));
  (* HLUTNM = "lutpair186" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_620 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1169_n_6 ),
        .I3(\vga_r[3]_i_616_n_0 ),
        .O(\vga_r[3]_i_620_n_0 ));
  (* HLUTNM = "lutpair185" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_621 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1169_n_7 ),
        .I3(\vga_r[3]_i_617_n_0 ),
        .O(\vga_r[3]_i_621_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_622 
       (.I0(dot_on3__42_n_94),
        .I1(p_1_in[11]),
        .O(\vga_r[3]_i_622_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_623 
       (.I0(dot_on3__42_n_95),
        .I1(p_1_in[10]),
        .O(\vga_r[3]_i_623_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_624 
       (.I0(dot_on3__42_n_96),
        .I1(p_1_in[9]),
        .O(\vga_r[3]_i_624_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_625 
       (.I0(dot_on3__42_n_97),
        .I1(p_1_in[8]),
        .O(\vga_r[3]_i_625_n_0 ));
  (* HLUTNM = "lutpair183" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_626 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1170_n_5 ),
        .O(\vga_r[3]_i_626_n_0 ));
  (* HLUTNM = "lutpair182" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_627 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1170_n_6 ),
        .O(\vga_r[3]_i_627_n_0 ));
  (* HLUTNM = "lutpair181" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_628 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1170_n_7 ),
        .O(\vga_r[3]_i_628_n_0 ));
  (* HLUTNM = "lutpair180" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_629 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1171_n_4 ),
        .O(\vga_r[3]_i_629_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \vga_r[3]_i_63 
       (.I0(dot_on221_out[11]),
        .I1(dot_on221_out[8]),
        .I2(dot_on221_out[26]),
        .I3(dot_on221_out[24]),
        .I4(\vga_r[3]_i_257_n_0 ),
        .I5(\vga_r[3]_i_258_n_0 ),
        .O(\vga_r[3]_i_63_n_0 ));
  (* HLUTNM = "lutpair184" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_630 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1170_n_4 ),
        .I3(\vga_r[3]_i_626_n_0 ),
        .O(\vga_r[3]_i_630_n_0 ));
  (* HLUTNM = "lutpair183" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_631 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1170_n_5 ),
        .I3(\vga_r[3]_i_627_n_0 ),
        .O(\vga_r[3]_i_631_n_0 ));
  (* HLUTNM = "lutpair182" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_632 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1170_n_6 ),
        .I3(\vga_r[3]_i_628_n_0 ),
        .O(\vga_r[3]_i_632_n_0 ));
  (* HLUTNM = "lutpair181" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_633 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1170_n_7 ),
        .I3(\vga_r[3]_i_629_n_0 ),
        .O(\vga_r[3]_i_633_n_0 ));
  (* HLUTNM = "lutpair175" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_635 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_637_n_5 ),
        .O(\vga_r[3]_i_635_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_636 
       (.I0(\vga_r_reg[3]_i_637_n_5 ),
        .I1(p_1_in[18]),
        .I2(dot_on3_n_104),
        .O(\vga_r[3]_i_636_n_0 ));
  (* HLUTNM = "lutpair176" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_638 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_637_n_4 ),
        .I3(\vga_r[3]_i_635_n_0 ),
        .O(\vga_r[3]_i_638_n_0 ));
  (* HLUTNM = "lutpair175" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \vga_r[3]_i_639 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_637_n_5 ),
        .I3(dot_on3_n_105),
        .I4(p_1_in[17]),
        .O(\vga_r[3]_i_639_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_64 
       (.I0(\vga_r[3]_i_259_n_0 ),
        .I1(\vga_r[3]_i_260_n_0 ),
        .I2(dot_on221_out[19]),
        .I3(dot_on221_out[29]),
        .I4(dot_on221_out[9]),
        .I5(dot_on221_out[10]),
        .O(\vga_r[3]_i_64_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_640 
       (.I0(dot_on3_n_105),
        .I1(p_1_in[17]),
        .I2(\vga_r_reg[3]_i_637_n_6 ),
        .O(\vga_r[3]_i_640_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_641 
       (.I0(\vga_r_reg[3]_i_637_n_7 ),
        .I1(p_1_in[16]),
        .O(\vga_r[3]_i_641_n_0 ));
  (* HLUTNM = "lutpair179" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_642 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1171_n_5 ),
        .O(\vga_r[3]_i_642_n_0 ));
  (* HLUTNM = "lutpair178" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_643 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1171_n_6 ),
        .O(\vga_r[3]_i_643_n_0 ));
  (* HLUTNM = "lutpair177" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_644 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1171_n_7 ),
        .O(\vga_r[3]_i_644_n_0 ));
  (* HLUTNM = "lutpair176" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_645 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_637_n_4 ),
        .O(\vga_r[3]_i_645_n_0 ));
  (* HLUTNM = "lutpair180" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_646 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1171_n_4 ),
        .I3(\vga_r[3]_i_642_n_0 ),
        .O(\vga_r[3]_i_646_n_0 ));
  (* HLUTNM = "lutpair179" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_647 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1171_n_5 ),
        .I3(\vga_r[3]_i_643_n_0 ),
        .O(\vga_r[3]_i_647_n_0 ));
  (* HLUTNM = "lutpair178" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_648 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1171_n_6 ),
        .I3(\vga_r[3]_i_644_n_0 ),
        .O(\vga_r[3]_i_648_n_0 ));
  (* HLUTNM = "lutpair177" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_649 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1171_n_7 ),
        .I3(\vga_r[3]_i_645_n_0 ),
        .O(\vga_r[3]_i_649_n_0 ));
  (* HLUTNM = "lutpair246" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_650 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1179_n_6 ),
        .O(\vga_r[3]_i_650_n_0 ));
  (* HLUTNM = "lutpair245" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_651 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1179_n_7 ),
        .O(\vga_r[3]_i_651_n_0 ));
  (* HLUTNM = "lutpair244" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_652 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1180_n_4 ),
        .O(\vga_r[3]_i_652_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \vga_r[3]_i_653 
       (.I0(\vga_r_reg[3]_i_1179_n_5 ),
        .I1(p_1_in[30]),
        .I2(dot_on3_n_92),
        .I3(dot_on3_n_91),
        .I4(p_1_in[31]),
        .I5(\vga_r_reg[3]_i_1179_n_4 ),
        .O(\vga_r[3]_i_653_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_654 
       (.I0(\vga_r[3]_i_650_n_0 ),
        .I1(dot_on3_n_92),
        .I2(p_1_in[30]),
        .I3(\vga_r_reg[3]_i_1179_n_5 ),
        .O(\vga_r[3]_i_654_n_0 ));
  (* HLUTNM = "lutpair246" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_655 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1179_n_6 ),
        .I3(\vga_r[3]_i_651_n_0 ),
        .O(\vga_r[3]_i_655_n_0 ));
  (* HLUTNM = "lutpair245" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_656 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1179_n_7 ),
        .I3(\vga_r[3]_i_652_n_0 ),
        .O(\vga_r[3]_i_656_n_0 ));
  (* HLUTNM = "lutpair235" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_658 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_660_n_5 ),
        .O(\vga_r[3]_i_658_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_659 
       (.I0(\vga_r_reg[3]_i_660_n_5 ),
        .I1(p_1_in[18]),
        .I2(dot_on3_n_104),
        .O(\vga_r[3]_i_659_n_0 ));
  (* HLUTNM = "lutpair236" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_661 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_660_n_4 ),
        .I3(\vga_r[3]_i_658_n_0 ),
        .O(\vga_r[3]_i_661_n_0 ));
  (* HLUTNM = "lutpair235" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \vga_r[3]_i_662 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_660_n_5 ),
        .I3(dot_on3_n_105),
        .I4(p_1_in[17]),
        .O(\vga_r[3]_i_662_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_663 
       (.I0(dot_on3_n_105),
        .I1(p_1_in[17]),
        .I2(\vga_r_reg[3]_i_660_n_6 ),
        .O(\vga_r[3]_i_663_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_664 
       (.I0(\vga_r_reg[3]_i_660_n_7 ),
        .I1(p_1_in[16]),
        .O(\vga_r[3]_i_664_n_0 ));
  (* HLUTNM = "lutpair243" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_665 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1180_n_5 ),
        .O(\vga_r[3]_i_665_n_0 ));
  (* HLUTNM = "lutpair242" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_666 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1180_n_6 ),
        .O(\vga_r[3]_i_666_n_0 ));
  (* HLUTNM = "lutpair241" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_667 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1180_n_7 ),
        .O(\vga_r[3]_i_667_n_0 ));
  (* HLUTNM = "lutpair240" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_668 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1188_n_4 ),
        .O(\vga_r[3]_i_668_n_0 ));
  (* HLUTNM = "lutpair244" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_669 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1180_n_4 ),
        .I3(\vga_r[3]_i_665_n_0 ),
        .O(\vga_r[3]_i_669_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \vga_r[3]_i_67 
       (.I0(dot_on25_out[27]),
        .I1(dot_on25_out[16]),
        .I2(dot_on25_out[31]),
        .I3(dot_on25_out[7]),
        .I4(\vga_r[3]_i_274_n_0 ),
        .I5(\vga_r[3]_i_275_n_0 ),
        .O(\vga_r[3]_i_67_n_0 ));
  (* HLUTNM = "lutpair243" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_670 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1180_n_5 ),
        .I3(\vga_r[3]_i_666_n_0 ),
        .O(\vga_r[3]_i_670_n_0 ));
  (* HLUTNM = "lutpair242" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_671 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1180_n_6 ),
        .I3(\vga_r[3]_i_667_n_0 ),
        .O(\vga_r[3]_i_671_n_0 ));
  (* HLUTNM = "lutpair241" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_672 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1180_n_7 ),
        .I3(\vga_r[3]_i_668_n_0 ),
        .O(\vga_r[3]_i_672_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_673 
       (.I0(dot_on3__57_n_94),
        .I1(p_1_in[11]),
        .O(\vga_r[3]_i_673_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_674 
       (.I0(dot_on3__57_n_95),
        .I1(p_1_in[10]),
        .O(\vga_r[3]_i_674_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_675 
       (.I0(dot_on3__57_n_96),
        .I1(p_1_in[9]),
        .O(\vga_r[3]_i_675_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_676 
       (.I0(dot_on3__57_n_97),
        .I1(p_1_in[8]),
        .O(\vga_r[3]_i_676_n_0 ));
  (* HLUTNM = "lutpair239" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_677 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1188_n_5 ),
        .O(\vga_r[3]_i_677_n_0 ));
  (* HLUTNM = "lutpair238" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_678 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1188_n_6 ),
        .O(\vga_r[3]_i_678_n_0 ));
  (* HLUTNM = "lutpair237" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_679 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1188_n_7 ),
        .O(\vga_r[3]_i_679_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_68 
       (.I0(\vga_r[3]_i_276_n_0 ),
        .I1(\vga_r[3]_i_277_n_0 ),
        .I2(dot_on25_out[12]),
        .I3(dot_on25_out[13]),
        .I4(dot_on25_out[14]),
        .I5(dot_on25_out[15]),
        .O(\vga_r[3]_i_68_n_0 ));
  (* HLUTNM = "lutpair236" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_680 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_660_n_4 ),
        .O(\vga_r[3]_i_680_n_0 ));
  (* HLUTNM = "lutpair240" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_681 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1188_n_4 ),
        .I3(\vga_r[3]_i_677_n_0 ),
        .O(\vga_r[3]_i_681_n_0 ));
  (* HLUTNM = "lutpair239" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_682 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1188_n_5 ),
        .I3(\vga_r[3]_i_678_n_0 ),
        .O(\vga_r[3]_i_682_n_0 ));
  (* HLUTNM = "lutpair238" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_683 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1188_n_6 ),
        .I3(\vga_r[3]_i_679_n_0 ),
        .O(\vga_r[3]_i_683_n_0 ));
  (* HLUTNM = "lutpair237" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_684 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1188_n_7 ),
        .I3(\vga_r[3]_i_680_n_0 ),
        .O(\vga_r[3]_i_684_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_685 
       (.I0(dot_on3__33_n_94),
        .I1(p_1_in[11]),
        .O(\vga_r[3]_i_685_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_686 
       (.I0(dot_on3__33_n_95),
        .I1(p_1_in[10]),
        .O(\vga_r[3]_i_686_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_687 
       (.I0(dot_on3__33_n_96),
        .I1(p_1_in[9]),
        .O(\vga_r[3]_i_687_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_688 
       (.I0(dot_on3__33_n_97),
        .I1(p_1_in[8]),
        .O(\vga_r[3]_i_688_n_0 ));
  (* HLUTNM = "lutpair147" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_690 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1197_n_5 ),
        .O(\vga_r[3]_i_690_n_0 ));
  (* HLUTNM = "lutpair146" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_691 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1197_n_6 ),
        .O(\vga_r[3]_i_691_n_0 ));
  (* HLUTNM = "lutpair145" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_692 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1197_n_7 ),
        .O(\vga_r[3]_i_692_n_0 ));
  (* HLUTNM = "lutpair144" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_693 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1198_n_4 ),
        .O(\vga_r[3]_i_693_n_0 ));
  (* HLUTNM = "lutpair148" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_694 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1197_n_4 ),
        .I3(\vga_r[3]_i_690_n_0 ),
        .O(\vga_r[3]_i_694_n_0 ));
  (* HLUTNM = "lutpair147" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_695 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1197_n_5 ),
        .I3(\vga_r[3]_i_691_n_0 ),
        .O(\vga_r[3]_i_695_n_0 ));
  (* HLUTNM = "lutpair146" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_696 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1197_n_6 ),
        .I3(\vga_r[3]_i_692_n_0 ),
        .O(\vga_r[3]_i_696_n_0 ));
  (* HLUTNM = "lutpair145" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_697 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1197_n_7 ),
        .I3(\vga_r[3]_i_693_n_0 ),
        .O(\vga_r[3]_i_697_n_0 ));
  (* HLUTNM = "lutpair139" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_699 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_701_n_5 ),
        .O(\vga_r[3]_i_699_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202020222)) 
    \vga_r[3]_i_7 
       (.I0(\vga_r[3]_i_27_n_0 ),
        .I1(\vga_r[3]_i_28_n_0 ),
        .I2(dot_on217_out[5]),
        .I3(dot_on217_out[4]),
        .I4(dot_on217_out[3]),
        .I5(dot_on217_out[2]),
        .O(\vga_r[3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_700 
       (.I0(\vga_r_reg[3]_i_701_n_5 ),
        .I1(p_1_in[18]),
        .I2(dot_on3_n_104),
        .O(\vga_r[3]_i_700_n_0 ));
  (* HLUTNM = "lutpair140" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_702 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_701_n_4 ),
        .I3(\vga_r[3]_i_699_n_0 ),
        .O(\vga_r[3]_i_702_n_0 ));
  (* HLUTNM = "lutpair139" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \vga_r[3]_i_703 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_701_n_5 ),
        .I3(dot_on3_n_105),
        .I4(p_1_in[17]),
        .O(\vga_r[3]_i_703_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_704 
       (.I0(dot_on3_n_105),
        .I1(p_1_in[17]),
        .I2(\vga_r_reg[3]_i_701_n_6 ),
        .O(\vga_r[3]_i_704_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_705 
       (.I0(\vga_r_reg[3]_i_701_n_7 ),
        .I1(p_1_in[16]),
        .O(\vga_r[3]_i_705_n_0 ));
  (* HLUTNM = "lutpair150" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_706 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1206_n_6 ),
        .O(\vga_r[3]_i_706_n_0 ));
  (* HLUTNM = "lutpair149" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_707 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1206_n_7 ),
        .O(\vga_r[3]_i_707_n_0 ));
  (* HLUTNM = "lutpair148" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_708 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1197_n_4 ),
        .O(\vga_r[3]_i_708_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \vga_r[3]_i_709 
       (.I0(\vga_r_reg[3]_i_1206_n_5 ),
        .I1(p_1_in[30]),
        .I2(dot_on3_n_92),
        .I3(dot_on3_n_91),
        .I4(p_1_in[31]),
        .I5(\vga_r_reg[3]_i_1206_n_4 ),
        .O(\vga_r[3]_i_709_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \vga_r[3]_i_71 
       (.I0(dot_on225_out[31]),
        .I1(dot_on225_out[26]),
        .I2(dot_on225_out[14]),
        .I3(dot_on225_out[11]),
        .I4(\vga_r[3]_i_291_n_0 ),
        .I5(\vga_r[3]_i_292_n_0 ),
        .O(\vga_r[3]_i_71_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_710 
       (.I0(\vga_r[3]_i_706_n_0 ),
        .I1(dot_on3_n_92),
        .I2(p_1_in[30]),
        .I3(\vga_r_reg[3]_i_1206_n_5 ),
        .O(\vga_r[3]_i_710_n_0 ));
  (* HLUTNM = "lutpair150" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_711 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1206_n_6 ),
        .I3(\vga_r[3]_i_707_n_0 ),
        .O(\vga_r[3]_i_711_n_0 ));
  (* HLUTNM = "lutpair149" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_712 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1206_n_7 ),
        .I3(\vga_r[3]_i_708_n_0 ),
        .O(\vga_r[3]_i_712_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_714 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1215_n_5 ),
        .O(\vga_r[3]_i_714_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_715 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1215_n_6 ),
        .O(\vga_r[3]_i_715_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_716 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1215_n_7 ),
        .O(\vga_r[3]_i_716_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_717 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1216_n_4 ),
        .O(\vga_r[3]_i_717_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_718 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1215_n_4 ),
        .I3(\vga_r[3]_i_714_n_0 ),
        .O(\vga_r[3]_i_718_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_719 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1215_n_5 ),
        .I3(\vga_r[3]_i_715_n_0 ),
        .O(\vga_r[3]_i_719_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_72 
       (.I0(\vga_r[3]_i_293_n_0 ),
        .I1(\vga_r[3]_i_294_n_0 ),
        .I2(dot_on225_out[22]),
        .I3(dot_on225_out[25]),
        .I4(dot_on225_out[15]),
        .I5(dot_on225_out[23]),
        .O(\vga_r[3]_i_72_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_720 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1215_n_6 ),
        .I3(\vga_r[3]_i_716_n_0 ),
        .O(\vga_r[3]_i_720_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_721 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1215_n_7 ),
        .I3(\vga_r[3]_i_717_n_0 ),
        .O(\vga_r[3]_i_721_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_722 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_724_n_5 ),
        .O(\vga_r[3]_i_722_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_723 
       (.I0(\vga_r_reg[3]_i_724_n_5 ),
        .I1(p_1_in[18]),
        .I2(dot_on3_n_104),
        .O(\vga_r[3]_i_723_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_725 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_724_n_4 ),
        .I3(\vga_r[3]_i_722_n_0 ),
        .O(\vga_r[3]_i_725_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \vga_r[3]_i_726 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_724_n_5 ),
        .I3(dot_on3_n_105),
        .I4(p_1_in[17]),
        .O(\vga_r[3]_i_726_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_727 
       (.I0(dot_on3_n_105),
        .I1(p_1_in[17]),
        .I2(\vga_r_reg[3]_i_724_n_6 ),
        .O(\vga_r[3]_i_727_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_728 
       (.I0(\vga_r_reg[3]_i_724_n_7 ),
        .I1(p_1_in[16]),
        .O(\vga_r[3]_i_728_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_729 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1220_n_6 ),
        .O(\vga_r[3]_i_729_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_730 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1220_n_7 ),
        .O(\vga_r[3]_i_730_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_731 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1215_n_4 ),
        .O(\vga_r[3]_i_731_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \vga_r[3]_i_732 
       (.I0(\vga_r_reg[3]_i_1220_n_5 ),
        .I1(p_1_in[30]),
        .I2(dot_on3_n_92),
        .I3(dot_on3_n_91),
        .I4(p_1_in[31]),
        .I5(\vga_r_reg[3]_i_1220_n_4 ),
        .O(\vga_r[3]_i_732_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_733 
       (.I0(\vga_r[3]_i_729_n_0 ),
        .I1(dot_on3_n_92),
        .I2(p_1_in[30]),
        .I3(\vga_r_reg[3]_i_1220_n_5 ),
        .O(\vga_r[3]_i_733_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_734 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1220_n_6 ),
        .I3(\vga_r[3]_i_730_n_0 ),
        .O(\vga_r[3]_i_734_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_735 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1220_n_7 ),
        .I3(\vga_r[3]_i_731_n_0 ),
        .O(\vga_r[3]_i_735_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_737 
       (.I0(dot_on3__9_n_90),
        .I1(p_1_in[15]),
        .O(\vga_r[3]_i_737_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_738 
       (.I0(dot_on3__9_n_91),
        .I1(p_1_in[14]),
        .O(\vga_r[3]_i_738_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_739 
       (.I0(dot_on3__9_n_92),
        .I1(p_1_in[13]),
        .O(\vga_r[3]_i_739_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_740 
       (.I0(dot_on3__9_n_93),
        .I1(p_1_in[12]),
        .O(\vga_r[3]_i_740_n_0 ));
  (* HLUTNM = "lutpair174" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_741 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1225_n_6 ),
        .O(\vga_r[3]_i_741_n_0 ));
  (* HLUTNM = "lutpair173" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_742 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1225_n_7 ),
        .O(\vga_r[3]_i_742_n_0 ));
  (* HLUTNM = "lutpair172" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_743 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1226_n_4 ),
        .O(\vga_r[3]_i_743_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \vga_r[3]_i_744 
       (.I0(\vga_r_reg[3]_i_1225_n_5 ),
        .I1(p_1_in[30]),
        .I2(dot_on3_n_92),
        .I3(dot_on3_n_91),
        .I4(p_1_in[31]),
        .I5(\vga_r_reg[3]_i_1225_n_4 ),
        .O(\vga_r[3]_i_744_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_745 
       (.I0(\vga_r[3]_i_741_n_0 ),
        .I1(dot_on3_n_92),
        .I2(p_1_in[30]),
        .I3(\vga_r_reg[3]_i_1225_n_5 ),
        .O(\vga_r[3]_i_745_n_0 ));
  (* HLUTNM = "lutpair174" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_746 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1225_n_6 ),
        .I3(\vga_r[3]_i_742_n_0 ),
        .O(\vga_r[3]_i_746_n_0 ));
  (* HLUTNM = "lutpair173" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_747 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1225_n_7 ),
        .I3(\vga_r[3]_i_743_n_0 ),
        .O(\vga_r[3]_i_747_n_0 ));
  (* HLUTNM = "lutpair171" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_748 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1226_n_5 ),
        .O(\vga_r[3]_i_748_n_0 ));
  (* HLUTNM = "lutpair170" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_749 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1226_n_6 ),
        .O(\vga_r[3]_i_749_n_0 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \vga_r[3]_i_75 
       (.I0(dot_on21_out[5]),
        .I1(dot_on21_out[4]),
        .I2(dot_on21_out[3]),
        .I3(dot_on21_out[2]),
        .O(\vga_r[3]_i_75_n_0 ));
  (* HLUTNM = "lutpair169" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_750 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1226_n_7 ),
        .O(\vga_r[3]_i_750_n_0 ));
  (* HLUTNM = "lutpair168" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_751 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1227_n_4 ),
        .O(\vga_r[3]_i_751_n_0 ));
  (* HLUTNM = "lutpair172" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_752 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1226_n_4 ),
        .I3(\vga_r[3]_i_748_n_0 ),
        .O(\vga_r[3]_i_752_n_0 ));
  (* HLUTNM = "lutpair171" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_753 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1226_n_5 ),
        .I3(\vga_r[3]_i_749_n_0 ),
        .O(\vga_r[3]_i_753_n_0 ));
  (* HLUTNM = "lutpair170" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_754 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1226_n_6 ),
        .I3(\vga_r[3]_i_750_n_0 ),
        .O(\vga_r[3]_i_754_n_0 ));
  (* HLUTNM = "lutpair169" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_755 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1226_n_7 ),
        .I3(\vga_r[3]_i_751_n_0 ),
        .O(\vga_r[3]_i_755_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_756 
       (.I0(dot_on3__39_n_90),
        .I1(p_1_in[15]),
        .O(\vga_r[3]_i_756_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_757 
       (.I0(dot_on3__39_n_91),
        .I1(p_1_in[14]),
        .O(\vga_r[3]_i_757_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_758 
       (.I0(dot_on3__39_n_92),
        .I1(p_1_in[13]),
        .O(\vga_r[3]_i_758_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_759 
       (.I0(dot_on3__39_n_93),
        .I1(p_1_in[12]),
        .O(\vga_r[3]_i_759_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_76 
       (.I0(\vga_r[3]_i_306_n_0 ),
        .I1(\vga_r[3]_i_307_n_0 ),
        .I2(dot_on21_out[22]),
        .I3(dot_on21_out[25]),
        .I4(dot_on21_out[15]),
        .I5(dot_on21_out[23]),
        .O(\vga_r[3]_i_76_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_760 
       (.I0(dot_on3__39_n_94),
        .I1(p_1_in[11]),
        .O(\vga_r[3]_i_760_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_761 
       (.I0(dot_on3__39_n_95),
        .I1(p_1_in[10]),
        .O(\vga_r[3]_i_761_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_762 
       (.I0(dot_on3__39_n_96),
        .I1(p_1_in[9]),
        .O(\vga_r[3]_i_762_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_763 
       (.I0(dot_on3__39_n_97),
        .I1(p_1_in[8]),
        .O(\vga_r[3]_i_763_n_0 ));
  (* HLUTNM = "lutpair167" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_765 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1227_n_5 ),
        .O(\vga_r[3]_i_765_n_0 ));
  (* HLUTNM = "lutpair166" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_766 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1227_n_6 ),
        .O(\vga_r[3]_i_766_n_0 ));
  (* HLUTNM = "lutpair165" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_767 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1227_n_7 ),
        .O(\vga_r[3]_i_767_n_0 ));
  (* HLUTNM = "lutpair164" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_768 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_1230_n_4 ),
        .O(\vga_r[3]_i_768_n_0 ));
  (* HLUTNM = "lutpair168" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_769 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1227_n_4 ),
        .I3(\vga_r[3]_i_765_n_0 ),
        .O(\vga_r[3]_i_769_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \vga_r[3]_i_77 
       (.I0(dot_on21_out[31]),
        .I1(dot_on21_out[26]),
        .I2(dot_on21_out[14]),
        .I3(dot_on21_out[11]),
        .I4(\vga_r[3]_i_313_n_0 ),
        .I5(\vga_r[3]_i_314_n_0 ),
        .O(\vga_r[3]_i_77_n_0 ));
  (* HLUTNM = "lutpair167" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_770 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1227_n_5 ),
        .I3(\vga_r[3]_i_766_n_0 ),
        .O(\vga_r[3]_i_770_n_0 ));
  (* HLUTNM = "lutpair166" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_771 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1227_n_6 ),
        .I3(\vga_r[3]_i_767_n_0 ),
        .O(\vga_r[3]_i_771_n_0 ));
  (* HLUTNM = "lutpair165" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_772 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1227_n_7 ),
        .I3(\vga_r[3]_i_768_n_0 ),
        .O(\vga_r[3]_i_772_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_773 
       (.I0(dot_on3__3_n_98),
        .I1(p_1_in[7]),
        .O(\vga_r[3]_i_773_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_774 
       (.I0(dot_on3__3_n_99),
        .I1(p_1_in[6]),
        .O(\vga_r[3]_i_774_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_775 
       (.I0(dot_on3__3_n_100),
        .I1(p_1_in[5]),
        .O(\vga_r[3]_i_775_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_776 
       (.I0(dot_on3__3_n_101),
        .I1(p_1_in[4]),
        .O(\vga_r[3]_i_776_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_777 
       (.I0(dot_on3__3_n_102),
        .I1(p_1_in[3]),
        .O(\vga_r[3]_i_777_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_778 
       (.I0(dot_on3__3_n_103),
        .I1(p_1_in[2]),
        .O(\vga_r[3]_i_778_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_779 
       (.I0(dot_on3__3_n_104),
        .I1(p_1_in[1]),
        .O(\vga_r[3]_i_779_n_0 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \vga_r[3]_i_78 
       (.I0(dot_on235_out[5]),
        .I1(dot_on235_out[4]),
        .I2(dot_on235_out[3]),
        .I3(dot_on235_out[2]),
        .O(\vga_r[3]_i_78_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_780 
       (.I0(dot_on3__3_n_105),
        .I1(p_1_in[0]),
        .O(\vga_r[3]_i_780_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_782 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1242_n_5 ),
        .O(\vga_r[3]_i_782_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_783 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1242_n_6 ),
        .O(\vga_r[3]_i_783_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_784 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1242_n_7 ),
        .O(\vga_r[3]_i_784_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_785 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_1237_n_4 ),
        .O(\vga_r[3]_i_785_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_786 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1242_n_4 ),
        .I3(\vga_r[3]_i_782_n_0 ),
        .O(\vga_r[3]_i_786_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_787 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1242_n_5 ),
        .I3(\vga_r[3]_i_783_n_0 ),
        .O(\vga_r[3]_i_787_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_788 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1242_n_6 ),
        .I3(\vga_r[3]_i_784_n_0 ),
        .O(\vga_r[3]_i_788_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_789 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1242_n_7 ),
        .I3(\vga_r[3]_i_785_n_0 ),
        .O(\vga_r[3]_i_789_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_79 
       (.I0(\vga_r[3]_i_317_n_0 ),
        .I1(\vga_r[3]_i_318_n_0 ),
        .I2(dot_on235_out[9]),
        .I3(dot_on235_out[29]),
        .I4(dot_on235_out[8]),
        .I5(dot_on235_out[14]),
        .O(\vga_r[3]_i_79_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_790 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1243_n_5 ),
        .O(\vga_r[3]_i_790_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_791 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1243_n_6 ),
        .O(\vga_r[3]_i_791_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_792 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1243_n_7 ),
        .O(\vga_r[3]_i_792_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_793 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1242_n_4 ),
        .O(\vga_r[3]_i_793_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_794 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1243_n_4 ),
        .I3(\vga_r[3]_i_790_n_0 ),
        .O(\vga_r[3]_i_794_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_795 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1243_n_5 ),
        .I3(\vga_r[3]_i_791_n_0 ),
        .O(\vga_r[3]_i_795_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_796 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1243_n_6 ),
        .I3(\vga_r[3]_i_792_n_0 ),
        .O(\vga_r[3]_i_796_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_797 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1243_n_7 ),
        .I3(\vga_r[3]_i_793_n_0 ),
        .O(\vga_r[3]_i_797_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_798 
       (.I0(dot_on3__3_n_90),
        .I1(p_1_in[15]),
        .O(\vga_r[3]_i_798_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_799 
       (.I0(dot_on3__3_n_91),
        .I1(p_1_in[14]),
        .O(\vga_r[3]_i_799_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202020222)) 
    \vga_r[3]_i_8 
       (.I0(\vga_r[3]_i_31_n_0 ),
        .I1(\vga_r[3]_i_32_n_0 ),
        .I2(dot_on229_out[5]),
        .I3(dot_on229_out[4]),
        .I4(dot_on229_out[3]),
        .I5(dot_on229_out[2]),
        .O(\vga_r[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \vga_r[3]_i_80 
       (.I0(dot_on235_out[22]),
        .I1(dot_on235_out[20]),
        .I2(dot_on235_out[31]),
        .I3(dot_on235_out[7]),
        .I4(\vga_r[3]_i_323_n_0 ),
        .I5(\vga_r[3]_i_324_n_0 ),
        .O(\vga_r[3]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_800 
       (.I0(dot_on3__3_n_92),
        .I1(p_1_in[13]),
        .O(\vga_r[3]_i_800_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_801 
       (.I0(dot_on3__3_n_93),
        .I1(p_1_in[12]),
        .O(\vga_r[3]_i_801_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_802 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1244_n_6 ),
        .O(\vga_r[3]_i_802_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_803 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1244_n_7 ),
        .O(\vga_r[3]_i_803_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_804 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1243_n_4 ),
        .O(\vga_r[3]_i_804_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \vga_r[3]_i_805 
       (.I0(\vga_r_reg[3]_i_1244_n_5 ),
        .I1(p_1_in[30]),
        .I2(dot_on3_n_92),
        .I3(dot_on3_n_91),
        .I4(p_1_in[31]),
        .I5(\vga_r_reg[3]_i_1244_n_4 ),
        .O(\vga_r[3]_i_805_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_806 
       (.I0(\vga_r[3]_i_802_n_0 ),
        .I1(dot_on3_n_92),
        .I2(p_1_in[30]),
        .I3(\vga_r_reg[3]_i_1244_n_5 ),
        .O(\vga_r[3]_i_806_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_807 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1244_n_6 ),
        .I3(\vga_r[3]_i_803_n_0 ),
        .O(\vga_r[3]_i_807_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_808 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1244_n_7 ),
        .I3(\vga_r[3]_i_804_n_0 ),
        .O(\vga_r[3]_i_808_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_809 
       (.I0(dot_on3__3_n_94),
        .I1(p_1_in[11]),
        .O(\vga_r[3]_i_809_n_0 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \vga_r[3]_i_81 
       (.I0(dot_on213_out[5]),
        .I1(dot_on213_out[4]),
        .I2(dot_on213_out[3]),
        .I3(dot_on213_out[2]),
        .O(\vga_r[3]_i_81_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_810 
       (.I0(dot_on3__3_n_95),
        .I1(p_1_in[10]),
        .O(\vga_r[3]_i_810_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_811 
       (.I0(dot_on3__3_n_96),
        .I1(p_1_in[9]),
        .O(\vga_r[3]_i_811_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_812 
       (.I0(dot_on3__3_n_97),
        .I1(p_1_in[8]),
        .O(\vga_r[3]_i_812_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_813 
       (.I0(dot_on3__54_n_98),
        .I1(p_1_in[7]),
        .O(\vga_r[3]_i_813_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_814 
       (.I0(dot_on3__54_n_99),
        .I1(p_1_in[6]),
        .O(\vga_r[3]_i_814_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_815 
       (.I0(dot_on3__54_n_100),
        .I1(p_1_in[5]),
        .O(\vga_r[3]_i_815_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_816 
       (.I0(dot_on3__54_n_101),
        .I1(p_1_in[4]),
        .O(\vga_r[3]_i_816_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_817 
       (.I0(dot_on3__54_n_102),
        .I1(p_1_in[3]),
        .O(\vga_r[3]_i_817_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_818 
       (.I0(dot_on3__54_n_103),
        .I1(p_1_in[2]),
        .O(\vga_r[3]_i_818_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_819 
       (.I0(dot_on3__54_n_104),
        .I1(p_1_in[1]),
        .O(\vga_r[3]_i_819_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_82 
       (.I0(\vga_r[3]_i_327_n_0 ),
        .I1(\vga_r[3]_i_328_n_0 ),
        .I2(dot_on213_out[25]),
        .I3(dot_on213_out[28]),
        .I4(dot_on213_out[22]),
        .I5(dot_on213_out[26]),
        .O(\vga_r[3]_i_82_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_820 
       (.I0(dot_on3__54_n_105),
        .I1(p_1_in[0]),
        .O(\vga_r[3]_i_820_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_823 
       (.I0(dot_on3__54_n_94),
        .I1(p_1_in[11]),
        .O(\vga_r[3]_i_823_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_824 
       (.I0(dot_on3__54_n_95),
        .I1(p_1_in[10]),
        .O(\vga_r[3]_i_824_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_825 
       (.I0(dot_on3__54_n_96),
        .I1(p_1_in[9]),
        .O(\vga_r[3]_i_825_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_826 
       (.I0(dot_on3__54_n_97),
        .I1(p_1_in[8]),
        .O(\vga_r[3]_i_826_n_0 ));
  (* HLUTNM = "lutpair234" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_827 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1260_n_6 ),
        .O(\vga_r[3]_i_827_n_0 ));
  (* HLUTNM = "lutpair233" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_828 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1260_n_7 ),
        .O(\vga_r[3]_i_828_n_0 ));
  (* HLUTNM = "lutpair232" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_829 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1261_n_4 ),
        .O(\vga_r[3]_i_829_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \vga_r[3]_i_83 
       (.I0(dot_on213_out[23]),
        .I1(dot_on213_out[21]),
        .I2(dot_on213_out[15]),
        .I3(dot_on213_out[14]),
        .I4(\vga_r[3]_i_333_n_0 ),
        .I5(\vga_r[3]_i_334_n_0 ),
        .O(\vga_r[3]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \vga_r[3]_i_830 
       (.I0(\vga_r_reg[3]_i_1260_n_5 ),
        .I1(p_1_in[30]),
        .I2(dot_on3_n_92),
        .I3(dot_on3_n_91),
        .I4(p_1_in[31]),
        .I5(\vga_r_reg[3]_i_1260_n_4 ),
        .O(\vga_r[3]_i_830_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_831 
       (.I0(\vga_r[3]_i_827_n_0 ),
        .I1(dot_on3_n_92),
        .I2(p_1_in[30]),
        .I3(\vga_r_reg[3]_i_1260_n_5 ),
        .O(\vga_r[3]_i_831_n_0 ));
  (* HLUTNM = "lutpair234" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_832 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1260_n_6 ),
        .I3(\vga_r[3]_i_828_n_0 ),
        .O(\vga_r[3]_i_832_n_0 ));
  (* HLUTNM = "lutpair233" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_833 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1260_n_7 ),
        .I3(\vga_r[3]_i_829_n_0 ),
        .O(\vga_r[3]_i_833_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_834 
       (.I0(dot_on3__54_n_90),
        .I1(p_1_in[15]),
        .O(\vga_r[3]_i_834_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_835 
       (.I0(dot_on3__54_n_91),
        .I1(p_1_in[14]),
        .O(\vga_r[3]_i_835_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_836 
       (.I0(dot_on3__54_n_92),
        .I1(p_1_in[13]),
        .O(\vga_r[3]_i_836_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_837 
       (.I0(dot_on3__54_n_93),
        .I1(p_1_in[12]),
        .O(\vga_r[3]_i_837_n_0 ));
  (* HLUTNM = "lutpair227" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_838 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1262_n_5 ),
        .O(\vga_r[3]_i_838_n_0 ));
  (* HLUTNM = "lutpair226" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_839 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1262_n_6 ),
        .O(\vga_r[3]_i_839_n_0 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \vga_r[3]_i_84 
       (.I0(dot_on231_out[5]),
        .I1(dot_on231_out[4]),
        .I2(dot_on231_out[3]),
        .I3(dot_on231_out[2]),
        .O(\vga_r[3]_i_84_n_0 ));
  (* HLUTNM = "lutpair225" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_840 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1262_n_7 ),
        .O(\vga_r[3]_i_840_n_0 ));
  (* HLUTNM = "lutpair224" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_841 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_1255_n_4 ),
        .O(\vga_r[3]_i_841_n_0 ));
  (* HLUTNM = "lutpair228" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_842 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1262_n_4 ),
        .I3(\vga_r[3]_i_838_n_0 ),
        .O(\vga_r[3]_i_842_n_0 ));
  (* HLUTNM = "lutpair227" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_843 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1262_n_5 ),
        .I3(\vga_r[3]_i_839_n_0 ),
        .O(\vga_r[3]_i_843_n_0 ));
  (* HLUTNM = "lutpair226" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_844 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1262_n_6 ),
        .I3(\vga_r[3]_i_840_n_0 ),
        .O(\vga_r[3]_i_844_n_0 ));
  (* HLUTNM = "lutpair225" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_845 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1262_n_7 ),
        .I3(\vga_r[3]_i_841_n_0 ),
        .O(\vga_r[3]_i_845_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_846 
       (.I0(dot_on3__21_n_98),
        .I1(p_1_in[7]),
        .O(\vga_r[3]_i_846_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_847 
       (.I0(dot_on3__21_n_99),
        .I1(p_1_in[6]),
        .O(\vga_r[3]_i_847_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_848 
       (.I0(dot_on3__21_n_100),
        .I1(p_1_in[5]),
        .O(\vga_r[3]_i_848_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_849 
       (.I0(dot_on3__21_n_101),
        .I1(p_1_in[4]),
        .O(\vga_r[3]_i_849_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_85 
       (.I0(\vga_r[3]_i_337_n_0 ),
        .I1(\vga_r[3]_i_338_n_0 ),
        .I2(dot_on231_out[11]),
        .I3(dot_on231_out[28]),
        .I4(dot_on231_out[15]),
        .I5(dot_on231_out[16]),
        .O(\vga_r[3]_i_85_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_850 
       (.I0(dot_on3__21_n_102),
        .I1(p_1_in[3]),
        .O(\vga_r[3]_i_850_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_851 
       (.I0(dot_on3__21_n_103),
        .I1(p_1_in[2]),
        .O(\vga_r[3]_i_851_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_852 
       (.I0(dot_on3__21_n_104),
        .I1(p_1_in[1]),
        .O(\vga_r[3]_i_852_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_853 
       (.I0(dot_on3__21_n_105),
        .I1(p_1_in[0]),
        .O(\vga_r[3]_i_853_n_0 ));
  (* HLUTNM = "lutpair99" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_856 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1274_n_5 ),
        .O(\vga_r[3]_i_856_n_0 ));
  (* HLUTNM = "lutpair98" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_857 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1274_n_6 ),
        .O(\vga_r[3]_i_857_n_0 ));
  (* HLUTNM = "lutpair97" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_858 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1274_n_7 ),
        .O(\vga_r[3]_i_858_n_0 ));
  (* HLUTNM = "lutpair96" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_859 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1275_n_4 ),
        .O(\vga_r[3]_i_859_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \vga_r[3]_i_86 
       (.I0(dot_on231_out[31]),
        .I1(dot_on231_out[27]),
        .I2(dot_on231_out[24]),
        .I3(dot_on231_out[17]),
        .I4(\vga_r[3]_i_344_n_0 ),
        .I5(\vga_r[3]_i_345_n_0 ),
        .O(\vga_r[3]_i_86_n_0 ));
  (* HLUTNM = "lutpair100" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_860 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1274_n_4 ),
        .I3(\vga_r[3]_i_856_n_0 ),
        .O(\vga_r[3]_i_860_n_0 ));
  (* HLUTNM = "lutpair99" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_861 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1274_n_5 ),
        .I3(\vga_r[3]_i_857_n_0 ),
        .O(\vga_r[3]_i_861_n_0 ));
  (* HLUTNM = "lutpair98" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_862 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1274_n_6 ),
        .I3(\vga_r[3]_i_858_n_0 ),
        .O(\vga_r[3]_i_862_n_0 ));
  (* HLUTNM = "lutpair97" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_863 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1274_n_7 ),
        .I3(\vga_r[3]_i_859_n_0 ),
        .O(\vga_r[3]_i_863_n_0 ));
  (* HLUTNM = "lutpair102" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_864 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1276_n_6 ),
        .O(\vga_r[3]_i_864_n_0 ));
  (* HLUTNM = "lutpair101" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_865 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1276_n_7 ),
        .O(\vga_r[3]_i_865_n_0 ));
  (* HLUTNM = "lutpair100" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_866 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1274_n_4 ),
        .O(\vga_r[3]_i_866_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \vga_r[3]_i_867 
       (.I0(\vga_r_reg[3]_i_1276_n_5 ),
        .I1(p_1_in[30]),
        .I2(dot_on3_n_92),
        .I3(dot_on3_n_91),
        .I4(p_1_in[31]),
        .I5(\vga_r_reg[3]_i_1276_n_4 ),
        .O(\vga_r[3]_i_867_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_868 
       (.I0(\vga_r[3]_i_864_n_0 ),
        .I1(dot_on3_n_92),
        .I2(p_1_in[30]),
        .I3(\vga_r_reg[3]_i_1276_n_5 ),
        .O(\vga_r[3]_i_868_n_0 ));
  (* HLUTNM = "lutpair102" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_869 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1276_n_6 ),
        .I3(\vga_r[3]_i_865_n_0 ),
        .O(\vga_r[3]_i_869_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \vga_r[3]_i_87 
       (.I0(dot_on215_out[29]),
        .I1(dot_on215_out[19]),
        .I2(dot_on215_out[25]),
        .I3(dot_on215_out[16]),
        .I4(\vga_r[3]_i_349_n_0 ),
        .I5(\vga_r[3]_i_350_n_0 ),
        .O(\vga_r[3]_i_87_n_0 ));
  (* HLUTNM = "lutpair101" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_870 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1276_n_7 ),
        .I3(\vga_r[3]_i_866_n_0 ),
        .O(\vga_r[3]_i_870_n_0 ));
  (* HLUTNM = "lutpair95" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_871 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1275_n_5 ),
        .O(\vga_r[3]_i_871_n_0 ));
  (* HLUTNM = "lutpair94" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_872 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1275_n_6 ),
        .O(\vga_r[3]_i_872_n_0 ));
  (* HLUTNM = "lutpair93" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_873 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1275_n_7 ),
        .O(\vga_r[3]_i_873_n_0 ));
  (* HLUTNM = "lutpair92" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_874 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_1269_n_4 ),
        .O(\vga_r[3]_i_874_n_0 ));
  (* HLUTNM = "lutpair96" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_875 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1275_n_4 ),
        .I3(\vga_r[3]_i_871_n_0 ),
        .O(\vga_r[3]_i_875_n_0 ));
  (* HLUTNM = "lutpair95" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_876 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1275_n_5 ),
        .I3(\vga_r[3]_i_872_n_0 ),
        .O(\vga_r[3]_i_876_n_0 ));
  (* HLUTNM = "lutpair94" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_877 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1275_n_6 ),
        .I3(\vga_r[3]_i_873_n_0 ),
        .O(\vga_r[3]_i_877_n_0 ));
  (* HLUTNM = "lutpair93" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_878 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1275_n_7 ),
        .I3(\vga_r[3]_i_874_n_0 ),
        .O(\vga_r[3]_i_878_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_879 
       (.I0(dot_on3__21_n_90),
        .I1(p_1_in[15]),
        .O(\vga_r[3]_i_879_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_88 
       (.I0(\vga_r[3]_i_351_n_0 ),
        .I1(\vga_r[3]_i_352_n_0 ),
        .I2(dot_on215_out[8]),
        .I3(dot_on215_out[9]),
        .I4(dot_on215_out[20]),
        .I5(dot_on215_out[22]),
        .O(\vga_r[3]_i_88_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_880 
       (.I0(dot_on3__21_n_91),
        .I1(p_1_in[14]),
        .O(\vga_r[3]_i_880_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_881 
       (.I0(dot_on3__21_n_92),
        .I1(p_1_in[13]),
        .O(\vga_r[3]_i_881_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_882 
       (.I0(dot_on3__21_n_93),
        .I1(p_1_in[12]),
        .O(\vga_r[3]_i_882_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_883 
       (.I0(dot_on3__48_n_98),
        .I1(p_1_in[7]),
        .O(\vga_r[3]_i_883_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_884 
       (.I0(dot_on3__48_n_99),
        .I1(p_1_in[6]),
        .O(\vga_r[3]_i_884_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_885 
       (.I0(dot_on3__48_n_100),
        .I1(p_1_in[5]),
        .O(\vga_r[3]_i_885_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_886 
       (.I0(dot_on3__48_n_101),
        .I1(p_1_in[4]),
        .O(\vga_r[3]_i_886_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_887 
       (.I0(dot_on3__48_n_102),
        .I1(p_1_in[3]),
        .O(\vga_r[3]_i_887_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_888 
       (.I0(dot_on3__48_n_103),
        .I1(p_1_in[2]),
        .O(\vga_r[3]_i_888_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_889 
       (.I0(dot_on3__48_n_104),
        .I1(p_1_in[1]),
        .O(\vga_r[3]_i_889_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_890 
       (.I0(dot_on3__48_n_105),
        .I1(p_1_in[0]),
        .O(\vga_r[3]_i_890_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_892 
       (.I0(dot_on3__48_n_94),
        .I1(p_1_in[11]),
        .O(\vga_r[3]_i_892_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_893 
       (.I0(dot_on3__48_n_95),
        .I1(p_1_in[10]),
        .O(\vga_r[3]_i_893_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_894 
       (.I0(dot_on3__48_n_96),
        .I1(p_1_in[9]),
        .O(\vga_r[3]_i_894_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_895 
       (.I0(dot_on3__48_n_97),
        .I1(p_1_in[8]),
        .O(\vga_r[3]_i_895_n_0 ));
  (* HLUTNM = "lutpair210" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_896 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1285_n_6 ),
        .O(\vga_r[3]_i_896_n_0 ));
  (* HLUTNM = "lutpair209" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_897 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1285_n_7 ),
        .O(\vga_r[3]_i_897_n_0 ));
  (* HLUTNM = "lutpair208" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_898 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1286_n_4 ),
        .O(\vga_r[3]_i_898_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \vga_r[3]_i_899 
       (.I0(\vga_r_reg[3]_i_1285_n_5 ),
        .I1(p_1_in[30]),
        .I2(dot_on3_n_92),
        .I3(dot_on3_n_91),
        .I4(p_1_in[31]),
        .I5(\vga_r_reg[3]_i_1285_n_4 ),
        .O(\vga_r[3]_i_899_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202020222)) 
    \vga_r[3]_i_9 
       (.I0(\vga_r[3]_i_35_n_0 ),
        .I1(\vga_r[3]_i_36_n_0 ),
        .I2(dot_on211_out[5]),
        .I3(dot_on211_out[4]),
        .I4(dot_on211_out[3]),
        .I5(dot_on211_out[2]),
        .O(\vga_r[3]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_900 
       (.I0(\vga_r[3]_i_896_n_0 ),
        .I1(dot_on3_n_92),
        .I2(p_1_in[30]),
        .I3(\vga_r_reg[3]_i_1285_n_5 ),
        .O(\vga_r[3]_i_900_n_0 ));
  (* HLUTNM = "lutpair210" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_901 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1285_n_6 ),
        .I3(\vga_r[3]_i_897_n_0 ),
        .O(\vga_r[3]_i_901_n_0 ));
  (* HLUTNM = "lutpair209" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_902 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1285_n_7 ),
        .I3(\vga_r[3]_i_898_n_0 ),
        .O(\vga_r[3]_i_902_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_903 
       (.I0(dot_on3__48_n_90),
        .I1(p_1_in[15]),
        .O(\vga_r[3]_i_903_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_904 
       (.I0(dot_on3__48_n_91),
        .I1(p_1_in[14]),
        .O(\vga_r[3]_i_904_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_905 
       (.I0(dot_on3__48_n_92),
        .I1(p_1_in[13]),
        .O(\vga_r[3]_i_905_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_906 
       (.I0(dot_on3__48_n_93),
        .I1(p_1_in[12]),
        .O(\vga_r[3]_i_906_n_0 ));
  (* HLUTNM = "lutpair199" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_907 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_909_n_5 ),
        .O(\vga_r[3]_i_907_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_908 
       (.I0(\vga_r_reg[3]_i_909_n_5 ),
        .I1(p_1_in[18]),
        .I2(dot_on3_n_104),
        .O(\vga_r[3]_i_908_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \vga_r[3]_i_91 
       (.I0(dot_on29_out[20]),
        .I1(dot_on29_out[8]),
        .I2(dot_on29_out[24]),
        .I3(dot_on29_out[23]),
        .I4(\vga_r[3]_i_366_n_0 ),
        .I5(\vga_r[3]_i_367_n_0 ),
        .O(\vga_r[3]_i_91_n_0 ));
  (* HLUTNM = "lutpair200" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_910 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_909_n_4 ),
        .I3(\vga_r[3]_i_907_n_0 ),
        .O(\vga_r[3]_i_910_n_0 ));
  (* HLUTNM = "lutpair199" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \vga_r[3]_i_911 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_909_n_5 ),
        .I3(dot_on3_n_105),
        .I4(p_1_in[17]),
        .O(\vga_r[3]_i_911_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_912 
       (.I0(dot_on3_n_105),
        .I1(p_1_in[17]),
        .I2(\vga_r_reg[3]_i_909_n_6 ),
        .O(\vga_r[3]_i_912_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_913 
       (.I0(\vga_r_reg[3]_i_909_n_7 ),
        .I1(p_1_in[16]),
        .O(\vga_r[3]_i_913_n_0 ));
  (* HLUTNM = "lutpair207" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_914 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1286_n_5 ),
        .O(\vga_r[3]_i_914_n_0 ));
  (* HLUTNM = "lutpair206" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_915 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1286_n_6 ),
        .O(\vga_r[3]_i_915_n_0 ));
  (* HLUTNM = "lutpair205" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_916 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1286_n_7 ),
        .O(\vga_r[3]_i_916_n_0 ));
  (* HLUTNM = "lutpair204" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_917 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1290_n_4 ),
        .O(\vga_r[3]_i_917_n_0 ));
  (* HLUTNM = "lutpair208" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_918 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1286_n_4 ),
        .I3(\vga_r[3]_i_914_n_0 ),
        .O(\vga_r[3]_i_918_n_0 ));
  (* HLUTNM = "lutpair207" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_919 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1286_n_5 ),
        .I3(\vga_r[3]_i_915_n_0 ),
        .O(\vga_r[3]_i_919_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_92 
       (.I0(\vga_r[3]_i_368_n_0 ),
        .I1(\vga_r[3]_i_369_n_0 ),
        .I2(dot_on29_out[16]),
        .I3(dot_on29_out[17]),
        .I4(dot_on29_out[9]),
        .I5(dot_on29_out[21]),
        .O(\vga_r[3]_i_92_n_0 ));
  (* HLUTNM = "lutpair206" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_920 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1286_n_6 ),
        .I3(\vga_r[3]_i_916_n_0 ),
        .O(\vga_r[3]_i_920_n_0 ));
  (* HLUTNM = "lutpair205" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_921 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1286_n_7 ),
        .I3(\vga_r[3]_i_917_n_0 ),
        .O(\vga_r[3]_i_921_n_0 ));
  (* HLUTNM = "lutpair114" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_922 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1291_n_6 ),
        .O(\vga_r[3]_i_922_n_0 ));
  (* HLUTNM = "lutpair113" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_923 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1291_n_7 ),
        .O(\vga_r[3]_i_923_n_0 ));
  (* HLUTNM = "lutpair112" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_924 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1292_n_4 ),
        .O(\vga_r[3]_i_924_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \vga_r[3]_i_925 
       (.I0(\vga_r_reg[3]_i_1291_n_5 ),
        .I1(p_1_in[30]),
        .I2(dot_on3_n_92),
        .I3(dot_on3_n_91),
        .I4(p_1_in[31]),
        .I5(\vga_r_reg[3]_i_1291_n_4 ),
        .O(\vga_r[3]_i_925_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_926 
       (.I0(\vga_r[3]_i_922_n_0 ),
        .I1(dot_on3_n_92),
        .I2(p_1_in[30]),
        .I3(\vga_r_reg[3]_i_1291_n_5 ),
        .O(\vga_r[3]_i_926_n_0 ));
  (* HLUTNM = "lutpair114" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_927 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1291_n_6 ),
        .I3(\vga_r[3]_i_923_n_0 ),
        .O(\vga_r[3]_i_927_n_0 ));
  (* HLUTNM = "lutpair113" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_928 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1291_n_7 ),
        .I3(\vga_r[3]_i_924_n_0 ),
        .O(\vga_r[3]_i_928_n_0 ));
  (* HLUTNM = "lutpair103" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_930 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_932_n_5 ),
        .O(\vga_r[3]_i_930_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_931 
       (.I0(\vga_r_reg[3]_i_932_n_5 ),
        .I1(p_1_in[18]),
        .I2(dot_on3_n_104),
        .O(\vga_r[3]_i_931_n_0 ));
  (* HLUTNM = "lutpair104" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_933 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_932_n_4 ),
        .I3(\vga_r[3]_i_930_n_0 ),
        .O(\vga_r[3]_i_933_n_0 ));
  (* HLUTNM = "lutpair103" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \vga_r[3]_i_934 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_932_n_5 ),
        .I3(dot_on3_n_105),
        .I4(p_1_in[17]),
        .O(\vga_r[3]_i_934_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_935 
       (.I0(dot_on3_n_105),
        .I1(p_1_in[17]),
        .I2(\vga_r_reg[3]_i_932_n_6 ),
        .O(\vga_r[3]_i_935_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_936 
       (.I0(\vga_r_reg[3]_i_932_n_7 ),
        .I1(p_1_in[16]),
        .O(\vga_r[3]_i_936_n_0 ));
  (* HLUTNM = "lutpair111" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_937 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1292_n_5 ),
        .O(\vga_r[3]_i_937_n_0 ));
  (* HLUTNM = "lutpair110" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_938 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1292_n_6 ),
        .O(\vga_r[3]_i_938_n_0 ));
  (* HLUTNM = "lutpair109" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_939 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1292_n_7 ),
        .O(\vga_r[3]_i_939_n_0 ));
  (* HLUTNM = "lutpair108" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_940 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1300_n_4 ),
        .O(\vga_r[3]_i_940_n_0 ));
  (* HLUTNM = "lutpair112" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_941 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1292_n_4 ),
        .I3(\vga_r[3]_i_937_n_0 ),
        .O(\vga_r[3]_i_941_n_0 ));
  (* HLUTNM = "lutpair111" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_942 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1292_n_5 ),
        .I3(\vga_r[3]_i_938_n_0 ),
        .O(\vga_r[3]_i_942_n_0 ));
  (* HLUTNM = "lutpair110" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_943 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1292_n_6 ),
        .I3(\vga_r[3]_i_939_n_0 ),
        .O(\vga_r[3]_i_943_n_0 ));
  (* HLUTNM = "lutpair109" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_944 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1292_n_7 ),
        .I3(\vga_r[3]_i_940_n_0 ),
        .O(\vga_r[3]_i_944_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_945 
       (.I0(dot_on3__24_n_94),
        .I1(p_1_in[11]),
        .O(\vga_r[3]_i_945_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_946 
       (.I0(dot_on3__24_n_95),
        .I1(p_1_in[10]),
        .O(\vga_r[3]_i_946_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_947 
       (.I0(dot_on3__24_n_96),
        .I1(p_1_in[9]),
        .O(\vga_r[3]_i_947_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_948 
       (.I0(dot_on3__24_n_97),
        .I1(p_1_in[8]),
        .O(\vga_r[3]_i_948_n_0 ));
  (* HLUTNM = "lutpair107" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_949 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1300_n_5 ),
        .O(\vga_r[3]_i_949_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \vga_r[3]_i_95 
       (.I0(dot_on223_out[29]),
        .I1(dot_on223_out[19]),
        .I2(dot_on223_out[25]),
        .I3(dot_on223_out[16]),
        .I4(\vga_r[3]_i_382_n_0 ),
        .I5(\vga_r[3]_i_383_n_0 ),
        .O(\vga_r[3]_i_95_n_0 ));
  (* HLUTNM = "lutpair106" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_950 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1300_n_6 ),
        .O(\vga_r[3]_i_950_n_0 ));
  (* HLUTNM = "lutpair105" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_951 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1300_n_7 ),
        .O(\vga_r[3]_i_951_n_0 ));
  (* HLUTNM = "lutpair104" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_952 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_932_n_4 ),
        .O(\vga_r[3]_i_952_n_0 ));
  (* HLUTNM = "lutpair108" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_953 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1300_n_4 ),
        .I3(\vga_r[3]_i_949_n_0 ),
        .O(\vga_r[3]_i_953_n_0 ));
  (* HLUTNM = "lutpair107" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_954 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1300_n_5 ),
        .I3(\vga_r[3]_i_950_n_0 ),
        .O(\vga_r[3]_i_954_n_0 ));
  (* HLUTNM = "lutpair106" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_955 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1300_n_6 ),
        .I3(\vga_r[3]_i_951_n_0 ),
        .O(\vga_r[3]_i_955_n_0 ));
  (* HLUTNM = "lutpair105" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_956 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1300_n_7 ),
        .I3(\vga_r[3]_i_952_n_0 ),
        .O(\vga_r[3]_i_956_n_0 ));
  (* HLUTNM = "lutpair71" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_957 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1301_n_5 ),
        .O(\vga_r[3]_i_957_n_0 ));
  (* HLUTNM = "lutpair70" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_958 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1301_n_6 ),
        .O(\vga_r[3]_i_958_n_0 ));
  (* HLUTNM = "lutpair69" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_959 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1301_n_7 ),
        .O(\vga_r[3]_i_959_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \vga_r[3]_i_96 
       (.I0(\vga_r[3]_i_384_n_0 ),
        .I1(\vga_r[3]_i_385_n_0 ),
        .I2(dot_on223_out[8]),
        .I3(dot_on223_out[9]),
        .I4(dot_on223_out[20]),
        .I5(dot_on223_out[22]),
        .O(\vga_r[3]_i_96_n_0 ));
  (* HLUTNM = "lutpair68" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_960 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_981_n_4 ),
        .O(\vga_r[3]_i_960_n_0 ));
  (* HLUTNM = "lutpair72" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_961 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1301_n_4 ),
        .I3(\vga_r[3]_i_957_n_0 ),
        .O(\vga_r[3]_i_961_n_0 ));
  (* HLUTNM = "lutpair71" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_962 
       (.I0(dot_on3_n_100),
        .I1(p_1_in[22]),
        .I2(\vga_r_reg[3]_i_1301_n_5 ),
        .I3(\vga_r[3]_i_958_n_0 ),
        .O(\vga_r[3]_i_962_n_0 ));
  (* HLUTNM = "lutpair70" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_963 
       (.I0(dot_on3_n_101),
        .I1(p_1_in[21]),
        .I2(\vga_r_reg[3]_i_1301_n_6 ),
        .I3(\vga_r[3]_i_959_n_0 ),
        .O(\vga_r[3]_i_963_n_0 ));
  (* HLUTNM = "lutpair69" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_964 
       (.I0(dot_on3_n_102),
        .I1(p_1_in[20]),
        .I2(\vga_r_reg[3]_i_1301_n_7 ),
        .I3(\vga_r[3]_i_960_n_0 ),
        .O(\vga_r[3]_i_964_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_965 
       (.I0(dot_on3__15_n_94),
        .I1(p_1_in[11]),
        .O(\vga_r[3]_i_965_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_966 
       (.I0(dot_on3__15_n_95),
        .I1(p_1_in[10]),
        .O(\vga_r[3]_i_966_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_967 
       (.I0(dot_on3__15_n_96),
        .I1(p_1_in[9]),
        .O(\vga_r[3]_i_967_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_968 
       (.I0(dot_on3__15_n_97),
        .I1(p_1_in[8]),
        .O(\vga_r[3]_i_968_n_0 ));
  (* HLUTNM = "lutpair75" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_969 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1302_n_5 ),
        .O(\vga_r[3]_i_969_n_0 ));
  (* HLUTNM = "lutpair74" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_970 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1302_n_6 ),
        .O(\vga_r[3]_i_970_n_0 ));
  (* HLUTNM = "lutpair73" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_971 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1302_n_7 ),
        .O(\vga_r[3]_i_971_n_0 ));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_972 
       (.I0(dot_on3_n_99),
        .I1(p_1_in[23]),
        .I2(\vga_r_reg[3]_i_1301_n_4 ),
        .O(\vga_r[3]_i_972_n_0 ));
  (* HLUTNM = "lutpair76" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_973 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1302_n_4 ),
        .I3(\vga_r[3]_i_969_n_0 ),
        .O(\vga_r[3]_i_973_n_0 ));
  (* HLUTNM = "lutpair75" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_974 
       (.I0(dot_on3_n_96),
        .I1(p_1_in[26]),
        .I2(\vga_r_reg[3]_i_1302_n_5 ),
        .I3(\vga_r[3]_i_970_n_0 ),
        .O(\vga_r[3]_i_974_n_0 ));
  (* HLUTNM = "lutpair74" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_975 
       (.I0(dot_on3_n_97),
        .I1(p_1_in[25]),
        .I2(\vga_r_reg[3]_i_1302_n_6 ),
        .I3(\vga_r[3]_i_971_n_0 ),
        .O(\vga_r[3]_i_975_n_0 ));
  (* HLUTNM = "lutpair73" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_976 
       (.I0(dot_on3_n_98),
        .I1(p_1_in[24]),
        .I2(\vga_r_reg[3]_i_1302_n_7 ),
        .I3(\vga_r[3]_i_972_n_0 ),
        .O(\vga_r[3]_i_976_n_0 ));
  (* HLUTNM = "lutpair67" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_979 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_981_n_5 ),
        .O(\vga_r[3]_i_979_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_980 
       (.I0(\vga_r_reg[3]_i_981_n_5 ),
        .I1(p_1_in[18]),
        .I2(dot_on3_n_104),
        .O(\vga_r[3]_i_980_n_0 ));
  (* HLUTNM = "lutpair68" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_982 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_981_n_4 ),
        .I3(\vga_r[3]_i_979_n_0 ),
        .O(\vga_r[3]_i_982_n_0 ));
  (* HLUTNM = "lutpair67" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \vga_r[3]_i_983 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_981_n_5 ),
        .I3(dot_on3_n_105),
        .I4(p_1_in[17]),
        .O(\vga_r[3]_i_983_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_984 
       (.I0(dot_on3_n_105),
        .I1(p_1_in[17]),
        .I2(\vga_r_reg[3]_i_981_n_6 ),
        .O(\vga_r[3]_i_984_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_985 
       (.I0(\vga_r_reg[3]_i_981_n_7 ),
        .I1(p_1_in[16]),
        .O(\vga_r[3]_i_985_n_0 ));
  (* HLUTNM = "lutpair162" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_986 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1317_n_6 ),
        .O(\vga_r[3]_i_986_n_0 ));
  (* HLUTNM = "lutpair161" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_987 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1317_n_7 ),
        .O(\vga_r[3]_i_987_n_0 ));
  (* HLUTNM = "lutpair160" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_988 
       (.I0(dot_on3_n_95),
        .I1(p_1_in[27]),
        .I2(\vga_r_reg[3]_i_1318_n_4 ),
        .O(\vga_r[3]_i_988_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \vga_r[3]_i_989 
       (.I0(\vga_r_reg[3]_i_1317_n_5 ),
        .I1(p_1_in[30]),
        .I2(dot_on3_n_92),
        .I3(dot_on3_n_91),
        .I4(p_1_in[31]),
        .I5(\vga_r_reg[3]_i_1317_n_4 ),
        .O(\vga_r[3]_i_989_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \vga_r[3]_i_99 
       (.I0(dot_on23_out[27]),
        .I1(dot_on23_out[19]),
        .I2(dot_on23_out[25]),
        .I3(dot_on23_out[17]),
        .I4(\vga_r[3]_i_398_n_0 ),
        .I5(\vga_r[3]_i_399_n_0 ),
        .O(\vga_r[3]_i_99_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_990 
       (.I0(\vga_r[3]_i_986_n_0 ),
        .I1(dot_on3_n_92),
        .I2(p_1_in[30]),
        .I3(\vga_r_reg[3]_i_1317_n_5 ),
        .O(\vga_r[3]_i_990_n_0 ));
  (* HLUTNM = "lutpair162" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_991 
       (.I0(dot_on3_n_93),
        .I1(p_1_in[29]),
        .I2(\vga_r_reg[3]_i_1317_n_6 ),
        .I3(\vga_r[3]_i_987_n_0 ),
        .O(\vga_r[3]_i_991_n_0 ));
  (* HLUTNM = "lutpair161" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_992 
       (.I0(dot_on3_n_94),
        .I1(p_1_in[28]),
        .I2(\vga_r_reg[3]_i_1317_n_7 ),
        .I3(\vga_r[3]_i_988_n_0 ),
        .O(\vga_r[3]_i_992_n_0 ));
  (* HLUTNM = "lutpair151" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \vga_r[3]_i_994 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_996_n_5 ),
        .O(\vga_r[3]_i_994_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_995 
       (.I0(\vga_r_reg[3]_i_996_n_5 ),
        .I1(p_1_in[18]),
        .I2(dot_on3_n_104),
        .O(\vga_r[3]_i_995_n_0 ));
  (* HLUTNM = "lutpair152" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \vga_r[3]_i_997 
       (.I0(dot_on3_n_103),
        .I1(p_1_in[19]),
        .I2(\vga_r_reg[3]_i_996_n_4 ),
        .I3(\vga_r[3]_i_994_n_0 ),
        .O(\vga_r[3]_i_997_n_0 ));
  (* HLUTNM = "lutpair151" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    \vga_r[3]_i_998 
       (.I0(dot_on3_n_104),
        .I1(p_1_in[18]),
        .I2(\vga_r_reg[3]_i_996_n_5 ),
        .I3(dot_on3_n_105),
        .I4(p_1_in[17]),
        .O(\vga_r[3]_i_998_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_999 
       (.I0(dot_on3_n_105),
        .I1(p_1_in[17]),
        .I2(\vga_r_reg[3]_i_996_n_6 ),
        .O(\vga_r[3]_i_999_n_0 ));
  FDRE \vga_r_reg[3] 
       (.C(clk_pix),
        .CE(1'b1),
        .D(\vga_r[3]_i_1_n_0 ),
        .Q(vga_r),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_101 
       (.CI(\vga_r_reg[3]_i_102_n_0 ),
        .CO({\vga_r_reg[3]_i_101_n_0 ,\vga_r_reg[3]_i_101_n_1 ,\vga_r_reg[3]_i_101_n_2 ,\vga_r_reg[3]_i_101_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__6_n_98,dot_on3__6_n_99,dot_on3__6_n_100,dot_on3__6_n_101}),
        .O(dot_on23_out[7:4]),
        .S({\vga_r[3]_i_405_n_0 ,\vga_r[3]_i_406_n_0 ,\vga_r[3]_i_407_n_0 ,\vga_r[3]_i_408_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_102 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_102_n_0 ,\vga_r_reg[3]_i_102_n_1 ,\vga_r_reg[3]_i_102_n_2 ,\vga_r_reg[3]_i_102_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__6_n_102,dot_on3__6_n_103,dot_on3__6_n_104,dot_on3__6_n_105}),
        .O({dot_on23_out[3:2],\NLW_vga_r_reg[3]_i_102_O_UNCONNECTED [1:0]}),
        .S({\vga_r[3]_i_409_n_0 ,\vga_r[3]_i_410_n_0 ,\vga_r[3]_i_411_n_0 ,\vga_r[3]_i_412_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1021 
       (.CI(\vga_r_reg[3]_i_397_n_0 ),
        .CO({\vga_r_reg[3]_i_1021_n_0 ,\vga_r_reg[3]_i_1021_n_1 ,\vga_r_reg[3]_i_1021_n_2 ,\vga_r_reg[3]_i_1021_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1327_n_0 ,\vga_r[3]_i_1328_n_0 ,\vga_r[3]_i_1329_n_0 ,\vga_r[3]_i_1330_n_0 }),
        .O(dot_on23_out[23:20]),
        .S({\vga_r[3]_i_1331_n_0 ,\vga_r[3]_i_1332_n_0 ,\vga_r[3]_i_1333_n_0 ,\vga_r[3]_i_1334_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1032 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_1032_n_0 ,\vga_r_reg[3]_i_1032_n_1 ,\vga_r_reg[3]_i_1032_n_2 ,\vga_r_reg[3]_i_1032_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__7_n_103,dot_on3__7_n_104,dot_on3__7_n_105,1'b0}),
        .O({\vga_r_reg[3]_i_1032_n_4 ,\vga_r_reg[3]_i_1032_n_5 ,\vga_r_reg[3]_i_1032_n_6 ,\vga_r_reg[3]_i_1032_n_7 }),
        .S({\vga_r[3]_i_1337_n_0 ,\vga_r[3]_i_1338_n_0 ,\vga_r[3]_i_1339_n_0 ,dot_on3__6_n_89}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \vga_r_reg[3]_i_1052 
       (.CI(\vga_r_reg[3]_i_1341_n_0 ),
        .CO({\vga_r_reg[3]_i_1052_n_0 ,\vga_r_reg[3]_i_1052_n_1 ,\vga_r_reg[3]_i_1052_n_2 ,\vga_r_reg[3]_i_1052_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1342_n_0 ,\vga_r[3]_i_1343_n_0 ,\vga_r[3]_i_1344_n_0 ,\vga_r[3]_i_1345_n_0 }),
        .O(\NLW_vga_r_reg[3]_i_1052_O_UNCONNECTED [3:0]),
        .S({\vga_r[3]_i_1346_n_0 ,\vga_r[3]_i_1347_n_0 ,\vga_r[3]_i_1348_n_0 ,\vga_r[3]_i_1349_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1057 
       (.CI(\vga_r_reg[3]_i_438_n_0 ),
        .CO({\vga_r_reg[3]_i_1057_n_0 ,\vga_r_reg[3]_i_1057_n_1 ,\vga_r_reg[3]_i_1057_n_2 ,\vga_r_reg[3]_i_1057_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__28_n_99,dot_on3__28_n_100,dot_on3__28_n_101,dot_on3__28_n_102}),
        .O({\vga_r_reg[3]_i_1057_n_4 ,\vga_r_reg[3]_i_1057_n_5 ,\vga_r_reg[3]_i_1057_n_6 ,\vga_r_reg[3]_i_1057_n_7 }),
        .S({\vga_r[3]_i_1355_n_0 ,\vga_r[3]_i_1356_n_0 ,\vga_r[3]_i_1357_n_0 ,\vga_r[3]_i_1358_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1058 
       (.CI(\vga_r_reg[3]_i_1057_n_0 ),
        .CO({\vga_r_reg[3]_i_1058_n_0 ,\vga_r_reg[3]_i_1058_n_1 ,\vga_r_reg[3]_i_1058_n_2 ,\vga_r_reg[3]_i_1058_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__28_n_95,dot_on3__28_n_96,dot_on3__28_n_97,dot_on3__28_n_98}),
        .O({\vga_r_reg[3]_i_1058_n_4 ,\vga_r_reg[3]_i_1058_n_5 ,\vga_r_reg[3]_i_1058_n_6 ,\vga_r_reg[3]_i_1058_n_7 }),
        .S({\vga_r[3]_i_1359_n_0 ,\vga_r[3]_i_1360_n_0 ,\vga_r[3]_i_1361_n_0 ,\vga_r[3]_i_1362_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_107 
       (.CI(\vga_r_reg[3]_i_114_n_0 ),
        .CO({\vga_r_reg[3]_i_107_n_0 ,\vga_r_reg[3]_i_107_n_1 ,\vga_r_reg[3]_i_107_n_2 ,\vga_r_reg[3]_i_107_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_414_n_0 ,\vga_r[3]_i_415_n_0 ,\vga_r[3]_i_416_n_0 ,\vga_r[3]_i_417_n_0 }),
        .O(dot_on217_out[23:20]),
        .S({\vga_r[3]_i_418_n_0 ,\vga_r[3]_i_419_n_0 ,\vga_r[3]_i_420_n_0 ,\vga_r[3]_i_421_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_108 
       (.CI(\vga_r_reg[3]_i_29_n_0 ),
        .CO({\vga_r_reg[3]_i_108_n_0 ,\vga_r_reg[3]_i_108_n_1 ,\vga_r_reg[3]_i_108_n_2 ,\vga_r_reg[3]_i_108_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__27_n_94,dot_on3__27_n_95,dot_on3__27_n_96,dot_on3__27_n_97}),
        .O(dot_on217_out[11:8]),
        .S({\vga_r[3]_i_422_n_0 ,\vga_r[3]_i_423_n_0 ,\vga_r[3]_i_424_n_0 ,\vga_r[3]_i_425_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1081 
       (.CI(\vga_r_reg[3]_i_1082_n_0 ),
        .CO({\vga_r_reg[3]_i_1081_n_0 ,\vga_r_reg[3]_i_1081_n_1 ,\vga_r_reg[3]_i_1081_n_2 ,\vga_r_reg[3]_i_1081_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__46_n_95,dot_on3__46_n_96,dot_on3__46_n_97,dot_on3__46_n_98}),
        .O({\vga_r_reg[3]_i_1081_n_4 ,\vga_r_reg[3]_i_1081_n_5 ,\vga_r_reg[3]_i_1081_n_6 ,\vga_r_reg[3]_i_1081_n_7 }),
        .S({\vga_r[3]_i_1364_n_0 ,\vga_r[3]_i_1365_n_0 ,\vga_r[3]_i_1366_n_0 ,\vga_r[3]_i_1367_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1082 
       (.CI(\vga_r_reg[3]_i_454_n_0 ),
        .CO({\vga_r_reg[3]_i_1082_n_0 ,\vga_r_reg[3]_i_1082_n_1 ,\vga_r_reg[3]_i_1082_n_2 ,\vga_r_reg[3]_i_1082_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__46_n_99,dot_on3__46_n_100,dot_on3__46_n_101,dot_on3__46_n_102}),
        .O({\vga_r_reg[3]_i_1082_n_4 ,\vga_r_reg[3]_i_1082_n_5 ,\vga_r_reg[3]_i_1082_n_6 ,\vga_r_reg[3]_i_1082_n_7 }),
        .S({\vga_r[3]_i_1368_n_0 ,\vga_r[3]_i_1369_n_0 ,\vga_r[3]_i_1370_n_0 ,\vga_r[3]_i_1371_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1086 
       (.CI(\vga_r_reg[3]_i_1081_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_1086_CO_UNCONNECTED [3],\vga_r_reg[3]_i_1086_n_1 ,\vga_r_reg[3]_i_1086_n_2 ,\vga_r_reg[3]_i_1086_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dot_on3__46_n_92,dot_on3__46_n_93,dot_on3__46_n_94}),
        .O({\vga_r_reg[3]_i_1086_n_4 ,\vga_r_reg[3]_i_1086_n_5 ,\vga_r_reg[3]_i_1086_n_6 ,\vga_r_reg[3]_i_1086_n_7 }),
        .S({\vga_r[3]_i_1372_n_0 ,\vga_r[3]_i_1373_n_0 ,\vga_r[3]_i_1374_n_0 ,\vga_r[3]_i_1375_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_109 
       (.CI(\vga_r_reg[3]_i_107_n_0 ),
        .CO({\vga_r_reg[3]_i_109_n_0 ,\vga_r_reg[3]_i_109_n_1 ,\vga_r_reg[3]_i_109_n_2 ,\vga_r_reg[3]_i_109_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_426_n_0 ,\vga_r[3]_i_427_n_0 ,\vga_r[3]_i_428_n_0 ,\vga_r[3]_i_429_n_0 }),
        .O(dot_on217_out[27:24]),
        .S({\vga_r[3]_i_430_n_0 ,\vga_r[3]_i_431_n_0 ,\vga_r[3]_i_432_n_0 ,\vga_r[3]_i_433_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1099 
       (.CI(\vga_r_reg[3]_i_1100_n_0 ),
        .CO({\vga_r_reg[3]_i_1099_n_0 ,\vga_r_reg[3]_i_1099_n_1 ,\vga_r_reg[3]_i_1099_n_2 ,\vga_r_reg[3]_i_1099_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__19_n_95,dot_on3__19_n_96,dot_on3__19_n_97,dot_on3__19_n_98}),
        .O({\vga_r_reg[3]_i_1099_n_4 ,\vga_r_reg[3]_i_1099_n_5 ,\vga_r_reg[3]_i_1099_n_6 ,\vga_r_reg[3]_i_1099_n_7 }),
        .S({\vga_r[3]_i_1376_n_0 ,\vga_r[3]_i_1377_n_0 ,\vga_r[3]_i_1378_n_0 ,\vga_r[3]_i_1379_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1100 
       (.CI(\vga_r_reg[3]_i_482_n_0 ),
        .CO({\vga_r_reg[3]_i_1100_n_0 ,\vga_r_reg[3]_i_1100_n_1 ,\vga_r_reg[3]_i_1100_n_2 ,\vga_r_reg[3]_i_1100_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__19_n_99,dot_on3__19_n_100,dot_on3__19_n_101,dot_on3__19_n_102}),
        .O({\vga_r_reg[3]_i_1100_n_4 ,\vga_r_reg[3]_i_1100_n_5 ,\vga_r_reg[3]_i_1100_n_6 ,\vga_r_reg[3]_i_1100_n_7 }),
        .S({\vga_r[3]_i_1380_n_0 ,\vga_r[3]_i_1381_n_0 ,\vga_r[3]_i_1382_n_0 ,\vga_r[3]_i_1383_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1104 
       (.CI(\vga_r_reg[3]_i_1099_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_1104_CO_UNCONNECTED [3],\vga_r_reg[3]_i_1104_n_1 ,\vga_r_reg[3]_i_1104_n_2 ,\vga_r_reg[3]_i_1104_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dot_on3__19_n_92,dot_on3__19_n_93,dot_on3__19_n_94}),
        .O({\vga_r_reg[3]_i_1104_n_4 ,\vga_r_reg[3]_i_1104_n_5 ,\vga_r_reg[3]_i_1104_n_6 ,\vga_r_reg[3]_i_1104_n_7 }),
        .S({\vga_r[3]_i_1384_n_0 ,\vga_r[3]_i_1385_n_0 ,\vga_r[3]_i_1386_n_0 ,\vga_r[3]_i_1387_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1107 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_1107_n_0 ,\vga_r_reg[3]_i_1107_n_1 ,\vga_r_reg[3]_i_1107_n_2 ,\vga_r_reg[3]_i_1107_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__31_n_103,dot_on3__31_n_104,dot_on3__31_n_105,1'b0}),
        .O({\vga_r_reg[3]_i_1107_n_4 ,\vga_r_reg[3]_i_1107_n_5 ,\vga_r_reg[3]_i_1107_n_6 ,\vga_r_reg[3]_i_1107_n_7 }),
        .S({\vga_r[3]_i_1388_n_0 ,\vga_r[3]_i_1389_n_0 ,\vga_r[3]_i_1390_n_0 ,dot_on3__30_n_89}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1112 
       (.CI(\vga_r_reg[3]_i_1107_n_0 ),
        .CO({\vga_r_reg[3]_i_1112_n_0 ,\vga_r_reg[3]_i_1112_n_1 ,\vga_r_reg[3]_i_1112_n_2 ,\vga_r_reg[3]_i_1112_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__31_n_99,dot_on3__31_n_100,dot_on3__31_n_101,dot_on3__31_n_102}),
        .O({\vga_r_reg[3]_i_1112_n_4 ,\vga_r_reg[3]_i_1112_n_5 ,\vga_r_reg[3]_i_1112_n_6 ,\vga_r_reg[3]_i_1112_n_7 }),
        .S({\vga_r[3]_i_1391_n_0 ,\vga_r[3]_i_1392_n_0 ,\vga_r[3]_i_1393_n_0 ,\vga_r[3]_i_1394_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1121 
       (.CI(\vga_r_reg[3]_i_1122_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_1121_CO_UNCONNECTED [3],\vga_r_reg[3]_i_1121_n_1 ,\vga_r_reg[3]_i_1121_n_2 ,\vga_r_reg[3]_i_1121_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dot_on3__31_n_92,dot_on3__31_n_93,dot_on3__31_n_94}),
        .O({\vga_r_reg[3]_i_1121_n_4 ,\vga_r_reg[3]_i_1121_n_5 ,\vga_r_reg[3]_i_1121_n_6 ,\vga_r_reg[3]_i_1121_n_7 }),
        .S({\vga_r[3]_i_1395_n_0 ,\vga_r[3]_i_1396_n_0 ,\vga_r[3]_i_1397_n_0 ,\vga_r[3]_i_1398_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1122 
       (.CI(\vga_r_reg[3]_i_1112_n_0 ),
        .CO({\vga_r_reg[3]_i_1122_n_0 ,\vga_r_reg[3]_i_1122_n_1 ,\vga_r_reg[3]_i_1122_n_2 ,\vga_r_reg[3]_i_1122_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__31_n_95,dot_on3__31_n_96,dot_on3__31_n_97,dot_on3__31_n_98}),
        .O({\vga_r_reg[3]_i_1122_n_4 ,\vga_r_reg[3]_i_1122_n_5 ,\vga_r_reg[3]_i_1122_n_6 ,\vga_r_reg[3]_i_1122_n_7 }),
        .S({\vga_r[3]_i_1399_n_0 ,\vga_r[3]_i_1400_n_0 ,\vga_r[3]_i_1401_n_0 ,\vga_r[3]_i_1402_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1123 
       (.CI(\vga_r_reg[3]_i_1124_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_1123_CO_UNCONNECTED [3],\vga_r_reg[3]_i_1123_n_1 ,\vga_r_reg[3]_i_1123_n_2 ,\vga_r_reg[3]_i_1123_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dot_on3__52_n_92,dot_on3__52_n_93,dot_on3__52_n_94}),
        .O({\vga_r_reg[3]_i_1123_n_4 ,\vga_r_reg[3]_i_1123_n_5 ,\vga_r_reg[3]_i_1123_n_6 ,\vga_r_reg[3]_i_1123_n_7 }),
        .S({\vga_r[3]_i_1403_n_0 ,\vga_r[3]_i_1404_n_0 ,\vga_r[3]_i_1405_n_0 ,\vga_r[3]_i_1406_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1124 
       (.CI(\vga_r_reg[3]_i_1133_n_0 ),
        .CO({\vga_r_reg[3]_i_1124_n_0 ,\vga_r_reg[3]_i_1124_n_1 ,\vga_r_reg[3]_i_1124_n_2 ,\vga_r_reg[3]_i_1124_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__52_n_95,dot_on3__52_n_96,dot_on3__52_n_97,dot_on3__52_n_98}),
        .O({\vga_r_reg[3]_i_1124_n_4 ,\vga_r_reg[3]_i_1124_n_5 ,\vga_r_reg[3]_i_1124_n_6 ,\vga_r_reg[3]_i_1124_n_7 }),
        .S({\vga_r[3]_i_1407_n_0 ,\vga_r[3]_i_1408_n_0 ,\vga_r[3]_i_1409_n_0 ,\vga_r[3]_i_1410_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1133 
       (.CI(\vga_r_reg[3]_i_550_n_0 ),
        .CO({\vga_r_reg[3]_i_1133_n_0 ,\vga_r_reg[3]_i_1133_n_1 ,\vga_r_reg[3]_i_1133_n_2 ,\vga_r_reg[3]_i_1133_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__52_n_99,dot_on3__52_n_100,dot_on3__52_n_101,dot_on3__52_n_102}),
        .O({\vga_r_reg[3]_i_1133_n_4 ,\vga_r_reg[3]_i_1133_n_5 ,\vga_r_reg[3]_i_1133_n_6 ,\vga_r_reg[3]_i_1133_n_7 }),
        .S({\vga_r[3]_i_1411_n_0 ,\vga_r[3]_i_1412_n_0 ,\vga_r[3]_i_1413_n_0 ,\vga_r[3]_i_1414_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_114 
       (.CI(\vga_r_reg[3]_i_435_n_0 ),
        .CO({\vga_r_reg[3]_i_114_n_0 ,\vga_r_reg[3]_i_114_n_1 ,\vga_r_reg[3]_i_114_n_2 ,\vga_r_reg[3]_i_114_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_436_n_0 ,\vga_r[3]_i_437_n_0 ,\vga_r_reg[3]_i_438_n_6 ,\vga_r_reg[3]_i_438_n_7 }),
        .O(dot_on217_out[19:16]),
        .S({\vga_r[3]_i_439_n_0 ,\vga_r[3]_i_440_n_0 ,\vga_r[3]_i_441_n_0 ,\vga_r[3]_i_442_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1141 
       (.CI(\vga_r_reg[3]_i_1142_n_0 ),
        .CO({\vga_r_reg[3]_i_1141_n_0 ,\vga_r_reg[3]_i_1141_n_1 ,\vga_r_reg[3]_i_1141_n_2 ,\vga_r_reg[3]_i_1141_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__13_n_95,dot_on3__13_n_96,dot_on3__13_n_97,dot_on3__13_n_98}),
        .O({\vga_r_reg[3]_i_1141_n_4 ,\vga_r_reg[3]_i_1141_n_5 ,\vga_r_reg[3]_i_1141_n_6 ,\vga_r_reg[3]_i_1141_n_7 }),
        .S({\vga_r[3]_i_1415_n_0 ,\vga_r[3]_i_1416_n_0 ,\vga_r[3]_i_1417_n_0 ,\vga_r[3]_i_1418_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1142 
       (.CI(\vga_r_reg[3]_i_1146_n_0 ),
        .CO({\vga_r_reg[3]_i_1142_n_0 ,\vga_r_reg[3]_i_1142_n_1 ,\vga_r_reg[3]_i_1142_n_2 ,\vga_r_reg[3]_i_1142_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__13_n_99,dot_on3__13_n_100,dot_on3__13_n_101,dot_on3__13_n_102}),
        .O({\vga_r_reg[3]_i_1142_n_4 ,\vga_r_reg[3]_i_1142_n_5 ,\vga_r_reg[3]_i_1142_n_6 ,\vga_r_reg[3]_i_1142_n_7 }),
        .S({\vga_r[3]_i_1419_n_0 ,\vga_r[3]_i_1420_n_0 ,\vga_r[3]_i_1421_n_0 ,\vga_r[3]_i_1422_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1143 
       (.CI(\vga_r_reg[3]_i_1141_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_1143_CO_UNCONNECTED [3],\vga_r_reg[3]_i_1143_n_1 ,\vga_r_reg[3]_i_1143_n_2 ,\vga_r_reg[3]_i_1143_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dot_on3__13_n_92,dot_on3__13_n_93,dot_on3__13_n_94}),
        .O({\vga_r_reg[3]_i_1143_n_4 ,\vga_r_reg[3]_i_1143_n_5 ,\vga_r_reg[3]_i_1143_n_6 ,\vga_r_reg[3]_i_1143_n_7 }),
        .S({\vga_r[3]_i_1423_n_0 ,\vga_r[3]_i_1424_n_0 ,\vga_r[3]_i_1425_n_0 ,\vga_r[3]_i_1426_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1146 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_1146_n_0 ,\vga_r_reg[3]_i_1146_n_1 ,\vga_r_reg[3]_i_1146_n_2 ,\vga_r_reg[3]_i_1146_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__13_n_103,dot_on3__13_n_104,dot_on3__13_n_105,1'b0}),
        .O({\vga_r_reg[3]_i_1146_n_4 ,\vga_r_reg[3]_i_1146_n_5 ,\vga_r_reg[3]_i_1146_n_6 ,\vga_r_reg[3]_i_1146_n_7 }),
        .S({\vga_r[3]_i_1427_n_0 ,\vga_r[3]_i_1428_n_0 ,\vga_r[3]_i_1429_n_0 ,dot_on3__12_n_89}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1159 
       (.CI(\vga_r_reg[3]_i_1160_n_0 ),
        .CO({\vga_r_reg[3]_i_1159_n_0 ,\vga_r_reg[3]_i_1159_n_1 ,\vga_r_reg[3]_i_1159_n_2 ,\vga_r_reg[3]_i_1159_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on2__1_n_95,dot_on2__1_n_96,dot_on2__1_n_97,dot_on2__1_n_98}),
        .O({\vga_r_reg[3]_i_1159_n_4 ,\vga_r_reg[3]_i_1159_n_5 ,\vga_r_reg[3]_i_1159_n_6 ,\vga_r_reg[3]_i_1159_n_7 }),
        .S({\vga_r[3]_i_1430_n_0 ,\vga_r[3]_i_1431_n_0 ,\vga_r[3]_i_1432_n_0 ,\vga_r[3]_i_1433_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1160 
       (.CI(\vga_r_reg[3]_i_598_n_0 ),
        .CO({\vga_r_reg[3]_i_1160_n_0 ,\vga_r_reg[3]_i_1160_n_1 ,\vga_r_reg[3]_i_1160_n_2 ,\vga_r_reg[3]_i_1160_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on2__1_n_99,dot_on2__1_n_100,dot_on2__1_n_101,dot_on2__1_n_102}),
        .O({\vga_r_reg[3]_i_1160_n_4 ,\vga_r_reg[3]_i_1160_n_5 ,\vga_r_reg[3]_i_1160_n_6 ,\vga_r_reg[3]_i_1160_n_7 }),
        .S({\vga_r[3]_i_1434_n_0 ,\vga_r[3]_i_1435_n_0 ,\vga_r[3]_i_1436_n_0 ,\vga_r[3]_i_1437_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1164 
       (.CI(\vga_r_reg[3]_i_1159_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_1164_CO_UNCONNECTED [3],\vga_r_reg[3]_i_1164_n_1 ,\vga_r_reg[3]_i_1164_n_2 ,\vga_r_reg[3]_i_1164_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dot_on2__1_n_92,dot_on2__1_n_93,dot_on2__1_n_94}),
        .O({\vga_r_reg[3]_i_1164_n_4 ,\vga_r_reg[3]_i_1164_n_5 ,\vga_r_reg[3]_i_1164_n_6 ,\vga_r_reg[3]_i_1164_n_7 }),
        .S({\vga_r[3]_i_1438_n_0 ,\vga_r[3]_i_1439_n_0 ,\vga_r[3]_i_1440_n_0 ,\vga_r[3]_i_1441_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1169 
       (.CI(\vga_r_reg[3]_i_1170_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_1169_CO_UNCONNECTED [3],\vga_r_reg[3]_i_1169_n_1 ,\vga_r_reg[3]_i_1169_n_2 ,\vga_r_reg[3]_i_1169_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dot_on3__43_n_92,dot_on3__43_n_93,dot_on3__43_n_94}),
        .O({\vga_r_reg[3]_i_1169_n_4 ,\vga_r_reg[3]_i_1169_n_5 ,\vga_r_reg[3]_i_1169_n_6 ,\vga_r_reg[3]_i_1169_n_7 }),
        .S({\vga_r[3]_i_1442_n_0 ,\vga_r[3]_i_1443_n_0 ,\vga_r[3]_i_1444_n_0 ,\vga_r[3]_i_1445_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1170 
       (.CI(\vga_r_reg[3]_i_1171_n_0 ),
        .CO({\vga_r_reg[3]_i_1170_n_0 ,\vga_r_reg[3]_i_1170_n_1 ,\vga_r_reg[3]_i_1170_n_2 ,\vga_r_reg[3]_i_1170_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__43_n_95,dot_on3__43_n_96,dot_on3__43_n_97,dot_on3__43_n_98}),
        .O({\vga_r_reg[3]_i_1170_n_4 ,\vga_r_reg[3]_i_1170_n_5 ,\vga_r_reg[3]_i_1170_n_6 ,\vga_r_reg[3]_i_1170_n_7 }),
        .S({\vga_r[3]_i_1446_n_0 ,\vga_r[3]_i_1447_n_0 ,\vga_r[3]_i_1448_n_0 ,\vga_r[3]_i_1449_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1171 
       (.CI(\vga_r_reg[3]_i_637_n_0 ),
        .CO({\vga_r_reg[3]_i_1171_n_0 ,\vga_r_reg[3]_i_1171_n_1 ,\vga_r_reg[3]_i_1171_n_2 ,\vga_r_reg[3]_i_1171_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__43_n_99,dot_on3__43_n_100,dot_on3__43_n_101,dot_on3__43_n_102}),
        .O({\vga_r_reg[3]_i_1171_n_4 ,\vga_r_reg[3]_i_1171_n_5 ,\vga_r_reg[3]_i_1171_n_6 ,\vga_r_reg[3]_i_1171_n_7 }),
        .S({\vga_r[3]_i_1450_n_0 ,\vga_r[3]_i_1451_n_0 ,\vga_r[3]_i_1452_n_0 ,\vga_r[3]_i_1453_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1179 
       (.CI(\vga_r_reg[3]_i_1180_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_1179_CO_UNCONNECTED [3],\vga_r_reg[3]_i_1179_n_1 ,\vga_r_reg[3]_i_1179_n_2 ,\vga_r_reg[3]_i_1179_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dot_on3__58_n_92,dot_on3__58_n_93,dot_on3__58_n_94}),
        .O({\vga_r_reg[3]_i_1179_n_4 ,\vga_r_reg[3]_i_1179_n_5 ,\vga_r_reg[3]_i_1179_n_6 ,\vga_r_reg[3]_i_1179_n_7 }),
        .S({\vga_r[3]_i_1454_n_0 ,\vga_r[3]_i_1455_n_0 ,\vga_r[3]_i_1456_n_0 ,\vga_r[3]_i_1457_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1180 
       (.CI(\vga_r_reg[3]_i_1188_n_0 ),
        .CO({\vga_r_reg[3]_i_1180_n_0 ,\vga_r_reg[3]_i_1180_n_1 ,\vga_r_reg[3]_i_1180_n_2 ,\vga_r_reg[3]_i_1180_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__58_n_95,dot_on3__58_n_96,dot_on3__58_n_97,dot_on3__58_n_98}),
        .O({\vga_r_reg[3]_i_1180_n_4 ,\vga_r_reg[3]_i_1180_n_5 ,\vga_r_reg[3]_i_1180_n_6 ,\vga_r_reg[3]_i_1180_n_7 }),
        .S({\vga_r[3]_i_1458_n_0 ,\vga_r[3]_i_1459_n_0 ,\vga_r[3]_i_1460_n_0 ,\vga_r[3]_i_1461_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1188 
       (.CI(\vga_r_reg[3]_i_660_n_0 ),
        .CO({\vga_r_reg[3]_i_1188_n_0 ,\vga_r_reg[3]_i_1188_n_1 ,\vga_r_reg[3]_i_1188_n_2 ,\vga_r_reg[3]_i_1188_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__58_n_99,dot_on3__58_n_100,dot_on3__58_n_101,dot_on3__58_n_102}),
        .O({\vga_r_reg[3]_i_1188_n_4 ,\vga_r_reg[3]_i_1188_n_5 ,\vga_r_reg[3]_i_1188_n_6 ,\vga_r_reg[3]_i_1188_n_7 }),
        .S({\vga_r[3]_i_1462_n_0 ,\vga_r[3]_i_1463_n_0 ,\vga_r[3]_i_1464_n_0 ,\vga_r[3]_i_1465_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1197 
       (.CI(\vga_r_reg[3]_i_1198_n_0 ),
        .CO({\vga_r_reg[3]_i_1197_n_0 ,\vga_r_reg[3]_i_1197_n_1 ,\vga_r_reg[3]_i_1197_n_2 ,\vga_r_reg[3]_i_1197_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__34_n_95,dot_on3__34_n_96,dot_on3__34_n_97,dot_on3__34_n_98}),
        .O({\vga_r_reg[3]_i_1197_n_4 ,\vga_r_reg[3]_i_1197_n_5 ,\vga_r_reg[3]_i_1197_n_6 ,\vga_r_reg[3]_i_1197_n_7 }),
        .S({\vga_r[3]_i_1466_n_0 ,\vga_r[3]_i_1467_n_0 ,\vga_r[3]_i_1468_n_0 ,\vga_r[3]_i_1469_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1198 
       (.CI(\vga_r_reg[3]_i_701_n_0 ),
        .CO({\vga_r_reg[3]_i_1198_n_0 ,\vga_r_reg[3]_i_1198_n_1 ,\vga_r_reg[3]_i_1198_n_2 ,\vga_r_reg[3]_i_1198_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__34_n_99,dot_on3__34_n_100,dot_on3__34_n_101,dot_on3__34_n_102}),
        .O({\vga_r_reg[3]_i_1198_n_4 ,\vga_r_reg[3]_i_1198_n_5 ,\vga_r_reg[3]_i_1198_n_6 ,\vga_r_reg[3]_i_1198_n_7 }),
        .S({\vga_r[3]_i_1470_n_0 ,\vga_r[3]_i_1471_n_0 ,\vga_r[3]_i_1472_n_0 ,\vga_r[3]_i_1473_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1206 
       (.CI(\vga_r_reg[3]_i_1197_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_1206_CO_UNCONNECTED [3],\vga_r_reg[3]_i_1206_n_1 ,\vga_r_reg[3]_i_1206_n_2 ,\vga_r_reg[3]_i_1206_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dot_on3__34_n_92,dot_on3__34_n_93,dot_on3__34_n_94}),
        .O({\vga_r_reg[3]_i_1206_n_4 ,\vga_r_reg[3]_i_1206_n_5 ,\vga_r_reg[3]_i_1206_n_6 ,\vga_r_reg[3]_i_1206_n_7 }),
        .S({\vga_r[3]_i_1474_n_0 ,\vga_r[3]_i_1475_n_0 ,\vga_r[3]_i_1476_n_0 ,\vga_r[3]_i_1477_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1215 
       (.CI(\vga_r_reg[3]_i_1216_n_0 ),
        .CO({\vga_r_reg[3]_i_1215_n_0 ,\vga_r_reg[3]_i_1215_n_1 ,\vga_r_reg[3]_i_1215_n_2 ,\vga_r_reg[3]_i_1215_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__10_n_95,dot_on3__10_n_96,dot_on3__10_n_97,dot_on3__10_n_98}),
        .O({\vga_r_reg[3]_i_1215_n_4 ,\vga_r_reg[3]_i_1215_n_5 ,\vga_r_reg[3]_i_1215_n_6 ,\vga_r_reg[3]_i_1215_n_7 }),
        .S({\vga_r[3]_i_1478_n_0 ,\vga_r[3]_i_1479_n_0 ,\vga_r[3]_i_1480_n_0 ,\vga_r[3]_i_1481_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1216 
       (.CI(\vga_r_reg[3]_i_724_n_0 ),
        .CO({\vga_r_reg[3]_i_1216_n_0 ,\vga_r_reg[3]_i_1216_n_1 ,\vga_r_reg[3]_i_1216_n_2 ,\vga_r_reg[3]_i_1216_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__10_n_99,dot_on3__10_n_100,dot_on3__10_n_101,dot_on3__10_n_102}),
        .O({\vga_r_reg[3]_i_1216_n_4 ,\vga_r_reg[3]_i_1216_n_5 ,\vga_r_reg[3]_i_1216_n_6 ,\vga_r_reg[3]_i_1216_n_7 }),
        .S({\vga_r[3]_i_1482_n_0 ,\vga_r[3]_i_1483_n_0 ,\vga_r[3]_i_1484_n_0 ,\vga_r[3]_i_1485_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1220 
       (.CI(\vga_r_reg[3]_i_1215_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_1220_CO_UNCONNECTED [3],\vga_r_reg[3]_i_1220_n_1 ,\vga_r_reg[3]_i_1220_n_2 ,\vga_r_reg[3]_i_1220_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dot_on3__10_n_92,dot_on3__10_n_93,dot_on3__10_n_94}),
        .O({\vga_r_reg[3]_i_1220_n_4 ,\vga_r_reg[3]_i_1220_n_5 ,\vga_r_reg[3]_i_1220_n_6 ,\vga_r_reg[3]_i_1220_n_7 }),
        .S({\vga_r[3]_i_1486_n_0 ,\vga_r[3]_i_1487_n_0 ,\vga_r[3]_i_1488_n_0 ,\vga_r[3]_i_1489_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1225 
       (.CI(\vga_r_reg[3]_i_1226_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_1225_CO_UNCONNECTED [3],\vga_r_reg[3]_i_1225_n_1 ,\vga_r_reg[3]_i_1225_n_2 ,\vga_r_reg[3]_i_1225_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dot_on3__40_n_92,dot_on3__40_n_93,dot_on3__40_n_94}),
        .O({\vga_r_reg[3]_i_1225_n_4 ,\vga_r_reg[3]_i_1225_n_5 ,\vga_r_reg[3]_i_1225_n_6 ,\vga_r_reg[3]_i_1225_n_7 }),
        .S({\vga_r[3]_i_1490_n_0 ,\vga_r[3]_i_1491_n_0 ,\vga_r[3]_i_1492_n_0 ,\vga_r[3]_i_1493_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1226 
       (.CI(\vga_r_reg[3]_i_1227_n_0 ),
        .CO({\vga_r_reg[3]_i_1226_n_0 ,\vga_r_reg[3]_i_1226_n_1 ,\vga_r_reg[3]_i_1226_n_2 ,\vga_r_reg[3]_i_1226_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__40_n_95,dot_on3__40_n_96,dot_on3__40_n_97,dot_on3__40_n_98}),
        .O({\vga_r_reg[3]_i_1226_n_4 ,\vga_r_reg[3]_i_1226_n_5 ,\vga_r_reg[3]_i_1226_n_6 ,\vga_r_reg[3]_i_1226_n_7 }),
        .S({\vga_r[3]_i_1494_n_0 ,\vga_r[3]_i_1495_n_0 ,\vga_r[3]_i_1496_n_0 ,\vga_r[3]_i_1497_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1227 
       (.CI(\vga_r_reg[3]_i_1230_n_0 ),
        .CO({\vga_r_reg[3]_i_1227_n_0 ,\vga_r_reg[3]_i_1227_n_1 ,\vga_r_reg[3]_i_1227_n_2 ,\vga_r_reg[3]_i_1227_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__40_n_99,dot_on3__40_n_100,dot_on3__40_n_101,dot_on3__40_n_102}),
        .O({\vga_r_reg[3]_i_1227_n_4 ,\vga_r_reg[3]_i_1227_n_5 ,\vga_r_reg[3]_i_1227_n_6 ,\vga_r_reg[3]_i_1227_n_7 }),
        .S({\vga_r[3]_i_1498_n_0 ,\vga_r[3]_i_1499_n_0 ,\vga_r[3]_i_1500_n_0 ,\vga_r[3]_i_1501_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_123 
       (.CI(\vga_r_reg[3]_i_443_n_0 ),
        .CO({\vga_r_reg[3]_i_123_n_0 ,\vga_r_reg[3]_i_123_n_1 ,\vga_r_reg[3]_i_123_n_2 ,\vga_r_reg[3]_i_123_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_444_n_0 ,\vga_r[3]_i_445_n_0 ,\vga_r[3]_i_446_n_0 ,\vga_r[3]_i_447_n_0 }),
        .O(dot_on229_out[27:24]),
        .S({\vga_r[3]_i_448_n_0 ,\vga_r[3]_i_449_n_0 ,\vga_r[3]_i_450_n_0 ,\vga_r[3]_i_451_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1230 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_1230_n_0 ,\vga_r_reg[3]_i_1230_n_1 ,\vga_r_reg[3]_i_1230_n_2 ,\vga_r_reg[3]_i_1230_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__40_n_103,dot_on3__40_n_104,dot_on3__40_n_105,1'b0}),
        .O({\vga_r_reg[3]_i_1230_n_4 ,\vga_r_reg[3]_i_1230_n_5 ,\vga_r_reg[3]_i_1230_n_6 ,\vga_r_reg[3]_i_1230_n_7 }),
        .S({\vga_r[3]_i_1502_n_0 ,\vga_r[3]_i_1503_n_0 ,\vga_r[3]_i_1504_n_0 ,dot_on3__39_n_89}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1237 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_1237_n_0 ,\vga_r_reg[3]_i_1237_n_1 ,\vga_r_reg[3]_i_1237_n_2 ,\vga_r_reg[3]_i_1237_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__4_n_103,dot_on3__4_n_104,dot_on3__4_n_105,1'b0}),
        .O({\vga_r_reg[3]_i_1237_n_4 ,\vga_r_reg[3]_i_1237_n_5 ,\vga_r_reg[3]_i_1237_n_6 ,\vga_r_reg[3]_i_1237_n_7 }),
        .S({\vga_r[3]_i_1505_n_0 ,\vga_r[3]_i_1506_n_0 ,\vga_r[3]_i_1507_n_0 ,dot_on3__3_n_89}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_124 
       (.CI(\vga_r_reg[3]_i_130_n_0 ),
        .CO({\vga_r_reg[3]_i_124_n_0 ,\vga_r_reg[3]_i_124_n_1 ,\vga_r_reg[3]_i_124_n_2 ,\vga_r_reg[3]_i_124_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_452_n_0 ,\vga_r[3]_i_453_n_0 ,\vga_r_reg[3]_i_454_n_6 ,\vga_r_reg[3]_i_454_n_7 }),
        .O(dot_on229_out[19:16]),
        .S({\vga_r[3]_i_455_n_0 ,\vga_r[3]_i_456_n_0 ,\vga_r[3]_i_457_n_0 ,\vga_r[3]_i_458_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1242 
       (.CI(\vga_r_reg[3]_i_1237_n_0 ),
        .CO({\vga_r_reg[3]_i_1242_n_0 ,\vga_r_reg[3]_i_1242_n_1 ,\vga_r_reg[3]_i_1242_n_2 ,\vga_r_reg[3]_i_1242_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__4_n_99,dot_on3__4_n_100,dot_on3__4_n_101,dot_on3__4_n_102}),
        .O({\vga_r_reg[3]_i_1242_n_4 ,\vga_r_reg[3]_i_1242_n_5 ,\vga_r_reg[3]_i_1242_n_6 ,\vga_r_reg[3]_i_1242_n_7 }),
        .S({\vga_r[3]_i_1508_n_0 ,\vga_r[3]_i_1509_n_0 ,\vga_r[3]_i_1510_n_0 ,\vga_r[3]_i_1511_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1243 
       (.CI(\vga_r_reg[3]_i_1242_n_0 ),
        .CO({\vga_r_reg[3]_i_1243_n_0 ,\vga_r_reg[3]_i_1243_n_1 ,\vga_r_reg[3]_i_1243_n_2 ,\vga_r_reg[3]_i_1243_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__4_n_95,dot_on3__4_n_96,dot_on3__4_n_97,dot_on3__4_n_98}),
        .O({\vga_r_reg[3]_i_1243_n_4 ,\vga_r_reg[3]_i_1243_n_5 ,\vga_r_reg[3]_i_1243_n_6 ,\vga_r_reg[3]_i_1243_n_7 }),
        .S({\vga_r[3]_i_1512_n_0 ,\vga_r[3]_i_1513_n_0 ,\vga_r[3]_i_1514_n_0 ,\vga_r[3]_i_1515_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1244 
       (.CI(\vga_r_reg[3]_i_1243_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_1244_CO_UNCONNECTED [3],\vga_r_reg[3]_i_1244_n_1 ,\vga_r_reg[3]_i_1244_n_2 ,\vga_r_reg[3]_i_1244_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dot_on3__4_n_92,dot_on3__4_n_93,dot_on3__4_n_94}),
        .O({\vga_r_reg[3]_i_1244_n_4 ,\vga_r_reg[3]_i_1244_n_5 ,\vga_r_reg[3]_i_1244_n_6 ,\vga_r_reg[3]_i_1244_n_7 }),
        .S({\vga_r[3]_i_1516_n_0 ,\vga_r[3]_i_1517_n_0 ,\vga_r[3]_i_1518_n_0 ,\vga_r[3]_i_1519_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_125 
       (.CI(\vga_r_reg[3]_i_123_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_125_CO_UNCONNECTED [3],\vga_r_reg[3]_i_125_n_1 ,\vga_r_reg[3]_i_125_n_2 ,\vga_r_reg[3]_i_125_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\vga_r[3]_i_459_n_0 ,\vga_r[3]_i_460_n_0 ,\vga_r[3]_i_461_n_0 }),
        .O(dot_on229_out[31:28]),
        .S({\vga_r[3]_i_462_n_0 ,\vga_r[3]_i_463_n_0 ,\vga_r[3]_i_464_n_0 ,\vga_r[3]_i_465_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1255 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_1255_n_0 ,\vga_r_reg[3]_i_1255_n_1 ,\vga_r_reg[3]_i_1255_n_2 ,\vga_r_reg[3]_i_1255_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__55_n_103,dot_on3__55_n_104,dot_on3__55_n_105,1'b0}),
        .O({\vga_r_reg[3]_i_1255_n_4 ,\vga_r_reg[3]_i_1255_n_5 ,\vga_r_reg[3]_i_1255_n_6 ,\vga_r_reg[3]_i_1255_n_7 }),
        .S({\vga_r[3]_i_1520_n_0 ,\vga_r[3]_i_1521_n_0 ,\vga_r[3]_i_1522_n_0 ,dot_on3__54_n_89}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1260 
       (.CI(\vga_r_reg[3]_i_1261_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_1260_CO_UNCONNECTED [3],\vga_r_reg[3]_i_1260_n_1 ,\vga_r_reg[3]_i_1260_n_2 ,\vga_r_reg[3]_i_1260_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dot_on3__55_n_92,dot_on3__55_n_93,dot_on3__55_n_94}),
        .O({\vga_r_reg[3]_i_1260_n_4 ,\vga_r_reg[3]_i_1260_n_5 ,\vga_r_reg[3]_i_1260_n_6 ,\vga_r_reg[3]_i_1260_n_7 }),
        .S({\vga_r[3]_i_1523_n_0 ,\vga_r[3]_i_1524_n_0 ,\vga_r[3]_i_1525_n_0 ,\vga_r[3]_i_1526_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1261 
       (.CI(\vga_r_reg[3]_i_1262_n_0 ),
        .CO({\vga_r_reg[3]_i_1261_n_0 ,\vga_r_reg[3]_i_1261_n_1 ,\vga_r_reg[3]_i_1261_n_2 ,\vga_r_reg[3]_i_1261_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__55_n_95,dot_on3__55_n_96,dot_on3__55_n_97,dot_on3__55_n_98}),
        .O({\vga_r_reg[3]_i_1261_n_4 ,\vga_r_reg[3]_i_1261_n_5 ,\vga_r_reg[3]_i_1261_n_6 ,\vga_r_reg[3]_i_1261_n_7 }),
        .S({\vga_r[3]_i_1527_n_0 ,\vga_r[3]_i_1528_n_0 ,\vga_r[3]_i_1529_n_0 ,\vga_r[3]_i_1530_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1262 
       (.CI(\vga_r_reg[3]_i_1255_n_0 ),
        .CO({\vga_r_reg[3]_i_1262_n_0 ,\vga_r_reg[3]_i_1262_n_1 ,\vga_r_reg[3]_i_1262_n_2 ,\vga_r_reg[3]_i_1262_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__55_n_99,dot_on3__55_n_100,dot_on3__55_n_101,dot_on3__55_n_102}),
        .O({\vga_r_reg[3]_i_1262_n_4 ,\vga_r_reg[3]_i_1262_n_5 ,\vga_r_reg[3]_i_1262_n_6 ,\vga_r_reg[3]_i_1262_n_7 }),
        .S({\vga_r[3]_i_1531_n_0 ,\vga_r[3]_i_1532_n_0 ,\vga_r[3]_i_1533_n_0 ,\vga_r[3]_i_1534_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1269 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_1269_n_0 ,\vga_r_reg[3]_i_1269_n_1 ,\vga_r_reg[3]_i_1269_n_2 ,\vga_r_reg[3]_i_1269_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__22_n_103,dot_on3__22_n_104,dot_on3__22_n_105,1'b0}),
        .O({\vga_r_reg[3]_i_1269_n_4 ,\vga_r_reg[3]_i_1269_n_5 ,\vga_r_reg[3]_i_1269_n_6 ,\vga_r_reg[3]_i_1269_n_7 }),
        .S({\vga_r[3]_i_1535_n_0 ,\vga_r[3]_i_1536_n_0 ,\vga_r[3]_i_1537_n_0 ,dot_on3__21_n_89}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1274 
       (.CI(\vga_r_reg[3]_i_1275_n_0 ),
        .CO({\vga_r_reg[3]_i_1274_n_0 ,\vga_r_reg[3]_i_1274_n_1 ,\vga_r_reg[3]_i_1274_n_2 ,\vga_r_reg[3]_i_1274_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__22_n_95,dot_on3__22_n_96,dot_on3__22_n_97,dot_on3__22_n_98}),
        .O({\vga_r_reg[3]_i_1274_n_4 ,\vga_r_reg[3]_i_1274_n_5 ,\vga_r_reg[3]_i_1274_n_6 ,\vga_r_reg[3]_i_1274_n_7 }),
        .S({\vga_r[3]_i_1538_n_0 ,\vga_r[3]_i_1539_n_0 ,\vga_r[3]_i_1540_n_0 ,\vga_r[3]_i_1541_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1275 
       (.CI(\vga_r_reg[3]_i_1269_n_0 ),
        .CO({\vga_r_reg[3]_i_1275_n_0 ,\vga_r_reg[3]_i_1275_n_1 ,\vga_r_reg[3]_i_1275_n_2 ,\vga_r_reg[3]_i_1275_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__22_n_99,dot_on3__22_n_100,dot_on3__22_n_101,dot_on3__22_n_102}),
        .O({\vga_r_reg[3]_i_1275_n_4 ,\vga_r_reg[3]_i_1275_n_5 ,\vga_r_reg[3]_i_1275_n_6 ,\vga_r_reg[3]_i_1275_n_7 }),
        .S({\vga_r[3]_i_1542_n_0 ,\vga_r[3]_i_1543_n_0 ,\vga_r[3]_i_1544_n_0 ,\vga_r[3]_i_1545_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1276 
       (.CI(\vga_r_reg[3]_i_1274_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_1276_CO_UNCONNECTED [3],\vga_r_reg[3]_i_1276_n_1 ,\vga_r_reg[3]_i_1276_n_2 ,\vga_r_reg[3]_i_1276_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dot_on3__22_n_92,dot_on3__22_n_93,dot_on3__22_n_94}),
        .O({\vga_r_reg[3]_i_1276_n_4 ,\vga_r_reg[3]_i_1276_n_5 ,\vga_r_reg[3]_i_1276_n_6 ,\vga_r_reg[3]_i_1276_n_7 }),
        .S({\vga_r[3]_i_1546_n_0 ,\vga_r[3]_i_1547_n_0 ,\vga_r[3]_i_1548_n_0 ,\vga_r[3]_i_1549_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1285 
       (.CI(\vga_r_reg[3]_i_1286_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_1285_CO_UNCONNECTED [3],\vga_r_reg[3]_i_1285_n_1 ,\vga_r_reg[3]_i_1285_n_2 ,\vga_r_reg[3]_i_1285_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dot_on3__49_n_92,dot_on3__49_n_93,dot_on3__49_n_94}),
        .O({\vga_r_reg[3]_i_1285_n_4 ,\vga_r_reg[3]_i_1285_n_5 ,\vga_r_reg[3]_i_1285_n_6 ,\vga_r_reg[3]_i_1285_n_7 }),
        .S({\vga_r[3]_i_1550_n_0 ,\vga_r[3]_i_1551_n_0 ,\vga_r[3]_i_1552_n_0 ,\vga_r[3]_i_1553_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1286 
       (.CI(\vga_r_reg[3]_i_1290_n_0 ),
        .CO({\vga_r_reg[3]_i_1286_n_0 ,\vga_r_reg[3]_i_1286_n_1 ,\vga_r_reg[3]_i_1286_n_2 ,\vga_r_reg[3]_i_1286_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__49_n_95,dot_on3__49_n_96,dot_on3__49_n_97,dot_on3__49_n_98}),
        .O({\vga_r_reg[3]_i_1286_n_4 ,\vga_r_reg[3]_i_1286_n_5 ,\vga_r_reg[3]_i_1286_n_6 ,\vga_r_reg[3]_i_1286_n_7 }),
        .S({\vga_r[3]_i_1554_n_0 ,\vga_r[3]_i_1555_n_0 ,\vga_r[3]_i_1556_n_0 ,\vga_r[3]_i_1557_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1290 
       (.CI(\vga_r_reg[3]_i_909_n_0 ),
        .CO({\vga_r_reg[3]_i_1290_n_0 ,\vga_r_reg[3]_i_1290_n_1 ,\vga_r_reg[3]_i_1290_n_2 ,\vga_r_reg[3]_i_1290_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__49_n_99,dot_on3__49_n_100,dot_on3__49_n_101,dot_on3__49_n_102}),
        .O({\vga_r_reg[3]_i_1290_n_4 ,\vga_r_reg[3]_i_1290_n_5 ,\vga_r_reg[3]_i_1290_n_6 ,\vga_r_reg[3]_i_1290_n_7 }),
        .S({\vga_r[3]_i_1558_n_0 ,\vga_r[3]_i_1559_n_0 ,\vga_r[3]_i_1560_n_0 ,\vga_r[3]_i_1561_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1291 
       (.CI(\vga_r_reg[3]_i_1292_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_1291_CO_UNCONNECTED [3],\vga_r_reg[3]_i_1291_n_1 ,\vga_r_reg[3]_i_1291_n_2 ,\vga_r_reg[3]_i_1291_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dot_on3__25_n_92,dot_on3__25_n_93,dot_on3__25_n_94}),
        .O({\vga_r_reg[3]_i_1291_n_4 ,\vga_r_reg[3]_i_1291_n_5 ,\vga_r_reg[3]_i_1291_n_6 ,\vga_r_reg[3]_i_1291_n_7 }),
        .S({\vga_r[3]_i_1562_n_0 ,\vga_r[3]_i_1563_n_0 ,\vga_r[3]_i_1564_n_0 ,\vga_r[3]_i_1565_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1292 
       (.CI(\vga_r_reg[3]_i_1300_n_0 ),
        .CO({\vga_r_reg[3]_i_1292_n_0 ,\vga_r_reg[3]_i_1292_n_1 ,\vga_r_reg[3]_i_1292_n_2 ,\vga_r_reg[3]_i_1292_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__25_n_95,dot_on3__25_n_96,dot_on3__25_n_97,dot_on3__25_n_98}),
        .O({\vga_r_reg[3]_i_1292_n_4 ,\vga_r_reg[3]_i_1292_n_5 ,\vga_r_reg[3]_i_1292_n_6 ,\vga_r_reg[3]_i_1292_n_7 }),
        .S({\vga_r[3]_i_1566_n_0 ,\vga_r[3]_i_1567_n_0 ,\vga_r[3]_i_1568_n_0 ,\vga_r[3]_i_1569_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_130 
       (.CI(\vga_r_reg[3]_i_466_n_0 ),
        .CO({\vga_r_reg[3]_i_130_n_0 ,\vga_r_reg[3]_i_130_n_1 ,\vga_r_reg[3]_i_130_n_2 ,\vga_r_reg[3]_i_130_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__45_n_90,dot_on3__45_n_91,dot_on3__45_n_92,dot_on3__45_n_93}),
        .O(dot_on229_out[15:12]),
        .S({\vga_r[3]_i_467_n_0 ,\vga_r[3]_i_468_n_0 ,\vga_r[3]_i_469_n_0 ,\vga_r[3]_i_470_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1300 
       (.CI(\vga_r_reg[3]_i_932_n_0 ),
        .CO({\vga_r_reg[3]_i_1300_n_0 ,\vga_r_reg[3]_i_1300_n_1 ,\vga_r_reg[3]_i_1300_n_2 ,\vga_r_reg[3]_i_1300_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__25_n_99,dot_on3__25_n_100,dot_on3__25_n_101,dot_on3__25_n_102}),
        .O({\vga_r_reg[3]_i_1300_n_4 ,\vga_r_reg[3]_i_1300_n_5 ,\vga_r_reg[3]_i_1300_n_6 ,\vga_r_reg[3]_i_1300_n_7 }),
        .S({\vga_r[3]_i_1570_n_0 ,\vga_r[3]_i_1571_n_0 ,\vga_r[3]_i_1572_n_0 ,\vga_r[3]_i_1573_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1301 
       (.CI(\vga_r_reg[3]_i_981_n_0 ),
        .CO({\vga_r_reg[3]_i_1301_n_0 ,\vga_r_reg[3]_i_1301_n_1 ,\vga_r_reg[3]_i_1301_n_2 ,\vga_r_reg[3]_i_1301_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__16_n_99,dot_on3__16_n_100,dot_on3__16_n_101,dot_on3__16_n_102}),
        .O({\vga_r_reg[3]_i_1301_n_4 ,\vga_r_reg[3]_i_1301_n_5 ,\vga_r_reg[3]_i_1301_n_6 ,\vga_r_reg[3]_i_1301_n_7 }),
        .S({\vga_r[3]_i_1574_n_0 ,\vga_r[3]_i_1575_n_0 ,\vga_r[3]_i_1576_n_0 ,\vga_r[3]_i_1577_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1302 
       (.CI(\vga_r_reg[3]_i_1301_n_0 ),
        .CO({\vga_r_reg[3]_i_1302_n_0 ,\vga_r_reg[3]_i_1302_n_1 ,\vga_r_reg[3]_i_1302_n_2 ,\vga_r_reg[3]_i_1302_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__16_n_95,dot_on3__16_n_96,dot_on3__16_n_97,dot_on3__16_n_98}),
        .O({\vga_r_reg[3]_i_1302_n_4 ,\vga_r_reg[3]_i_1302_n_5 ,\vga_r_reg[3]_i_1302_n_6 ,\vga_r_reg[3]_i_1302_n_7 }),
        .S({\vga_r[3]_i_1578_n_0 ,\vga_r[3]_i_1579_n_0 ,\vga_r[3]_i_1580_n_0 ,\vga_r[3]_i_1581_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1317 
       (.CI(\vga_r_reg[3]_i_1318_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_1317_CO_UNCONNECTED [3],\vga_r_reg[3]_i_1317_n_1 ,\vga_r_reg[3]_i_1317_n_2 ,\vga_r_reg[3]_i_1317_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dot_on3__37_n_92,dot_on3__37_n_93,dot_on3__37_n_94}),
        .O({\vga_r_reg[3]_i_1317_n_4 ,\vga_r_reg[3]_i_1317_n_5 ,\vga_r_reg[3]_i_1317_n_6 ,\vga_r_reg[3]_i_1317_n_7 }),
        .S({\vga_r[3]_i_1583_n_0 ,\vga_r[3]_i_1584_n_0 ,\vga_r[3]_i_1585_n_0 ,\vga_r[3]_i_1586_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1318 
       (.CI(\vga_r_reg[3]_i_1326_n_0 ),
        .CO({\vga_r_reg[3]_i_1318_n_0 ,\vga_r_reg[3]_i_1318_n_1 ,\vga_r_reg[3]_i_1318_n_2 ,\vga_r_reg[3]_i_1318_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__37_n_95,dot_on3__37_n_96,dot_on3__37_n_97,dot_on3__37_n_98}),
        .O({\vga_r_reg[3]_i_1318_n_4 ,\vga_r_reg[3]_i_1318_n_5 ,\vga_r_reg[3]_i_1318_n_6 ,\vga_r_reg[3]_i_1318_n_7 }),
        .S({\vga_r[3]_i_1587_n_0 ,\vga_r[3]_i_1588_n_0 ,\vga_r[3]_i_1589_n_0 ,\vga_r[3]_i_1590_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1326 
       (.CI(\vga_r_reg[3]_i_996_n_0 ),
        .CO({\vga_r_reg[3]_i_1326_n_0 ,\vga_r_reg[3]_i_1326_n_1 ,\vga_r_reg[3]_i_1326_n_2 ,\vga_r_reg[3]_i_1326_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__37_n_99,dot_on3__37_n_100,dot_on3__37_n_101,dot_on3__37_n_102}),
        .O({\vga_r_reg[3]_i_1326_n_4 ,\vga_r_reg[3]_i_1326_n_5 ,\vga_r_reg[3]_i_1326_n_6 ,\vga_r_reg[3]_i_1326_n_7 }),
        .S({\vga_r[3]_i_1591_n_0 ,\vga_r[3]_i_1592_n_0 ,\vga_r[3]_i_1593_n_0 ,\vga_r[3]_i_1594_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1335 
       (.CI(\vga_r_reg[3]_i_1336_n_0 ),
        .CO({\vga_r_reg[3]_i_1335_n_0 ,\vga_r_reg[3]_i_1335_n_1 ,\vga_r_reg[3]_i_1335_n_2 ,\vga_r_reg[3]_i_1335_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__7_n_95,dot_on3__7_n_96,dot_on3__7_n_97,dot_on3__7_n_98}),
        .O({\vga_r_reg[3]_i_1335_n_4 ,\vga_r_reg[3]_i_1335_n_5 ,\vga_r_reg[3]_i_1335_n_6 ,\vga_r_reg[3]_i_1335_n_7 }),
        .S({\vga_r[3]_i_1595_n_0 ,\vga_r[3]_i_1596_n_0 ,\vga_r[3]_i_1597_n_0 ,\vga_r[3]_i_1598_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1336 
       (.CI(\vga_r_reg[3]_i_1032_n_0 ),
        .CO({\vga_r_reg[3]_i_1336_n_0 ,\vga_r_reg[3]_i_1336_n_1 ,\vga_r_reg[3]_i_1336_n_2 ,\vga_r_reg[3]_i_1336_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__7_n_99,dot_on3__7_n_100,dot_on3__7_n_101,dot_on3__7_n_102}),
        .O({\vga_r_reg[3]_i_1336_n_4 ,\vga_r_reg[3]_i_1336_n_5 ,\vga_r_reg[3]_i_1336_n_6 ,\vga_r_reg[3]_i_1336_n_7 }),
        .S({\vga_r[3]_i_1599_n_0 ,\vga_r[3]_i_1600_n_0 ,\vga_r[3]_i_1601_n_0 ,\vga_r[3]_i_1602_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1340 
       (.CI(\vga_r_reg[3]_i_1335_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_1340_CO_UNCONNECTED [3],\vga_r_reg[3]_i_1340_n_1 ,\vga_r_reg[3]_i_1340_n_2 ,\vga_r_reg[3]_i_1340_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dot_on3__7_n_92,dot_on3__7_n_93,dot_on3__7_n_94}),
        .O({\vga_r_reg[3]_i_1340_n_4 ,\vga_r_reg[3]_i_1340_n_5 ,\vga_r_reg[3]_i_1340_n_6 ,\vga_r_reg[3]_i_1340_n_7 }),
        .S({\vga_r[3]_i_1603_n_0 ,\vga_r[3]_i_1604_n_0 ,\vga_r[3]_i_1605_n_0 ,\vga_r[3]_i_1606_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \vga_r_reg[3]_i_1341 
       (.CI(\vga_r_reg[3]_i_1607_n_0 ),
        .CO({\vga_r_reg[3]_i_1341_n_0 ,\vga_r_reg[3]_i_1341_n_1 ,\vga_r_reg[3]_i_1341_n_2 ,\vga_r_reg[3]_i_1341_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1608_n_0 ,\vga_r[3]_i_1609_n_0 ,\vga_r[3]_i_1610_n_0 ,\vga_r[3]_i_1611_n_0 }),
        .O(\NLW_vga_r_reg[3]_i_1341_O_UNCONNECTED [3:0]),
        .S({\vga_r[3]_i_1612_n_0 ,\vga_r[3]_i_1613_n_0 ,\vga_r[3]_i_1614_n_0 ,\vga_r[3]_i_1615_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1351 
       (.CI(\vga_r_reg[3]_i_1620_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_1351_CO_UNCONNECTED [3:1],\vga_r_reg[3]_i_1351_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\vga_r[3]_i_1626 }),
        .O({\NLW_vga_r_reg[3]_i_1351_O_UNCONNECTED [3:2],\vga_r[3]_i_1623 }),
        .S({1'b0,1'b0,\vga_r[3]_i_1626_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1352 
       (.CI(\vga_r_reg[3]_i_1624_n_0 ),
        .CO({\vga_r_reg[3]_i_1352_n_0 ,\vga_r_reg[3]_i_1352_n_1 ,\vga_r_reg[3]_i_1352_n_2 ,\vga_r_reg[3]_i_1352_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1623 [0],\vga_r[3]_i_1692_0 }),
        .O(\NLW_vga_r_reg[3]_i_1352_O_UNCONNECTED [3:0]),
        .S(\vga_r[3]_i_1652_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1353 
       (.CI(\vga_r_reg[3]_i_1354_n_0 ),
        .CO(\NLW_vga_r_reg[3]_i_1353_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_vga_r_reg[3]_i_1353_O_UNCONNECTED [3:1],\vga_r[3]_i_1629_0 }),
        .S({1'b0,1'b0,1'b0,\vga_r[3]_i_1629_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1354 
       (.CI(\vga_r_reg[3]_i_1617_n_0 ),
        .CO({\vga_r_reg[3]_i_1354_n_0 ,\vga_r_reg[3]_i_1354_n_1 ,\vga_r_reg[3]_i_1354_n_2 ,\vga_r_reg[3]_i_1354_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1630_n_0 ,\vga_r[3]_i_1631_n_0 ,\vga_r[3]_i_1632_n_0 ,\vga_r[3]_i_1633_n_0 }),
        .O(\vga_r[3]_i_1637_0 ),
        .S({\vga_r[3]_i_1634_n_0 ,\vga_r[3]_i_1635_n_0 ,\vga_r[3]_i_1636_n_0 ,\vga_r[3]_i_1637_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1363 
       (.CI(\vga_r_reg[3]_i_1058_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_1363_CO_UNCONNECTED [3],\vga_r_reg[3]_i_1363_n_1 ,\vga_r_reg[3]_i_1363_n_2 ,\vga_r_reg[3]_i_1363_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dot_on3__28_n_92,dot_on3__28_n_93,dot_on3__28_n_94}),
        .O({\vga_r_reg[3]_i_1363_n_4 ,\vga_r_reg[3]_i_1363_n_5 ,\vga_r_reg[3]_i_1363_n_6 ,\vga_r_reg[3]_i_1363_n_7 }),
        .S({\vga_r[3]_i_1638_n_0 ,\vga_r[3]_i_1639_n_0 ,\vga_r[3]_i_1640_n_0 ,\vga_r[3]_i_1641_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_139 
       (.CI(\vga_r_reg[3]_i_471_n_0 ),
        .CO({\vga_r_reg[3]_i_139_n_0 ,\vga_r_reg[3]_i_139_n_1 ,\vga_r_reg[3]_i_139_n_2 ,\vga_r_reg[3]_i_139_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_472_n_0 ,\vga_r[3]_i_473_n_0 ,\vga_r[3]_i_474_n_0 ,\vga_r[3]_i_475_n_0 }),
        .O(dot_on211_out[27:24]),
        .S({\vga_r[3]_i_476_n_0 ,\vga_r[3]_i_477_n_0 ,\vga_r[3]_i_478_n_0 ,\vga_r[3]_i_479_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_140 
       (.CI(\vga_r_reg[3]_i_147_n_0 ),
        .CO({\vga_r_reg[3]_i_140_n_0 ,\vga_r_reg[3]_i_140_n_1 ,\vga_r_reg[3]_i_140_n_2 ,\vga_r_reg[3]_i_140_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_480_n_0 ,\vga_r[3]_i_481_n_0 ,\vga_r_reg[3]_i_482_n_6 ,\vga_r_reg[3]_i_482_n_7 }),
        .O(dot_on211_out[19:16]),
        .S({\vga_r[3]_i_483_n_0 ,\vga_r[3]_i_484_n_0 ,\vga_r[3]_i_485_n_0 ,\vga_r[3]_i_486_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_145 
       (.CI(\vga_r_reg[3]_i_139_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_145_CO_UNCONNECTED [3],\vga_r_reg[3]_i_145_n_1 ,\vga_r_reg[3]_i_145_n_2 ,\vga_r_reg[3]_i_145_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\vga_r[3]_i_487_n_0 ,\vga_r[3]_i_488_n_0 ,\vga_r[3]_i_489_n_0 }),
        .O(dot_on211_out[31:28]),
        .S({\vga_r[3]_i_490_n_0 ,\vga_r[3]_i_491_n_0 ,\vga_r[3]_i_492_n_0 ,\vga_r[3]_i_493_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_146 
       (.CI(\vga_r_reg[3]_i_37_n_0 ),
        .CO({\vga_r_reg[3]_i_146_n_0 ,\vga_r_reg[3]_i_146_n_1 ,\vga_r_reg[3]_i_146_n_2 ,\vga_r_reg[3]_i_146_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__18_n_94,dot_on3__18_n_95,dot_on3__18_n_96,dot_on3__18_n_97}),
        .O(dot_on211_out[11:8]),
        .S({\vga_r[3]_i_494_n_0 ,\vga_r[3]_i_495_n_0 ,\vga_r[3]_i_496_n_0 ,\vga_r[3]_i_497_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_147 
       (.CI(\vga_r_reg[3]_i_146_n_0 ),
        .CO({\vga_r_reg[3]_i_147_n_0 ,\vga_r_reg[3]_i_147_n_1 ,\vga_r_reg[3]_i_147_n_2 ,\vga_r_reg[3]_i_147_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__18_n_90,dot_on3__18_n_91,dot_on3__18_n_92,dot_on3__18_n_93}),
        .O(dot_on211_out[15:12]),
        .S({\vga_r[3]_i_498_n_0 ,\vga_r[3]_i_499_n_0 ,\vga_r[3]_i_500_n_0 ,\vga_r[3]_i_501_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_156 
       (.CI(\vga_r_reg[3]_i_502_n_0 ),
        .CO({\vga_r_reg[3]_i_156_n_0 ,\vga_r_reg[3]_i_156_n_1 ,\vga_r_reg[3]_i_156_n_2 ,\vga_r_reg[3]_i_156_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_503_n_0 ,\vga_r[3]_i_504_n_0 ,\vga_r[3]_i_505_n_0 ,\vga_r[3]_i_506_n_0 }),
        .O(dot_on219_out[23:20]),
        .S({\vga_r[3]_i_507_n_0 ,\vga_r[3]_i_508_n_0 ,\vga_r[3]_i_509_n_0 ,\vga_r[3]_i_510_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_157 
       (.CI(\vga_r_reg[3]_i_511_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_157_CO_UNCONNECTED [3],\vga_r_reg[3]_i_157_n_1 ,\vga_r_reg[3]_i_157_n_2 ,\vga_r_reg[3]_i_157_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\vga_r[3]_i_512_n_0 ,\vga_r[3]_i_513_n_0 ,\vga_r[3]_i_514_n_0 }),
        .O(dot_on219_out[31:28]),
        .S({\vga_r[3]_i_515_n_0 ,\vga_r[3]_i_516_n_0 ,\vga_r[3]_i_517_n_0 ,\vga_r[3]_i_518_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1582 
       (.CI(\vga_r_reg[3]_i_1302_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_1582_CO_UNCONNECTED [3],\vga_r_reg[3]_i_1582_n_1 ,\vga_r_reg[3]_i_1582_n_2 ,\vga_r_reg[3]_i_1582_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,dot_on3__16_n_92,dot_on3__16_n_93,dot_on3__16_n_94}),
        .O({\vga_r_reg[3]_i_1582_n_4 ,\vga_r_reg[3]_i_1582_n_5 ,\vga_r_reg[3]_i_1582_n_6 ,\vga_r_reg[3]_i_1582_n_7 }),
        .S({\vga_r[3]_i_1642_n_0 ,\vga_r[3]_i_1643_n_0 ,\vga_r[3]_i_1644_n_0 ,\vga_r[3]_i_1645_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \vga_r_reg[3]_i_1607 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_1607_n_0 ,\vga_r_reg[3]_i_1607_n_1 ,\vga_r_reg[3]_i_1607_n_2 ,\vga_r_reg[3]_i_1607_n_3 }),
        .CYINIT(1'b1),
        .DI({\vga_r[3]_i_1646_n_0 ,\vga_r[3]_i_1647_n_0 ,\vga_r[3]_i_1648_n_0 ,\vga_r[3]_i_1649_n_0 }),
        .O(\NLW_vga_r_reg[3]_i_1607_O_UNCONNECTED [3:0]),
        .S({\vga_r[3]_i_1650_n_0 ,\vga_r[3]_i_1651_n_0 ,\vga_r[3]_i_1652_n_0 ,\vga_r[3]_i_1653_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1617 
       (.CI(\vga_r_reg[3]_i_1619_n_0 ),
        .CO({\vga_r_reg[3]_i_1617_n_0 ,\vga_r_reg[3]_i_1617_n_1 ,\vga_r_reg[3]_i_1617_n_2 ,\vga_r_reg[3]_i_1617_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1668_n_0 ,\vga_r[3]_i_1669_n_0 ,\vga_r[3]_i_1670_n_0 ,\vga_r[3]_i_1671_n_0 }),
        .O(\vga_r[3]_i_1675_0 ),
        .S({\vga_r[3]_i_1672_n_0 ,\vga_r[3]_i_1673_n_0 ,\vga_r[3]_i_1674_n_0 ,\vga_r[3]_i_1675_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1619 
       (.CI(\vga_r_reg[3]_i_1655_n_0 ),
        .CO({\vga_r_reg[3]_i_1619_n_0 ,\vga_r_reg[3]_i_1619_n_1 ,\vga_r_reg[3]_i_1619_n_2 ,\vga_r_reg[3]_i_1619_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1676_n_0 ,\vga_r[3]_i_1677_n_0 ,\vga_r[3]_i_1678_n_0 ,\vga_r_reg[3]_i_1619_0 }),
        .O(\vga_r[3]_i_1683_0 ),
        .S({\vga_r[3]_i_1680_n_0 ,\vga_r[3]_i_1681_n_0 ,\vga_r[3]_i_1682_n_0 ,\vga_r[3]_i_1683_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_162 
       (.CI(\vga_r_reg[3]_i_41_n_0 ),
        .CO({\vga_r_reg[3]_i_162_n_0 ,\vga_r_reg[3]_i_162_n_1 ,\vga_r_reg[3]_i_162_n_2 ,\vga_r_reg[3]_i_162_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__30_n_94,dot_on3__30_n_95,dot_on3__30_n_96,dot_on3__30_n_97}),
        .O(dot_on219_out[11:8]),
        .S({\vga_r[3]_i_519_n_0 ,\vga_r[3]_i_520_n_0 ,\vga_r[3]_i_521_n_0 ,\vga_r[3]_i_522_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1620 
       (.CI(\vga_r_reg[3]_i_1684_n_0 ),
        .CO({\vga_r_reg[3]_i_1620_n_0 ,\vga_r_reg[3]_i_1620_n_1 ,\vga_r_reg[3]_i_1620_n_2 ,\vga_r_reg[3]_i_1620_n_3 }),
        .CYINIT(1'b0),
        .DI(\vga_r[3]_i_1695 ),
        .O({\vga_r[3]_i_1692_0 ,\vga_r[3]_i_1692 [3]}),
        .S(\vga_r[3]_i_1695_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1624 
       (.CI(\vga_r_reg[3]_i_1693_n_0 ),
        .CO({\vga_r_reg[3]_i_1624_n_0 ,\vga_r_reg[3]_i_1624_n_1 ,\vga_r_reg[3]_i_1624_n_2 ,\vga_r_reg[3]_i_1624_n_3 }),
        .CYINIT(1'b0),
        .DI(\vga_r[3]_i_1692 ),
        .O(\NLW_vga_r_reg[3]_i_1624_O_UNCONNECTED [3:0]),
        .S(\vga_r_reg[3]_i_1352_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_163 
       (.CI(\vga_r_reg[3]_i_162_n_0 ),
        .CO({\vga_r_reg[3]_i_163_n_0 ,\vga_r_reg[3]_i_163_n_1 ,\vga_r_reg[3]_i_163_n_2 ,\vga_r_reg[3]_i_163_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__30_n_90,dot_on3__30_n_91,dot_on3__30_n_92,dot_on3__30_n_93}),
        .O(dot_on219_out[15:12]),
        .S({\vga_r[3]_i_523_n_0 ,\vga_r[3]_i_524_n_0 ,\vga_r[3]_i_525_n_0 ,\vga_r[3]_i_526_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1655 
       (.CI(\vga_r_reg[3]_i_1663_n_0 ),
        .CO({\vga_r_reg[3]_i_1655_n_0 ,\vga_r_reg[3]_i_1655_n_1 ,\vga_r_reg[3]_i_1655_n_2 ,\vga_r_reg[3]_i_1655_n_3 }),
        .CYINIT(1'b0),
        .DI(\vga_r_reg[3]_i_1664 ),
        .O(\vga_r[3]_i_1728 ),
        .S(\vga_r_reg[3]_i_1664_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1663 
       (.CI(\vga_r_reg[3]_i_1707_n_0 ),
        .CO({\vga_r_reg[3]_i_1663_n_0 ,\vga_r_reg[3]_i_1663_n_1 ,\vga_r_reg[3]_i_1663_n_2 ,\vga_r_reg[3]_i_1663_n_3 }),
        .CYINIT(1'b0),
        .DI(\vga_r_reg[3]_i_1703 ),
        .O(\vga_r[3]_i_1741 ),
        .S(\vga_r_reg[3]_i_1703_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1684 
       (.CI(\vga_r_reg[3]_i_1742_n_0 ),
        .CO({\vga_r_reg[3]_i_1684_n_0 ,\vga_r_reg[3]_i_1684_n_1 ,\vga_r_reg[3]_i_1684_n_2 ,\vga_r_reg[3]_i_1684_n_3 }),
        .CYINIT(1'b0),
        .DI(\vga_r[3]_i_1757 ),
        .O({\vga_r[3]_i_1692 [2:0],\vga_r[3]_i_1750 [3]}),
        .S(\vga_r[3]_i_1757_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1693 
       (.CI(\vga_r_reg[3]_i_1755_n_0 ),
        .CO({\vga_r_reg[3]_i_1693_n_0 ,\vga_r_reg[3]_i_1693_n_1 ,\vga_r_reg[3]_i_1693_n_2 ,\vga_r_reg[3]_i_1693_n_3 }),
        .CYINIT(1'b0),
        .DI(\vga_r[3]_i_1750 ),
        .O(\NLW_vga_r_reg[3]_i_1693_O_UNCONNECTED [3:0]),
        .S(\vga_r_reg[3]_i_1624_0 ));
  CARRY4 \vga_r_reg[3]_i_1698 
       (.CI(\vga_r_reg[3]_i_1760_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_1698_CO_UNCONNECTED [3],in_mouth2_3,\NLW_vga_r_reg[3]_i_1698_CO_UNCONNECTED [1],\vga_r_reg[3]_i_1698_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,in_mouth2_n_87,in_mouth2_n_88}),
        .O({\NLW_vga_r_reg[3]_i_1698_O_UNCONNECTED [3:2],in_mouth2_0,\vga_r_reg[3]_i_1698_n_7 }),
        .S({1'b0,1'b1,\vga_r[3]_i_1761_n_0 ,\vga_r[3]_i_1762_n_0 }));
  CARRY4 \vga_r_reg[3]_i_1699 
       (.CI(\vga_r_reg[3]_i_1763_n_0 ),
        .CO({\vga_r_reg[3]_i_1699_n_0 ,\NLW_vga_r_reg[3]_i_1699_CO_UNCONNECTED [2],\vga_r_reg[3]_i_1699_n_2 ,\vga_r_reg[3]_i_1699_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,in_mouth2_n_87,in_mouth2_n_88,\vga_r[3]_i_1764_n_0 }),
        .O({\NLW_vga_r_reg[3]_i_1699_O_UNCONNECTED [3],in_mouth2_4}),
        .S({1'b1,\vga_r[3]_i_1765_n_0 ,\vga_r[3]_i_1766_n_0 ,\vga_r[3]_i_1767_n_0 }));
  CARRY4 \vga_r_reg[3]_i_1700 
       (.CI(\vga_r_reg[3]_i_1768_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_1700_CO_UNCONNECTED [3],CO,\NLW_vga_r_reg[3]_i_1700_CO_UNCONNECTED [1],\vga_r_reg[3]_i_1700_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,in_mouth2_n_87,in_mouth2_n_88}),
        .O({\NLW_vga_r_reg[3]_i_1700_O_UNCONNECTED [3:2],in_mouth2_11}),
        .S({1'b0,1'b1,\vga_r[3]_i_1769_n_0 ,\vga_r[3]_i_1770_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1707 
       (.CI(\vga_r_reg[3]_i_1720_n_0 ),
        .CO({\vga_r_reg[3]_i_1707_n_0 ,\vga_r_reg[3]_i_1707_n_1 ,\vga_r_reg[3]_i_1707_n_2 ,\vga_r_reg[3]_i_1707_n_3 }),
        .CYINIT(1'b0),
        .DI(\vga_r_reg[3]_i_1711 ),
        .O(\vga_r[3]_i_1778 ),
        .S(\vga_r_reg[3]_i_1711_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_172 
       (.CI(\vga_r_reg[3]_i_173_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_172_CO_UNCONNECTED [3],\vga_r_reg[3]_i_172_n_1 ,\vga_r_reg[3]_i_172_n_2 ,\vga_r_reg[3]_i_172_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\vga_r[3]_i_527_n_0 ,\vga_r[3]_i_528_n_0 ,\vga_r[3]_i_529_n_0 }),
        .O(dot_on233_out[31:28]),
        .S({\vga_r[3]_i_530_n_0 ,\vga_r[3]_i_531_n_0 ,\vga_r[3]_i_532_n_0 ,\vga_r[3]_i_533_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1720 
       (.CI(\vga_r_reg[3]_i_1785_n_0 ),
        .CO({\vga_r_reg[3]_i_1720_n_0 ,\vga_r_reg[3]_i_1720_n_1 ,\vga_r_reg[3]_i_1720_n_2 ,\vga_r_reg[3]_i_1720_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1786_n_0 ,\vga_r[3]_i_1787_n_0 ,\vga_r[3]_i_1788_n_0 ,\vga_r[3]_i_1789_n_0 }),
        .O({O,\NLW_vga_r_reg[3]_i_1720_O_UNCONNECTED [1:0]}),
        .S({\vga_r[3]_i_1790_n_0 ,\vga_r[3]_i_1791_n_0 ,\vga_r[3]_i_1792_n_0 ,\vga_r[3]_i_1793_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_173 
       (.CI(\vga_r_reg[3]_i_534_n_0 ),
        .CO({\vga_r_reg[3]_i_173_n_0 ,\vga_r_reg[3]_i_173_n_1 ,\vga_r_reg[3]_i_173_n_2 ,\vga_r_reg[3]_i_173_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_535_n_0 ,\vga_r[3]_i_536_n_0 ,\vga_r[3]_i_537_n_0 ,\vga_r[3]_i_538_n_0 }),
        .O(dot_on233_out[27:24]),
        .S({\vga_r[3]_i_539_n_0 ,\vga_r[3]_i_540_n_0 ,\vga_r[3]_i_541_n_0 ,\vga_r[3]_i_542_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1742 
       (.CI(\vga_r_reg[3]_i_1799_n_0 ),
        .CO({\vga_r_reg[3]_i_1742_n_0 ,\vga_r_reg[3]_i_1742_n_1 ,\vga_r_reg[3]_i_1742_n_2 ,\vga_r_reg[3]_i_1742_n_3 }),
        .CYINIT(1'b0),
        .DI(\vga_r[3]_i_1818_0 ),
        .O({\vga_r[3]_i_1750 [2:0],\vga_r_reg[3]_i_1742_n_7 }),
        .S(\vga_r[3]_i_1818_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1755 
       (.CI(\vga_r_reg[3]_i_1812_n_0 ),
        .CO({\vga_r_reg[3]_i_1755_n_0 ,\vga_r_reg[3]_i_1755_n_1 ,\vga_r_reg[3]_i_1755_n_2 ,\vga_r_reg[3]_i_1755_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1813_n_0 ,\vga_r[3]_i_1814_n_0 ,\vga_r[3]_i_1815_n_0 ,\vga_r[3]_i_1816_n_0 }),
        .O(\NLW_vga_r_reg[3]_i_1755_O_UNCONNECTED [3:0]),
        .S({\vga_r[3]_i_1817_n_0 ,\vga_r[3]_i_1818_n_0 ,\vga_r[3]_i_1819_n_0 ,\vga_r[3]_i_1820_n_0 }));
  CARRY4 \vga_r_reg[3]_i_1760 
       (.CI(\vga_r_reg[3]_i_1821_n_0 ),
        .CO({\vga_r_reg[3]_i_1760_n_0 ,\vga_r_reg[3]_i_1760_n_1 ,\vga_r_reg[3]_i_1760_n_2 ,\vga_r_reg[3]_i_1760_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1822_n_0 ,\vga_r[3]_i_1823_n_0 ,\vga_r[3]_i_1824_n_0 ,\vga_r[3]_i_1825_n_0 }),
        .O({\vga_r_reg[3]_i_1760_n_4 ,\vga_r_reg[3]_i_1760_n_5 ,\vga_r_reg[3]_i_1760_n_6 ,\vga_r_reg[3]_i_1760_n_7 }),
        .S({\vga_r[3]_i_1826_n_0 ,\vga_r[3]_i_1827_n_0 ,\vga_r[3]_i_1828_n_0 ,\vga_r[3]_i_1829_n_0 }));
  CARRY4 \vga_r_reg[3]_i_1763 
       (.CI(\vga_r_reg[3]_i_1798_n_0 ),
        .CO({\vga_r_reg[3]_i_1763_n_0 ,\vga_r_reg[3]_i_1763_n_1 ,\vga_r_reg[3]_i_1763_n_2 ,\vga_r_reg[3]_i_1763_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1830_n_0 ,\vga_r[3]_i_1831_n_0 ,\vga_r[3]_i_1832_n_0 ,\vga_r[3]_i_1833_n_0 }),
        .O(in_mouth2_13),
        .S({\vga_r[3]_i_1834_n_0 ,\vga_r[3]_i_1835_n_0 ,\vga_r[3]_i_1836_n_0 ,\vga_r[3]_i_1837_n_0 }));
  CARRY4 \vga_r_reg[3]_i_1768 
       (.CI(\vga_r_reg[3]_i_1838_n_0 ),
        .CO({\vga_r_reg[3]_i_1768_n_0 ,\vga_r_reg[3]_i_1768_n_1 ,\vga_r_reg[3]_i_1768_n_2 ,\vga_r_reg[3]_i_1768_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1839_n_0 ,\vga_r[3]_i_1840_n_0 ,\vga_r[3]_i_1841_n_0 ,\vga_r[3]_i_1842_n_0 }),
        .O(in_mouth2_10),
        .S({\vga_r[3]_i_1843_n_0 ,\vga_r[3]_i_1844_n_0 ,\vga_r[3]_i_1845_n_0 ,\vga_r[3]_i_1846_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_178 
       (.CI(\vga_r_reg[3]_i_45_n_0 ),
        .CO({\vga_r_reg[3]_i_178_n_0 ,\vga_r_reg[3]_i_178_n_1 ,\vga_r_reg[3]_i_178_n_2 ,\vga_r_reg[3]_i_178_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__51_n_94,dot_on3__51_n_95,dot_on3__51_n_96,dot_on3__51_n_97}),
        .O(dot_on233_out[11:8]),
        .S({\vga_r[3]_i_544_n_0 ,\vga_r[3]_i_545_n_0 ,\vga_r[3]_i_546_n_0 ,\vga_r[3]_i_547_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1785 
       (.CI(\vga_r_reg[3]_i_1848_n_0 ),
        .CO({\vga_r_reg[3]_i_1785_n_0 ,\vga_r_reg[3]_i_1785_n_1 ,\vga_r_reg[3]_i_1785_n_2 ,\vga_r_reg[3]_i_1785_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1849_n_0 ,\vga_r[3]_i_1850_n_0 ,\vga_r[3]_i_1851_n_0 ,\vga_r[3]_i_1852_n_0 }),
        .O(\NLW_vga_r_reg[3]_i_1785_O_UNCONNECTED [3:0]),
        .S({\vga_r[3]_i_1853_n_0 ,\vga_r[3]_i_1854_n_0 ,\vga_r[3]_i_1855_n_0 ,\vga_r[3]_i_1856_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_179 
       (.CI(\vga_r_reg[3]_i_543_n_0 ),
        .CO({\vga_r_reg[3]_i_179_n_0 ,\vga_r_reg[3]_i_179_n_1 ,\vga_r_reg[3]_i_179_n_2 ,\vga_r_reg[3]_i_179_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_548_n_0 ,\vga_r[3]_i_549_n_0 ,\vga_r_reg[3]_i_550_n_6 ,\vga_r_reg[3]_i_550_n_7 }),
        .O(dot_on233_out[19:16]),
        .S({\vga_r[3]_i_551_n_0 ,\vga_r[3]_i_552_n_0 ,\vga_r[3]_i_553_n_0 ,\vga_r[3]_i_554_n_0 }));
  CARRY4 \vga_r_reg[3]_i_1798 
       (.CI(\vga_r_reg[3]_i_1847_n_0 ),
        .CO({\vga_r_reg[3]_i_1798_n_0 ,\vga_r_reg[3]_i_1798_n_1 ,\vga_r_reg[3]_i_1798_n_2 ,\vga_r_reg[3]_i_1798_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1863_n_0 ,\vga_r[3]_i_1864_n_0 ,\vga_r[3]_i_1865_n_0 ,\vga_r[3]_i_1866_n_0 }),
        .O(in_mouth2_12),
        .S({\vga_r[3]_i_1867_n_0 ,\vga_r[3]_i_1868_n_0 ,\vga_r[3]_i_1869_n_0 ,\vga_r[3]_i_1870_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1799 
       (.CI(\vga_r_reg[3]_i_1871_n_0 ),
        .CO({\vga_r_reg[3]_i_1799_n_0 ,\vga_r_reg[3]_i_1799_n_1 ,\vga_r_reg[3]_i_1799_n_2 ,\vga_r_reg[3]_i_1799_n_3 }),
        .CYINIT(1'b0),
        .DI(\vga_r[3]_i_1890_0 ),
        .O({\vga_r_reg[3]_i_1799_n_4 ,\vga_r_reg[3]_i_1799_n_5 ,\vga_r_reg[3]_i_1799_n_6 ,\vga_r_reg[3]_i_1799_n_7 }),
        .S(\vga_r[3]_i_1890_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1812 
       (.CI(\vga_r_reg[3]_i_1884_n_0 ),
        .CO({\vga_r_reg[3]_i_1812_n_0 ,\vga_r_reg[3]_i_1812_n_1 ,\vga_r_reg[3]_i_1812_n_2 ,\vga_r_reg[3]_i_1812_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1885_n_0 ,\vga_r[3]_i_1886_n_0 ,\vga_r[3]_i_1887_n_0 ,\vga_r[3]_i_1888_n_0 }),
        .O(\NLW_vga_r_reg[3]_i_1812_O_UNCONNECTED [3:0]),
        .S({\vga_r[3]_i_1889_n_0 ,\vga_r[3]_i_1890_n_0 ,\vga_r[3]_i_1891_n_0 ,\vga_r[3]_i_1892_n_0 }));
  CARRY4 \vga_r_reg[3]_i_1821 
       (.CI(\vga_r_reg[3]_i_1893_n_0 ),
        .CO({\vga_r_reg[3]_i_1821_n_0 ,\vga_r_reg[3]_i_1821_n_1 ,\vga_r_reg[3]_i_1821_n_2 ,\vga_r_reg[3]_i_1821_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1894_n_0 ,\vga_r[3]_i_1895_n_0 ,\vga_r[3]_i_1896_n_0 ,\vga_r[3]_i_1897_n_0 }),
        .O({\vga_r_reg[3]_i_1821_n_4 ,\vga_r_reg[3]_i_1821_n_5 ,\vga_r_reg[3]_i_1821_n_6 ,\vga_r_reg[3]_i_1821_n_7 }),
        .S({\vga_r[3]_i_1898_n_0 ,\vga_r[3]_i_1899_n_0 ,\vga_r[3]_i_1900_n_0 ,\vga_r[3]_i_1901_n_0 }));
  CARRY4 \vga_r_reg[3]_i_1838 
       (.CI(\vga_r_reg[3]_i_1857_n_0 ),
        .CO({\vga_r_reg[3]_i_1838_n_0 ,\vga_r_reg[3]_i_1838_n_1 ,\vga_r_reg[3]_i_1838_n_2 ,\vga_r_reg[3]_i_1838_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1902_n_0 ,\vga_r[3]_i_1903_n_0 ,\vga_r[3]_i_1904_n_0 ,\vga_r[3]_i_1905_n_0 }),
        .O(in_mouth2_2),
        .S({\vga_r[3]_i_1906_n_0 ,\vga_r[3]_i_1907_n_0 ,\vga_r[3]_i_1908_n_0 ,\vga_r[3]_i_1909_n_0 }));
  CARRY4 \vga_r_reg[3]_i_1847 
       (.CI(\vga_r_reg[3]_i_1858_n_0 ),
        .CO({\vga_r_reg[3]_i_1847_n_0 ,\vga_r_reg[3]_i_1847_n_1 ,\vga_r_reg[3]_i_1847_n_2 ,\vga_r_reg[3]_i_1847_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1910_n_0 ,\vga_r[3]_i_1911_n_0 ,\vga_r[3]_i_1912_n_0 ,\vga_r[3]_i_1913_n_0 }),
        .O({in_mouth2_1,\vga_r_reg[3]_i_1847_n_7 }),
        .S({\vga_r[3]_i_1914_n_0 ,\vga_r[3]_i_1915_n_0 ,\vga_r[3]_i_1916_n_0 ,\vga_r[3]_i_1917_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1848 
       (.CI(\vga_r_reg[3]_i_1918_n_0 ),
        .CO({\vga_r_reg[3]_i_1848_n_0 ,\vga_r_reg[3]_i_1848_n_1 ,\vga_r_reg[3]_i_1848_n_2 ,\vga_r_reg[3]_i_1848_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1919_n_0 ,\vga_r[3]_i_1920_n_0 ,\vga_r[3]_i_1921_n_0 ,\vga_r[3]_i_1922_n_0 }),
        .O(\NLW_vga_r_reg[3]_i_1848_O_UNCONNECTED [3:0]),
        .S({\vga_r[3]_i_1923_n_0 ,\vga_r[3]_i_1924_n_0 ,\vga_r[3]_i_1925_n_0 ,\vga_r[3]_i_1926_n_0 }));
  CARRY4 \vga_r_reg[3]_i_1857 
       (.CI(\vga_r_reg[3]_i_1927_n_0 ),
        .CO({\vga_r_reg[3]_i_1857_n_0 ,\vga_r_reg[3]_i_1857_n_1 ,\vga_r_reg[3]_i_1857_n_2 ,\vga_r_reg[3]_i_1857_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1937_n_0 ,\vga_r[3]_i_1938_n_0 ,\vga_r[3]_i_1939_n_0 ,\vga_r[3]_i_1940_n_0 }),
        .O({\vga_r_reg[3]_i_1857_n_4 ,\vga_r_reg[3]_i_1857_n_5 ,\vga_r_reg[3]_i_1857_n_6 ,\vga_r_reg[3]_i_1857_n_7 }),
        .S({\vga_r[3]_i_1941_n_0 ,\vga_r[3]_i_1942_n_0 ,\vga_r[3]_i_1943_n_0 ,\vga_r[3]_i_1944_n_0 }));
  CARRY4 \vga_r_reg[3]_i_1858 
       (.CI(\vga_r_reg[3]_i_1928_n_0 ),
        .CO({\vga_r_reg[3]_i_1858_n_0 ,\vga_r_reg[3]_i_1858_n_1 ,\vga_r_reg[3]_i_1858_n_2 ,\vga_r_reg[3]_i_1858_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1945_n_0 ,\vga_r[3]_i_1946_n_0 ,\vga_r[3]_i_1947_n_0 ,\vga_r[3]_i_1948_n_0 }),
        .O({\vga_r_reg[3]_i_1858_n_4 ,\vga_r_reg[3]_i_1858_n_5 ,\vga_r_reg[3]_i_1858_n_6 ,\vga_r_reg[3]_i_1858_n_7 }),
        .S({\vga_r[3]_i_1949_n_0 ,\vga_r[3]_i_1950_n_0 ,\vga_r[3]_i_1951_n_0 ,\vga_r[3]_i_1952_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1871 
       (.CI(\vga_r_reg[3]_i_1953_n_0 ),
        .CO({\vga_r_reg[3]_i_1871_n_0 ,\vga_r_reg[3]_i_1871_n_1 ,\vga_r_reg[3]_i_1871_n_2 ,\vga_r_reg[3]_i_1871_n_3 }),
        .CYINIT(1'b0),
        .DI(\vga_r[3]_i_1972_0 ),
        .O({\vga_r_reg[3]_i_1871_n_4 ,\vga_r_reg[3]_i_1871_n_5 ,\vga_r_reg[3]_i_1871_n_6 ,\vga_r_reg[3]_i_1871_n_7 }),
        .S(\vga_r[3]_i_1972_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_188 
       (.CI(\vga_r_reg[3]_i_196_n_0 ),
        .CO({\vga_r_reg[3]_i_188_n_0 ,\vga_r_reg[3]_i_188_n_1 ,\vga_r_reg[3]_i_188_n_2 ,\vga_r_reg[3]_i_188_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_555_n_0 ,\vga_r[3]_i_556_n_0 ,\vga_r[3]_i_557_n_0 ,\vga_r[3]_i_558_n_0 }),
        .O(dot_on27_out[27:24]),
        .S({\vga_r[3]_i_559_n_0 ,\vga_r[3]_i_560_n_0 ,\vga_r[3]_i_561_n_0 ,\vga_r[3]_i_562_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1884 
       (.CI(\vga_r_reg[3]_i_1966_n_0 ),
        .CO({\vga_r_reg[3]_i_1884_n_0 ,\vga_r_reg[3]_i_1884_n_1 ,\vga_r_reg[3]_i_1884_n_2 ,\vga_r_reg[3]_i_1884_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1967_n_0 ,\vga_r[3]_i_1968_n_0 ,\vga_r[3]_i_1969_n_0 ,\vga_r[3]_i_1970_n_0 }),
        .O(\NLW_vga_r_reg[3]_i_1884_O_UNCONNECTED [3:0]),
        .S({\vga_r[3]_i_1971_n_0 ,\vga_r[3]_i_1972_n_0 ,\vga_r[3]_i_1973_n_0 ,\vga_r[3]_i_1974_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_189 
       (.CI(\vga_r_reg[3]_i_195_n_0 ),
        .CO({\vga_r_reg[3]_i_189_n_0 ,\vga_r_reg[3]_i_189_n_1 ,\vga_r_reg[3]_i_189_n_2 ,\vga_r_reg[3]_i_189_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__12_n_90,dot_on3__12_n_91,dot_on3__12_n_92,dot_on3__12_n_93}),
        .O(dot_on27_out[15:12]),
        .S({\vga_r[3]_i_563_n_0 ,\vga_r[3]_i_564_n_0 ,\vga_r[3]_i_565_n_0 ,\vga_r[3]_i_566_n_0 }));
  CARRY4 \vga_r_reg[3]_i_1893 
       (.CI(\vga_r_reg[3]_i_1975_n_0 ),
        .CO({\vga_r_reg[3]_i_1893_n_0 ,\vga_r_reg[3]_i_1893_n_1 ,\vga_r_reg[3]_i_1893_n_2 ,\vga_r_reg[3]_i_1893_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1976_n_0 ,\vga_r[3]_i_1977_n_0 ,\vga_r[3]_i_1978_n_0 ,\vga_r[3]_i_1979_n_0 }),
        .O({\vga_r_reg[3]_i_1893_n_4 ,\vga_r_reg[3]_i_1893_n_5 ,\vga_r_reg[3]_i_1893_n_6 ,\vga_r_reg[3]_i_1893_n_7 }),
        .S({\vga_r[3]_i_1980_n_0 ,\vga_r[3]_i_1981_n_0 ,\vga_r[3]_i_1982_n_0 ,\vga_r[3]_i_1983_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_190 
       (.CI(\vga_r_reg[3]_i_188_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_190_CO_UNCONNECTED [3],\vga_r_reg[3]_i_190_n_1 ,\vga_r_reg[3]_i_190_n_2 ,\vga_r_reg[3]_i_190_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\vga_r[3]_i_567_n_0 ,\vga_r[3]_i_568_n_0 ,\vga_r[3]_i_569_n_0 }),
        .O(dot_on27_out[31:28]),
        .S({\vga_r[3]_i_570_n_0 ,\vga_r[3]_i_571_n_0 ,\vga_r[3]_i_572_n_0 ,\vga_r[3]_i_573_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1918 
       (.CI(\vga_r_reg[3]_i_1984_n_0 ),
        .CO({\vga_r_reg[3]_i_1918_n_0 ,\vga_r_reg[3]_i_1918_n_1 ,\vga_r_reg[3]_i_1918_n_2 ,\vga_r_reg[3]_i_1918_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1985_n_0 ,\vga_r[3]_i_1986_n_0 ,\vga_r[3]_i_1987_n_0 ,\vga_r[3]_i_1988_n_0 }),
        .O(\NLW_vga_r_reg[3]_i_1918_O_UNCONNECTED [3:0]),
        .S({\vga_r[3]_i_1989_n_0 ,\vga_r[3]_i_1990_n_0 ,\vga_r[3]_i_1991_n_0 ,\vga_r[3]_i_1992_n_0 }));
  CARRY4 \vga_r_reg[3]_i_1927 
       (.CI(\vga_r_reg[3]_i_1993_n_0 ),
        .CO({\vga_r_reg[3]_i_1927_n_0 ,\vga_r_reg[3]_i_1927_n_1 ,\vga_r_reg[3]_i_1927_n_2 ,\vga_r_reg[3]_i_1927_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1999_n_0 ,\vga_r[3]_i_2000_n_0 ,\vga_r[3]_i_2001_n_0 ,\vga_r[3]_i_2002_n_0 }),
        .O({\vga_r_reg[3]_i_1927_n_4 ,\vga_r_reg[3]_i_1927_n_5 ,\vga_r_reg[3]_i_1927_n_6 ,\vga_r_reg[3]_i_1927_n_7 }),
        .S({\vga_r[3]_i_2003_n_0 ,\vga_r[3]_i_2004_n_0 ,\vga_r[3]_i_2005_n_0 ,\vga_r[3]_i_2006_n_0 }));
  CARRY4 \vga_r_reg[3]_i_1928 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_1928_n_0 ,\vga_r_reg[3]_i_1928_n_1 ,\vga_r_reg[3]_i_1928_n_2 ,\vga_r_reg[3]_i_1928_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_2007_n_0 ,in_mouth2_n_105,1'b0,1'b1}),
        .O({\vga_r_reg[3]_i_1928_n_4 ,\vga_r_reg[3]_i_1928_n_5 ,\vga_r_reg[3]_i_1928_n_6 ,in_mouth2_8}),
        .S({\vga_r[3]_i_2008_n_0 ,\vga_r[3]_i_2009_n_0 ,\vga_r[3]_i_2010_n_0 ,in_mouth2_n_105}));
  CARRY4 \vga_r_reg[3]_i_1929 
       (.CI(\vga_r_reg[3]_i_1994_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_1929_CO_UNCONNECTED [3],\vga_r_reg[3]_i_1929_n_1 ,\NLW_vga_r_reg[3]_i_1929_CO_UNCONNECTED [1],\vga_r_reg[3]_i_1929_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_vga_r_reg[3]_i_1929_O_UNCONNECTED [3:2],\vga_r_reg[3]_i_1929_n_6 ,\vga_r_reg[3]_i_1929_n_7 }),
        .S({1'b0,1'b1,in_mouth2_n_87,in_mouth2_n_88}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_195 
       (.CI(\vga_r_reg[3]_i_49_n_0 ),
        .CO({\vga_r_reg[3]_i_195_n_0 ,\vga_r_reg[3]_i_195_n_1 ,\vga_r_reg[3]_i_195_n_2 ,\vga_r_reg[3]_i_195_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__12_n_94,dot_on3__12_n_95,dot_on3__12_n_96,dot_on3__12_n_97}),
        .O(dot_on27_out[11:8]),
        .S({\vga_r[3]_i_575_n_0 ,\vga_r[3]_i_576_n_0 ,\vga_r[3]_i_577_n_0 ,\vga_r[3]_i_578_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1953 
       (.CI(\vga_r_reg[3]_i_2011_n_0 ),
        .CO({\vga_r_reg[3]_i_1953_n_0 ,\vga_r_reg[3]_i_1953_n_1 ,\vga_r_reg[3]_i_1953_n_2 ,\vga_r_reg[3]_i_1953_n_3 }),
        .CYINIT(1'b0),
        .DI(\vga_r[3]_i_2030_0 ),
        .O({\vga_r_reg[3]_i_1953_n_4 ,\vga_r_reg[3]_i_1953_n_5 ,\vga_r_reg[3]_i_1953_n_6 ,\vga_r_reg[3]_i_1953_n_7 }),
        .S(\vga_r[3]_i_2030_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_196 
       (.CI(\vga_r_reg[3]_i_574_n_0 ),
        .CO({\vga_r_reg[3]_i_196_n_0 ,\vga_r_reg[3]_i_196_n_1 ,\vga_r_reg[3]_i_196_n_2 ,\vga_r_reg[3]_i_196_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_579_n_0 ,\vga_r[3]_i_580_n_0 ,\vga_r[3]_i_581_n_0 ,\vga_r[3]_i_582_n_0 }),
        .O(dot_on27_out[23:20]),
        .S({\vga_r[3]_i_583_n_0 ,\vga_r[3]_i_584_n_0 ,\vga_r[3]_i_585_n_0 ,\vga_r[3]_i_586_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1966 
       (.CI(\vga_r_reg[3]_i_2024_n_0 ),
        .CO({\vga_r_reg[3]_i_1966_n_0 ,\vga_r_reg[3]_i_1966_n_1 ,\vga_r_reg[3]_i_1966_n_2 ,\vga_r_reg[3]_i_1966_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_2025_n_0 ,\vga_r[3]_i_2026_n_0 ,\vga_r[3]_i_2027_n_0 ,\vga_r[3]_i_2028_n_0 }),
        .O(\NLW_vga_r_reg[3]_i_1966_O_UNCONNECTED [3:0]),
        .S({\vga_r[3]_i_2029_n_0 ,\vga_r[3]_i_2030_n_0 ,\vga_r[3]_i_2031_n_0 ,\vga_r[3]_i_2032_n_0 }));
  CARRY4 \vga_r_reg[3]_i_1975 
       (.CI(\vga_r_reg[3]_i_2033_n_0 ),
        .CO({\vga_r_reg[3]_i_1975_n_0 ,\vga_r_reg[3]_i_1975_n_1 ,\vga_r_reg[3]_i_1975_n_2 ,\vga_r_reg[3]_i_1975_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_2034_n_0 ,\vga_r[3]_i_2035_n_0 ,\vga_r[3]_i_2036_n_0 ,\vga_r[3]_i_2037_n_0 }),
        .O({\vga_r_reg[3]_i_1975_n_4 ,\vga_r_reg[3]_i_1975_n_5 ,\vga_r_reg[3]_i_1975_n_6 ,\vga_r_reg[3]_i_1975_n_7 }),
        .S({\vga_r[3]_i_2038_n_0 ,\vga_r[3]_i_2039_n_0 ,\vga_r[3]_i_2040_n_0 ,\vga_r[3]_i_2041_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1984 
       (.CI(\vga_r_reg[3]_i_2042_n_0 ),
        .CO({\vga_r_reg[3]_i_1984_n_0 ,\vga_r_reg[3]_i_1984_n_1 ,\vga_r_reg[3]_i_1984_n_2 ,\vga_r_reg[3]_i_1984_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_2043_n_0 ,\vga_r[3]_i_2044_n_0 ,\vga_r[3]_i_2045_n_0 ,DI}),
        .O(\NLW_vga_r_reg[3]_i_1984_O_UNCONNECTED [3:0]),
        .S({\vga_r[3]_i_2047_n_0 ,\vga_r[3]_i_2048_n_0 ,\vga_r[3]_i_2049_n_0 ,\vga_r[3]_i_2050_n_0 }));
  CARRY4 \vga_r_reg[3]_i_1993 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_1993_n_0 ,\vga_r_reg[3]_i_1993_n_1 ,\vga_r_reg[3]_i_1993_n_2 ,\vga_r_reg[3]_i_1993_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_2052_n_0 ,\vga_r[3]_i_2053_n_0 ,\vga_r[3]_i_2054_n_0 ,1'b0}),
        .O({\vga_r_reg[3]_i_1993_n_4 ,\vga_r_reg[3]_i_1993_n_5 ,\vga_r_reg[3]_i_1993_n_6 ,\vga_r_reg[3]_i_1993_n_7 }),
        .S({\vga_r[3]_i_2055_n_0 ,\vga_r[3]_i_2056_n_0 ,\vga_r[3]_i_2057_n_0 ,\vga_r[3]_i_2058_n_0 }));
  CARRY4 \vga_r_reg[3]_i_1994 
       (.CI(\vga_r_reg[3]_i_2051_n_0 ),
        .CO({\vga_r_reg[3]_i_1994_n_0 ,\vga_r_reg[3]_i_1994_n_1 ,\vga_r_reg[3]_i_1994_n_2 ,\vga_r_reg[3]_i_1994_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,in_mouth2_n_92}),
        .O({\vga_r_reg[3]_i_1994_n_4 ,\vga_r_reg[3]_i_1994_n_5 ,\vga_r_reg[3]_i_1994_n_6 ,\vga_r_reg[3]_i_1994_n_7 }),
        .S({in_mouth2_n_89,in_mouth2_n_90,in_mouth2_n_91,\vga_r[3]_i_2059_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_2011 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_2011_n_0 ,\vga_r_reg[3]_i_2011_n_1 ,\vga_r_reg[3]_i_2011_n_2 ,\vga_r_reg[3]_i_2011_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_2074_0 [1],\vga_r[3]_i_2061_n_0 ,\vga_r[3]_i_2074_0 [0],1'b0}),
        .O({\vga_r_reg[3]_i_2011_n_4 ,\vga_r_reg[3]_i_2011_n_5 ,\vga_r_reg[3]_i_2011_n_6 ,\vga_r_reg[3]_i_2011_n_7 }),
        .S(\vga_r[3]_i_2074_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_2024 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_2024_n_0 ,\vga_r_reg[3]_i_2024_n_1 ,\vga_r_reg[3]_i_2024_n_2 ,\vga_r_reg[3]_i_2024_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_2070_n_0 ,\vga_r[3]_i_2071_n_0 ,\vga_r[3]_i_2072_n_0 ,1'b0}),
        .O(\NLW_vga_r_reg[3]_i_2024_O_UNCONNECTED [3:0]),
        .S({\vga_r[3]_i_2073_n_0 ,\vga_r[3]_i_2074_n_0 ,\vga_r[3]_i_2075_n_0 ,\vga_r[3]_i_2076_n_0 }));
  CARRY4 \vga_r_reg[3]_i_2033 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_2033_n_0 ,\vga_r_reg[3]_i_2033_n_1 ,\vga_r_reg[3]_i_2033_n_2 ,\vga_r_reg[3]_i_2033_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_2077_n_0 ,\vga_r[3]_i_2078_n_0 ,\vga_r[3]_i_2079_n_0 ,1'b0}),
        .O({\vga_r_reg[3]_i_2033_n_4 ,in_mouth2_6}),
        .S({\vga_r[3]_i_2080_n_0 ,\vga_r[3]_i_2081_n_0 ,\vga_r[3]_i_2082_n_0 ,\vga_r[3]_i_2083_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_2042 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_2042_n_0 ,\vga_r_reg[3]_i_2042_n_1 ,\vga_r_reg[3]_i_2042_n_2 ,\vga_r_reg[3]_i_2042_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_2084_n_0 ,\vga_r[3]_i_2085_n_0 ,\vga_r[3]_i_2086_n_0 ,\vga_r[3]_i_2087_n_0 }),
        .O(\NLW_vga_r_reg[3]_i_2042_O_UNCONNECTED [3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_205 
       (.CI(\vga_r_reg[3]_i_587_n_0 ),
        .CO({\vga_r_reg[3]_i_205_n_0 ,\vga_r_reg[3]_i_205_n_1 ,\vga_r_reg[3]_i_205_n_2 ,\vga_r_reg[3]_i_205_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_588_n_0 ,\vga_r[3]_i_589_n_0 ,\vga_r[3]_i_590_n_0 ,\vga_r[3]_i_591_n_0 }),
        .O(dot_on1[27:24]),
        .S({\vga_r[3]_i_592_n_0 ,\vga_r[3]_i_593_n_0 ,\vga_r[3]_i_594_n_0 ,\vga_r[3]_i_595_n_0 }));
  CARRY4 \vga_r_reg[3]_i_2051 
       (.CI(\vga_r_reg[3]_i_2092_n_0 ),
        .CO({\vga_r_reg[3]_i_2051_n_0 ,\vga_r_reg[3]_i_2051_n_1 ,\vga_r_reg[3]_i_2051_n_2 ,\vga_r_reg[3]_i_2051_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_2093_n_0 ,\vga_r[3]_i_2094_n_0 ,\vga_r[3]_i_2095_n_0 ,\vga_r[3]_i_2096_n_0 }),
        .O({\vga_r_reg[3]_i_2051_n_4 ,\vga_r_reg[3]_i_2051_n_5 ,\vga_r_reg[3]_i_2051_n_6 ,\vga_r_reg[3]_i_2051_n_7 }),
        .S({\vga_r[3]_i_2097_n_0 ,\vga_r[3]_i_2098_n_0 ,\vga_r[3]_i_2099_n_0 ,\vga_r[3]_i_2100_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_206 
       (.CI(\vga_r_reg[3]_i_212_n_0 ),
        .CO({\vga_r_reg[3]_i_206_n_0 ,\vga_r_reg[3]_i_206_n_1 ,\vga_r_reg[3]_i_206_n_2 ,\vga_r_reg[3]_i_206_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_596_n_0 ,\vga_r[3]_i_597_n_0 ,\vga_r_reg[3]_i_598_n_6 ,\vga_r_reg[3]_i_598_n_7 }),
        .O(dot_on1[19:16]),
        .S({\vga_r[3]_i_599_n_0 ,\vga_r[3]_i_600_n_0 ,\vga_r[3]_i_601_n_0 ,\vga_r[3]_i_602_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_207 
       (.CI(\vga_r_reg[3]_i_205_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_207_CO_UNCONNECTED [3],\vga_r_reg[3]_i_207_n_1 ,\vga_r_reg[3]_i_207_n_2 ,\vga_r_reg[3]_i_207_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\vga_r[3]_i_603_n_0 ,\vga_r[3]_i_604_n_0 ,\vga_r[3]_i_605_n_0 }),
        .O(dot_on1[31:28]),
        .S({\vga_r[3]_i_606_n_0 ,\vga_r[3]_i_607_n_0 ,\vga_r[3]_i_608_n_0 ,\vga_r[3]_i_609_n_0 }));
  CARRY4 \vga_r_reg[3]_i_2092 
       (.CI(\vga_r_reg[3]_i_2101_n_0 ),
        .CO({\vga_r_reg[3]_i_2092_n_0 ,\vga_r_reg[3]_i_2092_n_1 ,\vga_r_reg[3]_i_2092_n_2 ,\vga_r_reg[3]_i_2092_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_2103_n_0 ,\vga_r[3]_i_2104_n_0 ,\vga_r[3]_i_2105_n_0 ,\vga_r[3]_i_2106_n_0 }),
        .O({\vga_r_reg[3]_i_2092_n_4 ,\vga_r_reg[3]_i_2092_n_5 ,\vga_r_reg[3]_i_2092_n_6 ,in_mouth2_9}),
        .S({\vga_r[3]_i_2107_n_0 ,\vga_r[3]_i_2108_n_0 ,\vga_r[3]_i_2109_n_0 ,\vga_r[3]_i_2110_n_0 }));
  CARRY4 \vga_r_reg[3]_i_2101 
       (.CI(\vga_r_reg[3]_i_2111_n_0 ),
        .CO({\vga_r_reg[3]_i_2101_n_0 ,\vga_r_reg[3]_i_2101_n_1 ,\vga_r_reg[3]_i_2101_n_2 ,\vga_r_reg[3]_i_2101_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_2112_n_0 ,\vga_r[3]_i_2113_n_0 ,\vga_r[3]_i_2114_n_0 ,\vga_r[3]_i_2115_n_0 }),
        .O(in_mouth2_5),
        .S({\vga_r[3]_i_2116_n_0 ,\vga_r[3]_i_2117_n_0 ,\vga_r[3]_i_2118_n_0 ,\vga_r[3]_i_2119_n_0 }));
  CARRY4 \vga_r_reg[3]_i_2102 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_2102_n_0 ,\vga_r_reg[3]_i_2102_n_1 ,\vga_r_reg[3]_i_2102_n_2 ,\vga_r_reg[3]_i_2102_n_3 }),
        .CYINIT(1'b0),
        .DI({in_mouth2_n_101,in_mouth2_n_102,in_mouth2_n_103,1'b0}),
        .O({\NLW_vga_r_reg[3]_i_2102_O_UNCONNECTED [3:1],in_mouth2_7}),
        .S({\vga_r[3]_i_2120_n_0 ,\vga_r[3]_i_2121_n_0 ,\vga_r[3]_i_2122_n_0 ,in_mouth2_n_104}));
  CARRY4 \vga_r_reg[3]_i_2111 
       (.CI(\vga_r_reg[3]_i_2102_n_0 ),
        .CO({\vga_r_reg[3]_i_2111_n_0 ,\vga_r_reg[3]_i_2111_n_1 ,\vga_r_reg[3]_i_2111_n_2 ,\vga_r_reg[3]_i_2111_n_3 }),
        .CYINIT(1'b0),
        .DI({in_mouth2_n_97,in_mouth2_n_98,in_mouth2_n_99,in_mouth2_n_100}),
        .O(\NLW_vga_r_reg[3]_i_2111_O_UNCONNECTED [3:0]),
        .S({\vga_r[3]_i_2123_n_0 ,\vga_r[3]_i_2124_n_0 ,\vga_r[3]_i_2125_n_0 ,\vga_r[3]_i_2126_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_212 
       (.CI(\vga_r_reg[3]_i_610_n_0 ),
        .CO({\vga_r_reg[3]_i_212_n_0 ,\vga_r_reg[3]_i_212_n_1 ,\vga_r_reg[3]_i_212_n_2 ,\vga_r_reg[3]_i_212_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on2__0_n_90,dot_on2__0_n_91,dot_on2__0_n_92,dot_on2__0_n_93}),
        .O(dot_on1[15:12]),
        .S({\vga_r[3]_i_611_n_0 ,\vga_r[3]_i_612_n_0 ,\vga_r[3]_i_613_n_0 ,\vga_r[3]_i_614_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_221 
       (.CI(\vga_r_reg[3]_i_223_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_221_CO_UNCONNECTED [3],\vga_r_reg[3]_i_221_n_1 ,\vga_r_reg[3]_i_221_n_2 ,\vga_r_reg[3]_i_221_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\vga_r[3]_i_615_n_0 ,\vga_r[3]_i_616_n_0 ,\vga_r[3]_i_617_n_0 }),
        .O(dot_on227_out[31:28]),
        .S({\vga_r[3]_i_618_n_0 ,\vga_r[3]_i_619_n_0 ,\vga_r[3]_i_620_n_0 ,\vga_r[3]_i_621_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_222 
       (.CI(\vga_r_reg[3]_i_57_n_0 ),
        .CO({\vga_r_reg[3]_i_222_n_0 ,\vga_r_reg[3]_i_222_n_1 ,\vga_r_reg[3]_i_222_n_2 ,\vga_r_reg[3]_i_222_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__42_n_94,dot_on3__42_n_95,dot_on3__42_n_96,dot_on3__42_n_97}),
        .O(dot_on227_out[11:8]),
        .S({\vga_r[3]_i_622_n_0 ,\vga_r[3]_i_623_n_0 ,\vga_r[3]_i_624_n_0 ,\vga_r[3]_i_625_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_223 
       (.CI(\vga_r_reg[3]_i_229_n_0 ),
        .CO({\vga_r_reg[3]_i_223_n_0 ,\vga_r_reg[3]_i_223_n_1 ,\vga_r_reg[3]_i_223_n_2 ,\vga_r_reg[3]_i_223_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_626_n_0 ,\vga_r[3]_i_627_n_0 ,\vga_r[3]_i_628_n_0 ,\vga_r[3]_i_629_n_0 }),
        .O(dot_on227_out[27:24]),
        .S({\vga_r[3]_i_630_n_0 ,\vga_r[3]_i_631_n_0 ,\vga_r[3]_i_632_n_0 ,\vga_r[3]_i_633_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_224 
       (.CI(\vga_r_reg[3]_i_634_n_0 ),
        .CO({\vga_r_reg[3]_i_224_n_0 ,\vga_r_reg[3]_i_224_n_1 ,\vga_r_reg[3]_i_224_n_2 ,\vga_r_reg[3]_i_224_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_635_n_0 ,\vga_r[3]_i_636_n_0 ,\vga_r_reg[3]_i_637_n_6 ,\vga_r_reg[3]_i_637_n_7 }),
        .O(dot_on227_out[19:16]),
        .S({\vga_r[3]_i_638_n_0 ,\vga_r[3]_i_639_n_0 ,\vga_r[3]_i_640_n_0 ,\vga_r[3]_i_641_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_229 
       (.CI(\vga_r_reg[3]_i_224_n_0 ),
        .CO({\vga_r_reg[3]_i_229_n_0 ,\vga_r_reg[3]_i_229_n_1 ,\vga_r_reg[3]_i_229_n_2 ,\vga_r_reg[3]_i_229_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_642_n_0 ,\vga_r[3]_i_643_n_0 ,\vga_r[3]_i_644_n_0 ,\vga_r[3]_i_645_n_0 }),
        .O(dot_on227_out[23:20]),
        .S({\vga_r[3]_i_646_n_0 ,\vga_r[3]_i_647_n_0 ,\vga_r[3]_i_648_n_0 ,\vga_r[3]_i_649_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_238 
       (.CI(\vga_r_reg[3]_i_240_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_238_CO_UNCONNECTED [3],\vga_r_reg[3]_i_238_n_1 ,\vga_r_reg[3]_i_238_n_2 ,\vga_r_reg[3]_i_238_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\vga_r[3]_i_650_n_0 ,\vga_r[3]_i_651_n_0 ,\vga_r[3]_i_652_n_0 }),
        .O(dot_on237_out[31:28]),
        .S({\vga_r[3]_i_653_n_0 ,\vga_r[3]_i_654_n_0 ,\vga_r[3]_i_655_n_0 ,\vga_r[3]_i_656_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_239 
       (.CI(\vga_r_reg[3]_i_657_n_0 ),
        .CO({\vga_r_reg[3]_i_239_n_0 ,\vga_r_reg[3]_i_239_n_1 ,\vga_r_reg[3]_i_239_n_2 ,\vga_r_reg[3]_i_239_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_658_n_0 ,\vga_r[3]_i_659_n_0 ,\vga_r_reg[3]_i_660_n_6 ,\vga_r_reg[3]_i_660_n_7 }),
        .O(dot_on237_out[19:16]),
        .S({\vga_r[3]_i_661_n_0 ,\vga_r[3]_i_662_n_0 ,\vga_r[3]_i_663_n_0 ,\vga_r[3]_i_664_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_240 
       (.CI(\vga_r_reg[3]_i_246_n_0 ),
        .CO({\vga_r_reg[3]_i_240_n_0 ,\vga_r_reg[3]_i_240_n_1 ,\vga_r_reg[3]_i_240_n_2 ,\vga_r_reg[3]_i_240_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_665_n_0 ,\vga_r[3]_i_666_n_0 ,\vga_r[3]_i_667_n_0 ,\vga_r[3]_i_668_n_0 }),
        .O(dot_on237_out[27:24]),
        .S({\vga_r[3]_i_669_n_0 ,\vga_r[3]_i_670_n_0 ,\vga_r[3]_i_671_n_0 ,\vga_r[3]_i_672_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_245 
       (.CI(\vga_r_reg[3]_i_61_n_0 ),
        .CO({\vga_r_reg[3]_i_245_n_0 ,\vga_r_reg[3]_i_245_n_1 ,\vga_r_reg[3]_i_245_n_2 ,\vga_r_reg[3]_i_245_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__57_n_94,dot_on3__57_n_95,dot_on3__57_n_96,dot_on3__57_n_97}),
        .O(dot_on237_out[11:8]),
        .S({\vga_r[3]_i_673_n_0 ,\vga_r[3]_i_674_n_0 ,\vga_r[3]_i_675_n_0 ,\vga_r[3]_i_676_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_246 
       (.CI(\vga_r_reg[3]_i_239_n_0 ),
        .CO({\vga_r_reg[3]_i_246_n_0 ,\vga_r_reg[3]_i_246_n_1 ,\vga_r_reg[3]_i_246_n_2 ,\vga_r_reg[3]_i_246_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_677_n_0 ,\vga_r[3]_i_678_n_0 ,\vga_r[3]_i_679_n_0 ,\vga_r[3]_i_680_n_0 }),
        .O(dot_on237_out[23:20]),
        .S({\vga_r[3]_i_681_n_0 ,\vga_r[3]_i_682_n_0 ,\vga_r[3]_i_683_n_0 ,\vga_r[3]_i_684_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_255 
       (.CI(\vga_r_reg[3]_i_65_n_0 ),
        .CO({\vga_r_reg[3]_i_255_n_0 ,\vga_r_reg[3]_i_255_n_1 ,\vga_r_reg[3]_i_255_n_2 ,\vga_r_reg[3]_i_255_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__33_n_94,dot_on3__33_n_95,dot_on3__33_n_96,dot_on3__33_n_97}),
        .O(dot_on221_out[11:8]),
        .S({\vga_r[3]_i_685_n_0 ,\vga_r[3]_i_686_n_0 ,\vga_r[3]_i_687_n_0 ,\vga_r[3]_i_688_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_256 
       (.CI(\vga_r_reg[3]_i_689_n_0 ),
        .CO({\vga_r_reg[3]_i_256_n_0 ,\vga_r_reg[3]_i_256_n_1 ,\vga_r_reg[3]_i_256_n_2 ,\vga_r_reg[3]_i_256_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_690_n_0 ,\vga_r[3]_i_691_n_0 ,\vga_r[3]_i_692_n_0 ,\vga_r[3]_i_693_n_0 }),
        .O(dot_on221_out[27:24]),
        .S({\vga_r[3]_i_694_n_0 ,\vga_r[3]_i_695_n_0 ,\vga_r[3]_i_696_n_0 ,\vga_r[3]_i_697_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_261 
       (.CI(\vga_r_reg[3]_i_698_n_0 ),
        .CO({\vga_r_reg[3]_i_261_n_0 ,\vga_r_reg[3]_i_261_n_1 ,\vga_r_reg[3]_i_261_n_2 ,\vga_r_reg[3]_i_261_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_699_n_0 ,\vga_r[3]_i_700_n_0 ,\vga_r_reg[3]_i_701_n_6 ,\vga_r_reg[3]_i_701_n_7 }),
        .O(dot_on221_out[19:16]),
        .S({\vga_r[3]_i_702_n_0 ,\vga_r[3]_i_703_n_0 ,\vga_r[3]_i_704_n_0 ,\vga_r[3]_i_705_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_262 
       (.CI(\vga_r_reg[3]_i_256_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_262_CO_UNCONNECTED [3],\vga_r_reg[3]_i_262_n_1 ,\vga_r_reg[3]_i_262_n_2 ,\vga_r_reg[3]_i_262_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\vga_r[3]_i_706_n_0 ,\vga_r[3]_i_707_n_0 ,\vga_r[3]_i_708_n_0 }),
        .O(dot_on221_out[31:28]),
        .S({\vga_r[3]_i_709_n_0 ,\vga_r[3]_i_710_n_0 ,\vga_r[3]_i_711_n_0 ,\vga_r[3]_i_712_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_271 
       (.CI(\vga_r_reg[3]_i_713_n_0 ),
        .CO({\vga_r_reg[3]_i_271_n_0 ,\vga_r_reg[3]_i_271_n_1 ,\vga_r_reg[3]_i_271_n_2 ,\vga_r_reg[3]_i_271_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_714_n_0 ,\vga_r[3]_i_715_n_0 ,\vga_r[3]_i_716_n_0 ,\vga_r[3]_i_717_n_0 }),
        .O(dot_on25_out[27:24]),
        .S({\vga_r[3]_i_718_n_0 ,\vga_r[3]_i_719_n_0 ,\vga_r[3]_i_720_n_0 ,\vga_r[3]_i_721_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_272 
       (.CI(\vga_r_reg[3]_i_278_n_0 ),
        .CO({\vga_r_reg[3]_i_272_n_0 ,\vga_r_reg[3]_i_272_n_1 ,\vga_r_reg[3]_i_272_n_2 ,\vga_r_reg[3]_i_272_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_722_n_0 ,\vga_r[3]_i_723_n_0 ,\vga_r_reg[3]_i_724_n_6 ,\vga_r_reg[3]_i_724_n_7 }),
        .O(dot_on25_out[19:16]),
        .S({\vga_r[3]_i_725_n_0 ,\vga_r[3]_i_726_n_0 ,\vga_r[3]_i_727_n_0 ,\vga_r[3]_i_728_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_273 
       (.CI(\vga_r_reg[3]_i_271_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_273_CO_UNCONNECTED [3],\vga_r_reg[3]_i_273_n_1 ,\vga_r_reg[3]_i_273_n_2 ,\vga_r_reg[3]_i_273_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\vga_r[3]_i_729_n_0 ,\vga_r[3]_i_730_n_0 ,\vga_r[3]_i_731_n_0 }),
        .O(dot_on25_out[31:28]),
        .S({\vga_r[3]_i_732_n_0 ,\vga_r[3]_i_733_n_0 ,\vga_r[3]_i_734_n_0 ,\vga_r[3]_i_735_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_278 
       (.CI(\vga_r_reg[3]_i_736_n_0 ),
        .CO({\vga_r_reg[3]_i_278_n_0 ,\vga_r_reg[3]_i_278_n_1 ,\vga_r_reg[3]_i_278_n_2 ,\vga_r_reg[3]_i_278_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__9_n_90,dot_on3__9_n_91,dot_on3__9_n_92,dot_on3__9_n_93}),
        .O(dot_on25_out[15:12]),
        .S({\vga_r[3]_i_737_n_0 ,\vga_r[3]_i_738_n_0 ,\vga_r[3]_i_739_n_0 ,\vga_r[3]_i_740_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_287 
       (.CI(\vga_r_reg[3]_i_288_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_287_CO_UNCONNECTED [3],\vga_r_reg[3]_i_287_n_1 ,\vga_r_reg[3]_i_287_n_2 ,\vga_r_reg[3]_i_287_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\vga_r[3]_i_741_n_0 ,\vga_r[3]_i_742_n_0 ,\vga_r[3]_i_743_n_0 }),
        .O(dot_on225_out[31:28]),
        .S({\vga_r[3]_i_744_n_0 ,\vga_r[3]_i_745_n_0 ,\vga_r[3]_i_746_n_0 ,\vga_r[3]_i_747_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_288 
       (.CI(\vga_r_reg[3]_i_295_n_0 ),
        .CO({\vga_r_reg[3]_i_288_n_0 ,\vga_r_reg[3]_i_288_n_1 ,\vga_r_reg[3]_i_288_n_2 ,\vga_r_reg[3]_i_288_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_748_n_0 ,\vga_r[3]_i_749_n_0 ,\vga_r[3]_i_750_n_0 ,\vga_r[3]_i_751_n_0 }),
        .O(dot_on225_out[27:24]),
        .S({\vga_r[3]_i_752_n_0 ,\vga_r[3]_i_753_n_0 ,\vga_r[3]_i_754_n_0 ,\vga_r[3]_i_755_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_289 
       (.CI(\vga_r_reg[3]_i_290_n_0 ),
        .CO({\vga_r_reg[3]_i_289_n_0 ,\vga_r_reg[3]_i_289_n_1 ,\vga_r_reg[3]_i_289_n_2 ,\vga_r_reg[3]_i_289_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__39_n_90,dot_on3__39_n_91,dot_on3__39_n_92,dot_on3__39_n_93}),
        .O(dot_on225_out[15:12]),
        .S({\vga_r[3]_i_756_n_0 ,\vga_r[3]_i_757_n_0 ,\vga_r[3]_i_758_n_0 ,\vga_r[3]_i_759_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_29 
       (.CI(\vga_r_reg[3]_i_30_n_0 ),
        .CO({\vga_r_reg[3]_i_29_n_0 ,\vga_r_reg[3]_i_29_n_1 ,\vga_r_reg[3]_i_29_n_2 ,\vga_r_reg[3]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__27_n_98,dot_on3__27_n_99,dot_on3__27_n_100,dot_on3__27_n_101}),
        .O(dot_on217_out[7:4]),
        .S({\vga_r[3]_i_115_n_0 ,\vga_r[3]_i_116_n_0 ,\vga_r[3]_i_117_n_0 ,\vga_r[3]_i_118_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_290 
       (.CI(\vga_r_reg[3]_i_73_n_0 ),
        .CO({\vga_r_reg[3]_i_290_n_0 ,\vga_r_reg[3]_i_290_n_1 ,\vga_r_reg[3]_i_290_n_2 ,\vga_r_reg[3]_i_290_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__39_n_94,dot_on3__39_n_95,dot_on3__39_n_96,dot_on3__39_n_97}),
        .O(dot_on225_out[11:8]),
        .S({\vga_r[3]_i_760_n_0 ,\vga_r[3]_i_761_n_0 ,\vga_r[3]_i_762_n_0 ,\vga_r[3]_i_763_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_295 
       (.CI(\vga_r_reg[3]_i_764_n_0 ),
        .CO({\vga_r_reg[3]_i_295_n_0 ,\vga_r_reg[3]_i_295_n_1 ,\vga_r_reg[3]_i_295_n_2 ,\vga_r_reg[3]_i_295_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_765_n_0 ,\vga_r[3]_i_766_n_0 ,\vga_r[3]_i_767_n_0 ,\vga_r[3]_i_768_n_0 }),
        .O(dot_on225_out[23:20]),
        .S({\vga_r[3]_i_769_n_0 ,\vga_r[3]_i_770_n_0 ,\vga_r[3]_i_771_n_0 ,\vga_r[3]_i_772_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_30 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_30_n_0 ,\vga_r_reg[3]_i_30_n_1 ,\vga_r_reg[3]_i_30_n_2 ,\vga_r_reg[3]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__27_n_102,dot_on3__27_n_103,dot_on3__27_n_104,dot_on3__27_n_105}),
        .O({dot_on217_out[3:2],\NLW_vga_r_reg[3]_i_30_O_UNCONNECTED [1:0]}),
        .S({\vga_r[3]_i_119_n_0 ,\vga_r[3]_i_120_n_0 ,\vga_r[3]_i_121_n_0 ,\vga_r[3]_i_122_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_304 
       (.CI(\vga_r_reg[3]_i_305_n_0 ),
        .CO({\vga_r_reg[3]_i_304_n_0 ,\vga_r_reg[3]_i_304_n_1 ,\vga_r_reg[3]_i_304_n_2 ,\vga_r_reg[3]_i_304_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__3_n_98,dot_on3__3_n_99,dot_on3__3_n_100,dot_on3__3_n_101}),
        .O(dot_on21_out[7:4]),
        .S({\vga_r[3]_i_773_n_0 ,\vga_r[3]_i_774_n_0 ,\vga_r[3]_i_775_n_0 ,\vga_r[3]_i_776_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_305 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_305_n_0 ,\vga_r_reg[3]_i_305_n_1 ,\vga_r_reg[3]_i_305_n_2 ,\vga_r_reg[3]_i_305_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__3_n_102,dot_on3__3_n_103,dot_on3__3_n_104,dot_on3__3_n_105}),
        .O({dot_on21_out[3:2],\NLW_vga_r_reg[3]_i_305_O_UNCONNECTED [1:0]}),
        .S({\vga_r[3]_i_777_n_0 ,\vga_r[3]_i_778_n_0 ,\vga_r[3]_i_779_n_0 ,\vga_r[3]_i_780_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_308 
       (.CI(\vga_r_reg[3]_i_781_n_0 ),
        .CO({\vga_r_reg[3]_i_308_n_0 ,\vga_r_reg[3]_i_308_n_1 ,\vga_r_reg[3]_i_308_n_2 ,\vga_r_reg[3]_i_308_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_782_n_0 ,\vga_r[3]_i_783_n_0 ,\vga_r[3]_i_784_n_0 ,\vga_r[3]_i_785_n_0 }),
        .O(dot_on21_out[23:20]),
        .S({\vga_r[3]_i_786_n_0 ,\vga_r[3]_i_787_n_0 ,\vga_r[3]_i_788_n_0 ,\vga_r[3]_i_789_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_309 
       (.CI(\vga_r_reg[3]_i_308_n_0 ),
        .CO({\vga_r_reg[3]_i_309_n_0 ,\vga_r_reg[3]_i_309_n_1 ,\vga_r_reg[3]_i_309_n_2 ,\vga_r_reg[3]_i_309_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_790_n_0 ,\vga_r[3]_i_791_n_0 ,\vga_r[3]_i_792_n_0 ,\vga_r[3]_i_793_n_0 }),
        .O(dot_on21_out[27:24]),
        .S({\vga_r[3]_i_794_n_0 ,\vga_r[3]_i_795_n_0 ,\vga_r[3]_i_796_n_0 ,\vga_r[3]_i_797_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_310 
       (.CI(\vga_r_reg[3]_i_312_n_0 ),
        .CO({\vga_r_reg[3]_i_310_n_0 ,\vga_r_reg[3]_i_310_n_1 ,\vga_r_reg[3]_i_310_n_2 ,\vga_r_reg[3]_i_310_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__3_n_90,dot_on3__3_n_91,dot_on3__3_n_92,dot_on3__3_n_93}),
        .O(dot_on21_out[15:12]),
        .S({\vga_r[3]_i_798_n_0 ,\vga_r[3]_i_799_n_0 ,\vga_r[3]_i_800_n_0 ,\vga_r[3]_i_801_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_311 
       (.CI(\vga_r_reg[3]_i_309_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_311_CO_UNCONNECTED [3],\vga_r_reg[3]_i_311_n_1 ,\vga_r_reg[3]_i_311_n_2 ,\vga_r_reg[3]_i_311_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\vga_r[3]_i_802_n_0 ,\vga_r[3]_i_803_n_0 ,\vga_r[3]_i_804_n_0 }),
        .O(dot_on21_out[31:28]),
        .S({\vga_r[3]_i_805_n_0 ,\vga_r[3]_i_806_n_0 ,\vga_r[3]_i_807_n_0 ,\vga_r[3]_i_808_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_312 
       (.CI(\vga_r_reg[3]_i_304_n_0 ),
        .CO({\vga_r_reg[3]_i_312_n_0 ,\vga_r_reg[3]_i_312_n_1 ,\vga_r_reg[3]_i_312_n_2 ,\vga_r_reg[3]_i_312_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__3_n_94,dot_on3__3_n_95,dot_on3__3_n_96,dot_on3__3_n_97}),
        .O(dot_on21_out[11:8]),
        .S({\vga_r[3]_i_809_n_0 ,\vga_r[3]_i_810_n_0 ,\vga_r[3]_i_811_n_0 ,\vga_r[3]_i_812_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_315 
       (.CI(\vga_r_reg[3]_i_316_n_0 ),
        .CO({\vga_r_reg[3]_i_315_n_0 ,\vga_r_reg[3]_i_315_n_1 ,\vga_r_reg[3]_i_315_n_2 ,\vga_r_reg[3]_i_315_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__54_n_98,dot_on3__54_n_99,dot_on3__54_n_100,dot_on3__54_n_101}),
        .O(dot_on235_out[7:4]),
        .S({\vga_r[3]_i_813_n_0 ,\vga_r[3]_i_814_n_0 ,\vga_r[3]_i_815_n_0 ,\vga_r[3]_i_816_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_316 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_316_n_0 ,\vga_r_reg[3]_i_316_n_1 ,\vga_r_reg[3]_i_316_n_2 ,\vga_r_reg[3]_i_316_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__54_n_102,dot_on3__54_n_103,dot_on3__54_n_104,dot_on3__54_n_105}),
        .O({dot_on235_out[3:2],\NLW_vga_r_reg[3]_i_316_O_UNCONNECTED [1:0]}),
        .S({\vga_r[3]_i_817_n_0 ,\vga_r[3]_i_818_n_0 ,\vga_r[3]_i_819_n_0 ,\vga_r[3]_i_820_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_319 
       (.CI(\vga_r_reg[3]_i_315_n_0 ),
        .CO({\vga_r_reg[3]_i_319_n_0 ,\vga_r_reg[3]_i_319_n_1 ,\vga_r_reg[3]_i_319_n_2 ,\vga_r_reg[3]_i_319_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__54_n_94,dot_on3__54_n_95,dot_on3__54_n_96,dot_on3__54_n_97}),
        .O(dot_on235_out[11:8]),
        .S({\vga_r[3]_i_823_n_0 ,\vga_r[3]_i_824_n_0 ,\vga_r[3]_i_825_n_0 ,\vga_r[3]_i_826_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_320 
       (.CI(\vga_r_reg[3]_i_821_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_320_CO_UNCONNECTED [3],\vga_r_reg[3]_i_320_n_1 ,\vga_r_reg[3]_i_320_n_2 ,\vga_r_reg[3]_i_320_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\vga_r[3]_i_827_n_0 ,\vga_r[3]_i_828_n_0 ,\vga_r[3]_i_829_n_0 }),
        .O(dot_on235_out[31:28]),
        .S({\vga_r[3]_i_830_n_0 ,\vga_r[3]_i_831_n_0 ,\vga_r[3]_i_832_n_0 ,\vga_r[3]_i_833_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_321 
       (.CI(\vga_r_reg[3]_i_319_n_0 ),
        .CO({\vga_r_reg[3]_i_321_n_0 ,\vga_r_reg[3]_i_321_n_1 ,\vga_r_reg[3]_i_321_n_2 ,\vga_r_reg[3]_i_321_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__54_n_90,dot_on3__54_n_91,dot_on3__54_n_92,dot_on3__54_n_93}),
        .O(dot_on235_out[15:12]),
        .S({\vga_r[3]_i_834_n_0 ,\vga_r[3]_i_835_n_0 ,\vga_r[3]_i_836_n_0 ,\vga_r[3]_i_837_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_322 
       (.CI(\vga_r_reg[3]_i_822_n_0 ),
        .CO({\vga_r_reg[3]_i_322_n_0 ,\vga_r_reg[3]_i_322_n_1 ,\vga_r_reg[3]_i_322_n_2 ,\vga_r_reg[3]_i_322_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_838_n_0 ,\vga_r[3]_i_839_n_0 ,\vga_r[3]_i_840_n_0 ,\vga_r[3]_i_841_n_0 }),
        .O(dot_on235_out[23:20]),
        .S({\vga_r[3]_i_842_n_0 ,\vga_r[3]_i_843_n_0 ,\vga_r[3]_i_844_n_0 ,\vga_r[3]_i_845_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_325 
       (.CI(\vga_r_reg[3]_i_326_n_0 ),
        .CO({\vga_r_reg[3]_i_325_n_0 ,\vga_r_reg[3]_i_325_n_1 ,\vga_r_reg[3]_i_325_n_2 ,\vga_r_reg[3]_i_325_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__21_n_98,dot_on3__21_n_99,dot_on3__21_n_100,dot_on3__21_n_101}),
        .O(dot_on213_out[7:4]),
        .S({\vga_r[3]_i_846_n_0 ,\vga_r[3]_i_847_n_0 ,\vga_r[3]_i_848_n_0 ,\vga_r[3]_i_849_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_326 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_326_n_0 ,\vga_r_reg[3]_i_326_n_1 ,\vga_r_reg[3]_i_326_n_2 ,\vga_r_reg[3]_i_326_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__21_n_102,dot_on3__21_n_103,dot_on3__21_n_104,dot_on3__21_n_105}),
        .O({dot_on213_out[3:2],\NLW_vga_r_reg[3]_i_326_O_UNCONNECTED [1:0]}),
        .S({\vga_r[3]_i_850_n_0 ,\vga_r[3]_i_851_n_0 ,\vga_r[3]_i_852_n_0 ,\vga_r[3]_i_853_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_329 
       (.CI(\vga_r_reg[3]_i_331_n_0 ),
        .CO({\vga_r_reg[3]_i_329_n_0 ,\vga_r_reg[3]_i_329_n_1 ,\vga_r_reg[3]_i_329_n_2 ,\vga_r_reg[3]_i_329_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_856_n_0 ,\vga_r[3]_i_857_n_0 ,\vga_r[3]_i_858_n_0 ,\vga_r[3]_i_859_n_0 }),
        .O(dot_on213_out[27:24]),
        .S({\vga_r[3]_i_860_n_0 ,\vga_r[3]_i_861_n_0 ,\vga_r[3]_i_862_n_0 ,\vga_r[3]_i_863_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_33 
       (.CI(\vga_r_reg[3]_i_34_n_0 ),
        .CO({\vga_r_reg[3]_i_33_n_0 ,\vga_r_reg[3]_i_33_n_1 ,\vga_r_reg[3]_i_33_n_2 ,\vga_r_reg[3]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__45_n_98,dot_on3__45_n_99,dot_on3__45_n_100,dot_on3__45_n_101}),
        .O(dot_on229_out[7:4]),
        .S({\vga_r[3]_i_131_n_0 ,\vga_r[3]_i_132_n_0 ,\vga_r[3]_i_133_n_0 ,\vga_r[3]_i_134_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_330 
       (.CI(\vga_r_reg[3]_i_329_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_330_CO_UNCONNECTED [3],\vga_r_reg[3]_i_330_n_1 ,\vga_r_reg[3]_i_330_n_2 ,\vga_r_reg[3]_i_330_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\vga_r[3]_i_864_n_0 ,\vga_r[3]_i_865_n_0 ,\vga_r[3]_i_866_n_0 }),
        .O(dot_on213_out[31:28]),
        .S({\vga_r[3]_i_867_n_0 ,\vga_r[3]_i_868_n_0 ,\vga_r[3]_i_869_n_0 ,\vga_r[3]_i_870_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_331 
       (.CI(\vga_r_reg[3]_i_855_n_0 ),
        .CO({\vga_r_reg[3]_i_331_n_0 ,\vga_r_reg[3]_i_331_n_1 ,\vga_r_reg[3]_i_331_n_2 ,\vga_r_reg[3]_i_331_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_871_n_0 ,\vga_r[3]_i_872_n_0 ,\vga_r[3]_i_873_n_0 ,\vga_r[3]_i_874_n_0 }),
        .O(dot_on213_out[23:20]),
        .S({\vga_r[3]_i_875_n_0 ,\vga_r[3]_i_876_n_0 ,\vga_r[3]_i_877_n_0 ,\vga_r[3]_i_878_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_332 
       (.CI(\vga_r_reg[3]_i_854_n_0 ),
        .CO({\vga_r_reg[3]_i_332_n_0 ,\vga_r_reg[3]_i_332_n_1 ,\vga_r_reg[3]_i_332_n_2 ,\vga_r_reg[3]_i_332_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__21_n_90,dot_on3__21_n_91,dot_on3__21_n_92,dot_on3__21_n_93}),
        .O(dot_on213_out[15:12]),
        .S({\vga_r[3]_i_879_n_0 ,\vga_r[3]_i_880_n_0 ,\vga_r[3]_i_881_n_0 ,\vga_r[3]_i_882_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_335 
       (.CI(\vga_r_reg[3]_i_336_n_0 ),
        .CO({\vga_r_reg[3]_i_335_n_0 ,\vga_r_reg[3]_i_335_n_1 ,\vga_r_reg[3]_i_335_n_2 ,\vga_r_reg[3]_i_335_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__48_n_98,dot_on3__48_n_99,dot_on3__48_n_100,dot_on3__48_n_101}),
        .O(dot_on231_out[7:4]),
        .S({\vga_r[3]_i_883_n_0 ,\vga_r[3]_i_884_n_0 ,\vga_r[3]_i_885_n_0 ,\vga_r[3]_i_886_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_336 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_336_n_0 ,\vga_r_reg[3]_i_336_n_1 ,\vga_r_reg[3]_i_336_n_2 ,\vga_r_reg[3]_i_336_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__48_n_102,dot_on3__48_n_103,dot_on3__48_n_104,dot_on3__48_n_105}),
        .O({dot_on231_out[3:2],\NLW_vga_r_reg[3]_i_336_O_UNCONNECTED [1:0]}),
        .S({\vga_r[3]_i_887_n_0 ,\vga_r[3]_i_888_n_0 ,\vga_r[3]_i_889_n_0 ,\vga_r[3]_i_890_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_339 
       (.CI(\vga_r_reg[3]_i_335_n_0 ),
        .CO({\vga_r_reg[3]_i_339_n_0 ,\vga_r_reg[3]_i_339_n_1 ,\vga_r_reg[3]_i_339_n_2 ,\vga_r_reg[3]_i_339_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__48_n_94,dot_on3__48_n_95,dot_on3__48_n_96,dot_on3__48_n_97}),
        .O(dot_on231_out[11:8]),
        .S({\vga_r[3]_i_892_n_0 ,\vga_r[3]_i_893_n_0 ,\vga_r[3]_i_894_n_0 ,\vga_r[3]_i_895_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_34 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_34_n_0 ,\vga_r_reg[3]_i_34_n_1 ,\vga_r_reg[3]_i_34_n_2 ,\vga_r_reg[3]_i_34_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__45_n_102,dot_on3__45_n_103,dot_on3__45_n_104,dot_on3__45_n_105}),
        .O({dot_on229_out[3:2],\NLW_vga_r_reg[3]_i_34_O_UNCONNECTED [1:0]}),
        .S({\vga_r[3]_i_135_n_0 ,\vga_r[3]_i_136_n_0 ,\vga_r[3]_i_137_n_0 ,\vga_r[3]_i_138_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_340 
       (.CI(\vga_r_reg[3]_i_343_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_340_CO_UNCONNECTED [3],\vga_r_reg[3]_i_340_n_1 ,\vga_r_reg[3]_i_340_n_2 ,\vga_r_reg[3]_i_340_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\vga_r[3]_i_896_n_0 ,\vga_r[3]_i_897_n_0 ,\vga_r[3]_i_898_n_0 }),
        .O(dot_on231_out[31:28]),
        .S({\vga_r[3]_i_899_n_0 ,\vga_r[3]_i_900_n_0 ,\vga_r[3]_i_901_n_0 ,\vga_r[3]_i_902_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_341 
       (.CI(\vga_r_reg[3]_i_339_n_0 ),
        .CO({\vga_r_reg[3]_i_341_n_0 ,\vga_r_reg[3]_i_341_n_1 ,\vga_r_reg[3]_i_341_n_2 ,\vga_r_reg[3]_i_341_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__48_n_90,dot_on3__48_n_91,dot_on3__48_n_92,dot_on3__48_n_93}),
        .O(dot_on231_out[15:12]),
        .S({\vga_r[3]_i_903_n_0 ,\vga_r[3]_i_904_n_0 ,\vga_r[3]_i_905_n_0 ,\vga_r[3]_i_906_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_342 
       (.CI(\vga_r_reg[3]_i_341_n_0 ),
        .CO({\vga_r_reg[3]_i_342_n_0 ,\vga_r_reg[3]_i_342_n_1 ,\vga_r_reg[3]_i_342_n_2 ,\vga_r_reg[3]_i_342_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_907_n_0 ,\vga_r[3]_i_908_n_0 ,\vga_r_reg[3]_i_909_n_6 ,\vga_r_reg[3]_i_909_n_7 }),
        .O(dot_on231_out[19:16]),
        .S({\vga_r[3]_i_910_n_0 ,\vga_r[3]_i_911_n_0 ,\vga_r[3]_i_912_n_0 ,\vga_r[3]_i_913_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_343 
       (.CI(\vga_r_reg[3]_i_891_n_0 ),
        .CO({\vga_r_reg[3]_i_343_n_0 ,\vga_r_reg[3]_i_343_n_1 ,\vga_r_reg[3]_i_343_n_2 ,\vga_r_reg[3]_i_343_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_914_n_0 ,\vga_r[3]_i_915_n_0 ,\vga_r[3]_i_916_n_0 ,\vga_r[3]_i_917_n_0 }),
        .O(dot_on231_out[27:24]),
        .S({\vga_r[3]_i_918_n_0 ,\vga_r[3]_i_919_n_0 ,\vga_r[3]_i_920_n_0 ,\vga_r[3]_i_921_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_346 
       (.CI(\vga_r_reg[3]_i_348_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_346_CO_UNCONNECTED [3],\vga_r_reg[3]_i_346_n_1 ,\vga_r_reg[3]_i_346_n_2 ,\vga_r_reg[3]_i_346_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\vga_r[3]_i_922_n_0 ,\vga_r[3]_i_923_n_0 ,\vga_r[3]_i_924_n_0 }),
        .O(dot_on215_out[31:28]),
        .S({\vga_r[3]_i_925_n_0 ,\vga_r[3]_i_926_n_0 ,\vga_r[3]_i_927_n_0 ,\vga_r[3]_i_928_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_347 
       (.CI(\vga_r_reg[3]_i_929_n_0 ),
        .CO({\vga_r_reg[3]_i_347_n_0 ,\vga_r_reg[3]_i_347_n_1 ,\vga_r_reg[3]_i_347_n_2 ,\vga_r_reg[3]_i_347_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_930_n_0 ,\vga_r[3]_i_931_n_0 ,\vga_r_reg[3]_i_932_n_6 ,\vga_r_reg[3]_i_932_n_7 }),
        .O(dot_on215_out[19:16]),
        .S({\vga_r[3]_i_933_n_0 ,\vga_r[3]_i_934_n_0 ,\vga_r[3]_i_935_n_0 ,\vga_r[3]_i_936_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_348 
       (.CI(\vga_r_reg[3]_i_354_n_0 ),
        .CO({\vga_r_reg[3]_i_348_n_0 ,\vga_r_reg[3]_i_348_n_1 ,\vga_r_reg[3]_i_348_n_2 ,\vga_r_reg[3]_i_348_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_937_n_0 ,\vga_r[3]_i_938_n_0 ,\vga_r[3]_i_939_n_0 ,\vga_r[3]_i_940_n_0 }),
        .O(dot_on215_out[27:24]),
        .S({\vga_r[3]_i_941_n_0 ,\vga_r[3]_i_942_n_0 ,\vga_r[3]_i_943_n_0 ,\vga_r[3]_i_944_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_353 
       (.CI(\vga_r_reg[3]_i_89_n_0 ),
        .CO({\vga_r_reg[3]_i_353_n_0 ,\vga_r_reg[3]_i_353_n_1 ,\vga_r_reg[3]_i_353_n_2 ,\vga_r_reg[3]_i_353_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__24_n_94,dot_on3__24_n_95,dot_on3__24_n_96,dot_on3__24_n_97}),
        .O(dot_on215_out[11:8]),
        .S({\vga_r[3]_i_945_n_0 ,\vga_r[3]_i_946_n_0 ,\vga_r[3]_i_947_n_0 ,\vga_r[3]_i_948_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_354 
       (.CI(\vga_r_reg[3]_i_347_n_0 ),
        .CO({\vga_r_reg[3]_i_354_n_0 ,\vga_r_reg[3]_i_354_n_1 ,\vga_r_reg[3]_i_354_n_2 ,\vga_r_reg[3]_i_354_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_949_n_0 ,\vga_r[3]_i_950_n_0 ,\vga_r[3]_i_951_n_0 ,\vga_r[3]_i_952_n_0 }),
        .O(dot_on215_out[23:20]),
        .S({\vga_r[3]_i_953_n_0 ,\vga_r[3]_i_954_n_0 ,\vga_r[3]_i_955_n_0 ,\vga_r[3]_i_956_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_363 
       (.CI(\vga_r_reg[3]_i_370_n_0 ),
        .CO({\vga_r_reg[3]_i_363_n_0 ,\vga_r_reg[3]_i_363_n_1 ,\vga_r_reg[3]_i_363_n_2 ,\vga_r_reg[3]_i_363_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_957_n_0 ,\vga_r[3]_i_958_n_0 ,\vga_r[3]_i_959_n_0 ,\vga_r[3]_i_960_n_0 }),
        .O(dot_on29_out[23:20]),
        .S({\vga_r[3]_i_961_n_0 ,\vga_r[3]_i_962_n_0 ,\vga_r[3]_i_963_n_0 ,\vga_r[3]_i_964_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_364 
       (.CI(\vga_r_reg[3]_i_93_n_0 ),
        .CO({\vga_r_reg[3]_i_364_n_0 ,\vga_r_reg[3]_i_364_n_1 ,\vga_r_reg[3]_i_364_n_2 ,\vga_r_reg[3]_i_364_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__15_n_94,dot_on3__15_n_95,dot_on3__15_n_96,dot_on3__15_n_97}),
        .O(dot_on29_out[11:8]),
        .S({\vga_r[3]_i_965_n_0 ,\vga_r[3]_i_966_n_0 ,\vga_r[3]_i_967_n_0 ,\vga_r[3]_i_968_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_365 
       (.CI(\vga_r_reg[3]_i_363_n_0 ),
        .CO({\vga_r_reg[3]_i_365_n_0 ,\vga_r_reg[3]_i_365_n_1 ,\vga_r_reg[3]_i_365_n_2 ,\vga_r_reg[3]_i_365_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_969_n_0 ,\vga_r[3]_i_970_n_0 ,\vga_r[3]_i_971_n_0 ,\vga_r[3]_i_972_n_0 }),
        .O(dot_on29_out[27:24]),
        .S({\vga_r[3]_i_973_n_0 ,\vga_r[3]_i_974_n_0 ,\vga_r[3]_i_975_n_0 ,\vga_r[3]_i_976_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_37 
       (.CI(\vga_r_reg[3]_i_38_n_0 ),
        .CO({\vga_r_reg[3]_i_37_n_0 ,\vga_r_reg[3]_i_37_n_1 ,\vga_r_reg[3]_i_37_n_2 ,\vga_r_reg[3]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__18_n_98,dot_on3__18_n_99,dot_on3__18_n_100,dot_on3__18_n_101}),
        .O(dot_on211_out[7:4]),
        .S({\vga_r[3]_i_148_n_0 ,\vga_r[3]_i_149_n_0 ,\vga_r[3]_i_150_n_0 ,\vga_r[3]_i_151_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_370 
       (.CI(\vga_r_reg[3]_i_978_n_0 ),
        .CO({\vga_r_reg[3]_i_370_n_0 ,\vga_r_reg[3]_i_370_n_1 ,\vga_r_reg[3]_i_370_n_2 ,\vga_r_reg[3]_i_370_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_979_n_0 ,\vga_r[3]_i_980_n_0 ,\vga_r_reg[3]_i_981_n_6 ,\vga_r_reg[3]_i_981_n_7 }),
        .O(dot_on29_out[19:16]),
        .S({\vga_r[3]_i_982_n_0 ,\vga_r[3]_i_983_n_0 ,\vga_r[3]_i_984_n_0 ,\vga_r[3]_i_985_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_379 
       (.CI(\vga_r_reg[3]_i_381_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_379_CO_UNCONNECTED [3],\vga_r_reg[3]_i_379_n_1 ,\vga_r_reg[3]_i_379_n_2 ,\vga_r_reg[3]_i_379_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\vga_r[3]_i_986_n_0 ,\vga_r[3]_i_987_n_0 ,\vga_r[3]_i_988_n_0 }),
        .O(dot_on223_out[31:28]),
        .S({\vga_r[3]_i_989_n_0 ,\vga_r[3]_i_990_n_0 ,\vga_r[3]_i_991_n_0 ,\vga_r[3]_i_992_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_38 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_38_n_0 ,\vga_r_reg[3]_i_38_n_1 ,\vga_r_reg[3]_i_38_n_2 ,\vga_r_reg[3]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__18_n_102,dot_on3__18_n_103,dot_on3__18_n_104,dot_on3__18_n_105}),
        .O({dot_on211_out[3:2],\NLW_vga_r_reg[3]_i_38_O_UNCONNECTED [1:0]}),
        .S({\vga_r[3]_i_152_n_0 ,\vga_r[3]_i_153_n_0 ,\vga_r[3]_i_154_n_0 ,\vga_r[3]_i_155_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_380 
       (.CI(\vga_r_reg[3]_i_993_n_0 ),
        .CO({\vga_r_reg[3]_i_380_n_0 ,\vga_r_reg[3]_i_380_n_1 ,\vga_r_reg[3]_i_380_n_2 ,\vga_r_reg[3]_i_380_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_994_n_0 ,\vga_r[3]_i_995_n_0 ,\vga_r_reg[3]_i_996_n_6 ,\vga_r_reg[3]_i_996_n_7 }),
        .O(dot_on223_out[19:16]),
        .S({\vga_r[3]_i_997_n_0 ,\vga_r[3]_i_998_n_0 ,\vga_r[3]_i_999_n_0 ,\vga_r[3]_i_1000_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_381 
       (.CI(\vga_r_reg[3]_i_387_n_0 ),
        .CO({\vga_r_reg[3]_i_381_n_0 ,\vga_r_reg[3]_i_381_n_1 ,\vga_r_reg[3]_i_381_n_2 ,\vga_r_reg[3]_i_381_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1001_n_0 ,\vga_r[3]_i_1002_n_0 ,\vga_r[3]_i_1003_n_0 ,\vga_r[3]_i_1004_n_0 }),
        .O(dot_on223_out[27:24]),
        .S({\vga_r[3]_i_1005_n_0 ,\vga_r[3]_i_1006_n_0 ,\vga_r[3]_i_1007_n_0 ,\vga_r[3]_i_1008_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_386 
       (.CI(\vga_r_reg[3]_i_97_n_0 ),
        .CO({\vga_r_reg[3]_i_386_n_0 ,\vga_r_reg[3]_i_386_n_1 ,\vga_r_reg[3]_i_386_n_2 ,\vga_r_reg[3]_i_386_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__36_n_94,dot_on3__36_n_95,dot_on3__36_n_96,dot_on3__36_n_97}),
        .O(dot_on223_out[11:8]),
        .S({\vga_r[3]_i_1009_n_0 ,\vga_r[3]_i_1010_n_0 ,\vga_r[3]_i_1011_n_0 ,\vga_r[3]_i_1012_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_387 
       (.CI(\vga_r_reg[3]_i_380_n_0 ),
        .CO({\vga_r_reg[3]_i_387_n_0 ,\vga_r_reg[3]_i_387_n_1 ,\vga_r_reg[3]_i_387_n_2 ,\vga_r_reg[3]_i_387_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1013_n_0 ,\vga_r[3]_i_1014_n_0 ,\vga_r[3]_i_1015_n_0 ,\vga_r[3]_i_1016_n_0 }),
        .O(dot_on223_out[23:20]),
        .S({\vga_r[3]_i_1017_n_0 ,\vga_r[3]_i_1018_n_0 ,\vga_r[3]_i_1019_n_0 ,\vga_r[3]_i_1020_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_396 
       (.CI(\vga_r_reg[3]_i_1021_n_0 ),
        .CO({\vga_r_reg[3]_i_396_n_0 ,\vga_r_reg[3]_i_396_n_1 ,\vga_r_reg[3]_i_396_n_2 ,\vga_r_reg[3]_i_396_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1022_n_0 ,\vga_r[3]_i_1023_n_0 ,\vga_r[3]_i_1024_n_0 ,\vga_r[3]_i_1025_n_0 }),
        .O(dot_on23_out[27:24]),
        .S({\vga_r[3]_i_1026_n_0 ,\vga_r[3]_i_1027_n_0 ,\vga_r[3]_i_1028_n_0 ,\vga_r[3]_i_1029_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_397 
       (.CI(\vga_r_reg[3]_i_404_n_0 ),
        .CO({\vga_r_reg[3]_i_397_n_0 ,\vga_r_reg[3]_i_397_n_1 ,\vga_r_reg[3]_i_397_n_2 ,\vga_r_reg[3]_i_397_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1030_n_0 ,\vga_r[3]_i_1031_n_0 ,\vga_r_reg[3]_i_1032_n_6 ,\vga_r_reg[3]_i_1032_n_7 }),
        .O(dot_on23_out[19:16]),
        .S({\vga_r[3]_i_1033_n_0 ,\vga_r[3]_i_1034_n_0 ,\vga_r[3]_i_1035_n_0 ,\vga_r[3]_i_1036_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_402 
       (.CI(\vga_r_reg[3]_i_396_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_402_CO_UNCONNECTED [3],\vga_r_reg[3]_i_402_n_1 ,\vga_r_reg[3]_i_402_n_2 ,\vga_r_reg[3]_i_402_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\vga_r[3]_i_1037_n_0 ,\vga_r[3]_i_1038_n_0 ,\vga_r[3]_i_1039_n_0 }),
        .O(dot_on23_out[31:28]),
        .S({\vga_r[3]_i_1040_n_0 ,\vga_r[3]_i_1041_n_0 ,\vga_r[3]_i_1042_n_0 ,\vga_r[3]_i_1043_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_403 
       (.CI(\vga_r_reg[3]_i_101_n_0 ),
        .CO({\vga_r_reg[3]_i_403_n_0 ,\vga_r_reg[3]_i_403_n_1 ,\vga_r_reg[3]_i_403_n_2 ,\vga_r_reg[3]_i_403_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__6_n_94,dot_on3__6_n_95,dot_on3__6_n_96,dot_on3__6_n_97}),
        .O(dot_on23_out[11:8]),
        .S({\vga_r[3]_i_1044_n_0 ,\vga_r[3]_i_1045_n_0 ,\vga_r[3]_i_1046_n_0 ,\vga_r[3]_i_1047_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_404 
       (.CI(\vga_r_reg[3]_i_403_n_0 ),
        .CO({\vga_r_reg[3]_i_404_n_0 ,\vga_r_reg[3]_i_404_n_1 ,\vga_r_reg[3]_i_404_n_2 ,\vga_r_reg[3]_i_404_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__6_n_90,dot_on3__6_n_91,dot_on3__6_n_92,dot_on3__6_n_93}),
        .O(dot_on23_out[15:12]),
        .S({\vga_r[3]_i_1048_n_0 ,\vga_r[3]_i_1049_n_0 ,\vga_r[3]_i_1050_n_0 ,\vga_r[3]_i_1051_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_41 
       (.CI(\vga_r_reg[3]_i_42_n_0 ),
        .CO({\vga_r_reg[3]_i_41_n_0 ,\vga_r_reg[3]_i_41_n_1 ,\vga_r_reg[3]_i_41_n_2 ,\vga_r_reg[3]_i_41_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__30_n_98,dot_on3__30_n_99,dot_on3__30_n_100,dot_on3__30_n_101}),
        .O(dot_on219_out[7:4]),
        .S({\vga_r[3]_i_164_n_0 ,\vga_r[3]_i_165_n_0 ,\vga_r[3]_i_166_n_0 ,\vga_r[3]_i_167_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \vga_r_reg[3]_i_413 
       (.CI(\vga_r_reg[3]_i_1052_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_413_CO_UNCONNECTED [3:2],in_mouth0,\vga_r_reg[3]_i_413_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,in_mouth1,\vga_r[3]_i_1054_n_0 }),
        .O(\NLW_vga_r_reg[3]_i_413_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\vga_r[3]_i_1055_n_0 ,\vga_r[3]_i_1056_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_42 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_42_n_0 ,\vga_r_reg[3]_i_42_n_1 ,\vga_r_reg[3]_i_42_n_2 ,\vga_r_reg[3]_i_42_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__30_n_102,dot_on3__30_n_103,dot_on3__30_n_104,dot_on3__30_n_105}),
        .O({dot_on219_out[3:2],\NLW_vga_r_reg[3]_i_42_O_UNCONNECTED [1:0]}),
        .S({\vga_r[3]_i_168_n_0 ,\vga_r[3]_i_169_n_0 ,\vga_r[3]_i_170_n_0 ,\vga_r[3]_i_171_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_434 
       (.CI(\vga_r_reg[3]_i_109_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_434_CO_UNCONNECTED [3],\vga_r_reg[3]_i_434_n_1 ,\vga_r_reg[3]_i_434_n_2 ,\vga_r_reg[3]_i_434_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\vga_r[3]_i_1059_n_0 ,\vga_r[3]_i_1060_n_0 ,\vga_r[3]_i_1061_n_0 }),
        .O(dot_on217_out[31:28]),
        .S({\vga_r[3]_i_1062_n_0 ,\vga_r[3]_i_1063_n_0 ,\vga_r[3]_i_1064_n_0 ,\vga_r[3]_i_1065_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_435 
       (.CI(\vga_r_reg[3]_i_108_n_0 ),
        .CO({\vga_r_reg[3]_i_435_n_0 ,\vga_r_reg[3]_i_435_n_1 ,\vga_r_reg[3]_i_435_n_2 ,\vga_r_reg[3]_i_435_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__27_n_90,dot_on3__27_n_91,dot_on3__27_n_92,dot_on3__27_n_93}),
        .O(dot_on217_out[15:12]),
        .S({\vga_r[3]_i_1066_n_0 ,\vga_r[3]_i_1067_n_0 ,\vga_r[3]_i_1068_n_0 ,\vga_r[3]_i_1069_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_438 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_438_n_0 ,\vga_r_reg[3]_i_438_n_1 ,\vga_r_reg[3]_i_438_n_2 ,\vga_r_reg[3]_i_438_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__28_n_103,dot_on3__28_n_104,dot_on3__28_n_105,1'b0}),
        .O({\vga_r_reg[3]_i_438_n_4 ,\vga_r_reg[3]_i_438_n_5 ,\vga_r_reg[3]_i_438_n_6 ,\vga_r_reg[3]_i_438_n_7 }),
        .S({\vga_r[3]_i_1070_n_0 ,\vga_r[3]_i_1071_n_0 ,\vga_r[3]_i_1072_n_0 ,dot_on3__27_n_89}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_443 
       (.CI(\vga_r_reg[3]_i_124_n_0 ),
        .CO({\vga_r_reg[3]_i_443_n_0 ,\vga_r_reg[3]_i_443_n_1 ,\vga_r_reg[3]_i_443_n_2 ,\vga_r_reg[3]_i_443_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1073_n_0 ,\vga_r[3]_i_1074_n_0 ,\vga_r[3]_i_1075_n_0 ,\vga_r[3]_i_1076_n_0 }),
        .O(dot_on229_out[23:20]),
        .S({\vga_r[3]_i_1077_n_0 ,\vga_r[3]_i_1078_n_0 ,\vga_r[3]_i_1079_n_0 ,\vga_r[3]_i_1080_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_45 
       (.CI(\vga_r_reg[3]_i_46_n_0 ),
        .CO({\vga_r_reg[3]_i_45_n_0 ,\vga_r_reg[3]_i_45_n_1 ,\vga_r_reg[3]_i_45_n_2 ,\vga_r_reg[3]_i_45_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__51_n_98,dot_on3__51_n_99,dot_on3__51_n_100,dot_on3__51_n_101}),
        .O(dot_on233_out[7:4]),
        .S({\vga_r[3]_i_180_n_0 ,\vga_r[3]_i_181_n_0 ,\vga_r[3]_i_182_n_0 ,\vga_r[3]_i_183_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_454 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_454_n_0 ,\vga_r_reg[3]_i_454_n_1 ,\vga_r_reg[3]_i_454_n_2 ,\vga_r_reg[3]_i_454_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__46_n_103,dot_on3__46_n_104,dot_on3__46_n_105,1'b0}),
        .O({\vga_r_reg[3]_i_454_n_4 ,\vga_r_reg[3]_i_454_n_5 ,\vga_r_reg[3]_i_454_n_6 ,\vga_r_reg[3]_i_454_n_7 }),
        .S({\vga_r[3]_i_1083_n_0 ,\vga_r[3]_i_1084_n_0 ,\vga_r[3]_i_1085_n_0 ,dot_on3__45_n_89}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_46 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_46_n_0 ,\vga_r_reg[3]_i_46_n_1 ,\vga_r_reg[3]_i_46_n_2 ,\vga_r_reg[3]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__51_n_102,dot_on3__51_n_103,dot_on3__51_n_104,dot_on3__51_n_105}),
        .O({dot_on233_out[3:2],\NLW_vga_r_reg[3]_i_46_O_UNCONNECTED [1:0]}),
        .S({\vga_r[3]_i_184_n_0 ,\vga_r[3]_i_185_n_0 ,\vga_r[3]_i_186_n_0 ,\vga_r[3]_i_187_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_466 
       (.CI(\vga_r_reg[3]_i_33_n_0 ),
        .CO({\vga_r_reg[3]_i_466_n_0 ,\vga_r_reg[3]_i_466_n_1 ,\vga_r_reg[3]_i_466_n_2 ,\vga_r_reg[3]_i_466_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__45_n_94,dot_on3__45_n_95,dot_on3__45_n_96,dot_on3__45_n_97}),
        .O(dot_on229_out[11:8]),
        .S({\vga_r[3]_i_1087_n_0 ,\vga_r[3]_i_1088_n_0 ,\vga_r[3]_i_1089_n_0 ,\vga_r[3]_i_1090_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_471 
       (.CI(\vga_r_reg[3]_i_140_n_0 ),
        .CO({\vga_r_reg[3]_i_471_n_0 ,\vga_r_reg[3]_i_471_n_1 ,\vga_r_reg[3]_i_471_n_2 ,\vga_r_reg[3]_i_471_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1091_n_0 ,\vga_r[3]_i_1092_n_0 ,\vga_r[3]_i_1093_n_0 ,\vga_r[3]_i_1094_n_0 }),
        .O(dot_on211_out[23:20]),
        .S({\vga_r[3]_i_1095_n_0 ,\vga_r[3]_i_1096_n_0 ,\vga_r[3]_i_1097_n_0 ,\vga_r[3]_i_1098_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_482 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_482_n_0 ,\vga_r_reg[3]_i_482_n_1 ,\vga_r_reg[3]_i_482_n_2 ,\vga_r_reg[3]_i_482_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__19_n_103,dot_on3__19_n_104,dot_on3__19_n_105,1'b0}),
        .O({\vga_r_reg[3]_i_482_n_4 ,\vga_r_reg[3]_i_482_n_5 ,\vga_r_reg[3]_i_482_n_6 ,\vga_r_reg[3]_i_482_n_7 }),
        .S({\vga_r[3]_i_1101_n_0 ,\vga_r[3]_i_1102_n_0 ,\vga_r[3]_i_1103_n_0 ,dot_on3__18_n_89}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_49 
       (.CI(\vga_r_reg[3]_i_50_n_0 ),
        .CO({\vga_r_reg[3]_i_49_n_0 ,\vga_r_reg[3]_i_49_n_1 ,\vga_r_reg[3]_i_49_n_2 ,\vga_r_reg[3]_i_49_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__12_n_98,dot_on3__12_n_99,dot_on3__12_n_100,dot_on3__12_n_101}),
        .O(dot_on27_out[7:4]),
        .S({\vga_r[3]_i_197_n_0 ,\vga_r[3]_i_198_n_0 ,\vga_r[3]_i_199_n_0 ,\vga_r[3]_i_200_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_50 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_50_n_0 ,\vga_r_reg[3]_i_50_n_1 ,\vga_r_reg[3]_i_50_n_2 ,\vga_r_reg[3]_i_50_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__12_n_102,dot_on3__12_n_103,dot_on3__12_n_104,dot_on3__12_n_105}),
        .O({dot_on27_out[3:2],\NLW_vga_r_reg[3]_i_50_O_UNCONNECTED [1:0]}),
        .S({\vga_r[3]_i_201_n_0 ,\vga_r[3]_i_202_n_0 ,\vga_r[3]_i_203_n_0 ,\vga_r[3]_i_204_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_502 
       (.CI(\vga_r_reg[3]_i_163_n_0 ),
        .CO({\vga_r_reg[3]_i_502_n_0 ,\vga_r_reg[3]_i_502_n_1 ,\vga_r_reg[3]_i_502_n_2 ,\vga_r_reg[3]_i_502_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1105_n_0 ,\vga_r[3]_i_1106_n_0 ,\vga_r_reg[3]_i_1107_n_6 ,\vga_r_reg[3]_i_1107_n_7 }),
        .O(dot_on219_out[19:16]),
        .S({\vga_r[3]_i_1108_n_0 ,\vga_r[3]_i_1109_n_0 ,\vga_r[3]_i_1110_n_0 ,\vga_r[3]_i_1111_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_511 
       (.CI(\vga_r_reg[3]_i_156_n_0 ),
        .CO({\vga_r_reg[3]_i_511_n_0 ,\vga_r_reg[3]_i_511_n_1 ,\vga_r_reg[3]_i_511_n_2 ,\vga_r_reg[3]_i_511_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1113_n_0 ,\vga_r[3]_i_1114_n_0 ,\vga_r[3]_i_1115_n_0 ,\vga_r[3]_i_1116_n_0 }),
        .O(dot_on219_out[27:24]),
        .S({\vga_r[3]_i_1117_n_0 ,\vga_r[3]_i_1118_n_0 ,\vga_r[3]_i_1119_n_0 ,\vga_r[3]_i_1120_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_53 
       (.CI(\vga_r_reg[3]_i_54_n_0 ),
        .CO({\vga_r_reg[3]_i_53_n_0 ,\vga_r_reg[3]_i_53_n_1 ,\vga_r_reg[3]_i_53_n_2 ,\vga_r_reg[3]_i_53_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on2__0_n_98,dot_on2__0_n_99,dot_on2__0_n_100,dot_on2__0_n_101}),
        .O(dot_on1[7:4]),
        .S({\vga_r[3]_i_213_n_0 ,\vga_r[3]_i_214_n_0 ,\vga_r[3]_i_215_n_0 ,\vga_r[3]_i_216_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_534 
       (.CI(\vga_r_reg[3]_i_179_n_0 ),
        .CO({\vga_r_reg[3]_i_534_n_0 ,\vga_r_reg[3]_i_534_n_1 ,\vga_r_reg[3]_i_534_n_2 ,\vga_r_reg[3]_i_534_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1125_n_0 ,\vga_r[3]_i_1126_n_0 ,\vga_r[3]_i_1127_n_0 ,\vga_r[3]_i_1128_n_0 }),
        .O(dot_on233_out[23:20]),
        .S({\vga_r[3]_i_1129_n_0 ,\vga_r[3]_i_1130_n_0 ,\vga_r[3]_i_1131_n_0 ,\vga_r[3]_i_1132_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_54 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_54_n_0 ,\vga_r_reg[3]_i_54_n_1 ,\vga_r_reg[3]_i_54_n_2 ,\vga_r_reg[3]_i_54_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on2__0_n_102,dot_on2__0_n_103,dot_on2__0_n_104,dot_on2__0_n_105}),
        .O({dot_on1[3:2],\NLW_vga_r_reg[3]_i_54_O_UNCONNECTED [1:0]}),
        .S({\vga_r[3]_i_217_n_0 ,\vga_r[3]_i_218_n_0 ,\vga_r[3]_i_219_n_0 ,\vga_r[3]_i_220_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_543 
       (.CI(\vga_r_reg[3]_i_178_n_0 ),
        .CO({\vga_r_reg[3]_i_543_n_0 ,\vga_r_reg[3]_i_543_n_1 ,\vga_r_reg[3]_i_543_n_2 ,\vga_r_reg[3]_i_543_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__51_n_90,dot_on3__51_n_91,dot_on3__51_n_92,dot_on3__51_n_93}),
        .O(dot_on233_out[15:12]),
        .S({\vga_r[3]_i_1134_n_0 ,\vga_r[3]_i_1135_n_0 ,\vga_r[3]_i_1136_n_0 ,\vga_r[3]_i_1137_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_550 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_550_n_0 ,\vga_r_reg[3]_i_550_n_1 ,\vga_r_reg[3]_i_550_n_2 ,\vga_r_reg[3]_i_550_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__52_n_103,dot_on3__52_n_104,dot_on3__52_n_105,1'b0}),
        .O({\vga_r_reg[3]_i_550_n_4 ,\vga_r_reg[3]_i_550_n_5 ,\vga_r_reg[3]_i_550_n_6 ,\vga_r_reg[3]_i_550_n_7 }),
        .S({\vga_r[3]_i_1138_n_0 ,\vga_r[3]_i_1139_n_0 ,\vga_r[3]_i_1140_n_0 ,dot_on3__51_n_89}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_57 
       (.CI(\vga_r_reg[3]_i_58_n_0 ),
        .CO({\vga_r_reg[3]_i_57_n_0 ,\vga_r_reg[3]_i_57_n_1 ,\vga_r_reg[3]_i_57_n_2 ,\vga_r_reg[3]_i_57_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__42_n_98,dot_on3__42_n_99,dot_on3__42_n_100,dot_on3__42_n_101}),
        .O(dot_on227_out[7:4]),
        .S({\vga_r[3]_i_230_n_0 ,\vga_r[3]_i_231_n_0 ,\vga_r[3]_i_232_n_0 ,\vga_r[3]_i_233_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_574 
       (.CI(\vga_r_reg[3]_i_189_n_0 ),
        .CO({\vga_r_reg[3]_i_574_n_0 ,\vga_r_reg[3]_i_574_n_1 ,\vga_r_reg[3]_i_574_n_2 ,\vga_r_reg[3]_i_574_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1144_n_0 ,\vga_r[3]_i_1145_n_0 ,\vga_r_reg[3]_i_1146_n_6 ,\vga_r_reg[3]_i_1146_n_7 }),
        .O(dot_on27_out[19:16]),
        .S({\vga_r[3]_i_1147_n_0 ,\vga_r[3]_i_1148_n_0 ,\vga_r[3]_i_1149_n_0 ,\vga_r[3]_i_1150_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_58 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_58_n_0 ,\vga_r_reg[3]_i_58_n_1 ,\vga_r_reg[3]_i_58_n_2 ,\vga_r_reg[3]_i_58_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__42_n_102,dot_on3__42_n_103,dot_on3__42_n_104,dot_on3__42_n_105}),
        .O({dot_on227_out[3:2],\NLW_vga_r_reg[3]_i_58_O_UNCONNECTED [1:0]}),
        .S({\vga_r[3]_i_234_n_0 ,\vga_r[3]_i_235_n_0 ,\vga_r[3]_i_236_n_0 ,\vga_r[3]_i_237_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_587 
       (.CI(\vga_r_reg[3]_i_206_n_0 ),
        .CO({\vga_r_reg[3]_i_587_n_0 ,\vga_r_reg[3]_i_587_n_1 ,\vga_r_reg[3]_i_587_n_2 ,\vga_r_reg[3]_i_587_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1151_n_0 ,\vga_r[3]_i_1152_n_0 ,\vga_r[3]_i_1153_n_0 ,\vga_r[3]_i_1154_n_0 }),
        .O(dot_on1[23:20]),
        .S({\vga_r[3]_i_1155_n_0 ,\vga_r[3]_i_1156_n_0 ,\vga_r[3]_i_1157_n_0 ,\vga_r[3]_i_1158_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_598 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_598_n_0 ,\vga_r_reg[3]_i_598_n_1 ,\vga_r_reg[3]_i_598_n_2 ,\vga_r_reg[3]_i_598_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on2__1_n_103,dot_on2__1_n_104,dot_on2__1_n_105,1'b0}),
        .O({\vga_r_reg[3]_i_598_n_4 ,\vga_r_reg[3]_i_598_n_5 ,\vga_r_reg[3]_i_598_n_6 ,\vga_r_reg[3]_i_598_n_7 }),
        .S({\vga_r[3]_i_1161_n_0 ,\vga_r[3]_i_1162_n_0 ,\vga_r[3]_i_1163_n_0 ,dot_on2__0_n_89}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_61 
       (.CI(\vga_r_reg[3]_i_62_n_0 ),
        .CO({\vga_r_reg[3]_i_61_n_0 ,\vga_r_reg[3]_i_61_n_1 ,\vga_r_reg[3]_i_61_n_2 ,\vga_r_reg[3]_i_61_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__57_n_98,dot_on3__57_n_99,dot_on3__57_n_100,dot_on3__57_n_101}),
        .O(dot_on237_out[7:4]),
        .S({\vga_r[3]_i_247_n_0 ,\vga_r[3]_i_248_n_0 ,\vga_r[3]_i_249_n_0 ,\vga_r[3]_i_250_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_610 
       (.CI(\vga_r_reg[3]_i_53_n_0 ),
        .CO({\vga_r_reg[3]_i_610_n_0 ,\vga_r_reg[3]_i_610_n_1 ,\vga_r_reg[3]_i_610_n_2 ,\vga_r_reg[3]_i_610_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on2__0_n_94,dot_on2__0_n_95,dot_on2__0_n_96,dot_on2__0_n_97}),
        .O(dot_on1[11:8]),
        .S({\vga_r[3]_i_1165_n_0 ,\vga_r[3]_i_1166_n_0 ,\vga_r[3]_i_1167_n_0 ,\vga_r[3]_i_1168_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_62 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_62_n_0 ,\vga_r_reg[3]_i_62_n_1 ,\vga_r_reg[3]_i_62_n_2 ,\vga_r_reg[3]_i_62_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__57_n_102,dot_on3__57_n_103,dot_on3__57_n_104,dot_on3__57_n_105}),
        .O({dot_on237_out[3:2],\NLW_vga_r_reg[3]_i_62_O_UNCONNECTED [1:0]}),
        .S({\vga_r[3]_i_251_n_0 ,\vga_r[3]_i_252_n_0 ,\vga_r[3]_i_253_n_0 ,\vga_r[3]_i_254_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_634 
       (.CI(\vga_r_reg[3]_i_222_n_0 ),
        .CO({\vga_r_reg[3]_i_634_n_0 ,\vga_r_reg[3]_i_634_n_1 ,\vga_r_reg[3]_i_634_n_2 ,\vga_r_reg[3]_i_634_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__42_n_90,dot_on3__42_n_91,dot_on3__42_n_92,dot_on3__42_n_93}),
        .O(dot_on227_out[15:12]),
        .S({\vga_r[3]_i_1172_n_0 ,\vga_r[3]_i_1173_n_0 ,\vga_r[3]_i_1174_n_0 ,\vga_r[3]_i_1175_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_637 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_637_n_0 ,\vga_r_reg[3]_i_637_n_1 ,\vga_r_reg[3]_i_637_n_2 ,\vga_r_reg[3]_i_637_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__43_n_103,dot_on3__43_n_104,dot_on3__43_n_105,1'b0}),
        .O({\vga_r_reg[3]_i_637_n_4 ,\vga_r_reg[3]_i_637_n_5 ,\vga_r_reg[3]_i_637_n_6 ,\vga_r_reg[3]_i_637_n_7 }),
        .S({\vga_r[3]_i_1176_n_0 ,\vga_r[3]_i_1177_n_0 ,\vga_r[3]_i_1178_n_0 ,dot_on3__42_n_89}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_65 
       (.CI(\vga_r_reg[3]_i_66_n_0 ),
        .CO({\vga_r_reg[3]_i_65_n_0 ,\vga_r_reg[3]_i_65_n_1 ,\vga_r_reg[3]_i_65_n_2 ,\vga_r_reg[3]_i_65_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__33_n_98,dot_on3__33_n_99,dot_on3__33_n_100,dot_on3__33_n_101}),
        .O(dot_on221_out[7:4]),
        .S({\vga_r[3]_i_263_n_0 ,\vga_r[3]_i_264_n_0 ,\vga_r[3]_i_265_n_0 ,\vga_r[3]_i_266_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_657 
       (.CI(\vga_r_reg[3]_i_245_n_0 ),
        .CO({\vga_r_reg[3]_i_657_n_0 ,\vga_r_reg[3]_i_657_n_1 ,\vga_r_reg[3]_i_657_n_2 ,\vga_r_reg[3]_i_657_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__57_n_90,dot_on3__57_n_91,dot_on3__57_n_92,dot_on3__57_n_93}),
        .O(dot_on237_out[15:12]),
        .S({\vga_r[3]_i_1181_n_0 ,\vga_r[3]_i_1182_n_0 ,\vga_r[3]_i_1183_n_0 ,\vga_r[3]_i_1184_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_66 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_66_n_0 ,\vga_r_reg[3]_i_66_n_1 ,\vga_r_reg[3]_i_66_n_2 ,\vga_r_reg[3]_i_66_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__33_n_102,dot_on3__33_n_103,dot_on3__33_n_104,dot_on3__33_n_105}),
        .O({dot_on221_out[3:2],\NLW_vga_r_reg[3]_i_66_O_UNCONNECTED [1:0]}),
        .S({\vga_r[3]_i_267_n_0 ,\vga_r[3]_i_268_n_0 ,\vga_r[3]_i_269_n_0 ,\vga_r[3]_i_270_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_660 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_660_n_0 ,\vga_r_reg[3]_i_660_n_1 ,\vga_r_reg[3]_i_660_n_2 ,\vga_r_reg[3]_i_660_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__58_n_103,dot_on3__58_n_104,dot_on3__58_n_105,1'b0}),
        .O({\vga_r_reg[3]_i_660_n_4 ,\vga_r_reg[3]_i_660_n_5 ,\vga_r_reg[3]_i_660_n_6 ,\vga_r_reg[3]_i_660_n_7 }),
        .S({\vga_r[3]_i_1185_n_0 ,\vga_r[3]_i_1186_n_0 ,\vga_r[3]_i_1187_n_0 ,dot_on3__57_n_89}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_689 
       (.CI(\vga_r_reg[3]_i_261_n_0 ),
        .CO({\vga_r_reg[3]_i_689_n_0 ,\vga_r_reg[3]_i_689_n_1 ,\vga_r_reg[3]_i_689_n_2 ,\vga_r_reg[3]_i_689_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1189_n_0 ,\vga_r[3]_i_1190_n_0 ,\vga_r[3]_i_1191_n_0 ,\vga_r[3]_i_1192_n_0 }),
        .O(dot_on221_out[23:20]),
        .S({\vga_r[3]_i_1193_n_0 ,\vga_r[3]_i_1194_n_0 ,\vga_r[3]_i_1195_n_0 ,\vga_r[3]_i_1196_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_69 
       (.CI(\vga_r_reg[3]_i_70_n_0 ),
        .CO({\vga_r_reg[3]_i_69_n_0 ,\vga_r_reg[3]_i_69_n_1 ,\vga_r_reg[3]_i_69_n_2 ,\vga_r_reg[3]_i_69_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__9_n_98,dot_on3__9_n_99,dot_on3__9_n_100,dot_on3__9_n_101}),
        .O(dot_on25_out[7:4]),
        .S({\vga_r[3]_i_279_n_0 ,\vga_r[3]_i_280_n_0 ,\vga_r[3]_i_281_n_0 ,\vga_r[3]_i_282_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_698 
       (.CI(\vga_r_reg[3]_i_255_n_0 ),
        .CO({\vga_r_reg[3]_i_698_n_0 ,\vga_r_reg[3]_i_698_n_1 ,\vga_r_reg[3]_i_698_n_2 ,\vga_r_reg[3]_i_698_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__33_n_90,dot_on3__33_n_91,dot_on3__33_n_92,dot_on3__33_n_93}),
        .O(dot_on221_out[15:12]),
        .S({\vga_r[3]_i_1199_n_0 ,\vga_r[3]_i_1200_n_0 ,\vga_r[3]_i_1201_n_0 ,\vga_r[3]_i_1202_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_70 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_70_n_0 ,\vga_r_reg[3]_i_70_n_1 ,\vga_r_reg[3]_i_70_n_2 ,\vga_r_reg[3]_i_70_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__9_n_102,dot_on3__9_n_103,dot_on3__9_n_104,dot_on3__9_n_105}),
        .O({dot_on25_out[3:2],\NLW_vga_r_reg[3]_i_70_O_UNCONNECTED [1:0]}),
        .S({\vga_r[3]_i_283_n_0 ,\vga_r[3]_i_284_n_0 ,\vga_r[3]_i_285_n_0 ,\vga_r[3]_i_286_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_701 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_701_n_0 ,\vga_r_reg[3]_i_701_n_1 ,\vga_r_reg[3]_i_701_n_2 ,\vga_r_reg[3]_i_701_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__34_n_103,dot_on3__34_n_104,dot_on3__34_n_105,1'b0}),
        .O({\vga_r_reg[3]_i_701_n_4 ,\vga_r_reg[3]_i_701_n_5 ,\vga_r_reg[3]_i_701_n_6 ,\vga_r_reg[3]_i_701_n_7 }),
        .S({\vga_r[3]_i_1203_n_0 ,\vga_r[3]_i_1204_n_0 ,\vga_r[3]_i_1205_n_0 ,dot_on3__33_n_89}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_713 
       (.CI(\vga_r_reg[3]_i_272_n_0 ),
        .CO({\vga_r_reg[3]_i_713_n_0 ,\vga_r_reg[3]_i_713_n_1 ,\vga_r_reg[3]_i_713_n_2 ,\vga_r_reg[3]_i_713_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1207_n_0 ,\vga_r[3]_i_1208_n_0 ,\vga_r[3]_i_1209_n_0 ,\vga_r[3]_i_1210_n_0 }),
        .O(dot_on25_out[23:20]),
        .S({\vga_r[3]_i_1211_n_0 ,\vga_r[3]_i_1212_n_0 ,\vga_r[3]_i_1213_n_0 ,\vga_r[3]_i_1214_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_724 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_724_n_0 ,\vga_r_reg[3]_i_724_n_1 ,\vga_r_reg[3]_i_724_n_2 ,\vga_r_reg[3]_i_724_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__10_n_103,dot_on3__10_n_104,dot_on3__10_n_105,1'b0}),
        .O({\vga_r_reg[3]_i_724_n_4 ,\vga_r_reg[3]_i_724_n_5 ,\vga_r_reg[3]_i_724_n_6 ,\vga_r_reg[3]_i_724_n_7 }),
        .S({\vga_r[3]_i_1217_n_0 ,\vga_r[3]_i_1218_n_0 ,\vga_r[3]_i_1219_n_0 ,dot_on3__9_n_89}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_73 
       (.CI(\vga_r_reg[3]_i_74_n_0 ),
        .CO({\vga_r_reg[3]_i_73_n_0 ,\vga_r_reg[3]_i_73_n_1 ,\vga_r_reg[3]_i_73_n_2 ,\vga_r_reg[3]_i_73_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__39_n_98,dot_on3__39_n_99,dot_on3__39_n_100,dot_on3__39_n_101}),
        .O(dot_on225_out[7:4]),
        .S({\vga_r[3]_i_296_n_0 ,\vga_r[3]_i_297_n_0 ,\vga_r[3]_i_298_n_0 ,\vga_r[3]_i_299_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_736 
       (.CI(\vga_r_reg[3]_i_69_n_0 ),
        .CO({\vga_r_reg[3]_i_736_n_0 ,\vga_r_reg[3]_i_736_n_1 ,\vga_r_reg[3]_i_736_n_2 ,\vga_r_reg[3]_i_736_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__9_n_94,dot_on3__9_n_95,dot_on3__9_n_96,dot_on3__9_n_97}),
        .O(dot_on25_out[11:8]),
        .S({\vga_r[3]_i_1221_n_0 ,\vga_r[3]_i_1222_n_0 ,\vga_r[3]_i_1223_n_0 ,\vga_r[3]_i_1224_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_74 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_74_n_0 ,\vga_r_reg[3]_i_74_n_1 ,\vga_r_reg[3]_i_74_n_2 ,\vga_r_reg[3]_i_74_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__39_n_102,dot_on3__39_n_103,dot_on3__39_n_104,dot_on3__39_n_105}),
        .O({dot_on225_out[3:2],\NLW_vga_r_reg[3]_i_74_O_UNCONNECTED [1:0]}),
        .S({\vga_r[3]_i_300_n_0 ,\vga_r[3]_i_301_n_0 ,\vga_r[3]_i_302_n_0 ,\vga_r[3]_i_303_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_764 
       (.CI(\vga_r_reg[3]_i_289_n_0 ),
        .CO({\vga_r_reg[3]_i_764_n_0 ,\vga_r_reg[3]_i_764_n_1 ,\vga_r_reg[3]_i_764_n_2 ,\vga_r_reg[3]_i_764_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1228_n_0 ,\vga_r[3]_i_1229_n_0 ,\vga_r_reg[3]_i_1230_n_6 ,\vga_r_reg[3]_i_1230_n_7 }),
        .O(dot_on225_out[19:16]),
        .S({\vga_r[3]_i_1231_n_0 ,\vga_r[3]_i_1232_n_0 ,\vga_r[3]_i_1233_n_0 ,\vga_r[3]_i_1234_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_781 
       (.CI(\vga_r_reg[3]_i_310_n_0 ),
        .CO({\vga_r_reg[3]_i_781_n_0 ,\vga_r_reg[3]_i_781_n_1 ,\vga_r_reg[3]_i_781_n_2 ,\vga_r_reg[3]_i_781_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1235_n_0 ,\vga_r[3]_i_1236_n_0 ,\vga_r_reg[3]_i_1237_n_6 ,\vga_r_reg[3]_i_1237_n_7 }),
        .O(dot_on21_out[19:16]),
        .S({\vga_r[3]_i_1238_n_0 ,\vga_r[3]_i_1239_n_0 ,\vga_r[3]_i_1240_n_0 ,\vga_r[3]_i_1241_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_821 
       (.CI(\vga_r_reg[3]_i_322_n_0 ),
        .CO({\vga_r_reg[3]_i_821_n_0 ,\vga_r_reg[3]_i_821_n_1 ,\vga_r_reg[3]_i_821_n_2 ,\vga_r_reg[3]_i_821_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1245_n_0 ,\vga_r[3]_i_1246_n_0 ,\vga_r[3]_i_1247_n_0 ,\vga_r[3]_i_1248_n_0 }),
        .O(dot_on235_out[27:24]),
        .S({\vga_r[3]_i_1249_n_0 ,\vga_r[3]_i_1250_n_0 ,\vga_r[3]_i_1251_n_0 ,\vga_r[3]_i_1252_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_822 
       (.CI(\vga_r_reg[3]_i_321_n_0 ),
        .CO({\vga_r_reg[3]_i_822_n_0 ,\vga_r_reg[3]_i_822_n_1 ,\vga_r_reg[3]_i_822_n_2 ,\vga_r_reg[3]_i_822_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1253_n_0 ,\vga_r[3]_i_1254_n_0 ,\vga_r_reg[3]_i_1255_n_6 ,\vga_r_reg[3]_i_1255_n_7 }),
        .O(dot_on235_out[19:16]),
        .S({\vga_r[3]_i_1256_n_0 ,\vga_r[3]_i_1257_n_0 ,\vga_r[3]_i_1258_n_0 ,\vga_r[3]_i_1259_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_854 
       (.CI(\vga_r_reg[3]_i_325_n_0 ),
        .CO({\vga_r_reg[3]_i_854_n_0 ,\vga_r_reg[3]_i_854_n_1 ,\vga_r_reg[3]_i_854_n_2 ,\vga_r_reg[3]_i_854_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__21_n_94,dot_on3__21_n_95,dot_on3__21_n_96,dot_on3__21_n_97}),
        .O(dot_on213_out[11:8]),
        .S({\vga_r[3]_i_1263_n_0 ,\vga_r[3]_i_1264_n_0 ,\vga_r[3]_i_1265_n_0 ,\vga_r[3]_i_1266_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_855 
       (.CI(\vga_r_reg[3]_i_332_n_0 ),
        .CO({\vga_r_reg[3]_i_855_n_0 ,\vga_r_reg[3]_i_855_n_1 ,\vga_r_reg[3]_i_855_n_2 ,\vga_r_reg[3]_i_855_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1267_n_0 ,\vga_r[3]_i_1268_n_0 ,\vga_r_reg[3]_i_1269_n_6 ,\vga_r_reg[3]_i_1269_n_7 }),
        .O(dot_on213_out[19:16]),
        .S({\vga_r[3]_i_1270_n_0 ,\vga_r[3]_i_1271_n_0 ,\vga_r[3]_i_1272_n_0 ,\vga_r[3]_i_1273_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_89 
       (.CI(\vga_r_reg[3]_i_90_n_0 ),
        .CO({\vga_r_reg[3]_i_89_n_0 ,\vga_r_reg[3]_i_89_n_1 ,\vga_r_reg[3]_i_89_n_2 ,\vga_r_reg[3]_i_89_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__24_n_98,dot_on3__24_n_99,dot_on3__24_n_100,dot_on3__24_n_101}),
        .O(dot_on215_out[7:4]),
        .S({\vga_r[3]_i_355_n_0 ,\vga_r[3]_i_356_n_0 ,\vga_r[3]_i_357_n_0 ,\vga_r[3]_i_358_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_891 
       (.CI(\vga_r_reg[3]_i_342_n_0 ),
        .CO({\vga_r_reg[3]_i_891_n_0 ,\vga_r_reg[3]_i_891_n_1 ,\vga_r_reg[3]_i_891_n_2 ,\vga_r_reg[3]_i_891_n_3 }),
        .CYINIT(1'b0),
        .DI({\vga_r[3]_i_1277_n_0 ,\vga_r[3]_i_1278_n_0 ,\vga_r[3]_i_1279_n_0 ,\vga_r[3]_i_1280_n_0 }),
        .O(dot_on231_out[23:20]),
        .S({\vga_r[3]_i_1281_n_0 ,\vga_r[3]_i_1282_n_0 ,\vga_r[3]_i_1283_n_0 ,\vga_r[3]_i_1284_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_90 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_90_n_0 ,\vga_r_reg[3]_i_90_n_1 ,\vga_r_reg[3]_i_90_n_2 ,\vga_r_reg[3]_i_90_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__24_n_102,dot_on3__24_n_103,dot_on3__24_n_104,dot_on3__24_n_105}),
        .O({dot_on215_out[3:2],\NLW_vga_r_reg[3]_i_90_O_UNCONNECTED [1:0]}),
        .S({\vga_r[3]_i_359_n_0 ,\vga_r[3]_i_360_n_0 ,\vga_r[3]_i_361_n_0 ,\vga_r[3]_i_362_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_909 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_909_n_0 ,\vga_r_reg[3]_i_909_n_1 ,\vga_r_reg[3]_i_909_n_2 ,\vga_r_reg[3]_i_909_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__49_n_103,dot_on3__49_n_104,dot_on3__49_n_105,1'b0}),
        .O({\vga_r_reg[3]_i_909_n_4 ,\vga_r_reg[3]_i_909_n_5 ,\vga_r_reg[3]_i_909_n_6 ,\vga_r_reg[3]_i_909_n_7 }),
        .S({\vga_r[3]_i_1287_n_0 ,\vga_r[3]_i_1288_n_0 ,\vga_r[3]_i_1289_n_0 ,dot_on3__48_n_89}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_929 
       (.CI(\vga_r_reg[3]_i_353_n_0 ),
        .CO({\vga_r_reg[3]_i_929_n_0 ,\vga_r_reg[3]_i_929_n_1 ,\vga_r_reg[3]_i_929_n_2 ,\vga_r_reg[3]_i_929_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__24_n_90,dot_on3__24_n_91,dot_on3__24_n_92,dot_on3__24_n_93}),
        .O(dot_on215_out[15:12]),
        .S({\vga_r[3]_i_1293_n_0 ,\vga_r[3]_i_1294_n_0 ,\vga_r[3]_i_1295_n_0 ,\vga_r[3]_i_1296_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_93 
       (.CI(\vga_r_reg[3]_i_94_n_0 ),
        .CO({\vga_r_reg[3]_i_93_n_0 ,\vga_r_reg[3]_i_93_n_1 ,\vga_r_reg[3]_i_93_n_2 ,\vga_r_reg[3]_i_93_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__15_n_98,dot_on3__15_n_99,dot_on3__15_n_100,dot_on3__15_n_101}),
        .O(dot_on29_out[7:4]),
        .S({\vga_r[3]_i_371_n_0 ,\vga_r[3]_i_372_n_0 ,\vga_r[3]_i_373_n_0 ,\vga_r[3]_i_374_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_932 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_932_n_0 ,\vga_r_reg[3]_i_932_n_1 ,\vga_r_reg[3]_i_932_n_2 ,\vga_r_reg[3]_i_932_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__25_n_103,dot_on3__25_n_104,dot_on3__25_n_105,1'b0}),
        .O({\vga_r_reg[3]_i_932_n_4 ,\vga_r_reg[3]_i_932_n_5 ,\vga_r_reg[3]_i_932_n_6 ,\vga_r_reg[3]_i_932_n_7 }),
        .S({\vga_r[3]_i_1297_n_0 ,\vga_r[3]_i_1298_n_0 ,\vga_r[3]_i_1299_n_0 ,dot_on3__24_n_89}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_94 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_94_n_0 ,\vga_r_reg[3]_i_94_n_1 ,\vga_r_reg[3]_i_94_n_2 ,\vga_r_reg[3]_i_94_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__15_n_102,dot_on3__15_n_103,dot_on3__15_n_104,dot_on3__15_n_105}),
        .O({dot_on29_out[3:2],\NLW_vga_r_reg[3]_i_94_O_UNCONNECTED [1:0]}),
        .S({\vga_r[3]_i_375_n_0 ,\vga_r[3]_i_376_n_0 ,\vga_r[3]_i_377_n_0 ,\vga_r[3]_i_378_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_97 
       (.CI(\vga_r_reg[3]_i_98_n_0 ),
        .CO({\vga_r_reg[3]_i_97_n_0 ,\vga_r_reg[3]_i_97_n_1 ,\vga_r_reg[3]_i_97_n_2 ,\vga_r_reg[3]_i_97_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__36_n_98,dot_on3__36_n_99,dot_on3__36_n_100,dot_on3__36_n_101}),
        .O(dot_on223_out[7:4]),
        .S({\vga_r[3]_i_388_n_0 ,\vga_r[3]_i_389_n_0 ,\vga_r[3]_i_390_n_0 ,\vga_r[3]_i_391_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_977 
       (.CI(\vga_r_reg[3]_i_365_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_977_CO_UNCONNECTED [3],\vga_r_reg[3]_i_977_n_1 ,\vga_r_reg[3]_i_977_n_2 ,\vga_r_reg[3]_i_977_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\vga_r[3]_i_1303_n_0 ,\vga_r[3]_i_1304_n_0 ,\vga_r[3]_i_1305_n_0 }),
        .O(dot_on29_out[31:28]),
        .S({\vga_r[3]_i_1306_n_0 ,\vga_r[3]_i_1307_n_0 ,\vga_r[3]_i_1308_n_0 ,\vga_r[3]_i_1309_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_978 
       (.CI(\vga_r_reg[3]_i_364_n_0 ),
        .CO({\vga_r_reg[3]_i_978_n_0 ,\vga_r_reg[3]_i_978_n_1 ,\vga_r_reg[3]_i_978_n_2 ,\vga_r_reg[3]_i_978_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__15_n_90,dot_on3__15_n_91,dot_on3__15_n_92,dot_on3__15_n_93}),
        .O(dot_on29_out[15:12]),
        .S({\vga_r[3]_i_1310_n_0 ,\vga_r[3]_i_1311_n_0 ,\vga_r[3]_i_1312_n_0 ,\vga_r[3]_i_1313_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_98 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_98_n_0 ,\vga_r_reg[3]_i_98_n_1 ,\vga_r_reg[3]_i_98_n_2 ,\vga_r_reg[3]_i_98_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__36_n_102,dot_on3__36_n_103,dot_on3__36_n_104,dot_on3__36_n_105}),
        .O({dot_on223_out[3:2],\NLW_vga_r_reg[3]_i_98_O_UNCONNECTED [1:0]}),
        .S({\vga_r[3]_i_392_n_0 ,\vga_r[3]_i_393_n_0 ,\vga_r[3]_i_394_n_0 ,\vga_r[3]_i_395_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_981 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_981_n_0 ,\vga_r_reg[3]_i_981_n_1 ,\vga_r_reg[3]_i_981_n_2 ,\vga_r_reg[3]_i_981_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__16_n_103,dot_on3__16_n_104,dot_on3__16_n_105,1'b0}),
        .O({\vga_r_reg[3]_i_981_n_4 ,\vga_r_reg[3]_i_981_n_5 ,\vga_r_reg[3]_i_981_n_6 ,\vga_r_reg[3]_i_981_n_7 }),
        .S({\vga_r[3]_i_1314_n_0 ,\vga_r[3]_i_1315_n_0 ,\vga_r[3]_i_1316_n_0 ,dot_on3__15_n_89}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_993 
       (.CI(\vga_r_reg[3]_i_386_n_0 ),
        .CO({\vga_r_reg[3]_i_993_n_0 ,\vga_r_reg[3]_i_993_n_1 ,\vga_r_reg[3]_i_993_n_2 ,\vga_r_reg[3]_i_993_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__36_n_90,dot_on3__36_n_91,dot_on3__36_n_92,dot_on3__36_n_93}),
        .O(dot_on223_out[15:12]),
        .S({\vga_r[3]_i_1319_n_0 ,\vga_r[3]_i_1320_n_0 ,\vga_r[3]_i_1321_n_0 ,\vga_r[3]_i_1322_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_996 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_996_n_0 ,\vga_r_reg[3]_i_996_n_1 ,\vga_r_reg[3]_i_996_n_2 ,\vga_r_reg[3]_i_996_n_3 }),
        .CYINIT(1'b0),
        .DI({dot_on3__37_n_103,dot_on3__37_n_104,dot_on3__37_n_105,1'b0}),
        .O({\vga_r_reg[3]_i_996_n_4 ,\vga_r_reg[3]_i_996_n_5 ,\vga_r_reg[3]_i_996_n_6 ,\vga_r_reg[3]_i_996_n_7 }),
        .S({\vga_r[3]_i_1323_n_0 ,\vga_r[3]_i_1324_n_0 ,\vga_r[3]_i_1325_n_0 ,dot_on3__36_n_89}));
endmodule

(* CHECK_LICENSE_TYPE = "vga_pixel_gen_0_0,pixel_gen,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* X_CORE_INFO = "pixel_gen,Vivado 2022.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (clk_pix,
    video_on,
    x,
    y,
    vsync,
    vga_r,
    vga_g,
    vga_b);
  input clk_pix;
  input video_on;
  input [11:0]x;
  input [10:0]y;
  input vsync;
  output [3:0]vga_r;
  output [3:0]vga_g;
  output [3:0]vga_b;

  wire [12:5]A;
  wire [12:1]abs_dy0;
  wire clk_pix;
  wire inst_n_10;
  wire inst_n_11;
  wire inst_n_12;
  wire inst_n_13;
  wire inst_n_14;
  wire inst_n_15;
  wire inst_n_16;
  wire inst_n_17;
  wire inst_n_18;
  wire inst_n_19;
  wire inst_n_20;
  wire inst_n_21;
  wire inst_n_22;
  wire inst_n_23;
  wire inst_n_24;
  wire inst_n_25;
  wire inst_n_26;
  wire inst_n_27;
  wire inst_n_28;
  wire inst_n_29;
  wire inst_n_30;
  wire inst_n_31;
  wire inst_n_32;
  wire inst_n_33;
  wire inst_n_34;
  wire inst_n_35;
  wire inst_n_36;
  wire inst_n_37;
  wire inst_n_38;
  wire inst_n_39;
  wire inst_n_40;
  wire inst_n_41;
  wire inst_n_42;
  wire inst_n_43;
  wire inst_n_44;
  wire inst_n_45;
  wire inst_n_46;
  wire inst_n_47;
  wire inst_n_48;
  wire inst_n_49;
  wire inst_n_50;
  wire inst_n_51;
  wire inst_n_52;
  wire inst_n_53;
  wire inst_n_54;
  wire inst_n_55;
  wire inst_n_56;
  wire inst_n_57;
  wire inst_n_58;
  wire inst_n_59;
  wire inst_n_60;
  wire inst_n_61;
  wire inst_n_62;
  wire inst_n_63;
  wire inst_n_64;
  wire inst_n_65;
  wire inst_n_66;
  wire inst_n_67;
  wire inst_n_68;
  wire inst_n_69;
  wire inst_n_7;
  wire inst_n_70;
  wire inst_n_71;
  wire inst_n_72;
  wire inst_n_73;
  wire inst_n_74;
  wire inst_n_75;
  wire inst_n_76;
  wire inst_n_77;
  wire inst_n_78;
  wire inst_n_79;
  wire inst_n_8;
  wire inst_n_80;
  wire inst_n_81;
  wire inst_n_82;
  wire inst_n_83;
  wire inst_n_84;
  wire inst_n_85;
  wire inst_n_86;
  wire inst_n_9;
  wire [3:3]\^vga_b ;
  wire [3:3]\^vga_r ;
  wire \vga_r[3]_i_1621_n_0 ;
  wire \vga_r[3]_i_1622_n_0 ;
  wire \vga_r[3]_i_1623_n_0 ;
  wire \vga_r[3]_i_1625_n_0 ;
  wire \vga_r[3]_i_1626_n_0 ;
  wire \vga_r[3]_i_1627_n_0 ;
  wire \vga_r[3]_i_1628_n_0 ;
  wire \vga_r[3]_i_1657_n_0 ;
  wire \vga_r[3]_i_1662_n_0 ;
  wire \vga_r[3]_i_1665_n_0 ;
  wire \vga_r[3]_i_1679_n_0 ;
  wire \vga_r[3]_i_1685_n_0 ;
  wire \vga_r[3]_i_1686_n_0 ;
  wire \vga_r[3]_i_1687_n_0 ;
  wire \vga_r[3]_i_1688_n_0 ;
  wire \vga_r[3]_i_1689_n_0 ;
  wire \vga_r[3]_i_1690_n_0 ;
  wire \vga_r[3]_i_1691_n_0 ;
  wire \vga_r[3]_i_1692_n_0 ;
  wire \vga_r[3]_i_1694_n_0 ;
  wire \vga_r[3]_i_1695_n_0 ;
  wire \vga_r[3]_i_1696_n_0 ;
  wire \vga_r[3]_i_1697_n_0 ;
  wire \vga_r[3]_i_1702_n_0 ;
  wire \vga_r[3]_i_1704_n_0 ;
  wire \vga_r[3]_i_1706_n_0 ;
  wire \vga_r[3]_i_1708_n_0 ;
  wire \vga_r[3]_i_1710_n_0 ;
  wire \vga_r[3]_i_1712_n_0 ;
  wire \vga_r[3]_i_1721_n_0 ;
  wire \vga_r[3]_i_1722_n_0 ;
  wire \vga_r[3]_i_1723_n_0 ;
  wire \vga_r[3]_i_1724_n_0 ;
  wire \vga_r[3]_i_1725_n_0 ;
  wire \vga_r[3]_i_1726_n_0 ;
  wire \vga_r[3]_i_1727_n_0 ;
  wire \vga_r[3]_i_1728_n_0 ;
  wire \vga_r[3]_i_1730_n_0 ;
  wire \vga_r[3]_i_1731_n_0 ;
  wire \vga_r[3]_i_1732_n_0 ;
  wire \vga_r[3]_i_1733_n_0 ;
  wire \vga_r[3]_i_1734_n_0 ;
  wire \vga_r[3]_i_1735_n_0 ;
  wire \vga_r[3]_i_1736_n_0 ;
  wire \vga_r[3]_i_1737_n_0 ;
  wire \vga_r[3]_i_1738_n_0 ;
  wire \vga_r[3]_i_1739_n_0 ;
  wire \vga_r[3]_i_1740_n_0 ;
  wire \vga_r[3]_i_1741_n_0 ;
  wire \vga_r[3]_i_1743_n_0 ;
  wire \vga_r[3]_i_1744_n_0 ;
  wire \vga_r[3]_i_1745_n_0 ;
  wire \vga_r[3]_i_1746_n_0 ;
  wire \vga_r[3]_i_1747_n_0 ;
  wire \vga_r[3]_i_1748_n_0 ;
  wire \vga_r[3]_i_1749_n_0 ;
  wire \vga_r[3]_i_1750_n_0 ;
  wire \vga_r[3]_i_1751_n_0 ;
  wire \vga_r[3]_i_1752_n_0 ;
  wire \vga_r[3]_i_1753_n_0 ;
  wire \vga_r[3]_i_1754_n_0 ;
  wire \vga_r[3]_i_1756_n_0 ;
  wire \vga_r[3]_i_1757_n_0 ;
  wire \vga_r[3]_i_1758_n_0 ;
  wire \vga_r[3]_i_1759_n_0 ;
  wire \vga_r[3]_i_1771_n_0 ;
  wire \vga_r[3]_i_1772_n_0 ;
  wire \vga_r[3]_i_1773_n_0 ;
  wire \vga_r[3]_i_1774_n_0 ;
  wire \vga_r[3]_i_1775_n_0 ;
  wire \vga_r[3]_i_1776_n_0 ;
  wire \vga_r[3]_i_1777_n_0 ;
  wire \vga_r[3]_i_1778_n_0 ;
  wire \vga_r[3]_i_1779_n_0 ;
  wire \vga_r[3]_i_1780_n_0 ;
  wire \vga_r[3]_i_1781_n_0 ;
  wire \vga_r[3]_i_1782_n_0 ;
  wire \vga_r[3]_i_1783_n_0 ;
  wire \vga_r[3]_i_1784_n_0 ;
  wire \vga_r[3]_i_1794_n_0 ;
  wire \vga_r[3]_i_1795_n_0 ;
  wire \vga_r[3]_i_1796_n_0 ;
  wire \vga_r[3]_i_1797_n_0 ;
  wire \vga_r[3]_i_1800_n_0 ;
  wire \vga_r[3]_i_1801_n_0 ;
  wire \vga_r[3]_i_1802_n_0 ;
  wire \vga_r[3]_i_1803_n_0 ;
  wire \vga_r[3]_i_1804_n_0 ;
  wire \vga_r[3]_i_1805_n_0 ;
  wire \vga_r[3]_i_1806_n_0 ;
  wire \vga_r[3]_i_1807_n_0 ;
  wire \vga_r[3]_i_1808_n_0 ;
  wire \vga_r[3]_i_1809_n_0 ;
  wire \vga_r[3]_i_1810_n_0 ;
  wire \vga_r[3]_i_1811_n_0 ;
  wire \vga_r[3]_i_1859_n_0 ;
  wire \vga_r[3]_i_1860_n_0 ;
  wire \vga_r[3]_i_1872_n_0 ;
  wire \vga_r[3]_i_1873_n_0 ;
  wire \vga_r[3]_i_1874_n_0 ;
  wire \vga_r[3]_i_1875_n_0 ;
  wire \vga_r[3]_i_1876_n_0 ;
  wire \vga_r[3]_i_1877_n_0 ;
  wire \vga_r[3]_i_1878_n_0 ;
  wire \vga_r[3]_i_1879_n_0 ;
  wire \vga_r[3]_i_1880_n_0 ;
  wire \vga_r[3]_i_1881_n_0 ;
  wire \vga_r[3]_i_1882_n_0 ;
  wire \vga_r[3]_i_1883_n_0 ;
  wire \vga_r[3]_i_1954_n_0 ;
  wire \vga_r[3]_i_1955_n_0 ;
  wire \vga_r[3]_i_1956_n_0 ;
  wire \vga_r[3]_i_1957_n_0 ;
  wire \vga_r[3]_i_1958_n_0 ;
  wire \vga_r[3]_i_1959_n_0 ;
  wire \vga_r[3]_i_1960_n_0 ;
  wire \vga_r[3]_i_1961_n_0 ;
  wire \vga_r[3]_i_1962_n_0 ;
  wire \vga_r[3]_i_1963_n_0 ;
  wire \vga_r[3]_i_1964_n_0 ;
  wire \vga_r[3]_i_1965_n_0 ;
  wire \vga_r[3]_i_2012_n_0 ;
  wire \vga_r[3]_i_2013_n_0 ;
  wire \vga_r[3]_i_2014_n_0 ;
  wire \vga_r[3]_i_2015_n_0 ;
  wire \vga_r[3]_i_2016_n_0 ;
  wire \vga_r[3]_i_2017_n_0 ;
  wire \vga_r[3]_i_2018_n_0 ;
  wire \vga_r[3]_i_2019_n_0 ;
  wire \vga_r[3]_i_2020_n_0 ;
  wire \vga_r[3]_i_2021_n_0 ;
  wire \vga_r[3]_i_2022_n_0 ;
  wire \vga_r[3]_i_2023_n_0 ;
  wire \vga_r[3]_i_2046_n_0 ;
  wire \vga_r[3]_i_2060_n_0 ;
  wire \vga_r[3]_i_2062_n_0 ;
  wire \vga_r[3]_i_2063_n_0 ;
  wire \vga_r[3]_i_2064_n_0 ;
  wire \vga_r[3]_i_2065_n_0 ;
  wire \vga_r[3]_i_2066_n_0 ;
  wire \vga_r[3]_i_2067_n_0 ;
  wire \vga_r[3]_i_2068_n_0 ;
  wire \vga_r[3]_i_2069_n_0 ;
  wire \vga_r[3]_i_2088_n_0 ;
  wire \vga_r[3]_i_2089_n_0 ;
  wire \vga_r[3]_i_2090_n_0 ;
  wire \vga_r[3]_i_2091_n_0 ;
  wire \vga_r_reg[3]_i_1350_n_2 ;
  wire \vga_r_reg[3]_i_1350_n_3 ;
  wire \vga_r_reg[3]_i_1350_n_5 ;
  wire \vga_r_reg[3]_i_1350_n_6 ;
  wire \vga_r_reg[3]_i_1350_n_7 ;
  wire \vga_r_reg[3]_i_1616_n_0 ;
  wire \vga_r_reg[3]_i_1616_n_1 ;
  wire \vga_r_reg[3]_i_1616_n_2 ;
  wire \vga_r_reg[3]_i_1616_n_3 ;
  wire \vga_r_reg[3]_i_1616_n_4 ;
  wire \vga_r_reg[3]_i_1616_n_5 ;
  wire \vga_r_reg[3]_i_1616_n_6 ;
  wire \vga_r_reg[3]_i_1616_n_7 ;
  wire \vga_r_reg[3]_i_1618_n_0 ;
  wire \vga_r_reg[3]_i_1618_n_1 ;
  wire \vga_r_reg[3]_i_1618_n_2 ;
  wire \vga_r_reg[3]_i_1618_n_3 ;
  wire \vga_r_reg[3]_i_1618_n_4 ;
  wire \vga_r_reg[3]_i_1618_n_5 ;
  wire \vga_r_reg[3]_i_1618_n_6 ;
  wire \vga_r_reg[3]_i_1618_n_7 ;
  wire \vga_r_reg[3]_i_1654_n_0 ;
  wire \vga_r_reg[3]_i_1654_n_1 ;
  wire \vga_r_reg[3]_i_1654_n_2 ;
  wire \vga_r_reg[3]_i_1654_n_3 ;
  wire \vga_r_reg[3]_i_1654_n_4 ;
  wire \vga_r_reg[3]_i_1654_n_5 ;
  wire \vga_r_reg[3]_i_1654_n_6 ;
  wire \vga_r_reg[3]_i_1654_n_7 ;
  wire \vga_r_reg[3]_i_1658_n_1 ;
  wire \vga_r_reg[3]_i_1658_n_2 ;
  wire \vga_r_reg[3]_i_1658_n_3 ;
  wire \vga_r_reg[3]_i_1664_n_0 ;
  wire \vga_r_reg[3]_i_1664_n_1 ;
  wire \vga_r_reg[3]_i_1664_n_2 ;
  wire \vga_r_reg[3]_i_1664_n_3 ;
  wire \vga_r_reg[3]_i_1664_n_4 ;
  wire \vga_r_reg[3]_i_1664_n_5 ;
  wire \vga_r_reg[3]_i_1664_n_6 ;
  wire \vga_r_reg[3]_i_1664_n_7 ;
  wire \vga_r_reg[3]_i_1703_n_0 ;
  wire \vga_r_reg[3]_i_1703_n_1 ;
  wire \vga_r_reg[3]_i_1703_n_2 ;
  wire \vga_r_reg[3]_i_1703_n_3 ;
  wire \vga_r_reg[3]_i_1703_n_4 ;
  wire \vga_r_reg[3]_i_1703_n_5 ;
  wire \vga_r_reg[3]_i_1703_n_6 ;
  wire \vga_r_reg[3]_i_1703_n_7 ;
  wire \vga_r_reg[3]_i_1711_n_0 ;
  wire \vga_r_reg[3]_i_1711_n_1 ;
  wire \vga_r_reg[3]_i_1711_n_2 ;
  wire \vga_r_reg[3]_i_1711_n_3 ;
  wire \vga_r_reg[3]_i_1711_n_4 ;
  wire \vga_r_reg[3]_i_1711_n_5 ;
  wire \vga_r_reg[3]_i_1711_n_6 ;
  wire \vga_r_reg[3]_i_1711_n_7 ;
  wire \vga_r_reg[3]_i_1714_n_0 ;
  wire \vga_r_reg[3]_i_1714_n_1 ;
  wire \vga_r_reg[3]_i_1714_n_2 ;
  wire \vga_r_reg[3]_i_1714_n_3 ;
  wire \vga_r_reg[3]_i_1729_n_0 ;
  wire \vga_r_reg[3]_i_1729_n_1 ;
  wire \vga_r_reg[3]_i_1729_n_2 ;
  wire \vga_r_reg[3]_i_1729_n_3 ;
  wire video_on;
  wire vsync;
  wire [11:0]x;
  wire [10:0]y;
  wire [3:2]\NLW_vga_r_reg[3]_i_1350_CO_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_1350_O_UNCONNECTED ;
  wire [3:3]\NLW_vga_r_reg[3]_i_1658_CO_UNCONNECTED ;

  assign vga_b[3] = \^vga_b [3];
  assign vga_b[2] = \^vga_b [3];
  assign vga_b[1] = \^vga_b [3];
  assign vga_b[0] = \^vga_b [3];
  assign vga_g[3] = \^vga_r [3];
  assign vga_g[2] = \^vga_r [3];
  assign vga_g[1] = \^vga_r [3];
  assign vga_g[0] = \^vga_r [3];
  assign vga_r[3] = \^vga_r [3];
  assign vga_r[2] = \^vga_r [3];
  assign vga_r[1] = \^vga_r [3];
  assign vga_r[0] = \^vga_r [3];
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pixel_gen inst
       (.CO(inst_n_34),
        .DI(\vga_r[3]_i_2046_n_0 ),
        .O({inst_n_7,inst_n_8}),
        .S({\vga_r[3]_i_2088_n_0 ,\vga_r[3]_i_2089_n_0 ,\vga_r[3]_i_2090_n_0 ,\vga_r[3]_i_2091_n_0 }),
        .abs_dy0({abs_dy0[11:9],abs_dy0[7],abs_dy0[5],abs_dy0[3],abs_dy0[1]}),
        .clk_pix(clk_pix),
        .in_mouth2_0(inst_n_26),
        .in_mouth2_1({inst_n_27,inst_n_28,inst_n_29}),
        .in_mouth2_10({inst_n_62,inst_n_63,inst_n_64,inst_n_65}),
        .in_mouth2_11({inst_n_66,inst_n_67}),
        .in_mouth2_12({inst_n_68,inst_n_69,inst_n_70,inst_n_71}),
        .in_mouth2_13({inst_n_72,inst_n_73,inst_n_74,inst_n_75}),
        .in_mouth2_2({inst_n_30,inst_n_31,inst_n_32,inst_n_33}),
        .in_mouth2_3(inst_n_35),
        .in_mouth2_4({inst_n_36,inst_n_37,inst_n_38}),
        .in_mouth2_5({inst_n_52,inst_n_53,inst_n_54,inst_n_55}),
        .in_mouth2_6({inst_n_56,inst_n_57,inst_n_58}),
        .in_mouth2_7(inst_n_59),
        .in_mouth2_8(inst_n_60),
        .in_mouth2_9(inst_n_61),
        .vga_b(\^vga_b ),
        .vga_r(\^vga_r ),
        .\vga_r[3]_i_1610_0 ({\vga_r_reg[3]_i_1664_n_4 ,\vga_r_reg[3]_i_1664_n_5 ,\vga_r_reg[3]_i_1664_n_6 ,\vga_r_reg[3]_i_1664_n_7 }),
        .\vga_r[3]_i_1623 ({inst_n_13,inst_n_14}),
        .\vga_r[3]_i_1626 (\vga_r[3]_i_1621_n_0 ),
        .\vga_r[3]_i_1626_0 ({\vga_r[3]_i_1622_n_0 ,\vga_r[3]_i_1623_n_0 }),
        .\vga_r[3]_i_1629_0 (inst_n_51),
        .\vga_r[3]_i_1637_0 ({inst_n_39,inst_n_40,inst_n_41,inst_n_42}),
        .\vga_r[3]_i_1646_0 ({\vga_r_reg[3]_i_1703_n_4 ,\vga_r_reg[3]_i_1703_n_5 ,\vga_r_reg[3]_i_1703_n_6 ,\vga_r_reg[3]_i_1703_n_7 }),
        .\vga_r[3]_i_1648_0 ({\vga_r_reg[3]_i_1711_n_4 ,\vga_r_reg[3]_i_1711_n_5 ,\vga_r_reg[3]_i_1711_n_6 ,\vga_r_reg[3]_i_1711_n_7 }),
        .\vga_r[3]_i_1652_0 ({\vga_r[3]_i_1625_n_0 ,\vga_r[3]_i_1626_n_0 ,\vga_r[3]_i_1627_n_0 ,\vga_r[3]_i_1628_n_0 }),
        .\vga_r[3]_i_1675_0 ({inst_n_43,inst_n_44,inst_n_45,inst_n_46}),
        .\vga_r[3]_i_1683_0 ({inst_n_47,inst_n_48,inst_n_49,inst_n_50}),
        .\vga_r[3]_i_1692 ({inst_n_80,inst_n_81,inst_n_82,inst_n_83}),
        .\vga_r[3]_i_1692_0 ({inst_n_84,inst_n_85,inst_n_86}),
        .\vga_r[3]_i_1695 ({\vga_r[3]_i_1685_n_0 ,\vga_r[3]_i_1686_n_0 ,\vga_r[3]_i_1687_n_0 ,\vga_r[3]_i_1688_n_0 }),
        .\vga_r[3]_i_1695_0 ({\vga_r[3]_i_1689_n_0 ,\vga_r[3]_i_1690_n_0 ,\vga_r[3]_i_1691_n_0 ,\vga_r[3]_i_1692_n_0 }),
        .\vga_r[3]_i_1728 ({inst_n_21,inst_n_22,inst_n_23,inst_n_24}),
        .\vga_r[3]_i_1741 ({inst_n_15,inst_n_16,inst_n_17,inst_n_18}),
        .\vga_r[3]_i_1750 ({inst_n_76,inst_n_77,inst_n_78,inst_n_79}),
        .\vga_r[3]_i_1757 ({\vga_r[3]_i_1743_n_0 ,\vga_r[3]_i_1744_n_0 ,\vga_r[3]_i_1745_n_0 ,\vga_r[3]_i_1746_n_0 }),
        .\vga_r[3]_i_1757_0 ({\vga_r[3]_i_1747_n_0 ,\vga_r[3]_i_1748_n_0 ,\vga_r[3]_i_1749_n_0 ,\vga_r[3]_i_1750_n_0 }),
        .\vga_r[3]_i_1778 ({inst_n_9,inst_n_10,inst_n_11,inst_n_12}),
        .\vga_r[3]_i_1818_0 ({\vga_r[3]_i_1800_n_0 ,\vga_r[3]_i_1801_n_0 ,\vga_r[3]_i_1802_n_0 ,\vga_r[3]_i_1803_n_0 }),
        .\vga_r[3]_i_1818_1 ({\vga_r[3]_i_1804_n_0 ,\vga_r[3]_i_1805_n_0 ,\vga_r[3]_i_1806_n_0 ,\vga_r[3]_i_1807_n_0 }),
        .\vga_r[3]_i_1890_0 ({\vga_r[3]_i_1872_n_0 ,\vga_r[3]_i_1873_n_0 ,\vga_r[3]_i_1874_n_0 ,\vga_r[3]_i_1875_n_0 }),
        .\vga_r[3]_i_1890_1 ({\vga_r[3]_i_1876_n_0 ,\vga_r[3]_i_1877_n_0 ,\vga_r[3]_i_1878_n_0 ,\vga_r[3]_i_1879_n_0 }),
        .\vga_r[3]_i_1972_0 ({\vga_r[3]_i_1954_n_0 ,\vga_r[3]_i_1955_n_0 ,\vga_r[3]_i_1956_n_0 ,\vga_r[3]_i_1957_n_0 }),
        .\vga_r[3]_i_1972_1 ({\vga_r[3]_i_1958_n_0 ,\vga_r[3]_i_1959_n_0 ,\vga_r[3]_i_1960_n_0 ,\vga_r[3]_i_1961_n_0 }),
        .\vga_r[3]_i_2030_0 ({\vga_r[3]_i_2012_n_0 ,\vga_r[3]_i_2013_n_0 ,\vga_r[3]_i_2014_n_0 ,\vga_r[3]_i_2015_n_0 }),
        .\vga_r[3]_i_2030_1 ({\vga_r[3]_i_2016_n_0 ,\vga_r[3]_i_2017_n_0 ,\vga_r[3]_i_2018_n_0 ,\vga_r[3]_i_2019_n_0 }),
        .\vga_r[3]_i_2074_0 ({\vga_r[3]_i_2060_n_0 ,\vga_r[3]_i_2062_n_0 }),
        .\vga_r[3]_i_2074_1 ({\vga_r[3]_i_2063_n_0 ,\vga_r[3]_i_2064_n_0 ,\vga_r[3]_i_2065_n_0 ,\vga_r[3]_i_2066_n_0 }),
        .\vga_r_reg[3]_i_1052_0 ({\vga_r_reg[3]_i_1616_n_4 ,\vga_r_reg[3]_i_1616_n_5 ,\vga_r_reg[3]_i_1616_n_6 ,\vga_r_reg[3]_i_1616_n_7 }),
        .\vga_r_reg[3]_i_1052_1 ({\vga_r_reg[3]_i_1618_n_4 ,\vga_r_reg[3]_i_1618_n_5 ,\vga_r_reg[3]_i_1618_n_6 ,\vga_r_reg[3]_i_1618_n_7 }),
        .\vga_r_reg[3]_i_1341_0 (\vga_r[3]_i_1662_n_0 ),
        .\vga_r_reg[3]_i_1341_1 (\vga_r[3]_i_1665_n_0 ),
        .\vga_r_reg[3]_i_1341_2 ({\vga_r_reg[3]_i_1654_n_4 ,\vga_r_reg[3]_i_1654_n_5 ,\vga_r_reg[3]_i_1654_n_6 ,\vga_r_reg[3]_i_1654_n_7 }),
        .\vga_r_reg[3]_i_1341_3 (\vga_r[3]_i_1657_n_0 ),
        .\vga_r_reg[3]_i_1352_0 ({\vga_r[3]_i_1694_n_0 ,\vga_r[3]_i_1695_n_0 ,\vga_r[3]_i_1696_n_0 ,\vga_r[3]_i_1697_n_0 }),
        .\vga_r_reg[3]_i_1607_0 (\vga_r[3]_i_1712_n_0 ),
        .\vga_r_reg[3]_i_1607_1 (\vga_r[3]_i_1710_n_0 ),
        .\vga_r_reg[3]_i_1607_2 (\vga_r[3]_i_1706_n_0 ),
        .\vga_r_reg[3]_i_1607_3 (\vga_r[3]_i_1708_n_0 ),
        .\vga_r_reg[3]_i_1607_4 (\vga_r[3]_i_1704_n_0 ),
        .\vga_r_reg[3]_i_1607_5 (\vga_r[3]_i_1702_n_0 ),
        .\vga_r_reg[3]_i_1619_0 (\vga_r[3]_i_1679_n_0 ),
        .\vga_r_reg[3]_i_1624_0 ({\vga_r[3]_i_1756_n_0 ,\vga_r[3]_i_1757_n_0 ,\vga_r[3]_i_1758_n_0 ,\vga_r[3]_i_1759_n_0 }),
        .\vga_r_reg[3]_i_1664 ({\vga_r[3]_i_1721_n_0 ,\vga_r[3]_i_1722_n_0 ,\vga_r[3]_i_1723_n_0 ,\vga_r[3]_i_1724_n_0 }),
        .\vga_r_reg[3]_i_1664_0 ({\vga_r[3]_i_1725_n_0 ,\vga_r[3]_i_1726_n_0 ,\vga_r[3]_i_1727_n_0 ,\vga_r[3]_i_1728_n_0 }),
        .\vga_r_reg[3]_i_1703 ({\vga_r[3]_i_1734_n_0 ,\vga_r[3]_i_1735_n_0 ,\vga_r[3]_i_1736_n_0 ,\vga_r[3]_i_1737_n_0 }),
        .\vga_r_reg[3]_i_1703_0 ({\vga_r[3]_i_1738_n_0 ,\vga_r[3]_i_1739_n_0 ,\vga_r[3]_i_1740_n_0 ,\vga_r[3]_i_1741_n_0 }),
        .\vga_r_reg[3]_i_1711 ({\vga_r[3]_i_1771_n_0 ,\vga_r[3]_i_1772_n_0 ,\vga_r[3]_i_1773_n_0 ,\vga_r[3]_i_1774_n_0 }),
        .\vga_r_reg[3]_i_1711_0 ({\vga_r[3]_i_1775_n_0 ,\vga_r[3]_i_1776_n_0 ,\vga_r[3]_i_1777_n_0 ,\vga_r[3]_i_1778_n_0 }),
        .\vga_r_reg[3]_i_1720_0 (\vga_r[3]_i_1860_n_0 ),
        .\vga_r_reg[3]_i_1720_1 (\vga_r[3]_i_1859_n_0 ),
        .\vga_r_reg[3]_i_413_0 ({\vga_r_reg[3]_i_1350_n_5 ,\vga_r_reg[3]_i_1350_n_6 ,\vga_r_reg[3]_i_1350_n_7 }),
        .video_on(video_on),
        .vsync(vsync),
        .x(x),
        .y(y),
        .\y[10] ({A[12],A[9],A[7:5]}),
        .y_0_sp_1(inst_n_19),
        .y_4_sp_1(inst_n_25),
        .y_5_sp_1(inst_n_20));
  LUT5 #(
    .INIT(32'h06006606)) 
    \vga_r[3]_i_1621 
       (.I0(inst_n_39),
        .I1(inst_n_41),
        .I2(inst_n_51),
        .I3(inst_n_42),
        .I4(inst_n_40),
        .O(\vga_r[3]_i_1621_n_0 ));
  LUT4 #(
    .INIT(16'h24CF)) 
    \vga_r[3]_i_1622 
       (.I0(inst_n_41),
        .I1(inst_n_51),
        .I2(inst_n_40),
        .I3(inst_n_39),
        .O(\vga_r[3]_i_1622_n_0 ));
  LUT5 #(
    .INIT(32'h69699669)) 
    \vga_r[3]_i_1623 
       (.I0(\vga_r[3]_i_1621_n_0 ),
        .I1(inst_n_40),
        .I2(inst_n_51),
        .I3(inst_n_39),
        .I4(inst_n_41),
        .O(\vga_r[3]_i_1623_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vga_r[3]_i_1625 
       (.I0(inst_n_14),
        .I1(inst_n_13),
        .O(\vga_r[3]_i_1625_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vga_r[3]_i_1626 
       (.I0(inst_n_84),
        .I1(inst_n_14),
        .O(\vga_r[3]_i_1626_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vga_r[3]_i_1627 
       (.I0(inst_n_85),
        .I1(inst_n_84),
        .O(\vga_r[3]_i_1627_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vga_r[3]_i_1628 
       (.I0(inst_n_86),
        .I1(inst_n_85),
        .O(\vga_r[3]_i_1628_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \vga_r[3]_i_1657 
       (.I0(abs_dy0[12]),
        .I1(A[12]),
        .O(\vga_r[3]_i_1657_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \vga_r[3]_i_1662 
       (.I0(A[9]),
        .I1(A[12]),
        .I2(abs_dy0[9]),
        .O(\vga_r[3]_i_1662_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000001FE01FE)) 
    \vga_r[3]_i_1665 
       (.I0(y[7]),
        .I1(inst_n_20),
        .I2(y[6]),
        .I3(y[8]),
        .I4(abs_dy0[8]),
        .I5(A[12]),
        .O(\vga_r[3]_i_1665_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h022C)) 
    \vga_r[3]_i_1679 
       (.I0(inst_n_37),
        .I1(inst_n_36),
        .I2(inst_n_35),
        .I3(inst_n_34),
        .O(\vga_r[3]_i_1679_n_0 ));
  LUT6 #(
    .INIT(64'h4D00004D004D4D00)) 
    \vga_r[3]_i_1685 
       (.I0(inst_n_39),
        .I1(inst_n_43),
        .I2(inst_n_41),
        .I3(inst_n_42),
        .I4(inst_n_40),
        .I5(inst_n_51),
        .O(\vga_r[3]_i_1685_n_0 ));
  LUT6 #(
    .INIT(64'h2B00002B002B2B00)) 
    \vga_r[3]_i_1686 
       (.I0(inst_n_44),
        .I1(inst_n_40),
        .I2(inst_n_42),
        .I3(inst_n_43),
        .I4(inst_n_41),
        .I5(inst_n_39),
        .O(\vga_r[3]_i_1686_n_0 ));
  LUT5 #(
    .INIT(32'hFF717100)) 
    \vga_r[3]_i_1687 
       (.I0(inst_n_43),
        .I1(inst_n_41),
        .I2(inst_n_45),
        .I3(inst_n_51),
        .I4(\vga_r[3]_i_1751_n_0 ),
        .O(\vga_r[3]_i_1687_n_0 ));
  LUT5 #(
    .INIT(32'h8E88EE8E)) 
    \vga_r[3]_i_1688 
       (.I0(inst_n_39),
        .I1(\vga_r[3]_i_1752_n_0 ),
        .I2(inst_n_44),
        .I3(inst_n_46),
        .I4(inst_n_42),
        .O(\vga_r[3]_i_1688_n_0 ));
  LUT6 #(
    .INIT(64'h9A5965A665A69A59)) 
    \vga_r[3]_i_1689 
       (.I0(\vga_r[3]_i_1685_n_0 ),
        .I1(inst_n_40),
        .I2(inst_n_42),
        .I3(inst_n_51),
        .I4(inst_n_41),
        .I5(inst_n_39),
        .O(\vga_r[3]_i_1689_n_0 ));
  LUT5 #(
    .INIT(32'h69669969)) 
    \vga_r[3]_i_1690 
       (.I0(\vga_r[3]_i_1686_n_0 ),
        .I1(\vga_r[3]_i_1753_n_0 ),
        .I2(inst_n_41),
        .I3(inst_n_43),
        .I4(inst_n_39),
        .O(\vga_r[3]_i_1690_n_0 ));
  LUT5 #(
    .INIT(32'h69996669)) 
    \vga_r[3]_i_1691 
       (.I0(\vga_r[3]_i_1687_n_0 ),
        .I1(\vga_r[3]_i_1754_n_0 ),
        .I2(inst_n_42),
        .I3(inst_n_40),
        .I4(inst_n_44),
        .O(\vga_r[3]_i_1691_n_0 ));
  LUT6 #(
    .INIT(64'h95A96A566A5695A9)) 
    \vga_r[3]_i_1692 
       (.I0(\vga_r[3]_i_1688_n_0 ),
        .I1(inst_n_43),
        .I2(inst_n_41),
        .I3(inst_n_45),
        .I4(inst_n_51),
        .I5(\vga_r[3]_i_1751_n_0 ),
        .O(\vga_r[3]_i_1692_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vga_r[3]_i_1694 
       (.I0(inst_n_80),
        .I1(inst_n_86),
        .O(\vga_r[3]_i_1694_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vga_r[3]_i_1695 
       (.I0(inst_n_81),
        .I1(inst_n_80),
        .O(\vga_r[3]_i_1695_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vga_r[3]_i_1696 
       (.I0(inst_n_82),
        .I1(inst_n_81),
        .O(\vga_r[3]_i_1696_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vga_r[3]_i_1697 
       (.I0(inst_n_83),
        .I1(inst_n_82),
        .O(\vga_r[3]_i_1697_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vga_r[3]_i_1702 
       (.I0(abs_dy0[7]),
        .I1(A[12]),
        .I2(A[7]),
        .O(\vga_r[3]_i_1702_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vga_r[3]_i_1704 
       (.I0(abs_dy0[6]),
        .I1(A[12]),
        .I2(A[6]),
        .O(\vga_r[3]_i_1704_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \vga_r[3]_i_1706 
       (.I0(abs_dy0[5]),
        .I1(A[12]),
        .I2(A[5]),
        .O(\vga_r[3]_i_1706_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF559500005595)) 
    \vga_r[3]_i_1708 
       (.I0(y[4]),
        .I1(y[3]),
        .I2(y[2]),
        .I3(inst_n_19),
        .I4(A[12]),
        .I5(abs_dy0[4]),
        .O(\vga_r[3]_i_1708_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFA9550000A955)) 
    \vga_r[3]_i_1710 
       (.I0(y[3]),
        .I1(y[1]),
        .I2(y[0]),
        .I3(y[2]),
        .I4(A[12]),
        .I5(abs_dy0[3]),
        .O(\vga_r[3]_i_1710_n_0 ));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \vga_r[3]_i_1712 
       (.I0(y[2]),
        .I1(y[0]),
        .I2(y[1]),
        .I3(A[12]),
        .I4(abs_dy0[2]),
        .O(\vga_r[3]_i_1712_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h022C)) 
    \vga_r[3]_i_1721 
       (.I0(inst_n_38),
        .I1(inst_n_37),
        .I2(inst_n_35),
        .I3(inst_n_34),
        .O(\vga_r[3]_i_1721_n_0 ));
  LUT4 #(
    .INIT(16'h022C)) 
    \vga_r[3]_i_1722 
       (.I0(inst_n_72),
        .I1(inst_n_38),
        .I2(inst_n_35),
        .I3(inst_n_34),
        .O(\vga_r[3]_i_1722_n_0 ));
  LUT5 #(
    .INIT(32'h800E08E0)) 
    \vga_r[3]_i_1723 
       (.I0(inst_n_73),
        .I1(inst_n_66),
        .I2(inst_n_72),
        .I3(inst_n_35),
        .I4(inst_n_34),
        .O(\vga_r[3]_i_1723_n_0 ));
  LUT5 #(
    .INIT(32'h60990090)) 
    \vga_r[3]_i_1724 
       (.I0(inst_n_66),
        .I1(inst_n_73),
        .I2(inst_n_74),
        .I3(inst_n_35),
        .I4(inst_n_67),
        .O(\vga_r[3]_i_1724_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT5 #(
    .INIT(32'h366CC993)) 
    \vga_r[3]_i_1725 
       (.I0(inst_n_37),
        .I1(inst_n_36),
        .I2(inst_n_35),
        .I3(inst_n_34),
        .I4(\vga_r[3]_i_1721_n_0 ),
        .O(\vga_r[3]_i_1725_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT5 #(
    .INIT(32'h366CC993)) 
    \vga_r[3]_i_1726 
       (.I0(inst_n_38),
        .I1(inst_n_37),
        .I2(inst_n_35),
        .I3(inst_n_34),
        .I4(\vga_r[3]_i_1722_n_0 ),
        .O(\vga_r[3]_i_1726_n_0 ));
  LUT5 #(
    .INIT(32'h366CC993)) 
    \vga_r[3]_i_1727 
       (.I0(inst_n_72),
        .I1(inst_n_38),
        .I2(inst_n_35),
        .I3(inst_n_34),
        .I4(\vga_r[3]_i_1723_n_0 ),
        .O(\vga_r[3]_i_1727_n_0 ));
  LUT6 #(
    .INIT(64'h9669669966996996)) 
    \vga_r[3]_i_1728 
       (.I0(\vga_r[3]_i_1724_n_0 ),
        .I1(inst_n_34),
        .I2(inst_n_35),
        .I3(inst_n_72),
        .I4(inst_n_66),
        .I5(inst_n_73),
        .O(\vga_r[3]_i_1728_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vga_r[3]_i_1730 
       (.I0(A[12]),
        .O(\vga_r[3]_i_1730_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vga_r[3]_i_1731 
       (.I0(A[12]),
        .O(\vga_r[3]_i_1731_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA855555557)) 
    \vga_r[3]_i_1732 
       (.I0(y[9]),
        .I1(y[8]),
        .I2(y[7]),
        .I3(inst_n_20),
        .I4(y[6]),
        .I5(y[10]),
        .O(\vga_r[3]_i_1732_n_0 ));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \vga_r[3]_i_1733 
       (.I0(y[8]),
        .I1(y[7]),
        .I2(inst_n_20),
        .I3(y[6]),
        .I4(y[9]),
        .O(\vga_r[3]_i_1733_n_0 ));
  LUT5 #(
    .INIT(32'h60990090)) 
    \vga_r[3]_i_1734 
       (.I0(inst_n_67),
        .I1(inst_n_74),
        .I2(inst_n_75),
        .I3(inst_n_35),
        .I4(inst_n_62),
        .O(\vga_r[3]_i_1734_n_0 ));
  LUT5 #(
    .INIT(32'h60990090)) 
    \vga_r[3]_i_1735 
       (.I0(inst_n_62),
        .I1(inst_n_75),
        .I2(inst_n_68),
        .I3(inst_n_35),
        .I4(inst_n_63),
        .O(\vga_r[3]_i_1735_n_0 ));
  LUT5 #(
    .INIT(32'h60990090)) 
    \vga_r[3]_i_1736 
       (.I0(inst_n_63),
        .I1(inst_n_68),
        .I2(inst_n_69),
        .I3(inst_n_35),
        .I4(inst_n_64),
        .O(\vga_r[3]_i_1736_n_0 ));
  LUT5 #(
    .INIT(32'h60990090)) 
    \vga_r[3]_i_1737 
       (.I0(inst_n_64),
        .I1(inst_n_69),
        .I2(inst_n_70),
        .I3(inst_n_35),
        .I4(inst_n_65),
        .O(\vga_r[3]_i_1737_n_0 ));
  LUT6 #(
    .INIT(64'h6AA9955695566AA9)) 
    \vga_r[3]_i_1738 
       (.I0(\vga_r[3]_i_1734_n_0 ),
        .I1(inst_n_67),
        .I2(inst_n_35),
        .I3(inst_n_74),
        .I4(inst_n_73),
        .I5(inst_n_66),
        .O(\vga_r[3]_i_1738_n_0 ));
  LUT6 #(
    .INIT(64'h6AA9955695566AA9)) 
    \vga_r[3]_i_1739 
       (.I0(\vga_r[3]_i_1735_n_0 ),
        .I1(inst_n_62),
        .I2(inst_n_35),
        .I3(inst_n_75),
        .I4(inst_n_74),
        .I5(inst_n_67),
        .O(\vga_r[3]_i_1739_n_0 ));
  LUT6 #(
    .INIT(64'h6AA9955695566AA9)) 
    \vga_r[3]_i_1740 
       (.I0(\vga_r[3]_i_1736_n_0 ),
        .I1(inst_n_63),
        .I2(inst_n_35),
        .I3(inst_n_68),
        .I4(inst_n_75),
        .I5(inst_n_62),
        .O(\vga_r[3]_i_1740_n_0 ));
  LUT6 #(
    .INIT(64'h6AA9955695566AA9)) 
    \vga_r[3]_i_1741 
       (.I0(\vga_r[3]_i_1737_n_0 ),
        .I1(inst_n_64),
        .I2(inst_n_35),
        .I3(inst_n_69),
        .I4(inst_n_68),
        .I5(inst_n_63),
        .O(\vga_r[3]_i_1741_n_0 ));
  LUT5 #(
    .INIT(32'h8E88EE8E)) 
    \vga_r[3]_i_1743 
       (.I0(inst_n_40),
        .I1(\vga_r[3]_i_1808_n_0 ),
        .I2(inst_n_45),
        .I3(inst_n_47),
        .I4(inst_n_43),
        .O(\vga_r[3]_i_1743_n_0 ));
  LUT5 #(
    .INIT(32'h8EEE888E)) 
    \vga_r[3]_i_1744 
       (.I0(\vga_r[3]_i_1809_n_0 ),
        .I1(inst_n_41),
        .I2(inst_n_46),
        .I3(inst_n_44),
        .I4(inst_n_48),
        .O(\vga_r[3]_i_1744_n_0 ));
  LUT5 #(
    .INIT(32'hFF717100)) 
    \vga_r[3]_i_1745 
       (.I0(inst_n_47),
        .I1(inst_n_45),
        .I2(inst_n_49),
        .I3(inst_n_42),
        .I4(\vga_r[3]_i_1810_n_0 ),
        .O(\vga_r[3]_i_1745_n_0 ));
  LUT5 #(
    .INIT(32'h8E88EE8E)) 
    \vga_r[3]_i_1746 
       (.I0(inst_n_43),
        .I1(\vga_r[3]_i_1811_n_0 ),
        .I2(inst_n_48),
        .I3(inst_n_50),
        .I4(inst_n_46),
        .O(\vga_r[3]_i_1746_n_0 ));
  LUT6 #(
    .INIT(64'h9669969669699669)) 
    \vga_r[3]_i_1747 
       (.I0(\vga_r[3]_i_1743_n_0 ),
        .I1(inst_n_39),
        .I2(\vga_r[3]_i_1752_n_0 ),
        .I3(inst_n_44),
        .I4(inst_n_46),
        .I5(inst_n_42),
        .O(\vga_r[3]_i_1747_n_0 ));
  LUT6 #(
    .INIT(64'h9669969669699669)) 
    \vga_r[3]_i_1748 
       (.I0(\vga_r[3]_i_1744_n_0 ),
        .I1(\vga_r[3]_i_1808_n_0 ),
        .I2(inst_n_40),
        .I3(inst_n_45),
        .I4(inst_n_47),
        .I5(inst_n_43),
        .O(\vga_r[3]_i_1748_n_0 ));
  LUT6 #(
    .INIT(64'h95A96A566A5695A9)) 
    \vga_r[3]_i_1749 
       (.I0(\vga_r[3]_i_1745_n_0 ),
        .I1(inst_n_46),
        .I2(inst_n_44),
        .I3(inst_n_48),
        .I4(inst_n_41),
        .I5(\vga_r[3]_i_1809_n_0 ),
        .O(\vga_r[3]_i_1749_n_0 ));
  LUT6 #(
    .INIT(64'h95A96A566A5695A9)) 
    \vga_r[3]_i_1750 
       (.I0(\vga_r[3]_i_1746_n_0 ),
        .I1(inst_n_47),
        .I2(inst_n_45),
        .I3(inst_n_49),
        .I4(inst_n_42),
        .I5(\vga_r[3]_i_1810_n_0 ),
        .O(\vga_r[3]_i_1750_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1751 
       (.I0(inst_n_44),
        .I1(inst_n_40),
        .I2(inst_n_42),
        .O(\vga_r[3]_i_1751_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1752 
       (.I0(inst_n_45),
        .I1(inst_n_41),
        .I2(inst_n_43),
        .O(\vga_r[3]_i_1752_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1753 
       (.I0(inst_n_51),
        .I1(inst_n_40),
        .I2(inst_n_42),
        .O(\vga_r[3]_i_1753_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1754 
       (.I0(inst_n_39),
        .I1(inst_n_41),
        .I2(inst_n_43),
        .O(\vga_r[3]_i_1754_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vga_r[3]_i_1756 
       (.I0(inst_n_76),
        .I1(inst_n_83),
        .O(\vga_r[3]_i_1756_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vga_r[3]_i_1757 
       (.I0(inst_n_77),
        .I1(inst_n_76),
        .O(\vga_r[3]_i_1757_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vga_r[3]_i_1758 
       (.I0(inst_n_78),
        .I1(inst_n_77),
        .O(\vga_r[3]_i_1758_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vga_r[3]_i_1759 
       (.I0(inst_n_79),
        .I1(inst_n_78),
        .O(\vga_r[3]_i_1759_n_0 ));
  LUT5 #(
    .INIT(32'h60990090)) 
    \vga_r[3]_i_1771 
       (.I0(inst_n_65),
        .I1(inst_n_70),
        .I2(inst_n_71),
        .I3(inst_n_35),
        .I4(inst_n_30),
        .O(\vga_r[3]_i_1771_n_0 ));
  LUT5 #(
    .INIT(32'h60990090)) 
    \vga_r[3]_i_1772 
       (.I0(inst_n_30),
        .I1(inst_n_71),
        .I2(inst_n_27),
        .I3(inst_n_35),
        .I4(inst_n_31),
        .O(\vga_r[3]_i_1772_n_0 ));
  LUT5 #(
    .INIT(32'h60990090)) 
    \vga_r[3]_i_1773 
       (.I0(inst_n_31),
        .I1(inst_n_27),
        .I2(inst_n_28),
        .I3(inst_n_35),
        .I4(inst_n_32),
        .O(\vga_r[3]_i_1773_n_0 ));
  LUT6 #(
    .INIT(64'h00E8E800E80000E8)) 
    \vga_r[3]_i_1774 
       (.I0(inst_n_33),
        .I1(inst_n_26),
        .I2(inst_n_29),
        .I3(inst_n_32),
        .I4(inst_n_35),
        .I5(inst_n_28),
        .O(\vga_r[3]_i_1774_n_0 ));
  LUT6 #(
    .INIT(64'h6AA9955695566AA9)) 
    \vga_r[3]_i_1775 
       (.I0(\vga_r[3]_i_1771_n_0 ),
        .I1(inst_n_65),
        .I2(inst_n_35),
        .I3(inst_n_70),
        .I4(inst_n_69),
        .I5(inst_n_64),
        .O(\vga_r[3]_i_1775_n_0 ));
  LUT6 #(
    .INIT(64'h6AA9955695566AA9)) 
    \vga_r[3]_i_1776 
       (.I0(\vga_r[3]_i_1772_n_0 ),
        .I1(inst_n_30),
        .I2(inst_n_35),
        .I3(inst_n_71),
        .I4(inst_n_70),
        .I5(inst_n_65),
        .O(\vga_r[3]_i_1776_n_0 ));
  LUT6 #(
    .INIT(64'h6AA9955695566AA9)) 
    \vga_r[3]_i_1777 
       (.I0(\vga_r[3]_i_1773_n_0 ),
        .I1(inst_n_31),
        .I2(inst_n_35),
        .I3(inst_n_27),
        .I4(inst_n_71),
        .I5(inst_n_30),
        .O(\vga_r[3]_i_1777_n_0 ));
  LUT6 #(
    .INIT(64'h6AA9955695566AA9)) 
    \vga_r[3]_i_1778 
       (.I0(\vga_r[3]_i_1774_n_0 ),
        .I1(inst_n_32),
        .I2(inst_n_35),
        .I3(inst_n_28),
        .I4(inst_n_27),
        .I5(inst_n_31),
        .O(\vga_r[3]_i_1778_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vga_r[3]_i_1779 
       (.I0(inst_n_8),
        .O(\vga_r[3]_i_1779_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vga_r[3]_i_1780 
       (.I0(y[0]),
        .O(\vga_r[3]_i_1780_n_0 ));
  LUT5 #(
    .INIT(32'h1FFFE000)) 
    \vga_r[3]_i_1781 
       (.I0(y[0]),
        .I1(y[1]),
        .I2(y[2]),
        .I3(y[3]),
        .I4(y[4]),
        .O(\vga_r[3]_i_1781_n_0 ));
  LUT4 #(
    .INIT(16'h57A8)) 
    \vga_r[3]_i_1782 
       (.I0(y[2]),
        .I1(y[0]),
        .I2(y[1]),
        .I3(y[3]),
        .O(\vga_r[3]_i_1782_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \vga_r[3]_i_1783 
       (.I0(y[1]),
        .I1(y[0]),
        .I2(y[2]),
        .O(\vga_r[3]_i_1783_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \vga_r[3]_i_1784 
       (.I0(y[1]),
        .I1(y[0]),
        .O(\vga_r[3]_i_1784_n_0 ));
  LUT4 #(
    .INIT(16'hAAA9)) 
    \vga_r[3]_i_1794 
       (.I0(y[8]),
        .I1(y[6]),
        .I2(inst_n_20),
        .I3(y[7]),
        .O(\vga_r[3]_i_1794_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEEEA00001115)) 
    \vga_r[3]_i_1795 
       (.I0(y[6]),
        .I1(inst_n_25),
        .I2(y[1]),
        .I3(y[0]),
        .I4(y[5]),
        .I5(y[7]),
        .O(\vga_r[3]_i_1795_n_0 ));
  LUT6 #(
    .INIT(64'hBAAAAAAA45555555)) 
    \vga_r[3]_i_1796 
       (.I0(y[5]),
        .I1(inst_n_19),
        .I2(y[4]),
        .I3(y[3]),
        .I4(y[2]),
        .I5(y[6]),
        .O(\vga_r[3]_i_1796_n_0 ));
  LUT6 #(
    .INIT(64'h808080007F7F7FFF)) 
    \vga_r[3]_i_1797 
       (.I0(y[2]),
        .I1(y[3]),
        .I2(y[4]),
        .I3(y[1]),
        .I4(y[0]),
        .I5(y[5]),
        .O(\vga_r[3]_i_1797_n_0 ));
  LUT5 #(
    .INIT(32'h8E88EE8E)) 
    \vga_r[3]_i_1800 
       (.I0(\vga_r[3]_i_1880_n_0 ),
        .I1(inst_n_44),
        .I2(inst_n_49),
        .I3(inst_n_21),
        .I4(inst_n_47),
        .O(\vga_r[3]_i_1800_n_0 ));
  LUT5 #(
    .INIT(32'h8EEE888E)) 
    \vga_r[3]_i_1801 
       (.I0(\vga_r[3]_i_1881_n_0 ),
        .I1(inst_n_45),
        .I2(inst_n_50),
        .I3(inst_n_48),
        .I4(inst_n_22),
        .O(\vga_r[3]_i_1801_n_0 ));
  LUT5 #(
    .INIT(32'h8EEE888E)) 
    \vga_r[3]_i_1802 
       (.I0(\vga_r[3]_i_1882_n_0 ),
        .I1(inst_n_46),
        .I2(inst_n_21),
        .I3(inst_n_49),
        .I4(inst_n_23),
        .O(\vga_r[3]_i_1802_n_0 ));
  LUT5 #(
    .INIT(32'h8E88EE8E)) 
    \vga_r[3]_i_1803 
       (.I0(inst_n_47),
        .I1(\vga_r[3]_i_1883_n_0 ),
        .I2(inst_n_22),
        .I3(inst_n_24),
        .I4(inst_n_50),
        .O(\vga_r[3]_i_1803_n_0 ));
  LUT6 #(
    .INIT(64'h9669969669699669)) 
    \vga_r[3]_i_1804 
       (.I0(\vga_r[3]_i_1800_n_0 ),
        .I1(inst_n_43),
        .I2(\vga_r[3]_i_1811_n_0 ),
        .I3(inst_n_48),
        .I4(inst_n_50),
        .I5(inst_n_46),
        .O(\vga_r[3]_i_1804_n_0 ));
  LUT6 #(
    .INIT(64'h9669969669699669)) 
    \vga_r[3]_i_1805 
       (.I0(\vga_r[3]_i_1801_n_0 ),
        .I1(inst_n_44),
        .I2(\vga_r[3]_i_1880_n_0 ),
        .I3(inst_n_49),
        .I4(inst_n_21),
        .I5(inst_n_47),
        .O(\vga_r[3]_i_1805_n_0 ));
  LUT6 #(
    .INIT(64'h95A96A566A5695A9)) 
    \vga_r[3]_i_1806 
       (.I0(\vga_r[3]_i_1802_n_0 ),
        .I1(inst_n_50),
        .I2(inst_n_48),
        .I3(inst_n_22),
        .I4(inst_n_45),
        .I5(\vga_r[3]_i_1881_n_0 ),
        .O(\vga_r[3]_i_1806_n_0 ));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    \vga_r[3]_i_1807 
       (.I0(\vga_r[3]_i_1803_n_0 ),
        .I1(inst_n_46),
        .I2(\vga_r[3]_i_1882_n_0 ),
        .I3(inst_n_21),
        .I4(inst_n_49),
        .I5(inst_n_23),
        .O(\vga_r[3]_i_1807_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1808 
       (.I0(inst_n_42),
        .I1(inst_n_44),
        .I2(inst_n_46),
        .O(\vga_r[3]_i_1808_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1809 
       (.I0(inst_n_43),
        .I1(inst_n_45),
        .I2(inst_n_47),
        .O(\vga_r[3]_i_1809_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1810 
       (.I0(inst_n_48),
        .I1(inst_n_44),
        .I2(inst_n_46),
        .O(\vga_r[3]_i_1810_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1811 
       (.I0(inst_n_49),
        .I1(inst_n_45),
        .I2(inst_n_47),
        .O(\vga_r[3]_i_1811_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \vga_r[3]_i_1859 
       (.I0(inst_n_28),
        .I1(inst_n_35),
        .I2(inst_n_32),
        .O(\vga_r[3]_i_1859_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \vga_r[3]_i_1860 
       (.I0(inst_n_33),
        .I1(inst_n_29),
        .I2(inst_n_26),
        .O(\vga_r[3]_i_1860_n_0 ));
  LUT5 #(
    .INIT(32'h8E88EE8E)) 
    \vga_r[3]_i_1872 
       (.I0(\vga_r[3]_i_1962_n_0 ),
        .I1(inst_n_48),
        .I2(inst_n_23),
        .I3(inst_n_15),
        .I4(inst_n_21),
        .O(\vga_r[3]_i_1872_n_0 ));
  LUT5 #(
    .INIT(32'h8EEE888E)) 
    \vga_r[3]_i_1873 
       (.I0(\vga_r[3]_i_1963_n_0 ),
        .I1(inst_n_49),
        .I2(inst_n_24),
        .I3(inst_n_22),
        .I4(inst_n_16),
        .O(\vga_r[3]_i_1873_n_0 ));
  LUT5 #(
    .INIT(32'h8EEE888E)) 
    \vga_r[3]_i_1874 
       (.I0(\vga_r[3]_i_1964_n_0 ),
        .I1(inst_n_50),
        .I2(inst_n_15),
        .I3(inst_n_23),
        .I4(inst_n_17),
        .O(\vga_r[3]_i_1874_n_0 ));
  LUT5 #(
    .INIT(32'h8E88EE8E)) 
    \vga_r[3]_i_1875 
       (.I0(inst_n_21),
        .I1(\vga_r[3]_i_1965_n_0 ),
        .I2(inst_n_16),
        .I3(inst_n_18),
        .I4(inst_n_24),
        .O(\vga_r[3]_i_1875_n_0 ));
  LUT6 #(
    .INIT(64'h9669969669699669)) 
    \vga_r[3]_i_1876 
       (.I0(\vga_r[3]_i_1872_n_0 ),
        .I1(inst_n_47),
        .I2(\vga_r[3]_i_1883_n_0 ),
        .I3(inst_n_22),
        .I4(inst_n_24),
        .I5(inst_n_50),
        .O(\vga_r[3]_i_1876_n_0 ));
  LUT6 #(
    .INIT(64'h9669969669699669)) 
    \vga_r[3]_i_1877 
       (.I0(\vga_r[3]_i_1873_n_0 ),
        .I1(inst_n_48),
        .I2(\vga_r[3]_i_1962_n_0 ),
        .I3(inst_n_23),
        .I4(inst_n_15),
        .I5(inst_n_21),
        .O(\vga_r[3]_i_1877_n_0 ));
  LUT6 #(
    .INIT(64'h95A96A566A5695A9)) 
    \vga_r[3]_i_1878 
       (.I0(\vga_r[3]_i_1874_n_0 ),
        .I1(inst_n_24),
        .I2(inst_n_22),
        .I3(inst_n_16),
        .I4(inst_n_49),
        .I5(\vga_r[3]_i_1963_n_0 ),
        .O(\vga_r[3]_i_1878_n_0 ));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    \vga_r[3]_i_1879 
       (.I0(\vga_r[3]_i_1875_n_0 ),
        .I1(inst_n_50),
        .I2(\vga_r[3]_i_1964_n_0 ),
        .I3(inst_n_15),
        .I4(inst_n_23),
        .I5(inst_n_17),
        .O(\vga_r[3]_i_1879_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1880 
       (.I0(inst_n_46),
        .I1(inst_n_48),
        .I2(inst_n_50),
        .O(\vga_r[3]_i_1880_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1881 
       (.I0(inst_n_47),
        .I1(inst_n_49),
        .I2(inst_n_21),
        .O(\vga_r[3]_i_1881_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1882 
       (.I0(inst_n_22),
        .I1(inst_n_48),
        .I2(inst_n_50),
        .O(\vga_r[3]_i_1882_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1883 
       (.I0(inst_n_23),
        .I1(inst_n_49),
        .I2(inst_n_21),
        .O(\vga_r[3]_i_1883_n_0 ));
  LUT5 #(
    .INIT(32'h8E88EE8E)) 
    \vga_r[3]_i_1954 
       (.I0(\vga_r[3]_i_2020_n_0 ),
        .I1(inst_n_22),
        .I2(inst_n_17),
        .I3(inst_n_9),
        .I4(inst_n_15),
        .O(\vga_r[3]_i_1954_n_0 ));
  LUT5 #(
    .INIT(32'h8EEE888E)) 
    \vga_r[3]_i_1955 
       (.I0(\vga_r[3]_i_2021_n_0 ),
        .I1(inst_n_23),
        .I2(inst_n_18),
        .I3(inst_n_16),
        .I4(inst_n_10),
        .O(\vga_r[3]_i_1955_n_0 ));
  LUT5 #(
    .INIT(32'h8E88EE8E)) 
    \vga_r[3]_i_1956 
       (.I0(inst_n_24),
        .I1(\vga_r[3]_i_2022_n_0 ),
        .I2(inst_n_9),
        .I3(inst_n_11),
        .I4(inst_n_17),
        .O(\vga_r[3]_i_1956_n_0 ));
  LUT5 #(
    .INIT(32'h8E88EE8E)) 
    \vga_r[3]_i_1957 
       (.I0(inst_n_15),
        .I1(\vga_r[3]_i_2023_n_0 ),
        .I2(inst_n_10),
        .I3(inst_n_12),
        .I4(inst_n_18),
        .O(\vga_r[3]_i_1957_n_0 ));
  LUT6 #(
    .INIT(64'h9669969669699669)) 
    \vga_r[3]_i_1958 
       (.I0(\vga_r[3]_i_1954_n_0 ),
        .I1(inst_n_21),
        .I2(\vga_r[3]_i_1965_n_0 ),
        .I3(inst_n_16),
        .I4(inst_n_18),
        .I5(inst_n_24),
        .O(\vga_r[3]_i_1958_n_0 ));
  LUT6 #(
    .INIT(64'h9669969669699669)) 
    \vga_r[3]_i_1959 
       (.I0(\vga_r[3]_i_1955_n_0 ),
        .I1(inst_n_22),
        .I2(\vga_r[3]_i_2020_n_0 ),
        .I3(inst_n_17),
        .I4(inst_n_9),
        .I5(inst_n_15),
        .O(\vga_r[3]_i_1959_n_0 ));
  LUT6 #(
    .INIT(64'h95A96A566A5695A9)) 
    \vga_r[3]_i_1960 
       (.I0(\vga_r[3]_i_1956_n_0 ),
        .I1(inst_n_18),
        .I2(inst_n_16),
        .I3(inst_n_10),
        .I4(inst_n_23),
        .I5(\vga_r[3]_i_2021_n_0 ),
        .O(\vga_r[3]_i_1960_n_0 ));
  LUT6 #(
    .INIT(64'h9669969669699669)) 
    \vga_r[3]_i_1961 
       (.I0(\vga_r[3]_i_1957_n_0 ),
        .I1(inst_n_24),
        .I2(\vga_r[3]_i_2022_n_0 ),
        .I3(inst_n_9),
        .I4(inst_n_11),
        .I5(inst_n_17),
        .O(\vga_r[3]_i_1961_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1962 
       (.I0(inst_n_50),
        .I1(inst_n_22),
        .I2(inst_n_24),
        .O(\vga_r[3]_i_1962_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1963 
       (.I0(inst_n_21),
        .I1(inst_n_23),
        .I2(inst_n_15),
        .O(\vga_r[3]_i_1963_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1964 
       (.I0(inst_n_16),
        .I1(inst_n_22),
        .I2(inst_n_24),
        .O(\vga_r[3]_i_1964_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_1965 
       (.I0(inst_n_17),
        .I1(inst_n_23),
        .I2(inst_n_15),
        .O(\vga_r[3]_i_1965_n_0 ));
  LUT5 #(
    .INIT(32'h8E88EE8E)) 
    \vga_r[3]_i_2012 
       (.I0(\vga_r[3]_i_2067_n_0 ),
        .I1(inst_n_16),
        .I2(inst_n_11),
        .I3(inst_n_7),
        .I4(inst_n_9),
        .O(\vga_r[3]_i_2012_n_0 ));
  LUT5 #(
    .INIT(32'h8E88EE8E)) 
    \vga_r[3]_i_2013 
       (.I0(\vga_r[3]_i_2068_n_0 ),
        .I1(inst_n_17),
        .I2(inst_n_12),
        .I3(inst_n_8),
        .I4(inst_n_10),
        .O(\vga_r[3]_i_2013_n_0 ));
  LUT5 #(
    .INIT(32'h8E88EE8E)) 
    \vga_r[3]_i_2014 
       (.I0(inst_n_18),
        .I1(\vga_r[3]_i_2069_n_0 ),
        .I2(inst_n_7),
        .I3(inst_n_9),
        .I4(inst_n_11),
        .O(\vga_r[3]_i_2014_n_0 ));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \vga_r[3]_i_2015 
       (.I0(inst_n_11),
        .I1(inst_n_9),
        .I2(inst_n_7),
        .I3(\vga_r[3]_i_2069_n_0 ),
        .I4(inst_n_18),
        .O(\vga_r[3]_i_2015_n_0 ));
  LUT6 #(
    .INIT(64'h9669969669699669)) 
    \vga_r[3]_i_2016 
       (.I0(\vga_r[3]_i_2012_n_0 ),
        .I1(inst_n_15),
        .I2(\vga_r[3]_i_2023_n_0 ),
        .I3(inst_n_10),
        .I4(inst_n_12),
        .I5(inst_n_18),
        .O(\vga_r[3]_i_2016_n_0 ));
  LUT6 #(
    .INIT(64'h9669969669699669)) 
    \vga_r[3]_i_2017 
       (.I0(\vga_r[3]_i_2013_n_0 ),
        .I1(inst_n_16),
        .I2(\vga_r[3]_i_2067_n_0 ),
        .I3(inst_n_11),
        .I4(inst_n_7),
        .I5(inst_n_9),
        .O(\vga_r[3]_i_2017_n_0 ));
  LUT6 #(
    .INIT(64'h9669969669699669)) 
    \vga_r[3]_i_2018 
       (.I0(\vga_r[3]_i_2014_n_0 ),
        .I1(inst_n_17),
        .I2(\vga_r[3]_i_2068_n_0 ),
        .I3(inst_n_12),
        .I4(inst_n_8),
        .I5(inst_n_10),
        .O(\vga_r[3]_i_2018_n_0 ));
  LUT6 #(
    .INIT(64'h6699969966969699)) 
    \vga_r[3]_i_2019 
       (.I0(inst_n_18),
        .I1(\vga_r[3]_i_2069_n_0 ),
        .I2(inst_n_9),
        .I3(inst_n_7),
        .I4(inst_n_11),
        .I5(inst_n_10),
        .O(\vga_r[3]_i_2019_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_2020 
       (.I0(inst_n_24),
        .I1(inst_n_16),
        .I2(inst_n_18),
        .O(\vga_r[3]_i_2020_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_2021 
       (.I0(inst_n_15),
        .I1(inst_n_17),
        .I2(inst_n_9),
        .O(\vga_r[3]_i_2021_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_2022 
       (.I0(inst_n_10),
        .I1(inst_n_16),
        .I2(inst_n_18),
        .O(\vga_r[3]_i_2022_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_2023 
       (.I0(inst_n_11),
        .I1(inst_n_17),
        .I2(inst_n_9),
        .O(\vga_r[3]_i_2023_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \vga_r[3]_i_2046 
       (.I0(inst_n_61),
        .I1(inst_n_56),
        .O(\vga_r[3]_i_2046_n_0 ));
  LUT4 #(
    .INIT(16'hE31C)) 
    \vga_r[3]_i_2060 
       (.I0(inst_n_10),
        .I1(inst_n_7),
        .I2(inst_n_11),
        .I3(inst_n_9),
        .O(\vga_r[3]_i_2060_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \vga_r[3]_i_2062 
       (.I0(inst_n_12),
        .I1(inst_n_8),
        .O(\vga_r[3]_i_2062_n_0 ));
  LUT6 #(
    .INIT(64'h9A96656965696569)) 
    \vga_r[3]_i_2063 
       (.I0(inst_n_9),
        .I1(inst_n_11),
        .I2(inst_n_7),
        .I3(inst_n_10),
        .I4(inst_n_12),
        .I5(inst_n_8),
        .O(\vga_r[3]_i_2063_n_0 ));
  LUT5 #(
    .INIT(32'h66969969)) 
    \vga_r[3]_i_2064 
       (.I0(inst_n_8),
        .I1(inst_n_12),
        .I2(inst_n_11),
        .I3(inst_n_7),
        .I4(inst_n_10),
        .O(\vga_r[3]_i_2064_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \vga_r[3]_i_2065 
       (.I0(inst_n_8),
        .I1(inst_n_12),
        .I2(inst_n_11),
        .I3(inst_n_7),
        .O(\vga_r[3]_i_2065_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \vga_r[3]_i_2066 
       (.I0(inst_n_12),
        .I1(inst_n_8),
        .O(\vga_r[3]_i_2066_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_2067 
       (.I0(inst_n_18),
        .I1(inst_n_10),
        .I2(inst_n_12),
        .O(\vga_r[3]_i_2067_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_2068 
       (.I0(inst_n_9),
        .I1(inst_n_11),
        .I2(inst_n_7),
        .O(\vga_r[3]_i_2068_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \vga_r[3]_i_2069 
       (.I0(inst_n_8),
        .I1(inst_n_10),
        .I2(inst_n_12),
        .O(\vga_r[3]_i_2069_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \vga_r[3]_i_2088 
       (.I0(inst_n_61),
        .I1(inst_n_56),
        .I2(inst_n_57),
        .I3(inst_n_52),
        .O(\vga_r[3]_i_2088_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \vga_r[3]_i_2089 
       (.I0(inst_n_58),
        .I1(inst_n_53),
        .I2(inst_n_57),
        .I3(inst_n_52),
        .O(\vga_r[3]_i_2089_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \vga_r[3]_i_2090 
       (.I0(inst_n_59),
        .I1(inst_n_54),
        .I2(inst_n_58),
        .I3(inst_n_53),
        .O(\vga_r[3]_i_2090_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \vga_r[3]_i_2091 
       (.I0(inst_n_55),
        .I1(inst_n_60),
        .I2(inst_n_59),
        .I3(inst_n_54),
        .O(\vga_r[3]_i_2091_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1350 
       (.CI(\vga_r_reg[3]_i_1616_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_1350_CO_UNCONNECTED [3:2],\vga_r_reg[3]_i_1350_n_2 ,\vga_r_reg[3]_i_1350_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_vga_r_reg[3]_i_1350_O_UNCONNECTED [3],\vga_r_reg[3]_i_1350_n_5 ,\vga_r_reg[3]_i_1350_n_6 ,\vga_r_reg[3]_i_1350_n_7 }),
        .S({1'b0,inst_n_51,inst_n_39,inst_n_40}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1616 
       (.CI(\vga_r_reg[3]_i_1618_n_0 ),
        .CO({\vga_r_reg[3]_i_1616_n_0 ,\vga_r_reg[3]_i_1616_n_1 ,\vga_r_reg[3]_i_1616_n_2 ,\vga_r_reg[3]_i_1616_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\vga_r_reg[3]_i_1616_n_4 ,\vga_r_reg[3]_i_1616_n_5 ,\vga_r_reg[3]_i_1616_n_6 ,\vga_r_reg[3]_i_1616_n_7 }),
        .S({inst_n_41,inst_n_42,inst_n_43,inst_n_44}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1618 
       (.CI(\vga_r_reg[3]_i_1654_n_0 ),
        .CO({\vga_r_reg[3]_i_1618_n_0 ,\vga_r_reg[3]_i_1618_n_1 ,\vga_r_reg[3]_i_1618_n_2 ,\vga_r_reg[3]_i_1618_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\vga_r_reg[3]_i_1618_n_4 ,\vga_r_reg[3]_i_1618_n_5 ,\vga_r_reg[3]_i_1618_n_6 ,\vga_r_reg[3]_i_1618_n_7 }),
        .S({inst_n_45,inst_n_46,inst_n_47,inst_n_48}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1654 
       (.CI(\vga_r_reg[3]_i_1664_n_0 ),
        .CO({\vga_r_reg[3]_i_1654_n_0 ,\vga_r_reg[3]_i_1654_n_1 ,\vga_r_reg[3]_i_1654_n_2 ,\vga_r_reg[3]_i_1654_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\vga_r_reg[3]_i_1654_n_4 ,\vga_r_reg[3]_i_1654_n_5 ,\vga_r_reg[3]_i_1654_n_6 ,\vga_r_reg[3]_i_1654_n_7 }),
        .S({inst_n_49,inst_n_50,inst_n_21,inst_n_22}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1658 
       (.CI(\vga_r_reg[3]_i_1729_n_0 ),
        .CO({\NLW_vga_r_reg[3]_i_1658_CO_UNCONNECTED [3],\vga_r_reg[3]_i_1658_n_1 ,\vga_r_reg[3]_i_1658_n_2 ,\vga_r_reg[3]_i_1658_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(abs_dy0[12:9]),
        .S({\vga_r[3]_i_1730_n_0 ,\vga_r[3]_i_1731_n_0 ,\vga_r[3]_i_1732_n_0 ,\vga_r[3]_i_1733_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1664 
       (.CI(\vga_r_reg[3]_i_1703_n_0 ),
        .CO({\vga_r_reg[3]_i_1664_n_0 ,\vga_r_reg[3]_i_1664_n_1 ,\vga_r_reg[3]_i_1664_n_2 ,\vga_r_reg[3]_i_1664_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\vga_r_reg[3]_i_1664_n_4 ,\vga_r_reg[3]_i_1664_n_5 ,\vga_r_reg[3]_i_1664_n_6 ,\vga_r_reg[3]_i_1664_n_7 }),
        .S({inst_n_23,inst_n_24,inst_n_15,inst_n_16}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1703 
       (.CI(\vga_r_reg[3]_i_1711_n_0 ),
        .CO({\vga_r_reg[3]_i_1703_n_0 ,\vga_r_reg[3]_i_1703_n_1 ,\vga_r_reg[3]_i_1703_n_2 ,\vga_r_reg[3]_i_1703_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\vga_r_reg[3]_i_1703_n_4 ,\vga_r_reg[3]_i_1703_n_5 ,\vga_r_reg[3]_i_1703_n_6 ,\vga_r_reg[3]_i_1703_n_7 }),
        .S({inst_n_17,inst_n_18,inst_n_9,inst_n_10}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1711 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_1711_n_0 ,\vga_r_reg[3]_i_1711_n_1 ,\vga_r_reg[3]_i_1711_n_2 ,\vga_r_reg[3]_i_1711_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\vga_r_reg[3]_i_1711_n_4 ,\vga_r_reg[3]_i_1711_n_5 ,\vga_r_reg[3]_i_1711_n_6 ,\vga_r_reg[3]_i_1711_n_7 }),
        .S({inst_n_11,inst_n_12,inst_n_7,\vga_r[3]_i_1779_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1714 
       (.CI(1'b0),
        .CO({\vga_r_reg[3]_i_1714_n_0 ,\vga_r_reg[3]_i_1714_n_1 ,\vga_r_reg[3]_i_1714_n_2 ,\vga_r_reg[3]_i_1714_n_3 }),
        .CYINIT(\vga_r[3]_i_1780_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(abs_dy0[4:1]),
        .S({\vga_r[3]_i_1781_n_0 ,\vga_r[3]_i_1782_n_0 ,\vga_r[3]_i_1783_n_0 ,\vga_r[3]_i_1784_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \vga_r_reg[3]_i_1729 
       (.CI(\vga_r_reg[3]_i_1714_n_0 ),
        .CO({\vga_r_reg[3]_i_1729_n_0 ,\vga_r_reg[3]_i_1729_n_1 ,\vga_r_reg[3]_i_1729_n_2 ,\vga_r_reg[3]_i_1729_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(abs_dy0[8:5]),
        .S({\vga_r[3]_i_1794_n_0 ,\vga_r[3]_i_1795_n_0 ,\vga_r[3]_i_1796_n_0 ,\vga_r[3]_i_1797_n_0 }));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
