<p>Notes go over point raised/objections made in the meeting.</p><ul><li>2.0 leave Extended Victim Cache<ul><li>Implemented or not</li></ul></li><li>Specify that micro architecture supports Rev B only</li><li>DMI Parameters in specification section<ul><li>Compare old parameters to new?</li><li>Specify parameters that DMI expects</li></ul></li><li>CCP Data interfaces<ul><li>Naming: din_update and din_fill</li><li>No last signal needed in din_fill interface</li><li>Support merging within or outside of the CCP block</li></ul></li><li>Support for designs that only allow single port memories - supporting framework</li><li>Cache replay outside of the CCP?</li><li>cache_replay signal name change (indicate nack)</li><li>cache_stall name change (indicate correctable error)</li><li>cache_no_allocate signal name change? (indicate another type of nack)</li><li>Table 8 title incorrect</li><li>Look at CCP data path<ul><li>cacheline width data buffers</li><li>minimal area</li></ul></li><li>HNT Fifo size parameter</li><li>Allocate into RTT/WTT during P0, specifics about when DMI 'accepts' responsibility for the message (and sends reply)</li><li>Fill needs to complete before RTT deallocate</li><li>Path from RTT Data to din_fill in the case of AXI interleaving</li><li>DMI write pipeline (Figure 7) title unclear</li><li>Figure 8<ul><li>allign memory write stage</li><li>CCP data read -&gt; CCP eviction data</li></ul></li><li>Clean up CCP op table (table 10)<br/><ul><li>WrSnp -&gt; SnpFill</li><li>WrSys -&gt; WrThrough?</li></ul></li><li>CCP Separate block for different cache model<ul><li>independent verification</li></ul></li><li>Â Additional Column for policy (Table 11)</li></ul>