
---------- Begin Simulation Statistics ----------
final_tick                                84697376000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 254165                       # Simulator instruction rate (inst/s)
host_mem_usage                                 664972                       # Number of bytes of host memory used
host_op_rate                                   254664                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   393.45                       # Real time elapsed on the host
host_tick_rate                              215271152                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084697                       # Number of seconds simulated
sim_ticks                                 84697376000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.693948                       # CPI: cycles per instruction
system.cpu.discardedOps                        191216                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        36687511                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.590337                       # IPC: instructions per cycle
system.cpu.numCycles                        169394752                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526151     46.43%     46.43% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691081     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958393     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132707241                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       208601                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        434063                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           71                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       634911                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          745                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1271330                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            753                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485308                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3734783                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80996                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103921                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101868                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.902420                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65389                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             692                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              403                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          169                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51380461                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51380461                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51380968                       # number of overall hits
system.cpu.dcache.overall_hits::total        51380968                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       686694                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         686694                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       694606                       # number of overall misses
system.cpu.dcache.overall_misses::total        694606                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  26110874500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  26110874500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  26110874500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  26110874500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52067155                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52067155                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52075574                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52075574                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013189                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013189                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013338                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013338                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38024.031810                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38024.031810                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 37590.914130                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37590.914130                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       193325                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3268                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    59.156977                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       551412                       # number of writebacks
system.cpu.dcache.writebacks::total            551412                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58857                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58857                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58857                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58857                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       627837                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       627837                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       635743                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       635743                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  23851750500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  23851750500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24472105499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24472105499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012058                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012058                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012208                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012208                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37990.354981                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37990.354981                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38493.708148                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38493.708148                       # average overall mshr miss latency
system.cpu.dcache.replacements                 634719                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40763401                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40763401                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       354493                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        354493                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9782219000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9782219000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41117894                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41117894                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008621                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008621                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27594.956741                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27594.956741                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          279                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          279                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       354214                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       354214                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9418102500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9418102500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008615                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008615                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26588.735905                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26588.735905                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10617060                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10617060                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       332201                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       332201                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16328655500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16328655500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949261                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949261                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030340                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030340                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49152.939034                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49152.939034                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58578                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58578                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       273623                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       273623                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14433648000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14433648000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024990                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024990                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 52750.127000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52750.127000                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           507                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7912                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939779                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    620354999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    620354999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939066                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 78466.354541                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78466.354541                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  84697376000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.976767                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52016787                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            635743                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             81.820464                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.976767                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984352                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984352                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          505                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          410                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         208938343                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        208938343                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84697376000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84697376000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84697376000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42684884                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474076                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025759                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      9700244                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9700244                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9700244                       # number of overall hits
system.cpu.icache.overall_hits::total         9700244                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          678                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            678                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          678                       # number of overall misses
system.cpu.icache.overall_misses::total           678                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53446500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53446500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53446500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53446500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9700922                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9700922                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9700922                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9700922                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000070                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000070                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000070                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000070                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78829.646018                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78829.646018                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78829.646018                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78829.646018                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          190                       # number of writebacks
system.cpu.icache.writebacks::total               190                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          678                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          678                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          678                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          678                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52768500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52768500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52768500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52768500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77829.646018                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77829.646018                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77829.646018                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77829.646018                       # average overall mshr miss latency
system.cpu.icache.replacements                    190                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9700244                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9700244                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          678                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           678                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53446500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53446500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9700922                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9700922                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78829.646018                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78829.646018                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          678                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          678                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52768500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52768500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77829.646018                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77829.646018                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  84697376000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           443.440188                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9700922                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               678                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14308.144543                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   443.440188                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.866094                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.866094                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          382                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          38804366                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         38804366                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84697376000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84697376000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84697376000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  84697376000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196363                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   20                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               410928                       # number of demand (read+write) hits
system.l2.demand_hits::total                   410948                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  20                       # number of overall hits
system.l2.overall_hits::.cpu.data              410928                       # number of overall hits
system.l2.overall_hits::total                  410948                       # number of overall hits
system.l2.demand_misses::.cpu.inst                658                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             224815                       # number of demand (read+write) misses
system.l2.demand_misses::total                 225473                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               658                       # number of overall misses
system.l2.overall_misses::.cpu.data            224815                       # number of overall misses
system.l2.overall_misses::total                225473                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51523000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  19200604500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19252127500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51523000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  19200604500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19252127500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              678                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           635743                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               636421                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             678                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          635743                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              636421                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.970501                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.353626                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.354283                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.970501                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.353626                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.354283                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78302.431611                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85406.242911                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85385.511791                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78302.431611                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85406.242911                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85385.511791                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              139176                       # number of writebacks
system.l2.writebacks::total                    139176                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        224811                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            225469                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       224811                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           225469                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44943000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16952163500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16997106500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44943000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16952163500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16997106500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.970501                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.353619                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.354276                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.970501                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.353619                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.354276                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68302.431611                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75406.290173                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75385.558547                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68302.431611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75406.290173                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75385.558547                       # average overall mshr miss latency
system.l2.replacements                         209327                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       551412                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           551412                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       551412                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       551412                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          187                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              187                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          187                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          187                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            129794                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                129794                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          143829                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              143829                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  12658787000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12658787000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        273623                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            273623                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.525647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.525647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88012.758206                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88012.758206                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       143829                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         143829                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11220497000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11220497000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.525647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.525647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78012.758206                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78012.758206                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51523000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51523000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          678                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            678                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.970501                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.970501                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78302.431611                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78302.431611                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44943000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44943000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.970501                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.970501                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68302.431611                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68302.431611                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        281134                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            281134                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        80986                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           80986                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6541817500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6541817500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       362120                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        362120                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.223644                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.223644                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80777.140493                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80777.140493                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        80982                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        80982                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5731666500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5731666500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.223633                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.223633                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70777.043047                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70777.043047                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  84697376000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16025.933654                       # Cycle average of tags in use
system.l2.tags.total_refs                     1271235                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    225711                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.632136                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.890856                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        53.847338                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15941.195460                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001885                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.972973                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978145                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          265                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2455                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11448                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2195                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20565855                       # Number of tag accesses
system.l2.tags.data_accesses                 20565855                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84697376000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    139176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    224566.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012285580500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8296                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8296                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              599782                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             131066                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      225469                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     139176                       # Number of write requests accepted
system.mem_ctrls.readBursts                    225469                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   139176                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    245                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.72                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                225469                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               139176                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  161292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   60840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         8296                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.148264                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.971774                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     51.815169                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8203     98.88%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           24      0.29%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           59      0.71%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.01%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8296                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8296                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.773987                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.743831                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.018646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5178     62.42%     62.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               68      0.82%     63.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2815     33.93%     97.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              221      2.66%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.12%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8296                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   15680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                14430016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8907264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    170.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    105.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   84697240000                       # Total gap between requests
system.mem_ctrls.avgGap                     232273.14                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42112                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     14372224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      8906048                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 497205.486035364273                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 169689129.448355048895                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 105151403.982102110982                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          658                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       224811                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       139176                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17974000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   7686720000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2032358767500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27316.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34191.92                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  14602796.23                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     14387904                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      14430016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      8907264                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      8907264                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          658                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       224811                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         225469                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       139176                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        139176                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       497205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    169874259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        170371465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       497205                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       497205                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    105165761                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       105165761                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    105165761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       497205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    169874259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       275537226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               225224                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              139157                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        14027                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13900                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        14375                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13873                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        14067                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13923                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        14299                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        14186                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13438                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13536                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        14294                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        14059                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        14254                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        14573                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        14261                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        14159                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         8583                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8464                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9019                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8566                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         8808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         8792                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9054                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         8756                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         8207                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8340                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8837                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8503                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8666                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         8968                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         8823                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8771                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3481744000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1126120000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7704694000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15459.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34209.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              144977                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              85133                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            64.37                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           61.18                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       134266                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   173.685550                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   104.677708                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   239.756678                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        91714     68.31%     68.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        19396     14.45%     82.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3108      2.31%     85.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1936      1.44%     86.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9790      7.29%     93.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1085      0.81%     94.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          521      0.39%     95.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          435      0.32%     95.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6281      4.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       134266                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              14414336                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            8906048                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              170.186335                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              105.151404                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.15                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               63.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  84697376000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       481850040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       256101780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      804321000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     365619240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6685439280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  23704469730                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  12562133760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   44859934830                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   529.649641                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  32413950250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2828020000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  49455405750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       476844900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       253437690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      803778360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     360780300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6685439280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  23683529640                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  12579767520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   44843577690                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   529.456517                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  32459372250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2828020000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  49409983750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  84697376000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              81640                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       139176                       # Transaction distribution
system.membus.trans_dist::CleanEvict            69418                       # Transaction distribution
system.membus.trans_dist::ReadExReq            143829                       # Transaction distribution
system.membus.trans_dist::ReadExResp           143829                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         81640                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       659532                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 659532                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     23337280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                23337280                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            225469                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  225469    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              225469                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  84697376000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1033404500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1217421250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            362798                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       690588                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          190                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          153458                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           273623                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          273623                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           678                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       362120                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1546                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1906205                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1907751                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        55552                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     75977920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               76033472                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          209327                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8907264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           845748                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000986                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031687                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 844922     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    818      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             845748                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  84697376000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1187267000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1017000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         953616496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
