<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>D:\Libraries\Documents\FPGA\FPGA\Tang_Nano_Implemenation\Tang_Nano_CPU\impl\synthesize\rev_1\synlog\Tang_Nano_CPU_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>CPU|clk</data>
<data>81.3 MHz</data>
<data>69.1 MHz</data>
<data>-2.171</data>
</row>
<row>
<data>TRI_BUF|F_inferred_clock</data>
<data>262.3 MHz</data>
<data>223.0 MHz</data>
<data>-0.673</data>
</row>
<row>
<data>System</data>
<data>100.0 MHz</data>
<data>85.1 MHz</data>
<data>-1.750</data>
</row>
</report_table>
