

================================================================
== Vitis HLS Report for 'dec_MIMD_Pipeline_VITIS_LOOP_19_1'
================================================================
* Date:           Thu May  2 22:04:07 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       61|       61|  0.610 us|  0.610 us|   61|   61|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_19_1  |       59|       59|        11|          1|          1|    50|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    178|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     289|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     289|    282|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln19_fu_150_p2                 |         +|   0|  0|  14|           6|           1|
    |add_ln21_fu_168_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln22_fu_194_p2                 |         +|   0|  0|  71|          64|          64|
    |icmp_ln19_fu_144_p2                |      icmp|   0|  0|  14|           6|           5|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter9  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 178|         144|         139|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    6|         12|
    |gmem0_blk_n_AR           |   9|          2|    1|          2|
    |gmem0_blk_n_R            |   9|          2|    1|          2|
    |gmem1_blk_n_AR           |   9|          2|    1|          2|
    |gmem1_blk_n_R            |   9|          2|    1|          2|
    |i_1_fu_70                |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|   18|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg  |   1|   0|    1|          0|
    |gmem0_addr_read_reg_258           |  32|   0|   32|          0|
    |gmem0_addr_reg_246                |  64|   0|   64|          0|
    |gmem1_addr_read_reg_263           |  32|   0|   32|          0|
    |gmem1_addr_reg_252                |  64|   0|   64|          0|
    |i_1_fu_70                         |   6|   0|    6|          0|
    |i_reg_237                         |   6|   0|    6|          0|
    |i_reg_237                         |  64|  32|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 289|  32|  231|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_19_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_19_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_19_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_19_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_19_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  dec_MIMD_Pipeline_VITIS_LOOP_19_1|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   32|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   32|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|   32|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|   32|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|    9|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                              gmem1|       pointer|
|a                     |   in|   64|     ap_none|                                  a|        scalar|
|b                     |   in|   64|     ap_none|                                  b|        scalar|
|data_a_address0       |  out|    6|   ap_memory|                             data_a|         array|
|data_a_ce0            |  out|    1|   ap_memory|                             data_a|         array|
|data_a_we0            |  out|    1|   ap_memory|                             data_a|         array|
|data_a_d0             |  out|   32|   ap_memory|                             data_a|         array|
|data_b_address0       |  out|    6|   ap_memory|                             data_b|         array|
|data_b_ce0            |  out|    1|   ap_memory|                             data_b|         array|
|data_b_we0            |  out|    1|   ap_memory|                             data_b|         array|
|data_b_d0             |  out|   32|   ap_memory|                             data_b|         array|
+----------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.10>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [HLS/core.c:19->HLS/core.c:136]   --->   Operation 14 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 50, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 50, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%b_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %b"   --->   Operation 17 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a"   --->   Operation 18 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln19 = store i6 0, i6 %i_1" [HLS/core.c:19->HLS/core.c:136]   --->   Operation 19 'store' 'store_ln19' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i = load i6 %i_1" [HLS/core.c:19->HLS/core.c:136]   --->   Operation 21 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.82ns)   --->   "%icmp_ln19 = icmp_eq  i6 %i, i6 50" [HLS/core.c:19->HLS/core.c:136]   --->   Operation 24 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.82ns)   --->   "%add_ln19 = add i6 %i, i6 1" [HLS/core.c:19->HLS/core.c:136]   --->   Operation 25 'add' 'add_ln19' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %for.inc.i.split, void %sw.epilog.loopexit11.exitStub" [HLS/core.c:19->HLS/core.c:136]   --->   Operation 26 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %i, i2 0" [HLS/core.c:21->HLS/core.c:136]   --->   Operation 27 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i8 %shl_ln1" [HLS/core.c:21->HLS/core.c:136]   --->   Operation 28 'zext' 'zext_ln21' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.52ns)   --->   "%add_ln21 = add i64 %zext_ln21, i64 %a_read" [HLS/core.c:21->HLS/core.c:136]   --->   Operation 29 'add' 'add_ln21' <Predicate = (!icmp_ln19)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln21, i32 2, i32 63" [HLS/core.c:21->HLS/core.c:136]   --->   Operation 30 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i62 %trunc_ln1" [HLS/core.c:21->HLS/core.c:136]   --->   Operation 31 'sext' 'sext_ln21' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln21" [HLS/core.c:21->HLS/core.c:136]   --->   Operation 32 'getelementptr' 'gmem0_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (3.52ns)   --->   "%add_ln22 = add i64 %zext_ln21, i64 %b_read" [HLS/core.c:22->HLS/core.c:136]   --->   Operation 33 'add' 'add_ln22' <Predicate = (!icmp_ln19)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln22, i32 2, i32 63" [HLS/core.c:22->HLS/core.c:136]   --->   Operation 34 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i62 %trunc_ln2" [HLS/core.c:22->HLS/core.c:136]   --->   Operation 35 'sext' 'sext_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln22" [HLS/core.c:22->HLS/core.c:136]   --->   Operation 36 'getelementptr' 'gmem1_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln19 = store i6 %add_ln19, i6 %i_1" [HLS/core.c:19->HLS/core.c:136]   --->   Operation 37 'store' 'store_ln19' <Predicate = (!icmp_ln19)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 38 [8/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i32 1" [HLS/core.c:21->HLS/core.c:136]   --->   Operation 38 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 39 [8/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 1" [HLS/core.c:22->HLS/core.c:136]   --->   Operation 39 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 40 [7/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i32 1" [HLS/core.c:21->HLS/core.c:136]   --->   Operation 40 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 41 [7/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 1" [HLS/core.c:22->HLS/core.c:136]   --->   Operation 41 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 42 [6/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i32 1" [HLS/core.c:21->HLS/core.c:136]   --->   Operation 42 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 43 [6/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 1" [HLS/core.c:22->HLS/core.c:136]   --->   Operation 43 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 44 [5/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i32 1" [HLS/core.c:21->HLS/core.c:136]   --->   Operation 44 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 45 [5/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 1" [HLS/core.c:22->HLS/core.c:136]   --->   Operation 45 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 46 [4/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i32 1" [HLS/core.c:21->HLS/core.c:136]   --->   Operation 46 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 47 [4/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 1" [HLS/core.c:22->HLS/core.c:136]   --->   Operation 47 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 48 [3/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i32 1" [HLS/core.c:21->HLS/core.c:136]   --->   Operation 48 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 49 [3/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 1" [HLS/core.c:22->HLS/core.c:136]   --->   Operation 49 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 50 [2/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i32 1" [HLS/core.c:21->HLS/core.c:136]   --->   Operation 50 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 51 [2/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 1" [HLS/core.c:22->HLS/core.c:136]   --->   Operation 51 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 52 [1/8] (7.30ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem0_addr, i32 1" [HLS/core.c:21->HLS/core.c:136]   --->   Operation 52 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 53 [1/8] (7.30ns)   --->   "%gmem1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem1_addr, i32 1" [HLS/core.c:22->HLS/core.c:136]   --->   Operation 53 'readreq' 'gmem1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 54 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %gmem0_addr" [HLS/core.c:21->HLS/core.c:136]   --->   Operation 54 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 55 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %gmem1_addr" [HLS/core.c:22->HLS/core.c:136]   --->   Operation 55 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i6 %i" [HLS/core.c:19->HLS/core.c:136]   --->   Operation 56 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS/core.c:19->HLS/core.c:136]   --->   Operation 57 'specpipeline' 'specpipeline_ln19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln19 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50" [HLS/core.c:19->HLS/core.c:136]   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [HLS/core.c:19->HLS/core.c:136]   --->   Operation 59 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%data_a_addr_1 = getelementptr i32 %data_a, i64 0, i64 %zext_ln19" [HLS/core.c:21->HLS/core.c:136]   --->   Operation 60 'getelementptr' 'data_a_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (3.25ns)   --->   "%store_ln21 = store i32 %gmem0_addr_read, i6 %data_a_addr_1" [HLS/core.c:21->HLS/core.c:136]   --->   Operation 61 'store' 'store_ln21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%data_b_addr_1 = getelementptr i32 %data_b, i64 0, i64 %zext_ln19" [HLS/core.c:22->HLS/core.c:136]   --->   Operation 62 'getelementptr' 'data_b_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (3.25ns)   --->   "%store_ln22 = store i32 %gmem1_addr_read, i6 %data_b_addr_1" [HLS/core.c:22->HLS/core.c:136]   --->   Operation 63 'store' 'store_ln22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.inc.i" [HLS/core.c:19->HLS/core.c:136]   --->   Operation 64 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_a]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_b]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                    (alloca           ) [ 010000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
b_read                 (read             ) [ 000000000000]
a_read                 (read             ) [ 000000000000]
store_ln19             (store            ) [ 000000000000]
br_ln0                 (br               ) [ 000000000000]
i                      (load             ) [ 011111111111]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
icmp_ln19              (icmp             ) [ 011111111110]
add_ln19               (add              ) [ 000000000000]
br_ln19                (br               ) [ 000000000000]
shl_ln1                (bitconcatenate   ) [ 000000000000]
zext_ln21              (zext             ) [ 000000000000]
add_ln21               (add              ) [ 000000000000]
trunc_ln1              (partselect       ) [ 000000000000]
sext_ln21              (sext             ) [ 000000000000]
gmem0_addr             (getelementptr    ) [ 011111111110]
add_ln22               (add              ) [ 000000000000]
trunc_ln2              (partselect       ) [ 000000000000]
sext_ln22              (sext             ) [ 000000000000]
gmem1_addr             (getelementptr    ) [ 011111111110]
store_ln19             (store            ) [ 000000000000]
gmem0_load_req         (readreq          ) [ 000000000000]
gmem1_load_req         (readreq          ) [ 000000000000]
gmem0_addr_read        (read             ) [ 010000000001]
gmem1_addr_read        (read             ) [ 010000000001]
zext_ln19              (zext             ) [ 000000000000]
specpipeline_ln19      (specpipeline     ) [ 000000000000]
speclooptripcount_ln19 (speclooptripcount) [ 000000000000]
specloopname_ln19      (specloopname     ) [ 000000000000]
data_a_addr_1          (getelementptr    ) [ 000000000000]
store_ln21             (store            ) [ 000000000000]
data_b_addr_1          (getelementptr    ) [ 000000000000]
store_ln22             (store            ) [ 000000000000]
br_ln19                (br               ) [ 000000000000]
ret_ln0                (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_a">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_a"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_b">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_b"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="i_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="b_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="a_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_readreq_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="1"/>
<pin id="89" dir="0" index="2" bw="1" slack="0"/>
<pin id="90" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem0_load_req/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_readreq_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="1"/>
<pin id="96" dir="0" index="2" bw="1" slack="0"/>
<pin id="97" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem1_load_req/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="gmem0_addr_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="9"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/10 "/>
</bind>
</comp>

<comp id="105" class="1004" name="gmem1_addr_read_read_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="9"/>
<pin id="108" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/10 "/>
</bind>
</comp>

<comp id="110" class="1004" name="data_a_addr_1_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="6" slack="0"/>
<pin id="114" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_a_addr_1/11 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln21_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="6" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="1"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/11 "/>
</bind>
</comp>

<comp id="123" class="1004" name="data_b_addr_1_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="6" slack="0"/>
<pin id="127" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_b_addr_1/11 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln22_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="6" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="1"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/11 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln19_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="6" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="6" slack="0"/>
<pin id="143" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln19_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="0"/>
<pin id="146" dir="0" index="1" bw="6" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="add_ln19_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="6" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="shl_ln1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="6" slack="0"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln21_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="add_ln21_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="0"/>
<pin id="171" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="trunc_ln1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="62" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="0" index="2" bw="3" slack="0"/>
<pin id="178" dir="0" index="3" bw="7" slack="0"/>
<pin id="179" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="sext_ln21_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="62" slack="0"/>
<pin id="186" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="gmem0_addr_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="0"/>
<pin id="191" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln22_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="64" slack="0"/>
<pin id="197" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="trunc_ln2_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="62" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="0" index="2" bw="3" slack="0"/>
<pin id="204" dir="0" index="3" bw="7" slack="0"/>
<pin id="205" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="sext_ln22_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="62" slack="0"/>
<pin id="212" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="gmem1_addr_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln19_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="6" slack="0"/>
<pin id="222" dir="0" index="1" bw="6" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln19_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="10"/>
<pin id="227" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/11 "/>
</bind>
</comp>

<comp id="230" class="1005" name="i_1_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="6" slack="0"/>
<pin id="232" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="237" class="1005" name="i_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="6" slack="10"/>
<pin id="239" dir="1" index="1" bw="6" slack="10"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="242" class="1005" name="icmp_ln19_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="9"/>
<pin id="244" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="246" class="1005" name="gmem0_addr_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="252" class="1005" name="gmem1_addr_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="258" class="1005" name="gmem0_addr_read_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read "/>
</bind>
</comp>

<comp id="263" class="1005" name="gmem1_addr_read_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="34" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="34" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="54" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="98"><net_src comp="54" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="104"><net_src comp="56" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="56" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="68" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="68" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="148"><net_src comp="141" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="141" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="42" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="44" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="141" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="46" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="167"><net_src comp="156" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="80" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="48" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="168" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="50" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="183"><net_src comp="52" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="187"><net_src comp="174" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="2" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="184" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="164" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="74" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="48" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="194" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="50" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="209"><net_src comp="52" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="213"><net_src comp="200" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="0" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="210" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="150" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="225" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="233"><net_src comp="70" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="236"><net_src comp="230" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="240"><net_src comp="141" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="245"><net_src comp="144" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="188" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="255"><net_src comp="214" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="261"><net_src comp="100" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="266"><net_src comp="105" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="130" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {}
	Port: gmem0 | {}
	Port: data_a | {11 }
	Port: data_b | {11 }
 - Input state : 
	Port: dec_MIMD_Pipeline_VITIS_LOOP_19_1 : gmem1 | {2 3 4 5 6 7 8 9 10 }
	Port: dec_MIMD_Pipeline_VITIS_LOOP_19_1 : gmem0 | {2 3 4 5 6 7 8 9 10 }
	Port: dec_MIMD_Pipeline_VITIS_LOOP_19_1 : a | {1 }
	Port: dec_MIMD_Pipeline_VITIS_LOOP_19_1 : b | {1 }
	Port: dec_MIMD_Pipeline_VITIS_LOOP_19_1 : data_a | {}
	Port: dec_MIMD_Pipeline_VITIS_LOOP_19_1 : data_b | {}
  - Chain level:
	State 1
		store_ln19 : 1
		i : 1
		icmp_ln19 : 2
		add_ln19 : 2
		br_ln19 : 3
		shl_ln1 : 2
		zext_ln21 : 3
		add_ln21 : 4
		trunc_ln1 : 5
		sext_ln21 : 6
		gmem0_addr : 7
		add_ln22 : 4
		trunc_ln2 : 5
		sext_ln22 : 6
		gmem1_addr : 7
		store_ln19 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		data_a_addr_1 : 1
		store_ln21 : 2
		data_b_addr_1 : 1
		store_ln22 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       add_ln19_fu_150       |    0    |    14   |
|    add   |       add_ln21_fu_168       |    0    |    71   |
|          |       add_ln22_fu_194       |    0    |    71   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln19_fu_144      |    0    |    14   |
|----------|-----------------------------|---------|---------|
|          |      b_read_read_fu_74      |    0    |    0    |
|   read   |      a_read_read_fu_80      |    0    |    0    |
|          | gmem0_addr_read_read_fu_100 |    0    |    0    |
|          | gmem1_addr_read_read_fu_105 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  readreq |      grp_readreq_fu_86      |    0    |    0    |
|          |      grp_readreq_fu_93      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|        shl_ln1_fu_156       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |       zext_ln21_fu_164      |    0    |    0    |
|          |       zext_ln19_fu_225      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|       trunc_ln1_fu_174      |    0    |    0    |
|          |       trunc_ln2_fu_200      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |       sext_ln21_fu_184      |    0    |    0    |
|          |       sext_ln22_fu_210      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   170   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|gmem0_addr_read_reg_258|   32   |
|   gmem0_addr_reg_246  |   32   |
|gmem1_addr_read_reg_263|   32   |
|   gmem1_addr_reg_252  |   32   |
|      i_1_reg_230      |    6   |
|       i_reg_237       |    6   |
|   icmp_ln19_reg_242   |    1   |
+-----------------------+--------+
|         Total         |   141  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   170  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   141  |    -   |
+-----------+--------+--------+
|   Total   |   141  |   170  |
+-----------+--------+--------+
