Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7403cf43881446f78f2b27249b1b225b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_elipse_TB_behav xil_defaultlib.cordic_elipse_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/studia/Systemy_Dedykowane_w_Ukladach_Programowalnych/LAB4/LAB4.srcs/sources_1/new/cordic_pipe_rtl.sv" Line 6. Module cordic_pipe_rtl_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_step
Compiling module xil_defaultlib.cordic_step(step=1)
Compiling module xil_defaultlib.cordic_step(step=2)
Compiling module xil_defaultlib.cordic_step(step=3)
Compiling module xil_defaultlib.cordic_step(step=4)
Compiling module xil_defaultlib.cordic_step(step=5)
Compiling module xil_defaultlib.cordic_step(step=6)
Compiling module xil_defaultlib.cordic_step(step=7)
Compiling module xil_defaultlib.cordic_step(step=8)
Compiling module xil_defaultlib.cordic_step(step=9)
Compiling module xil_defaultlib.cordic_step(step=10)
Compiling module xil_defaultlib.mul_Kn
Compiling module xil_defaultlib.cordic_pipe_rtl_default
Compiling module xil_defaultlib.elipse_beh
Compiling module xil_defaultlib.cordic_elipse_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_elipse_TB_behav
