

================================================================
== Vivado HLS Report for 'dummy_proc_fe'
================================================================
* Date:           Fri Feb  2 16:43:26 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        fft_filter_hlsprj
* Solution:       solution3
* Product family: kintex7
* Target device:  xc7k410tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.30|      2.89|        0.41|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10241|  10241|  10241|  10241|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  10240|  10240|         5|          -|          -|  2048|    no    |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      97|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        2|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     135|
|Register         |        -|      -|     250|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        2|      0|     250|     232|
+-----------------+---------+-------+--------+--------+
|Available        |     1590|   1540|  508400|  254200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |detector_tail_M_rea_U  |dummy_proc_fe_detbkb  |        1|  0|   0|   512|   32|     1|        16384|
    |detector_tail_M_ima_U  |dummy_proc_fe_detbkb  |        1|  0|   0|   512|   32|     1|        16384|
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                  |                      |        2|  0|   0|  1024|   64|     2|        32768|
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_235_p2       |     +    |      0|  0|  19|          12|           1|
    |tmp_9_fu_282_p2     |     +    |      0|  0|  19|          12|          12|
    |ap_block_state7     |    and   |      0|  0|   8|           1|           1|
    |exitcond_fu_229_p2  |   icmp   |      0|  0|  13|          12|          13|
    |icmp_fu_256_p2      |   icmp   |      0|  0|   9|           3|           1|
    |tmp_8_fu_276_p2     |   icmp   |      0|  0|  13|          12|          11|
    |ap_block_state1     |    or    |      0|  0|   8|           1|           1|
    |ap_block_state4     |    or    |      0|  0|   8|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  97|          54|          41|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  33|          8|    1|          8|
    |ap_done                       |   9|          2|    1|          2|
    |config_fwd_data_V_blk_n       |   9|          2|    1|          2|
    |config_inv_data_V_blk_n       |   9|          2|    1|          2|
    |detector_tail_M_ima_address0  |  13|          3|    9|         27|
    |detector_tail_M_rea_address0  |  13|          3|    9|         27|
    |i_reg_217                     |   9|          2|   12|         24|
    |in_r_blk_n                    |   9|          2|    1|          2|
    |output_xn1_blk_n              |   9|          2|    1|          2|
    |output_xn1_din                |  13|          3|   64|        192|
    |output_xn2_blk_n              |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 135|         31|  101|        290|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   7|   0|    7|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |detector_tail_M_ima_1_reg_362  |  32|   0|   32|          0|
    |detector_tail_M_rea_1_reg_357  |  32|   0|   32|          0|
    |i_1_reg_303                    |  12|   0|   12|          0|
    |i_reg_217                      |  12|   0|   12|          0|
    |icmp_reg_324                   |   1|   0|    1|          0|
    |in_M_imag_V_load_ne_reg_333    |  32|   0|   32|          0|
    |input_xn2_load_reg_319         |  64|   0|   64|          0|
    |tmp_2_reg_328                  |  32|   0|   32|          0|
    |tmp_8_reg_338                  |   1|   0|    1|          0|
    |tmp_9_reg_342                  |  12|   0|   12|          0|
    |tmp_reg_308                    |  12|   0|   64|         52|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 250|   0|  302|         52|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |   dummy_proc_fe   | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |   dummy_proc_fe   | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |   dummy_proc_fe   | return value |
|ap_done                   | out |    1| ap_ctrl_hs |   dummy_proc_fe   | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |   dummy_proc_fe   | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |   dummy_proc_fe   | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |   dummy_proc_fe   | return value |
|config_fwd_data_V_din     | out |   16|   ap_fifo  | config_fwd_data_V |    pointer   |
|config_fwd_data_V_full_n  |  in |    1|   ap_fifo  | config_fwd_data_V |    pointer   |
|config_fwd_data_V_write   | out |    1|   ap_fifo  | config_fwd_data_V |    pointer   |
|config_inv_data_V_din     | out |   16|   ap_fifo  | config_inv_data_V |    pointer   |
|config_inv_data_V_full_n  |  in |    1|   ap_fifo  | config_inv_data_V |    pointer   |
|config_inv_data_V_write   | out |    1|   ap_fifo  | config_inv_data_V |    pointer   |
|in_r_dout                 |  in |   64|   ap_fifo  |        in_r       |    pointer   |
|in_r_empty_n              |  in |    1|   ap_fifo  |        in_r       |    pointer   |
|in_r_read                 | out |    1|   ap_fifo  |        in_r       |    pointer   |
|input_xn2_address0        | out |   11|  ap_memory |     input_xn2     |     array    |
|input_xn2_ce0             | out |    1|  ap_memory |     input_xn2     |     array    |
|input_xn2_q0              |  in |   64|  ap_memory |     input_xn2     |     array    |
|output_xn1_din            | out |   64|   ap_fifo  |     output_xn1    |    pointer   |
|output_xn1_full_n         |  in |    1|   ap_fifo  |     output_xn1    |    pointer   |
|output_xn1_write          | out |    1|   ap_fifo  |     output_xn1    |    pointer   |
|output_xn2_din            | out |   64|   ap_fifo  |     output_xn2    |    pointer   |
|output_xn2_full_n         |  in |    1|   ap_fifo  |     output_xn2    |    pointer   |
|output_xn2_write          | out |    1|   ap_fifo  |     output_xn2    |    pointer   |
+--------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	6  / (icmp)
	5  / (!icmp)
5 --> 
	7  / true
6 --> 
	7  / true
7 --> 
	2  / true

* FSM state operations: 

 <State 1> : 1.44ns
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([2048 x i64]* %input_xn2, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %output_xn2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str116, i32 0, i32 0, [1 x i8]* @p_str117, [1 x i8]* @p_str118, [1 x i8]* @p_str119, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str120, [1 x i8]* @p_str121)"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %output_xn1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str110, i32 0, i32 0, [1 x i8]* @p_str111, [1 x i8]* @p_str112, [1 x i8]* @p_str113, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str114, [1 x i8]* @p_str115)"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %config_inv_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str104, i32 0, i32 0, [1 x i8]* @p_str105, [1 x i8]* @p_str106, [1 x i8]* @p_str107, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str108, [1 x i8]* @p_str109)"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %config_fwd_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str98, i32 0, i32 0, [1 x i8]* @p_str99, [1 x i8]* @p_str100, [1 x i8]* @p_str101, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str102, [1 x i8]* @p_str103)"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_r, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([2048 x i64]* %input_xn2, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"
ST_1 : Operation 15 [1/1] (1.44ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i16P(i16* %config_fwd_data_V, i16 3135)" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_fft.h:300->fft_filter_hlsprj/src/filter_fft.cpp:8]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_1 : Operation 16 [1/1] (1.44ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i16P(i16* %config_inv_data_V, i16 2)" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls_fft.h:300->fft_filter_hlsprj/src/filter_fft.cpp:9]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_1 : Operation 17 [1/1] (0.87ns)   --->   "br label %0" [fft_filter_hlsprj/src/filter_fft.cpp:10]

 <State 2> : 2.27ns
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i = phi i12 [ 0, %_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit ], [ %i_1, %5 ]"
ST_2 : Operation 19 [1/1] (1.11ns)   --->   "%exitcond = icmp eq i12 %i, -2048" [fft_filter_hlsprj/src/filter_fft.cpp:10]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048)"
ST_2 : Operation 21 [1/1] (1.35ns)   --->   "%i_1 = add i12 %i, 1" [fft_filter_hlsprj/src/filter_fft.cpp:10]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %6, label %1" [fft_filter_hlsprj/src/filter_fft.cpp:10]
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = zext i12 %i to i64" [fft_filter_hlsprj/src/filter_fft.cpp:11]
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%input_xn2_addr = getelementptr [2048 x i64]* %input_xn2, i64 0, i64 %tmp" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:11]
ST_2 : Operation 25 [2/2] (2.26ns)   --->   "%input_xn2_load = load i64* %input_xn2_addr, align 8" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:11]   --->   Core 57 'ROM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 64> <Depth = 2048> <ROM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "ret void" [fft_filter_hlsprj/src/filter_fft.cpp:20]

 <State 3> : 2.27ns
ST_3 : Operation 27 [1/2] (2.26ns)   --->   "%input_xn2_load = load i64* %input_xn2_addr, align 8" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:11]   --->   Core 57 'ROM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 64> <Depth = 2048> <ROM>

 <State 4> : 2.89ns
ST_4 : Operation 28 [1/1] (1.44ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %output_xn2, i64 %input_xn2_load)" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:11]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_1 = call i3 @_ssdm_op_PartSelect.i3.i12.i32.i32(i12 %i, i32 9, i32 11)" [fft_filter_hlsprj/src/filter_fft.cpp:12]
ST_4 : Operation 30 [1/1] (0.68ns)   --->   "%icmp = icmp eq i3 %tmp_1, 0" [fft_filter_hlsprj/src/filter_fft.cpp:12]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp, label %2, label %3" [fft_filter_hlsprj/src/filter_fft.cpp:12]
ST_4 : Operation 32 [1/1] (1.44ns)   --->   "%in_read = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %in_r)" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:15]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i64 %in_read to i32" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:15]
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%in_M_imag_V_load_ne = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %in_read, i32 32, i32 63)" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:15]
ST_4 : Operation 35 [1/1] (1.44ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %output_xn1, i64 %in_read)" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:15]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_4 : Operation 36 [1/1] (1.11ns)   --->   "%tmp_8 = icmp ugt i12 %i, 1535" [fft_filter_hlsprj/src/filter_fft.cpp:16]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %4, label %._crit_edge" [fft_filter_hlsprj/src/filter_fft.cpp:16]
ST_4 : Operation 38 [1/1] (1.35ns)   --->   "%tmp_9 = add i12 %i, -1536" [fft_filter_hlsprj/src/filter_fft.cpp:17]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%detector_tail_M_rea = getelementptr [512 x i32]* @detector_tail_M_rea, i64 0, i64 %tmp" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:13]
ST_4 : Operation 40 [2/2] (2.26ns)   --->   "%detector_tail_M_rea_1 = load i32* %detector_tail_M_rea, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:13]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%detector_tail_M_ima = getelementptr [512 x i32]* @detector_tail_M_ima, i64 0, i64 %tmp" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:13]
ST_4 : Operation 42 [2/2] (2.26ns)   --->   "%detector_tail_M_ima_1 = load i32* %detector_tail_M_ima, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:13]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

 <State 5> : 2.27ns
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_4 = zext i12 %tmp_9 to i64" [fft_filter_hlsprj/src/filter_fft.cpp:17]
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%detector_tail_M_rea_2 = getelementptr [512 x i32]* @detector_tail_M_rea, i64 0, i64 %tmp_4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:17]
ST_5 : Operation 45 [1/1] (2.26ns)   --->   "store i32 %tmp_2, i32* %detector_tail_M_rea_2, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:17]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%detector_tail_M_ima_2 = getelementptr [512 x i32]* @detector_tail_M_ima, i64 0, i64 %tmp_4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:17]
ST_5 : Operation 47 [1/1] (2.26ns)   --->   "store i32 %in_M_imag_V_load_ne, i32* %detector_tail_M_ima_2, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:17]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "br label %._crit_edge" [fft_filter_hlsprj/src/filter_fft.cpp:17]
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "br label %5"

 <State 6> : 2.27ns
ST_6 : Operation 50 [1/2] (2.26ns)   --->   "%detector_tail_M_rea_1 = load i32* %detector_tail_M_rea, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:13]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_6 : Operation 51 [1/2] (2.26ns)   --->   "%detector_tail_M_ima_1 = load i32* %detector_tail_M_ima, align 4" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:13]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

 <State 7> : 1.44ns
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%output_xn1_M_imag_V = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %detector_tail_M_ima_1, i32 %detector_tail_M_rea_1)" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:13]
ST_7 : Operation 53 [1/1] (1.44ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %output_xn1, i64 %output_xn1_M_imag_V)" [/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/ap_fixed_special.h:93->fft_filter_hlsprj/src/filter_fft.cpp:13]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "br label %5" [fft_filter_hlsprj/src/filter_fft.cpp:14]
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "br label %0" [fft_filter_hlsprj/src/filter_fft.cpp:10]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ config_fwd_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ config_inv_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_xn2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ output_xn1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_xn2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ detector_tail_M_rea]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ detector_tail_M_ima]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8            (specmemcore      ) [ 00000000]
StgValue_9            (specinterface    ) [ 00000000]
StgValue_10           (specinterface    ) [ 00000000]
StgValue_11           (specinterface    ) [ 00000000]
StgValue_12           (specinterface    ) [ 00000000]
StgValue_13           (specinterface    ) [ 00000000]
StgValue_14           (specinterface    ) [ 00000000]
StgValue_15           (write            ) [ 00000000]
StgValue_16           (write            ) [ 00000000]
StgValue_17           (br               ) [ 01111111]
i                     (phi              ) [ 00111000]
exitcond              (icmp             ) [ 00111111]
empty                 (speclooptripcount) [ 00000000]
i_1                   (add              ) [ 01111111]
StgValue_22           (br               ) [ 00000000]
tmp                   (zext             ) [ 00011000]
input_xn2_addr        (getelementptr    ) [ 00010000]
StgValue_26           (ret              ) [ 00000000]
input_xn2_load        (load             ) [ 00001000]
StgValue_28           (write            ) [ 00000000]
tmp_1                 (partselect       ) [ 00000000]
icmp                  (icmp             ) [ 00111111]
StgValue_31           (br               ) [ 00000000]
in_read               (read             ) [ 00000000]
tmp_2                 (trunc            ) [ 00000100]
in_M_imag_V_load_ne   (partselect       ) [ 00000100]
StgValue_35           (write            ) [ 00000000]
tmp_8                 (icmp             ) [ 00111111]
StgValue_37           (br               ) [ 00000000]
tmp_9                 (add              ) [ 00000100]
detector_tail_M_rea   (getelementptr    ) [ 00000010]
detector_tail_M_ima   (getelementptr    ) [ 00000010]
tmp_4                 (zext             ) [ 00000000]
detector_tail_M_rea_2 (getelementptr    ) [ 00000000]
StgValue_45           (store            ) [ 00000000]
detector_tail_M_ima_2 (getelementptr    ) [ 00000000]
StgValue_47           (store            ) [ 00000000]
StgValue_48           (br               ) [ 00000000]
StgValue_49           (br               ) [ 00000000]
detector_tail_M_rea_1 (load             ) [ 00111101]
detector_tail_M_ima_1 (load             ) [ 00111101]
output_xn1_M_imag_V   (bitconcatenate   ) [ 00000000]
StgValue_53           (write            ) [ 00000000]
StgValue_54           (br               ) [ 00000000]
StgValue_55           (br               ) [ 01111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="config_fwd_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="config_fwd_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="config_inv_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="config_inv_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_xn2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_xn2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_xn1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_xn1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_xn2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_xn2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="detector_tail_M_rea">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="detector_tail_M_rea"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="detector_tail_M_ima">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="detector_tail_M_ima"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str116"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str117"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str118"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str119"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str120"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str121"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str110"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str111"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str113"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str114"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str115"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str104"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str105"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str106"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str107"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str108"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str109"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str98"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str99"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str100"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str101"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str102"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str103"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i16P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="StgValue_15_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="0" index="2" bw="13" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_15/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="StgValue_16_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="0" index="2" bw="3" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_16/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="StgValue_28_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="0" index="2" bw="64" slack="1"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_28/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="in_read_read_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="0"/>
<pin id="153" dir="0" index="1" bw="64" slack="0"/>
<pin id="154" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_write_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="64" slack="0"/>
<pin id="160" dir="0" index="2" bw="64" slack="0"/>
<pin id="161" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_35/4 StgValue_53/7 "/>
</bind>
</comp>

<comp id="165" class="1004" name="input_xn2_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="12" slack="0"/>
<pin id="169" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_xn2_addr/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="11" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="175" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_xn2_load/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="detector_tail_M_rea_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="12" slack="2"/>
<pin id="181" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="detector_tail_M_rea/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="9" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="1"/>
<pin id="187" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="detector_tail_M_rea_1/4 StgValue_45/5 "/>
</bind>
</comp>

<comp id="189" class="1004" name="detector_tail_M_ima_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="12" slack="2"/>
<pin id="193" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="detector_tail_M_ima/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="9" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="1"/>
<pin id="199" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="detector_tail_M_ima_1/4 StgValue_47/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="detector_tail_M_rea_2_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="12" slack="0"/>
<pin id="205" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="detector_tail_M_rea_2/5 "/>
</bind>
</comp>

<comp id="209" class="1004" name="detector_tail_M_ima_2_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="12" slack="0"/>
<pin id="213" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="detector_tail_M_ima_2/5 "/>
</bind>
</comp>

<comp id="217" class="1005" name="i_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="12" slack="1"/>
<pin id="219" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="i_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="12" slack="0"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="exitcond_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="12" slack="0"/>
<pin id="231" dir="0" index="1" bw="12" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="i_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="12" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="12" slack="0"/>
<pin id="243" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="0"/>
<pin id="248" dir="0" index="1" bw="12" slack="2"/>
<pin id="249" dir="0" index="2" bw="5" slack="0"/>
<pin id="250" dir="0" index="3" bw="5" slack="0"/>
<pin id="251" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="0"/>
<pin id="258" dir="0" index="1" bw="3" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="in_M_imag_V_load_ne_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="0"/>
<pin id="269" dir="0" index="2" bw="7" slack="0"/>
<pin id="270" dir="0" index="3" bw="7" slack="0"/>
<pin id="271" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="in_M_imag_V_load_ne/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_8_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="12" slack="2"/>
<pin id="278" dir="0" index="1" bw="12" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_9_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="12" slack="2"/>
<pin id="284" dir="0" index="1" bw="12" slack="0"/>
<pin id="285" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_4_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="12" slack="1"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="output_xn1_M_imag_V_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="1"/>
<pin id="296" dir="0" index="2" bw="32" slack="1"/>
<pin id="297" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="output_xn1_M_imag_V/7 "/>
</bind>
</comp>

<comp id="303" class="1005" name="i_1_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="12" slack="0"/>
<pin id="305" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="308" class="1005" name="tmp_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="2"/>
<pin id="310" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="314" class="1005" name="input_xn2_addr_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="11" slack="1"/>
<pin id="316" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_xn2_addr "/>
</bind>
</comp>

<comp id="319" class="1005" name="input_xn2_load_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="1"/>
<pin id="321" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_xn2_load "/>
</bind>
</comp>

<comp id="324" class="1005" name="icmp_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="2"/>
<pin id="326" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="328" class="1005" name="tmp_2_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="333" class="1005" name="in_M_imag_V_load_ne_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_M_imag_V_load_ne "/>
</bind>
</comp>

<comp id="338" class="1005" name="tmp_8_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="1"/>
<pin id="340" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="342" class="1005" name="tmp_9_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="12" slack="1"/>
<pin id="344" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="347" class="1005" name="detector_tail_M_rea_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="9" slack="1"/>
<pin id="349" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="detector_tail_M_rea "/>
</bind>
</comp>

<comp id="352" class="1005" name="detector_tail_M_ima_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="9" slack="1"/>
<pin id="354" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="detector_tail_M_ima "/>
</bind>
</comp>

<comp id="357" class="1005" name="detector_tail_M_rea_1_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="detector_tail_M_rea_1 "/>
</bind>
</comp>

<comp id="362" class="1005" name="detector_tail_M_ima_1_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="detector_tail_M_ima_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="133"><net_src comp="86" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="88" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="141"><net_src comp="86" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="90" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="149"><net_src comp="104" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="114" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="4" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="104" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="151" pin="2"/><net_sink comp="157" pin=2"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="102" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="165" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="12" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="102" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="177" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="14" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="102" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="189" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="12" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="102" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="201" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="214"><net_src comp="14" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="102" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="209" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="220"><net_src comp="92" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="221" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="233"><net_src comp="221" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="94" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="221" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="100" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="221" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="252"><net_src comp="106" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="217" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="254"><net_src comp="108" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="255"><net_src comp="110" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="260"><net_src comp="246" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="112" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="151" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="116" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="151" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="118" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="275"><net_src comp="120" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="280"><net_src comp="217" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="122" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="217" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="124" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="288" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="298"><net_src comp="126" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="293" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="306"><net_src comp="235" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="311"><net_src comp="241" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="317"><net_src comp="165" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="322"><net_src comp="172" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="327"><net_src comp="256" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="262" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="336"><net_src comp="266" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="341"><net_src comp="276" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="282" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="350"><net_src comp="177" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="355"><net_src comp="189" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="360"><net_src comp="184" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="365"><net_src comp="196" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="293" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: config_fwd_data_V | {1 }
	Port: config_inv_data_V | {1 }
	Port: in_r | {}
	Port: input_xn2 | {}
	Port: output_xn1 | {4 7 }
	Port: output_xn2 | {4 }
	Port: detector_tail_M_rea | {5 }
	Port: detector_tail_M_ima | {5 }
 - Input state : 
	Port: dummy_proc_fe : in_r | {4 }
	Port: dummy_proc_fe : input_xn2 | {2 3 }
	Port: dummy_proc_fe : detector_tail_M_rea | {4 6 }
	Port: dummy_proc_fe : detector_tail_M_ima | {4 6 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_1 : 1
		StgValue_22 : 2
		tmp : 1
		input_xn2_addr : 2
		input_xn2_load : 3
	State 3
	State 4
		icmp : 1
		StgValue_31 : 2
		StgValue_37 : 1
		detector_tail_M_rea_1 : 1
		detector_tail_M_ima_1 : 1
	State 5
		detector_tail_M_rea_2 : 1
		StgValue_45 : 2
		detector_tail_M_ima_2 : 1
		StgValue_47 : 2
	State 6
	State 7
		StgValue_53 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |         i_1_fu_235         |    0    |    19   |
|          |        tmp_9_fu_282        |    0    |    19   |
|----------|----------------------------|---------|---------|
|          |       exitcond_fu_229      |    0    |    13   |
|   icmp   |         icmp_fu_256        |    0    |    9    |
|          |        tmp_8_fu_276        |    0    |    13   |
|----------|----------------------------|---------|---------|
|          |  StgValue_15_write_fu_128  |    0    |    0    |
|   write  |  StgValue_16_write_fu_136  |    0    |    0    |
|          |  StgValue_28_write_fu_144  |    0    |    0    |
|          |      grp_write_fu_157      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   read   |     in_read_read_fu_151    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |         tmp_fu_241         |    0    |    0    |
|          |        tmp_4_fu_288        |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|        tmp_1_fu_246        |    0    |    0    |
|          | in_M_imag_V_load_ne_fu_266 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |        tmp_2_fu_262        |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate| output_xn1_M_imag_V_fu_293 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    73   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|detector_tail_M_ima_1_reg_362|   32   |
| detector_tail_M_ima_reg_352 |    9   |
|detector_tail_M_rea_1_reg_357|   32   |
| detector_tail_M_rea_reg_347 |    9   |
|         i_1_reg_303         |   12   |
|          i_reg_217          |   12   |
|         icmp_reg_324        |    1   |
| in_M_imag_V_load_ne_reg_333 |   32   |
|    input_xn2_addr_reg_314   |   11   |
|    input_xn2_load_reg_319   |   64   |
|        tmp_2_reg_328        |   32   |
|        tmp_8_reg_338        |    1   |
|        tmp_9_reg_342        |   12   |
|         tmp_reg_308         |   64   |
+-----------------------------+--------+
|            Total            |   323  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_157 |  p2  |   2  |  64  |   128  ||    9    |
| grp_access_fu_172 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_184 |  p0  |   3  |   9  |   27   ||    13   |
| grp_access_fu_196 |  p0  |   3  |   9  |   27   ||    13   |
|     i_reg_217     |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   228  || 4.43114 ||    53   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   73   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   53   |
|  Register |    -   |   323  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   323  |   126  |
+-----------+--------+--------+--------+
