Tina version 3.8.5 -- 04/19/25 -- LAAS/CNRS

mode -W

INPUT NET ------------------------------------------------------- 

parsed net fatorial

12 places, 7 transitions, 22 arcs

net fatorial
tr _T_0_ [0,0] _P_0_  -> _P_10_ _P_11_ _P_7_ _P_8_ _P_9_ 
tr _T_1_ [0,0] _P_1_ _P_2_ _P_3_ _P_4_ _P_5_  -> _P_6_ 
tr _T_2_ [0,0] _P_11_  -> _P_1_ 
tr _T_3_ [0,0] _P_10_  -> _P_2_ 
tr _T_4_ [0,0] _P_9_  -> _P_3_ 
tr _T_5_ [0,0] _P_8_  -> _P_4_ 
tr _T_6_ [0,0] _P_7_  -> _P_5_ 
pl _P_0_ (1)

0.001s

REACHABILITY ANALYSIS ------------------------------------------- 

bounded

34 classe(s), 82 transition(s)

CLASSES:

class 0
    marking
	_P_0_
    domain
	0 <= _T_0_ <= 0

class 1
    marking
	_P_10_ _P_11_ _P_7_ _P_8_ _P_9_
    domain
	0 <= _T_2_ <= 0
	0 <= _T_3_ <= 0
	0 <= _T_4_ <= 0
	0 <= _T_5_ <= 0
	0 <= _T_6_ <= 0

class 2
    marking
	_P_10_ _P_1_ _P_7_ _P_8_ _P_9_
    domain
	0 <= _T_3_ <= 0
	0 <= _T_4_ <= 0
	0 <= _T_5_ <= 0
	0 <= _T_6_ <= 0

class 3
    marking
	_P_11_ _P_2_ _P_7_ _P_8_ _P_9_
    domain
	0 <= _T_2_ <= 0
	0 <= _T_4_ <= 0
	0 <= _T_5_ <= 0
	0 <= _T_6_ <= 0

class 4
    marking
	_P_10_ _P_11_ _P_3_ _P_7_ _P_8_
    domain
	0 <= _T_2_ <= 0
	0 <= _T_3_ <= 0
	0 <= _T_5_ <= 0
	0 <= _T_6_ <= 0

class 5
    marking
	_P_10_ _P_11_ _P_4_ _P_7_ _P_9_
    domain
	0 <= _T_2_ <= 0
	0 <= _T_3_ <= 0
	0 <= _T_4_ <= 0
	0 <= _T_6_ <= 0

class 6
    marking
	_P_10_ _P_11_ _P_5_ _P_8_ _P_9_
    domain
	0 <= _T_2_ <= 0
	0 <= _T_3_ <= 0
	0 <= _T_4_ <= 0
	0 <= _T_5_ <= 0

class 7
    marking
	_P_1_ _P_2_ _P_7_ _P_8_ _P_9_
    domain
	0 <= _T_4_ <= 0
	0 <= _T_5_ <= 0
	0 <= _T_6_ <= 0

class 8
    marking
	_P_10_ _P_1_ _P_3_ _P_7_ _P_8_
    domain
	0 <= _T_3_ <= 0
	0 <= _T_5_ <= 0
	0 <= _T_6_ <= 0

class 9
    marking
	_P_10_ _P_1_ _P_4_ _P_7_ _P_9_
    domain
	0 <= _T_3_ <= 0
	0 <= _T_4_ <= 0
	0 <= _T_6_ <= 0

class 10
    marking
	_P_10_ _P_1_ _P_5_ _P_8_ _P_9_
    domain
	0 <= _T_3_ <= 0
	0 <= _T_4_ <= 0
	0 <= _T_5_ <= 0

class 11
    marking
	_P_11_ _P_2_ _P_3_ _P_7_ _P_8_
    domain
	0 <= _T_2_ <= 0
	0 <= _T_5_ <= 0
	0 <= _T_6_ <= 0

class 12
    marking
	_P_11_ _P_2_ _P_4_ _P_7_ _P_9_
    domain
	0 <= _T_2_ <= 0
	0 <= _T_4_ <= 0
	0 <= _T_6_ <= 0

class 13
    marking
	_P_11_ _P_2_ _P_5_ _P_8_ _P_9_
    domain
	0 <= _T_2_ <= 0
	0 <= _T_4_ <= 0
	0 <= _T_5_ <= 0

class 14
    marking
	_P_10_ _P_11_ _P_3_ _P_4_ _P_7_
    domain
	0 <= _T_2_ <= 0
	0 <= _T_3_ <= 0
	0 <= _T_6_ <= 0

class 15
    marking
	_P_10_ _P_11_ _P_3_ _P_5_ _P_8_
    domain
	0 <= _T_2_ <= 0
	0 <= _T_3_ <= 0
	0 <= _T_5_ <= 0

class 16
    marking
	_P_10_ _P_11_ _P_4_ _P_5_ _P_9_
    domain
	0 <= _T_2_ <= 0
	0 <= _T_3_ <= 0
	0 <= _T_4_ <= 0

class 17
    marking
	_P_1_ _P_2_ _P_3_ _P_7_ _P_8_
    domain
	0 <= _T_5_ <= 0
	0 <= _T_6_ <= 0

class 18
    marking
	_P_1_ _P_2_ _P_4_ _P_7_ _P_9_
    domain
	0 <= _T_4_ <= 0
	0 <= _T_6_ <= 0

class 19
    marking
	_P_1_ _P_2_ _P_5_ _P_8_ _P_9_
    domain
	0 <= _T_4_ <= 0
	0 <= _T_5_ <= 0

class 20
    marking
	_P_10_ _P_1_ _P_3_ _P_4_ _P_7_
    domain
	0 <= _T_3_ <= 0
	0 <= _T_6_ <= 0

class 21
    marking
	_P_10_ _P_1_ _P_3_ _P_5_ _P_8_
    domain
	0 <= _T_3_ <= 0
	0 <= _T_5_ <= 0

class 22
    marking
	_P_10_ _P_1_ _P_4_ _P_5_ _P_9_
    domain
	0 <= _T_3_ <= 0
	0 <= _T_4_ <= 0

class 23
    marking
	_P_11_ _P_2_ _P_3_ _P_4_ _P_7_
    domain
	0 <= _T_2_ <= 0
	0 <= _T_6_ <= 0

class 24
    marking
	_P_11_ _P_2_ _P_3_ _P_5_ _P_8_
    domain
	0 <= _T_2_ <= 0
	0 <= _T_5_ <= 0

class 25
    marking
	_P_11_ _P_2_ _P_4_ _P_5_ _P_9_
    domain
	0 <= _T_2_ <= 0
	0 <= _T_4_ <= 0

class 26
    marking
	_P_10_ _P_11_ _P_3_ _P_4_ _P_5_
    domain
	0 <= _T_2_ <= 0
	0 <= _T_3_ <= 0

class 27
    marking
	_P_1_ _P_2_ _P_3_ _P_4_ _P_7_
    domain
	0 <= _T_6_ <= 0

class 28
    marking
	_P_1_ _P_2_ _P_3_ _P_5_ _P_8_
    domain
	0 <= _T_5_ <= 0

class 29
    marking
	_P_1_ _P_2_ _P_4_ _P_5_ _P_9_
    domain
	0 <= _T_4_ <= 0

class 30
    marking
	_P_10_ _P_1_ _P_3_ _P_4_ _P_5_
    domain
	0 <= _T_3_ <= 0

class 31
    marking
	_P_11_ _P_2_ _P_3_ _P_4_ _P_5_
    domain
	0 <= _T_2_ <= 0

class 32
    marking
	_P_1_ _P_2_ _P_3_ _P_4_ _P_5_
    domain
	0 <= _T_1_ <= 0

class 33
    marking
	_P_6_
    domain


REACHABILITY GRAPH:

0 -> _T_0_ in [0,0]/1
1 -> _T_2_ in [0,0]/2, _T_3_ in [0,0]/3, _T_4_ in [0,0]/4, _T_5_ in [0,0]/5, _T_6_ in [0,0]/6
2 -> _T_3_ in [0,0]/7, _T_4_ in [0,0]/8, _T_5_ in [0,0]/9, _T_6_ in [0,0]/10
3 -> _T_2_ in [0,0]/7, _T_4_ in [0,0]/11, _T_5_ in [0,0]/12, _T_6_ in [0,0]/13
4 -> _T_2_ in [0,0]/8, _T_3_ in [0,0]/11, _T_5_ in [0,0]/14, _T_6_ in [0,0]/15
5 -> _T_2_ in [0,0]/9, _T_3_ in [0,0]/12, _T_4_ in [0,0]/14, _T_6_ in [0,0]/16
6 -> _T_2_ in [0,0]/10, _T_3_ in [0,0]/13, _T_4_ in [0,0]/15, _T_5_ in [0,0]/16
7 -> _T_4_ in [0,0]/17, _T_5_ in [0,0]/18, _T_6_ in [0,0]/19
8 -> _T_3_ in [0,0]/17, _T_5_ in [0,0]/20, _T_6_ in [0,0]/21
9 -> _T_3_ in [0,0]/18, _T_4_ in [0,0]/20, _T_6_ in [0,0]/22
10 -> _T_3_ in [0,0]/19, _T_4_ in [0,0]/21, _T_5_ in [0,0]/22
11 -> _T_2_ in [0,0]/17, _T_5_ in [0,0]/23, _T_6_ in [0,0]/24
12 -> _T_2_ in [0,0]/18, _T_4_ in [0,0]/23, _T_6_ in [0,0]/25
13 -> _T_2_ in [0,0]/19, _T_4_ in [0,0]/24, _T_5_ in [0,0]/25
14 -> _T_2_ in [0,0]/20, _T_3_ in [0,0]/23, _T_6_ in [0,0]/26
15 -> _T_2_ in [0,0]/21, _T_3_ in [0,0]/24, _T_5_ in [0,0]/26
16 -> _T_2_ in [0,0]/22, _T_3_ in [0,0]/25, _T_4_ in [0,0]/26
17 -> _T_5_ in [0,0]/27, _T_6_ in [0,0]/28
18 -> _T_4_ in [0,0]/27, _T_6_ in [0,0]/29
19 -> _T_4_ in [0,0]/28, _T_5_ in [0,0]/29
20 -> _T_3_ in [0,0]/27, _T_6_ in [0,0]/30
21 -> _T_3_ in [0,0]/28, _T_5_ in [0,0]/30
22 -> _T_3_ in [0,0]/29, _T_4_ in [0,0]/30
23 -> _T_2_ in [0,0]/27, _T_6_ in [0,0]/31
24 -> _T_2_ in [0,0]/28, _T_5_ in [0,0]/31
25 -> _T_2_ in [0,0]/29, _T_4_ in [0,0]/31
26 -> _T_2_ in [0,0]/30, _T_3_ in [0,0]/31
27 -> _T_6_ in [0,0]/32
28 -> _T_5_ in [0,0]/32
29 -> _T_4_ in [0,0]/32
30 -> _T_3_ in [0,0]/32
31 -> _T_2_ in [0,0]/32
32 -> _T_1_ in [0,0]/33
33 -> 

0.001s

LIVENESS ANALYSIS ----------------------------------------------- 

not live
possibly reversible

1 dead classe(s), 1 live classe(s)
0 dead transition(s), 0 live transition(s)

dead classe(s): 33

STRONG CONNECTED COMPONENTS:

0 : 33
1 : 32
2 : 27
3 : 28
4 : 17
5 : 29
6 : 18
7 : 19
8 : 7
9 : 30
10 : 20
11 : 21
12 : 8
13 : 22
14 : 9
15 : 10
16 : 2
17 : 31
18 : 23
19 : 24
20 : 11
21 : 25
22 : 12
23 : 13
24 : 3
25 : 26
26 : 14
27 : 15
28 : 4
29 : 16
30 : 5
31 : 6
32 : 1
33 : 0

SCC GRAPH:

0 ->
1 -> _T_1_/0
2 -> _T_6_/1
3 -> _T_5_/1
4 -> _T_5_/2, _T_6_/3
5 -> _T_4_/1
6 -> _T_4_/2, _T_6_/5
7 -> _T_4_/3, _T_5_/5
8 -> _T_4_/4, _T_5_/6, _T_6_/7
9 -> _T_3_/1
10 -> _T_3_/2, _T_6_/9
11 -> _T_3_/3, _T_5_/9
12 -> _T_3_/4, _T_5_/10, _T_6_/11
13 -> _T_3_/5, _T_4_/9
14 -> _T_3_/6, _T_4_/10, _T_6_/13
15 -> _T_3_/7, _T_4_/11, _T_5_/13
16 -> _T_3_/8, _T_4_/12, _T_5_/14, _T_6_/15
17 -> _T_2_/1
18 -> _T_2_/2, _T_6_/17
19 -> _T_2_/3, _T_5_/17
20 -> _T_2_/4, _T_5_/18, _T_6_/19
21 -> _T_2_/5, _T_4_/17
22 -> _T_2_/6, _T_4_/18, _T_6_/21
23 -> _T_2_/7, _T_4_/19, _T_5_/21
24 -> _T_2_/8, _T_4_/20, _T_5_/22, _T_6_/23
25 -> _T_2_/9, _T_3_/17
26 -> _T_2_/10, _T_3_/18, _T_6_/25
27 -> _T_2_/11, _T_3_/19, _T_5_/25
28 -> _T_2_/12, _T_3_/20, _T_5_/26, _T_6_/27
29 -> _T_2_/13, _T_3_/21, _T_4_/25
30 -> _T_2_/14, _T_3_/22, _T_4_/26, _T_6_/29
31 -> _T_2_/15, _T_3_/23, _T_4_/27, _T_5_/29
32 -> _T_2_/16, _T_3_/24, _T_4_/28, _T_5_/30, _T_6_/31
33 -> _T_0_/32

0.000s

ANALYSIS COMPLETED ---------------------------------------------- 

# net fatorial, 12 places, 7 transitions, 22 arcs                      #
# bounded, not live, possibly reversible                               #
# abstraction        count      props      psets       dead       live #
#      states           34         12          ?          1          1 # 
# transitions           82          7          ?          0          0 #

