

================================================================
== Vitis HLS Report for 'fir_Pipeline_VITIS_LOOP_26_1'
================================================================
* Date:           Mon Jan 22 16:41:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FIR11
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.645 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1  |       10|       10|         2|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     28|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     36|    -|
|Register         |        -|   -|     11|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     11|     64|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln26_fu_72_p2   |         +|   0|  0|  13|           4|           2|
    |icmp_ln26_fu_66_p2  |      icmp|   0|  0|  13|           4|           1|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  28|           9|           5|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    4|          8|
    |i_fu_28                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_2_reg_99               |  4|   0|    4|          0|
    |i_fu_28                  |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 11|   0|   11|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+--------------+-----+-----+------------+------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_26_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_26_1|  return value|
|tmp_address0  |  out|    4|   ap_memory|                           tmp|         array|
|tmp_ce0       |  out|    1|   ap_memory|                           tmp|         array|
|tmp_we0       |  out|    1|   ap_memory|                           tmp|         array|
|tmp_d0        |  out|   32|   ap_memory|                           tmp|         array|
|tmp_address1  |  out|    4|   ap_memory|                           tmp|         array|
|tmp_ce1       |  out|    1|   ap_memory|                           tmp|         array|
|tmp_q1        |   in|   32|   ap_memory|                           tmp|         array|
+--------------+-----+-----+------------+------------------------------+--------------+

