#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x63f81672f530 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x63f81672f6c0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x63f81671d6f0 .functor NOT 1, L_0x63f81676b630, C4<0>, C4<0>, C4<0>;
L_0x63f81671e180 .functor XOR 1, L_0x63f81676b250, L_0x63f81676b380, C4<0>, C4<0>;
L_0x63f816731dd0 .functor XOR 1, L_0x63f81671e180, L_0x63f81676b4c0, C4<0>, C4<0>;
v0x63f81675a110_0 .net *"_ivl_10", 0 0, L_0x63f81676b4c0;  1 drivers
v0x63f81675a210_0 .net *"_ivl_12", 0 0, L_0x63f816731dd0;  1 drivers
v0x63f81675a2f0_0 .net *"_ivl_2", 0 0, L_0x63f81676b1b0;  1 drivers
v0x63f81675a3b0_0 .net *"_ivl_4", 0 0, L_0x63f81676b250;  1 drivers
v0x63f81675a490_0 .net *"_ivl_6", 0 0, L_0x63f81676b380;  1 drivers
v0x63f81675a5c0_0 .net *"_ivl_8", 0 0, L_0x63f81671e180;  1 drivers
v0x63f81675a6a0_0 .var "clk", 0 0;
v0x63f81675a740_0 .net "done_dut", 0 0, v0x63f816759820_0;  1 drivers
v0x63f81675a7e0_0 .net "done_ref", 0 0, L_0x63f81676b070;  1 drivers
v0x63f81675a910_0 .net "in", 7 0, v0x63f816759310_0;  1 drivers
v0x63f81675a9b0_0 .net "reset", 0 0, v0x63f8167593b0_0;  1 drivers
v0x63f81675aa50_0 .var/2u "stats1", 159 0;
v0x63f81675ab10_0 .var/2u "strobe", 0 0;
v0x63f81675abd0_0 .net "tb_match", 0 0, L_0x63f81676b630;  1 drivers
v0x63f81675ac90_0 .net "tb_mismatch", 0 0, L_0x63f81671d6f0;  1 drivers
E_0x63f81672d0f0/0 .event negedge, v0x63f81671c5a0_0;
E_0x63f81672d0f0/1 .event posedge, v0x63f81671c5a0_0;
E_0x63f81672d0f0 .event/or E_0x63f81672d0f0/0, E_0x63f81672d0f0/1;
L_0x63f81676b1b0 .concat [ 1 0 0 0], L_0x63f81676b070;
L_0x63f81676b250 .concat [ 1 0 0 0], L_0x63f81676b070;
L_0x63f81676b380 .concat [ 1 0 0 0], v0x63f816759820_0;
L_0x63f81676b4c0 .concat [ 1 0 0 0], L_0x63f81676b070;
L_0x63f81676b630 .cmp/eeq 1, L_0x63f81676b1b0, L_0x63f816731dd0;
S_0x63f8167313b0 .scope module, "good1" "reference_module" 3 93, 3 4 0, S_0x63f81672f6c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "done";
P_0x63f816720160 .param/l "BYTE1" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x63f8167201a0 .param/l "BYTE2" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x63f8167201e0 .param/l "BYTE3" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x63f816720220 .param/l "DONE" 0 3 10, +C4<00000000000000000000000000000011>;
v0x63f81671bec0_0 .net *"_ivl_2", 31 0, L_0x63f81675af00;  1 drivers
L_0x75d49b49d018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x63f81671bf90_0 .net *"_ivl_5", 29 0, L_0x75d49b49d018;  1 drivers
L_0x75d49b49d060 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x63f81671c500_0 .net/2u *"_ivl_6", 31 0, L_0x75d49b49d060;  1 drivers
v0x63f81671c5a0_0 .net "clk", 0 0, v0x63f81675a6a0_0;  1 drivers
v0x63f81671d850_0 .net "done", 0 0, L_0x63f81676b070;  alias, 1 drivers
v0x63f81671e2e0_0 .net "in", 7 0, v0x63f816759310_0;  alias, 1 drivers
v0x63f816758c50_0 .net "in3", 0 0, L_0x63f81675ada0;  1 drivers
v0x63f816758d10_0 .var "next", 1 0;
v0x63f816758df0_0 .net "reset", 0 0, v0x63f8167593b0_0;  alias, 1 drivers
v0x63f816758eb0_0 .var "state", 1 0;
E_0x63f81672c1f0 .event posedge, v0x63f81671c5a0_0;
E_0x63f81672cd80 .event anyedge, v0x63f816758eb0_0, v0x63f816758c50_0;
L_0x63f81675ada0 .part v0x63f816759310_0, 3, 1;
L_0x63f81675af00 .concat [ 2 30 0 0], v0x63f816758eb0_0, L_0x75d49b49d018;
L_0x63f81676b070 .cmp/eq 32, L_0x63f81675af00, L_0x75d49b49d060;
S_0x63f816759010 .scope module, "stim1" "stimulus_gen" 3 88, 3 35 0, S_0x63f81672f6c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "in";
    .port_info 2 /OUTPUT 1 "reset";
v0x63f816759250_0 .net "clk", 0 0, v0x63f81675a6a0_0;  alias, 1 drivers
v0x63f816759310_0 .var "in", 7 0;
v0x63f8167593b0_0 .var "reset", 0 0;
E_0x63f816711820 .event negedge, v0x63f81671c5a0_0;
S_0x63f8167594d0 .scope module, "top_module1" "top_module" 3 99, 4 1 0, S_0x63f81672f6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "done";
v0x63f816759730_0 .net "clk", 0 0, v0x63f81675a6a0_0;  alias, 1 drivers
v0x63f816759820_0 .var "done", 0 0;
v0x63f8167598e0_0 .net "in", 7 0, v0x63f816759310_0;  alias, 1 drivers
v0x63f8167599d0_0 .var "in_reg1", 7 0;
v0x63f816759ab0_0 .var "in_reg2", 7 0;
v0x63f816759be0_0 .var "in_reg3", 7 0;
v0x63f816759cc0_0 .var "receive_start", 0 0;
v0x63f816759d80_0 .net "reset", 0 0, v0x63f8167593b0_0;  alias, 1 drivers
E_0x63f81673a4b0 .event posedge, v0x63f816758df0_0, v0x63f81671c5a0_0;
S_0x63f816759ef0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 107, 3 107 0, S_0x63f81672f6c0;
 .timescale -12 -12;
E_0x63f81673a4f0 .event anyedge, v0x63f81675ab10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x63f81675ab10_0;
    %nor/r;
    %assign/vec4 v0x63f81675ab10_0, 0;
    %wait E_0x63f81673a4f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x63f816759010;
T_1 ;
    %pushi/vec4 200, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x63f816711820;
    %vpi_func 3 43 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x63f816759310_0, 0;
    %vpi_func 3 44 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x63f8167593b0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x63f8167313b0;
T_2 ;
Ewait_0 .event/or E_0x63f81672cd80, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x63f816758eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x63f816758c50_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.6, 8;
T_2.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.6, 8;
 ; End of false expr.
    %blend;
T_2.6;
    %pad/s 2;
    %store/vec4 v0x63f816758d10_0, 0, 2;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x63f816758d10_0, 0, 2;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x63f816758d10_0, 0, 2;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x63f816758c50_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %pad/s 2;
    %store/vec4 v0x63f816758d10_0, 0, 2;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x63f8167313b0;
T_3 ;
    %wait E_0x63f81672c1f0;
    %load/vec4 v0x63f816758df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x63f816758eb0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x63f816758d10_0;
    %assign/vec4 v0x63f816758eb0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x63f8167594d0;
T_4 ;
    %wait E_0x63f81673a4b0;
    %load/vec4 v0x63f816759d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x63f8167599d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x63f8167598e0_0;
    %assign/vec4 v0x63f8167599d0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x63f8167594d0;
T_5 ;
    %wait E_0x63f81673a4b0;
    %load/vec4 v0x63f816759d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x63f816759ab0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x63f8167599d0_0;
    %assign/vec4 v0x63f816759ab0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x63f8167594d0;
T_6 ;
    %wait E_0x63f81673a4b0;
    %load/vec4 v0x63f816759d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x63f816759be0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x63f816759ab0_0;
    %assign/vec4 v0x63f816759be0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x63f8167594d0;
T_7 ;
    %wait E_0x63f81672c1f0;
    %load/vec4 v0x63f816759d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63f816759cc0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x63f816759cc0_0;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_7.6, 11;
    %load/vec4 v0x63f816759ab0_0;
    %parti/s 1, 3, 3;
    %and;
T_7.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.5, 10;
    %load/vec4 v0x63f8167599d0_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
T_7.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.4, 9;
    %load/vec4 v0x63f816759be0_0;
    %parti/s 1, 3, 3;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63f816759cc0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63f816759cc0_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x63f8167594d0;
T_8 ;
    %wait E_0x63f81672c1f0;
    %load/vec4 v0x63f816759d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63f816759820_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x63f816759cc0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.5, 10;
    %load/vec4 v0x63f8167599d0_0;
    %parti/s 1, 3, 3;
    %and;
T_8.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.4, 9;
    %load/vec4 v0x63f816759ab0_0;
    %parti/s 1, 3, 3;
    %and;
T_8.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x63f816759820_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x63f816759820_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x63f81672f6c0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63f81675a6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x63f81675ab10_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x63f81672f6c0;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x63f81675a6a0_0;
    %inv;
    %store/vec4 v0x63f81675a6a0_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0x63f81672f6c0;
T_11 ;
    %vpi_call/w 3 80 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 81 "$dumpvars", 32'sb00000000000000000000000000000001, v0x63f816759250_0, v0x63f81675ac90_0, v0x63f81675a6a0_0, v0x63f81675a910_0, v0x63f81675a9b0_0, v0x63f81675a7e0_0, v0x63f81675a740_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x63f81672f6c0;
T_12 ;
    %load/vec4 v0x63f81675aa50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x63f81675aa50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x63f81675aa50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 116 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_12.1 ;
    %load/vec4 v0x63f81675aa50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x63f81675aa50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 119 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 120 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x63f81675aa50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x63f81675aa50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x63f81672f6c0;
T_13 ;
    %wait E_0x63f81672d0f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x63f81675aa50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x63f81675aa50_0, 4, 32;
    %load/vec4 v0x63f81675abd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x63f81675aa50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 132 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x63f81675aa50_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x63f81675aa50_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x63f81675aa50_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x63f81675a7e0_0;
    %load/vec4 v0x63f81675a7e0_0;
    %load/vec4 v0x63f81675a740_0;
    %xor;
    %load/vec4 v0x63f81675a7e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x63f81675aa50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 136 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x63f81675aa50_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x63f81675aa50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x63f81675aa50_0, 4, 32;
T_13.4 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/fsm_ps2/fsm_ps2_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates3_depth10/fsm_ps2/iter8/response1/top_module.sv";
