#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Thu Jan 29 00:02:03 2026
# Process ID         : 18228
# Current directory  : /home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.runs/design_1_mii_to_rmii_0_0_synth_1
# Command line       : vivado -log design_1_mii_to_rmii_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_mii_to_rmii_0_0.tcl
# Log file           : /home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.runs/design_1_mii_to_rmii_0_0_synth_1/design_1_mii_to_rmii_0_0.vds
# Journal file       : /home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.runs/design_1_mii_to_rmii_0_0_synth_1/vivado.jou
# Running On         : gapapaio
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : AMD Ryzen 7 5800H with Radeon Graphics
# CPU Frequency      : 4266.620 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16069 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20364 MB
# Available Virtual  : 6171 MB
#-----------------------------------------------------------
source design_1_mii_to_rmii_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/miguelovila/SimplifiedIotGateway/CustomIps'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top design_1_mii_to_rmii_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18531
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2118.293 ; gain = 441.711 ; free physical = 535 ; free virtual = 3635
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_mii_to_rmii_0_0' [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_mii_to_rmii_0_0/synth/design_1_mii_to_rmii_0_0.vhd:81]
	Parameter C_INSTANCE bound to: design_1_mii_to_rmii_0_0 - type: string 
	Parameter C_FIXED_SPEED bound to: 1'b1 
	Parameter C_INCLUDE_BUF bound to: 0 - type: integer 
	Parameter C_SPEED_100 bound to: 1'b1 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-3491] module 'mii_to_rmii' declared at '/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ipshared/25d7/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:4158' bound to instance 'U0' of component 'mii_to_rmii' [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_mii_to_rmii_0_0/synth/design_1_mii_to_rmii_0_0.vhd:146]
INFO: [Synth 8-638] synthesizing module 'mii_to_rmii' [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ipshared/25d7/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:4224]
INFO: [Synth 8-638] synthesizing module 'rmii_tx_fixed' [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ipshared/25d7/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1756]
INFO: [Synth 8-256] done synthesizing module 'rmii_tx_fixed' (0#1) [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ipshared/25d7/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1756]
INFO: [Synth 8-638] synthesizing module 'rmii_rx_fixed' [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ipshared/25d7/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:2669]
	Parameter C_DATA_BITS bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'SRL_FIFO' declared at '/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ipshared/25d7/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1434' bound to instance 'I_SRL_FIFO' of component 'srl_fifo' [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ipshared/25d7/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:3390]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ipshared/25d7/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1454]
INFO: [Synth 8-3491] module 'FDR' declared at '/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:44218' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ipshared/25d7/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1548]
INFO: [Synth 8-6157] synthesizing module 'FDR' [/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:44218]
INFO: [Synth 8-6155] done synthesizing module 'FDR' (0#1) [/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:44218]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:95613' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ipshared/25d7/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1565]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:95613]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (0#1) [/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:95613]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:164593' bound to instance 'XORCY_I' of component 'XORCY' [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ipshared/25d7/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1572]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:164593]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (0#1) [/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:164593]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:44231' bound to instance 'FDRE_I' of component 'FDRE' [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ipshared/25d7/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1578]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:44231]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:44231]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:95613' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ipshared/25d7/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1565]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:164593' bound to instance 'XORCY_I' of component 'XORCY' [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ipshared/25d7/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1572]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:44231' bound to instance 'FDRE_I' of component 'FDRE' [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ipshared/25d7/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1578]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:95613' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ipshared/25d7/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1565]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:164593' bound to instance 'XORCY_I' of component 'XORCY' [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ipshared/25d7/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1572]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:44231' bound to instance 'FDRE_I' of component 'FDRE' [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ipshared/25d7/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1578]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:95613' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ipshared/25d7/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1565]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:164593' bound to instance 'XORCY_I' of component 'XORCY' [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ipshared/25d7/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1572]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:44231' bound to instance 'FDRE_I' of component 'FDRE' [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ipshared/25d7/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1578]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158612' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ipshared/25d7/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1589]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158612]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158612]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158612' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ipshared/25d7/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1589]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158612' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ipshared/25d7/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1589]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158612' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ipshared/25d7/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1589]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158612' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ipshared/25d7/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1589]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (0#1) [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ipshared/25d7/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:1454]
INFO: [Synth 8-256] done synthesizing module 'rmii_rx_fixed' (0#1) [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ipshared/25d7/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:2669]
INFO: [Synth 8-256] done synthesizing module 'mii_to_rmii' (0#1) [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ipshared/25d7/hdl/mii_to_rmii_v2_0_vh_rfs.vhd:4224]
INFO: [Synth 8-256] done synthesizing module 'design_1_mii_to_rmii_0_0' (0#1) [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_mii_to_rmii_0_0/synth/design_1_mii_to_rmii_0_0.vhd:81]
WARNING: [Synth 8-7129] Port Rx_speed_100 in module rmii_rx_fixed is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2200.230 ; gain = 523.648 ; free physical = 253 ; free virtual = 3364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2215.074 ; gain = 538.492 ; free physical = 246 ; free virtual = 3356
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2215.074 ; gain = 538.492 ; free physical = 246 ; free virtual = 3356
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2221.012 ; gain = 0.000 ; free physical = 242 ; free virtual = 3353
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_mii_to_rmii_0_0/design_1_mii_to_rmii_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_mii_to_rmii_0_0/design_1_mii_to_rmii_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_mii_to_rmii_0_0/design_1_mii_to_rmii_0_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_mii_to_rmii_0_0/design_1_mii_to_rmii_0_0_board.xdc] for cell 'U0'
Parsing XDC File [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.runs/design_1_mii_to_rmii_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.runs/design_1_mii_to_rmii_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2320.812 ; gain = 0.000 ; free physical = 205 ; free virtual = 3218
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDR => FDRE: 1 instance 
  MUXCY_L => MUXCY: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2320.848 ; gain = 0.000 ; free physical = 205 ; free virtual = 3218
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2320.848 ; gain = 644.266 ; free physical = 2918 ; free virtual = 5939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2328.816 ; gain = 652.234 ; free physical = 2918 ; free virtual = 5939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2328.816 ; gain = 652.234 ; free physical = 2918 ; free virtual = 5939
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'rmii_tx_fixed'
INFO: [Synth 8-802] inferred FSM for state register 'RX_100_MBPS.fifo_ldr_cs_reg' in module 'rmii_rx_fixed'
INFO: [Synth 8-802] inferred FSM for state register 'RX_100_MBPS.fifo_flshr_cs_reg' in module 'rmii_rx_fixed'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              idle_clk_l |         000000000000000000000001 |                            00000
              idle_clk_h |         000000000000000000000010 |                            00001
     tx100_dibit_0_clk_l |         000000000000000000000100 |                            00010
     tx100_dibit_1_clk_h |         000000000000000000001000 |                            00011
     tx10_dibit_0_clk_l0 |         000000000000000000010000 |                            00100
     tx10_dibit_0_clk_l1 |         000000000000000000100000 |                            00101
     tx10_dibit_0_clk_l2 |         000000000000000001000000 |                            00110
     tx10_dibit_0_clk_l3 |         000000000000000010000000 |                            00111
     tx10_dibit_0_clk_l4 |         000000000000000100000000 |                            01000
     tx10_dibit_0_clk_l5 |         000000000000001000000000 |                            01001
     tx10_dibit_0_clk_l6 |         000000000000010000000000 |                            01010
     tx10_dibit_0_clk_l7 |         000000000000100000000000 |                            01011
     tx10_dibit_0_clk_l8 |         000000000001000000000000 |                            01100
     tx10_dibit_0_clk_l9 |         000000000010000000000000 |                            01101
     tx10_dibit_1_clk_h0 |         000000000100000000000000 |                            01110
     tx10_dibit_1_clk_h1 |         000000001000000000000000 |                            01111
     tx10_dibit_1_clk_h2 |         000000010000000000000000 |                            10000
     tx10_dibit_1_clk_h3 |         000000100000000000000000 |                            10001
     tx10_dibit_1_clk_h4 |         000001000000000000000000 |                            10010
     tx10_dibit_1_clk_h5 |         000010000000000000000000 |                            10011
     tx10_dibit_1_clk_h6 |         000100000000000000000000 |                            10100
     tx10_dibit_1_clk_h7 |         001000000000000000000000 |                            10101
     tx10_dibit_1_clk_h8 |         010000000000000000000000 |                            10110
     tx10_dibit_1_clk_h9 |         100000000000000000000000 |                            10111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'one-hot' in module 'rmii_tx_fixed'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            flshr_idle_l |                               00 |                               00
            flshr_idle_h |                               01 |                               01
             rx100_clk_l |                               10 |                               10
             rx100_clk_h |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'RX_100_MBPS.fifo_flshr_cs_reg' using encoding 'sequential' in module 'rmii_rx_fixed'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              idle_no_wr |                               00 |                               00
                   rx_wr |                               01 |                               10
                rx_no_wr |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'RX_100_MBPS.fifo_ldr_cs_reg' using encoding 'sequential' in module 'rmii_rx_fixed'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2328.816 ; gain = 652.234 ; free physical = 2844 ; free virtual = 5865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 29    
+---Muxes : 
	  24 Input   24 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 8     
	   4 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	  24 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2328.816 ; gain = 652.234 ; free physical = 2545 ; free virtual = 5585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2369.816 ; gain = 693.234 ; free physical = 1642 ; free virtual = 4689
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2406.863 ; gain = 730.281 ; free physical = 1559 ; free virtual = 4606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[23]) is unused and will be removed from module mii_to_rmii.
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[22]) is unused and will be removed from module mii_to_rmii.
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[21]) is unused and will be removed from module mii_to_rmii.
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[20]) is unused and will be removed from module mii_to_rmii.
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[19]) is unused and will be removed from module mii_to_rmii.
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[18]) is unused and will be removed from module mii_to_rmii.
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[17]) is unused and will be removed from module mii_to_rmii.
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[16]) is unused and will be removed from module mii_to_rmii.
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[15]) is unused and will be removed from module mii_to_rmii.
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[14]) is unused and will be removed from module mii_to_rmii.
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[13]) is unused and will be removed from module mii_to_rmii.
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[12]) is unused and will be removed from module mii_to_rmii.
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[11]) is unused and will be removed from module mii_to_rmii.
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[10]) is unused and will be removed from module mii_to_rmii.
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[9]) is unused and will be removed from module mii_to_rmii.
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[8]) is unused and will be removed from module mii_to_rmii.
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[7]) is unused and will be removed from module mii_to_rmii.
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[6]) is unused and will be removed from module mii_to_rmii.
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[5]) is unused and will be removed from module mii_to_rmii.
INFO: [Synth 8-3332] Sequential element (RMII_FIXED.I_TX/FSM_onehot_present_state_reg[4]) is unused and will be removed from module mii_to_rmii.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2406.863 ; gain = 730.281 ; free physical = 1555 ; free virtual = 4602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2563.676 ; gain = 887.094 ; free physical = 353 ; free virtual = 3294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2563.676 ; gain = 887.094 ; free physical = 353 ; free virtual = 3294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2563.676 ; gain = 887.094 ; free physical = 353 ; free virtual = 3294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2563.676 ; gain = 887.094 ; free physical = 353 ; free virtual = 3294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2563.676 ; gain = 887.094 ; free physical = 353 ; free virtual = 3294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2563.676 ; gain = 887.094 ; free physical = 353 ; free virtual = 3294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     2|
|2     |LUT2    |     9|
|3     |LUT3    |     2|
|4     |LUT4    |     4|
|5     |LUT5    |     5|
|6     |LUT6    |     7|
|7     |MUXCY_L |     3|
|8     |SRL16E  |     4|
|9     |XORCY   |     4|
|10    |FDR     |     1|
|11    |FDRE    |    81|
|12    |FDSE    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2563.676 ; gain = 887.094 ; free physical = 353 ; free virtual = 3294
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2563.676 ; gain = 781.320 ; free physical = 321 ; free virtual = 3262
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2563.684 ; gain = 887.094 ; free physical = 321 ; free virtual = 3262
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2563.684 ; gain = 0.000 ; free physical = 321 ; free virtual = 3262
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2619.703 ; gain = 0.000 ; free physical = 449 ; free virtual = 3391
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instance 
  FDR => FDRE: 1 instance 

Synth Design complete | Checksum: 2a91999c
INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2619.738 ; gain = 1108.211 ; free physical = 450 ; free virtual = 3392
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1515.801; main = 1515.801; forked = 194.031
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3292.676; main = 2619.707; forked = 963.855
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2643.715 ; gain = 0.000 ; free physical = 450 ; free virtual = 3392
INFO: [Common 17-1381] The checkpoint '/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.runs/design_1_mii_to_rmii_0_0_synth_1/design_1_mii_to_rmii_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_mii_to_rmii_0_0, cache-ID = d8217673ed52d806
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2643.715 ; gain = 0.000 ; free physical = 392 ; free virtual = 3334
INFO: [Common 17-1381] The checkpoint '/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.runs/design_1_mii_to_rmii_0_0_synth_1/design_1_mii_to_rmii_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_mii_to_rmii_0_0_utilization_synth.rpt -pb design_1_mii_to_rmii_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 29 00:02:30 2026...
