# Reading C:/altera/14.0/modelsim_ase/tcl/vsim/pref.tcl 
# do final_project_run_msim_rtl_systemverilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\14.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\14.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system {C:/Users/Quangxdu/Documents/GitHub/ece385/final385/usb_system/usb_system_bb.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module usb_system
# 
# Top level modules:
# 	usb_system
# vlog -sv -work work +incdir+C:/Users/Quangxdu/Documents/GitHub/ece385/final385 {C:/Users/Quangxdu/Documents/GitHub/ece385/final385/ShiftUpClock.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module shiftUpClock
# ** Error: C:/Users/Quangxdu/Documents/GitHub/ece385/final385/ShiftUpClock.sv(15): (vlog-2110) Illegal reference to net "shiftUp".
# 
# ** Error: C:/Users/Quangxdu/Documents/GitHub/ece385/final385/ShiftUpClock.sv(17): (vlog-2110) Illegal reference to net "shiftUp".
# 
# ** Error: C:/Users/Quangxdu/Documents/GitHub/ece385/final385/ShiftUpClock.sv(19): (vlog-2110) Illegal reference to net "shiftUp1".
# 
# ** Error: C:/Users/Quangxdu/Documents/GitHub/ece385/final385/ShiftUpClock.sv(21): (vlog-2110) Illegal reference to net "shiftUp1".
# 
# ** Error: C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./final_project_run_msim_rtl_systemverilog.do line 9
# C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/Quangxdu/Documents/GitHub/ece385/final385 {C:/Users/Quangxdu/Documents/GitHub/ece385/final385/ShiftUpClock.sv}"
