-- generated by newgenasym Tue Feb 07 17:32:10 2006

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \ltc1563-2\ is
    port (    
	AGND:      INOUT  STD_LOGIC;    
	\en-\:     INOUT  STD_LOGIC;    
	INVA:      INOUT  STD_LOGIC;    
	INVB:      INOUT  STD_LOGIC;    
	\lp-\:     INOUT  STD_LOGIC;    
	LPA:       INOUT  STD_LOGIC;    
	LPB:       INOUT  STD_LOGIC;    
	NC1:       INOUT  STD_LOGIC;    
	NC2:       INOUT  STD_LOGIC;    
	NC3:       INOUT  STD_LOGIC;    
	NC4:       INOUT  STD_LOGIC;    
	NC6:       INOUT  STD_LOGIC;    
	\sa-\:     INOUT  STD_LOGIC;    
	SB:        INOUT  STD_LOGIC;    
	\v+\:      INOUT  STD_LOGIC;    
	\v-\:      IN     STD_LOGIC);
end \ltc1563-2\;
