<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam0_common/include/cmsis/saml21/include/component/pm_100.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_8a5890fbb7b122a90f356d448a51e7c5.html">sam0_common</a></li><li class="navelem"><a class="el" href="dir_88fcb9d0f54a094aff6c26b28e4b4de0.html">include</a></li><li class="navelem"><a class="el" href="dir_d70cd3d7f2d394ee3dc5252ded1ef40b.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ae49d243095018e016cf1af9d42af9ba.html">saml21</a></li><li class="navelem"><a class="el" href="dir_009dcca423445cc190b3fe85209c64a3.html">include</a></li><li class="navelem"><a class="el" href="dir_02754a7d39a85d31b84a30b2c1ec4a8f.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">pm_100.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="component_2pm__100_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#ifndef _SAML21_PM_COMPONENT_</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define _SAML21_PM_COMPONENT_</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga9f3dcd9219beb814a9544d8d0428819b">   53</a></span>&#160;<span class="preprocessor">#define PM_U2240</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga575500b9d7813503f74cc639dac37705">   54</a></span>&#160;<span class="preprocessor">#define REV_PM                      0x100</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/* -------- PM_CTRLA : (PM Offset: 0x00) (R/W  8) Control A -------- */</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="union_p_m___c_t_r_l_a___type.html">   58</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="union_p_m___c_t_r_l_a___type.html#a8b4eebe79ded0459acec2f4950102ba3">   60</a></span>&#160;    uint8_t  :2;               </div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="union_p_m___c_t_r_l_a___type.html#aca1fffe147ca6c85ea6f61d4cd808715">   61</a></span>&#160;    uint8_t  <a class="code" href="union_p_m___c_t_r_l_a___type.html#aca1fffe147ca6c85ea6f61d4cd808715">IORET</a>:1;          </div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="union_p_m___c_t_r_l_a___type.html#a77f12d2e278bd5c07712648ac0df5e08">   62</a></span>&#160;    uint8_t  :5;               </div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  } bit;                       </div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="union_p_m___c_t_r_l_a___type.html#a9428adc9af4653a2050e2536b55dec8d">   64</a></span>&#160;  uint8_t <a class="code" href="union_p_m___c_t_r_l_a___type.html#a9428adc9af4653a2050e2536b55dec8d">reg</a>;                 </div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;} <a class="code" href="union_p_m___c_t_r_l_a___type.html">PM_CTRLA_Type</a>;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#gac47de8c1c1280430ce8873f9ef37e6f3">   68</a></span>&#160;<span class="preprocessor">#define PM_CTRLA_OFFSET             0x00         </span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga78f1f5bb930dafe9d37737015e35f096">   69</a></span>&#160;<span class="preprocessor">#define PM_CTRLA_RESETVALUE         0x00ul       </span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#gad2bf677585d69908c39a132d5c978166">   71</a></span>&#160;<span class="preprocessor">#define PM_CTRLA_IORET_Pos          2            </span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga599ca1dad03f9b64d5c01e1db9669825">   72</a></span>&#160;<span class="preprocessor">#define PM_CTRLA_IORET              (0x1ul &lt;&lt; PM_CTRLA_IORET_Pos)</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga9dc3e7122cd1ad4fe6d1764dbabc1957">   73</a></span>&#160;<span class="preprocessor">#define PM_CTRLA_MASK               0x04ul       </span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PM_SLEEPCFG : (PM Offset: 0x01) (R/W  8) Sleep Configuration -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="union_p_m___s_l_e_e_p_c_f_g___type.html">   77</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="union_p_m___s_l_e_e_p_c_f_g___type.html#a2a7a0e923f21dfefd74bff4c48c0d9b6">   79</a></span>&#160;    uint8_t  <a class="code" href="union_p_m___s_l_e_e_p_c_f_g___type.html#a2a7a0e923f21dfefd74bff4c48c0d9b6">SLEEPMODE</a>:3;      </div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="union_p_m___s_l_e_e_p_c_f_g___type.html#a8b4eebe79ded0459acec2f4950102ba3">   80</a></span>&#160;    uint8_t  :5;               </div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  } bit;                       </div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="union_p_m___s_l_e_e_p_c_f_g___type.html#a9428adc9af4653a2050e2536b55dec8d">   82</a></span>&#160;  uint8_t <a class="code" href="union_p_m___s_l_e_e_p_c_f_g___type.html#a9428adc9af4653a2050e2536b55dec8d">reg</a>;                 </div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;} <a class="code" href="union_p_m___s_l_e_e_p_c_f_g___type.html">PM_SLEEPCFG_Type</a>;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#gaaf4fb96895e38d59c94cd6b6991cd97f">   86</a></span>&#160;<span class="preprocessor">#define PM_SLEEPCFG_OFFSET          0x01         </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga23e99f0924363f28017cdd0d725efb7a">   87</a></span>&#160;<span class="preprocessor">#define PM_SLEEPCFG_RESETVALUE      0x00ul       </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga35bc67c3429373f2ad67992a2c731a59">   89</a></span>&#160;<span class="preprocessor">#define PM_SLEEPCFG_SLEEPMODE_Pos   0            </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#gaa7f010ada439bb8d744c9a9709f4c7ff">   90</a></span>&#160;<span class="preprocessor">#define PM_SLEEPCFG_SLEEPMODE_Msk   (0x7ul &lt;&lt; PM_SLEEPCFG_SLEEPMODE_Pos)</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#gae8c1cf5a4e7bb49d99f20b8bf5839341">   91</a></span>&#160;<span class="preprocessor">#define PM_SLEEPCFG_SLEEPMODE(value) (PM_SLEEPCFG_SLEEPMODE_Msk &amp; ((value) &lt;&lt; PM_SLEEPCFG_SLEEPMODE_Pos))</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#gaeac8be8e55515e28ce319c353cb7f1e2">   92</a></span>&#160;<span class="preprocessor">#define   PM_SLEEPCFG_SLEEPMODE_IDLE0_Val 0x0ul  </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#gaffca82a32fcc77efc796ad8113fc2624">   93</a></span>&#160;<span class="preprocessor">#define   PM_SLEEPCFG_SLEEPMODE_IDLE1_Val 0x1ul  </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#gaa39bc5c9c9144b45a525dbac465c4603">   94</a></span>&#160;<span class="preprocessor">#define   PM_SLEEPCFG_SLEEPMODE_IDLE2_Val 0x2ul  </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#gafad7594ad3c4bf0e456b4686140360c1">   95</a></span>&#160;<span class="preprocessor">#define   PM_SLEEPCFG_SLEEPMODE_STANDBY_Val 0x4ul  </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga4fa413e3dd29c199b7ad62c4f8f533ea">   96</a></span>&#160;<span class="preprocessor">#define   PM_SLEEPCFG_SLEEPMODE_BACKUP_Val 0x5ul  </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga7f882d1a05a4bc12d6b2a16f5556d294">   97</a></span>&#160;<span class="preprocessor">#define   PM_SLEEPCFG_SLEEPMODE_OFF_Val   0x6ul  </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga00820f2feaed75a8b06cadc52e3dab7b">   98</a></span>&#160;<span class="preprocessor">#define PM_SLEEPCFG_SLEEPMODE_IDLE0 (PM_SLEEPCFG_SLEEPMODE_IDLE0_Val &lt;&lt; PM_SLEEPCFG_SLEEPMODE_Pos)</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga716c5158a79b9ea0bb15ebf1bec3d901">   99</a></span>&#160;<span class="preprocessor">#define PM_SLEEPCFG_SLEEPMODE_IDLE1 (PM_SLEEPCFG_SLEEPMODE_IDLE1_Val &lt;&lt; PM_SLEEPCFG_SLEEPMODE_Pos)</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga9a836330be53797d5abf38ff55e83b23">  100</a></span>&#160;<span class="preprocessor">#define PM_SLEEPCFG_SLEEPMODE_IDLE2 (PM_SLEEPCFG_SLEEPMODE_IDLE2_Val &lt;&lt; PM_SLEEPCFG_SLEEPMODE_Pos)</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#gaf3e4b652eabb4b9d0b860c8ea3ddb1fe">  101</a></span>&#160;<span class="preprocessor">#define PM_SLEEPCFG_SLEEPMODE_STANDBY (PM_SLEEPCFG_SLEEPMODE_STANDBY_Val &lt;&lt; PM_SLEEPCFG_SLEEPMODE_Pos)</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga19b25741ba163602903faca0d721c626">  102</a></span>&#160;<span class="preprocessor">#define PM_SLEEPCFG_SLEEPMODE_BACKUP (PM_SLEEPCFG_SLEEPMODE_BACKUP_Val &lt;&lt; PM_SLEEPCFG_SLEEPMODE_Pos)</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#gad2a9375ae47433adf7f782d9048228b0">  103</a></span>&#160;<span class="preprocessor">#define PM_SLEEPCFG_SLEEPMODE_OFF   (PM_SLEEPCFG_SLEEPMODE_OFF_Val &lt;&lt; PM_SLEEPCFG_SLEEPMODE_Pos)</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga589930f958b6d1b101228160b09263c8">  104</a></span>&#160;<span class="preprocessor">#define PM_SLEEPCFG_MASK            0x07ul       </span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PM_PLCFG : (PM Offset: 0x02) (R/W  8) Performance Level Configuration -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="union_p_m___p_l_c_f_g___type.html">  108</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="union_p_m___p_l_c_f_g___type.html#a792014637eab8c0b06a343f119913bee">  110</a></span>&#160;    uint8_t  <a class="code" href="union_p_m___p_l_c_f_g___type.html#a792014637eab8c0b06a343f119913bee">PLSEL</a>:2;          </div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="union_p_m___p_l_c_f_g___type.html#a8b4eebe79ded0459acec2f4950102ba3">  111</a></span>&#160;    uint8_t  :6;               </div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  } bit;                       </div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="union_p_m___p_l_c_f_g___type.html#a9428adc9af4653a2050e2536b55dec8d">  113</a></span>&#160;  uint8_t <a class="code" href="union_p_m___p_l_c_f_g___type.html#a9428adc9af4653a2050e2536b55dec8d">reg</a>;                 </div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;} <a class="code" href="union_p_m___p_l_c_f_g___type.html">PM_PLCFG_Type</a>;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#gaacce6caabba7b3263107be4896de8bbc">  117</a></span>&#160;<span class="preprocessor">#define PM_PLCFG_OFFSET             0x02         </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga0d1d117a0bdd831aea3c5530bd68efaf">  118</a></span>&#160;<span class="preprocessor">#define PM_PLCFG_RESETVALUE         0x00ul       </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga693b3d1b5761b829a93e9c14809abea8">  120</a></span>&#160;<span class="preprocessor">#define PM_PLCFG_PLSEL_Pos          0            </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga5421add1d9ebdb27aa05f054961e5e37">  121</a></span>&#160;<span class="preprocessor">#define PM_PLCFG_PLSEL_Msk          (0x3ul &lt;&lt; PM_PLCFG_PLSEL_Pos)</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga2b81d1dc3db595fd92cba8b1e8f16d26">  122</a></span>&#160;<span class="preprocessor">#define PM_PLCFG_PLSEL(value)       (PM_PLCFG_PLSEL_Msk &amp; ((value) &lt;&lt; PM_PLCFG_PLSEL_Pos))</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#gaea4425d16c39ec1bcf45d1a8d091d8a0">  123</a></span>&#160;<span class="preprocessor">#define   PM_PLCFG_PLSEL_PL0_Val          0x0ul  </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga0897f81e64cd9cbea06e3e2a21dfb160">  124</a></span>&#160;<span class="preprocessor">#define   PM_PLCFG_PLSEL_PL1_Val          0x1ul  </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga0434b913fd9da073c4d090b9196e9752">  125</a></span>&#160;<span class="preprocessor">#define   PM_PLCFG_PLSEL_PL2_Val          0x2ul  </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga0eebd1aeac9ecf8878f11a0274c94aa2">  126</a></span>&#160;<span class="preprocessor">#define PM_PLCFG_PLSEL_PL0          (PM_PLCFG_PLSEL_PL0_Val        &lt;&lt; PM_PLCFG_PLSEL_Pos)</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#gabacb97aac037ca2c5ef0fe1ff90784eb">  127</a></span>&#160;<span class="preprocessor">#define PM_PLCFG_PLSEL_PL1          (PM_PLCFG_PLSEL_PL1_Val        &lt;&lt; PM_PLCFG_PLSEL_Pos)</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#gae76e935b9c5552060242511dadee6443">  128</a></span>&#160;<span class="preprocessor">#define PM_PLCFG_PLSEL_PL2          (PM_PLCFG_PLSEL_PL2_Val        &lt;&lt; PM_PLCFG_PLSEL_Pos)</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#gadfb319f0faca48fa4336911644f5ccac">  129</a></span>&#160;<span class="preprocessor">#define PM_PLCFG_MASK               0x03ul       </span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PM_INTENCLR : (PM Offset: 0x04) (R/W  8) Interrupt Enable Clear -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="union_p_m___i_n_t_e_n_c_l_r___type.html#aab12a1f56b0ad33a6ccc5e3538f68dd8">  135</a></span>&#160;    uint8_t  <a class="code" href="union_p_m___i_n_t_e_n_c_l_r___type.html#aab12a1f56b0ad33a6ccc5e3538f68dd8">PLRDY</a>:1;          </div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    uint8_t  :7;               </div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  } bit;                       </div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  uint8_t reg;                 </div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;} <a class="code" href="union_p_m___i_n_t_e_n_c_l_r___type.html">PM_INTENCLR_Type</a>;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga96e613f029988a0e97e71761daab56d8">  142</a></span>&#160;<span class="preprocessor">#define PM_INTENCLR_OFFSET          0x04         </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga6af1e46f631f08562f2affcba415c69c">  143</a></span>&#160;<span class="preprocessor">#define PM_INTENCLR_RESETVALUE      0x00ul       </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga9c350f6edeab9f5d4280cc16a009539c">  145</a></span>&#160;<span class="preprocessor">#define PM_INTENCLR_PLRDY_Pos       0            </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga17c1003415c61f410afb15d3feb5b00a">  146</a></span>&#160;<span class="preprocessor">#define PM_INTENCLR_PLRDY           (0x1ul &lt;&lt; PM_INTENCLR_PLRDY_Pos)</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga69858d0d83319582e961338ebf0e6def">  147</a></span>&#160;<span class="preprocessor">#define PM_INTENCLR_MASK            0x01ul       </span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PM_INTENSET : (PM Offset: 0x05) (R/W  8) Interrupt Enable Set -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="union_p_m___i_n_t_e_n_s_e_t___type.html#aab12a1f56b0ad33a6ccc5e3538f68dd8">  153</a></span>&#160;    uint8_t  <a class="code" href="union_p_m___i_n_t_e_n_s_e_t___type.html#aab12a1f56b0ad33a6ccc5e3538f68dd8">PLRDY</a>:1;          </div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    uint8_t  :7;               </div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  } bit;                       </div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  uint8_t reg;                 </div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;} <a class="code" href="union_p_m___i_n_t_e_n_s_e_t___type.html">PM_INTENSET_Type</a>;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#gacbb9e160784aa556b444d77c22d69b5e">  160</a></span>&#160;<span class="preprocessor">#define PM_INTENSET_OFFSET          0x05         </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga1ff5cf286622565d1fdcfcae1e552bfd">  161</a></span>&#160;<span class="preprocessor">#define PM_INTENSET_RESETVALUE      0x00ul       </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga31f02b79544243df1c3f79a6ac6d454e">  163</a></span>&#160;<span class="preprocessor">#define PM_INTENSET_PLRDY_Pos       0            </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga6ac005b717082779e5446af2157a9887">  164</a></span>&#160;<span class="preprocessor">#define PM_INTENSET_PLRDY           (0x1ul &lt;&lt; PM_INTENSET_PLRDY_Pos)</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga913aa0f4020e344151814557d64767d7">  165</a></span>&#160;<span class="preprocessor">#define PM_INTENSET_MASK            0x01ul       </span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PM_INTFLAG : (PM Offset: 0x06) (R/W  8) Interrupt Flag Status and Clear -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{ <span class="comment">// __I to avoid read-modify-write on write-to-clear register</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="union_p_m___i_n_t_f_l_a_g___type.html#a8c1b00759000b2486c2af01e59b4b746">  171</a></span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t  <a class="code" href="union_p_m___i_n_t_f_l_a_g___type.html#a8c1b00759000b2486c2af01e59b4b746">PLRDY</a>:1;          </div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="union_p_m___i_n_t_f_l_a_g___type.html#a5b4208c6f4c4a4290c4f2804d1eb1d5b">  172</a></span>&#160;    <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union_p_m___i_n_t_f_l_a_g___type.html#a5b4208c6f4c4a4290c4f2804d1eb1d5b">uint8_t</a>  :7;               </div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  } bit;                       </div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  uint8_t reg;                 </div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;} <a class="code" href="union_p_m___i_n_t_f_l_a_g___type.html">PM_INTFLAG_Type</a>;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga9f885fcf58926ce0a55a0cb84523b6cc">  178</a></span>&#160;<span class="preprocessor">#define PM_INTFLAG_OFFSET           0x06         </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga75ec112ff873ab4855f99087a5023b13">  179</a></span>&#160;<span class="preprocessor">#define PM_INTFLAG_RESETVALUE       0x00ul       </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga28ce1cfd4b43ac0742be1340f14e2caa">  181</a></span>&#160;<span class="preprocessor">#define PM_INTFLAG_PLRDY_Pos        0            </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga5b2aa8469321ca87cd60379f276f545e">  182</a></span>&#160;<span class="preprocessor">#define PM_INTFLAG_PLRDY            (0x1ul &lt;&lt; PM_INTFLAG_PLRDY_Pos)</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#gac5ddba598ffebe3739bbba90116b3ba3">  183</a></span>&#160;<span class="preprocessor">#define PM_INTFLAG_MASK             0x01ul       </span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PM_STDBYCFG : (PM Offset: 0x08) (R/W 16) Standby Configuration -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="union_p_m___s_t_d_b_y_c_f_g___type.html">  187</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="union_p_m___s_t_d_b_y_c_f_g___type.html#a0e77bd6cc71584c437af9b3198f519ad">  189</a></span>&#160;    uint16_t <a class="code" href="union_p_m___s_t_d_b_y_c_f_g___type.html#a0e77bd6cc71584c437af9b3198f519ad">PDCFG</a>:2;          </div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="union_p_m___s_t_d_b_y_c_f_g___type.html#a77132c2c26a75f5b8751b235cda23828">  190</a></span>&#160;    uint16_t :2;               </div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="union_p_m___s_t_d_b_y_c_f_g___type.html#a01ecedcdf5efecf3c04cbbb4241bc851">  191</a></span>&#160;    uint16_t <a class="code" href="union_p_m___s_t_d_b_y_c_f_g___type.html#a01ecedcdf5efecf3c04cbbb4241bc851">DPGPD0</a>:1;         </div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="union_p_m___s_t_d_b_y_c_f_g___type.html#ae40a0f6a1be3b363b1094d1a375edc8f">  192</a></span>&#160;    uint16_t <a class="code" href="union_p_m___s_t_d_b_y_c_f_g___type.html#ae40a0f6a1be3b363b1094d1a375edc8f">DPGPD1</a>:1;         </div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="union_p_m___s_t_d_b_y_c_f_g___type.html#ab72e3a1f2f7db8695c60c658f5a0f11a">  193</a></span>&#160;    uint16_t :1;               </div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="union_p_m___s_t_d_b_y_c_f_g___type.html#a299776aa1670d55afa4428c61a08aa1f">  194</a></span>&#160;    uint16_t <a class="code" href="union_p_m___s_t_d_b_y_c_f_g___type.html#a299776aa1670d55afa4428c61a08aa1f">AVREGSD</a>:1;        </div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="union_p_m___s_t_d_b_y_c_f_g___type.html#a45e1ad630a4e2ed3f3707826ae8afe69">  195</a></span>&#160;    uint16_t <a class="code" href="union_p_m___s_t_d_b_y_c_f_g___type.html#a45e1ad630a4e2ed3f3707826ae8afe69">LINKPD</a>:2;         </div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="union_p_m___s_t_d_b_y_c_f_g___type.html#a9c3822a5a4d9ea2c8d95f7c4fd365d04">  196</a></span>&#160;    uint16_t <a class="code" href="union_p_m___s_t_d_b_y_c_f_g___type.html#a9c3822a5a4d9ea2c8d95f7c4fd365d04">BBIASHS</a>:2;        </div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="union_p_m___s_t_d_b_y_c_f_g___type.html#a1501f3336484203b8982fcf059b21903">  197</a></span>&#160;    uint16_t <a class="code" href="union_p_m___s_t_d_b_y_c_f_g___type.html#a1501f3336484203b8982fcf059b21903">BBIASLP</a>:2;        </div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="union_p_m___s_t_d_b_y_c_f_g___type.html#a3d1b5aac07b231e4f295e06facc45cc1">  198</a></span>&#160;    uint16_t <a class="code" href="union_p_m___s_t_d_b_y_c_f_g___type.html#a3d1b5aac07b231e4f295e06facc45cc1">BBIASPP</a>:2;        </div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  } bit;                       </div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="union_p_m___s_t_d_b_y_c_f_g___type.html#a11760f5020019f4aa8cb02e694f7cc44">  200</a></span>&#160;  uint16_t <a class="code" href="union_p_m___s_t_d_b_y_c_f_g___type.html#a11760f5020019f4aa8cb02e694f7cc44">reg</a>;                </div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;} <a class="code" href="union_p_m___s_t_d_b_y_c_f_g___type.html">PM_STDBYCFG_Type</a>;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#gaf4b99f5917c042cf00e7aa0ddfcefb5a">  204</a></span>&#160;<span class="preprocessor">#define PM_STDBYCFG_OFFSET          0x08         </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga31844cf2eeaf7b9dc7de67de663967ec">  205</a></span>&#160;<span class="preprocessor">#define PM_STDBYCFG_RESETVALUE      0x0000ul     </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga19332dcd50a38dcde23771afb543cfef">  207</a></span>&#160;<span class="preprocessor">#define PM_STDBYCFG_PDCFG_Pos       0            </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga9433a06d82ba402a8315cd06b95811e9">  208</a></span>&#160;<span class="preprocessor">#define PM_STDBYCFG_PDCFG_Msk       (0x3ul &lt;&lt; PM_STDBYCFG_PDCFG_Pos)</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#gabddeabcbb19ba846edb188212979026c">  209</a></span>&#160;<span class="preprocessor">#define PM_STDBYCFG_PDCFG(value)    (PM_STDBYCFG_PDCFG_Msk &amp; ((value) &lt;&lt; PM_STDBYCFG_PDCFG_Pos))</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga3c9a1696d9f36483a6ab4bc45b3b6116">  210</a></span>&#160;<span class="preprocessor">#define   PM_STDBYCFG_PDCFG_DEFAULT_Val   0x0ul  </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga39fd06a76e6132ad14ff533d0f3b4398">  211</a></span>&#160;<span class="preprocessor">#define   PM_STDBYCFG_PDCFG_PD0_Val       0x1ul  </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga7db06b2806877e425348a3fdc87b5a14">  212</a></span>&#160;<span class="preprocessor">#define   PM_STDBYCFG_PDCFG_PD01_Val      0x2ul  </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga29382ddddd347cbbc9511caa1376ef09">  213</a></span>&#160;<span class="preprocessor">#define   PM_STDBYCFG_PDCFG_PD012_Val     0x3ul  </span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#gae1251f4b7240a1424abb02a291af4cee">  214</a></span>&#160;<span class="preprocessor">#define PM_STDBYCFG_PDCFG_DEFAULT   (PM_STDBYCFG_PDCFG_DEFAULT_Val &lt;&lt; PM_STDBYCFG_PDCFG_Pos)</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga9a7042480d0a283bdf9d508bf223db88">  215</a></span>&#160;<span class="preprocessor">#define PM_STDBYCFG_PDCFG_PD0       (PM_STDBYCFG_PDCFG_PD0_Val     &lt;&lt; PM_STDBYCFG_PDCFG_Pos)</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga31bed94fd0e6748e1e24434fdce42fb7">  216</a></span>&#160;<span class="preprocessor">#define PM_STDBYCFG_PDCFG_PD01      (PM_STDBYCFG_PDCFG_PD01_Val    &lt;&lt; PM_STDBYCFG_PDCFG_Pos)</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#gaf86dfff90647647e7afd091fc367e31a">  217</a></span>&#160;<span class="preprocessor">#define PM_STDBYCFG_PDCFG_PD012     (PM_STDBYCFG_PDCFG_PD012_Val   &lt;&lt; PM_STDBYCFG_PDCFG_Pos)</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga18464e63ed1613c3fcacb238ea318bd0">  218</a></span>&#160;<span class="preprocessor">#define PM_STDBYCFG_DPGPD0_Pos      4            </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga645e354c2188065fe7b769b071dffcc4">  219</a></span>&#160;<span class="preprocessor">#define PM_STDBYCFG_DPGPD0          (0x1ul &lt;&lt; PM_STDBYCFG_DPGPD0_Pos)</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#gac352d235bc58ad52cd1c8fbed00f993a">  220</a></span>&#160;<span class="preprocessor">#define PM_STDBYCFG_DPGPD1_Pos      5            </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga5d8618931b2e20ce3d682e71362ff439">  221</a></span>&#160;<span class="preprocessor">#define PM_STDBYCFG_DPGPD1          (0x1ul &lt;&lt; PM_STDBYCFG_DPGPD1_Pos)</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#gae51250c7d22ea818cfa5ae08400f4e84">  222</a></span>&#160;<span class="preprocessor">#define PM_STDBYCFG_AVREGSD_Pos     7            </span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#gad2ee4c725ce463765082a1564d2bee40">  223</a></span>&#160;<span class="preprocessor">#define PM_STDBYCFG_AVREGSD         (0x1ul &lt;&lt; PM_STDBYCFG_AVREGSD_Pos)</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga08472f29227e219ca4aad41678bc52b1">  224</a></span>&#160;<span class="preprocessor">#define PM_STDBYCFG_LINKPD_Pos      8            </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga6fafd61d6711c3ec8ed07ebc0634db5b">  225</a></span>&#160;<span class="preprocessor">#define PM_STDBYCFG_LINKPD_Msk      (0x3ul &lt;&lt; PM_STDBYCFG_LINKPD_Pos)</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#gae897aee84f6bc340449ea586ed39e427">  226</a></span>&#160;<span class="preprocessor">#define PM_STDBYCFG_LINKPD(value)   (PM_STDBYCFG_LINKPD_Msk &amp; ((value) &lt;&lt; PM_STDBYCFG_LINKPD_Pos))</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#gabcd3ab08b953984c7484070dbb7f7f90">  227</a></span>&#160;<span class="preprocessor">#define   PM_STDBYCFG_LINKPD_DEFAULT_Val  0x0ul  </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga7f572694931cb3df5b6c6bb814a3fb10">  228</a></span>&#160;<span class="preprocessor">#define   PM_STDBYCFG_LINKPD_PD01_Val     0x1ul  </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga8a2ce283c39f41958f69265f6d3d8aa0">  229</a></span>&#160;<span class="preprocessor">#define   PM_STDBYCFG_LINKPD_PD12_Val     0x2ul  </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga48339ccac33fea85f5c1d254d7d370c7">  230</a></span>&#160;<span class="preprocessor">#define   PM_STDBYCFG_LINKPD_PD012_Val    0x3ul  </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga2fa269ce5805bc595df088f9175526ba">  231</a></span>&#160;<span class="preprocessor">#define PM_STDBYCFG_LINKPD_DEFAULT  (PM_STDBYCFG_LINKPD_DEFAULT_Val &lt;&lt; PM_STDBYCFG_LINKPD_Pos)</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga2ec9817d2e70c6bf796ff3bd804bf7a2">  232</a></span>&#160;<span class="preprocessor">#define PM_STDBYCFG_LINKPD_PD01     (PM_STDBYCFG_LINKPD_PD01_Val   &lt;&lt; PM_STDBYCFG_LINKPD_Pos)</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga17518ac794ab75126dba2891dcdd406c">  233</a></span>&#160;<span class="preprocessor">#define PM_STDBYCFG_LINKPD_PD12     (PM_STDBYCFG_LINKPD_PD12_Val   &lt;&lt; PM_STDBYCFG_LINKPD_Pos)</span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga4df50e819810b00e9544e52ca7e885c0">  234</a></span>&#160;<span class="preprocessor">#define PM_STDBYCFG_LINKPD_PD012    (PM_STDBYCFG_LINKPD_PD012_Val  &lt;&lt; PM_STDBYCFG_LINKPD_Pos)</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga458435797446648ad5db899fbfb7b208">  235</a></span>&#160;<span class="preprocessor">#define PM_STDBYCFG_BBIASHS_Pos     10           </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga0023b1d332f3aa330f28e8cb58600a2d">  236</a></span>&#160;<span class="preprocessor">#define PM_STDBYCFG_BBIASHS_Msk     (0x3ul &lt;&lt; PM_STDBYCFG_BBIASHS_Pos)</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga78ca21898814ac3b7fad4207b3e769f3">  237</a></span>&#160;<span class="preprocessor">#define PM_STDBYCFG_BBIASHS(value)  (PM_STDBYCFG_BBIASHS_Msk &amp; ((value) &lt;&lt; PM_STDBYCFG_BBIASHS_Pos))</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#gabe11f170a994b64f6e1cffc5aac98129">  238</a></span>&#160;<span class="preprocessor">#define PM_STDBYCFG_BBIASLP_Pos     12           </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga38e531f4c3146c609d5c84e4f55a6e3a">  239</a></span>&#160;<span class="preprocessor">#define PM_STDBYCFG_BBIASLP_Msk     (0x3ul &lt;&lt; PM_STDBYCFG_BBIASLP_Pos)</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga03d33f51d5e2b1dc08cf88a7a1b03c3a">  240</a></span>&#160;<span class="preprocessor">#define PM_STDBYCFG_BBIASLP(value)  (PM_STDBYCFG_BBIASLP_Msk &amp; ((value) &lt;&lt; PM_STDBYCFG_BBIASLP_Pos))</span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga129c7a7c9fe17d9ddfb6303047279743">  241</a></span>&#160;<span class="preprocessor">#define PM_STDBYCFG_BBIASPP_Pos     14           </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga61997c4fb8b94f83a11eb8ebe07ce178">  242</a></span>&#160;<span class="preprocessor">#define PM_STDBYCFG_BBIASPP_Msk     (0x3ul &lt;&lt; PM_STDBYCFG_BBIASPP_Pos)</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#gaa6efe96a6632bd77118cebd31b76caf1">  243</a></span>&#160;<span class="preprocessor">#define PM_STDBYCFG_BBIASPP(value)  (PM_STDBYCFG_BBIASPP_Msk &amp; ((value) &lt;&lt; PM_STDBYCFG_BBIASPP_Pos))</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga9bbd6af7e430a29d33dbcebefe7d32d9">  244</a></span>&#160;<span class="preprocessor">#define PM_STDBYCFG_MASK            0xFFB3ul     </span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- PM_PWSAKDLY : (PM Offset: 0x0C) (R/W  8) Power Switch Acknowledge Delay -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="union_p_m___p_w_s_a_k_d_l_y___type.html">  248</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="union_p_m___p_w_s_a_k_d_l_y___type.html#a57b08953f1f3c4a0d6918cbbf7b0d5ec">  250</a></span>&#160;    uint8_t  <a class="code" href="union_p_m___p_w_s_a_k_d_l_y___type.html#a57b08953f1f3c4a0d6918cbbf7b0d5ec">DLYVAL</a>:7;         </div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="union_p_m___p_w_s_a_k_d_l_y___type.html#ac32a6b7eae0e30e04c3049c449f5ee53">  251</a></span>&#160;    uint8_t  <a class="code" href="union_p_m___p_w_s_a_k_d_l_y___type.html#ac32a6b7eae0e30e04c3049c449f5ee53">IGNACK</a>:1;         </div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  } bit;                       </div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="union_p_m___p_w_s_a_k_d_l_y___type.html#a9428adc9af4653a2050e2536b55dec8d">  253</a></span>&#160;  uint8_t <a class="code" href="union_p_m___p_w_s_a_k_d_l_y___type.html#a9428adc9af4653a2050e2536b55dec8d">reg</a>;                 </div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;} <a class="code" href="union_p_m___p_w_s_a_k_d_l_y___type.html">PM_PWSAKDLY_Type</a>;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#gabdbff3c9deb90644b518a60253972c5d">  257</a></span>&#160;<span class="preprocessor">#define PM_PWSAKDLY_OFFSET          0x0C         </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#gab7eb4f5579cf6c78d5780e3fd703e98d">  258</a></span>&#160;<span class="preprocessor">#define PM_PWSAKDLY_RESETVALUE      0x00ul       </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#ga161c5ac97a5a4695c56eb9e5d99454ed">  260</a></span>&#160;<span class="preprocessor">#define PM_PWSAKDLY_DLYVAL_Pos      0            </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#gaedf7554a925ba9ada847c946ce1f2be1">  261</a></span>&#160;<span class="preprocessor">#define PM_PWSAKDLY_DLYVAL_Msk      (0x7Ful &lt;&lt; PM_PWSAKDLY_DLYVAL_Pos)</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#gad14cac0eac25cbcc9cadc23798592bca">  262</a></span>&#160;<span class="preprocessor">#define PM_PWSAKDLY_DLYVAL(value)   (PM_PWSAKDLY_DLYVAL_Msk &amp; ((value) &lt;&lt; PM_PWSAKDLY_DLYVAL_Pos))</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#gad9f7ff35a1092e97c24b88a8ec82b692">  263</a></span>&#160;<span class="preprocessor">#define PM_PWSAKDLY_IGNACK_Pos      7            </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#gab1af84adcc08e34ef6d77a701f12c72d">  264</a></span>&#160;<span class="preprocessor">#define PM_PWSAKDLY_IGNACK          (0x1ul &lt;&lt; PM_PWSAKDLY_IGNACK_Pos)</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___s_a_m_l21___p_m.html#gab5db0ec95c8f83c78fe258c4747a83cc">  265</a></span>&#160;<span class="preprocessor">#define PM_PWSAKDLY_MASK            0xFFul       </span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="struct_pm.html#a14162ffc12ca57854adfdc711bb7bafb">  270</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_m___c_t_r_l_a___type.html">PM_CTRLA_Type</a>             <a class="code" href="struct_pm.html#a14162ffc12ca57854adfdc711bb7bafb">CTRLA</a>;       </div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="struct_pm.html#aeb3f6a15f228ced43aaf2e5166c02410">  271</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_m___s_l_e_e_p_c_f_g___type.html">PM_SLEEPCFG_Type</a>          <a class="code" href="struct_pm.html#aeb3f6a15f228ced43aaf2e5166c02410">SLEEPCFG</a>;    </div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="struct_pm.html#acddd9da45cb6cbb2f85fe09dceafc810">  272</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_m___p_l_c_f_g___type.html">PM_PLCFG_Type</a>             <a class="code" href="struct_pm.html#acddd9da45cb6cbb2f85fe09dceafc810">PLCFG</a>;       </div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;       <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved1[0x1];</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_m___i_n_t_e_n_c_l_r___type.html">PM_INTENCLR_Type</a>          INTENCLR;    </div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_m___i_n_t_e_n_s_e_t___type.html">PM_INTENSET_Type</a>          INTENSET;    </div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_m___i_n_t_f_l_a_g___type.html">PM_INTFLAG_Type</a>           INTFLAG;     </div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;       <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved2[0x1];</div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="struct_pm.html#a36042f09baa4a7a4ec5a5e409315395c">  278</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_m___s_t_d_b_y_c_f_g___type.html">PM_STDBYCFG_Type</a>          <a class="code" href="struct_pm.html#a36042f09baa4a7a4ec5a5e409315395c">STDBYCFG</a>;    </div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;       <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved3[0x2];</div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="struct_pm.html#af6500b164074df45424e5ff32222b3c9">  280</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_p_m___p_w_s_a_k_d_l_y___type.html">PM_PWSAKDLY_Type</a>          <a class="code" href="struct_pm.html#af6500b164074df45424e5ff32222b3c9">PWSAKDLY</a>;    </div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;} <a class="code" href="struct_pm.html">Pm</a>;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAML21_PM_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="union_p_m___c_t_r_l_a___type_html_a9428adc9af4653a2050e2536b55dec8d"><div class="ttname"><a href="union_p_m___c_t_r_l_a___type.html#a9428adc9af4653a2050e2536b55dec8d">PM_CTRLA_Type::reg</a></div><div class="ttdeci">uint8_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2pm__100_8h_source.html#l00064">pm_100.h:64</a></div></div>
<div class="ttc" id="union_p_m___i_n_t_e_n_s_e_t___type_html_aab12a1f56b0ad33a6ccc5e3538f68dd8"><div class="ttname"><a href="union_p_m___i_n_t_e_n_s_e_t___type.html#aab12a1f56b0ad33a6ccc5e3538f68dd8">PM_INTENSET_Type::PLRDY</a></div><div class="ttdeci">uint8_t PLRDY</div><div class="ttdef"><b>Definition:</b> <a href="component_2pm__100_8h_source.html#l00153">pm_100.h:153</a></div></div>
<div class="ttc" id="union_p_m___i_n_t_e_n_c_l_r___type_html_aab12a1f56b0ad33a6ccc5e3538f68dd8"><div class="ttname"><a href="union_p_m___i_n_t_e_n_c_l_r___type.html#aab12a1f56b0ad33a6ccc5e3538f68dd8">PM_INTENCLR_Type::PLRDY</a></div><div class="ttdeci">uint8_t PLRDY</div><div class="ttdef"><b>Definition:</b> <a href="component_2pm__100_8h_source.html#l00135">pm_100.h:135</a></div></div>
<div class="ttc" id="union_p_m___i_n_t_f_l_a_g___type_html_a8c1b00759000b2486c2af01e59b4b746"><div class="ttname"><a href="union_p_m___i_n_t_f_l_a_g___type.html#a8c1b00759000b2486c2af01e59b4b746">PM_INTFLAG_Type::PLRDY</a></div><div class="ttdeci">__I uint8_t PLRDY</div><div class="ttdef"><b>Definition:</b> <a href="component_2pm__100_8h_source.html#l00171">pm_100.h:171</a></div></div>
<div class="ttc" id="struct_pm_html_a36042f09baa4a7a4ec5a5e409315395c"><div class="ttname"><a href="struct_pm.html#a36042f09baa4a7a4ec5a5e409315395c">Pm::STDBYCFG</a></div><div class="ttdeci">__IO PM_STDBYCFG_Type STDBYCFG</div><div class="ttdoc">Offset: 0x08 (R/W 16) Standby Configuration. </div><div class="ttdef"><b>Definition:</b> <a href="component_2pm__100_8h_source.html#l00278">pm_100.h:278</a></div></div>
<div class="ttc" id="union_p_m___s_t_d_b_y_c_f_g___type_html_a1501f3336484203b8982fcf059b21903"><div class="ttname"><a href="union_p_m___s_t_d_b_y_c_f_g___type.html#a1501f3336484203b8982fcf059b21903">PM_STDBYCFG_Type::BBIASLP</a></div><div class="ttdeci">uint16_t BBIASLP</div><div class="ttdef"><b>Definition:</b> <a href="component_2pm__100_8h_source.html#l00197">pm_100.h:197</a></div></div>
<div class="ttc" id="union_p_m___p_w_s_a_k_d_l_y___type_html"><div class="ttname"><a href="union_p_m___p_w_s_a_k_d_l_y___type.html">PM_PWSAKDLY_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2pm__100_8h_source.html#l00248">pm_100.h:248</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_ga0d957f1433aaf5d70e4dc2b68288442d"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a></div><div class="ttdeci">volatile const uint8_t RoReg8</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00070">samd21e15a.h:70</a></div></div>
<div class="ttc" id="union_p_m___p_l_c_f_g___type_html_a792014637eab8c0b06a343f119913bee"><div class="ttname"><a href="union_p_m___p_l_c_f_g___type.html#a792014637eab8c0b06a343f119913bee">PM_PLCFG_Type::PLSEL</a></div><div class="ttdeci">uint8_t PLSEL</div><div class="ttdef"><b>Definition:</b> <a href="component_2pm__100_8h_source.html#l00110">pm_100.h:110</a></div></div>
<div class="ttc" id="core__cm0_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00210">core_cm0.h:210</a></div></div>
<div class="ttc" id="union_p_m___i_n_t_f_l_a_g___type_html_a5b4208c6f4c4a4290c4f2804d1eb1d5b"><div class="ttname"><a href="union_p_m___i_n_t_f_l_a_g___type.html#a5b4208c6f4c4a4290c4f2804d1eb1d5b">PM_INTFLAG_Type::uint8_t</a></div><div class="ttdeci">__I uint8_t</div><div class="ttdef"><b>Definition:</b> <a href="component_2pm__100_8h_source.html#l00172">pm_100.h:172</a></div></div>
<div class="ttc" id="union_p_m___p_l_c_f_g___type_html"><div class="ttname"><a href="union_p_m___p_l_c_f_g___type.html">PM_PLCFG_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2pm__100_8h_source.html#l00108">pm_100.h:108</a></div></div>
<div class="ttc" id="union_p_m___c_t_r_l_a___type_html_aca1fffe147ca6c85ea6f61d4cd808715"><div class="ttname"><a href="union_p_m___c_t_r_l_a___type.html#aca1fffe147ca6c85ea6f61d4cd808715">PM_CTRLA_Type::IORET</a></div><div class="ttdeci">uint8_t IORET</div><div class="ttdef"><b>Definition:</b> <a href="component_2pm__100_8h_source.html#l00061">pm_100.h:61</a></div></div>
<div class="ttc" id="union_p_m___i_n_t_f_l_a_g___type_html"><div class="ttname"><a href="union_p_m___i_n_t_f_l_a_g___type.html">PM_INTFLAG_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html#l00484">pm.h:484</a></div></div>
<div class="ttc" id="union_p_m___s_t_d_b_y_c_f_g___type_html_a299776aa1670d55afa4428c61a08aa1f"><div class="ttname"><a href="union_p_m___s_t_d_b_y_c_f_g___type.html#a299776aa1670d55afa4428c61a08aa1f">PM_STDBYCFG_Type::AVREGSD</a></div><div class="ttdeci">uint16_t AVREGSD</div><div class="ttdef"><b>Definition:</b> <a href="component_2pm__100_8h_source.html#l00194">pm_100.h:194</a></div></div>
<div class="ttc" id="union_p_m___s_l_e_e_p_c_f_g___type_html"><div class="ttname"><a href="union_p_m___s_l_e_e_p_c_f_g___type.html">PM_SLEEPCFG_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2pm__100_8h_source.html#l00077">pm_100.h:77</a></div></div>
<div class="ttc" id="core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00213">core_cm0.h:213</a></div></div>
<div class="ttc" id="union_p_m___s_l_e_e_p_c_f_g___type_html_a2a7a0e923f21dfefd74bff4c48c0d9b6"><div class="ttname"><a href="union_p_m___s_l_e_e_p_c_f_g___type.html#a2a7a0e923f21dfefd74bff4c48c0d9b6">PM_SLEEPCFG_Type::SLEEPMODE</a></div><div class="ttdeci">uint8_t SLEEPMODE</div><div class="ttdef"><b>Definition:</b> <a href="component_2pm__100_8h_source.html#l00079">pm_100.h:79</a></div></div>
<div class="ttc" id="union_p_m___s_t_d_b_y_c_f_g___type_html_a11760f5020019f4aa8cb02e694f7cc44"><div class="ttname"><a href="union_p_m___s_t_d_b_y_c_f_g___type.html#a11760f5020019f4aa8cb02e694f7cc44">PM_STDBYCFG_Type::reg</a></div><div class="ttdeci">uint16_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2pm__100_8h_source.html#l00200">pm_100.h:200</a></div></div>
<div class="ttc" id="union_p_m___p_w_s_a_k_d_l_y___type_html_a57b08953f1f3c4a0d6918cbbf7b0d5ec"><div class="ttname"><a href="union_p_m___p_w_s_a_k_d_l_y___type.html#a57b08953f1f3c4a0d6918cbbf7b0d5ec">PM_PWSAKDLY_Type::DLYVAL</a></div><div class="ttdeci">uint8_t DLYVAL</div><div class="ttdef"><b>Definition:</b> <a href="component_2pm__100_8h_source.html#l00250">pm_100.h:250</a></div></div>
<div class="ttc" id="struct_pm_html_a14162ffc12ca57854adfdc711bb7bafb"><div class="ttname"><a href="struct_pm.html#a14162ffc12ca57854adfdc711bb7bafb">Pm::CTRLA</a></div><div class="ttdeci">__IO PM_CTRLA_Type CTRLA</div><div class="ttdoc">Offset: 0x00 (R/W 8) Control A. </div><div class="ttdef"><b>Definition:</b> <a href="component_2pm__100_8h_source.html#l00270">pm_100.h:270</a></div></div>
<div class="ttc" id="union_p_m___c_t_r_l_a___type_html"><div class="ttname"><a href="union_p_m___c_t_r_l_a___type.html">PM_CTRLA_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2pm__100_8h_source.html#l00058">pm_100.h:58</a></div></div>
<div class="ttc" id="union_p_m___i_n_t_e_n_s_e_t___type_html"><div class="ttname"><a href="union_p_m___i_n_t_e_n_s_e_t___type.html">PM_INTENSET_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html#l00466">pm.h:466</a></div></div>
<div class="ttc" id="union_p_m___s_t_d_b_y_c_f_g___type_html_a3d1b5aac07b231e4f295e06facc45cc1"><div class="ttname"><a href="union_p_m___s_t_d_b_y_c_f_g___type.html#a3d1b5aac07b231e4f295e06facc45cc1">PM_STDBYCFG_Type::BBIASPP</a></div><div class="ttdeci">uint16_t BBIASPP</div><div class="ttdef"><b>Definition:</b> <a href="component_2pm__100_8h_source.html#l00198">pm_100.h:198</a></div></div>
<div class="ttc" id="union_p_m___p_w_s_a_k_d_l_y___type_html_a9428adc9af4653a2050e2536b55dec8d"><div class="ttname"><a href="union_p_m___p_w_s_a_k_d_l_y___type.html#a9428adc9af4653a2050e2536b55dec8d">PM_PWSAKDLY_Type::reg</a></div><div class="ttdeci">uint8_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2pm__100_8h_source.html#l00253">pm_100.h:253</a></div></div>
<div class="ttc" id="union_p_m___s_t_d_b_y_c_f_g___type_html_ae40a0f6a1be3b363b1094d1a375edc8f"><div class="ttname"><a href="union_p_m___s_t_d_b_y_c_f_g___type.html#ae40a0f6a1be3b363b1094d1a375edc8f">PM_STDBYCFG_Type::DPGPD1</a></div><div class="ttdeci">uint16_t DPGPD1</div><div class="ttdef"><b>Definition:</b> <a href="component_2pm__100_8h_source.html#l00192">pm_100.h:192</a></div></div>
<div class="ttc" id="union_p_m___s_t_d_b_y_c_f_g___type_html"><div class="ttname"><a href="union_p_m___s_t_d_b_y_c_f_g___type.html">PM_STDBYCFG_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="component_2pm__100_8h_source.html#l00187">pm_100.h:187</a></div></div>
<div class="ttc" id="union_p_m___i_n_t_e_n_c_l_r___type_html"><div class="ttname"><a href="union_p_m___i_n_t_e_n_c_l_r___type.html">PM_INTENCLR_Type</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html#l00448">pm.h:448</a></div></div>
<div class="ttc" id="struct_pm_html_af6500b164074df45424e5ff32222b3c9"><div class="ttname"><a href="struct_pm.html#af6500b164074df45424e5ff32222b3c9">Pm::PWSAKDLY</a></div><div class="ttdeci">__IO PM_PWSAKDLY_Type PWSAKDLY</div><div class="ttdoc">Offset: 0x0C (R/W 8) Power Switch Acknowledge Delay. </div><div class="ttdef"><b>Definition:</b> <a href="component_2pm__100_8h_source.html#l00280">pm_100.h:280</a></div></div>
<div class="ttc" id="union_p_m___s_t_d_b_y_c_f_g___type_html_a9c3822a5a4d9ea2c8d95f7c4fd365d04"><div class="ttname"><a href="union_p_m___s_t_d_b_y_c_f_g___type.html#a9c3822a5a4d9ea2c8d95f7c4fd365d04">PM_STDBYCFG_Type::BBIASHS</a></div><div class="ttdeci">uint16_t BBIASHS</div><div class="ttdef"><b>Definition:</b> <a href="component_2pm__100_8h_source.html#l00196">pm_100.h:196</a></div></div>
<div class="ttc" id="union_p_m___s_t_d_b_y_c_f_g___type_html_a01ecedcdf5efecf3c04cbbb4241bc851"><div class="ttname"><a href="union_p_m___s_t_d_b_y_c_f_g___type.html#a01ecedcdf5efecf3c04cbbb4241bc851">PM_STDBYCFG_Type::DPGPD0</a></div><div class="ttdeci">uint16_t DPGPD0</div><div class="ttdef"><b>Definition:</b> <a href="component_2pm__100_8h_source.html#l00191">pm_100.h:191</a></div></div>
<div class="ttc" id="union_p_m___s_t_d_b_y_c_f_g___type_html_a0e77bd6cc71584c437af9b3198f519ad"><div class="ttname"><a href="union_p_m___s_t_d_b_y_c_f_g___type.html#a0e77bd6cc71584c437af9b3198f519ad">PM_STDBYCFG_Type::PDCFG</a></div><div class="ttdeci">uint16_t PDCFG</div><div class="ttdef"><b>Definition:</b> <a href="component_2pm__100_8h_source.html#l00189">pm_100.h:189</a></div></div>
<div class="ttc" id="union_p_m___p_w_s_a_k_d_l_y___type_html_ac32a6b7eae0e30e04c3049c449f5ee53"><div class="ttname"><a href="union_p_m___p_w_s_a_k_d_l_y___type.html#ac32a6b7eae0e30e04c3049c449f5ee53">PM_PWSAKDLY_Type::IGNACK</a></div><div class="ttdeci">uint8_t IGNACK</div><div class="ttdef"><b>Definition:</b> <a href="component_2pm__100_8h_source.html#l00251">pm_100.h:251</a></div></div>
<div class="ttc" id="union_p_m___s_t_d_b_y_c_f_g___type_html_a45e1ad630a4e2ed3f3707826ae8afe69"><div class="ttname"><a href="union_p_m___s_t_d_b_y_c_f_g___type.html#a45e1ad630a4e2ed3f3707826ae8afe69">PM_STDBYCFG_Type::LINKPD</a></div><div class="ttdeci">uint16_t LINKPD</div><div class="ttdef"><b>Definition:</b> <a href="component_2pm__100_8h_source.html#l00195">pm_100.h:195</a></div></div>
<div class="ttc" id="struct_pm_html_acddd9da45cb6cbb2f85fe09dceafc810"><div class="ttname"><a href="struct_pm.html#acddd9da45cb6cbb2f85fe09dceafc810">Pm::PLCFG</a></div><div class="ttdeci">__IO PM_PLCFG_Type PLCFG</div><div class="ttdoc">Offset: 0x02 (R/W 8) Performance Level Configuration. </div><div class="ttdef"><b>Definition:</b> <a href="component_2pm__100_8h_source.html#l00272">pm_100.h:272</a></div></div>
<div class="ttc" id="union_p_m___s_l_e_e_p_c_f_g___type_html_a9428adc9af4653a2050e2536b55dec8d"><div class="ttname"><a href="union_p_m___s_l_e_e_p_c_f_g___type.html#a9428adc9af4653a2050e2536b55dec8d">PM_SLEEPCFG_Type::reg</a></div><div class="ttdeci">uint8_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2pm__100_8h_source.html#l00082">pm_100.h:82</a></div></div>
<div class="ttc" id="union_p_m___p_l_c_f_g___type_html_a9428adc9af4653a2050e2536b55dec8d"><div class="ttname"><a href="union_p_m___p_l_c_f_g___type.html#a9428adc9af4653a2050e2536b55dec8d">PM_PLCFG_Type::reg</a></div><div class="ttdeci">uint8_t reg</div><div class="ttdef"><b>Definition:</b> <a href="component_2pm__100_8h_source.html#l00113">pm_100.h:113</a></div></div>
<div class="ttc" id="struct_pm_html_aeb3f6a15f228ced43aaf2e5166c02410"><div class="ttname"><a href="struct_pm.html#aeb3f6a15f228ced43aaf2e5166c02410">Pm::SLEEPCFG</a></div><div class="ttdeci">__IO PM_SLEEPCFG_Type SLEEPCFG</div><div class="ttdoc">Offset: 0x01 (R/W 8) Sleep Configuration. </div><div class="ttdef"><b>Definition:</b> <a href="component_2pm__100_8h_source.html#l00271">pm_100.h:271</a></div></div>
<div class="ttc" id="struct_pm_html"><div class="ttname"><a href="struct_pm.html">Pm</a></div><div class="ttdoc">PM hardware registers. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2pm_8h_source.html#l00536">pm.h:536</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:03 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
