

================================================================
== Vitis HLS Report for 'dynamic_placement_routing'
================================================================
* Date:           Wed Jan  3 23:38:53 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.971 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                                |                                                     |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                            Instance                            |                        Module                       |   min   |   max   |    min    |    max   | min | max |   Type  |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2_fu_403  |dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2  |        5|       24|  50.000 ns|  0.240 us|    5|   24|       no|
        |grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4_fu_411  |dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4  |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5_fu_422  |dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5  |        5|       24|  50.000 ns|  0.240 us|    5|   24|       no|
        |grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6_fu_430  |dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6  |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |grp_CurOptPotentialPlacement_List_BypassLess_Gen_fu_439         |CurOptPotentialPlacement_List_BypassLess_Gen         |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1_fu_473  |dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1  |        5|       36|  50.000 ns|  0.360 us|    5|   36|       no|
        |grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2_fu_482  |dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2  |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3_fu_493  |dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3  |        2|       12|  20.000 ns|  0.120 us|    2|   12|       no|
        |grp_RoutingAvailability_CheckPredecessor_and_Placement_fu_507   |RoutingAvailability_CheckPredecessor_and_Placement   |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5_fu_597  |dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5  |        2|       12|  20.000 ns|  0.120 us|    2|   12|       no|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_596_1   |        ?|        ?|         ?|          -|          -|       ?|        no|
        | + VITIS_LOOP_608_3  |        ?|        ?|         ?|          -|          -|  0 ~ 10|        no|
        | + VITIS_LOOP_408_4  |        ?|        ?|    3 ~ 15|          -|          -|       ?|        no|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 30 
4 --> 5 
5 --> 6 
6 --> 7 16 18 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 15 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 6 
15 --> 14 
16 --> 17 
17 --> 26 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 29 
27 --> 28 
28 --> 26 
29 --> 30 2 
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%placedOpts_Counter = alloca i32 1"   --->   Operation 31 'alloca' 'placedOpts_Counter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%storemerge = alloca i32 1"   --->   Operation 32 'alloca' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tileID_loc = alloca i64 1"   --->   Operation 33 'alloca' 'tileID_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%j_3_loc = alloca i64 1"   --->   Operation 34 'alloca' 'j_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%inc311623_loc = alloca i64 1"   --->   Operation 35 'alloca' 'inc311623_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i_loc = alloca i64 1"   --->   Operation 36 'alloca' 'i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.29ns)   --->   "%store_ln596 = store i8 0, i8 %storemerge" [DynMap/DynMap_4HLS.cpp:596]   --->   Operation 37 'store' 'store_ln596' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 38 [1/1] (1.29ns)   --->   "%store_ln596 = store i8 0, i8 %placedOpts_Counter" [DynMap/DynMap_4HLS.cpp:596]   --->   Operation 38 'store' 'store_ln596' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln596 = br void" [DynMap/DynMap_4HLS.cpp:596]   --->   Operation 39 'br' 'br_ln596' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%kernel_idx_load = load i3 %kernel_idx" [DynMap/DynMap_4HLS.cpp:596]   --->   Operation 40 'load' 'kernel_idx_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln596 = zext i3 %kernel_idx_load" [DynMap/DynMap_4HLS.cpp:596]   --->   Operation 41 'zext' 'zext_ln596' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%DFG_NodesCount_kernels_values_addr = getelementptr i6 %DFG_NodesCount_kernels_values, i64 0, i64 %zext_ln596" [DynMap/DynMap_4HLS.cpp:596]   --->   Operation 42 'getelementptr' 'DFG_NodesCount_kernels_values_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (1.75ns)   --->   "%DFG_NodesCount_kernels_values_load = load i3 %DFG_NodesCount_kernels_values_addr" [DynMap/DynMap_4HLS.cpp:596]   --->   Operation 43 'load' 'DFG_NodesCount_kernels_values_load' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 6> <ROM>

State 3 <SV = 2> <Delay = 4.36>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%placedOpts_Counter_1 = load i8 %placedOpts_Counter" [DynMap/DynMap_4HLS.cpp:659]   --->   Operation 44 'load' 'placedOpts_Counter_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%storemerge_load = load i8 %storemerge" [DynMap/DynMap_4HLS.cpp:602]   --->   Operation 45 'load' 'storemerge_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln596 = store i8 %storemerge_load, i8 %curOpt_idx" [DynMap/DynMap_4HLS.cpp:596]   --->   Operation 46 'store' 'store_ln596' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln374_1 = zext i3 %kernel_idx_load" [DynMap/DynMap_4HLS.cpp:374]   --->   Operation 47 'zext' 'zext_ln374_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (3.61ns)   --->   "%mul_ln374 = mul i10 %zext_ln374_1, i10 100" [DynMap/DynMap_4HLS.cpp:374]   --->   Operation 48 'mul' 'mul_ln374' <Predicate = true> <Delay = 3.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/2] (1.75ns)   --->   "%DFG_NodesCount_kernels_values_load = load i3 %DFG_NodesCount_kernels_values_addr" [DynMap/DynMap_4HLS.cpp:596]   --->   Operation 49 'load' 'DFG_NodesCount_kernels_values_load' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 6> <ROM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln596_1 = zext i6 %DFG_NodesCount_kernels_values_load" [DynMap/DynMap_4HLS.cpp:596]   --->   Operation 50 'zext' 'zext_ln596_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.31ns)   --->   "%icmp_ln596 = icmp_slt  i8 %storemerge_load, i8 %zext_ln596_1" [DynMap/DynMap_4HLS.cpp:596]   --->   Operation 51 'icmp' 'icmp_ln596' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.30ns)   --->   "%placedOpts_Counter_2 = add i8 %placedOpts_Counter_1, i8 1" [DynMap/DynMap_4HLS.cpp:659]   --->   Operation 52 'add' 'placedOpts_Counter_2' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.29ns)   --->   "%br_ln596 = br i1 %icmp_ln596, void %._crit_edge, void %codeRepl" [DynMap/DynMap_4HLS.cpp:596]   --->   Operation 53 'br' 'br_ln596' <Predicate = true> <Delay = 1.29>
ST_3 : Operation 54 [1/1] (1.29ns)   --->   "%store_ln597 = store i8 255, i8 %IDX_pd" [DynMap/DynMap_4HLS.cpp:597]   --->   Operation 54 'store' 'store_ln597' <Predicate = (icmp_ln596)> <Delay = 1.29>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln602 = trunc i8 %storemerge_load" [DynMap/DynMap_4HLS.cpp:602]   --->   Operation 55 'trunc' 'trunc_ln602' <Predicate = (icmp_ln596)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_11_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln602, i3 0" [DynMap/DynMap_4HLS.cpp:602]   --->   Operation 56 'bitconcatenate' 'tmp_11_cast' <Predicate = (icmp_ln596)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %storemerge_load, i1 0" [DynMap/DynMap_4HLS.cpp:602]   --->   Operation 57 'bitconcatenate' 'tmp_s' <Predicate = (icmp_ln596)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln602_1 = sext i9 %tmp_s" [DynMap/DynMap_4HLS.cpp:602]   --->   Operation 58 'sext' 'sext_ln602_1' <Predicate = (icmp_ln596)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.41ns)   --->   "%add_ln602 = add i10 %tmp_11_cast, i10 %sext_ln602_1" [DynMap/DynMap_4HLS.cpp:602]   --->   Operation 59 'add' 'add_ln602' <Predicate = (icmp_ln596)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [2/2] (0.00ns)   --->   "%call_ln602 = call void @dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2, i10 %add_ln602, i4 %i_loc, i8 %dependency_predecessor_values" [DynMap/DynMap_4HLS.cpp:602]   --->   Operation 60 'call' 'call_ln602' <Predicate = (icmp_ln596)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 61 [1/1] (1.29ns)   --->   "%store_ln607 = store i8 0, i8 %predecessors_wrAddr" [DynMap/DynMap_4HLS.cpp:607]   --->   Operation 61 'store' 'store_ln607' <Predicate = (icmp_ln596)> <Delay = 1.29>

State 4 <SV = 3> <Delay = 4.18>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln602 = sext i8 %storemerge_load" [DynMap/DynMap_4HLS.cpp:602]   --->   Operation 62 'sext' 'sext_ln602' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.41ns)   --->   "%add_ln374 = add i10 %mul_ln374, i10 %sext_ln602" [DynMap/DynMap_4HLS.cpp:374]   --->   Operation 63 'add' 'add_ln374' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln374_2 = zext i10 %add_ln374" [DynMap/DynMap_4HLS.cpp:374]   --->   Operation 64 'zext' 'zext_ln374_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%placement_static_Opt2Tile_kernels_values1_addr = getelementptr i4 %placement_static_Opt2Tile_kernels_values1, i64 0, i64 %zext_ln374_2" [DynMap/DynMap_4HLS.cpp:374]   --->   Operation 65 'getelementptr' 'placement_static_Opt2Tile_kernels_values1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%placement_static_kernels_values_addr = getelementptr i6 %placement_static_kernels_values, i64 0, i64 %zext_ln374_2" [DynMap/DynMap_4HLS.cpp:374]   --->   Operation 66 'getelementptr' 'placement_static_kernels_values_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/2] (0.00ns)   --->   "%call_ln602 = call void @dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2, i10 %add_ln602, i4 %i_loc, i8 %dependency_predecessor_values" [DynMap/DynMap_4HLS.cpp:602]   --->   Operation 67 'call' 'call_ln602' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 68 [2/2] (2.77ns)   --->   "%placement_static_kernels_values_load = load i10 %placement_static_kernels_values_addr" [DynMap/DynMap_4HLS.cpp:636]   --->   Operation 68 'load' 'placement_static_kernels_values_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 600> <ROM>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln597 = specloopname void @_ssdm_op_SpecLoopName, void @empty_47" [DynMap/DynMap_4HLS.cpp:597]   --->   Operation 69 'specloopname' 'specloopname_ln597' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%i_loc_load = load i4 %i_loc"   --->   Operation 70 'load' 'i_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/2] (2.77ns)   --->   "%placement_static_kernels_values_load = load i10 %placement_static_kernels_values_addr" [DynMap/DynMap_4HLS.cpp:636]   --->   Operation 71 'load' 'placement_static_kernels_values_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 600> <ROM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln608 = zext i6 %placement_static_kernels_values_load" [DynMap/DynMap_4HLS.cpp:608]   --->   Operation 72 'zext' 'zext_ln608' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.29ns)   --->   "%br_ln608 = br void" [DynMap/DynMap_4HLS.cpp:608]   --->   Operation 73 'br' 'br_ln608' <Predicate = true> <Delay = 1.29>

State 6 <SV = 5> <Delay = 4.18>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%i_2 = phi i4 0, void %codeRepl, i4 %i, void"   --->   Operation 74 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.96ns)   --->   "%icmp_ln608 = icmp_eq  i4 %i_2, i4 %i_loc_load" [DynMap/DynMap_4HLS.cpp:608]   --->   Operation 75 'icmp' 'icmp_ln608' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 10, i64 0"   --->   Operation 76 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.99ns)   --->   "%i = add i4 %i_2, i4 1" [DynMap/DynMap_4HLS.cpp:608]   --->   Operation 77 'add' 'i' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln608 = br i1 %icmp_ln608, void %.split13, void %._crit_edge.loopexit" [DynMap/DynMap_4HLS.cpp:608]   --->   Operation 78 'br' 'br_ln608' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln609 = zext i4 %i_2" [DynMap/DynMap_4HLS.cpp:609]   --->   Operation 79 'zext' 'zext_ln609' <Predicate = (!icmp_ln608)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (1.41ns)   --->   "%add_ln609 = add i10 %add_ln602, i10 %zext_ln609" [DynMap/DynMap_4HLS.cpp:609]   --->   Operation 80 'add' 'add_ln609' <Predicate = (!icmp_ln608)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln609_1 = zext i10 %add_ln609" [DynMap/DynMap_4HLS.cpp:609]   --->   Operation 81 'zext' 'zext_ln609_1' <Predicate = (!icmp_ln608)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%dependency_predecessor_values_addr = getelementptr i8 %dependency_predecessor_values, i64 0, i64 %zext_ln609_1" [DynMap/DynMap_4HLS.cpp:609]   --->   Operation 82 'getelementptr' 'dependency_predecessor_values_addr' <Predicate = (!icmp_ln608)> <Delay = 0.00>
ST_6 : Operation 83 [2/2] (2.77ns)   --->   "%pred = load i10 %dependency_predecessor_values_addr" [DynMap/DynMap_4HLS.cpp:609]   --->   Operation 83 'load' 'pred' <Predicate = (!icmp_ln608)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%predecessors_wrAddr_load = load i8 %predecessors_wrAddr" [DynMap/DynMap_4HLS.cpp:650]   --->   Operation 84 'load' 'predecessors_wrAddr_load' <Predicate = (icmp_ln608)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%store_ln650 = store i8 %predecessors_wrAddr_load, i8 %predsNum" [DynMap/DynMap_4HLS.cpp:650]   --->   Operation 85 'store' 'store_ln650' <Predicate = (icmp_ln608)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%threshold_load = load i8 %threshold" [DynMap/DynMap_4HLS.cpp:653]   --->   Operation 86 'load' 'threshold_load' <Predicate = (icmp_ln608)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (1.31ns)   --->   "%icmp_ln653 = icmp_slt  i8 %placedOpts_Counter_1, i8 %threshold_load" [DynMap/DynMap_4HLS.cpp:653]   --->   Operation 87 'icmp' 'icmp_ln653' <Predicate = (icmp_ln608)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln653 = br i1 %icmp_ln653, void, void %codeRepl10" [DynMap/DynMap_4HLS.cpp:653]   --->   Operation 88 'br' 'br_ln653' <Predicate = (icmp_ln608)> <Delay = 0.00>
ST_6 : Operation 89 [2/2] (2.77ns)   --->   "%curTileStatic = load i10 %placement_static_Opt2Tile_kernels_values1_addr" [DynMap/DynMap_4HLS.cpp:374]   --->   Operation 89 'load' 'curTileStatic' <Predicate = (icmp_ln608 & icmp_ln653)> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 600> <ROM>
ST_6 : Operation 90 [1/1] (1.32ns)   --->   "%store_ln386 = store i8 0, i8 %curOptPotentialPlacement_wrAddr" [DynMap/DynMap_4HLS.cpp:386]   --->   Operation 90 'store' 'store_ln386' <Predicate = (icmp_ln608 & icmp_ln653)> <Delay = 1.32>

State 7 <SV = 6> <Delay = 2.77>
ST_7 : Operation 91 [1/2] (2.77ns)   --->   "%pred = load i10 %dependency_predecessor_values_addr" [DynMap/DynMap_4HLS.cpp:609]   --->   Operation 91 'load' 'pred' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_7 : Operation 92 [2/2] (0.00ns)   --->   "%call_ln596 = call void @dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4, i6 %DFG_NodesCount_kernels_values_load, i10 %mul_ln374, i8 %pred, i6 %inc311623_loc, i6 %placement_static_kernels_values" [DynMap/DynMap_4HLS.cpp:596]   --->   Operation 92 'call' 'call_ln596' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln596 = call void @dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4, i6 %DFG_NodesCount_kernels_values_load, i10 %mul_ln374, i8 %pred, i6 %inc311623_loc, i6 %placement_static_kernels_values" [DynMap/DynMap_4HLS.cpp:596]   --->   Operation 93 'call' 'call_ln596' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.75>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%inc311623_loc_load = load i6 %inc311623_loc"   --->   Operation 94 'load' 'inc311623_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln615 = zext i6 %inc311623_loc_load" [DynMap/DynMap_4HLS.cpp:615]   --->   Operation 95 'zext' 'zext_ln615' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%placement_done_values_addr = getelementptr i1 %placement_done_values, i64 0, i64 %zext_ln615" [DynMap/DynMap_4HLS.cpp:615]   --->   Operation 96 'getelementptr' 'placement_done_values_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [2/2] (1.75ns)   --->   "%placement_done_values_load = load i7 %placement_done_values_addr" [DynMap/DynMap_4HLS.cpp:615]   --->   Operation 97 'load' 'placement_done_values_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>

State 10 <SV = 9> <Delay = 3.51>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln608 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40" [DynMap/DynMap_4HLS.cpp:608]   --->   Operation 98 'specloopname' 'specloopname_ln608' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %inc311623_loc_load, i3 0" [DynMap/DynMap_4HLS.cpp:619]   --->   Operation 99 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln619 = zext i9 %tmp_1" [DynMap/DynMap_4HLS.cpp:619]   --->   Operation 100 'zext' 'zext_ln619' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %inc311623_loc_load, i1 0" [DynMap/DynMap_4HLS.cpp:619]   --->   Operation 101 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln619_2 = zext i7 %tmp_2" [DynMap/DynMap_4HLS.cpp:619]   --->   Operation 102 'zext' 'zext_ln619_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (1.36ns)   --->   "%add_ln619 = add i10 %zext_ln619, i10 %zext_ln619_2" [DynMap/DynMap_4HLS.cpp:619]   --->   Operation 103 'add' 'add_ln619' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [1/2] (1.75ns)   --->   "%placement_done_values_load = load i7 %placement_done_values_addr" [DynMap/DynMap_4HLS.cpp:615]   --->   Operation 104 'load' 'placement_done_values_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 100> <RAM>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln615 = br i1 %placement_done_values_load, void %.preheader.preheader, void" [DynMap/DynMap_4HLS.cpp:615]   --->   Operation 105 'br' 'br_ln615' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [2/2] (0.00ns)   --->   "%call_ln619 = call void @dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5, i10 %add_ln619, i4 %j_3_loc, i8 %dependency_predecessor_values" [DynMap/DynMap_4HLS.cpp:619]   --->   Operation 106 'call' 'call_ln619' <Predicate = (!placement_done_values_load)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%predecessors_wrAddr_load_1 = load i8 %predecessors_wrAddr" [DynMap/DynMap_4HLS.cpp:641]   --->   Operation 107 'load' 'predecessors_wrAddr_load_1' <Predicate = (placement_done_values_load)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln641 = zext i8 %predecessors_wrAddr_load_1" [DynMap/DynMap_4HLS.cpp:641]   --->   Operation 108 'zext' 'zext_ln641' <Predicate = (placement_done_values_load)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%predOpt_idx_List_addr = getelementptr i6 %predOpt_idx_List, i64 0, i64 %zext_ln641" [DynMap/DynMap_4HLS.cpp:641]   --->   Operation 109 'getelementptr' 'predOpt_idx_List_addr' <Predicate = (placement_done_values_load)> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (1.75ns)   --->   "%store_ln641 = store i6 %inc311623_loc_load, i4 %predOpt_idx_List_addr" [DynMap/DynMap_4HLS.cpp:641]   --->   Operation 110 'store' 'store_ln641' <Predicate = (placement_done_values_load)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 10> <RAM>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%predecessors_addr = getelementptr i8 %predecessors, i64 0, i64 %zext_ln641" [DynMap/DynMap_4HLS.cpp:642]   --->   Operation 111 'getelementptr' 'predecessors_addr' <Predicate = (placement_done_values_load)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (1.75ns)   --->   "%store_ln642 = store i8 %pred, i4 %predecessors_addr" [DynMap/DynMap_4HLS.cpp:642]   --->   Operation 112 'store' 'store_ln642' <Predicate = (placement_done_values_load)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_10 : Operation 113 [1/1] (1.30ns)   --->   "%add_ln643 = add i8 %predecessors_wrAddr_load_1, i8 1" [DynMap/DynMap_4HLS.cpp:643]   --->   Operation 113 'add' 'add_ln643' <Predicate = (placement_done_values_load)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [1/1] (1.29ns)   --->   "%store_ln643 = store i8 %add_ln643, i8 %predecessors_wrAddr" [DynMap/DynMap_4HLS.cpp:643]   --->   Operation 114 'store' 'store_ln643' <Predicate = (placement_done_values_load)> <Delay = 1.29>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%placement_dynamic_dict_Opt2PC_values_addr = getelementptr i8 %placement_dynamic_dict_Opt2PC_values, i64 0, i64 %zext_ln615" [DynMap/DynMap_4HLS.cpp:644]   --->   Operation 115 'getelementptr' 'placement_dynamic_dict_Opt2PC_values_addr' <Predicate = (placement_done_values_load)> <Delay = 0.00>
ST_10 : Operation 116 [2/2] (1.75ns)   --->   "%placement_dynamic_dict_Opt2PC_values_load = load i7 %placement_dynamic_dict_Opt2PC_values_addr" [DynMap/DynMap_4HLS.cpp:644]   --->   Operation 116 'load' 'placement_dynamic_dict_Opt2PC_values_load' <Predicate = (placement_done_values_load)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 117 [1/2] (0.00ns)   --->   "%call_ln619 = call void @dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5, i10 %add_ln619, i4 %j_3_loc, i8 %dependency_predecessor_values" [DynMap/DynMap_4HLS.cpp:619]   --->   Operation 117 'call' 'call_ln619' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 5.15>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%j_3_loc_load = load i4 %j_3_loc"   --->   Operation 118 'load' 'j_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.96ns)   --->   "%icmp_ln624 = icmp_eq  i4 %j_3_loc_load, i4 0" [DynMap/DynMap_4HLS.cpp:624]   --->   Operation 119 'icmp' 'icmp_ln624' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln624 = br i1 %icmp_ln624, void %.lr.ph28.preheader, void %.critedge" [DynMap/DynMap_4HLS.cpp:624]   --->   Operation 120 'br' 'br_ln624' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [2/2] (4.18ns)   --->   "%targetBlock9 = call i1 @dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6, i4 %j_3_loc_load, i10 %add_ln619, i6 %placement_static_kernels_values_load, i8 %dependency_predecessor_values" [DynMap/DynMap_4HLS.cpp:619]   --->   Operation 121 'call' 'targetBlock9' <Predicate = (!icmp_ln624)> <Delay = 4.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 5.38>
ST_13 : Operation 122 [1/2] (5.38ns)   --->   "%targetBlock9 = call i1 @dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6, i4 %j_3_loc_load, i10 %add_ln619, i6 %placement_static_kernels_values_load, i8 %dependency_predecessor_values" [DynMap/DynMap_4HLS.cpp:619]   --->   Operation 122 'call' 'targetBlock9' <Predicate = (!icmp_ln624)> <Delay = 5.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln619 = br i1 %targetBlock9, void %.loopexit, void %.critedge" [DynMap/DynMap_4HLS.cpp:619]   --->   Operation 123 'br' 'br_ln619' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln636 = zext i4 %j_3_loc_load" [DynMap/DynMap_4HLS.cpp:636]   --->   Operation 124 'zext' 'zext_ln636' <Predicate = (targetBlock9) | (icmp_ln624)> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (1.41ns)   --->   "%add_ln636 = add i10 %add_ln619, i10 %zext_ln636" [DynMap/DynMap_4HLS.cpp:636]   --->   Operation 125 'add' 'add_ln636' <Predicate = (targetBlock9) | (icmp_ln624)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.77>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln636_1 = zext i10 %add_ln636" [DynMap/DynMap_4HLS.cpp:636]   --->   Operation 126 'zext' 'zext_ln636_1' <Predicate = (!placement_done_values_load & targetBlock9) | (!placement_done_values_load & icmp_ln624)> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%dependency_predecessor_values_addr_1 = getelementptr i8 %dependency_predecessor_values, i64 0, i64 %zext_ln636_1" [DynMap/DynMap_4HLS.cpp:636]   --->   Operation 127 'getelementptr' 'dependency_predecessor_values_addr_1' <Predicate = (!placement_done_values_load & targetBlock9) | (!placement_done_values_load & icmp_ln624)> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (2.77ns)   --->   "%store_ln636 = store i8 %zext_ln608, i10 %dependency_predecessor_values_addr_1" [DynMap/DynMap_4HLS.cpp:636]   --->   Operation 128 'store' 'store_ln636' <Predicate = (!placement_done_values_load & targetBlock9) | (!placement_done_values_load & icmp_ln624)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln638 = br void %.loopexit" [DynMap/DynMap_4HLS.cpp:638]   --->   Operation 129 'br' 'br_ln638' <Predicate = (!placement_done_values_load & targetBlock9) | (!placement_done_values_load & icmp_ln624)> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln639 = br void" [DynMap/DynMap_4HLS.cpp:639]   --->   Operation 130 'br' 'br_ln639' <Predicate = (!placement_done_values_load)> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 131 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 15 <SV = 10> <Delay = 4.36>
ST_15 : Operation 132 [1/2] (1.75ns)   --->   "%placement_dynamic_dict_Opt2PC_values_load = load i7 %placement_dynamic_dict_Opt2PC_values_addr" [DynMap/DynMap_4HLS.cpp:644]   --->   Operation 132 'load' 'placement_dynamic_dict_Opt2PC_values_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%IDX_pd_load = load i8 %IDX_pd" [DynMap/DynMap_4HLS.cpp:644]   --->   Operation 133 'load' 'IDX_pd_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (1.31ns)   --->   "%icmp_ln644 = icmp_sgt  i8 %placement_dynamic_dict_Opt2PC_values_load, i8 %IDX_pd_load" [DynMap/DynMap_4HLS.cpp:644]   --->   Operation 134 'icmp' 'icmp_ln644' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln644 = br i1 %icmp_ln644, void %._crit_edge18, void" [DynMap/DynMap_4HLS.cpp:644]   --->   Operation 135 'br' 'br_ln644' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (1.29ns)   --->   "%store_ln645 = store i8 %placement_dynamic_dict_Opt2PC_values_load, i8 %IDX_pd" [DynMap/DynMap_4HLS.cpp:645]   --->   Operation 136 'store' 'store_ln645' <Predicate = (icmp_ln644)> <Delay = 1.29>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln646 = br void %._crit_edge18" [DynMap/DynMap_4HLS.cpp:646]   --->   Operation 137 'br' 'br_ln646' <Predicate = (icmp_ln644)> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 138 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 6> <Delay = 0.00>
ST_16 : Operation 139 [2/2] (0.00ns)   --->   "%call_ln654 = call void @CurOptPotentialPlacement_List_BypassLess_Gen, i8 %predsNum, i5 %shape_idx, i4 %CGRA_NumTiles_shapes_values, i8 %curOptPotentialPlacement_wrAddr, i8 %potentialPlacement_wrAddr_List_0, i8 %potentialPlacement_wrAddr_List_1, i6 %predOpt_idx_List, i5 %placement_dynamic_dict_Opt2Tile_values, i2 %Tile2XY_0, i2 %Tile2XY_1, i8 %CurOptPotentialPlacement_List_BypassLess_Gen_XChanges, i4 %xy2Tile, i4 %allocated_tiles_shapes_values, i8 %CurOptPotentialPlacement_List_BypassLess_Gen_YChanges, i5 %curOptPotentialPlacement" [DynMap/DynMap_4HLS.cpp:654]   --->   Operation 139 'call' 'call_ln654' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 7> <Delay = 0.00>
ST_17 : Operation 140 [1/2] (0.00ns)   --->   "%call_ln654 = call void @CurOptPotentialPlacement_List_BypassLess_Gen, i8 %predsNum, i5 %shape_idx, i4 %CGRA_NumTiles_shapes_values, i8 %curOptPotentialPlacement_wrAddr, i8 %potentialPlacement_wrAddr_List_0, i8 %potentialPlacement_wrAddr_List_1, i6 %predOpt_idx_List, i5 %placement_dynamic_dict_Opt2Tile_values, i2 %Tile2XY_0, i2 %Tile2XY_1, i8 %CurOptPotentialPlacement_List_BypassLess_Gen_XChanges, i4 %xy2Tile, i4 %allocated_tiles_shapes_values, i8 %CurOptPotentialPlacement_List_BypassLess_Gen_YChanges, i5 %curOptPotentialPlacement" [DynMap/DynMap_4HLS.cpp:654]   --->   Operation 140 'call' 'call_ln654' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z43CurOptPotentialPlacement_List_LevelInfo_Genv.exit"   --->   Operation 141 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 18 <SV = 6> <Delay = 2.77>
ST_18 : Operation 142 [1/2] (2.77ns)   --->   "%curTileStatic = load i10 %placement_static_Opt2Tile_kernels_values1_addr" [DynMap/DynMap_4HLS.cpp:374]   --->   Operation 142 'load' 'curTileStatic' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 600> <ROM>
ST_18 : Operation 143 [2/2] (0.00ns)   --->   "%call_ln374 = call void @dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1, i4 %curTileStatic, i4 %tileID_loc, i4 %placement_static_Tile2Level_keys" [DynMap/DynMap_4HLS.cpp:374]   --->   Operation 143 'call' 'call_ln374' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 7> <Delay = 0.00>
ST_19 : Operation 144 [1/2] (0.00ns)   --->   "%call_ln374 = call void @dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1, i4 %curTileStatic, i4 %tileID_loc, i4 %placement_static_Tile2Level_keys" [DynMap/DynMap_4HLS.cpp:374]   --->   Operation 144 'call' 'call_ln374' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 8> <Delay = 1.75>
ST_20 : Operation 145 [1/1] (0.00ns)   --->   "%tileID_loc_load = load i4 %tileID_loc"   --->   Operation 145 'load' 'tileID_loc_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln380 = zext i4 %tileID_loc_load" [DynMap/DynMap_4HLS.cpp:380]   --->   Operation 146 'zext' 'zext_ln380' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 147 [1/1] (0.00ns)   --->   "%placement_static_Tile2Level_values_addr = getelementptr i2 %placement_static_Tile2Level_values, i64 0, i64 %zext_ln380" [DynMap/DynMap_4HLS.cpp:380]   --->   Operation 147 'getelementptr' 'placement_static_Tile2Level_values_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 148 [2/2] (1.75ns)   --->   "%static_level = load i4 %placement_static_Tile2Level_values_addr" [DynMap/DynMap_4HLS.cpp:380]   --->   Operation 148 'load' 'static_level' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "%shape_idx_load = load i5 %shape_idx" [DynMap/DynMap_4HLS.cpp:382]   --->   Operation 149 'load' 'shape_idx_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln382 = zext i5 %shape_idx_load" [DynMap/DynMap_4HLS.cpp:382]   --->   Operation 150 'zext' 'zext_ln382' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 151 [1/1] (0.00ns)   --->   "%allocated_tiles_Maxlevels_dynamic_shapes_values_addr = getelementptr i2 %allocated_tiles_Maxlevels_dynamic_shapes_values, i64 0, i64 %zext_ln382" [DynMap/DynMap_4HLS.cpp:382]   --->   Operation 151 'getelementptr' 'allocated_tiles_Maxlevels_dynamic_shapes_values_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 152 [2/2] (1.75ns)   --->   "%max_dynamic_level = load i5 %allocated_tiles_Maxlevels_dynamic_shapes_values_addr" [DynMap/DynMap_4HLS.cpp:382]   --->   Operation 152 'load' 'max_dynamic_level' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 20> <ROM>

State 21 <SV = 9> <Delay = 4.83>
ST_21 : Operation 153 [1/2] (1.75ns)   --->   "%static_level = load i4 %placement_static_Tile2Level_values_addr" [DynMap/DynMap_4HLS.cpp:380]   --->   Operation 153 'load' 'static_level' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 16> <ROM>
ST_21 : Operation 154 [1/2] (1.75ns)   --->   "%max_dynamic_level = load i5 %allocated_tiles_Maxlevels_dynamic_shapes_values_addr" [DynMap/DynMap_4HLS.cpp:382]   --->   Operation 154 'load' 'max_dynamic_level' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 20> <ROM>
ST_21 : Operation 155 [1/1] (0.50ns)   --->   "%icmp_ln383 = icmp_ugt  i2 %static_level, i2 %max_dynamic_level" [DynMap/DynMap_4HLS.cpp:383]   --->   Operation 155 'icmp' 'icmp_ln383' <Predicate = true> <Delay = 0.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 156 [1/1] (0.81ns)   --->   "%initial_dynamic_level = select i1 %icmp_ln383, i2 %max_dynamic_level, i2 %static_level" [DynMap/DynMap_4HLS.cpp:383]   --->   Operation 156 'select' 'initial_dynamic_level' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %shape_idx_load, i2 %initial_dynamic_level" [DynMap/DynMap_4HLS.cpp:382]   --->   Operation 157 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i7 %tmp_4" [DynMap/DynMap_4HLS.cpp:382]   --->   Operation 158 'zext' 'tmp_16_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%allocated_tiles_levelsValidLen_shapes_values_addr = getelementptr i4 %allocated_tiles_levelsValidLen_shapes_values, i64 0, i64 %tmp_16_cast" [DynMap/DynMap_4HLS.cpp:382]   --->   Operation 159 'getelementptr' 'allocated_tiles_levelsValidLen_shapes_values_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 160 [2/2] (1.75ns)   --->   "%allocated_tiles_levelsValidLen_shapes_values_load = load i7 %allocated_tiles_levelsValidLen_shapes_values_addr" [DynMap/DynMap_4HLS.cpp:382]   --->   Operation 160 'load' 'allocated_tiles_levelsValidLen_shapes_values_load' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 80> <ROM>

State 22 <SV = 10> <Delay = 5.49>
ST_22 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln374 = zext i4 %curTileStatic" [DynMap/DynMap_4HLS.cpp:374]   --->   Operation 161 'zext' 'zext_ln374' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %shape_idx_load, i2 0" [DynMap/DynMap_4HLS.cpp:382]   --->   Operation 162 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln382_2 = zext i7 %tmp_3" [DynMap/DynMap_4HLS.cpp:382]   --->   Operation 163 'zext' 'zext_ln382_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln382_1 = zext i2 %max_dynamic_level" [DynMap/DynMap_4HLS.cpp:382]   --->   Operation 164 'zext' 'zext_ln382_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln407 = zext i2 %initial_dynamic_level" [DynMap/DynMap_4HLS.cpp:407]   --->   Operation 165 'zext' 'zext_ln407' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 166 [1/2] (1.75ns)   --->   "%allocated_tiles_levelsValidLen_shapes_values_load = load i7 %allocated_tiles_levelsValidLen_shapes_values_addr" [DynMap/DynMap_4HLS.cpp:382]   --->   Operation 166 'load' 'allocated_tiles_levelsValidLen_shapes_values_load' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 80> <ROM>
ST_22 : Operation 167 [1/1] (0.96ns)   --->   "%icmp_ln388 = icmp_eq  i4 %allocated_tiles_levelsValidLen_shapes_values_load, i4 0" [DynMap/DynMap_4HLS.cpp:388]   --->   Operation 167 'icmp' 'icmp_ln388' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln388 = br i1 %icmp_ln388, void %.lr.ph24.i.preheader, void %.loopexit.i" [DynMap/DynMap_4HLS.cpp:388]   --->   Operation 168 'br' 'br_ln388' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 169 [2/2] (2.77ns)   --->   "%targetBlock = call i1 @dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2, i4 %allocated_tiles_levelsValidLen_shapes_values_load, i5 %shape_idx_load, i2 %initial_dynamic_level, i4 %curTileStatic, i4 %allocated_tiles_levels_dynamic_shapes_values" [DynMap/DynMap_4HLS.cpp:382]   --->   Operation 169 'call' 'targetBlock' <Predicate = (!icmp_ln388)> <Delay = 2.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 11> <Delay = 6.78>
ST_23 : Operation 170 [1/2] (5.03ns)   --->   "%targetBlock = call i1 @dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2, i4 %allocated_tiles_levelsValidLen_shapes_values_load, i5 %shape_idx_load, i2 %initial_dynamic_level, i4 %curTileStatic, i4 %allocated_tiles_levels_dynamic_shapes_values" [DynMap/DynMap_4HLS.cpp:382]   --->   Operation 170 'call' 'targetBlock' <Predicate = (!icmp_ln388)> <Delay = 5.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln382 = br i1 %targetBlock, void, void %.loopexit.i" [DynMap/DynMap_4HLS.cpp:382]   --->   Operation 171 'br' 'br_ln382' <Predicate = (!icmp_ln388)> <Delay = 0.00>
ST_23 : Operation 172 [1/1] (1.75ns)   --->   "%store_ln391 = store i5 %zext_ln374, i5 0" [DynMap/DynMap_4HLS.cpp:391]   --->   Operation 172 'store' 'store_ln391' <Predicate = (!icmp_ln388 & !targetBlock)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 16> <RAM>
ST_23 : Operation 173 [1/1] (1.32ns)   --->   "%store_ln392 = store i8 1, i8 %curOptPotentialPlacement_wrAddr" [DynMap/DynMap_4HLS.cpp:392]   --->   Operation 173 'store' 'store_ln392' <Predicate = (!icmp_ln388 & !targetBlock)> <Delay = 1.32>
ST_23 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln393 = br void %.lr.ph19.i" [DynMap/DynMap_4HLS.cpp:393]   --->   Operation 174 'br' 'br_ln393' <Predicate = (!icmp_ln388 & !targetBlock)> <Delay = 0.00>
ST_23 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln395 = br void %.lr.ph19.i" [DynMap/DynMap_4HLS.cpp:395]   --->   Operation 175 'br' 'br_ln395' <Predicate = (targetBlock) | (icmp_ln388)> <Delay = 0.00>

State 24 <SV = 12> <Delay = 2.77>
ST_24 : Operation 176 [2/2] (2.77ns)   --->   "%call_ln382 = call void @dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3, i4 %allocated_tiles_levelsValidLen_shapes_values_load, i5 %shape_idx_load, i2 %initial_dynamic_level, i4 %curTileStatic, i4 %allocated_tiles_levels_dynamic_shapes_values, i8 %curOptPotentialPlacement_wrAddr, i5 %curOptPotentialPlacement" [DynMap/DynMap_4HLS.cpp:382]   --->   Operation 176 'call' 'call_ln382' <Predicate = true> <Delay = 2.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 13> <Delay = 1.29>
ST_25 : Operation 177 [1/2] (0.00ns)   --->   "%call_ln382 = call void @dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3, i4 %allocated_tiles_levelsValidLen_shapes_values_load, i5 %shape_idx_load, i2 %initial_dynamic_level, i4 %curTileStatic, i4 %allocated_tiles_levels_dynamic_shapes_values, i8 %curOptPotentialPlacement_wrAddr, i5 %curOptPotentialPlacement" [DynMap/DynMap_4HLS.cpp:382]   --->   Operation 177 'call' 'call_ln382' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 178 [1/1] (1.29ns)   --->   "%br_ln409 = br void %._crit_edge20.i.loopexit" [DynMap/DynMap_4HLS.cpp:409]   --->   Operation 178 'br' 'br_ln409' <Predicate = true> <Delay = 1.29>

State 26 <SV = 14> <Delay = 6.12>
ST_26 : Operation 179 [1/1] (0.00ns)   --->   "%dynamic_level_2 = phi i8 %dynamic_level_4, void %._crit_edge.i, i8 %zext_ln407, void %.lr.ph19.i"   --->   Operation 179 'phi' 'dynamic_level_2' <Predicate = (icmp_ln653)> <Delay = 0.00>
ST_26 : Operation 180 [1/1] (1.30ns)   --->   "%dynamic_level_3 = add i8 %dynamic_level_2, i8 1" [DynMap/DynMap_4HLS.cpp:409]   --->   Operation 180 'add' 'dynamic_level_3' <Predicate = (icmp_ln653)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 181 [1/1] (1.31ns)   --->   "%icmp_ln410 = icmp_sgt  i8 %dynamic_level_3, i8 %zext_ln382_1" [DynMap/DynMap_4HLS.cpp:410]   --->   Operation 181 'icmp' 'icmp_ln410' <Predicate = (icmp_ln653)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 182 [1/1] (0.44ns)   --->   "%dynamic_level_4 = select i1 %icmp_ln410, i8 0, i8 %dynamic_level_3" [DynMap/DynMap_4HLS.cpp:410]   --->   Operation 182 'select' 'dynamic_level_4' <Predicate = (icmp_ln653)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 183 [1/1] (1.31ns)   --->   "%icmp_ln413 = icmp_eq  i8 %dynamic_level_4, i8 %zext_ln407" [DynMap/DynMap_4HLS.cpp:413]   --->   Operation 183 'icmp' 'icmp_ln413' <Predicate = (icmp_ln653)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln413 = br i1 %icmp_ln413, void, void %_Z43CurOptPotentialPlacement_List_LevelInfo_Genv.exit.loopexit" [DynMap/DynMap_4HLS.cpp:413]   --->   Operation 184 'br' 'br_ln413' <Predicate = (icmp_ln653)> <Delay = 0.00>
ST_26 : Operation 185 [1/1] (0.00ns)   --->   "%dynamic_level_4_cast = zext i8 %dynamic_level_4" [DynMap/DynMap_4HLS.cpp:410]   --->   Operation 185 'zext' 'dynamic_level_4_cast' <Predicate = (icmp_ln653 & !icmp_ln413)> <Delay = 0.00>
ST_26 : Operation 186 [1/1] (1.30ns)   --->   "%empty_83 = add i9 %zext_ln382_2, i9 %dynamic_level_4_cast" [DynMap/DynMap_4HLS.cpp:382]   --->   Operation 186 'add' 'empty_83' <Predicate = (icmp_ln653 & !icmp_ln413)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 187 [1/1] (0.00ns)   --->   "%p_cast = zext i9 %empty_83" [DynMap/DynMap_4HLS.cpp:382]   --->   Operation 187 'zext' 'p_cast' <Predicate = (icmp_ln653 & !icmp_ln413)> <Delay = 0.00>
ST_26 : Operation 188 [1/1] (0.00ns)   --->   "%allocated_tiles_levelsValidLen_shapes_values_addr_1 = getelementptr i4 %allocated_tiles_levelsValidLen_shapes_values, i64 0, i64 %p_cast" [DynMap/DynMap_4HLS.cpp:382]   --->   Operation 188 'getelementptr' 'allocated_tiles_levelsValidLen_shapes_values_addr_1' <Predicate = (icmp_ln653 & !icmp_ln413)> <Delay = 0.00>
ST_26 : Operation 189 [2/2] (1.75ns)   --->   "%allocated_tiles_levelsValidLen_shapes_values_load_1 = load i7 %allocated_tiles_levelsValidLen_shapes_values_addr_1" [DynMap/DynMap_4HLS.cpp:382]   --->   Operation 189 'load' 'allocated_tiles_levelsValidLen_shapes_values_load_1' <Predicate = (icmp_ln653 & !icmp_ln413)> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 80> <ROM>
ST_26 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z43CurOptPotentialPlacement_List_LevelInfo_Genv.exit"   --->   Operation 190 'br' 'br_ln0' <Predicate = (icmp_ln653 & icmp_ln413)> <Delay = 0.00>
ST_26 : Operation 191 [2/2] (0.00ns)   --->   "%tmp = call i1 @RoutingAvailability_CheckPredecessor_and_Placement, i8 %IDX_pd, i8 %DynamicPlacement_II, i7 %IDX_pd_modulo, i8 %predecessors_wrAddr, i8 %curOpt_idx, i1 %placement_dynamic_occupy, i5 %placement_dynamic_dict_Opt2Tile_values, i8 %placement_dynamic_dict_Opt2PC_values, i1 %placement_done_values, i8 %curOptPotentialPlacement_wrAddr, i8 %predsNum, i5 %curOptPotentialPlacement, i2 %Tile2XY_0, i2 %Tile2XY_1, i8 %predecessors, i8 %placement_dynamic_dict_Opt2Tile_keys, i4 %predTile1, i3 %kernel_idx, i6 %placement_static_kernels_values, i8 %bypassSrcOpt, i7 %bypassTgtOpt, i7 %bypassSrcOpt_keyIdx, i5 %bypassSrcTile, i7 %bypassTgtOpt_keyIdx, i4 %bypassTgtTile, i1 %dependency_forward, i1 %dependency_backward, i8 %bypassOptIdx, i8 %bypassOpt, i8 %placement_dynamic_dict_Opt2PC_keys, i8 %IDX_pd_bypass, i5 %shape_idx, i4 %CGRA_NumTiles_shapes_values, i1 %bpsStride_0, i1 %bpsStride_1, i4 %xy2Tile, i4 %allocated_tiles_shapes_values, i4 %idx_pd_r, i1 %placement_dynamic_bypass_occupy, i8 %placement_dynamic_bypass, i8 %bypassOpt_wrAddr, i8 %dependency_successor_values, i8 %dependency_predecessor_values" [DynMap/DynMap_4HLS.cpp:657]   --->   Operation 191 'call' 'tmp' <Predicate = (icmp_ln413) | (!icmp_ln653)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 15> <Delay = 6.97>
ST_27 : Operation 192 [1/1] (0.00ns)   --->   "%specloopname_ln415 = specloopname void @_ssdm_op_SpecLoopName, void @empty_45" [DynMap/DynMap_4HLS.cpp:415]   --->   Operation 192 'specloopname' 'specloopname_ln415' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln416 = zext i9 %empty_83" [DynMap/DynMap_4HLS.cpp:416]   --->   Operation 193 'zext' 'zext_ln416' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 194 [1/2] (1.75ns)   --->   "%allocated_tiles_levelsValidLen_shapes_values_load_1 = load i7 %allocated_tiles_levelsValidLen_shapes_values_addr_1" [DynMap/DynMap_4HLS.cpp:382]   --->   Operation 194 'load' 'allocated_tiles_levelsValidLen_shapes_values_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 80> <ROM>
ST_27 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i4 %allocated_tiles_levelsValidLen_shapes_values_load_1" [DynMap/DynMap_4HLS.cpp:415]   --->   Operation 195 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 196 [1/1] (0.96ns)   --->   "%icmp_ln415 = icmp_eq  i4 %allocated_tiles_levelsValidLen_shapes_values_load_1, i4 0" [DynMap/DynMap_4HLS.cpp:415]   --->   Operation 196 'icmp' 'icmp_ln415' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln415 = br i1 %icmp_ln415, void %.lr.ph.i, void %._crit_edge.i" [DynMap/DynMap_4HLS.cpp:415]   --->   Operation 197 'br' 'br_ln415' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 198 [1/1] (0.00ns)   --->   "%curOptPotentialPlacement_wrAddr_load = load i8 %curOptPotentialPlacement_wrAddr" [DynMap/DynMap_4HLS.cpp:418]   --->   Operation 198 'load' 'curOptPotentialPlacement_wrAddr_load' <Predicate = (!icmp_ln415)> <Delay = 0.00>
ST_27 : Operation 199 [1/1] (1.30ns)   --->   "%add_ln415 = add i8 %curOptPotentialPlacement_wrAddr_load, i8 %zext_ln415" [DynMap/DynMap_4HLS.cpp:415]   --->   Operation 199 'add' 'add_ln415' <Predicate = (!icmp_ln415)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 200 [2/2] (3.91ns)   --->   "%call_ln418 = call void @dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5, i8 %curOptPotentialPlacement_wrAddr_load, i8 %add_ln415, i60 %zext_ln416, i4 %allocated_tiles_levels_dynamic_shapes_values, i5 %curOptPotentialPlacement" [DynMap/DynMap_4HLS.cpp:418]   --->   Operation 200 'call' 'call_ln418' <Predicate = (!icmp_ln415)> <Delay = 3.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 201 [1/1] (1.32ns)   --->   "%store_ln418 = store i8 %add_ln415, i8 %curOptPotentialPlacement_wrAddr" [DynMap/DynMap_4HLS.cpp:418]   --->   Operation 201 'store' 'store_ln418' <Predicate = (!icmp_ln415)> <Delay = 1.32>

State 28 <SV = 16> <Delay = 0.00>
ST_28 : Operation 202 [1/2] (0.00ns)   --->   "%call_ln418 = call void @dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5, i8 %curOptPotentialPlacement_wrAddr_load, i8 %add_ln415, i60 %zext_ln416, i4 %allocated_tiles_levels_dynamic_shapes_values, i5 %curOptPotentialPlacement" [DynMap/DynMap_4HLS.cpp:418]   --->   Operation 202 'call' 'call_ln418' <Predicate = (!icmp_ln415)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln408 = br void %._crit_edge.i" [DynMap/DynMap_4HLS.cpp:408]   --->   Operation 203 'br' 'br_ln408' <Predicate = (!icmp_ln415)> <Delay = 0.00>
ST_28 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln408 = br void %._crit_edge20.i.loopexit" [DynMap/DynMap_4HLS.cpp:408]   --->   Operation 204 'br' 'br_ln408' <Predicate = true> <Delay = 0.00>

State 29 <SV = 15> <Delay = 2.60>
ST_29 : Operation 205 [1/2] (0.00ns)   --->   "%tmp = call i1 @RoutingAvailability_CheckPredecessor_and_Placement, i8 %IDX_pd, i8 %DynamicPlacement_II, i7 %IDX_pd_modulo, i8 %predecessors_wrAddr, i8 %curOpt_idx, i1 %placement_dynamic_occupy, i5 %placement_dynamic_dict_Opt2Tile_values, i8 %placement_dynamic_dict_Opt2PC_values, i1 %placement_done_values, i8 %curOptPotentialPlacement_wrAddr, i8 %predsNum, i5 %curOptPotentialPlacement, i2 %Tile2XY_0, i2 %Tile2XY_1, i8 %predecessors, i8 %placement_dynamic_dict_Opt2Tile_keys, i4 %predTile1, i3 %kernel_idx, i6 %placement_static_kernels_values, i8 %bypassSrcOpt, i7 %bypassTgtOpt, i7 %bypassSrcOpt_keyIdx, i5 %bypassSrcTile, i7 %bypassTgtOpt_keyIdx, i4 %bypassTgtTile, i1 %dependency_forward, i1 %dependency_backward, i8 %bypassOptIdx, i8 %bypassOpt, i8 %placement_dynamic_dict_Opt2PC_keys, i8 %IDX_pd_bypass, i5 %shape_idx, i4 %CGRA_NumTiles_shapes_values, i1 %bpsStride_0, i1 %bpsStride_1, i4 %xy2Tile, i4 %allocated_tiles_shapes_values, i4 %idx_pd_r, i1 %placement_dynamic_bypass_occupy, i8 %placement_dynamic_bypass, i8 %bypassOpt_wrAddr, i8 %dependency_successor_values, i8 %dependency_predecessor_values" [DynMap/DynMap_4HLS.cpp:657]   --->   Operation 205 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 206 [1/1] (1.29ns)   --->   "%br_ln657 = br i1 %tmp, void %._crit_edge, void" [DynMap/DynMap_4HLS.cpp:657]   --->   Operation 206 'br' 'br_ln657' <Predicate = true> <Delay = 1.29>
ST_29 : Operation 207 [1/1] (0.00ns)   --->   "%curOpt_idx_load = load i8 %curOpt_idx" [DynMap/DynMap_4HLS.cpp:596]   --->   Operation 207 'load' 'curOpt_idx_load' <Predicate = (tmp)> <Delay = 0.00>
ST_29 : Operation 208 [1/1] (1.30ns)   --->   "%add_ln596 = add i8 %curOpt_idx_load, i8 1" [DynMap/DynMap_4HLS.cpp:596]   --->   Operation 208 'add' 'add_ln596' <Predicate = (tmp)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 209 [1/1] (1.29ns)   --->   "%store_ln596 = store i8 %add_ln596, i8 %storemerge" [DynMap/DynMap_4HLS.cpp:596]   --->   Operation 209 'store' 'store_ln596' <Predicate = (tmp)> <Delay = 1.29>
ST_29 : Operation 210 [1/1] (1.29ns)   --->   "%store_ln596 = store i8 %placedOpts_Counter_2, i8 %placedOpts_Counter" [DynMap/DynMap_4HLS.cpp:596]   --->   Operation 210 'store' 'store_ln596' <Predicate = (tmp)> <Delay = 1.29>
ST_29 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln596 = br void" [DynMap/DynMap_4HLS.cpp:596]   --->   Operation 211 'br' 'br_ln596' <Predicate = (tmp)> <Delay = 0.00>

State 30 <SV = 16> <Delay = 0.00>
ST_30 : Operation 212 [1/1] (0.00ns)   --->   "%retval_0 = phi i1 1, void, i1 0, void %_Z43CurOptPotentialPlacement_List_LevelInfo_Genv.exit"   --->   Operation 212 'phi' 'retval_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 213 [1/1] (0.00ns)   --->   "%ret_ln665 = ret i1 %retval_0" [DynMap/DynMap_4HLS.cpp:665]   --->   Operation 213 'ret' 'ret_ln665' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ curOpt_idx]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ kernel_idx]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ DFG_NodesCount_kernels_values]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ IDX_pd]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dependency_predecessor_values]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ predecessors_wrAddr]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ placement_static_kernels_values]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ placement_done_values]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ predOpt_idx_List]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ predecessors]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ placement_dynamic_dict_Opt2PC_values]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ predsNum]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ placement_static_Opt2Tile_kernels_values1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ placement_static_Tile2Level_keys]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ placement_static_Tile2Level_values]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ shape_idx]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ allocated_tiles_Maxlevels_dynamic_shapes_values]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ curOptPotentialPlacement_wrAddr]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ allocated_tiles_levelsValidLen_shapes_values]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ allocated_tiles_levels_dynamic_shapes_values]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ curOptPotentialPlacement]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ CGRA_NumTiles_shapes_values]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ potentialPlacement_wrAddr_List_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ potentialPlacement_wrAddr_List_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ placement_dynamic_dict_Opt2Tile_values]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ Tile2XY_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tile2XY_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ CurOptPotentialPlacement_List_BypassLess_Gen_XChanges]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ xy2Tile]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ allocated_tiles_shapes_values]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ CurOptPotentialPlacement_List_BypassLess_Gen_YChanges]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ DynamicPlacement_II]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ IDX_pd_modulo]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ placement_dynamic_occupy]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ placement_dynamic_dict_Opt2Tile_keys]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ predTile1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ bypassSrcOpt]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ bypassTgtOpt]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ bypassSrcOpt_keyIdx]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ bypassSrcTile]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ bypassTgtOpt_keyIdx]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ bypassTgtTile]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dependency_forward]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dependency_backward]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ bypassOptIdx]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ bypassOpt]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ placement_dynamic_dict_Opt2PC_keys]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ IDX_pd_bypass]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ bpsStride_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bpsStride_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ idx_pd_r]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ placement_dynamic_bypass_occupy]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ placement_dynamic_bypass]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ bypassOpt_wrAddr]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dependency_successor_values]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
placedOpts_Counter                                   (alloca           ) [ 0111111111111111111111111111110]
storemerge                                           (alloca           ) [ 0111111111111111111111111111110]
tileID_loc                                           (alloca           ) [ 0011111111111111111111111111110]
j_3_loc                                              (alloca           ) [ 0011111111111111111111111111110]
inc311623_loc                                        (alloca           ) [ 0011111111111111111111111111110]
i_loc                                                (alloca           ) [ 0011111111111111111111111111110]
store_ln596                                          (store            ) [ 0000000000000000000000000000000]
store_ln596                                          (store            ) [ 0000000000000000000000000000000]
br_ln596                                             (br               ) [ 0000000000000000000000000000000]
kernel_idx_load                                      (load             ) [ 0001000000000000000000000000000]
zext_ln596                                           (zext             ) [ 0000000000000000000000000000000]
DFG_NodesCount_kernels_values_addr                   (getelementptr    ) [ 0001000000000000000000000000000]
placedOpts_Counter_1                                 (load             ) [ 0000111111111111000000000000000]
storemerge_load                                      (load             ) [ 0000100000000000000000000000000]
store_ln596                                          (store            ) [ 0000000000000000000000000000000]
zext_ln374_1                                         (zext             ) [ 0000000000000000000000000000000]
mul_ln374                                            (mul              ) [ 0000111111111111000000000000000]
DFG_NodesCount_kernels_values_load                   (load             ) [ 0000111111111111000000000000000]
zext_ln596_1                                         (zext             ) [ 0000000000000000000000000000000]
icmp_ln596                                           (icmp             ) [ 0011111111111111111111111111110]
placedOpts_Counter_2                                 (add              ) [ 0000111111111111111111111111110]
br_ln596                                             (br               ) [ 0011111111111111111111111111111]
store_ln597                                          (store            ) [ 0000000000000000000000000000000]
trunc_ln602                                          (trunc            ) [ 0000000000000000000000000000000]
tmp_11_cast                                          (bitconcatenate   ) [ 0000000000000000000000000000000]
tmp_s                                                (bitconcatenate   ) [ 0000000000000000000000000000000]
sext_ln602_1                                         (sext             ) [ 0000000000000000000000000000000]
add_ln602                                            (add              ) [ 0000111111111111000000000000000]
store_ln607                                          (store            ) [ 0000000000000000000000000000000]
sext_ln602                                           (sext             ) [ 0000000000000000000000000000000]
add_ln374                                            (add              ) [ 0000000000000000000000000000000]
zext_ln374_2                                         (zext             ) [ 0000000000000000000000000000000]
placement_static_Opt2Tile_kernels_values1_addr       (getelementptr    ) [ 0000011111111111001000000000000]
placement_static_kernels_values_addr                 (getelementptr    ) [ 0000010000000000000000000000000]
call_ln602                                           (call             ) [ 0000000000000000000000000000000]
specloopname_ln597                                   (specloopname     ) [ 0000000000000000000000000000000]
i_loc_load                                           (load             ) [ 0000001111111111000000000000000]
placement_static_kernels_values_load                 (load             ) [ 0000001111111111000000000000000]
zext_ln608                                           (zext             ) [ 0000001111111111000000000000000]
br_ln608                                             (br               ) [ 0011111111111111111111111111110]
i_2                                                  (phi              ) [ 0000001000000000000000000000000]
icmp_ln608                                           (icmp             ) [ 0011111111111111111111111111110]
empty                                                (speclooptripcount) [ 0000000000000000000000000000000]
i                                                    (add              ) [ 0011111111111111111111111111110]
br_ln608                                             (br               ) [ 0000000000000000000000000000000]
zext_ln609                                           (zext             ) [ 0000000000000000000000000000000]
add_ln609                                            (add              ) [ 0000000000000000000000000000000]
zext_ln609_1                                         (zext             ) [ 0000000000000000000000000000000]
dependency_predecessor_values_addr                   (getelementptr    ) [ 0000000100000000000000000000000]
predecessors_wrAddr_load                             (load             ) [ 0000000000000000000000000000000]
store_ln650                                          (store            ) [ 0000000000000000000000000000000]
threshold_load                                       (load             ) [ 0000000000000000000000000000000]
icmp_ln653                                           (icmp             ) [ 0011111111111111111111111111110]
br_ln653                                             (br               ) [ 0000000000000000000000000000000]
store_ln386                                          (store            ) [ 0000000000000000000000000000000]
pred                                                 (load             ) [ 0000000011100000000000000000000]
call_ln596                                           (call             ) [ 0000000000000000000000000000000]
inc311623_loc_load                                   (load             ) [ 0000000000100000000000000000000]
zext_ln615                                           (zext             ) [ 0000000000100000000000000000000]
placement_done_values_addr                           (getelementptr    ) [ 0000000000100000000000000000000]
specloopname_ln608                                   (specloopname     ) [ 0000000000000000000000000000000]
tmp_1                                                (bitconcatenate   ) [ 0000000000000000000000000000000]
zext_ln619                                           (zext             ) [ 0000000000000000000000000000000]
tmp_2                                                (bitconcatenate   ) [ 0000000000000000000000000000000]
zext_ln619_2                                         (zext             ) [ 0000000000000000000000000000000]
add_ln619                                            (add              ) [ 0000000000011100000000000000000]
placement_done_values_load                           (load             ) [ 0011111111111111111111111111110]
br_ln615                                             (br               ) [ 0000000000000000000000000000000]
predecessors_wrAddr_load_1                           (load             ) [ 0000000000000000000000000000000]
zext_ln641                                           (zext             ) [ 0000000000000000000000000000000]
predOpt_idx_List_addr                                (getelementptr    ) [ 0000000000000000000000000000000]
store_ln641                                          (store            ) [ 0000000000000000000000000000000]
predecessors_addr                                    (getelementptr    ) [ 0000000000000000000000000000000]
store_ln642                                          (store            ) [ 0000000000000000000000000000000]
add_ln643                                            (add              ) [ 0000000000000000000000000000000]
store_ln643                                          (store            ) [ 0000000000000000000000000000000]
placement_dynamic_dict_Opt2PC_values_addr            (getelementptr    ) [ 0000000000000001000000000000000]
call_ln619                                           (call             ) [ 0000000000000000000000000000000]
j_3_loc_load                                         (load             ) [ 0000000000000100000000000000000]
icmp_ln624                                           (icmp             ) [ 0011111111111111111111111111110]
br_ln624                                             (br               ) [ 0000000000000000000000000000000]
targetBlock9                                         (call             ) [ 0011111111111111111111111111110]
br_ln619                                             (br               ) [ 0000000000000000000000000000000]
zext_ln636                                           (zext             ) [ 0000000000000000000000000000000]
add_ln636                                            (add              ) [ 0011111111100011111111111111110]
zext_ln636_1                                         (zext             ) [ 0000000000000000000000000000000]
dependency_predecessor_values_addr_1                 (getelementptr    ) [ 0000000000000000000000000000000]
store_ln636                                          (store            ) [ 0000000000000000000000000000000]
br_ln638                                             (br               ) [ 0000000000000000000000000000000]
br_ln639                                             (br               ) [ 0000000000000000000000000000000]
br_ln0                                               (br               ) [ 0011111111111111111111111111110]
placement_dynamic_dict_Opt2PC_values_load            (load             ) [ 0000000000000000000000000000000]
IDX_pd_load                                          (load             ) [ 0000000000000000000000000000000]
icmp_ln644                                           (icmp             ) [ 0011111111111111111111111111110]
br_ln644                                             (br               ) [ 0000000000000000000000000000000]
store_ln645                                          (store            ) [ 0000000000000000000000000000000]
br_ln646                                             (br               ) [ 0000000000000000000000000000000]
br_ln0                                               (br               ) [ 0000000000000000000000000000000]
call_ln654                                           (call             ) [ 0000000000000000000000000000000]
br_ln0                                               (br               ) [ 0000000000000000000000000000000]
curTileStatic                                        (load             ) [ 0000000000000000000111111100000]
call_ln374                                           (call             ) [ 0000000000000000000000000000000]
tileID_loc_load                                      (load             ) [ 0000000000000000000000000000000]
zext_ln380                                           (zext             ) [ 0000000000000000000000000000000]
placement_static_Tile2Level_values_addr              (getelementptr    ) [ 0000000000000000000001000000000]
shape_idx_load                                       (load             ) [ 0000000000000000000001111100000]
zext_ln382                                           (zext             ) [ 0000000000000000000000000000000]
allocated_tiles_Maxlevels_dynamic_shapes_values_addr (getelementptr    ) [ 0000000000000000000001000000000]
static_level                                         (load             ) [ 0000000000000000000000000000000]
max_dynamic_level                                    (load             ) [ 0000000000000000000000100000000]
icmp_ln383                                           (icmp             ) [ 0000000000000000000000000000000]
initial_dynamic_level                                (select           ) [ 0000000000000000000000111100000]
tmp_4                                                (bitconcatenate   ) [ 0000000000000000000000000000000]
tmp_16_cast                                          (zext             ) [ 0000000000000000000000000000000]
allocated_tiles_levelsValidLen_shapes_values_addr    (getelementptr    ) [ 0000000000000000000000100000000]
zext_ln374                                           (zext             ) [ 0000000000000000000000010000000]
tmp_3                                                (bitconcatenate   ) [ 0000000000000000000000000000000]
zext_ln382_2                                         (zext             ) [ 0011111111111111110000011111110]
zext_ln382_1                                         (zext             ) [ 0011111111111111110000011111110]
zext_ln407                                           (zext             ) [ 0011111111111111110000011111110]
allocated_tiles_levelsValidLen_shapes_values_load    (load             ) [ 0000000000000000000000011100000]
icmp_ln388                                           (icmp             ) [ 0011111111111111111111111111110]
br_ln388                                             (br               ) [ 0000000000000000000000000000000]
targetBlock                                          (call             ) [ 0011111111111111111111111111110]
br_ln382                                             (br               ) [ 0000000000000000000000000000000]
store_ln391                                          (store            ) [ 0000000000000000000000000000000]
store_ln392                                          (store            ) [ 0000000000000000000000000000000]
br_ln393                                             (br               ) [ 0000000000000000000000000000000]
br_ln395                                             (br               ) [ 0000000000000000000000000000000]
call_ln382                                           (call             ) [ 0000000000000000000000000000000]
br_ln409                                             (br               ) [ 0011111111111111111111111111110]
dynamic_level_2                                      (phi              ) [ 0000000000000000000000000010000]
dynamic_level_3                                      (add              ) [ 0000000000000000000000000000000]
icmp_ln410                                           (icmp             ) [ 0000000000000000000000000000000]
dynamic_level_4                                      (select           ) [ 0011111111111111111111111111110]
icmp_ln413                                           (icmp             ) [ 0011111111111111111111111111110]
br_ln413                                             (br               ) [ 0000000000000000000000000000000]
dynamic_level_4_cast                                 (zext             ) [ 0000000000000000000000000000000]
empty_83                                             (add              ) [ 0000000000000000000000000001000]
p_cast                                               (zext             ) [ 0000000000000000000000000000000]
allocated_tiles_levelsValidLen_shapes_values_addr_1  (getelementptr    ) [ 0000000000000000000000000001000]
br_ln0                                               (br               ) [ 0000000000000000000000000000000]
specloopname_ln415                                   (specloopname     ) [ 0000000000000000000000000000000]
zext_ln416                                           (zext             ) [ 0000000000000000000000000000100]
allocated_tiles_levelsValidLen_shapes_values_load_1  (load             ) [ 0000000000000000000000000000000]
zext_ln415                                           (zext             ) [ 0000000000000000000000000000000]
icmp_ln415                                           (icmp             ) [ 0011111111111111111111111111110]
br_ln415                                             (br               ) [ 0000000000000000000000000000000]
curOptPotentialPlacement_wrAddr_load                 (load             ) [ 0000000000000000000000000000100]
add_ln415                                            (add              ) [ 0000000000000000000000000000100]
store_ln418                                          (store            ) [ 0000000000000000000000000000000]
call_ln418                                           (call             ) [ 0000000000000000000000000000000]
br_ln408                                             (br               ) [ 0000000000000000000000000000000]
br_ln408                                             (br               ) [ 0011111111111111111111111111110]
tmp                                                  (call             ) [ 0011111111111111111111111111110]
br_ln657                                             (br               ) [ 0011111111111111111111111111111]
curOpt_idx_load                                      (load             ) [ 0000000000000000000000000000000]
add_ln596                                            (add              ) [ 0000000000000000000000000000000]
store_ln596                                          (store            ) [ 0000000000000000000000000000000]
store_ln596                                          (store            ) [ 0000000000000000000000000000000]
br_ln596                                             (br               ) [ 0000000000000000000000000000000]
retval_0                                             (phi              ) [ 0000000000000000000000000000001]
ret_ln665                                            (ret              ) [ 0000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="curOpt_idx">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curOpt_idx"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel_idx">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_idx"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="DFG_NodesCount_kernels_values">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DFG_NodesCount_kernels_values"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="IDX_pd">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IDX_pd"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dependency_predecessor_values">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dependency_predecessor_values"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="predecessors_wrAddr">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="predecessors_wrAddr"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="placement_static_kernels_values">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_static_kernels_values"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="placement_done_values">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_done_values"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="predOpt_idx_List">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="predOpt_idx_List"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="predecessors">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="predecessors"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="placement_dynamic_dict_Opt2PC_values">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_dynamic_dict_Opt2PC_values"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="predsNum">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="predsNum"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="threshold">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="placement_static_Opt2Tile_kernels_values1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_static_Opt2Tile_kernels_values1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="placement_static_Tile2Level_keys">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_static_Tile2Level_keys"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="placement_static_Tile2Level_values">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_static_Tile2Level_values"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="shape_idx">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shape_idx"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="allocated_tiles_Maxlevels_dynamic_shapes_values">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="allocated_tiles_Maxlevels_dynamic_shapes_values"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="curOptPotentialPlacement_wrAddr">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curOptPotentialPlacement_wrAddr"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="allocated_tiles_levelsValidLen_shapes_values">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="allocated_tiles_levelsValidLen_shapes_values"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="allocated_tiles_levels_dynamic_shapes_values">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="allocated_tiles_levels_dynamic_shapes_values"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="curOptPotentialPlacement">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curOptPotentialPlacement"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="CGRA_NumTiles_shapes_values">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CGRA_NumTiles_shapes_values"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="potentialPlacement_wrAddr_List_0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="potentialPlacement_wrAddr_List_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="potentialPlacement_wrAddr_List_1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="potentialPlacement_wrAddr_List_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="placement_dynamic_dict_Opt2Tile_values">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="Tile2XY_0">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tile2XY_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="Tile2XY_1">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tile2XY_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="CurOptPotentialPlacement_List_BypassLess_Gen_XChanges">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CurOptPotentialPlacement_List_BypassLess_Gen_XChanges"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="xy2Tile">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xy2Tile"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="allocated_tiles_shapes_values">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="allocated_tiles_shapes_values"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="CurOptPotentialPlacement_List_BypassLess_Gen_YChanges">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CurOptPotentialPlacement_List_BypassLess_Gen_YChanges"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="DynamicPlacement_II">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DynamicPlacement_II"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="IDX_pd_modulo">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IDX_pd_modulo"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="placement_dynamic_occupy">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_dynamic_occupy"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="placement_dynamic_dict_Opt2Tile_keys">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_keys"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="predTile1">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="predTile1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="bypassSrcOpt">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bypassSrcOpt"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="bypassTgtOpt">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bypassTgtOpt"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="bypassSrcOpt_keyIdx">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bypassSrcOpt_keyIdx"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="bypassSrcTile">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bypassSrcTile"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="bypassTgtOpt_keyIdx">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bypassTgtOpt_keyIdx"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="bypassTgtTile">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bypassTgtTile"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="dependency_forward">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dependency_forward"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="dependency_backward">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dependency_backward"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="bypassOptIdx">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bypassOptIdx"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="bypassOpt">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bypassOpt"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="placement_dynamic_dict_Opt2PC_keys">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_dynamic_dict_Opt2PC_keys"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="IDX_pd_bypass">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IDX_pd_bypass"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="bpsStride_0">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bpsStride_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="bpsStride_1">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bpsStride_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="idx_pd_r">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idx_pd_r"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="placement_dynamic_bypass_occupy">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_dynamic_bypass_occupy"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="placement_dynamic_bypass">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_dynamic_bypass"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="bypassOpt_wrAddr">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bypassOpt_wrAddr"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="dependency_successor_values">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dependency_successor_values"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_47"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CurOptPotentialPlacement_List_BypassLess_Gen"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RoutingAvailability_CheckPredecessor_and_Placement"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_45"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="14"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1004" name="placedOpts_Counter_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="placedOpts_Counter/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="storemerge_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="storemerge/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tileID_loc_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tileID_loc/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="j_3_loc_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_3_loc/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="inc311623_loc_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="6" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inc311623_loc/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="i_loc_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_loc/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="DFG_NodesCount_kernels_values_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="6" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="3" slack="0"/>
<pin id="210" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DFG_NodesCount_kernels_values_addr/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="3" slack="0"/>
<pin id="215" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DFG_NodesCount_kernels_values_load/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="placement_static_Opt2Tile_kernels_values1_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="10" slack="0"/>
<pin id="223" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="placement_static_Opt2Tile_kernels_values1_addr/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="placement_static_kernels_values_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="6" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="10" slack="0"/>
<pin id="230" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="placement_static_kernels_values_addr/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="10" slack="0"/>
<pin id="235" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="placement_static_kernels_values_load/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="dependency_predecessor_values_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="10" slack="0"/>
<pin id="243" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dependency_predecessor_values_addr/6 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="10" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="9"/>
<pin id="249" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="pred/6 store_ln636/14 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="10" slack="2"/>
<pin id="254" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="curTileStatic/6 "/>
</bind>
</comp>

<comp id="257" class="1004" name="placement_done_values_addr_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="6" slack="0"/>
<pin id="261" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="placement_done_values_addr/9 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="7" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="placement_done_values_load/9 "/>
</bind>
</comp>

<comp id="270" class="1004" name="predOpt_idx_List_addr_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="8" slack="0"/>
<pin id="274" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="predOpt_idx_List_addr/10 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln641_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln641/10 "/>
</bind>
</comp>

<comp id="283" class="1004" name="predecessors_addr_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="8" slack="0"/>
<pin id="287" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="predecessors_addr/10 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln642_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="0" index="1" bw="8" slack="3"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln642/10 "/>
</bind>
</comp>

<comp id="296" class="1004" name="placement_dynamic_dict_Opt2PC_values_addr_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="6" slack="1"/>
<pin id="300" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="placement_dynamic_dict_Opt2PC_values_addr/10 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_access_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="7" slack="0"/>
<pin id="305" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="placement_dynamic_dict_Opt2PC_values_load/10 "/>
</bind>
</comp>

<comp id="309" class="1004" name="dependency_predecessor_values_addr_1_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="10" slack="0"/>
<pin id="313" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dependency_predecessor_values_addr_1/14 "/>
</bind>
</comp>

<comp id="317" class="1004" name="placement_static_Tile2Level_values_addr_gep_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="2" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="4" slack="0"/>
<pin id="321" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="placement_static_Tile2Level_values_addr/20 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_access_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="0"/>
<pin id="326" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="static_level/20 "/>
</bind>
</comp>

<comp id="330" class="1004" name="allocated_tiles_Maxlevels_dynamic_shapes_values_addr_gep_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="2" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="5" slack="0"/>
<pin id="334" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="allocated_tiles_Maxlevels_dynamic_shapes_values_addr/20 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_access_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="0"/>
<pin id="339" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_dynamic_level/20 "/>
</bind>
</comp>

<comp id="343" class="1004" name="allocated_tiles_levelsValidLen_shapes_values_addr_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="7" slack="0"/>
<pin id="347" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="allocated_tiles_levelsValidLen_shapes_values_addr/21 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_access_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="7" slack="0"/>
<pin id="352" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="353" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="allocated_tiles_levelsValidLen_shapes_values_load/21 allocated_tiles_levelsValidLen_shapes_values_load_1/26 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln391_access_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="5" slack="0"/>
<pin id="358" dir="0" index="1" bw="5" slack="1"/>
<pin id="359" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln391/23 "/>
</bind>
</comp>

<comp id="362" class="1004" name="allocated_tiles_levelsValidLen_shapes_values_addr_1_gep_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="9" slack="0"/>
<pin id="366" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="allocated_tiles_levelsValidLen_shapes_values_addr_1/26 "/>
</bind>
</comp>

<comp id="370" class="1005" name="i_2_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="1"/>
<pin id="372" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="374" class="1004" name="i_2_phi_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="4" slack="0"/>
<pin id="378" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/6 "/>
</bind>
</comp>

<comp id="381" class="1005" name="dynamic_level_2_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="383" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="dynamic_level_2 (phireg) "/>
</bind>
</comp>

<comp id="384" class="1004" name="dynamic_level_2_phi_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="0"/>
<pin id="386" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="2" slack="4"/>
<pin id="388" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dynamic_level_2/26 "/>
</bind>
</comp>

<comp id="390" class="1005" name="retval_0_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="1"/>
<pin id="392" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="retval_0 (phireg) "/>
</bind>
</comp>

<comp id="395" class="1004" name="retval_0_phi_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="14"/>
<pin id="397" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="1" slack="1"/>
<pin id="399" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="retval_0/30 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="0" slack="0"/>
<pin id="405" dir="0" index="1" bw="10" slack="0"/>
<pin id="406" dir="0" index="2" bw="4" slack="2"/>
<pin id="407" dir="0" index="3" bw="8" slack="0"/>
<pin id="408" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln602/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="0" slack="0"/>
<pin id="413" dir="0" index="1" bw="6" slack="4"/>
<pin id="414" dir="0" index="2" bw="10" slack="4"/>
<pin id="415" dir="0" index="3" bw="8" slack="0"/>
<pin id="416" dir="0" index="4" bw="6" slack="6"/>
<pin id="417" dir="0" index="5" bw="6" slack="0"/>
<pin id="418" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln596/7 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="0" slack="0"/>
<pin id="424" dir="0" index="1" bw="10" slack="0"/>
<pin id="425" dir="0" index="2" bw="4" slack="9"/>
<pin id="426" dir="0" index="3" bw="8" slack="0"/>
<pin id="427" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln619/10 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="4" slack="0"/>
<pin id="433" dir="0" index="2" bw="10" slack="2"/>
<pin id="434" dir="0" index="3" bw="6" slack="7"/>
<pin id="435" dir="0" index="4" bw="8" slack="0"/>
<pin id="436" dir="1" index="5" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="targetBlock9/12 "/>
</bind>
</comp>

<comp id="439" class="1004" name="grp_CurOptPotentialPlacement_List_BypassLess_Gen_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="0" slack="0"/>
<pin id="441" dir="0" index="1" bw="8" slack="0"/>
<pin id="442" dir="0" index="2" bw="5" slack="0"/>
<pin id="443" dir="0" index="3" bw="4" slack="0"/>
<pin id="444" dir="0" index="4" bw="8" slack="0"/>
<pin id="445" dir="0" index="5" bw="8" slack="0"/>
<pin id="446" dir="0" index="6" bw="8" slack="0"/>
<pin id="447" dir="0" index="7" bw="6" slack="0"/>
<pin id="448" dir="0" index="8" bw="5" slack="0"/>
<pin id="449" dir="0" index="9" bw="2" slack="0"/>
<pin id="450" dir="0" index="10" bw="2" slack="0"/>
<pin id="451" dir="0" index="11" bw="8" slack="0"/>
<pin id="452" dir="0" index="12" bw="4" slack="0"/>
<pin id="453" dir="0" index="13" bw="4" slack="0"/>
<pin id="454" dir="0" index="14" bw="8" slack="0"/>
<pin id="455" dir="0" index="15" bw="5" slack="0"/>
<pin id="456" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln654/16 "/>
</bind>
</comp>

<comp id="473" class="1004" name="grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="0" slack="0"/>
<pin id="475" dir="0" index="1" bw="4" slack="0"/>
<pin id="476" dir="0" index="2" bw="4" slack="6"/>
<pin id="477" dir="0" index="3" bw="4" slack="0"/>
<pin id="478" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln374/18 "/>
</bind>
</comp>

<comp id="482" class="1004" name="grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="4" slack="0"/>
<pin id="485" dir="0" index="2" bw="5" slack="2147483647"/>
<pin id="486" dir="0" index="3" bw="2" slack="1"/>
<pin id="487" dir="0" index="4" bw="4" slack="4"/>
<pin id="488" dir="0" index="5" bw="4" slack="0"/>
<pin id="489" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="targetBlock/22 "/>
</bind>
</comp>

<comp id="493" class="1004" name="grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="0" slack="0"/>
<pin id="495" dir="0" index="1" bw="4" slack="2"/>
<pin id="496" dir="0" index="2" bw="5" slack="2147483647"/>
<pin id="497" dir="0" index="3" bw="2" slack="3"/>
<pin id="498" dir="0" index="4" bw="4" slack="6"/>
<pin id="499" dir="0" index="5" bw="4" slack="0"/>
<pin id="500" dir="0" index="6" bw="8" slack="0"/>
<pin id="501" dir="0" index="7" bw="5" slack="0"/>
<pin id="502" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln382/24 "/>
</bind>
</comp>

<comp id="507" class="1004" name="grp_RoutingAvailability_CheckPredecessor_and_Placement_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="8" slack="0"/>
<pin id="510" dir="0" index="2" bw="8" slack="0"/>
<pin id="511" dir="0" index="3" bw="7" slack="0"/>
<pin id="512" dir="0" index="4" bw="8" slack="0"/>
<pin id="513" dir="0" index="5" bw="8" slack="0"/>
<pin id="514" dir="0" index="6" bw="1" slack="0"/>
<pin id="515" dir="0" index="7" bw="5" slack="0"/>
<pin id="516" dir="0" index="8" bw="8" slack="0"/>
<pin id="517" dir="0" index="9" bw="1" slack="0"/>
<pin id="518" dir="0" index="10" bw="8" slack="0"/>
<pin id="519" dir="0" index="11" bw="8" slack="0"/>
<pin id="520" dir="0" index="12" bw="5" slack="0"/>
<pin id="521" dir="0" index="13" bw="2" slack="0"/>
<pin id="522" dir="0" index="14" bw="2" slack="0"/>
<pin id="523" dir="0" index="15" bw="8" slack="0"/>
<pin id="524" dir="0" index="16" bw="8" slack="0"/>
<pin id="525" dir="0" index="17" bw="4" slack="0"/>
<pin id="526" dir="0" index="18" bw="3" slack="0"/>
<pin id="527" dir="0" index="19" bw="6" slack="0"/>
<pin id="528" dir="0" index="20" bw="8" slack="0"/>
<pin id="529" dir="0" index="21" bw="7" slack="0"/>
<pin id="530" dir="0" index="22" bw="7" slack="0"/>
<pin id="531" dir="0" index="23" bw="5" slack="0"/>
<pin id="532" dir="0" index="24" bw="7" slack="0"/>
<pin id="533" dir="0" index="25" bw="4" slack="0"/>
<pin id="534" dir="0" index="26" bw="1" slack="0"/>
<pin id="535" dir="0" index="27" bw="1" slack="0"/>
<pin id="536" dir="0" index="28" bw="8" slack="0"/>
<pin id="537" dir="0" index="29" bw="8" slack="0"/>
<pin id="538" dir="0" index="30" bw="8" slack="0"/>
<pin id="539" dir="0" index="31" bw="8" slack="0"/>
<pin id="540" dir="0" index="32" bw="5" slack="0"/>
<pin id="541" dir="0" index="33" bw="4" slack="0"/>
<pin id="542" dir="0" index="34" bw="1" slack="0"/>
<pin id="543" dir="0" index="35" bw="1" slack="0"/>
<pin id="544" dir="0" index="36" bw="4" slack="0"/>
<pin id="545" dir="0" index="37" bw="4" slack="0"/>
<pin id="546" dir="0" index="38" bw="4" slack="0"/>
<pin id="547" dir="0" index="39" bw="1" slack="0"/>
<pin id="548" dir="0" index="40" bw="8" slack="0"/>
<pin id="549" dir="0" index="41" bw="8" slack="0"/>
<pin id="550" dir="0" index="42" bw="8" slack="0"/>
<pin id="551" dir="0" index="43" bw="8" slack="0"/>
<pin id="552" dir="1" index="44" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/26 "/>
</bind>
</comp>

<comp id="597" class="1004" name="grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="0" slack="0"/>
<pin id="599" dir="0" index="1" bw="8" slack="0"/>
<pin id="600" dir="0" index="2" bw="8" slack="0"/>
<pin id="601" dir="0" index="3" bw="9" slack="0"/>
<pin id="602" dir="0" index="4" bw="4" slack="0"/>
<pin id="603" dir="0" index="5" bw="5" slack="0"/>
<pin id="604" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln418/27 "/>
</bind>
</comp>

<comp id="608" class="1004" name="grp_load_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="0"/>
<pin id="610" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="predecessors_wrAddr_load/6 predecessors_wrAddr_load_1/10 "/>
</bind>
</comp>

<comp id="612" class="1004" name="grp_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="4" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln388/22 icmp_ln415/27 "/>
</bind>
</comp>

<comp id="618" class="1004" name="store_ln596_store_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="8" slack="0"/>
<pin id="621" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln596/1 "/>
</bind>
</comp>

<comp id="623" class="1004" name="store_ln596_store_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="8" slack="0"/>
<pin id="626" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln596/1 "/>
</bind>
</comp>

<comp id="628" class="1004" name="kernel_idx_load_load_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="3" slack="0"/>
<pin id="630" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_idx_load/2 "/>
</bind>
</comp>

<comp id="632" class="1004" name="zext_ln596_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="3" slack="0"/>
<pin id="634" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln596/2 "/>
</bind>
</comp>

<comp id="637" class="1004" name="placedOpts_Counter_1_load_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="8" slack="2"/>
<pin id="639" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="placedOpts_Counter_1/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="storemerge_load_load_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="8" slack="2"/>
<pin id="642" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="storemerge_load/3 "/>
</bind>
</comp>

<comp id="643" class="1004" name="store_ln596_store_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="8" slack="0"/>
<pin id="645" dir="0" index="1" bw="8" slack="0"/>
<pin id="646" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln596/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="zext_ln374_1_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="3" slack="2147483647"/>
<pin id="651" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln374_1/3 "/>
</bind>
</comp>

<comp id="652" class="1004" name="mul_ln374_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="3" slack="0"/>
<pin id="654" dir="0" index="1" bw="8" slack="0"/>
<pin id="655" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln374/3 "/>
</bind>
</comp>

<comp id="658" class="1004" name="zext_ln596_1_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="6" slack="0"/>
<pin id="660" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln596_1/3 "/>
</bind>
</comp>

<comp id="662" class="1004" name="icmp_ln596_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="8" slack="0"/>
<pin id="664" dir="0" index="1" bw="6" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln596/3 "/>
</bind>
</comp>

<comp id="668" class="1004" name="placedOpts_Counter_2_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="8" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="1" index="2" bw="8" slack="13"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="placedOpts_Counter_2/3 "/>
</bind>
</comp>

<comp id="674" class="1004" name="store_ln597_store_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="8" slack="0"/>
<pin id="677" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln597/3 "/>
</bind>
</comp>

<comp id="680" class="1004" name="trunc_ln602_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="0"/>
<pin id="682" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln602/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_11_cast_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="10" slack="0"/>
<pin id="686" dir="0" index="1" bw="7" slack="0"/>
<pin id="687" dir="0" index="2" bw="1" slack="0"/>
<pin id="688" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11_cast/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_s_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="9" slack="0"/>
<pin id="694" dir="0" index="1" bw="8" slack="0"/>
<pin id="695" dir="0" index="2" bw="1" slack="0"/>
<pin id="696" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="700" class="1004" name="sext_ln602_1_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="9" slack="0"/>
<pin id="702" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln602_1/3 "/>
</bind>
</comp>

<comp id="704" class="1004" name="add_ln602_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="10" slack="0"/>
<pin id="706" dir="0" index="1" bw="9" slack="0"/>
<pin id="707" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln602/3 "/>
</bind>
</comp>

<comp id="711" class="1004" name="store_ln607_store_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="8" slack="0"/>
<pin id="714" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln607/3 "/>
</bind>
</comp>

<comp id="717" class="1004" name="sext_ln602_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="719" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln602/4 "/>
</bind>
</comp>

<comp id="720" class="1004" name="add_ln374_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="10" slack="1"/>
<pin id="722" dir="0" index="1" bw="8" slack="0"/>
<pin id="723" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln374/4 "/>
</bind>
</comp>

<comp id="725" class="1004" name="zext_ln374_2_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="10" slack="0"/>
<pin id="727" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln374_2/4 "/>
</bind>
</comp>

<comp id="731" class="1004" name="i_loc_load_load_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="4" slack="4"/>
<pin id="733" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_loc_load/5 "/>
</bind>
</comp>

<comp id="734" class="1004" name="zext_ln608_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="6" slack="0"/>
<pin id="736" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln608/5 "/>
</bind>
</comp>

<comp id="738" class="1004" name="icmp_ln608_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="4" slack="0"/>
<pin id="740" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="741" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln608/6 "/>
</bind>
</comp>

<comp id="743" class="1004" name="i_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="4" slack="0"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="749" class="1004" name="zext_ln609_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="4" slack="0"/>
<pin id="751" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln609/6 "/>
</bind>
</comp>

<comp id="753" class="1004" name="add_ln609_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="10" slack="3"/>
<pin id="755" dir="0" index="1" bw="4" slack="0"/>
<pin id="756" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln609/6 "/>
</bind>
</comp>

<comp id="758" class="1004" name="zext_ln609_1_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="10" slack="0"/>
<pin id="760" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln609_1/6 "/>
</bind>
</comp>

<comp id="763" class="1004" name="store_ln650_store_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="8" slack="0"/>
<pin id="765" dir="0" index="1" bw="8" slack="0"/>
<pin id="766" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln650/6 "/>
</bind>
</comp>

<comp id="769" class="1004" name="threshold_load_load_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="8" slack="0"/>
<pin id="771" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="threshold_load/6 "/>
</bind>
</comp>

<comp id="773" class="1004" name="icmp_ln653_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="775" dir="0" index="1" bw="8" slack="0"/>
<pin id="776" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln653/6 "/>
</bind>
</comp>

<comp id="778" class="1004" name="store_ln386_store_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="0"/>
<pin id="780" dir="0" index="1" bw="8" slack="0"/>
<pin id="781" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln386/6 "/>
</bind>
</comp>

<comp id="784" class="1004" name="inc311623_loc_load_load_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="6" slack="8"/>
<pin id="786" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inc311623_loc_load/9 "/>
</bind>
</comp>

<comp id="787" class="1004" name="zext_ln615_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="6" slack="0"/>
<pin id="789" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln615/9 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp_1_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="9" slack="0"/>
<pin id="794" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="795" dir="0" index="2" bw="1" slack="0"/>
<pin id="796" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/10 "/>
</bind>
</comp>

<comp id="799" class="1004" name="zext_ln619_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="9" slack="0"/>
<pin id="801" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln619/10 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_2_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="7" slack="0"/>
<pin id="805" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="806" dir="0" index="2" bw="1" slack="0"/>
<pin id="807" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/10 "/>
</bind>
</comp>

<comp id="810" class="1004" name="zext_ln619_2_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="7" slack="0"/>
<pin id="812" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln619_2/10 "/>
</bind>
</comp>

<comp id="814" class="1004" name="add_ln619_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="9" slack="0"/>
<pin id="816" dir="0" index="1" bw="7" slack="0"/>
<pin id="817" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln619/10 "/>
</bind>
</comp>

<comp id="821" class="1004" name="zext_ln641_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="8" slack="0"/>
<pin id="823" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln641/10 "/>
</bind>
</comp>

<comp id="827" class="1004" name="add_ln643_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="8" slack="0"/>
<pin id="829" dir="0" index="1" bw="1" slack="0"/>
<pin id="830" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln643/10 "/>
</bind>
</comp>

<comp id="833" class="1004" name="store_ln643_store_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="8" slack="0"/>
<pin id="835" dir="0" index="1" bw="8" slack="0"/>
<pin id="836" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln643/10 "/>
</bind>
</comp>

<comp id="839" class="1004" name="j_3_loc_load_load_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="4" slack="11"/>
<pin id="841" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_3_loc_load/12 "/>
</bind>
</comp>

<comp id="843" class="1004" name="icmp_ln624_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="4" slack="0"/>
<pin id="845" dir="0" index="1" bw="1" slack="0"/>
<pin id="846" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln624/12 "/>
</bind>
</comp>

<comp id="849" class="1004" name="zext_ln636_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="851" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln636/13 "/>
</bind>
</comp>

<comp id="852" class="1004" name="add_ln636_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="10" slack="3"/>
<pin id="854" dir="0" index="1" bw="4" slack="0"/>
<pin id="855" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln636/13 "/>
</bind>
</comp>

<comp id="857" class="1004" name="zext_ln636_1_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="10" slack="1"/>
<pin id="859" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln636_1/14 "/>
</bind>
</comp>

<comp id="861" class="1004" name="IDX_pd_load_load_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="8" slack="0"/>
<pin id="863" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="IDX_pd_load/15 "/>
</bind>
</comp>

<comp id="865" class="1004" name="icmp_ln644_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="8" slack="0"/>
<pin id="867" dir="0" index="1" bw="8" slack="0"/>
<pin id="868" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln644/15 "/>
</bind>
</comp>

<comp id="871" class="1004" name="store_ln645_store_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="8" slack="0"/>
<pin id="873" dir="0" index="1" bw="8" slack="0"/>
<pin id="874" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln645/15 "/>
</bind>
</comp>

<comp id="877" class="1004" name="tileID_loc_load_load_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="4" slack="8"/>
<pin id="879" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tileID_loc_load/20 "/>
</bind>
</comp>

<comp id="880" class="1004" name="zext_ln380_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="4" slack="0"/>
<pin id="882" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln380/20 "/>
</bind>
</comp>

<comp id="885" class="1004" name="shape_idx_load_load_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="5" slack="0"/>
<pin id="887" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shape_idx_load/20 "/>
</bind>
</comp>

<comp id="889" class="1004" name="zext_ln382_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="5" slack="0"/>
<pin id="891" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln382/20 "/>
</bind>
</comp>

<comp id="894" class="1004" name="icmp_ln383_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="2" slack="0"/>
<pin id="896" dir="0" index="1" bw="2" slack="0"/>
<pin id="897" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln383/21 "/>
</bind>
</comp>

<comp id="900" class="1004" name="initial_dynamic_level_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="0"/>
<pin id="902" dir="0" index="1" bw="2" slack="0"/>
<pin id="903" dir="0" index="2" bw="2" slack="0"/>
<pin id="904" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="initial_dynamic_level/21 "/>
</bind>
</comp>

<comp id="908" class="1004" name="tmp_4_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="7" slack="0"/>
<pin id="910" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="911" dir="0" index="2" bw="2" slack="0"/>
<pin id="912" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/21 "/>
</bind>
</comp>

<comp id="915" class="1004" name="tmp_16_cast_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="7" slack="0"/>
<pin id="917" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/21 "/>
</bind>
</comp>

<comp id="920" class="1004" name="zext_ln374_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="4" slack="4"/>
<pin id="922" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln374/22 "/>
</bind>
</comp>

<comp id="923" class="1004" name="tmp_3_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="7" slack="0"/>
<pin id="925" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="926" dir="0" index="2" bw="1" slack="0"/>
<pin id="927" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/22 "/>
</bind>
</comp>

<comp id="930" class="1004" name="zext_ln382_2_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="7" slack="0"/>
<pin id="932" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln382_2/22 "/>
</bind>
</comp>

<comp id="934" class="1004" name="zext_ln382_1_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="2" slack="1"/>
<pin id="936" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln382_1/22 "/>
</bind>
</comp>

<comp id="937" class="1004" name="zext_ln407_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="2" slack="1"/>
<pin id="939" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln407/22 "/>
</bind>
</comp>

<comp id="940" class="1004" name="store_ln392_store_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="0"/>
<pin id="942" dir="0" index="1" bw="8" slack="0"/>
<pin id="943" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln392/23 "/>
</bind>
</comp>

<comp id="946" class="1004" name="dynamic_level_3_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="8" slack="0"/>
<pin id="948" dir="0" index="1" bw="1" slack="0"/>
<pin id="949" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="dynamic_level_3/26 "/>
</bind>
</comp>

<comp id="952" class="1004" name="icmp_ln410_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="8" slack="0"/>
<pin id="954" dir="0" index="1" bw="2" slack="4"/>
<pin id="955" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln410/26 "/>
</bind>
</comp>

<comp id="957" class="1004" name="dynamic_level_4_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="0"/>
<pin id="959" dir="0" index="1" bw="1" slack="0"/>
<pin id="960" dir="0" index="2" bw="8" slack="0"/>
<pin id="961" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dynamic_level_4/26 "/>
</bind>
</comp>

<comp id="965" class="1004" name="icmp_ln413_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="8" slack="0"/>
<pin id="967" dir="0" index="1" bw="2" slack="4"/>
<pin id="968" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln413/26 "/>
</bind>
</comp>

<comp id="970" class="1004" name="dynamic_level_4_cast_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="8" slack="0"/>
<pin id="972" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="dynamic_level_4_cast/26 "/>
</bind>
</comp>

<comp id="974" class="1004" name="empty_83_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="7" slack="4"/>
<pin id="976" dir="0" index="1" bw="8" slack="0"/>
<pin id="977" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_83/26 "/>
</bind>
</comp>

<comp id="979" class="1004" name="p_cast_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="9" slack="0"/>
<pin id="981" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/26 "/>
</bind>
</comp>

<comp id="984" class="1004" name="zext_ln416_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="9" slack="1"/>
<pin id="986" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln416/27 "/>
</bind>
</comp>

<comp id="988" class="1004" name="zext_ln415_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="4" slack="0"/>
<pin id="990" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/27 "/>
</bind>
</comp>

<comp id="992" class="1004" name="curOptPotentialPlacement_wrAddr_load_load_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="8" slack="0"/>
<pin id="994" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="curOptPotentialPlacement_wrAddr_load/27 "/>
</bind>
</comp>

<comp id="997" class="1004" name="add_ln415_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="8" slack="0"/>
<pin id="999" dir="0" index="1" bw="4" slack="0"/>
<pin id="1000" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln415/27 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="store_ln418_store_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="8" slack="0"/>
<pin id="1006" dir="0" index="1" bw="8" slack="0"/>
<pin id="1007" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln418/27 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="curOpt_idx_load_load_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="8" slack="0"/>
<pin id="1012" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="curOpt_idx_load/29 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="add_ln596_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="8" slack="0"/>
<pin id="1016" dir="0" index="1" bw="1" slack="0"/>
<pin id="1017" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln596/29 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="store_ln596_store_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="8" slack="0"/>
<pin id="1022" dir="0" index="1" bw="8" slack="15"/>
<pin id="1023" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln596/29 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="store_ln596_store_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="8" slack="13"/>
<pin id="1027" dir="0" index="1" bw="8" slack="15"/>
<pin id="1028" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln596/29 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="placedOpts_Counter_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="8" slack="0"/>
<pin id="1031" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="placedOpts_Counter "/>
</bind>
</comp>

<comp id="1036" class="1005" name="storemerge_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="8" slack="0"/>
<pin id="1038" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="storemerge "/>
</bind>
</comp>

<comp id="1043" class="1005" name="tileID_loc_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="4" slack="6"/>
<pin id="1045" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="tileID_loc "/>
</bind>
</comp>

<comp id="1049" class="1005" name="j_3_loc_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="4" slack="9"/>
<pin id="1051" dir="1" index="1" bw="4" slack="9"/>
</pin_list>
<bind>
<opset="j_3_loc "/>
</bind>
</comp>

<comp id="1055" class="1005" name="inc311623_loc_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="6" slack="6"/>
<pin id="1057" dir="1" index="1" bw="6" slack="6"/>
</pin_list>
<bind>
<opset="inc311623_loc "/>
</bind>
</comp>

<comp id="1061" class="1005" name="i_loc_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="4" slack="2"/>
<pin id="1063" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="i_loc "/>
</bind>
</comp>

<comp id="1070" class="1005" name="DFG_NodesCount_kernels_values_addr_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="3" slack="1"/>
<pin id="1072" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="DFG_NodesCount_kernels_values_addr "/>
</bind>
</comp>

<comp id="1081" class="1005" name="mul_ln374_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="10" slack="1"/>
<pin id="1083" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln374 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="DFG_NodesCount_kernels_values_load_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="6" slack="4"/>
<pin id="1089" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="DFG_NodesCount_kernels_values_load "/>
</bind>
</comp>

<comp id="1095" class="1005" name="placedOpts_Counter_2_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="8" slack="13"/>
<pin id="1097" dir="1" index="1" bw="8" slack="13"/>
</pin_list>
<bind>
<opset="placedOpts_Counter_2 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="add_ln602_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="10" slack="1"/>
<pin id="1102" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln602 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="placement_static_Opt2Tile_kernels_values1_addr_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="10" slack="2"/>
<pin id="1108" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="placement_static_Opt2Tile_kernels_values1_addr "/>
</bind>
</comp>

<comp id="1111" class="1005" name="placement_static_kernels_values_addr_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="10" slack="1"/>
<pin id="1113" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="placement_static_kernels_values_addr "/>
</bind>
</comp>

<comp id="1119" class="1005" name="placement_static_kernels_values_load_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="6" slack="7"/>
<pin id="1121" dir="1" index="1" bw="6" slack="7"/>
</pin_list>
<bind>
<opset="placement_static_kernels_values_load "/>
</bind>
</comp>

<comp id="1124" class="1005" name="zext_ln608_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="8" slack="9"/>
<pin id="1126" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="zext_ln608 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="i_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="4" slack="0"/>
<pin id="1134" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1137" class="1005" name="dependency_predecessor_values_addr_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="10" slack="1"/>
<pin id="1139" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dependency_predecessor_values_addr "/>
</bind>
</comp>

<comp id="1142" class="1005" name="icmp_ln653_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="1" slack="9"/>
<pin id="1144" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln653 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="pred_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="8" slack="1"/>
<pin id="1148" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pred "/>
</bind>
</comp>

<comp id="1155" class="1005" name="zext_ln615_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="64" slack="1"/>
<pin id="1157" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln615 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="placement_done_values_addr_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="7" slack="1"/>
<pin id="1162" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="placement_done_values_addr "/>
</bind>
</comp>

<comp id="1165" class="1005" name="add_ln619_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="10" slack="1"/>
<pin id="1167" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln619 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="placement_done_values_load_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="1" slack="4"/>
<pin id="1174" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="placement_done_values_load "/>
</bind>
</comp>

<comp id="1176" class="1005" name="placement_dynamic_dict_Opt2PC_values_addr_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="7" slack="1"/>
<pin id="1178" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="placement_dynamic_dict_Opt2PC_values_addr "/>
</bind>
</comp>

<comp id="1184" class="1005" name="icmp_ln624_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="1" slack="1"/>
<pin id="1186" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln624 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="targetBlock9_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="1" slack="1"/>
<pin id="1190" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="targetBlock9 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="add_ln636_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="10" slack="1"/>
<pin id="1194" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln636 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="curTileStatic_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="4" slack="1"/>
<pin id="1202" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="curTileStatic "/>
</bind>
</comp>

<comp id="1208" class="1005" name="placement_static_Tile2Level_values_addr_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="4" slack="1"/>
<pin id="1210" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="placement_static_Tile2Level_values_addr "/>
</bind>
</comp>

<comp id="1216" class="1005" name="allocated_tiles_Maxlevels_dynamic_shapes_values_addr_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="5" slack="1"/>
<pin id="1218" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="allocated_tiles_Maxlevels_dynamic_shapes_values_addr "/>
</bind>
</comp>

<comp id="1221" class="1005" name="max_dynamic_level_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="2" slack="1"/>
<pin id="1223" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="max_dynamic_level "/>
</bind>
</comp>

<comp id="1226" class="1005" name="initial_dynamic_level_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="2" slack="1"/>
<pin id="1228" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="initial_dynamic_level "/>
</bind>
</comp>

<comp id="1233" class="1005" name="allocated_tiles_levelsValidLen_shapes_values_addr_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="7" slack="1"/>
<pin id="1235" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="allocated_tiles_levelsValidLen_shapes_values_addr "/>
</bind>
</comp>

<comp id="1238" class="1005" name="zext_ln374_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="5" slack="1"/>
<pin id="1240" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln374 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="zext_ln382_2_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="9" slack="4"/>
<pin id="1245" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln382_2 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="zext_ln382_1_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="8" slack="4"/>
<pin id="1250" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln382_1 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="zext_ln407_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="8" slack="4"/>
<pin id="1255" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln407 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="allocated_tiles_levelsValidLen_shapes_values_load_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="4" slack="1"/>
<pin id="1261" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="allocated_tiles_levelsValidLen_shapes_values_load "/>
</bind>
</comp>

<comp id="1265" class="1005" name="icmp_ln388_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="1" slack="1"/>
<pin id="1267" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln388 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="dynamic_level_4_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="8" slack="0"/>
<pin id="1274" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="dynamic_level_4 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="empty_83_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="9" slack="1"/>
<pin id="1282" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="empty_83 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="allocated_tiles_levelsValidLen_shapes_values_addr_1_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="7" slack="1"/>
<pin id="1287" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="allocated_tiles_levelsValidLen_shapes_values_addr_1 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="zext_ln416_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="60" slack="1"/>
<pin id="1292" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln416 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="icmp_ln415_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="1" slack="1"/>
<pin id="1297" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln415 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="curOptPotentialPlacement_wrAddr_load_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="8" slack="1"/>
<pin id="1301" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="curOptPotentialPlacement_wrAddr_load "/>
</bind>
</comp>

<comp id="1304" class="1005" name="add_ln415_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="8" slack="1"/>
<pin id="1306" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln415 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="185"><net_src comp="112" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="112" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="114" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="114" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="114" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="114" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="4" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="118" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="206" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="26" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="118" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="12" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="118" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="226" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="244"><net_src comp="8" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="118" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="239" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="262"><net_src comp="14" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="118" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="257" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="275"><net_src comp="16" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="118" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="270" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="288"><net_src comp="18" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="118" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="283" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="301"><net_src comp="20" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="118" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="308"><net_src comp="296" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="314"><net_src comp="8" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="118" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="309" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="322"><net_src comp="30" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="118" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="329"><net_src comp="317" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="335"><net_src comp="34" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="118" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="342"><net_src comp="330" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="348"><net_src comp="38" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="118" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="355"><net_src comp="343" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="361"><net_src comp="170" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="367"><net_src comp="38" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="118" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="362" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="373"><net_src comp="140" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="370" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="393"><net_src comp="180" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="132" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="401"><net_src comp="390" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="390" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="409"><net_src comp="134" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="8" pin="0"/><net_sink comp="403" pin=3"/></net>

<net id="419"><net_src comp="148" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="246" pin="3"/><net_sink comp="411" pin=3"/></net>

<net id="421"><net_src comp="12" pin="0"/><net_sink comp="411" pin=5"/></net>

<net id="428"><net_src comp="156" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="8" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="437"><net_src comp="158" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="8" pin="0"/><net_sink comp="430" pin=4"/></net>

<net id="457"><net_src comp="160" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="458"><net_src comp="22" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="459"><net_src comp="32" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="460"><net_src comp="44" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="461"><net_src comp="36" pin="0"/><net_sink comp="439" pin=4"/></net>

<net id="462"><net_src comp="46" pin="0"/><net_sink comp="439" pin=5"/></net>

<net id="463"><net_src comp="48" pin="0"/><net_sink comp="439" pin=6"/></net>

<net id="464"><net_src comp="16" pin="0"/><net_sink comp="439" pin=7"/></net>

<net id="465"><net_src comp="50" pin="0"/><net_sink comp="439" pin=8"/></net>

<net id="466"><net_src comp="52" pin="0"/><net_sink comp="439" pin=9"/></net>

<net id="467"><net_src comp="54" pin="0"/><net_sink comp="439" pin=10"/></net>

<net id="468"><net_src comp="56" pin="0"/><net_sink comp="439" pin=11"/></net>

<net id="469"><net_src comp="58" pin="0"/><net_sink comp="439" pin=12"/></net>

<net id="470"><net_src comp="60" pin="0"/><net_sink comp="439" pin=13"/></net>

<net id="471"><net_src comp="62" pin="0"/><net_sink comp="439" pin=14"/></net>

<net id="472"><net_src comp="42" pin="0"/><net_sink comp="439" pin=15"/></net>

<net id="479"><net_src comp="162" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="252" pin="3"/><net_sink comp="473" pin=1"/></net>

<net id="481"><net_src comp="28" pin="0"/><net_sink comp="473" pin=3"/></net>

<net id="490"><net_src comp="168" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="491"><net_src comp="350" pin="3"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="40" pin="0"/><net_sink comp="482" pin=5"/></net>

<net id="503"><net_src comp="172" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="504"><net_src comp="40" pin="0"/><net_sink comp="493" pin=5"/></net>

<net id="505"><net_src comp="36" pin="0"/><net_sink comp="493" pin=6"/></net>

<net id="506"><net_src comp="42" pin="0"/><net_sink comp="493" pin=7"/></net>

<net id="553"><net_src comp="174" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="554"><net_src comp="6" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="555"><net_src comp="64" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="556"><net_src comp="66" pin="0"/><net_sink comp="507" pin=3"/></net>

<net id="557"><net_src comp="10" pin="0"/><net_sink comp="507" pin=4"/></net>

<net id="558"><net_src comp="0" pin="0"/><net_sink comp="507" pin=5"/></net>

<net id="559"><net_src comp="68" pin="0"/><net_sink comp="507" pin=6"/></net>

<net id="560"><net_src comp="50" pin="0"/><net_sink comp="507" pin=7"/></net>

<net id="561"><net_src comp="20" pin="0"/><net_sink comp="507" pin=8"/></net>

<net id="562"><net_src comp="14" pin="0"/><net_sink comp="507" pin=9"/></net>

<net id="563"><net_src comp="36" pin="0"/><net_sink comp="507" pin=10"/></net>

<net id="564"><net_src comp="22" pin="0"/><net_sink comp="507" pin=11"/></net>

<net id="565"><net_src comp="42" pin="0"/><net_sink comp="507" pin=12"/></net>

<net id="566"><net_src comp="52" pin="0"/><net_sink comp="507" pin=13"/></net>

<net id="567"><net_src comp="54" pin="0"/><net_sink comp="507" pin=14"/></net>

<net id="568"><net_src comp="18" pin="0"/><net_sink comp="507" pin=15"/></net>

<net id="569"><net_src comp="70" pin="0"/><net_sink comp="507" pin=16"/></net>

<net id="570"><net_src comp="72" pin="0"/><net_sink comp="507" pin=17"/></net>

<net id="571"><net_src comp="2" pin="0"/><net_sink comp="507" pin=18"/></net>

<net id="572"><net_src comp="12" pin="0"/><net_sink comp="507" pin=19"/></net>

<net id="573"><net_src comp="74" pin="0"/><net_sink comp="507" pin=20"/></net>

<net id="574"><net_src comp="76" pin="0"/><net_sink comp="507" pin=21"/></net>

<net id="575"><net_src comp="78" pin="0"/><net_sink comp="507" pin=22"/></net>

<net id="576"><net_src comp="80" pin="0"/><net_sink comp="507" pin=23"/></net>

<net id="577"><net_src comp="82" pin="0"/><net_sink comp="507" pin=24"/></net>

<net id="578"><net_src comp="84" pin="0"/><net_sink comp="507" pin=25"/></net>

<net id="579"><net_src comp="86" pin="0"/><net_sink comp="507" pin=26"/></net>

<net id="580"><net_src comp="88" pin="0"/><net_sink comp="507" pin=27"/></net>

<net id="581"><net_src comp="90" pin="0"/><net_sink comp="507" pin=28"/></net>

<net id="582"><net_src comp="92" pin="0"/><net_sink comp="507" pin=29"/></net>

<net id="583"><net_src comp="94" pin="0"/><net_sink comp="507" pin=30"/></net>

<net id="584"><net_src comp="96" pin="0"/><net_sink comp="507" pin=31"/></net>

<net id="585"><net_src comp="32" pin="0"/><net_sink comp="507" pin=32"/></net>

<net id="586"><net_src comp="44" pin="0"/><net_sink comp="507" pin=33"/></net>

<net id="587"><net_src comp="98" pin="0"/><net_sink comp="507" pin=34"/></net>

<net id="588"><net_src comp="100" pin="0"/><net_sink comp="507" pin=35"/></net>

<net id="589"><net_src comp="58" pin="0"/><net_sink comp="507" pin=36"/></net>

<net id="590"><net_src comp="60" pin="0"/><net_sink comp="507" pin=37"/></net>

<net id="591"><net_src comp="102" pin="0"/><net_sink comp="507" pin=38"/></net>

<net id="592"><net_src comp="104" pin="0"/><net_sink comp="507" pin=39"/></net>

<net id="593"><net_src comp="106" pin="0"/><net_sink comp="507" pin=40"/></net>

<net id="594"><net_src comp="108" pin="0"/><net_sink comp="507" pin=41"/></net>

<net id="595"><net_src comp="110" pin="0"/><net_sink comp="507" pin=42"/></net>

<net id="596"><net_src comp="8" pin="0"/><net_sink comp="507" pin=43"/></net>

<net id="605"><net_src comp="178" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="606"><net_src comp="40" pin="0"/><net_sink comp="597" pin=4"/></net>

<net id="607"><net_src comp="42" pin="0"/><net_sink comp="597" pin=5"/></net>

<net id="611"><net_src comp="10" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="616"><net_src comp="350" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="140" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="116" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="627"><net_src comp="116" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="631"><net_src comp="2" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="628" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="647"><net_src comp="640" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="0" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="656"><net_src comp="649" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="120" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="661"><net_src comp="213" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="666"><net_src comp="640" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="658" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="637" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="122" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="124" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="6" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="683"><net_src comp="640" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="689"><net_src comp="126" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="680" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="128" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="697"><net_src comp="130" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="640" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="699"><net_src comp="132" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="703"><net_src comp="692" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="708"><net_src comp="684" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="700" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="710"><net_src comp="704" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="715"><net_src comp="116" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="10" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="724"><net_src comp="717" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="728"><net_src comp="720" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="730"><net_src comp="725" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="737"><net_src comp="233" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="742"><net_src comp="374" pin="4"/><net_sink comp="738" pin=0"/></net>

<net id="747"><net_src comp="374" pin="4"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="146" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="752"><net_src comp="374" pin="4"/><net_sink comp="749" pin=0"/></net>

<net id="757"><net_src comp="749" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="761"><net_src comp="753" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="767"><net_src comp="608" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="22" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="772"><net_src comp="24" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="777"><net_src comp="769" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="782"><net_src comp="116" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="36" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="790"><net_src comp="784" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="797"><net_src comp="152" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="798"><net_src comp="128" pin="0"/><net_sink comp="792" pin=2"/></net>

<net id="802"><net_src comp="792" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="808"><net_src comp="154" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="809"><net_src comp="132" pin="0"/><net_sink comp="803" pin=2"/></net>

<net id="813"><net_src comp="803" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="818"><net_src comp="799" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="810" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="820"><net_src comp="814" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="824"><net_src comp="608" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="831"><net_src comp="608" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="122" pin="0"/><net_sink comp="827" pin=1"/></net>

<net id="837"><net_src comp="827" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="10" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="842"><net_src comp="839" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="847"><net_src comp="839" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="140" pin="0"/><net_sink comp="843" pin=1"/></net>

<net id="856"><net_src comp="849" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="860"><net_src comp="857" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="864"><net_src comp="6" pin="0"/><net_sink comp="861" pin=0"/></net>

<net id="869"><net_src comp="303" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="870"><net_src comp="861" pin="1"/><net_sink comp="865" pin=1"/></net>

<net id="875"><net_src comp="303" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="876"><net_src comp="6" pin="0"/><net_sink comp="871" pin=1"/></net>

<net id="883"><net_src comp="877" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="888"><net_src comp="32" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="892"><net_src comp="885" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="898"><net_src comp="324" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="337" pin="3"/><net_sink comp="894" pin=1"/></net>

<net id="905"><net_src comp="894" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="906"><net_src comp="337" pin="3"/><net_sink comp="900" pin=1"/></net>

<net id="907"><net_src comp="324" pin="3"/><net_sink comp="900" pin=2"/></net>

<net id="913"><net_src comp="164" pin="0"/><net_sink comp="908" pin=0"/></net>

<net id="914"><net_src comp="900" pin="3"/><net_sink comp="908" pin=2"/></net>

<net id="918"><net_src comp="908" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="928"><net_src comp="164" pin="0"/><net_sink comp="923" pin=0"/></net>

<net id="929"><net_src comp="166" pin="0"/><net_sink comp="923" pin=2"/></net>

<net id="933"><net_src comp="923" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="944"><net_src comp="122" pin="0"/><net_sink comp="940" pin=0"/></net>

<net id="945"><net_src comp="36" pin="0"/><net_sink comp="940" pin=1"/></net>

<net id="950"><net_src comp="384" pin="4"/><net_sink comp="946" pin=0"/></net>

<net id="951"><net_src comp="122" pin="0"/><net_sink comp="946" pin=1"/></net>

<net id="956"><net_src comp="946" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="962"><net_src comp="952" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="963"><net_src comp="116" pin="0"/><net_sink comp="957" pin=1"/></net>

<net id="964"><net_src comp="946" pin="2"/><net_sink comp="957" pin=2"/></net>

<net id="969"><net_src comp="957" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="973"><net_src comp="957" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="978"><net_src comp="970" pin="1"/><net_sink comp="974" pin=1"/></net>

<net id="982"><net_src comp="974" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="987"><net_src comp="984" pin="1"/><net_sink comp="597" pin=3"/></net>

<net id="991"><net_src comp="350" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="995"><net_src comp="36" pin="0"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="1001"><net_src comp="992" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1002"><net_src comp="988" pin="1"/><net_sink comp="997" pin=1"/></net>

<net id="1003"><net_src comp="997" pin="2"/><net_sink comp="597" pin=2"/></net>

<net id="1008"><net_src comp="997" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="36" pin="0"/><net_sink comp="1004" pin=1"/></net>

<net id="1013"><net_src comp="0" pin="0"/><net_sink comp="1010" pin=0"/></net>

<net id="1018"><net_src comp="1010" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="122" pin="0"/><net_sink comp="1014" pin=1"/></net>

<net id="1024"><net_src comp="1014" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1032"><net_src comp="182" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="1034"><net_src comp="1029" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="1035"><net_src comp="1029" pin="1"/><net_sink comp="1025" pin=1"/></net>

<net id="1039"><net_src comp="186" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="1041"><net_src comp="1036" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="1042"><net_src comp="1036" pin="1"/><net_sink comp="1020" pin=1"/></net>

<net id="1046"><net_src comp="190" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="1048"><net_src comp="1043" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1052"><net_src comp="194" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="1054"><net_src comp="1049" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="1058"><net_src comp="198" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="411" pin=4"/></net>

<net id="1060"><net_src comp="1055" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1064"><net_src comp="202" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="1066"><net_src comp="1061" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="1073"><net_src comp="206" pin="3"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="1084"><net_src comp="652" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="1086"><net_src comp="1081" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="1090"><net_src comp="213" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="1098"><net_src comp="668" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1103"><net_src comp="704" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="1105"><net_src comp="1100" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1109"><net_src comp="219" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="1114"><net_src comp="226" pin="3"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="1122"><net_src comp="233" pin="3"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="430" pin=3"/></net>

<net id="1127"><net_src comp="734" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="1135"><net_src comp="743" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="1140"><net_src comp="239" pin="3"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="1145"><net_src comp="773" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1149"><net_src comp="246" pin="3"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="411" pin=3"/></net>

<net id="1151"><net_src comp="1146" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="1158"><net_src comp="787" pin="1"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="1163"><net_src comp="257" pin="3"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="1168"><net_src comp="814" pin="2"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="1170"><net_src comp="1165" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="1171"><net_src comp="1165" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="1175"><net_src comp="264" pin="3"/><net_sink comp="1172" pin=0"/></net>

<net id="1179"><net_src comp="296" pin="3"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="1187"><net_src comp="843" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1191"><net_src comp="430" pin="5"/><net_sink comp="1188" pin=0"/></net>

<net id="1195"><net_src comp="852" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1203"><net_src comp="252" pin="3"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="1205"><net_src comp="1200" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="1206"><net_src comp="1200" pin="1"/><net_sink comp="482" pin=4"/></net>

<net id="1207"><net_src comp="1200" pin="1"/><net_sink comp="493" pin=4"/></net>

<net id="1211"><net_src comp="317" pin="3"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="1219"><net_src comp="330" pin="3"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="1224"><net_src comp="337" pin="3"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="1229"><net_src comp="900" pin="3"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="1231"><net_src comp="1226" pin="1"/><net_sink comp="482" pin=3"/></net>

<net id="1232"><net_src comp="1226" pin="1"/><net_sink comp="493" pin=3"/></net>

<net id="1236"><net_src comp="343" pin="3"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="1241"><net_src comp="920" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="1246"><net_src comp="930" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="1251"><net_src comp="934" pin="1"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="952" pin=1"/></net>

<net id="1256"><net_src comp="937" pin="1"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="1258"><net_src comp="1253" pin="1"/><net_sink comp="965" pin=1"/></net>

<net id="1262"><net_src comp="350" pin="3"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="1264"><net_src comp="1259" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="1268"><net_src comp="612" pin="2"/><net_sink comp="1265" pin=0"/></net>

<net id="1275"><net_src comp="957" pin="3"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="1283"><net_src comp="974" pin="2"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="1288"><net_src comp="362" pin="3"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="1293"><net_src comp="984" pin="1"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="597" pin=3"/></net>

<net id="1298"><net_src comp="612" pin="2"/><net_sink comp="1295" pin=0"/></net>

<net id="1302"><net_src comp="992" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="1307"><net_src comp="997" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="597" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: curOpt_idx | {3 }
	Port: IDX_pd | {3 15 26 29 }
	Port: dependency_predecessor_values | {14 26 29 }
	Port: predecessors_wrAddr | {3 10 }
	Port: placement_done_values | {26 29 }
	Port: predOpt_idx_List | {10 }
	Port: predecessors | {10 }
	Port: placement_dynamic_dict_Opt2PC_values | {26 29 }
	Port: predsNum | {6 }
	Port: curOptPotentialPlacement_wrAddr | {6 16 17 23 24 25 27 }
	Port: curOptPotentialPlacement | {16 17 23 24 25 27 28 }
	Port: potentialPlacement_wrAddr_List_0 | {16 17 }
	Port: potentialPlacement_wrAddr_List_1 | {16 17 }
	Port: placement_dynamic_dict_Opt2Tile_values | {26 29 }
	Port: IDX_pd_modulo | {26 29 }
	Port: placement_dynamic_occupy | {26 29 }
	Port: placement_dynamic_dict_Opt2Tile_keys | {26 29 }
	Port: predTile1 | {26 29 }
	Port: bypassSrcOpt | {26 29 }
	Port: bypassTgtOpt | {26 29 }
	Port: bypassSrcOpt_keyIdx | {26 29 }
	Port: bypassSrcTile | {26 29 }
	Port: bypassTgtOpt_keyIdx | {26 29 }
	Port: bypassTgtTile | {26 29 }
	Port: dependency_forward | {26 29 }
	Port: dependency_backward | {26 29 }
	Port: bypassOptIdx | {26 29 }
	Port: bypassOpt | {26 29 }
	Port: placement_dynamic_dict_Opt2PC_keys | {26 29 }
	Port: IDX_pd_bypass | {26 29 }
	Port: idx_pd_r | {26 29 }
	Port: placement_dynamic_bypass_occupy | {26 29 }
	Port: placement_dynamic_bypass | {26 29 }
	Port: bypassOpt_wrAddr | {26 29 }
	Port: dependency_successor_values | {26 29 }
 - Input state : 
	Port: dynamic_placement_routing : curOpt_idx | {26 29 }
	Port: dynamic_placement_routing : kernel_idx | {2 26 29 }
	Port: dynamic_placement_routing : DFG_NodesCount_kernels_values | {2 3 }
	Port: dynamic_placement_routing : IDX_pd | {15 26 29 }
	Port: dynamic_placement_routing : dependency_predecessor_values | {3 4 6 7 10 11 12 13 26 29 }
	Port: dynamic_placement_routing : predecessors_wrAddr | {6 10 26 29 }
	Port: dynamic_placement_routing : placement_static_kernels_values | {4 5 7 8 26 29 }
	Port: dynamic_placement_routing : placement_done_values | {9 10 26 29 }
	Port: dynamic_placement_routing : predOpt_idx_List | {16 17 }
	Port: dynamic_placement_routing : predecessors | {26 29 }
	Port: dynamic_placement_routing : placement_dynamic_dict_Opt2PC_values | {10 15 26 29 }
	Port: dynamic_placement_routing : predsNum | {16 17 26 29 }
	Port: dynamic_placement_routing : threshold | {6 }
	Port: dynamic_placement_routing : placement_static_Opt2Tile_kernels_values1 | {6 18 }
	Port: dynamic_placement_routing : placement_static_Tile2Level_keys | {18 19 }
	Port: dynamic_placement_routing : placement_static_Tile2Level_values | {20 21 }
	Port: dynamic_placement_routing : shape_idx | {16 17 20 26 29 }
	Port: dynamic_placement_routing : allocated_tiles_Maxlevels_dynamic_shapes_values | {20 21 }
	Port: dynamic_placement_routing : curOptPotentialPlacement_wrAddr | {16 17 24 25 26 27 29 }
	Port: dynamic_placement_routing : allocated_tiles_levelsValidLen_shapes_values | {21 22 26 27 }
	Port: dynamic_placement_routing : allocated_tiles_levels_dynamic_shapes_values | {22 23 24 25 27 28 }
	Port: dynamic_placement_routing : curOptPotentialPlacement | {16 17 26 29 }
	Port: dynamic_placement_routing : CGRA_NumTiles_shapes_values | {16 17 26 29 }
	Port: dynamic_placement_routing : potentialPlacement_wrAddr_List_0 | {16 17 }
	Port: dynamic_placement_routing : potentialPlacement_wrAddr_List_1 | {16 17 }
	Port: dynamic_placement_routing : placement_dynamic_dict_Opt2Tile_values | {16 17 26 29 }
	Port: dynamic_placement_routing : Tile2XY_0 | {16 17 26 29 }
	Port: dynamic_placement_routing : Tile2XY_1 | {16 17 26 29 }
	Port: dynamic_placement_routing : CurOptPotentialPlacement_List_BypassLess_Gen_XChanges | {16 17 }
	Port: dynamic_placement_routing : xy2Tile | {16 17 26 29 }
	Port: dynamic_placement_routing : allocated_tiles_shapes_values | {16 17 26 29 }
	Port: dynamic_placement_routing : CurOptPotentialPlacement_List_BypassLess_Gen_YChanges | {16 17 }
	Port: dynamic_placement_routing : DynamicPlacement_II | {26 29 }
	Port: dynamic_placement_routing : IDX_pd_modulo | {26 29 }
	Port: dynamic_placement_routing : placement_dynamic_occupy | {26 29 }
	Port: dynamic_placement_routing : placement_dynamic_dict_Opt2Tile_keys | {26 29 }
	Port: dynamic_placement_routing : predTile1 | {26 29 }
	Port: dynamic_placement_routing : bypassSrcOpt | {26 29 }
	Port: dynamic_placement_routing : bypassTgtOpt | {26 29 }
	Port: dynamic_placement_routing : bypassSrcOpt_keyIdx | {26 29 }
	Port: dynamic_placement_routing : bypassSrcTile | {26 29 }
	Port: dynamic_placement_routing : bypassTgtOpt_keyIdx | {26 29 }
	Port: dynamic_placement_routing : bypassTgtTile | {26 29 }
	Port: dynamic_placement_routing : dependency_forward | {26 29 }
	Port: dynamic_placement_routing : dependency_backward | {26 29 }
	Port: dynamic_placement_routing : bypassOptIdx | {26 29 }
	Port: dynamic_placement_routing : bypassOpt | {26 29 }
	Port: dynamic_placement_routing : placement_dynamic_dict_Opt2PC_keys | {26 29 }
	Port: dynamic_placement_routing : IDX_pd_bypass | {26 29 }
	Port: dynamic_placement_routing : bpsStride_0 | {26 29 }
	Port: dynamic_placement_routing : bpsStride_1 | {26 29 }
	Port: dynamic_placement_routing : idx_pd_r | {26 29 }
	Port: dynamic_placement_routing : placement_dynamic_bypass_occupy | {26 29 }
	Port: dynamic_placement_routing : placement_dynamic_bypass | {26 29 }
	Port: dynamic_placement_routing : bypassOpt_wrAddr | {26 29 }
	Port: dynamic_placement_routing : dependency_successor_values | {26 29 }
  - Chain level:
	State 1
		store_ln596 : 1
		store_ln596 : 1
	State 2
		zext_ln596 : 1
		DFG_NodesCount_kernels_values_addr : 2
		DFG_NodesCount_kernels_values_load : 3
	State 3
		store_ln596 : 1
		mul_ln374 : 1
		zext_ln596_1 : 1
		icmp_ln596 : 2
		placedOpts_Counter_2 : 1
		br_ln596 : 3
		trunc_ln602 : 1
		tmp_11_cast : 2
		tmp_s : 1
		sext_ln602_1 : 2
		add_ln602 : 3
		call_ln602 : 4
	State 4
		add_ln374 : 1
		zext_ln374_2 : 2
		placement_static_Opt2Tile_kernels_values1_addr : 3
		placement_static_kernels_values_addr : 3
		placement_static_kernels_values_load : 4
	State 5
		zext_ln608 : 1
	State 6
		icmp_ln608 : 1
		i : 1
		br_ln608 : 2
		zext_ln609 : 1
		add_ln609 : 2
		zext_ln609_1 : 3
		dependency_predecessor_values_addr : 4
		pred : 5
		store_ln650 : 1
		icmp_ln653 : 1
		br_ln653 : 2
	State 7
		call_ln596 : 1
	State 8
	State 9
		zext_ln615 : 1
		placement_done_values_addr : 2
		placement_done_values_load : 3
	State 10
		zext_ln619 : 1
		zext_ln619_2 : 1
		add_ln619 : 2
		br_ln615 : 1
		call_ln619 : 3
		zext_ln641 : 1
		predOpt_idx_List_addr : 2
		store_ln641 : 3
		predecessors_addr : 2
		store_ln642 : 3
		add_ln643 : 1
		store_ln643 : 2
		placement_dynamic_dict_Opt2PC_values_load : 1
	State 11
	State 12
		icmp_ln624 : 1
		br_ln624 : 2
		targetBlock9 : 1
	State 13
		br_ln619 : 1
		add_ln636 : 1
	State 14
		dependency_predecessor_values_addr_1 : 1
		store_ln636 : 2
	State 15
		icmp_ln644 : 1
		br_ln644 : 2
		store_ln645 : 1
	State 16
	State 17
	State 18
		call_ln374 : 1
	State 19
	State 20
		zext_ln380 : 1
		placement_static_Tile2Level_values_addr : 2
		static_level : 3
		zext_ln382 : 1
		allocated_tiles_Maxlevels_dynamic_shapes_values_addr : 2
		max_dynamic_level : 3
	State 21
		icmp_ln383 : 1
		initial_dynamic_level : 2
		tmp_4 : 3
		tmp_16_cast : 4
		allocated_tiles_levelsValidLen_shapes_values_addr : 5
		allocated_tiles_levelsValidLen_shapes_values_load : 6
	State 22
		zext_ln382_2 : 1
		icmp_ln388 : 1
		br_ln388 : 2
		targetBlock : 1
	State 23
		br_ln382 : 1
	State 24
	State 25
	State 26
		dynamic_level_3 : 1
		icmp_ln410 : 2
		dynamic_level_4 : 3
		icmp_ln413 : 4
		br_ln413 : 5
		dynamic_level_4_cast : 4
		empty_83 : 5
		p_cast : 6
		allocated_tiles_levelsValidLen_shapes_values_addr_1 : 7
		allocated_tiles_levelsValidLen_shapes_values_load_1 : 8
	State 27
		zext_ln415 : 1
		icmp_ln415 : 1
		br_ln415 : 2
		add_ln415 : 2
		call_ln418 : 3
		store_ln418 : 3
	State 28
	State 29
		br_ln657 : 1
		add_ln596 : 1
		store_ln596 : 2
	State 30
		ret_ln665 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                         Functional Unit                        |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          | grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2_fu_403 |    0    |    0    |  2.596  |    33   |    40   |    0    |
|          | grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4_fu_411 |    0    |    0    |  1.298  |    53   |    32   |    0    |
|          | grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5_fu_422 |    0    |    0    |  2.596  |    33   |    40   |    0    |
|          | grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_624_6_fu_430 |    0    |    0    |  1.298  |    28   |    31   |    0    |
|   call   |     grp_CurOptPotentialPlacement_List_BypassLess_Gen_fu_439    |    0    |    0    | 43.2942 |   777   |   806   |    0    |
|          | grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1_fu_473 |    0    |    0    |  1.298  |    23   |    18   |    0    |
|          | grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2_fu_482 |    0    |    0    |  1.298  |    25   |    19   |    0    |
|          | grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3_fu_493 |    0    |    0    |  1.298  |    19   |    27   |    0    |
|          |  grp_RoutingAvailability_CheckPredecessor_and_Placement_fu_507 |    0    |    1    | 118.903 |   2588  |   2188  |    0    |
|          | grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5_fu_597 |    0    |    0    |  1.298  |    31   |    27   |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                   placedOpts_Counter_2_fu_668                  |    0    |    0    |    0    |    0    |    8    |    0    |
|          |                        add_ln602_fu_704                        |    0    |    0    |    0    |    0    |    10   |    0    |
|          |                        add_ln374_fu_720                        |    0    |    0    |    0    |    0    |    10   |    0    |
|          |                            i_fu_743                            |    0    |    0    |    0    |    0    |    6    |    0    |
|          |                        add_ln609_fu_753                        |    0    |    0    |    0    |    0    |    10   |    0    |
|    add   |                        add_ln619_fu_814                        |    0    |    0    |    0    |    0    |    9    |    0    |
|          |                        add_ln643_fu_827                        |    0    |    0    |    0    |    0    |    8    |    0    |
|          |                        add_ln636_fu_852                        |    0    |    0    |    0    |    0    |    10   |    0    |
|          |                     dynamic_level_3_fu_946                     |    0    |    0    |    0    |    0    |    8    |    0    |
|          |                         empty_83_fu_974                        |    0    |    0    |    0    |    0    |    8    |    0    |
|          |                        add_ln415_fu_997                        |    0    |    0    |    0    |    0    |    8    |    0    |
|          |                        add_ln596_fu_1014                       |    0    |    0    |    0    |    0    |    8    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|    mul   |                        mul_ln374_fu_652                        |    0    |    0    |    0    |    0    |    41   |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                           grp_fu_612                           |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                        icmp_ln596_fu_662                       |    0    |    0    |    0    |    0    |    4    |    0    |
|          |                        icmp_ln608_fu_738                       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                        icmp_ln653_fu_773                       |    0    |    0    |    0    |    0    |    4    |    0    |
|   icmp   |                        icmp_ln624_fu_843                       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                        icmp_ln644_fu_865                       |    0    |    0    |    0    |    0    |    4    |    0    |
|          |                        icmp_ln383_fu_894                       |    0    |    0    |    0    |    0    |    1    |    0    |
|          |                        icmp_ln410_fu_952                       |    0    |    0    |    0    |    0    |    4    |    0    |
|          |                        icmp_ln413_fu_965                       |    0    |    0    |    0    |    0    |    4    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|  select  |                  initial_dynamic_level_fu_900                  |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                     dynamic_level_4_fu_957                     |    0    |    0    |    0    |    0    |    8    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                        zext_ln596_fu_632                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                       zext_ln374_1_fu_649                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                       zext_ln596_1_fu_658                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                       zext_ln374_2_fu_725                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                        zext_ln608_fu_734                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                        zext_ln609_fu_749                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                       zext_ln609_1_fu_758                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                        zext_ln615_fu_787                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                        zext_ln619_fu_799                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                       zext_ln619_2_fu_810                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                        zext_ln641_fu_821                       |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |                        zext_ln636_fu_849                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                       zext_ln636_1_fu_857                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                        zext_ln380_fu_880                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                        zext_ln382_fu_889                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                       tmp_16_cast_fu_915                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                        zext_ln374_fu_920                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                       zext_ln382_2_fu_930                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                       zext_ln382_1_fu_934                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                        zext_ln407_fu_937                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   dynamic_level_4_cast_fu_970                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                          p_cast_fu_979                         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                        zext_ln416_fu_984                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                        zext_ln415_fu_988                       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |                       trunc_ln602_fu_680                       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                       tmp_11_cast_fu_684                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                          tmp_s_fu_692                          |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|                          tmp_1_fu_792                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                          tmp_2_fu_803                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                          tmp_4_fu_908                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                          tmp_3_fu_923                          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   sext   |                       sext_ln602_1_fu_700                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                        sext_ln602_fu_717                       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                                |    0    |    1    | 175.177 |   3610  |   3409  |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------------------------+--------+
|                                                             |   FF   |
+-------------------------------------------------------------+--------+
|         DFG_NodesCount_kernels_values_addr_reg_1070         |    3   |
|         DFG_NodesCount_kernels_values_load_reg_1087         |    6   |
|                      add_ln415_reg_1304                     |    8   |
|                      add_ln602_reg_1100                     |   10   |
|                      add_ln619_reg_1165                     |   10   |
|                      add_ln636_reg_1192                     |   10   |
|allocated_tiles_Maxlevels_dynamic_shapes_values_addr_reg_1216|    5   |
| allocated_tiles_levelsValidLen_shapes_values_addr_1_reg_1285|    7   |
|  allocated_tiles_levelsValidLen_shapes_values_addr_reg_1233 |    7   |
|  allocated_tiles_levelsValidLen_shapes_values_load_reg_1259 |    4   |
|        curOptPotentialPlacement_wrAddr_load_reg_1299        |    8   |
|                    curTileStatic_reg_1200                   |    4   |
|         dependency_predecessor_values_addr_reg_1137         |   10   |
|                   dynamic_level_2_reg_381                   |    8   |
|                   dynamic_level_4_reg_1272                  |    8   |
|                      empty_83_reg_1280                      |    9   |
|                         i_2_reg_370                         |    4   |
|                        i_loc_reg_1061                       |    4   |
|                          i_reg_1132                         |    4   |
|                     icmp_ln388_reg_1265                     |    1   |
|                     icmp_ln415_reg_1295                     |    1   |
|                     icmp_ln624_reg_1184                     |    1   |
|                     icmp_ln653_reg_1142                     |    1   |
|                    inc311623_loc_reg_1055                   |    6   |
|                initial_dynamic_level_reg_1226               |    2   |
|                       j_3_loc_reg_1049                      |    4   |
|                  max_dynamic_level_reg_1221                 |    2   |
|                      mul_ln374_reg_1081                     |   10   |
|                placedOpts_Counter_2_reg_1095                |    8   |
|                 placedOpts_Counter_reg_1029                 |    8   |
|             placement_done_values_addr_reg_1160             |    7   |
|             placement_done_values_load_reg_1172             |    1   |
|      placement_dynamic_dict_Opt2PC_values_addr_reg_1176     |    7   |
|   placement_static_Opt2Tile_kernels_values1_addr_reg_1106   |   10   |
|       placement_static_Tile2Level_values_addr_reg_1208      |    4   |
|        placement_static_kernels_values_addr_reg_1111        |   10   |
|        placement_static_kernels_values_load_reg_1119        |    6   |
|                        pred_reg_1146                        |    8   |
|                       retval_0_reg_390                      |    1   |
|                     storemerge_reg_1036                     |    8   |
|                    targetBlock9_reg_1188                    |    1   |
|                     tileID_loc_reg_1043                     |    4   |
|                     zext_ln374_reg_1238                     |    5   |
|                    zext_ln382_1_reg_1248                    |    8   |
|                    zext_ln382_2_reg_1243                    |    9   |
|                     zext_ln407_reg_1253                     |    8   |
|                     zext_ln416_reg_1290                     |   60   |
|                     zext_ln608_reg_1124                     |    8   |
|                     zext_ln615_reg_1155                     |   64   |
+-------------------------------------------------------------+--------+
|                            Total                            |   402  |
+-------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Comp                              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                        grp_access_fu_213                       |  p0  |   2  |   3  |    6   ||    9    |
|                        grp_access_fu_233                       |  p0  |   2  |  10  |   20   ||    9    |
|                        grp_access_fu_246                       |  p0  |   3  |  10  |   30   ||    13   |
|                        grp_access_fu_264                       |  p0  |   2  |   7  |   14   ||    9    |
|                        grp_access_fu_303                       |  p0  |   2  |   7  |   14   ||    9    |
|                        grp_access_fu_324                       |  p0  |   2  |   4  |    8   ||    9    |
|                        grp_access_fu_337                       |  p0  |   2  |   5  |   10   ||    9    |
|                        grp_access_fu_350                       |  p0  |   4  |   7  |   28   ||    17   |
|                        retval_0_reg_390                        |  p0  |   2  |   1  |    2   |
| grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_601_2_fu_403 |  p1  |   2  |  10  |   20   ||    9    |
| grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_611_4_fu_411 |  p3  |   2  |   8  |   16   ||    9    |
| grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_618_5_fu_422 |  p1  |   2  |  10  |   20   ||    9    |
| grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_377_1_fu_473 |  p1  |   2  |   4  |    8   ||    9    |
| grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_388_2_fu_482 |  p1  |   2  |   4  |    8   ||    9    |
| grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5_fu_597 |  p1  |   2  |   8  |   16   ||    9    |
| grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5_fu_597 |  p2  |   2  |   8  |   16   ||    9    |
| grp_dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5_fu_597 |  p3  |   2  |   9  |   18   ||    9    |
|----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Total                             |      |      |      |   254  || 22.1472 ||   156   |
|----------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |    1   |   175  |  3610  |  3409  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |   22   |    -   |   156  |    -   |
|  Register |    -   |    -   |    -   |   402  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   197  |  4012  |  3565  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
