<?xml version="1.0" encoding="UTF-8"?>
<ip_inst>
    <header>
        <vendor>Pango</vendor>
        <id>022003</id>
        <display_name>DDR3 Interface</display_name>
        <name>Logos HMIC_S</name>
        <version>1.3</version>
        <instance>ddr3_ip</instance>
        <family>Logos</family>
        <device>PGL50G</device>
        <package>MBG324</package>
        <speedgrade>-6</speedgrade>
        <generator version="2022.2-SP4.2" build="132111">IP Compiler</generator>
    </header>
    <param_list>
        <param>
            <name>A12_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>CA_GROUP_A15</name>
            <value>0</value>
        </param>
        <param>
            <name>PAD_DQ0</name>
            <value>M16</value>
        </param>
        <param>
            <name>CA_GROUP3_REG</name>
            <value>0</value>
        </param>
        <param>
            <name>BANK_CA</name>
            <value>B1</value>
        </param>
        <param>
            <name>A1_GROUP_NUM</name>
            <value>2</value>
        </param>
        <param>
            <name>GUI_DDR3_TWR</name>
            <value>15.000</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>CA_GROUP_CS</name>
            <value>2</value>
        </param>
        <param>
            <name>DFI_CLK_PERIOD</name>
            <value>10000</value>
        </param>
        <param>
            <name>GUI_DDR3_TRTP</name>
            <value>7.500</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>A15_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>GROUP_DQG_0_NUM</name>
            <value>4</value>
        </param>
        <param>
            <name>A0_GROUP_NUM</name>
            <value>2</value>
        </param>
        <param>
            <name>PAD_A6</name>
            <item>F17</item>
            <item>F18</item>
            <item>G16</item>
            <item>G18</item>
            <item>H13</item>
            <item>H14</item>
            <item>H15</item>
            <item>H16</item>
            <item>J13</item>
            <item>K14</item>
            <item>K15</item>
            <item>K16</item>
            <item>L12</item>
            <item>L13</item>
            <value>L13</value>
        </param>
        <param>
            <name>OPERATING_MODE</name>
            <item>Controller + PHY</item>
            <value>Controller + PHY</value>
        </param>
        <param>
            <name>BA2_GROUP_NUM</name>
            <value>1</value>
        </param>
        <param>
            <name>PHY_TRP</name>
            <value>2</value>
        </param>
        <param>
            <name>MEM_DQ_WIDTH</name>
            <item>16</item>
            <item>8</item>
            <value>16</value>
        </param>
        <param>
            <name>PAD_A1</name>
            <item>F17</item>
            <item>F18</item>
            <item>G16</item>
            <item>G18</item>
            <item>H13</item>
            <item>H14</item>
            <item>H15</item>
            <item>H16</item>
            <item>J13</item>
            <item>K14</item>
            <item>K15</item>
            <item>K16</item>
            <item>L12</item>
            <item>L13</item>
            <value>H16</value>
        </param>
        <param>
            <name>PHY_TMRD</name>
            <value>4</value>
        </param>
        <param>
            <name>GROUP_DQG_1_NUM</name>
            <value>5</value>
        </param>
        <param>
            <name>CUSTOMIZE_MEM</name>
            <value>false</value>
        </param>
        <param>
            <name>PAD_DQ23</name>
            <value>K5</value>
        </param>
        <param>
            <name>GROUP_CAS</name>
            <value>G3</value>
        </param>
        <param>
            <name>GROUP_A8</name>
            <value>G2</value>
        </param>
        <param>
            <name>PAD_DQSN1</name>
            <value>N16</value>
        </param>
        <param>
            <name>CA_GROUP_A14</name>
            <value>0</value>
        </param>
        <param>
            <name>GUI_DDR3_TRCD</name>
            <value>13.500</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>A14_GROUP_NUM</name>
            <value>1</value>
        </param>
        <param>
            <name>GROUP_ODT</name>
            <value>G3</value>
        </param>
        <param>
            <name>USER_PINS_CON_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>GUI_DDR3_TRFC</name>
            <value>300.000</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>DDR3_CL_VALUE</name>
            <value>4</value>
        </param>
        <param>
            <name>GROUP_CKE</name>
            <value>G2</value>
        </param>
        <param>
            <name>PAD_A0</name>
            <item>F17</item>
            <item>F18</item>
            <item>G16</item>
            <item>G18</item>
            <item>H13</item>
            <item>H14</item>
            <item>H15</item>
            <item>H16</item>
            <item>J13</item>
            <item>K14</item>
            <item>K15</item>
            <item>K16</item>
            <item>L12</item>
            <item>L13</item>
            <value>H15</value>
        </param>
        <param>
            <name>CA_GROUP4_REG</name>
            <value>0</value>
        </param>
        <param>
            <name>PAD_DM0</name>
            <value>L16</value>
        </param>
        <param>
            <name>PAD_DQ17</name>
            <value>M3</value>
        </param>
        <param>
            <name>GROUP_DQG_2</name>
            <value>G0</value>
        </param>
        <param>
            <name>STATIC_RATIOI</name>
            <value>1</value>
        </param>
        <param>
            <name>GROUP_A3</name>
            <value>G3</value>
        </param>
        <param>
            <name>PAD_DQ27</name>
            <value>K8</value>
        </param>
        <param>
            <name>GROUP_A10</name>
            <value>G2</value>
        </param>
        <param>
            <name>CS_n_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>CTRL_ADDR_WIDTH</name>
            <value>28</value>
        </param>
        <param>
            <name>GUI_DDR3_TRP</name>
            <value>13.500</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>PAD_DQ24</name>
            <value>G3</value>
        </param>
        <param>
            <name>CA_GROUP_BA0</name>
            <value>1</value>
        </param>
        <param>
            <name>PAD_CS</name>
            <item>F15</item>
            <item>F16</item>
            <value>F15</value>
        </param>
        <param>
            <name>GROUP_WE</name>
            <value>G2</value>
        </param>
        <param>
            <name>CA_GROUP_NUM</name>
            <value>3</value>
        </param>
        <param>
            <name>REGION_NUM</name>
            <value>2</value>
        </param>
        <param>
            <name>PAD_CK</name>
            <item>F17</item>
            <item>F18</item>
            <item>G16</item>
            <item>G18</item>
            <item>H13</item>
            <item>H14</item>
            <item>H15</item>
            <item>H16</item>
            <item>J13</item>
            <item>K14</item>
            <item>K15</item>
            <item>K16</item>
            <item>L12</item>
            <item>L13</item>
            <value>G16</value>
        </param>
        <param>
            <name>DDR3_MEM_COLUMN_WIDTH</name>
            <value>10</value>
        </param>
        <param>
            <name>MEM_ADDR_WIDTH</name>
            <value>15</value>
        </param>
        <param>
            <name>DEBUG_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>PAD_DQSN2</name>
            <value>L6</value>
        </param>
        <param>
            <name>DDRC_T_RRD</name>
            <value>4</value>
        </param>
        <param>
            <name>GROUP_A9</name>
            <value>G2</value>
        </param>
        <param>
            <name>GROUP_RAS</name>
            <value>G3</value>
        </param>
        <param>
            <name>GUI_DDR3_CWL_800</name>
            <value>5</value>
        </param>
        <param>
            <name>CK_GROUP_NUM</name>
            <value>2</value>
        </param>
        <param>
            <name>GROUP_CK</name>
            <value>G3</value>
        </param>
        <param>
            <name>DDR3_CWL</name>
            <value>5</value>
        </param>
        <param>
            <name>PAD_DQSN0</name>
            <value>K18</value>
        </param>
        <param>
            <name>DDR3_MEM_BANK_WIDTH</name>
            <value>3</value>
        </param>
        <param>
            <name>CA_GROUP_A7</name>
            <value>1</value>
        </param>
        <param>
            <name>DDR3_INIT_WR</name>
            <value>6</value>
        </param>
        <param>
            <name>PAD_DQS1</name>
            <value>N15</value>
        </param>
        <param>
            <name>DDRC_TREFI</name>
            <value>3120</value>
        </param>
        <param>
            <name>DDRC_T_WTR</name>
            <value>4</value>
        </param>
        <param>
            <name>CA_GROUP_A9</name>
            <value>0</value>
        </param>
        <param>
            <name>DDRC_T_RP</name>
            <value>6</value>
        </param>
        <param>
            <name>A2_GROUP_NUM</name>
            <value>2</value>
        </param>
        <param>
            <name>DDR3_AL</name>
            <value>2</value>
        </param>
        <param>
            <name>PAD_DQ11</name>
            <value>P18</value>
        </param>
        <param>
            <name>DQ2_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>MEM_DQS_WIDTH</name>
            <value>2</value>
        </param>
        <param>
            <name>BANK_DQG_0</name>
            <item>B1</item>
            <value>B1</value>
        </param>
        <param>
            <name>PAD_A9</name>
            <item>C17</item>
            <item>C18</item>
            <item>D17</item>
            <item>D18</item>
            <item>E16</item>
            <item>E18</item>
            <item>F14</item>
            <item>G13</item>
            <item>G14</item>
            <item>H12</item>
            <item>K12</item>
            <item>K13</item>
            <value>G13</value>
        </param>
        <param>
            <name>DDR3_DFT_MEM_PART</name>
            <value>MT41K256M16xx-15E</value>
        </param>
        <param>
            <name>GROUP_A0</name>
            <value>G3</value>
        </param>
        <param>
            <name>CA_GROUP_A13</name>
            <value>0</value>
        </param>
        <param>
            <name>PAD_DQ1</name>
            <value>M18</value>
        </param>
        <param>
            <name>CA_GROUP_WE</name>
            <value>0</value>
        </param>
        <param>
            <name>GUI_DDR3_TREFI</name>
            <value>7.800</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>CA_GROUP_A1</name>
            <value>1</value>
        </param>
        <param>
            <name>DDR3_MEM_ROW_WIDTH</name>
            <value>15</value>
        </param>
        <param>
            <name>GROUP_DQG_3</name>
            <value>G0</value>
        </param>
        <param>
            <name>PAD_BA2</name>
            <item>C17</item>
            <item>C18</item>
            <item>D17</item>
            <item>D18</item>
            <item>E16</item>
            <item>E18</item>
            <item>F14</item>
            <item>G13</item>
            <item>G14</item>
            <item>H12</item>
            <item>K12</item>
            <item>K13</item>
            <value>K13</value>
        </param>
        <param>
            <name>CS_N_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>PAD_A14</name>
            <item>C17</item>
            <item>C18</item>
            <item>D17</item>
            <item>D18</item>
            <item>E16</item>
            <item>E18</item>
            <item>F14</item>
            <item>G13</item>
            <item>G14</item>
            <item>H12</item>
            <item>K12</item>
            <item>K13</item>
            <value>C18</value>
        </param>
        <param>
            <name>A9_GROUP_NUM</name>
            <value>1</value>
        </param>
        <param>
            <name>GROUP_A4</name>
            <value>G2</value>
        </param>
        <param>
            <name>DQ1_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>PAD_DQ13</name>
            <value>T18</value>
        </param>
        <param>
            <name>WE_GROUP_NUM</name>
            <value>1</value>
        </param>
        <param>
            <name>BANK_DQG_1</name>
            <item>B1</item>
            <value>B1</value>
        </param>
        <param>
            <name>A11_GROUP_NUM</name>
            <value>1</value>
        </param>
        <param>
            <name>GUI_DDR3_TWTR</name>
            <value>7.500</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>DDRC_TRFC</name>
            <value>120</value>
        </param>
        <param>
            <name>PAD_DQ25</name>
            <value>H5</value>
        </param>
        <param>
            <name>DDRC_T_WR</name>
            <value>6</value>
        </param>
        <param>
            <name>DDRC_T_RCD</name>
            <value>6</value>
        </param>
        <param>
            <name>GROUP_A7</name>
            <value>G3</value>
        </param>
        <param>
            <name>CS_GROUP_NUM</name>
            <value>0</value>
        </param>
        <param>
            <name>GROUP_A11</name>
            <value>G2</value>
        </param>
        <param>
            <name>CA_GROUP_A5</name>
            <value>1</value>
        </param>
        <param>
            <name>CA_GROUP_RAS</name>
            <value>1</value>
        </param>
        <param>
            <name>PAD_A4</name>
            <item>C17</item>
            <item>C18</item>
            <item>D17</item>
            <item>D18</item>
            <item>E16</item>
            <item>E18</item>
            <item>F14</item>
            <item>G13</item>
            <item>G14</item>
            <item>H12</item>
            <item>K12</item>
            <item>K13</item>
            <value>E18</value>
        </param>
        <param>
            <name>PAD_RAS</name>
            <item>F17</item>
            <item>F18</item>
            <item>G16</item>
            <item>G18</item>
            <item>H13</item>
            <item>H14</item>
            <item>H15</item>
            <item>H16</item>
            <item>J13</item>
            <item>K14</item>
            <item>K15</item>
            <item>K16</item>
            <item>L12</item>
            <item>L13</item>
            <value>K15</value>
        </param>
        <param>
            <name>PAD_DQ29</name>
            <value>J6</value>
        </param>
        <param>
            <name>Debug_Signals_En</name>
            <value>true</value>
        </param>
        <param>
            <name>PAD_A11</name>
            <item>C17</item>
            <item>C18</item>
            <item>D17</item>
            <item>D18</item>
            <item>E16</item>
            <item>E18</item>
            <item>F14</item>
            <item>G13</item>
            <item>G14</item>
            <item>H12</item>
            <item>K12</item>
            <item>K13</item>
            <value>G14</value>
        </param>
        <param>
            <name>PAD_DQ4</name>
            <value>H17</value>
        </param>
        <param>
            <name>A8_GROUP_NUM</name>
            <value>1</value>
        </param>
        <param>
            <name>CA_GROUP_A12</name>
            <value>0</value>
        </param>
        <param>
            <name>DQ3_EN</name>
            <value>false</value>
        </param>
        <param>
            <name>PHY_TRFC</name>
            <value>30</value>
        </param>
        <param>
            <name>STATIC_RATIO0</name>
            <value>2</value>
        </param>
        <param>
            <name>PAD_RESET</name>
            <item>C17</item>
            <item>C18</item>
            <item>D17</item>
            <item>D18</item>
            <item>E16</item>
            <item>E18</item>
            <item>F14</item>
            <item>F15</item>
            <item>F16</item>
            <item>F17</item>
            <item>F18</item>
            <item>G13</item>
            <item>G14</item>
            <item>G16</item>
            <item>G18</item>
            <item>H12</item>
            <item>H13</item>
            <item>H14</item>
            <item>H15</item>
            <item>H16</item>
            <item>H17</item>
            <item>H18</item>
            <item>J13</item>
            <item>J16</item>
            <item>J18</item>
            <item>K12</item>
            <item>K13</item>
            <item>K14</item>
            <item>K15</item>
            <item>K16</item>
            <item>K17</item>
            <item>K18</item>
            <item>L12</item>
            <item>L13</item>
            <item>L14</item>
            <item>L15</item>
            <item>L16</item>
            <item>L17</item>
            <item>L18</item>
            <item>M13</item>
            <item>M14</item>
            <item>M16</item>
            <item>M18</item>
            <item>N14</item>
            <item>N15</item>
            <item>N16</item>
            <item>N17</item>
            <item>N18</item>
            <item>P15</item>
            <item>P16</item>
            <item>P17</item>
            <item>P18</item>
            <item>T17</item>
            <item>T18</item>
            <item>U17</item>
            <item>U18</item>
            <value>F14</value>
        </param>
        <param>
            <name>CA_GROUP1_REG</name>
            <value>1</value>
        </param>
        <param>
            <name>PAD_A7</name>
            <item>F17</item>
            <item>F18</item>
            <item>G16</item>
            <item>G18</item>
            <item>H13</item>
            <item>H14</item>
            <item>H15</item>
            <item>H16</item>
            <item>J13</item>
            <item>K14</item>
            <item>K15</item>
            <item>K16</item>
            <item>L12</item>
            <item>L13</item>
            <value>F17</value>
        </param>
        <param>
            <name>DM_GROUP_EN</name>
            <value>0</value>
        </param>
        <param>
            <name>PAD_DQ7</name>
            <value>J18</value>
        </param>
        <param>
            <name>MEM_COLUMN_WIDTH</name>
            <value>10</value>
        </param>
        <param>
            <name>DDRC_T_RAS</name>
            <value>15</value>
        </param>
        <param>
            <name>CA_GROUP1</name>
            <value>G3</value>
        </param>
        <param>
            <name>PAD_DQ15</name>
            <value>U18</value>
        </param>
        <param>
            <name>GROUP_A2</name>
            <value>G3</value>
        </param>
        <param>
            <name>DEVICE_100H</name>
            <value>0</value>
        </param>
        <param>
            <name>BA2_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>tREFI</name>
            <value>7800</value>
        </param>
        <param>
            <name>PAD_DQ3</name>
            <value>L18</value>
        </param>
        <param>
            <name>CA_GROUP_A8</name>
            <value>0</value>
        </param>
        <param>
            <name>MEM_DM_WIDTH</name>
            <value>2</value>
        </param>
        <param>
            <name>GROUP_A14</name>
            <value>G2</value>
        </param>
        <param>
            <name>GROUP_CS</name>
            <value>G0</value>
        </param>
        <param>
            <name>PAD_A13</name>
            <item>C17</item>
            <item>C18</item>
            <item>D17</item>
            <item>D18</item>
            <item>E16</item>
            <item>E18</item>
            <item>F14</item>
            <item>G13</item>
            <item>G14</item>
            <item>H12</item>
            <item>K12</item>
            <item>K13</item>
            <value>C17</value>
        </param>
        <param>
            <name>PAD_DQ21</name>
            <value>K6</value>
        </param>
        <param>
            <name>PAD_DQ26</name>
            <value>G1</value>
        </param>
        <param>
            <name>DDRC_T_XP</name>
            <value>3</value>
        </param>
        <param>
            <name>USER_FDC_PATH</name>
            <value>Please select a fdc file</value>
        </param>
        <param>
            <name>GROUP_DQG_1</name>
            <value>G5</value>
        </param>
        <param>
            <name>PAD_DQ31</name>
            <value>J4</value>
        </param>
        <param>
            <name>CUSTOMIZE_CA</name>
            <value>true</value>
        </param>
        <param>
            <name>DDR3_OUTPUT_DRIVER</name>
            <value>00</value>
        </param>
        <param>
            <name>CKE_GROUP_NUM</name>
            <value>1</value>
        </param>
        <param>
            <name>BANK_DQG_3</name>
            <value>B3</value>
        </param>
        <param>
            <name>CA_GROUP_CK</name>
            <value>1</value>
        </param>
        <param>
            <name>CA_GROUP3</name>
            <value>G9</value>
        </param>
        <param>
            <name>DESIRED_DDR3_RATE</name>
            <value>800.000</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>ACTUAL_RATE</name>
            <value>800.000</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>CA_GROUP_BA2</name>
            <value>0</value>
        </param>
        <param>
            <name>GROUP_CKN</name>
            <value>G3</value>
        </param>
        <param>
            <name>GROUP_A5</name>
            <value>G3</value>
        </param>
        <param>
            <name>PAD_CAS</name>
            <item>F17</item>
            <item>F18</item>
            <item>G16</item>
            <item>G18</item>
            <item>H13</item>
            <item>H14</item>
            <item>H15</item>
            <item>H16</item>
            <item>J13</item>
            <item>K14</item>
            <item>K15</item>
            <item>K16</item>
            <item>L12</item>
            <item>L13</item>
            <value>K16</value>
        </param>
        <param>
            <name>CA_GROUP_A0</name>
            <value>1</value>
        </param>
        <param>
            <name>MEM_TYPE</name>
            <value>DDR3</value>
        </param>
        <param>
            <name>PAD_CKE</name>
            <item>C17</item>
            <item>C18</item>
            <item>D17</item>
            <item>D18</item>
            <item>E16</item>
            <item>E18</item>
            <item>F14</item>
            <item>G13</item>
            <item>G14</item>
            <item>H12</item>
            <item>K12</item>
            <item>K13</item>
            <value>D17</value>
        </param>
        <param>
            <name>CA_GROUP_ODT</name>
            <value>1</value>
        </param>
        <param>
            <name>CA_GROUP_A6</name>
            <value>1</value>
        </param>
        <param>
            <name>CA_GROUP_A3</name>
            <value>1</value>
        </param>
        <param>
            <name>A13_GROUP_NUM</name>
            <value>1</value>
        </param>
        <param>
            <name>PAD_DQ20</name>
            <value>K4</value>
        </param>
        <param>
            <name>ODT_GROUP_NUM</name>
            <value>2</value>
        </param>
        <param>
            <name>A10_GROUP_NUM</name>
            <value>1</value>
        </param>
        <param>
            <name>PAD_A5</name>
            <item>F17</item>
            <item>F18</item>
            <item>G16</item>
            <item>G18</item>
            <item>H13</item>
            <item>H14</item>
            <item>H15</item>
            <item>H16</item>
            <item>J13</item>
            <item>K14</item>
            <item>K15</item>
            <item>K16</item>
            <item>L12</item>
            <item>L13</item>
            <value>L12</value>
        </param>
        <param>
            <name>BA0_GROUP_NUM</name>
            <value>2</value>
        </param>
        <param>
            <name>DDR3_BASE_MEM_PART</name>
            <value>MT41K256M16xx-15E</value>
        </param>
        <param>
            <name>PAD_DQ10</name>
            <value>P17</value>
        </param>
        <param>
            <name>PAD_DQ28</name>
            <value>F2</value>
        </param>
        <param>
            <name>GUI_DDR3_AL</name>
            <value>CL-2</value>
        </param>
        <param>
            <name>PAD_WE</name>
            <item>C17</item>
            <item>C18</item>
            <item>D17</item>
            <item>D18</item>
            <item>E16</item>
            <item>E18</item>
            <item>F14</item>
            <item>G13</item>
            <item>G14</item>
            <item>H12</item>
            <item>K12</item>
            <item>K13</item>
            <value>K12</value>
        </param>
        <param>
            <name>BA1_GROUP_NUM</name>
            <value>2</value>
        </param>
        <param>
            <name>PAD_DQSN3</name>
            <value>E1</value>
        </param>
        <param>
            <name>GROUP_DQG_0</name>
            <value>G4</value>
        </param>
        <param>
            <name>A4_GROUP_NUM</name>
            <value>1</value>
        </param>
        <param>
            <name>PAD_A8</name>
            <item>C17</item>
            <item>C18</item>
            <item>D17</item>
            <item>D18</item>
            <item>E16</item>
            <item>E18</item>
            <item>F14</item>
            <item>G13</item>
            <item>G14</item>
            <item>H12</item>
            <item>K12</item>
            <item>K13</item>
            <value>H12</value>
        </param>
        <param>
            <name>DDR3_WR</name>
            <value>2</value>
        </param>
        <param>
            <name>A14_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>CA_GROUP0_REG</name>
            <value>0</value>
        </param>
        <param>
            <name>DDR_MEM_PART</name>
            <value>MT41K256M16xx-15E</value>
        </param>
        <param>
            <name>STATIC_RATIOF</name>
            <value>16</value>
        </param>
        <param>
            <name>PAD_BA0</name>
            <item>F17</item>
            <item>F18</item>
            <item>G16</item>
            <item>G18</item>
            <item>H13</item>
            <item>H14</item>
            <item>H15</item>
            <item>H16</item>
            <item>J13</item>
            <item>K14</item>
            <item>K15</item>
            <item>K16</item>
            <item>L12</item>
            <item>L13</item>
            <value>H13</value>
        </param>
        <param>
            <name>CA_GROUP_CAS</name>
            <value>1</value>
        </param>
        <param>
            <name>PAD_A2</name>
            <item>F17</item>
            <item>F18</item>
            <item>G16</item>
            <item>G18</item>
            <item>H13</item>
            <item>H14</item>
            <item>H15</item>
            <item>H16</item>
            <item>J13</item>
            <item>K14</item>
            <item>K15</item>
            <item>K16</item>
            <item>L12</item>
            <item>L13</item>
            <value>F18</value>
        </param>
        <param>
            <name>DDRC_T_FAW</name>
            <value>18</value>
        </param>
        <param>
            <name>GROUP_A13</name>
            <value>G2</value>
        </param>
        <param>
            <name>BANK_DQG_2</name>
            <value>B3</value>
        </param>
        <param>
            <name>PHY_TRCD</name>
            <value>2</value>
        </param>
        <param>
            <name>PAD_DQ14</name>
            <value>U17</value>
        </param>
        <param>
            <name>PAD_DQ6</name>
            <value>J16</value>
        </param>
        <param>
            <name>PAD_DQS2</name>
            <value>M6</value>
        </param>
        <param>
            <name>PAD_DQS3</name>
            <value>E3</value>
        </param>
        <param>
            <name>CA_GROUP4</name>
            <value>G9</value>
        </param>
        <param>
            <name>GROUP_A1</name>
            <value>G3</value>
        </param>
        <param>
            <name>CA_GROUP2_REG</name>
            <value>0</value>
        </param>
        <param>
            <name>PAD_DM3</name>
            <value>K7</value>
        </param>
        <param>
            <name>DQ0_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>PHY_TMOD</name>
            <value>12</value>
        </param>
        <param>
            <name>DDRC_T_RC</name>
            <value>20</value>
        </param>
        <param>
            <name>PAD_DQ16</name>
            <value>K1</value>
        </param>
        <param>
            <name>RAS_GROUP_NUM</name>
            <value>2</value>
        </param>
        <param>
            <name>CAS_GROUP_NUM</name>
            <value>2</value>
        </param>
        <param>
            <name>GROUP_BA1</name>
            <value>G3</value>
        </param>
        <param>
            <name>DDR3_CL</name>
            <value>6</value>
        </param>
        <param>
            <name>CA_GROUP_A2</name>
            <value>1</value>
        </param>
        <param>
            <name>GROUP_BA0</name>
            <value>G3</value>
        </param>
        <param>
            <name>PAD_A15</name>
            <item>C17</item>
            <item>C18</item>
            <item>D17</item>
            <item>D18</item>
            <item>E16</item>
            <item>E18</item>
            <item>F14</item>
            <item>G13</item>
            <item>G14</item>
            <item>H12</item>
            <item>K12</item>
            <item>K13</item>
            <value>C17</value>
        </param>
        <param>
            <name>GROUP_DQG_3_NUM</name>
            <value>9</value>
        </param>
        <param>
            <name>A15_GROUP_NUM</name>
            <value>0</value>
        </param>
        <param>
            <name>PAD_A10</name>
            <item>C17</item>
            <item>C18</item>
            <item>D17</item>
            <item>D18</item>
            <item>E16</item>
            <item>E18</item>
            <item>F14</item>
            <item>G13</item>
            <item>G14</item>
            <item>H12</item>
            <item>K12</item>
            <item>K13</item>
            <value>E16</value>
        </param>
        <param>
            <name>CA_GROUP_BA1</name>
            <value>1</value>
        </param>
        <param>
            <name>CA_GROUP_A4</name>
            <value>0</value>
        </param>
        <param>
            <name>PAD_ODT</name>
            <item>F17</item>
            <item>F18</item>
            <item>G16</item>
            <item>G18</item>
            <item>H13</item>
            <item>H14</item>
            <item>H15</item>
            <item>H16</item>
            <item>J13</item>
            <item>K14</item>
            <item>K15</item>
            <item>K16</item>
            <item>L12</item>
            <item>L13</item>
            <value>K14</value>
        </param>
        <param>
            <name>GUI_DDR3_CL_800</name>
            <value>6</value>
        </param>
        <param>
            <name>PAD_DQ19</name>
            <value>M5</value>
        </param>
        <param>
            <name>GROUP_A15</name>
            <value>G2</value>
        </param>
        <param>
            <name>PAD_DQ5</name>
            <value>H18</value>
        </param>
        <param>
            <name>CA_GROUP_A10</name>
            <value>0</value>
        </param>
        <param>
            <name>CA_GROUP_CKE</name>
            <value>0</value>
        </param>
        <param>
            <name>PAD_DQ22</name>
            <value>K3</value>
        </param>
        <param>
            <name>A7_GROUP_NUM</name>
            <value>2</value>
        </param>
        <param>
            <name>GROUP_BA2</name>
            <value>G2</value>
        </param>
        <param>
            <name>CLKIN_FREQ</name>
            <value>50.000</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>PAD_DQ30</name>
            <value>F1</value>
        </param>
        <param>
            <name>A5_GROUP_NUM</name>
            <value>2</value>
        </param>
        <param>
            <name>CS_n_En</name>
            <value>true</value>
        </param>
        <param>
            <name>PHY_TXPR</name>
            <value>31</value>
        </param>
        <param>
            <name>A13_EN</name>
            <value>true</value>
        </param>
        <param>
            <name>MEM_BANK_WIDTH</name>
            <value>3</value>
        </param>
        <param>
            <name>PAD_DQ8</name>
            <value>N17</value>
        </param>
        <param>
            <name>DESIRED_RATE</name>
            <value>800.000</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>PAD_A3</name>
            <item>F17</item>
            <item>F18</item>
            <item>G16</item>
            <item>G18</item>
            <item>H13</item>
            <item>H14</item>
            <item>H15</item>
            <item>H16</item>
            <item>J13</item>
            <item>K14</item>
            <item>K15</item>
            <item>K16</item>
            <item>L12</item>
            <item>L13</item>
            <value>J13</value>
        </param>
        <param>
            <name>PAD_DQ9</name>
            <value>N18</value>
        </param>
        <param>
            <name>PAD_CKN</name>
            <item>F17</item>
            <item>F18</item>
            <item>G16</item>
            <item>G18</item>
            <item>H13</item>
            <item>H14</item>
            <item>H15</item>
            <item>H16</item>
            <item>J13</item>
            <item>K14</item>
            <item>K15</item>
            <item>K16</item>
            <item>L12</item>
            <item>L13</item>
            <value>G18</value>
        </param>
        <param>
            <name>MEM_ROW_WIDTH</name>
            <value>15</value>
        </param>
        <param>
            <name>tRFC_MIN</name>
            <value>300000.000</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>A6_GROUP_NUM</name>
            <value>2</value>
        </param>
        <param>
            <name>CA_GROUP2</name>
            <value>G0</value>
        </param>
        <param>
            <name>DDR3_ODT_VALUE</name>
            <value>001</value>
        </param>
        <param>
            <name>PAD_DQ2</name>
            <value>L17</value>
        </param>
        <param>
            <name>PAD_DM2</name>
            <value>M4</value>
        </param>
        <param>
            <name>PAD_DQ12</name>
            <value>T17</value>
        </param>
        <param>
            <name>CA_GROUP_A11</name>
            <value>0</value>
        </param>
        <param>
            <name>A3_GROUP_NUM</name>
            <value>2</value>
        </param>
        <param>
            <name>A12_GROUP_NUM</name>
            <value>1</value>
        </param>
        <param>
            <name>PAD_DM1</name>
            <value>M14</value>
        </param>
        <param>
            <name>PAD_A12</name>
            <item>C17</item>
            <item>C18</item>
            <item>D17</item>
            <item>D18</item>
            <item>E16</item>
            <item>E18</item>
            <item>F14</item>
            <item>G13</item>
            <item>G14</item>
            <item>H12</item>
            <item>K12</item>
            <item>K13</item>
            <value>D18</value>
        </param>
        <param>
            <name>PAD_DQS0</name>
            <value>K17</value>
        </param>
        <param>
            <name>CA_GROUP0</name>
            <value>G2</value>
        </param>
        <param>
            <name>PAD_BA1</name>
            <item>F17</item>
            <item>F18</item>
            <item>G16</item>
            <item>G18</item>
            <item>H13</item>
            <item>H14</item>
            <item>H15</item>
            <item>H16</item>
            <item>J13</item>
            <item>K14</item>
            <item>K15</item>
            <item>K16</item>
            <item>L12</item>
            <item>L13</item>
            <value>H14</value>
        </param>
        <param>
            <name>GUI_DDR3_TRAS</name>
            <value>37.500</value>
            <decimal>3</decimal>
        </param>
        <param>
            <name>GROUP_DQG_2_NUM</name>
            <value>9</value>
        </param>
        <param>
            <name>DDRC_T_RTP</name>
            <value>4</value>
        </param>
        <param>
            <name>GROUP_A12</name>
            <value>G2</value>
        </param>
        <param>
            <name>GROUP_A6</name>
            <value>G3</value>
        </param>
        <param>
            <name>PAD_DQ18</name>
            <value>K2</value>
        </param>
    </param_list>
    <pin_list>
        <pin>
            <name>resetn</name>
            <text>resetn</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>ddr_init_done</name>
            <text>ddr_init_done</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>ddrphy_clkin</name>
            <text>ddrphy_clkin</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>pll_lock</name>
            <text>pll_lock</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>axi_awaddr</name>
            <text>axi_awaddr</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>27</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>axi_awuser_ap</name>
            <text>axi_awuser_ap</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>axi_awuser_id</name>
            <text>axi_awuser_id</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>axi_awlen</name>
            <text>axi_awlen</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>axi_awready</name>
            <text>axi_awready</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>axi_awvalid</name>
            <text>axi_awvalid</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>axi_wstrb</name>
            <text>axi_wstrb</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>15</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>axi_wready</name>
            <text>axi_wready</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>axi_wusero_id</name>
            <text>axi_wusero_id</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>axi_wusero_last</name>
            <text>axi_wusero_last</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>axi_araddr</name>
            <text>axi_araddr</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>27</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>axi_aruser_ap</name>
            <text>axi_aruser_ap</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>axi_aruser_id</name>
            <text>axi_aruser_id</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>axi_arlen</name>
            <text>axi_arlen</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>axi_arready</name>
            <text>axi_arready</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>axi_arvalid</name>
            <text>axi_arvalid</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>axi_rdata</name>
            <text>axi_rdata</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>127</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>axi_rid</name>
            <text>axi_rid</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>axi_rlast</name>
            <text>axi_rlast</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>axi_rvalid</name>
            <text>axi_rvalid</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>apb_clk</name>
            <text>apb_clk</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>apb_rst_n</name>
            <text>apb_rst_n</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>apb_sel</name>
            <text>apb_sel</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>apb_enable</name>
            <text>apb_enable</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>apb_addr</name>
            <text>apb_addr</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>7</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>apb_write</name>
            <text>apb_write</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>apb_ready</name>
            <text>apb_ready</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>apb_wdata</name>
            <text>apb_wdata</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>15</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>apb_rdata</name>
            <text>apb_rdata</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>15</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>apb_int</name>
            <text>apb_int</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>debug_data</name>
            <text>debug_data</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>67</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>debug_slice_state</name>
            <text>debug_slice_state</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>25</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>debug_calib_ctrl</name>
            <text>debug_calib_ctrl</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>21</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>ck_dly_set_bin</name>
            <text>ck_dly_set_bin</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>7</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>dll_step</name>
            <text>dll_step</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>7</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>dll_lock</name>
            <text>dll_lock</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>init_read_clk_ctrl</name>
            <text>init_read_clk_ctrl</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>1</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>init_slip_step</name>
            <text>init_slip_step</text>
            <dir>input</dir>
            <pos>left</pos>
            <msb>3</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>force_read_clk_ctrl</name>
            <text>force_read_clk_ctrl</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>ddrphy_gate_update_en</name>
            <text>ddrphy_gate_update_en</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>update_com_val_err_flag</name>
            <text>update_com_val_err_flag</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>1</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>rd_fake_stop</name>
            <text>rd_fake_stop</text>
            <dir>input</dir>
            <pos>left</pos>
        </pin>
        <pin>
            <name>mem_rst_n</name>
            <text>mem_rst_n</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>mem_ck</name>
            <text>mem_ck</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>mem_ck_n</name>
            <text>mem_ck_n</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>mem_cke</name>
            <text>mem_cke</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>mem_cs_n</name>
            <text>mem_cs_n</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>mem_ras_n</name>
            <text>mem_ras_n</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>mem_cas_n</name>
            <text>mem_cas_n</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>mem_we_n</name>
            <text>mem_we_n</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>mem_odt</name>
            <text>mem_odt</text>
            <dir>output</dir>
            <pos>right</pos>
        </pin>
        <pin>
            <name>mem_a</name>
            <text>mem_a</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>14</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>mem_ba</name>
            <text>mem_ba</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>2</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>mem_dqs</name>
            <text>mem_dqs</text>
            <dir>inout</dir>
            <pos>left</pos>
            <msb>1</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>mem_dqs_n</name>
            <text>mem_dqs_n</text>
            <dir>inout</dir>
            <pos>left</pos>
            <msb>1</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>mem_dq</name>
            <text>mem_dq</text>
            <dir>inout</dir>
            <pos>left</pos>
            <msb>15</msb>
            <lsb>0</lsb>
        </pin>
        <pin>
            <name>mem_dm</name>
            <text>mem_dm</text>
            <dir>output</dir>
            <pos>right</pos>
            <msb>1</msb>
            <lsb>0</lsb>
        </pin>
    </pin_list>
    <synthesis>
        <script><![CDATA[set_option -vlog_std v2001]]></script>
        <script><![CDATA[set_option -disable_io_insertion 1]]></script>
    </synthesis>
    <file_list>
        <output>
            <file pathname="generate.log" format="log" description="Generate Log"/>
            <file pathname="example_design/rtl/test_ddr.v" format="verilog" description="Compiled File"/>
            <file pathname="example_design/bench/ddr3_tb/ddr_test_top_tb.v" format="verilog" description="Compiled File"/>
            <file pathname="ddr3_ip_tmpl.v" format="verilog" description="Instantiation Template"/>
            <file pathname="ddr3_ip_tmpl.vhdl" format="vhdl" description="Instantiation Template"/>
        </output>
        <source>
            <file pathname="rtl/ipsxb_rst_sync_v1_1.v"/>
            <file pathname="rtl/ddrphy/ipsxb_ddrphy_calib_mux_v1_3.vp"/>
            <file pathname="rtl/ddrphy/ipsxb_ddrphy_calib_top_v1_3.vp"/>
            <file pathname="rtl/ddrphy/ipsxb_ddrphy_control_path_adj_v1_0.vp"/>
            <file pathname="rtl/ddrphy/ipsxb_ddrphy_data_slice_v1_3.vp"/>
            <file pathname="rtl/ddrphy/ipsxb_ddrphy_data_slice_dqs_gate_cal_v1_3.vp"/>
            <file pathname="rtl/ddrphy/ipsxb_ddrphy_data_slice_wrlvl_v1_0.vp"/>
            <file pathname="rtl/ddrphy/ipsxb_ddrphy_dfi_v1_3.vp"/>
            <file pathname="rtl/ddrphy/ipsxb_ddrphy_dll_update_ctrl_v1_0.vp"/>
            <file pathname="rtl/ddrphy/ipsxb_ddrphy_dqsi_rdel_cal_v1_2.vp"/>
            <file pathname="rtl/ddrphy/ipsxb_ddrphy_dqs_gate_coarse_cal_v1_3.vp"/>
            <file pathname="rtl/ddrphy/ipsxb_ddrphy_dqs_rddata_align_v1_3.vp"/>
            <file pathname="rtl/ddrphy/ipsxb_ddrphy_drift_ctrl_v1_3.vp"/>
            <file pathname="rtl/ddrphy/ipsxb_ddrphy_gate_update_ctrl_v1_3.vp"/>
            <file pathname="rtl/ddrphy/ipsxb_ddrphy_gatecal_v1_3.vp"/>
            <file pathname="rtl/ddrphy/ipsxb_ddrphy_info_v1_0.vp"/>
            <file pathname="rtl/ddrphy/ipsxb_ddrphy_init_v1_0.vp"/>
            <file pathname="rtl/ddrphy/ipsxb_ddrphy_main_ctrl_v1_3.vp"/>
            <file pathname="rtl/ddrphy/ipsxb_ddrphy_rdcal_v1_2.vp"/>
            <file pathname="rtl/ddrphy/ipsxb_ddrphy_reset_ctrl_v1_2.vp"/>
            <file pathname="rtl/ddrphy/ipsxb_ddrphy_rst_debounce_v1_0.vp"/>
            <file pathname="rtl/ddrphy/ipsxb_ddrphy_slice_rddata_align_v1_0.vp"/>
            <file pathname="rtl/ddrphy/ipsxb_ddrphy_training_ctrl_v1_0.vp"/>
            <file pathname="rtl/ddrphy/ipsxb_ddrphy_upcal_v1_3.vp"/>
            <file pathname="rtl/ddrphy/ipsxb_ddrphy_wdata_path_adj_v1_0.vp"/>
            <file pathname="rtl/ddrphy/ipsxb_ddrphy_wrlvl_v1_0.vp"/>
            <file pathname="rtl/ddrphy/ipsxb_ddrphy_slice_top_v1_3.v"/>
            <file pathname="rtl/pll/ipsxb_ddrphy_pll_v1_0.v"/>
            <file pathname="rtl/mcdq_ctrl/ipsxb_mcdq_apb_cross_v1_2.vp"/>
            <file pathname="rtl/mcdq_ctrl/ipsxb_mcdq_calib_delay_v1_2.vp"/>
            <file pathname="rtl/mcdq_ctrl/ipsxb_mcdq_cfg_apb_v1_2.vp"/>
            <file pathname="rtl/mcdq_ctrl/ipsxb_mcdq_dcd_bm_v1_2.vp"/>
            <file pathname="rtl/mcdq_ctrl/ipsxb_mcdq_dcd_rowaddr_v1_2.vp"/>
            <file pathname="rtl/mcdq_ctrl/ipsxb_mcdq_dcd_sm_v1_2.vp"/>
            <file pathname="rtl/mcdq_ctrl/ipsxb_mcdq_dcd_top_v1_2.vp"/>
            <file pathname="rtl/mcdq_ctrl/ipsxb_mcdq_dcp_back_ctrl_v1_2.vp"/>
            <file pathname="rtl/mcdq_ctrl/ipsxb_mcdq_dcp_buf_v1_2.vp"/>
            <file pathname="rtl/mcdq_ctrl/ipsxb_mcdq_dcp_out_v1_2.vp"/>
            <file pathname="rtl/mcdq_ctrl/ipsxb_mcdq_dcp_top_v1_2.vp"/>
            <file pathname="rtl/mcdq_ctrl/ipsxb_mcdq_dfi_v1_2.vp"/>
            <file pathname="rtl/mcdq_ctrl/ipsxb_mcdq_lp_v1_2.vp"/>
            <file pathname="rtl/mcdq_ctrl/ipsxb_mcdq_mrs_v1_2.vp"/>
            <file pathname="rtl/mcdq_ctrl/ipsxb_mcdq_prefetch_fifo_v1_2.vp"/>
            <file pathname="rtl/mcdq_ctrl/ipsxb_mcdq_rdatapath_v1_2.vp"/>
            <file pathname="rtl/mcdq_ctrl/ipsxb_mcdq_reg_fifo2_v1_2.vp"/>
            <file pathname="rtl/mcdq_ctrl/ipsxb_mcdq_ui_axi_v1_2.vp"/>
            <file pathname="rtl/mcdq_ctrl/ipsxb_mcdq_wdatapath_v1_2.vp"/>
            <file pathname="rtl/mcdq_ctrl/ipsxb_mcdq_wdp_align_v1_2.vp"/>
            <file pathname="rtl/mcdq_ctrl/ipsxb_mcdq_wdp_dcp_v1_2.vp"/>
            <file pathname="rtl/mcdq_ctrl/ipsxb_mcdq_wrapper_v1_2.vp"/>
            <file pathname="rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_com_timing_v1_2.vp"/>
            <file pathname="rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_timing_v1_2.vp"/>
            <file pathname="rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_tfaw_v1_2.vp"/>
            <file pathname="rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act2wr_pass_v1_2.vp"/>
            <file pathname="rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_act_pass_v1_2.vp"/>
            <file pathname="rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_pre_pass_v1_2.vp"/>
            <file pathname="rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_rd_pass_v1_2.vp"/>
            <file pathname="rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_ref_pass_v1_2.vp"/>
            <file pathname="rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_timing_wr_pass_v1_2.vp"/>
            <file pathname="rtl/mcdq_ctrl/syn_mod/ipsxb_mcdq_trc_timing_v1_2.vp"/>
            <file pathname="rtl/mcdq_ctrl/distributed_fifo/ipsxb_distributed_fifo_v1_0.v"/>
            <file pathname="rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_ctr_v1_0.v"/>
            <file pathname="rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_fifo_v1_0_distributed_fifo_v1_0.v"/>
            <file pathname="rtl/mcdq_ctrl/distributed_fifo/rtl/ipsxb_distributed_sdpram_v1_0_distributed_fifo_v1_0.v"/>
            <file pathname="ddr3_ip.v"/>
            <file pathname="ddr3_ip_ddrphy_top.v"/>
        </source>
    </file_list>
</ip_inst>
