
Projekt_koncowy.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bf78  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004f4  0800c148  0800c148  0001c148  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c63c  0800c63c  000201f4  2**0
                  CONTENTS
  4 .ARM          00000008  0800c63c  0800c63c  0001c63c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c644  0800c644  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c644  0800c644  0001c644  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c648  0800c648  0001c648  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0800c64c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000614  200001f4  0800c840  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000808  0800c840  00020808  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bdb9  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034fe  00000000  00000000  0003bfdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014c8  00000000  00000000  0003f4e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001358  00000000  00000000  000409a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028048  00000000  00000000  00041d00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a35f  00000000  00000000  00069d48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f54ea  00000000  00000000  000840a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00179591  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006f60  00000000  00000000  001795e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001f4 	.word	0x200001f4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800c130 	.word	0x0800c130

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001f8 	.word	0x200001f8
 800020c:	0800c130 	.word	0x0800c130

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a4 	b.w	8001028 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	468c      	mov	ip, r1
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	f040 8083 	bne.w	8000e7a <__udivmoddi4+0x116>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d947      	bls.n	8000e0a <__udivmoddi4+0xa6>
 8000d7a:	fab2 f282 	clz	r2, r2
 8000d7e:	b142      	cbz	r2, 8000d92 <__udivmoddi4+0x2e>
 8000d80:	f1c2 0020 	rsb	r0, r2, #32
 8000d84:	fa24 f000 	lsr.w	r0, r4, r0
 8000d88:	4091      	lsls	r1, r2
 8000d8a:	4097      	lsls	r7, r2
 8000d8c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d90:	4094      	lsls	r4, r2
 8000d92:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d96:	0c23      	lsrs	r3, r4, #16
 8000d98:	fbbc f6f8 	udiv	r6, ip, r8
 8000d9c:	fa1f fe87 	uxth.w	lr, r7
 8000da0:	fb08 c116 	mls	r1, r8, r6, ip
 8000da4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da8:	fb06 f10e 	mul.w	r1, r6, lr
 8000dac:	4299      	cmp	r1, r3
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x60>
 8000db0:	18fb      	adds	r3, r7, r3
 8000db2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000db6:	f080 8119 	bcs.w	8000fec <__udivmoddi4+0x288>
 8000dba:	4299      	cmp	r1, r3
 8000dbc:	f240 8116 	bls.w	8000fec <__udivmoddi4+0x288>
 8000dc0:	3e02      	subs	r6, #2
 8000dc2:	443b      	add	r3, r7
 8000dc4:	1a5b      	subs	r3, r3, r1
 8000dc6:	b2a4      	uxth	r4, r4
 8000dc8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dcc:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dd4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dd8:	45a6      	cmp	lr, r4
 8000dda:	d909      	bls.n	8000df0 <__udivmoddi4+0x8c>
 8000ddc:	193c      	adds	r4, r7, r4
 8000dde:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de2:	f080 8105 	bcs.w	8000ff0 <__udivmoddi4+0x28c>
 8000de6:	45a6      	cmp	lr, r4
 8000de8:	f240 8102 	bls.w	8000ff0 <__udivmoddi4+0x28c>
 8000dec:	3802      	subs	r0, #2
 8000dee:	443c      	add	r4, r7
 8000df0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000df4:	eba4 040e 	sub.w	r4, r4, lr
 8000df8:	2600      	movs	r6, #0
 8000dfa:	b11d      	cbz	r5, 8000e04 <__udivmoddi4+0xa0>
 8000dfc:	40d4      	lsrs	r4, r2
 8000dfe:	2300      	movs	r3, #0
 8000e00:	e9c5 4300 	strd	r4, r3, [r5]
 8000e04:	4631      	mov	r1, r6
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	b902      	cbnz	r2, 8000e0e <__udivmoddi4+0xaa>
 8000e0c:	deff      	udf	#255	; 0xff
 8000e0e:	fab2 f282 	clz	r2, r2
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	d150      	bne.n	8000eb8 <__udivmoddi4+0x154>
 8000e16:	1bcb      	subs	r3, r1, r7
 8000e18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e1c:	fa1f f887 	uxth.w	r8, r7
 8000e20:	2601      	movs	r6, #1
 8000e22:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e26:	0c21      	lsrs	r1, r4, #16
 8000e28:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e2c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e30:	fb08 f30c 	mul.w	r3, r8, ip
 8000e34:	428b      	cmp	r3, r1
 8000e36:	d907      	bls.n	8000e48 <__udivmoddi4+0xe4>
 8000e38:	1879      	adds	r1, r7, r1
 8000e3a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e3e:	d202      	bcs.n	8000e46 <__udivmoddi4+0xe2>
 8000e40:	428b      	cmp	r3, r1
 8000e42:	f200 80e9 	bhi.w	8001018 <__udivmoddi4+0x2b4>
 8000e46:	4684      	mov	ip, r0
 8000e48:	1ac9      	subs	r1, r1, r3
 8000e4a:	b2a3      	uxth	r3, r4
 8000e4c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e50:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e54:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e58:	fb08 f800 	mul.w	r8, r8, r0
 8000e5c:	45a0      	cmp	r8, r4
 8000e5e:	d907      	bls.n	8000e70 <__udivmoddi4+0x10c>
 8000e60:	193c      	adds	r4, r7, r4
 8000e62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x10a>
 8000e68:	45a0      	cmp	r8, r4
 8000e6a:	f200 80d9 	bhi.w	8001020 <__udivmoddi4+0x2bc>
 8000e6e:	4618      	mov	r0, r3
 8000e70:	eba4 0408 	sub.w	r4, r4, r8
 8000e74:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e78:	e7bf      	b.n	8000dfa <__udivmoddi4+0x96>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d909      	bls.n	8000e92 <__udivmoddi4+0x12e>
 8000e7e:	2d00      	cmp	r5, #0
 8000e80:	f000 80b1 	beq.w	8000fe6 <__udivmoddi4+0x282>
 8000e84:	2600      	movs	r6, #0
 8000e86:	e9c5 0100 	strd	r0, r1, [r5]
 8000e8a:	4630      	mov	r0, r6
 8000e8c:	4631      	mov	r1, r6
 8000e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e92:	fab3 f683 	clz	r6, r3
 8000e96:	2e00      	cmp	r6, #0
 8000e98:	d14a      	bne.n	8000f30 <__udivmoddi4+0x1cc>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d302      	bcc.n	8000ea4 <__udivmoddi4+0x140>
 8000e9e:	4282      	cmp	r2, r0
 8000ea0:	f200 80b8 	bhi.w	8001014 <__udivmoddi4+0x2b0>
 8000ea4:	1a84      	subs	r4, r0, r2
 8000ea6:	eb61 0103 	sbc.w	r1, r1, r3
 8000eaa:	2001      	movs	r0, #1
 8000eac:	468c      	mov	ip, r1
 8000eae:	2d00      	cmp	r5, #0
 8000eb0:	d0a8      	beq.n	8000e04 <__udivmoddi4+0xa0>
 8000eb2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000eb6:	e7a5      	b.n	8000e04 <__udivmoddi4+0xa0>
 8000eb8:	f1c2 0320 	rsb	r3, r2, #32
 8000ebc:	fa20 f603 	lsr.w	r6, r0, r3
 8000ec0:	4097      	lsls	r7, r2
 8000ec2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ec6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eca:	40d9      	lsrs	r1, r3
 8000ecc:	4330      	orrs	r0, r6
 8000ece:	0c03      	lsrs	r3, r0, #16
 8000ed0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ed4:	fa1f f887 	uxth.w	r8, r7
 8000ed8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000edc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ee0:	fb06 f108 	mul.w	r1, r6, r8
 8000ee4:	4299      	cmp	r1, r3
 8000ee6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eea:	d909      	bls.n	8000f00 <__udivmoddi4+0x19c>
 8000eec:	18fb      	adds	r3, r7, r3
 8000eee:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ef2:	f080 808d 	bcs.w	8001010 <__udivmoddi4+0x2ac>
 8000ef6:	4299      	cmp	r1, r3
 8000ef8:	f240 808a 	bls.w	8001010 <__udivmoddi4+0x2ac>
 8000efc:	3e02      	subs	r6, #2
 8000efe:	443b      	add	r3, r7
 8000f00:	1a5b      	subs	r3, r3, r1
 8000f02:	b281      	uxth	r1, r0
 8000f04:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f08:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f0c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f10:	fb00 f308 	mul.w	r3, r0, r8
 8000f14:	428b      	cmp	r3, r1
 8000f16:	d907      	bls.n	8000f28 <__udivmoddi4+0x1c4>
 8000f18:	1879      	adds	r1, r7, r1
 8000f1a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f1e:	d273      	bcs.n	8001008 <__udivmoddi4+0x2a4>
 8000f20:	428b      	cmp	r3, r1
 8000f22:	d971      	bls.n	8001008 <__udivmoddi4+0x2a4>
 8000f24:	3802      	subs	r0, #2
 8000f26:	4439      	add	r1, r7
 8000f28:	1acb      	subs	r3, r1, r3
 8000f2a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f2e:	e778      	b.n	8000e22 <__udivmoddi4+0xbe>
 8000f30:	f1c6 0c20 	rsb	ip, r6, #32
 8000f34:	fa03 f406 	lsl.w	r4, r3, r6
 8000f38:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f3c:	431c      	orrs	r4, r3
 8000f3e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f42:	fa01 f306 	lsl.w	r3, r1, r6
 8000f46:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f4a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f4e:	431f      	orrs	r7, r3
 8000f50:	0c3b      	lsrs	r3, r7, #16
 8000f52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f56:	fa1f f884 	uxth.w	r8, r4
 8000f5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f5e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f62:	fb09 fa08 	mul.w	sl, r9, r8
 8000f66:	458a      	cmp	sl, r1
 8000f68:	fa02 f206 	lsl.w	r2, r2, r6
 8000f6c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x220>
 8000f72:	1861      	adds	r1, r4, r1
 8000f74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f78:	d248      	bcs.n	800100c <__udivmoddi4+0x2a8>
 8000f7a:	458a      	cmp	sl, r1
 8000f7c:	d946      	bls.n	800100c <__udivmoddi4+0x2a8>
 8000f7e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f82:	4421      	add	r1, r4
 8000f84:	eba1 010a 	sub.w	r1, r1, sl
 8000f88:	b2bf      	uxth	r7, r7
 8000f8a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f8e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f92:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f96:	fb00 f808 	mul.w	r8, r0, r8
 8000f9a:	45b8      	cmp	r8, r7
 8000f9c:	d907      	bls.n	8000fae <__udivmoddi4+0x24a>
 8000f9e:	19e7      	adds	r7, r4, r7
 8000fa0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000fa4:	d22e      	bcs.n	8001004 <__udivmoddi4+0x2a0>
 8000fa6:	45b8      	cmp	r8, r7
 8000fa8:	d92c      	bls.n	8001004 <__udivmoddi4+0x2a0>
 8000faa:	3802      	subs	r0, #2
 8000fac:	4427      	add	r7, r4
 8000fae:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fb2:	eba7 0708 	sub.w	r7, r7, r8
 8000fb6:	fba0 8902 	umull	r8, r9, r0, r2
 8000fba:	454f      	cmp	r7, r9
 8000fbc:	46c6      	mov	lr, r8
 8000fbe:	4649      	mov	r1, r9
 8000fc0:	d31a      	bcc.n	8000ff8 <__udivmoddi4+0x294>
 8000fc2:	d017      	beq.n	8000ff4 <__udivmoddi4+0x290>
 8000fc4:	b15d      	cbz	r5, 8000fde <__udivmoddi4+0x27a>
 8000fc6:	ebb3 020e 	subs.w	r2, r3, lr
 8000fca:	eb67 0701 	sbc.w	r7, r7, r1
 8000fce:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fd2:	40f2      	lsrs	r2, r6
 8000fd4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fd8:	40f7      	lsrs	r7, r6
 8000fda:	e9c5 2700 	strd	r2, r7, [r5]
 8000fde:	2600      	movs	r6, #0
 8000fe0:	4631      	mov	r1, r6
 8000fe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fe6:	462e      	mov	r6, r5
 8000fe8:	4628      	mov	r0, r5
 8000fea:	e70b      	b.n	8000e04 <__udivmoddi4+0xa0>
 8000fec:	4606      	mov	r6, r0
 8000fee:	e6e9      	b.n	8000dc4 <__udivmoddi4+0x60>
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	e6fd      	b.n	8000df0 <__udivmoddi4+0x8c>
 8000ff4:	4543      	cmp	r3, r8
 8000ff6:	d2e5      	bcs.n	8000fc4 <__udivmoddi4+0x260>
 8000ff8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ffc:	eb69 0104 	sbc.w	r1, r9, r4
 8001000:	3801      	subs	r0, #1
 8001002:	e7df      	b.n	8000fc4 <__udivmoddi4+0x260>
 8001004:	4608      	mov	r0, r1
 8001006:	e7d2      	b.n	8000fae <__udivmoddi4+0x24a>
 8001008:	4660      	mov	r0, ip
 800100a:	e78d      	b.n	8000f28 <__udivmoddi4+0x1c4>
 800100c:	4681      	mov	r9, r0
 800100e:	e7b9      	b.n	8000f84 <__udivmoddi4+0x220>
 8001010:	4666      	mov	r6, ip
 8001012:	e775      	b.n	8000f00 <__udivmoddi4+0x19c>
 8001014:	4630      	mov	r0, r6
 8001016:	e74a      	b.n	8000eae <__udivmoddi4+0x14a>
 8001018:	f1ac 0c02 	sub.w	ip, ip, #2
 800101c:	4439      	add	r1, r7
 800101e:	e713      	b.n	8000e48 <__udivmoddi4+0xe4>
 8001020:	3802      	subs	r0, #2
 8001022:	443c      	add	r4, r7
 8001024:	e724      	b.n	8000e70 <__udivmoddi4+0x10c>
 8001026:	bf00      	nop

08001028 <__aeabi_idiv0>:
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop

0800102c <BH1750_Init>:
 *       Uses blocking mode I2C transmitting routine.
 * @param[in] hbh1750 :  BH1750 digital light sensor handler
 * @return None
 */
void BH1750_Init(BH1750_HandleTypeDef* hbh1750)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b086      	sub	sp, #24
 8001030:	af02      	add	r7, sp, #8
 8001032:	6078      	str	r0, [r7, #4]
  uint8_t command;

  command = BH1750_POWER_ON;
 8001034:	2301      	movs	r3, #1
 8001036:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(hbh1750->I2C, hbh1750->Address, &command, BH1750_COMMAND_SIZE, hbh1750->Timeout);
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	6818      	ldr	r0, [r3, #0]
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	791b      	ldrb	r3, [r3, #4]
 8001040:	b299      	uxth	r1, r3
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	689b      	ldr	r3, [r3, #8]
 8001046:	f107 020f 	add.w	r2, r7, #15
 800104a:	9300      	str	r3, [sp, #0]
 800104c:	2301      	movs	r3, #1
 800104e:	f001 faeb 	bl	8002628 <HAL_I2C_Master_Transmit>

  command = BH1750_CONTINOUS_H_RES_MODE;
 8001052:	2310      	movs	r3, #16
 8001054:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(hbh1750->I2C, hbh1750->Address, &command, BH1750_COMMAND_SIZE, hbh1750->Timeout);
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	6818      	ldr	r0, [r3, #0]
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	791b      	ldrb	r3, [r3, #4]
 800105e:	b299      	uxth	r1, r3
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	689b      	ldr	r3, [r3, #8]
 8001064:	f107 020f 	add.w	r2, r7, #15
 8001068:	9300      	str	r3, [sp, #0]
 800106a:	2301      	movs	r3, #1
 800106c:	f001 fadc 	bl	8002628 <HAL_I2C_Master_Transmit>
}
 8001070:	bf00      	nop
 8001072:	3710      	adds	r7, #16
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}

08001078 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800107c:	4b1b      	ldr	r3, [pc, #108]	; (80010ec <MX_I2C1_Init+0x74>)
 800107e:	4a1c      	ldr	r2, [pc, #112]	; (80010f0 <MX_I2C1_Init+0x78>)
 8001080:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 8001082:	4b1a      	ldr	r3, [pc, #104]	; (80010ec <MX_I2C1_Init+0x74>)
 8001084:	4a1b      	ldr	r2, [pc, #108]	; (80010f4 <MX_I2C1_Init+0x7c>)
 8001086:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001088:	4b18      	ldr	r3, [pc, #96]	; (80010ec <MX_I2C1_Init+0x74>)
 800108a:	2200      	movs	r2, #0
 800108c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800108e:	4b17      	ldr	r3, [pc, #92]	; (80010ec <MX_I2C1_Init+0x74>)
 8001090:	2201      	movs	r2, #1
 8001092:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001094:	4b15      	ldr	r3, [pc, #84]	; (80010ec <MX_I2C1_Init+0x74>)
 8001096:	2200      	movs	r2, #0
 8001098:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800109a:	4b14      	ldr	r3, [pc, #80]	; (80010ec <MX_I2C1_Init+0x74>)
 800109c:	2200      	movs	r2, #0
 800109e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80010a0:	4b12      	ldr	r3, [pc, #72]	; (80010ec <MX_I2C1_Init+0x74>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010a6:	4b11      	ldr	r3, [pc, #68]	; (80010ec <MX_I2C1_Init+0x74>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010ac:	4b0f      	ldr	r3, [pc, #60]	; (80010ec <MX_I2C1_Init+0x74>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010b2:	480e      	ldr	r0, [pc, #56]	; (80010ec <MX_I2C1_Init+0x74>)
 80010b4:	f001 fa28 	bl	8002508 <HAL_I2C_Init>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80010be:	f000 fa91 	bl	80015e4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80010c2:	2100      	movs	r1, #0
 80010c4:	4809      	ldr	r0, [pc, #36]	; (80010ec <MX_I2C1_Init+0x74>)
 80010c6:	f001 fda1 	bl	8002c0c <HAL_I2CEx_ConfigAnalogFilter>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80010d0:	f000 fa88 	bl	80015e4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80010d4:	2100      	movs	r1, #0
 80010d6:	4805      	ldr	r0, [pc, #20]	; (80010ec <MX_I2C1_Init+0x74>)
 80010d8:	f001 fde3 	bl	8002ca2 <HAL_I2CEx_ConfigDigitalFilter>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80010e2:	f000 fa7f 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010e6:	bf00      	nop
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	2000021c 	.word	0x2000021c
 80010f0:	40005400 	.word	0x40005400
 80010f4:	20404768 	.word	0x20404768

080010f8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b08a      	sub	sp, #40	; 0x28
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001100:	f107 0314 	add.w	r3, r7, #20
 8001104:	2200      	movs	r2, #0
 8001106:	601a      	str	r2, [r3, #0]
 8001108:	605a      	str	r2, [r3, #4]
 800110a:	609a      	str	r2, [r3, #8]
 800110c:	60da      	str	r2, [r3, #12]
 800110e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a17      	ldr	r2, [pc, #92]	; (8001174 <HAL_I2C_MspInit+0x7c>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d128      	bne.n	800116c <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800111a:	4b17      	ldr	r3, [pc, #92]	; (8001178 <HAL_I2C_MspInit+0x80>)
 800111c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111e:	4a16      	ldr	r2, [pc, #88]	; (8001178 <HAL_I2C_MspInit+0x80>)
 8001120:	f043 0302 	orr.w	r3, r3, #2
 8001124:	6313      	str	r3, [r2, #48]	; 0x30
 8001126:	4b14      	ldr	r3, [pc, #80]	; (8001178 <HAL_I2C_MspInit+0x80>)
 8001128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800112a:	f003 0302 	and.w	r3, r3, #2
 800112e:	613b      	str	r3, [r7, #16]
 8001130:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001132:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001136:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001138:	2312      	movs	r3, #18
 800113a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113c:	2300      	movs	r3, #0
 800113e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001140:	2303      	movs	r3, #3
 8001142:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001144:	2304      	movs	r3, #4
 8001146:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001148:	f107 0314 	add.w	r3, r7, #20
 800114c:	4619      	mov	r1, r3
 800114e:	480b      	ldr	r0, [pc, #44]	; (800117c <HAL_I2C_MspInit+0x84>)
 8001150:	f001 f814 	bl	800217c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001154:	4b08      	ldr	r3, [pc, #32]	; (8001178 <HAL_I2C_MspInit+0x80>)
 8001156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001158:	4a07      	ldr	r2, [pc, #28]	; (8001178 <HAL_I2C_MspInit+0x80>)
 800115a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800115e:	6413      	str	r3, [r2, #64]	; 0x40
 8001160:	4b05      	ldr	r3, [pc, #20]	; (8001178 <HAL_I2C_MspInit+0x80>)
 8001162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001164:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001168:	60fb      	str	r3, [r7, #12]
 800116a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800116c:	bf00      	nop
 800116e:	3728      	adds	r7, #40	; 0x28
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	40005400 	.word	0x40005400
 8001178:	40023800 	.word	0x40023800
 800117c:	40020400 	.word	0x40020400

08001180 <HAL_UART_RxCpltCallback>:
//  	HAL_UART_Transmit(&huart3, (uint8_t*)str_buffer, n+2, 1000);
//  }
//}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART3)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4a0c      	ldr	r2, [pc, #48]	; (80011c0 <HAL_UART_RxCpltCallback+0x40>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d111      	bne.n	80011b6 <HAL_UART_RxCpltCallback+0x36>
	{
		HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 8001192:	2108      	movs	r1, #8
 8001194:	480b      	ldr	r0, [pc, #44]	; (80011c4 <HAL_UART_RxCpltCallback+0x44>)
 8001196:	f003 f9e1 	bl	800455c <HAL_TIM_PWM_Stop>
		sscanf((char*)msg_str, "%f", &set_point);
 800119a:	4a0b      	ldr	r2, [pc, #44]	; (80011c8 <HAL_UART_RxCpltCallback+0x48>)
 800119c:	490b      	ldr	r1, [pc, #44]	; (80011cc <HAL_UART_RxCpltCallback+0x4c>)
 800119e:	480c      	ldr	r0, [pc, #48]	; (80011d0 <HAL_UART_RxCpltCallback+0x50>)
 80011a0:	f006 fe02 	bl	8007da8 <siscanf>

		HAL_UART_Receive_IT(&huart3, (uint8_t*)msg_str, strlen("999"));
 80011a4:	2203      	movs	r2, #3
 80011a6:	490a      	ldr	r1, [pc, #40]	; (80011d0 <HAL_UART_RxCpltCallback+0x50>)
 80011a8:	480a      	ldr	r0, [pc, #40]	; (80011d4 <HAL_UART_RxCpltCallback+0x54>)
 80011aa:	f004 fa3f 	bl	800562c <HAL_UART_Receive_IT>

		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80011ae:	2108      	movs	r1, #8
 80011b0:	4804      	ldr	r0, [pc, #16]	; (80011c4 <HAL_UART_RxCpltCallback+0x44>)
 80011b2:	f003 f8d9 	bl	8004368 <HAL_TIM_PWM_Start>
	}
}
 80011b6:	bf00      	nop
 80011b8:	3708      	adds	r7, #8
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	40004800 	.word	0x40004800
 80011c4:	2000073c 	.word	0x2000073c
 80011c8:	20000010 	.word	0x20000010
 80011cc:	0800c148 	.word	0x0800c148
 80011d0:	20000788 	.word	0x20000788
 80011d4:	20000268 	.word	0x20000268

080011d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011dc:	f000 fda9 	bl	8001d32 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011e0:	f000 f82a 	bl	8001238 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011e4:	f000 f918 	bl	8001418 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80011e8:	f000 f8b8 	bl	800135c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80011ec:	f000 f8e6 	bl	80013bc <MX_USB_OTG_FS_PCD_Init>
  MX_TIM3_Init();
 80011f0:	f000 fcce 	bl	8001b90 <MX_TIM3_Init>
  MX_I2C1_Init();
 80011f4:	f7ff ff40 	bl	8001078 <MX_I2C1_Init>
  MX_TIM2_Init();
 80011f8:	f000 fc7c 	bl	8001af4 <MX_TIM2_Init>
  MX_TIM5_Init();
 80011fc:	f000 fd22 	bl	8001c44 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */

  //PWM
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001200:	2108      	movs	r1, #8
 8001202:	4808      	ldr	r0, [pc, #32]	; (8001224 <main+0x4c>)
 8001204:	f003 f8b0 	bl	8004368 <HAL_TIM_PWM_Start>
  HAL_UART_Receive_IT(&huart3, (uint8_t*)msg_str, 4);
 8001208:	2204      	movs	r2, #4
 800120a:	4907      	ldr	r1, [pc, #28]	; (8001228 <main+0x50>)
 800120c:	4807      	ldr	r0, [pc, #28]	; (800122c <main+0x54>)
 800120e:	f004 fa0d 	bl	800562c <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 8001212:	4807      	ldr	r0, [pc, #28]	; (8001230 <main+0x58>)
 8001214:	f002 ffd8 	bl	80041c8 <HAL_TIM_Base_Start_IT>
  BH1750_Init(hbh1750);
 8001218:	4b06      	ldr	r3, [pc, #24]	; (8001234 <main+0x5c>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4618      	mov	r0, r3
 800121e:	f7ff ff05 	bl	800102c <BH1750_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001222:	e7fe      	b.n	8001222 <main+0x4a>
 8001224:	2000073c 	.word	0x2000073c
 8001228:	20000788 	.word	0x20000788
 800122c:	20000268 	.word	0x20000268
 8001230:	200007a8 	.word	0x200007a8
 8001234:	2000000c 	.word	0x2000000c

08001238 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b0b4      	sub	sp, #208	; 0xd0
 800123c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800123e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001242:	2230      	movs	r2, #48	; 0x30
 8001244:	2100      	movs	r1, #0
 8001246:	4618      	mov	r0, r3
 8001248:	f005 ff06 	bl	8007058 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800124c:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001250:	2200      	movs	r2, #0
 8001252:	601a      	str	r2, [r3, #0]
 8001254:	605a      	str	r2, [r3, #4]
 8001256:	609a      	str	r2, [r3, #8]
 8001258:	60da      	str	r2, [r3, #12]
 800125a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800125c:	f107 0308 	add.w	r3, r7, #8
 8001260:	2284      	movs	r2, #132	; 0x84
 8001262:	2100      	movs	r1, #0
 8001264:	4618      	mov	r0, r3
 8001266:	f005 fef7 	bl	8007058 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800126a:	f001 feaf 	bl	8002fcc <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800126e:	4b38      	ldr	r3, [pc, #224]	; (8001350 <SystemClock_Config+0x118>)
 8001270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001272:	4a37      	ldr	r2, [pc, #220]	; (8001350 <SystemClock_Config+0x118>)
 8001274:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001278:	6413      	str	r3, [r2, #64]	; 0x40
 800127a:	4b35      	ldr	r3, [pc, #212]	; (8001350 <SystemClock_Config+0x118>)
 800127c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800127e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001282:	607b      	str	r3, [r7, #4]
 8001284:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001286:	4b33      	ldr	r3, [pc, #204]	; (8001354 <SystemClock_Config+0x11c>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800128e:	4a31      	ldr	r2, [pc, #196]	; (8001354 <SystemClock_Config+0x11c>)
 8001290:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001294:	6013      	str	r3, [r2, #0]
 8001296:	4b2f      	ldr	r3, [pc, #188]	; (8001354 <SystemClock_Config+0x11c>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800129e:	603b      	str	r3, [r7, #0]
 80012a0:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80012a2:	2301      	movs	r3, #1
 80012a4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80012a8:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80012ac:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012b0:	2302      	movs	r3, #2
 80012b2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012b6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80012ba:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 4;
 80012be:	2304      	movs	r3, #4
 80012c0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 72;
 80012c4:	2348      	movs	r3, #72	; 0x48
 80012c6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80012ca:	2302      	movs	r3, #2
 80012cc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80012d0:	2303      	movs	r3, #3
 80012d2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012d6:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80012da:	4618      	mov	r0, r3
 80012dc:	f001 fe86 	bl	8002fec <HAL_RCC_OscConfig>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80012e6:	f000 f97d 	bl	80015e4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012ea:	230f      	movs	r3, #15
 80012ec:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012f0:	2302      	movs	r3, #2
 80012f2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012f6:	2300      	movs	r3, #0
 80012f8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001300:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001304:	2300      	movs	r3, #0
 8001306:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800130a:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800130e:	2102      	movs	r1, #2
 8001310:	4618      	mov	r0, r3
 8001312:	f002 f90f 	bl	8003534 <HAL_RCC_ClockConfig>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 800131c:	f000 f962 	bl	80015e4 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_I2C1
 8001320:	4b0d      	ldr	r3, [pc, #52]	; (8001358 <SystemClock_Config+0x120>)
 8001322:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001324:	2300      	movs	r3, #0
 8001326:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001328:	2300      	movs	r3, #0
 800132a:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800132c:	2300      	movs	r3, #0
 800132e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001332:	f107 0308 	add.w	r3, r7, #8
 8001336:	4618      	mov	r0, r3
 8001338:	f002 fafe 	bl	8003938 <HAL_RCCEx_PeriphCLKConfig>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d001      	beq.n	8001346 <SystemClock_Config+0x10e>
  {
    Error_Handler();
 8001342:	f000 f94f 	bl	80015e4 <Error_Handler>
  }
}
 8001346:	bf00      	nop
 8001348:	37d0      	adds	r7, #208	; 0xd0
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	40023800 	.word	0x40023800
 8001354:	40007000 	.word	0x40007000
 8001358:	00204100 	.word	0x00204100

0800135c <MX_USART3_UART_Init>:
  * @param None
  * @retval None
  */

static void MX_USART3_UART_Init(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001360:	4b14      	ldr	r3, [pc, #80]	; (80013b4 <MX_USART3_UART_Init+0x58>)
 8001362:	4a15      	ldr	r2, [pc, #84]	; (80013b8 <MX_USART3_UART_Init+0x5c>)
 8001364:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001366:	4b13      	ldr	r3, [pc, #76]	; (80013b4 <MX_USART3_UART_Init+0x58>)
 8001368:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800136c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800136e:	4b11      	ldr	r3, [pc, #68]	; (80013b4 <MX_USART3_UART_Init+0x58>)
 8001370:	2200      	movs	r2, #0
 8001372:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001374:	4b0f      	ldr	r3, [pc, #60]	; (80013b4 <MX_USART3_UART_Init+0x58>)
 8001376:	2200      	movs	r2, #0
 8001378:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800137a:	4b0e      	ldr	r3, [pc, #56]	; (80013b4 <MX_USART3_UART_Init+0x58>)
 800137c:	2200      	movs	r2, #0
 800137e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001380:	4b0c      	ldr	r3, [pc, #48]	; (80013b4 <MX_USART3_UART_Init+0x58>)
 8001382:	220c      	movs	r2, #12
 8001384:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001386:	4b0b      	ldr	r3, [pc, #44]	; (80013b4 <MX_USART3_UART_Init+0x58>)
 8001388:	2200      	movs	r2, #0
 800138a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800138c:	4b09      	ldr	r3, [pc, #36]	; (80013b4 <MX_USART3_UART_Init+0x58>)
 800138e:	2200      	movs	r2, #0
 8001390:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001392:	4b08      	ldr	r3, [pc, #32]	; (80013b4 <MX_USART3_UART_Init+0x58>)
 8001394:	2200      	movs	r2, #0
 8001396:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001398:	4b06      	ldr	r3, [pc, #24]	; (80013b4 <MX_USART3_UART_Init+0x58>)
 800139a:	2200      	movs	r2, #0
 800139c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800139e:	4805      	ldr	r0, [pc, #20]	; (80013b4 <MX_USART3_UART_Init+0x58>)
 80013a0:	f004 f8f6 	bl	8005590 <HAL_UART_Init>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80013aa:	f000 f91b 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80013ae:	bf00      	nop
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	20000268 	.word	0x20000268
 80013b8:	40004800 	.word	0x40004800

080013bc <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80013c0:	4b14      	ldr	r3, [pc, #80]	; (8001414 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013c2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80013c6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80013c8:	4b12      	ldr	r3, [pc, #72]	; (8001414 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013ca:	2206      	movs	r2, #6
 80013cc:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80013ce:	4b11      	ldr	r3, [pc, #68]	; (8001414 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013d0:	2202      	movs	r2, #2
 80013d2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80013d4:	4b0f      	ldr	r3, [pc, #60]	; (8001414 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80013da:	4b0e      	ldr	r3, [pc, #56]	; (8001414 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013dc:	2202      	movs	r2, #2
 80013de:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80013e0:	4b0c      	ldr	r3, [pc, #48]	; (8001414 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013e2:	2201      	movs	r2, #1
 80013e4:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80013e6:	4b0b      	ldr	r3, [pc, #44]	; (8001414 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80013ec:	4b09      	ldr	r3, [pc, #36]	; (8001414 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80013f2:	4b08      	ldr	r3, [pc, #32]	; (8001414 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013f4:	2201      	movs	r2, #1
 80013f6:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80013f8:	4b06      	ldr	r3, [pc, #24]	; (8001414 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80013fe:	4805      	ldr	r0, [pc, #20]	; (8001414 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001400:	f001 fc9b 	bl	8002d3a <HAL_PCD_Init>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d001      	beq.n	800140e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800140a:	f000 f8eb 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800140e:	bf00      	nop
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	200002ec 	.word	0x200002ec

08001418 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b08c      	sub	sp, #48	; 0x30
 800141c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800141e:	f107 031c 	add.w	r3, r7, #28
 8001422:	2200      	movs	r2, #0
 8001424:	601a      	str	r2, [r3, #0]
 8001426:	605a      	str	r2, [r3, #4]
 8001428:	609a      	str	r2, [r3, #8]
 800142a:	60da      	str	r2, [r3, #12]
 800142c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800142e:	4b68      	ldr	r3, [pc, #416]	; (80015d0 <MX_GPIO_Init+0x1b8>)
 8001430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001432:	4a67      	ldr	r2, [pc, #412]	; (80015d0 <MX_GPIO_Init+0x1b8>)
 8001434:	f043 0304 	orr.w	r3, r3, #4
 8001438:	6313      	str	r3, [r2, #48]	; 0x30
 800143a:	4b65      	ldr	r3, [pc, #404]	; (80015d0 <MX_GPIO_Init+0x1b8>)
 800143c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800143e:	f003 0304 	and.w	r3, r3, #4
 8001442:	61bb      	str	r3, [r7, #24]
 8001444:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001446:	4b62      	ldr	r3, [pc, #392]	; (80015d0 <MX_GPIO_Init+0x1b8>)
 8001448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800144a:	4a61      	ldr	r2, [pc, #388]	; (80015d0 <MX_GPIO_Init+0x1b8>)
 800144c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001450:	6313      	str	r3, [r2, #48]	; 0x30
 8001452:	4b5f      	ldr	r3, [pc, #380]	; (80015d0 <MX_GPIO_Init+0x1b8>)
 8001454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001456:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800145a:	617b      	str	r3, [r7, #20]
 800145c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800145e:	4b5c      	ldr	r3, [pc, #368]	; (80015d0 <MX_GPIO_Init+0x1b8>)
 8001460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001462:	4a5b      	ldr	r2, [pc, #364]	; (80015d0 <MX_GPIO_Init+0x1b8>)
 8001464:	f043 0301 	orr.w	r3, r3, #1
 8001468:	6313      	str	r3, [r2, #48]	; 0x30
 800146a:	4b59      	ldr	r3, [pc, #356]	; (80015d0 <MX_GPIO_Init+0x1b8>)
 800146c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146e:	f003 0301 	and.w	r3, r3, #1
 8001472:	613b      	str	r3, [r7, #16]
 8001474:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001476:	4b56      	ldr	r3, [pc, #344]	; (80015d0 <MX_GPIO_Init+0x1b8>)
 8001478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147a:	4a55      	ldr	r2, [pc, #340]	; (80015d0 <MX_GPIO_Init+0x1b8>)
 800147c:	f043 0302 	orr.w	r3, r3, #2
 8001480:	6313      	str	r3, [r2, #48]	; 0x30
 8001482:	4b53      	ldr	r3, [pc, #332]	; (80015d0 <MX_GPIO_Init+0x1b8>)
 8001484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001486:	f003 0302 	and.w	r3, r3, #2
 800148a:	60fb      	str	r3, [r7, #12]
 800148c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800148e:	4b50      	ldr	r3, [pc, #320]	; (80015d0 <MX_GPIO_Init+0x1b8>)
 8001490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001492:	4a4f      	ldr	r2, [pc, #316]	; (80015d0 <MX_GPIO_Init+0x1b8>)
 8001494:	f043 0308 	orr.w	r3, r3, #8
 8001498:	6313      	str	r3, [r2, #48]	; 0x30
 800149a:	4b4d      	ldr	r3, [pc, #308]	; (80015d0 <MX_GPIO_Init+0x1b8>)
 800149c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149e:	f003 0308 	and.w	r3, r3, #8
 80014a2:	60bb      	str	r3, [r7, #8]
 80014a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80014a6:	4b4a      	ldr	r3, [pc, #296]	; (80015d0 <MX_GPIO_Init+0x1b8>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014aa:	4a49      	ldr	r2, [pc, #292]	; (80015d0 <MX_GPIO_Init+0x1b8>)
 80014ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80014b0:	6313      	str	r3, [r2, #48]	; 0x30
 80014b2:	4b47      	ldr	r3, [pc, #284]	; (80015d0 <MX_GPIO_Init+0x1b8>)
 80014b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80014ba:	607b      	str	r3, [r7, #4]
 80014bc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80014be:	2200      	movs	r2, #0
 80014c0:	f244 0181 	movw	r1, #16513	; 0x4081
 80014c4:	4843      	ldr	r0, [pc, #268]	; (80015d4 <MX_GPIO_Init+0x1bc>)
 80014c6:	f001 f805 	bl	80024d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80014ca:	2200      	movs	r2, #0
 80014cc:	2140      	movs	r1, #64	; 0x40
 80014ce:	4842      	ldr	r0, [pc, #264]	; (80015d8 <MX_GPIO_Init+0x1c0>)
 80014d0:	f001 f800 	bl	80024d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80014d4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80014d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80014da:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80014de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e0:	2300      	movs	r3, #0
 80014e2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80014e4:	f107 031c 	add.w	r3, r7, #28
 80014e8:	4619      	mov	r1, r3
 80014ea:	483c      	ldr	r0, [pc, #240]	; (80015dc <MX_GPIO_Init+0x1c4>)
 80014ec:	f000 fe46 	bl	800217c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80014f0:	2332      	movs	r3, #50	; 0x32
 80014f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f4:	2302      	movs	r3, #2
 80014f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f8:	2300      	movs	r3, #0
 80014fa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014fc:	2303      	movs	r3, #3
 80014fe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001500:	230b      	movs	r3, #11
 8001502:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001504:	f107 031c 	add.w	r3, r7, #28
 8001508:	4619      	mov	r1, r3
 800150a:	4834      	ldr	r0, [pc, #208]	; (80015dc <MX_GPIO_Init+0x1c4>)
 800150c:	f000 fe36 	bl	800217c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001510:	2386      	movs	r3, #134	; 0x86
 8001512:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001514:	2302      	movs	r3, #2
 8001516:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001518:	2300      	movs	r3, #0
 800151a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800151c:	2303      	movs	r3, #3
 800151e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001520:	230b      	movs	r3, #11
 8001522:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001524:	f107 031c 	add.w	r3, r7, #28
 8001528:	4619      	mov	r1, r3
 800152a:	482d      	ldr	r0, [pc, #180]	; (80015e0 <MX_GPIO_Init+0x1c8>)
 800152c:	f000 fe26 	bl	800217c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001530:	f244 0381 	movw	r3, #16513	; 0x4081
 8001534:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001536:	2301      	movs	r3, #1
 8001538:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153a:	2300      	movs	r3, #0
 800153c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800153e:	2300      	movs	r3, #0
 8001540:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001542:	f107 031c 	add.w	r3, r7, #28
 8001546:	4619      	mov	r1, r3
 8001548:	4822      	ldr	r0, [pc, #136]	; (80015d4 <MX_GPIO_Init+0x1bc>)
 800154a:	f000 fe17 	bl	800217c <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800154e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001552:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001554:	2302      	movs	r3, #2
 8001556:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001558:	2300      	movs	r3, #0
 800155a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800155c:	2303      	movs	r3, #3
 800155e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001560:	230b      	movs	r3, #11
 8001562:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001564:	f107 031c 	add.w	r3, r7, #28
 8001568:	4619      	mov	r1, r3
 800156a:	481a      	ldr	r0, [pc, #104]	; (80015d4 <MX_GPIO_Init+0x1bc>)
 800156c:	f000 fe06 	bl	800217c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001570:	2340      	movs	r3, #64	; 0x40
 8001572:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001574:	2301      	movs	r3, #1
 8001576:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001578:	2300      	movs	r3, #0
 800157a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800157c:	2300      	movs	r3, #0
 800157e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001580:	f107 031c 	add.w	r3, r7, #28
 8001584:	4619      	mov	r1, r3
 8001586:	4814      	ldr	r0, [pc, #80]	; (80015d8 <MX_GPIO_Init+0x1c0>)
 8001588:	f000 fdf8 	bl	800217c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800158c:	2380      	movs	r3, #128	; 0x80
 800158e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001590:	2300      	movs	r3, #0
 8001592:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001594:	2300      	movs	r3, #0
 8001596:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001598:	f107 031c 	add.w	r3, r7, #28
 800159c:	4619      	mov	r1, r3
 800159e:	480e      	ldr	r0, [pc, #56]	; (80015d8 <MX_GPIO_Init+0x1c0>)
 80015a0:	f000 fdec 	bl	800217c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80015a4:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80015a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015aa:	2302      	movs	r3, #2
 80015ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ae:	2300      	movs	r3, #0
 80015b0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015b2:	2303      	movs	r3, #3
 80015b4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80015b6:	230b      	movs	r3, #11
 80015b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80015ba:	f107 031c 	add.w	r3, r7, #28
 80015be:	4619      	mov	r1, r3
 80015c0:	4805      	ldr	r0, [pc, #20]	; (80015d8 <MX_GPIO_Init+0x1c0>)
 80015c2:	f000 fddb 	bl	800217c <HAL_GPIO_Init>

}
 80015c6:	bf00      	nop
 80015c8:	3730      	adds	r7, #48	; 0x30
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	40023800 	.word	0x40023800
 80015d4:	40020400 	.word	0x40020400
 80015d8:	40021800 	.word	0x40021800
 80015dc:	40020800 	.word	0x40020800
 80015e0:	40020000 	.word	0x40020000

080015e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015e8:	b672      	cpsid	i
}
 80015ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015ec:	e7fe      	b.n	80015ec <Error_Handler+0x8>
	...

080015f0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b083      	sub	sp, #12
 80015f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80015f6:	4b0f      	ldr	r3, [pc, #60]	; (8001634 <HAL_MspInit+0x44>)
 80015f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015fa:	4a0e      	ldr	r2, [pc, #56]	; (8001634 <HAL_MspInit+0x44>)
 80015fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001600:	6413      	str	r3, [r2, #64]	; 0x40
 8001602:	4b0c      	ldr	r3, [pc, #48]	; (8001634 <HAL_MspInit+0x44>)
 8001604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001606:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800160a:	607b      	str	r3, [r7, #4]
 800160c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800160e:	4b09      	ldr	r3, [pc, #36]	; (8001634 <HAL_MspInit+0x44>)
 8001610:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001612:	4a08      	ldr	r2, [pc, #32]	; (8001634 <HAL_MspInit+0x44>)
 8001614:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001618:	6453      	str	r3, [r2, #68]	; 0x44
 800161a:	4b06      	ldr	r3, [pc, #24]	; (8001634 <HAL_MspInit+0x44>)
 800161c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800161e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001622:	603b      	str	r3, [r7, #0]
 8001624:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001626:	bf00      	nop
 8001628:	370c      	adds	r7, #12
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr
 8001632:	bf00      	nop
 8001634:	40023800 	.word	0x40023800

08001638 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b084      	sub	sp, #16
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001648:	d114      	bne.n	8001674 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800164a:	4b15      	ldr	r3, [pc, #84]	; (80016a0 <HAL_TIM_Base_MspInit+0x68>)
 800164c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164e:	4a14      	ldr	r2, [pc, #80]	; (80016a0 <HAL_TIM_Base_MspInit+0x68>)
 8001650:	f043 0301 	orr.w	r3, r3, #1
 8001654:	6413      	str	r3, [r2, #64]	; 0x40
 8001656:	4b12      	ldr	r3, [pc, #72]	; (80016a0 <HAL_TIM_Base_MspInit+0x68>)
 8001658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800165a:	f003 0301 	and.w	r3, r3, #1
 800165e:	60fb      	str	r3, [r7, #12]
 8001660:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001662:	2200      	movs	r2, #0
 8001664:	2100      	movs	r1, #0
 8001666:	201c      	movs	r0, #28
 8001668:	f000 fcbf 	bl	8001fea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800166c:	201c      	movs	r0, #28
 800166e:	f000 fcd8 	bl	8002022 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8001672:	e010      	b.n	8001696 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM5)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a0a      	ldr	r2, [pc, #40]	; (80016a4 <HAL_TIM_Base_MspInit+0x6c>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d10b      	bne.n	8001696 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800167e:	4b08      	ldr	r3, [pc, #32]	; (80016a0 <HAL_TIM_Base_MspInit+0x68>)
 8001680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001682:	4a07      	ldr	r2, [pc, #28]	; (80016a0 <HAL_TIM_Base_MspInit+0x68>)
 8001684:	f043 0308 	orr.w	r3, r3, #8
 8001688:	6413      	str	r3, [r2, #64]	; 0x40
 800168a:	4b05      	ldr	r3, [pc, #20]	; (80016a0 <HAL_TIM_Base_MspInit+0x68>)
 800168c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800168e:	f003 0308 	and.w	r3, r3, #8
 8001692:	60bb      	str	r3, [r7, #8]
 8001694:	68bb      	ldr	r3, [r7, #8]
}
 8001696:	bf00      	nop
 8001698:	3710      	adds	r7, #16
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	40023800 	.word	0x40023800
 80016a4:	40000c00 	.word	0x40000c00

080016a8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b084      	sub	sp, #16
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4a0d      	ldr	r2, [pc, #52]	; (80016ec <HAL_TIM_PWM_MspInit+0x44>)
 80016b6:	4293      	cmp	r3, r2
 80016b8:	d113      	bne.n	80016e2 <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80016ba:	4b0d      	ldr	r3, [pc, #52]	; (80016f0 <HAL_TIM_PWM_MspInit+0x48>)
 80016bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016be:	4a0c      	ldr	r2, [pc, #48]	; (80016f0 <HAL_TIM_PWM_MspInit+0x48>)
 80016c0:	f043 0302 	orr.w	r3, r3, #2
 80016c4:	6413      	str	r3, [r2, #64]	; 0x40
 80016c6:	4b0a      	ldr	r3, [pc, #40]	; (80016f0 <HAL_TIM_PWM_MspInit+0x48>)
 80016c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ca:	f003 0302 	and.w	r3, r3, #2
 80016ce:	60fb      	str	r3, [r7, #12]
 80016d0:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80016d2:	2200      	movs	r2, #0
 80016d4:	2100      	movs	r1, #0
 80016d6:	201d      	movs	r0, #29
 80016d8:	f000 fc87 	bl	8001fea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80016dc:	201d      	movs	r0, #29
 80016de:	f000 fca0 	bl	8002022 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80016e2:	bf00      	nop
 80016e4:	3710      	adds	r7, #16
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	40000400 	.word	0x40000400
 80016f0:	40023800 	.word	0x40023800

080016f4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b088      	sub	sp, #32
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016fc:	f107 030c 	add.w	r3, r7, #12
 8001700:	2200      	movs	r2, #0
 8001702:	601a      	str	r2, [r3, #0]
 8001704:	605a      	str	r2, [r3, #4]
 8001706:	609a      	str	r2, [r3, #8]
 8001708:	60da      	str	r2, [r3, #12]
 800170a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a11      	ldr	r2, [pc, #68]	; (8001758 <HAL_TIM_MspPostInit+0x64>)
 8001712:	4293      	cmp	r3, r2
 8001714:	d11c      	bne.n	8001750 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001716:	4b11      	ldr	r3, [pc, #68]	; (800175c <HAL_TIM_MspPostInit+0x68>)
 8001718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171a:	4a10      	ldr	r2, [pc, #64]	; (800175c <HAL_TIM_MspPostInit+0x68>)
 800171c:	f043 0304 	orr.w	r3, r3, #4
 8001720:	6313      	str	r3, [r2, #48]	; 0x30
 8001722:	4b0e      	ldr	r3, [pc, #56]	; (800175c <HAL_TIM_MspPostInit+0x68>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001726:	f003 0304 	and.w	r3, r3, #4
 800172a:	60bb      	str	r3, [r7, #8]
 800172c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800172e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001732:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001734:	2302      	movs	r3, #2
 8001736:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001738:	2300      	movs	r3, #0
 800173a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800173c:	2300      	movs	r3, #0
 800173e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001740:	2302      	movs	r3, #2
 8001742:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001744:	f107 030c 	add.w	r3, r7, #12
 8001748:	4619      	mov	r1, r3
 800174a:	4805      	ldr	r0, [pc, #20]	; (8001760 <HAL_TIM_MspPostInit+0x6c>)
 800174c:	f000 fd16 	bl	800217c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001750:	bf00      	nop
 8001752:	3720      	adds	r7, #32
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}
 8001758:	40000400 	.word	0x40000400
 800175c:	40023800 	.word	0x40023800
 8001760:	40020800 	.word	0x40020800

08001764 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b08a      	sub	sp, #40	; 0x28
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800176c:	f107 0314 	add.w	r3, r7, #20
 8001770:	2200      	movs	r2, #0
 8001772:	601a      	str	r2, [r3, #0]
 8001774:	605a      	str	r2, [r3, #4]
 8001776:	609a      	str	r2, [r3, #8]
 8001778:	60da      	str	r2, [r3, #12]
 800177a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4a1b      	ldr	r2, [pc, #108]	; (80017f0 <HAL_UART_MspInit+0x8c>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d130      	bne.n	80017e8 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001786:	4b1b      	ldr	r3, [pc, #108]	; (80017f4 <HAL_UART_MspInit+0x90>)
 8001788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800178a:	4a1a      	ldr	r2, [pc, #104]	; (80017f4 <HAL_UART_MspInit+0x90>)
 800178c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001790:	6413      	str	r3, [r2, #64]	; 0x40
 8001792:	4b18      	ldr	r3, [pc, #96]	; (80017f4 <HAL_UART_MspInit+0x90>)
 8001794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001796:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800179a:	613b      	str	r3, [r7, #16]
 800179c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800179e:	4b15      	ldr	r3, [pc, #84]	; (80017f4 <HAL_UART_MspInit+0x90>)
 80017a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a2:	4a14      	ldr	r2, [pc, #80]	; (80017f4 <HAL_UART_MspInit+0x90>)
 80017a4:	f043 0308 	orr.w	r3, r3, #8
 80017a8:	6313      	str	r3, [r2, #48]	; 0x30
 80017aa:	4b12      	ldr	r3, [pc, #72]	; (80017f4 <HAL_UART_MspInit+0x90>)
 80017ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ae:	f003 0308 	and.w	r3, r3, #8
 80017b2:	60fb      	str	r3, [r7, #12]
 80017b4:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80017b6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80017ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017bc:	2302      	movs	r3, #2
 80017be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c0:	2300      	movs	r3, #0
 80017c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017c4:	2303      	movs	r3, #3
 80017c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80017c8:	2307      	movs	r3, #7
 80017ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017cc:	f107 0314 	add.w	r3, r7, #20
 80017d0:	4619      	mov	r1, r3
 80017d2:	4809      	ldr	r0, [pc, #36]	; (80017f8 <HAL_UART_MspInit+0x94>)
 80017d4:	f000 fcd2 	bl	800217c <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80017d8:	2200      	movs	r2, #0
 80017da:	2100      	movs	r1, #0
 80017dc:	2027      	movs	r0, #39	; 0x27
 80017de:	f000 fc04 	bl	8001fea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80017e2:	2027      	movs	r0, #39	; 0x27
 80017e4:	f000 fc1d 	bl	8002022 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80017e8:	bf00      	nop
 80017ea:	3728      	adds	r7, #40	; 0x28
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	40004800 	.word	0x40004800
 80017f4:	40023800 	.word	0x40023800
 80017f8:	40020c00 	.word	0x40020c00

080017fc <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b08a      	sub	sp, #40	; 0x28
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001804:	f107 0314 	add.w	r3, r7, #20
 8001808:	2200      	movs	r2, #0
 800180a:	601a      	str	r2, [r3, #0]
 800180c:	605a      	str	r2, [r3, #4]
 800180e:	609a      	str	r2, [r3, #8]
 8001810:	60da      	str	r2, [r3, #12]
 8001812:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800181c:	d141      	bne.n	80018a2 <HAL_PCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800181e:	4b23      	ldr	r3, [pc, #140]	; (80018ac <HAL_PCD_MspInit+0xb0>)
 8001820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001822:	4a22      	ldr	r2, [pc, #136]	; (80018ac <HAL_PCD_MspInit+0xb0>)
 8001824:	f043 0301 	orr.w	r3, r3, #1
 8001828:	6313      	str	r3, [r2, #48]	; 0x30
 800182a:	4b20      	ldr	r3, [pc, #128]	; (80018ac <HAL_PCD_MspInit+0xb0>)
 800182c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800182e:	f003 0301 	and.w	r3, r3, #1
 8001832:	613b      	str	r3, [r7, #16]
 8001834:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001836:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800183a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800183c:	2302      	movs	r3, #2
 800183e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001840:	2300      	movs	r3, #0
 8001842:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001844:	2303      	movs	r3, #3
 8001846:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001848:	230a      	movs	r3, #10
 800184a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800184c:	f107 0314 	add.w	r3, r7, #20
 8001850:	4619      	mov	r1, r3
 8001852:	4817      	ldr	r0, [pc, #92]	; (80018b0 <HAL_PCD_MspInit+0xb4>)
 8001854:	f000 fc92 	bl	800217c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001858:	f44f 7300 	mov.w	r3, #512	; 0x200
 800185c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800185e:	2300      	movs	r3, #0
 8001860:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001862:	2300      	movs	r3, #0
 8001864:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001866:	f107 0314 	add.w	r3, r7, #20
 800186a:	4619      	mov	r1, r3
 800186c:	4810      	ldr	r0, [pc, #64]	; (80018b0 <HAL_PCD_MspInit+0xb4>)
 800186e:	f000 fc85 	bl	800217c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001872:	4b0e      	ldr	r3, [pc, #56]	; (80018ac <HAL_PCD_MspInit+0xb0>)
 8001874:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001876:	4a0d      	ldr	r2, [pc, #52]	; (80018ac <HAL_PCD_MspInit+0xb0>)
 8001878:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800187c:	6353      	str	r3, [r2, #52]	; 0x34
 800187e:	4b0b      	ldr	r3, [pc, #44]	; (80018ac <HAL_PCD_MspInit+0xb0>)
 8001880:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001882:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001886:	60fb      	str	r3, [r7, #12]
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	4b08      	ldr	r3, [pc, #32]	; (80018ac <HAL_PCD_MspInit+0xb0>)
 800188c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800188e:	4a07      	ldr	r2, [pc, #28]	; (80018ac <HAL_PCD_MspInit+0xb0>)
 8001890:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001894:	6453      	str	r3, [r2, #68]	; 0x44
 8001896:	4b05      	ldr	r3, [pc, #20]	; (80018ac <HAL_PCD_MspInit+0xb0>)
 8001898:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800189a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800189e:	60bb      	str	r3, [r7, #8]
 80018a0:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 80018a2:	bf00      	nop
 80018a4:	3728      	adds	r7, #40	; 0x28
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	40023800 	.word	0x40023800
 80018b0:	40020000 	.word	0x40020000

080018b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80018b8:	e7fe      	b.n	80018b8 <NMI_Handler+0x4>

080018ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018ba:	b480      	push	{r7}
 80018bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018be:	e7fe      	b.n	80018be <HardFault_Handler+0x4>

080018c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018c4:	e7fe      	b.n	80018c4 <MemManage_Handler+0x4>

080018c6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018c6:	b480      	push	{r7}
 80018c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018ca:	e7fe      	b.n	80018ca <BusFault_Handler+0x4>

080018cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018d0:	e7fe      	b.n	80018d0 <UsageFault_Handler+0x4>

080018d2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018d2:	b480      	push	{r7}
 80018d4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018d6:	bf00      	nop
 80018d8:	46bd      	mov	sp, r7
 80018da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018de:	4770      	bx	lr

080018e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018e4:	bf00      	nop
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr

080018ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018ee:	b480      	push	{r7}
 80018f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018f2:	bf00      	nop
 80018f4:	46bd      	mov	sp, r7
 80018f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fa:	4770      	bx	lr

080018fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001900:	f000 fa54 	bl	8001dac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001904:	bf00      	nop
 8001906:	bd80      	pop	{r7, pc}

08001908 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800190c:	4802      	ldr	r0, [pc, #8]	; (8001918 <TIM2_IRQHandler+0x10>)
 800190e:	f002 fea5 	bl	800465c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001912:	bf00      	nop
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	200007a8 	.word	0x200007a8

0800191c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001920:	4802      	ldr	r0, [pc, #8]	; (800192c <TIM3_IRQHandler+0x10>)
 8001922:	f002 fe9b 	bl	800465c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001926:	bf00      	nop
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	2000073c 	.word	0x2000073c

08001930 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001934:	4802      	ldr	r0, [pc, #8]	; (8001940 <USART3_IRQHandler+0x10>)
 8001936:	f003 fec7 	bl	80056c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800193a:	bf00      	nop
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	20000268 	.word	0x20000268

08001944 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0
	return 1;
 8001948:	2301      	movs	r3, #1
}
 800194a:	4618      	mov	r0, r3
 800194c:	46bd      	mov	sp, r7
 800194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001952:	4770      	bx	lr

08001954 <_kill>:

int _kill(int pid, int sig)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b082      	sub	sp, #8
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
 800195c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800195e:	f005 fb51 	bl	8007004 <__errno>
 8001962:	4603      	mov	r3, r0
 8001964:	2216      	movs	r2, #22
 8001966:	601a      	str	r2, [r3, #0]
	return -1;
 8001968:	f04f 33ff 	mov.w	r3, #4294967295
}
 800196c:	4618      	mov	r0, r3
 800196e:	3708      	adds	r7, #8
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}

08001974 <_exit>:

void _exit (int status)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800197c:	f04f 31ff 	mov.w	r1, #4294967295
 8001980:	6878      	ldr	r0, [r7, #4]
 8001982:	f7ff ffe7 	bl	8001954 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001986:	e7fe      	b.n	8001986 <_exit+0x12>

08001988 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b086      	sub	sp, #24
 800198c:	af00      	add	r7, sp, #0
 800198e:	60f8      	str	r0, [r7, #12]
 8001990:	60b9      	str	r1, [r7, #8]
 8001992:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001994:	2300      	movs	r3, #0
 8001996:	617b      	str	r3, [r7, #20]
 8001998:	e00a      	b.n	80019b0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800199a:	f3af 8000 	nop.w
 800199e:	4601      	mov	r1, r0
 80019a0:	68bb      	ldr	r3, [r7, #8]
 80019a2:	1c5a      	adds	r2, r3, #1
 80019a4:	60ba      	str	r2, [r7, #8]
 80019a6:	b2ca      	uxtb	r2, r1
 80019a8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019aa:	697b      	ldr	r3, [r7, #20]
 80019ac:	3301      	adds	r3, #1
 80019ae:	617b      	str	r3, [r7, #20]
 80019b0:	697a      	ldr	r2, [r7, #20]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	429a      	cmp	r2, r3
 80019b6:	dbf0      	blt.n	800199a <_read+0x12>
	}

return len;
 80019b8:	687b      	ldr	r3, [r7, #4]
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	3718      	adds	r7, #24
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}

080019c2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80019c2:	b580      	push	{r7, lr}
 80019c4:	b086      	sub	sp, #24
 80019c6:	af00      	add	r7, sp, #0
 80019c8:	60f8      	str	r0, [r7, #12]
 80019ca:	60b9      	str	r1, [r7, #8]
 80019cc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019ce:	2300      	movs	r3, #0
 80019d0:	617b      	str	r3, [r7, #20]
 80019d2:	e009      	b.n	80019e8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	1c5a      	adds	r2, r3, #1
 80019d8:	60ba      	str	r2, [r7, #8]
 80019da:	781b      	ldrb	r3, [r3, #0]
 80019dc:	4618      	mov	r0, r3
 80019de:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019e2:	697b      	ldr	r3, [r7, #20]
 80019e4:	3301      	adds	r3, #1
 80019e6:	617b      	str	r3, [r7, #20]
 80019e8:	697a      	ldr	r2, [r7, #20]
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	429a      	cmp	r2, r3
 80019ee:	dbf1      	blt.n	80019d4 <_write+0x12>
	}
	return len;
 80019f0:	687b      	ldr	r3, [r7, #4]
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	3718      	adds	r7, #24
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}

080019fa <_close>:

int _close(int file)
{
 80019fa:	b480      	push	{r7}
 80019fc:	b083      	sub	sp, #12
 80019fe:	af00      	add	r7, sp, #0
 8001a00:	6078      	str	r0, [r7, #4]
	return -1;
 8001a02:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	370c      	adds	r7, #12
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr

08001a12 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a12:	b480      	push	{r7}
 8001a14:	b083      	sub	sp, #12
 8001a16:	af00      	add	r7, sp, #0
 8001a18:	6078      	str	r0, [r7, #4]
 8001a1a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a22:	605a      	str	r2, [r3, #4]
	return 0;
 8001a24:	2300      	movs	r3, #0
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	370c      	adds	r7, #12
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a30:	4770      	bx	lr

08001a32 <_isatty>:

int _isatty(int file)
{
 8001a32:	b480      	push	{r7}
 8001a34:	b083      	sub	sp, #12
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	6078      	str	r0, [r7, #4]
	return 1;
 8001a3a:	2301      	movs	r3, #1
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	370c      	adds	r7, #12
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr

08001a48 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b085      	sub	sp, #20
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	60f8      	str	r0, [r7, #12]
 8001a50:	60b9      	str	r1, [r7, #8]
 8001a52:	607a      	str	r2, [r7, #4]
	return 0;
 8001a54:	2300      	movs	r3, #0
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3714      	adds	r7, #20
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr
	...

08001a64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b086      	sub	sp, #24
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a6c:	4a14      	ldr	r2, [pc, #80]	; (8001ac0 <_sbrk+0x5c>)
 8001a6e:	4b15      	ldr	r3, [pc, #84]	; (8001ac4 <_sbrk+0x60>)
 8001a70:	1ad3      	subs	r3, r2, r3
 8001a72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a78:	4b13      	ldr	r3, [pc, #76]	; (8001ac8 <_sbrk+0x64>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d102      	bne.n	8001a86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a80:	4b11      	ldr	r3, [pc, #68]	; (8001ac8 <_sbrk+0x64>)
 8001a82:	4a12      	ldr	r2, [pc, #72]	; (8001acc <_sbrk+0x68>)
 8001a84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a86:	4b10      	ldr	r3, [pc, #64]	; (8001ac8 <_sbrk+0x64>)
 8001a88:	681a      	ldr	r2, [r3, #0]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	4413      	add	r3, r2
 8001a8e:	693a      	ldr	r2, [r7, #16]
 8001a90:	429a      	cmp	r2, r3
 8001a92:	d207      	bcs.n	8001aa4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a94:	f005 fab6 	bl	8007004 <__errno>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	220c      	movs	r2, #12
 8001a9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a9e:	f04f 33ff 	mov.w	r3, #4294967295
 8001aa2:	e009      	b.n	8001ab8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001aa4:	4b08      	ldr	r3, [pc, #32]	; (8001ac8 <_sbrk+0x64>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001aaa:	4b07      	ldr	r3, [pc, #28]	; (8001ac8 <_sbrk+0x64>)
 8001aac:	681a      	ldr	r2, [r3, #0]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	4413      	add	r3, r2
 8001ab2:	4a05      	ldr	r2, [pc, #20]	; (8001ac8 <_sbrk+0x64>)
 8001ab4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ab6:	68fb      	ldr	r3, [r7, #12]
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	3718      	adds	r7, #24
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	20050000 	.word	0x20050000
 8001ac4:	00000400 	.word	0x00000400
 8001ac8:	20000210 	.word	0x20000210
 8001acc:	20000808 	.word	0x20000808

08001ad0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ad4:	4b06      	ldr	r3, [pc, #24]	; (8001af0 <SystemInit+0x20>)
 8001ad6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ada:	4a05      	ldr	r2, [pc, #20]	; (8001af0 <SystemInit+0x20>)
 8001adc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ae0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ae4:	bf00      	nop
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr
 8001aee:	bf00      	nop
 8001af0:	e000ed00 	.word	0xe000ed00

08001af4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM2_Init(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b088      	sub	sp, #32
 8001af8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001afa:	f107 0310 	add.w	r3, r7, #16
 8001afe:	2200      	movs	r2, #0
 8001b00:	601a      	str	r2, [r3, #0]
 8001b02:	605a      	str	r2, [r3, #4]
 8001b04:	609a      	str	r2, [r3, #8]
 8001b06:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b08:	1d3b      	adds	r3, r7, #4
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	601a      	str	r2, [r3, #0]
 8001b0e:	605a      	str	r2, [r3, #4]
 8001b10:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b12:	4b1e      	ldr	r3, [pc, #120]	; (8001b8c <MX_TIM2_Init+0x98>)
 8001b14:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b18:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 63999;
 8001b1a:	4b1c      	ldr	r3, [pc, #112]	; (8001b8c <MX_TIM2_Init+0x98>)
 8001b1c:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 8001b20:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b22:	4b1a      	ldr	r3, [pc, #104]	; (8001b8c <MX_TIM2_Init+0x98>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8001b28:	4b18      	ldr	r3, [pc, #96]	; (8001b8c <MX_TIM2_Init+0x98>)
 8001b2a:	2263      	movs	r2, #99	; 0x63
 8001b2c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b2e:	4b17      	ldr	r3, [pc, #92]	; (8001b8c <MX_TIM2_Init+0x98>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b34:	4b15      	ldr	r3, [pc, #84]	; (8001b8c <MX_TIM2_Init+0x98>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001b3a:	4814      	ldr	r0, [pc, #80]	; (8001b8c <MX_TIM2_Init+0x98>)
 8001b3c:	f002 faec 	bl	8004118 <HAL_TIM_Base_Init>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001b46:	f7ff fd4d 	bl	80015e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b4a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b4e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001b50:	f107 0310 	add.w	r3, r7, #16
 8001b54:	4619      	mov	r1, r3
 8001b56:	480d      	ldr	r0, [pc, #52]	; (8001b8c <MX_TIM2_Init+0x98>)
 8001b58:	f002 ffb4 	bl	8004ac4 <HAL_TIM_ConfigClockSource>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d001      	beq.n	8001b66 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001b62:	f7ff fd3f 	bl	80015e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b66:	2300      	movs	r3, #0
 8001b68:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b6e:	1d3b      	adds	r3, r7, #4
 8001b70:	4619      	mov	r1, r3
 8001b72:	4806      	ldr	r0, [pc, #24]	; (8001b8c <MX_TIM2_Init+0x98>)
 8001b74:	f003 fc60 	bl	8005438 <HAL_TIMEx_MasterConfigSynchronization>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d001      	beq.n	8001b82 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001b7e:	f7ff fd31 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001b82:	bf00      	nop
 8001b84:	3720      	adds	r7, #32
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	200007a8 	.word	0x200007a8

08001b90 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM3_Init(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b08a      	sub	sp, #40	; 0x28
 8001b94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b96:	f107 031c 	add.w	r3, r7, #28
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	601a      	str	r2, [r3, #0]
 8001b9e:	605a      	str	r2, [r3, #4]
 8001ba0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ba2:	463b      	mov	r3, r7
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	601a      	str	r2, [r3, #0]
 8001ba8:	605a      	str	r2, [r3, #4]
 8001baa:	609a      	str	r2, [r3, #8]
 8001bac:	60da      	str	r2, [r3, #12]
 8001bae:	611a      	str	r2, [r3, #16]
 8001bb0:	615a      	str	r2, [r3, #20]
 8001bb2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001bb4:	4b21      	ldr	r3, [pc, #132]	; (8001c3c <MX_TIM3_Init+0xac>)
 8001bb6:	4a22      	ldr	r2, [pc, #136]	; (8001c40 <MX_TIM3_Init+0xb0>)
 8001bb8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8001bba:	4b20      	ldr	r3, [pc, #128]	; (8001c3c <MX_TIM3_Init+0xac>)
 8001bbc:	2247      	movs	r2, #71	; 0x47
 8001bbe:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bc0:	4b1e      	ldr	r3, [pc, #120]	; (8001c3c <MX_TIM3_Init+0xac>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8001bc6:	4b1d      	ldr	r3, [pc, #116]	; (8001c3c <MX_TIM3_Init+0xac>)
 8001bc8:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001bcc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bce:	4b1b      	ldr	r3, [pc, #108]	; (8001c3c <MX_TIM3_Init+0xac>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bd4:	4b19      	ldr	r3, [pc, #100]	; (8001c3c <MX_TIM3_Init+0xac>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001bda:	4818      	ldr	r0, [pc, #96]	; (8001c3c <MX_TIM3_Init+0xac>)
 8001bdc:	f002 fb6c 	bl	80042b8 <HAL_TIM_PWM_Init>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d001      	beq.n	8001bea <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8001be6:	f7ff fcfd 	bl	80015e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bea:	2300      	movs	r3, #0
 8001bec:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001bf2:	f107 031c 	add.w	r3, r7, #28
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	4810      	ldr	r0, [pc, #64]	; (8001c3c <MX_TIM3_Init+0xac>)
 8001bfa:	f003 fc1d 	bl	8005438 <HAL_TIMEx_MasterConfigSynchronization>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d001      	beq.n	8001c08 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8001c04:	f7ff fcee 	bl	80015e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c08:	2360      	movs	r3, #96	; 0x60
 8001c0a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 100;
 8001c0c:	2364      	movs	r3, #100	; 0x64
 8001c0e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c10:	2300      	movs	r3, #0
 8001c12:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c14:	2300      	movs	r3, #0
 8001c16:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001c18:	463b      	mov	r3, r7
 8001c1a:	2208      	movs	r2, #8
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	4807      	ldr	r0, [pc, #28]	; (8001c3c <MX_TIM3_Init+0xac>)
 8001c20:	f002 fe3c 	bl	800489c <HAL_TIM_PWM_ConfigChannel>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d001      	beq.n	8001c2e <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8001c2a:	f7ff fcdb 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001c2e:	4803      	ldr	r0, [pc, #12]	; (8001c3c <MX_TIM3_Init+0xac>)
 8001c30:	f7ff fd60 	bl	80016f4 <HAL_TIM_MspPostInit>

}
 8001c34:	bf00      	nop
 8001c36:	3728      	adds	r7, #40	; 0x28
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	2000073c 	.word	0x2000073c
 8001c40:	40000400 	.word	0x40000400

08001c44 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM5_Init(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b088      	sub	sp, #32
 8001c48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c4a:	f107 0310 	add.w	r3, r7, #16
 8001c4e:	2200      	movs	r2, #0
 8001c50:	601a      	str	r2, [r3, #0]
 8001c52:	605a      	str	r2, [r3, #4]
 8001c54:	609a      	str	r2, [r3, #8]
 8001c56:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c58:	1d3b      	adds	r3, r7, #4
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	601a      	str	r2, [r3, #0]
 8001c5e:	605a      	str	r2, [r3, #4]
 8001c60:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001c62:	4b1d      	ldr	r3, [pc, #116]	; (8001cd8 <MX_TIM5_Init+0x94>)
 8001c64:	4a1d      	ldr	r2, [pc, #116]	; (8001cdc <MX_TIM5_Init+0x98>)
 8001c66:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 71;
 8001c68:	4b1b      	ldr	r3, [pc, #108]	; (8001cd8 <MX_TIM5_Init+0x94>)
 8001c6a:	2247      	movs	r2, #71	; 0x47
 8001c6c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c6e:	4b1a      	ldr	r3, [pc, #104]	; (8001cd8 <MX_TIM5_Init+0x94>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001c74:	4b18      	ldr	r3, [pc, #96]	; (8001cd8 <MX_TIM5_Init+0x94>)
 8001c76:	f04f 32ff 	mov.w	r2, #4294967295
 8001c7a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c7c:	4b16      	ldr	r3, [pc, #88]	; (8001cd8 <MX_TIM5_Init+0x94>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c82:	4b15      	ldr	r3, [pc, #84]	; (8001cd8 <MX_TIM5_Init+0x94>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001c88:	4813      	ldr	r0, [pc, #76]	; (8001cd8 <MX_TIM5_Init+0x94>)
 8001c8a:	f002 fa45 	bl	8004118 <HAL_TIM_Base_Init>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d001      	beq.n	8001c98 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8001c94:	f7ff fca6 	bl	80015e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c98:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c9c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001c9e:	f107 0310 	add.w	r3, r7, #16
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	480c      	ldr	r0, [pc, #48]	; (8001cd8 <MX_TIM5_Init+0x94>)
 8001ca6:	f002 ff0d 	bl	8004ac4 <HAL_TIM_ConfigClockSource>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d001      	beq.n	8001cb4 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8001cb0:	f7ff fc98 	bl	80015e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001cbc:	1d3b      	adds	r3, r7, #4
 8001cbe:	4619      	mov	r1, r3
 8001cc0:	4805      	ldr	r0, [pc, #20]	; (8001cd8 <MX_TIM5_Init+0x94>)
 8001cc2:	f003 fbb9 	bl	8005438 <HAL_TIMEx_MasterConfigSynchronization>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d001      	beq.n	8001cd0 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8001ccc:	f7ff fc8a 	bl	80015e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001cd0:	bf00      	nop
 8001cd2:	3720      	adds	r7, #32
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	200006f0 	.word	0x200006f0
 8001cdc:	40000c00 	.word	0x40000c00

08001ce0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001ce0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d18 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ce4:	480d      	ldr	r0, [pc, #52]	; (8001d1c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001ce6:	490e      	ldr	r1, [pc, #56]	; (8001d20 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001ce8:	4a0e      	ldr	r2, [pc, #56]	; (8001d24 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001cea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cec:	e002      	b.n	8001cf4 <LoopCopyDataInit>

08001cee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cf0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cf2:	3304      	adds	r3, #4

08001cf4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cf4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cf6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cf8:	d3f9      	bcc.n	8001cee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cfa:	4a0b      	ldr	r2, [pc, #44]	; (8001d28 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001cfc:	4c0b      	ldr	r4, [pc, #44]	; (8001d2c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001cfe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d00:	e001      	b.n	8001d06 <LoopFillZerobss>

08001d02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d04:	3204      	adds	r2, #4

08001d06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d08:	d3fb      	bcc.n	8001d02 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001d0a:	f7ff fee1 	bl	8001ad0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d0e:	f005 f97f 	bl	8007010 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d12:	f7ff fa61 	bl	80011d8 <main>
  bx  lr    
 8001d16:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001d18:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001d1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d20:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8001d24:	0800c64c 	.word	0x0800c64c
  ldr r2, =_sbss
 8001d28:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8001d2c:	20000808 	.word	0x20000808

08001d30 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d30:	e7fe      	b.n	8001d30 <ADC_IRQHandler>

08001d32 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d32:	b580      	push	{r7, lr}
 8001d34:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d36:	2003      	movs	r0, #3
 8001d38:	f000 f94c 	bl	8001fd4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d3c:	2000      	movs	r0, #0
 8001d3e:	f000 f805 	bl	8001d4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d42:	f7ff fc55 	bl	80015f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d46:	2300      	movs	r3, #0
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	bd80      	pop	{r7, pc}

08001d4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d54:	4b12      	ldr	r3, [pc, #72]	; (8001da0 <HAL_InitTick+0x54>)
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	4b12      	ldr	r3, [pc, #72]	; (8001da4 <HAL_InitTick+0x58>)
 8001d5a:	781b      	ldrb	r3, [r3, #0]
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d62:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d66:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f000 f967 	bl	800203e <HAL_SYSTICK_Config>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d76:	2301      	movs	r3, #1
 8001d78:	e00e      	b.n	8001d98 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2b0f      	cmp	r3, #15
 8001d7e:	d80a      	bhi.n	8001d96 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d80:	2200      	movs	r2, #0
 8001d82:	6879      	ldr	r1, [r7, #4]
 8001d84:	f04f 30ff 	mov.w	r0, #4294967295
 8001d88:	f000 f92f 	bl	8001fea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d8c:	4a06      	ldr	r2, [pc, #24]	; (8001da8 <HAL_InitTick+0x5c>)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d92:	2300      	movs	r3, #0
 8001d94:	e000      	b.n	8001d98 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d96:	2301      	movs	r3, #1
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	3708      	adds	r7, #8
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	20000014 	.word	0x20000014
 8001da4:	2000001c 	.word	0x2000001c
 8001da8:	20000018 	.word	0x20000018

08001dac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001dac:	b480      	push	{r7}
 8001dae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001db0:	4b06      	ldr	r3, [pc, #24]	; (8001dcc <HAL_IncTick+0x20>)
 8001db2:	781b      	ldrb	r3, [r3, #0]
 8001db4:	461a      	mov	r2, r3
 8001db6:	4b06      	ldr	r3, [pc, #24]	; (8001dd0 <HAL_IncTick+0x24>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4413      	add	r3, r2
 8001dbc:	4a04      	ldr	r2, [pc, #16]	; (8001dd0 <HAL_IncTick+0x24>)
 8001dbe:	6013      	str	r3, [r2, #0]
}
 8001dc0:	bf00      	nop
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc8:	4770      	bx	lr
 8001dca:	bf00      	nop
 8001dcc:	2000001c 	.word	0x2000001c
 8001dd0:	200007f4 	.word	0x200007f4

08001dd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	af00      	add	r7, sp, #0
  return uwTick;
 8001dd8:	4b03      	ldr	r3, [pc, #12]	; (8001de8 <HAL_GetTick+0x14>)
 8001dda:	681b      	ldr	r3, [r3, #0]
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr
 8001de6:	bf00      	nop
 8001de8:	200007f4 	.word	0x200007f4

08001dec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b084      	sub	sp, #16
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001df4:	f7ff ffee 	bl	8001dd4 <HAL_GetTick>
 8001df8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e04:	d005      	beq.n	8001e12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e06:	4b0a      	ldr	r3, [pc, #40]	; (8001e30 <HAL_Delay+0x44>)
 8001e08:	781b      	ldrb	r3, [r3, #0]
 8001e0a:	461a      	mov	r2, r3
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	4413      	add	r3, r2
 8001e10:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e12:	bf00      	nop
 8001e14:	f7ff ffde 	bl	8001dd4 <HAL_GetTick>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	68bb      	ldr	r3, [r7, #8]
 8001e1c:	1ad3      	subs	r3, r2, r3
 8001e1e:	68fa      	ldr	r2, [r7, #12]
 8001e20:	429a      	cmp	r2, r3
 8001e22:	d8f7      	bhi.n	8001e14 <HAL_Delay+0x28>
  {
  }
}
 8001e24:	bf00      	nop
 8001e26:	bf00      	nop
 8001e28:	3710      	adds	r7, #16
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	2000001c 	.word	0x2000001c

08001e34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b085      	sub	sp, #20
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	f003 0307 	and.w	r3, r3, #7
 8001e42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e44:	4b0b      	ldr	r3, [pc, #44]	; (8001e74 <__NVIC_SetPriorityGrouping+0x40>)
 8001e46:	68db      	ldr	r3, [r3, #12]
 8001e48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e4a:	68ba      	ldr	r2, [r7, #8]
 8001e4c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e50:	4013      	ands	r3, r2
 8001e52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001e5c:	4b06      	ldr	r3, [pc, #24]	; (8001e78 <__NVIC_SetPriorityGrouping+0x44>)
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e62:	4a04      	ldr	r2, [pc, #16]	; (8001e74 <__NVIC_SetPriorityGrouping+0x40>)
 8001e64:	68bb      	ldr	r3, [r7, #8]
 8001e66:	60d3      	str	r3, [r2, #12]
}
 8001e68:	bf00      	nop
 8001e6a:	3714      	adds	r7, #20
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr
 8001e74:	e000ed00 	.word	0xe000ed00
 8001e78:	05fa0000 	.word	0x05fa0000

08001e7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e80:	4b04      	ldr	r3, [pc, #16]	; (8001e94 <__NVIC_GetPriorityGrouping+0x18>)
 8001e82:	68db      	ldr	r3, [r3, #12]
 8001e84:	0a1b      	lsrs	r3, r3, #8
 8001e86:	f003 0307 	and.w	r3, r3, #7
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e92:	4770      	bx	lr
 8001e94:	e000ed00 	.word	0xe000ed00

08001e98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ea2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	db0b      	blt.n	8001ec2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001eaa:	79fb      	ldrb	r3, [r7, #7]
 8001eac:	f003 021f 	and.w	r2, r3, #31
 8001eb0:	4907      	ldr	r1, [pc, #28]	; (8001ed0 <__NVIC_EnableIRQ+0x38>)
 8001eb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eb6:	095b      	lsrs	r3, r3, #5
 8001eb8:	2001      	movs	r0, #1
 8001eba:	fa00 f202 	lsl.w	r2, r0, r2
 8001ebe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ec2:	bf00      	nop
 8001ec4:	370c      	adds	r7, #12
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr
 8001ece:	bf00      	nop
 8001ed0:	e000e100 	.word	0xe000e100

08001ed4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b083      	sub	sp, #12
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	4603      	mov	r3, r0
 8001edc:	6039      	str	r1, [r7, #0]
 8001ede:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ee0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	db0a      	blt.n	8001efe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	b2da      	uxtb	r2, r3
 8001eec:	490c      	ldr	r1, [pc, #48]	; (8001f20 <__NVIC_SetPriority+0x4c>)
 8001eee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ef2:	0112      	lsls	r2, r2, #4
 8001ef4:	b2d2      	uxtb	r2, r2
 8001ef6:	440b      	add	r3, r1
 8001ef8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001efc:	e00a      	b.n	8001f14 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	b2da      	uxtb	r2, r3
 8001f02:	4908      	ldr	r1, [pc, #32]	; (8001f24 <__NVIC_SetPriority+0x50>)
 8001f04:	79fb      	ldrb	r3, [r7, #7]
 8001f06:	f003 030f 	and.w	r3, r3, #15
 8001f0a:	3b04      	subs	r3, #4
 8001f0c:	0112      	lsls	r2, r2, #4
 8001f0e:	b2d2      	uxtb	r2, r2
 8001f10:	440b      	add	r3, r1
 8001f12:	761a      	strb	r2, [r3, #24]
}
 8001f14:	bf00      	nop
 8001f16:	370c      	adds	r7, #12
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1e:	4770      	bx	lr
 8001f20:	e000e100 	.word	0xe000e100
 8001f24:	e000ed00 	.word	0xe000ed00

08001f28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b089      	sub	sp, #36	; 0x24
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	60f8      	str	r0, [r7, #12]
 8001f30:	60b9      	str	r1, [r7, #8]
 8001f32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	f003 0307 	and.w	r3, r3, #7
 8001f3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f3c:	69fb      	ldr	r3, [r7, #28]
 8001f3e:	f1c3 0307 	rsb	r3, r3, #7
 8001f42:	2b04      	cmp	r3, #4
 8001f44:	bf28      	it	cs
 8001f46:	2304      	movcs	r3, #4
 8001f48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f4a:	69fb      	ldr	r3, [r7, #28]
 8001f4c:	3304      	adds	r3, #4
 8001f4e:	2b06      	cmp	r3, #6
 8001f50:	d902      	bls.n	8001f58 <NVIC_EncodePriority+0x30>
 8001f52:	69fb      	ldr	r3, [r7, #28]
 8001f54:	3b03      	subs	r3, #3
 8001f56:	e000      	b.n	8001f5a <NVIC_EncodePriority+0x32>
 8001f58:	2300      	movs	r3, #0
 8001f5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f5c:	f04f 32ff 	mov.w	r2, #4294967295
 8001f60:	69bb      	ldr	r3, [r7, #24]
 8001f62:	fa02 f303 	lsl.w	r3, r2, r3
 8001f66:	43da      	mvns	r2, r3
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	401a      	ands	r2, r3
 8001f6c:	697b      	ldr	r3, [r7, #20]
 8001f6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f70:	f04f 31ff 	mov.w	r1, #4294967295
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	fa01 f303 	lsl.w	r3, r1, r3
 8001f7a:	43d9      	mvns	r1, r3
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f80:	4313      	orrs	r3, r2
         );
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	3724      	adds	r7, #36	; 0x24
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr
	...

08001f90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b082      	sub	sp, #8
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	3b01      	subs	r3, #1
 8001f9c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001fa0:	d301      	bcc.n	8001fa6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	e00f      	b.n	8001fc6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fa6:	4a0a      	ldr	r2, [pc, #40]	; (8001fd0 <SysTick_Config+0x40>)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	3b01      	subs	r3, #1
 8001fac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fae:	210f      	movs	r1, #15
 8001fb0:	f04f 30ff 	mov.w	r0, #4294967295
 8001fb4:	f7ff ff8e 	bl	8001ed4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fb8:	4b05      	ldr	r3, [pc, #20]	; (8001fd0 <SysTick_Config+0x40>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fbe:	4b04      	ldr	r3, [pc, #16]	; (8001fd0 <SysTick_Config+0x40>)
 8001fc0:	2207      	movs	r2, #7
 8001fc2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fc4:	2300      	movs	r3, #0
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	3708      	adds	r7, #8
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	e000e010 	.word	0xe000e010

08001fd4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b082      	sub	sp, #8
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fdc:	6878      	ldr	r0, [r7, #4]
 8001fde:	f7ff ff29 	bl	8001e34 <__NVIC_SetPriorityGrouping>
}
 8001fe2:	bf00      	nop
 8001fe4:	3708      	adds	r7, #8
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}

08001fea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001fea:	b580      	push	{r7, lr}
 8001fec:	b086      	sub	sp, #24
 8001fee:	af00      	add	r7, sp, #0
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	60b9      	str	r1, [r7, #8]
 8001ff4:	607a      	str	r2, [r7, #4]
 8001ff6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ffc:	f7ff ff3e 	bl	8001e7c <__NVIC_GetPriorityGrouping>
 8002000:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002002:	687a      	ldr	r2, [r7, #4]
 8002004:	68b9      	ldr	r1, [r7, #8]
 8002006:	6978      	ldr	r0, [r7, #20]
 8002008:	f7ff ff8e 	bl	8001f28 <NVIC_EncodePriority>
 800200c:	4602      	mov	r2, r0
 800200e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002012:	4611      	mov	r1, r2
 8002014:	4618      	mov	r0, r3
 8002016:	f7ff ff5d 	bl	8001ed4 <__NVIC_SetPriority>
}
 800201a:	bf00      	nop
 800201c:	3718      	adds	r7, #24
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}

08002022 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002022:	b580      	push	{r7, lr}
 8002024:	b082      	sub	sp, #8
 8002026:	af00      	add	r7, sp, #0
 8002028:	4603      	mov	r3, r0
 800202a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800202c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002030:	4618      	mov	r0, r3
 8002032:	f7ff ff31 	bl	8001e98 <__NVIC_EnableIRQ>
}
 8002036:	bf00      	nop
 8002038:	3708      	adds	r7, #8
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}

0800203e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800203e:	b580      	push	{r7, lr}
 8002040:	b082      	sub	sp, #8
 8002042:	af00      	add	r7, sp, #0
 8002044:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002046:	6878      	ldr	r0, [r7, #4]
 8002048:	f7ff ffa2 	bl	8001f90 <SysTick_Config>
 800204c:	4603      	mov	r3, r0
}
 800204e:	4618      	mov	r0, r3
 8002050:	3708      	adds	r7, #8
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}

08002056 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002056:	b580      	push	{r7, lr}
 8002058:	b084      	sub	sp, #16
 800205a:	af00      	add	r7, sp, #0
 800205c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002062:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002064:	f7ff feb6 	bl	8001dd4 <HAL_GetTick>
 8002068:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002070:	b2db      	uxtb	r3, r3
 8002072:	2b02      	cmp	r3, #2
 8002074:	d008      	beq.n	8002088 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2280      	movs	r2, #128	; 0x80
 800207a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2200      	movs	r2, #0
 8002080:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002084:	2301      	movs	r3, #1
 8002086:	e052      	b.n	800212e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	681a      	ldr	r2, [r3, #0]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f022 0216 	bic.w	r2, r2, #22
 8002096:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	695a      	ldr	r2, [r3, #20]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80020a6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d103      	bne.n	80020b8 <HAL_DMA_Abort+0x62>
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d007      	beq.n	80020c8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	681a      	ldr	r2, [r3, #0]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f022 0208 	bic.w	r2, r2, #8
 80020c6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f022 0201 	bic.w	r2, r2, #1
 80020d6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020d8:	e013      	b.n	8002102 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80020da:	f7ff fe7b 	bl	8001dd4 <HAL_GetTick>
 80020de:	4602      	mov	r2, r0
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	1ad3      	subs	r3, r2, r3
 80020e4:	2b05      	cmp	r3, #5
 80020e6:	d90c      	bls.n	8002102 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2220      	movs	r2, #32
 80020ec:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2203      	movs	r2, #3
 80020f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2200      	movs	r2, #0
 80020fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 80020fe:	2303      	movs	r3, #3
 8002100:	e015      	b.n	800212e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f003 0301 	and.w	r3, r3, #1
 800210c:	2b00      	cmp	r3, #0
 800210e:	d1e4      	bne.n	80020da <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002114:	223f      	movs	r2, #63	; 0x3f
 8002116:	409a      	lsls	r2, r3
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2201      	movs	r2, #1
 8002120:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2200      	movs	r2, #0
 8002128:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 800212c:	2300      	movs	r3, #0
}
 800212e:	4618      	mov	r0, r3
 8002130:	3710      	adds	r7, #16
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}

08002136 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002136:	b480      	push	{r7}
 8002138:	b083      	sub	sp, #12
 800213a:	af00      	add	r7, sp, #0
 800213c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002144:	b2db      	uxtb	r3, r3
 8002146:	2b02      	cmp	r3, #2
 8002148:	d004      	beq.n	8002154 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2280      	movs	r2, #128	; 0x80
 800214e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002150:	2301      	movs	r3, #1
 8002152:	e00c      	b.n	800216e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2205      	movs	r2, #5
 8002158:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	681a      	ldr	r2, [r3, #0]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f022 0201 	bic.w	r2, r2, #1
 800216a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800216c:	2300      	movs	r3, #0
}
 800216e:	4618      	mov	r0, r3
 8002170:	370c      	adds	r7, #12
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr
	...

0800217c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800217c:	b480      	push	{r7}
 800217e:	b089      	sub	sp, #36	; 0x24
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
 8002184:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002186:	2300      	movs	r3, #0
 8002188:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800218a:	2300      	movs	r3, #0
 800218c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800218e:	2300      	movs	r3, #0
 8002190:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002192:	2300      	movs	r3, #0
 8002194:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002196:	2300      	movs	r3, #0
 8002198:	61fb      	str	r3, [r7, #28]
 800219a:	e175      	b.n	8002488 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800219c:	2201      	movs	r2, #1
 800219e:	69fb      	ldr	r3, [r7, #28]
 80021a0:	fa02 f303 	lsl.w	r3, r2, r3
 80021a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	697a      	ldr	r2, [r7, #20]
 80021ac:	4013      	ands	r3, r2
 80021ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80021b0:	693a      	ldr	r2, [r7, #16]
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	429a      	cmp	r2, r3
 80021b6:	f040 8164 	bne.w	8002482 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	f003 0303 	and.w	r3, r3, #3
 80021c2:	2b01      	cmp	r3, #1
 80021c4:	d005      	beq.n	80021d2 <HAL_GPIO_Init+0x56>
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	f003 0303 	and.w	r3, r3, #3
 80021ce:	2b02      	cmp	r3, #2
 80021d0:	d130      	bne.n	8002234 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	689b      	ldr	r3, [r3, #8]
 80021d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80021d8:	69fb      	ldr	r3, [r7, #28]
 80021da:	005b      	lsls	r3, r3, #1
 80021dc:	2203      	movs	r2, #3
 80021de:	fa02 f303 	lsl.w	r3, r2, r3
 80021e2:	43db      	mvns	r3, r3
 80021e4:	69ba      	ldr	r2, [r7, #24]
 80021e6:	4013      	ands	r3, r2
 80021e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	68da      	ldr	r2, [r3, #12]
 80021ee:	69fb      	ldr	r3, [r7, #28]
 80021f0:	005b      	lsls	r3, r3, #1
 80021f2:	fa02 f303 	lsl.w	r3, r2, r3
 80021f6:	69ba      	ldr	r2, [r7, #24]
 80021f8:	4313      	orrs	r3, r2
 80021fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	69ba      	ldr	r2, [r7, #24]
 8002200:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002208:	2201      	movs	r2, #1
 800220a:	69fb      	ldr	r3, [r7, #28]
 800220c:	fa02 f303 	lsl.w	r3, r2, r3
 8002210:	43db      	mvns	r3, r3
 8002212:	69ba      	ldr	r2, [r7, #24]
 8002214:	4013      	ands	r3, r2
 8002216:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	091b      	lsrs	r3, r3, #4
 800221e:	f003 0201 	and.w	r2, r3, #1
 8002222:	69fb      	ldr	r3, [r7, #28]
 8002224:	fa02 f303 	lsl.w	r3, r2, r3
 8002228:	69ba      	ldr	r2, [r7, #24]
 800222a:	4313      	orrs	r3, r2
 800222c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	69ba      	ldr	r2, [r7, #24]
 8002232:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	f003 0303 	and.w	r3, r3, #3
 800223c:	2b03      	cmp	r3, #3
 800223e:	d017      	beq.n	8002270 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	68db      	ldr	r3, [r3, #12]
 8002244:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002246:	69fb      	ldr	r3, [r7, #28]
 8002248:	005b      	lsls	r3, r3, #1
 800224a:	2203      	movs	r2, #3
 800224c:	fa02 f303 	lsl.w	r3, r2, r3
 8002250:	43db      	mvns	r3, r3
 8002252:	69ba      	ldr	r2, [r7, #24]
 8002254:	4013      	ands	r3, r2
 8002256:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	689a      	ldr	r2, [r3, #8]
 800225c:	69fb      	ldr	r3, [r7, #28]
 800225e:	005b      	lsls	r3, r3, #1
 8002260:	fa02 f303 	lsl.w	r3, r2, r3
 8002264:	69ba      	ldr	r2, [r7, #24]
 8002266:	4313      	orrs	r3, r2
 8002268:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	69ba      	ldr	r2, [r7, #24]
 800226e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	f003 0303 	and.w	r3, r3, #3
 8002278:	2b02      	cmp	r3, #2
 800227a:	d123      	bne.n	80022c4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800227c:	69fb      	ldr	r3, [r7, #28]
 800227e:	08da      	lsrs	r2, r3, #3
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	3208      	adds	r2, #8
 8002284:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002288:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	f003 0307 	and.w	r3, r3, #7
 8002290:	009b      	lsls	r3, r3, #2
 8002292:	220f      	movs	r2, #15
 8002294:	fa02 f303 	lsl.w	r3, r2, r3
 8002298:	43db      	mvns	r3, r3
 800229a:	69ba      	ldr	r2, [r7, #24]
 800229c:	4013      	ands	r3, r2
 800229e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	691a      	ldr	r2, [r3, #16]
 80022a4:	69fb      	ldr	r3, [r7, #28]
 80022a6:	f003 0307 	and.w	r3, r3, #7
 80022aa:	009b      	lsls	r3, r3, #2
 80022ac:	fa02 f303 	lsl.w	r3, r2, r3
 80022b0:	69ba      	ldr	r2, [r7, #24]
 80022b2:	4313      	orrs	r3, r2
 80022b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80022b6:	69fb      	ldr	r3, [r7, #28]
 80022b8:	08da      	lsrs	r2, r3, #3
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	3208      	adds	r2, #8
 80022be:	69b9      	ldr	r1, [r7, #24]
 80022c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80022ca:	69fb      	ldr	r3, [r7, #28]
 80022cc:	005b      	lsls	r3, r3, #1
 80022ce:	2203      	movs	r2, #3
 80022d0:	fa02 f303 	lsl.w	r3, r2, r3
 80022d4:	43db      	mvns	r3, r3
 80022d6:	69ba      	ldr	r2, [r7, #24]
 80022d8:	4013      	ands	r3, r2
 80022da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	f003 0203 	and.w	r2, r3, #3
 80022e4:	69fb      	ldr	r3, [r7, #28]
 80022e6:	005b      	lsls	r3, r3, #1
 80022e8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ec:	69ba      	ldr	r2, [r7, #24]
 80022ee:	4313      	orrs	r3, r2
 80022f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	69ba      	ldr	r2, [r7, #24]
 80022f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002300:	2b00      	cmp	r3, #0
 8002302:	f000 80be 	beq.w	8002482 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002306:	4b66      	ldr	r3, [pc, #408]	; (80024a0 <HAL_GPIO_Init+0x324>)
 8002308:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800230a:	4a65      	ldr	r2, [pc, #404]	; (80024a0 <HAL_GPIO_Init+0x324>)
 800230c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002310:	6453      	str	r3, [r2, #68]	; 0x44
 8002312:	4b63      	ldr	r3, [pc, #396]	; (80024a0 <HAL_GPIO_Init+0x324>)
 8002314:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002316:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800231a:	60fb      	str	r3, [r7, #12]
 800231c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800231e:	4a61      	ldr	r2, [pc, #388]	; (80024a4 <HAL_GPIO_Init+0x328>)
 8002320:	69fb      	ldr	r3, [r7, #28]
 8002322:	089b      	lsrs	r3, r3, #2
 8002324:	3302      	adds	r3, #2
 8002326:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800232a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800232c:	69fb      	ldr	r3, [r7, #28]
 800232e:	f003 0303 	and.w	r3, r3, #3
 8002332:	009b      	lsls	r3, r3, #2
 8002334:	220f      	movs	r2, #15
 8002336:	fa02 f303 	lsl.w	r3, r2, r3
 800233a:	43db      	mvns	r3, r3
 800233c:	69ba      	ldr	r2, [r7, #24]
 800233e:	4013      	ands	r3, r2
 8002340:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	4a58      	ldr	r2, [pc, #352]	; (80024a8 <HAL_GPIO_Init+0x32c>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d037      	beq.n	80023ba <HAL_GPIO_Init+0x23e>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	4a57      	ldr	r2, [pc, #348]	; (80024ac <HAL_GPIO_Init+0x330>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d031      	beq.n	80023b6 <HAL_GPIO_Init+0x23a>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	4a56      	ldr	r2, [pc, #344]	; (80024b0 <HAL_GPIO_Init+0x334>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d02b      	beq.n	80023b2 <HAL_GPIO_Init+0x236>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	4a55      	ldr	r2, [pc, #340]	; (80024b4 <HAL_GPIO_Init+0x338>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d025      	beq.n	80023ae <HAL_GPIO_Init+0x232>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	4a54      	ldr	r2, [pc, #336]	; (80024b8 <HAL_GPIO_Init+0x33c>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d01f      	beq.n	80023aa <HAL_GPIO_Init+0x22e>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	4a53      	ldr	r2, [pc, #332]	; (80024bc <HAL_GPIO_Init+0x340>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d019      	beq.n	80023a6 <HAL_GPIO_Init+0x22a>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	4a52      	ldr	r2, [pc, #328]	; (80024c0 <HAL_GPIO_Init+0x344>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d013      	beq.n	80023a2 <HAL_GPIO_Init+0x226>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	4a51      	ldr	r2, [pc, #324]	; (80024c4 <HAL_GPIO_Init+0x348>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d00d      	beq.n	800239e <HAL_GPIO_Init+0x222>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	4a50      	ldr	r2, [pc, #320]	; (80024c8 <HAL_GPIO_Init+0x34c>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d007      	beq.n	800239a <HAL_GPIO_Init+0x21e>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	4a4f      	ldr	r2, [pc, #316]	; (80024cc <HAL_GPIO_Init+0x350>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d101      	bne.n	8002396 <HAL_GPIO_Init+0x21a>
 8002392:	2309      	movs	r3, #9
 8002394:	e012      	b.n	80023bc <HAL_GPIO_Init+0x240>
 8002396:	230a      	movs	r3, #10
 8002398:	e010      	b.n	80023bc <HAL_GPIO_Init+0x240>
 800239a:	2308      	movs	r3, #8
 800239c:	e00e      	b.n	80023bc <HAL_GPIO_Init+0x240>
 800239e:	2307      	movs	r3, #7
 80023a0:	e00c      	b.n	80023bc <HAL_GPIO_Init+0x240>
 80023a2:	2306      	movs	r3, #6
 80023a4:	e00a      	b.n	80023bc <HAL_GPIO_Init+0x240>
 80023a6:	2305      	movs	r3, #5
 80023a8:	e008      	b.n	80023bc <HAL_GPIO_Init+0x240>
 80023aa:	2304      	movs	r3, #4
 80023ac:	e006      	b.n	80023bc <HAL_GPIO_Init+0x240>
 80023ae:	2303      	movs	r3, #3
 80023b0:	e004      	b.n	80023bc <HAL_GPIO_Init+0x240>
 80023b2:	2302      	movs	r3, #2
 80023b4:	e002      	b.n	80023bc <HAL_GPIO_Init+0x240>
 80023b6:	2301      	movs	r3, #1
 80023b8:	e000      	b.n	80023bc <HAL_GPIO_Init+0x240>
 80023ba:	2300      	movs	r3, #0
 80023bc:	69fa      	ldr	r2, [r7, #28]
 80023be:	f002 0203 	and.w	r2, r2, #3
 80023c2:	0092      	lsls	r2, r2, #2
 80023c4:	4093      	lsls	r3, r2
 80023c6:	69ba      	ldr	r2, [r7, #24]
 80023c8:	4313      	orrs	r3, r2
 80023ca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80023cc:	4935      	ldr	r1, [pc, #212]	; (80024a4 <HAL_GPIO_Init+0x328>)
 80023ce:	69fb      	ldr	r3, [r7, #28]
 80023d0:	089b      	lsrs	r3, r3, #2
 80023d2:	3302      	adds	r3, #2
 80023d4:	69ba      	ldr	r2, [r7, #24]
 80023d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80023da:	4b3d      	ldr	r3, [pc, #244]	; (80024d0 <HAL_GPIO_Init+0x354>)
 80023dc:	689b      	ldr	r3, [r3, #8]
 80023de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023e0:	693b      	ldr	r3, [r7, #16]
 80023e2:	43db      	mvns	r3, r3
 80023e4:	69ba      	ldr	r2, [r7, #24]
 80023e6:	4013      	ands	r3, r2
 80023e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d003      	beq.n	80023fe <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80023f6:	69ba      	ldr	r2, [r7, #24]
 80023f8:	693b      	ldr	r3, [r7, #16]
 80023fa:	4313      	orrs	r3, r2
 80023fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80023fe:	4a34      	ldr	r2, [pc, #208]	; (80024d0 <HAL_GPIO_Init+0x354>)
 8002400:	69bb      	ldr	r3, [r7, #24]
 8002402:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002404:	4b32      	ldr	r3, [pc, #200]	; (80024d0 <HAL_GPIO_Init+0x354>)
 8002406:	68db      	ldr	r3, [r3, #12]
 8002408:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	43db      	mvns	r3, r3
 800240e:	69ba      	ldr	r2, [r7, #24]
 8002410:	4013      	ands	r3, r2
 8002412:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800241c:	2b00      	cmp	r3, #0
 800241e:	d003      	beq.n	8002428 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002420:	69ba      	ldr	r2, [r7, #24]
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	4313      	orrs	r3, r2
 8002426:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002428:	4a29      	ldr	r2, [pc, #164]	; (80024d0 <HAL_GPIO_Init+0x354>)
 800242a:	69bb      	ldr	r3, [r7, #24]
 800242c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800242e:	4b28      	ldr	r3, [pc, #160]	; (80024d0 <HAL_GPIO_Init+0x354>)
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002434:	693b      	ldr	r3, [r7, #16]
 8002436:	43db      	mvns	r3, r3
 8002438:	69ba      	ldr	r2, [r7, #24]
 800243a:	4013      	ands	r3, r2
 800243c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002446:	2b00      	cmp	r3, #0
 8002448:	d003      	beq.n	8002452 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800244a:	69ba      	ldr	r2, [r7, #24]
 800244c:	693b      	ldr	r3, [r7, #16]
 800244e:	4313      	orrs	r3, r2
 8002450:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002452:	4a1f      	ldr	r2, [pc, #124]	; (80024d0 <HAL_GPIO_Init+0x354>)
 8002454:	69bb      	ldr	r3, [r7, #24]
 8002456:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002458:	4b1d      	ldr	r3, [pc, #116]	; (80024d0 <HAL_GPIO_Init+0x354>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800245e:	693b      	ldr	r3, [r7, #16]
 8002460:	43db      	mvns	r3, r3
 8002462:	69ba      	ldr	r2, [r7, #24]
 8002464:	4013      	ands	r3, r2
 8002466:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002470:	2b00      	cmp	r3, #0
 8002472:	d003      	beq.n	800247c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002474:	69ba      	ldr	r2, [r7, #24]
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	4313      	orrs	r3, r2
 800247a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800247c:	4a14      	ldr	r2, [pc, #80]	; (80024d0 <HAL_GPIO_Init+0x354>)
 800247e:	69bb      	ldr	r3, [r7, #24]
 8002480:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002482:	69fb      	ldr	r3, [r7, #28]
 8002484:	3301      	adds	r3, #1
 8002486:	61fb      	str	r3, [r7, #28]
 8002488:	69fb      	ldr	r3, [r7, #28]
 800248a:	2b0f      	cmp	r3, #15
 800248c:	f67f ae86 	bls.w	800219c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002490:	bf00      	nop
 8002492:	bf00      	nop
 8002494:	3724      	adds	r7, #36	; 0x24
 8002496:	46bd      	mov	sp, r7
 8002498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249c:	4770      	bx	lr
 800249e:	bf00      	nop
 80024a0:	40023800 	.word	0x40023800
 80024a4:	40013800 	.word	0x40013800
 80024a8:	40020000 	.word	0x40020000
 80024ac:	40020400 	.word	0x40020400
 80024b0:	40020800 	.word	0x40020800
 80024b4:	40020c00 	.word	0x40020c00
 80024b8:	40021000 	.word	0x40021000
 80024bc:	40021400 	.word	0x40021400
 80024c0:	40021800 	.word	0x40021800
 80024c4:	40021c00 	.word	0x40021c00
 80024c8:	40022000 	.word	0x40022000
 80024cc:	40022400 	.word	0x40022400
 80024d0:	40013c00 	.word	0x40013c00

080024d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b083      	sub	sp, #12
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
 80024dc:	460b      	mov	r3, r1
 80024de:	807b      	strh	r3, [r7, #2]
 80024e0:	4613      	mov	r3, r2
 80024e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80024e4:	787b      	ldrb	r3, [r7, #1]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d003      	beq.n	80024f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80024ea:	887a      	ldrh	r2, [r7, #2]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80024f0:	e003      	b.n	80024fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80024f2:	887b      	ldrh	r3, [r7, #2]
 80024f4:	041a      	lsls	r2, r3, #16
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	619a      	str	r2, [r3, #24]
}
 80024fa:	bf00      	nop
 80024fc:	370c      	adds	r7, #12
 80024fe:	46bd      	mov	sp, r7
 8002500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002504:	4770      	bx	lr
	...

08002508 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d101      	bne.n	800251a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	e07f      	b.n	800261a <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002520:	b2db      	uxtb	r3, r3
 8002522:	2b00      	cmp	r3, #0
 8002524:	d106      	bne.n	8002534 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2200      	movs	r2, #0
 800252a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800252e:	6878      	ldr	r0, [r7, #4]
 8002530:	f7fe fde2 	bl	80010f8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2224      	movs	r2, #36	; 0x24
 8002538:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	681a      	ldr	r2, [r3, #0]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f022 0201 	bic.w	r2, r2, #1
 800254a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	685a      	ldr	r2, [r3, #4]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002558:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	689a      	ldr	r2, [r3, #8]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002568:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	68db      	ldr	r3, [r3, #12]
 800256e:	2b01      	cmp	r3, #1
 8002570:	d107      	bne.n	8002582 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	689a      	ldr	r2, [r3, #8]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800257e:	609a      	str	r2, [r3, #8]
 8002580:	e006      	b.n	8002590 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	689a      	ldr	r2, [r3, #8]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800258e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	68db      	ldr	r3, [r3, #12]
 8002594:	2b02      	cmp	r3, #2
 8002596:	d104      	bne.n	80025a2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80025a0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	6859      	ldr	r1, [r3, #4]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	4b1d      	ldr	r3, [pc, #116]	; (8002624 <HAL_I2C_Init+0x11c>)
 80025ae:	430b      	orrs	r3, r1
 80025b0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	68da      	ldr	r2, [r3, #12]
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80025c0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	691a      	ldr	r2, [r3, #16]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	695b      	ldr	r3, [r3, #20]
 80025ca:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	699b      	ldr	r3, [r3, #24]
 80025d2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	430a      	orrs	r2, r1
 80025da:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	69d9      	ldr	r1, [r3, #28]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6a1a      	ldr	r2, [r3, #32]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	430a      	orrs	r2, r1
 80025ea:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	681a      	ldr	r2, [r3, #0]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f042 0201 	orr.w	r2, r2, #1
 80025fa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2200      	movs	r2, #0
 8002600:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2220      	movs	r2, #32
 8002606:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2200      	movs	r2, #0
 800260e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2200      	movs	r2, #0
 8002614:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002618:	2300      	movs	r3, #0
}
 800261a:	4618      	mov	r0, r3
 800261c:	3708      	adds	r7, #8
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	02008000 	.word	0x02008000

08002628 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b088      	sub	sp, #32
 800262c:	af02      	add	r7, sp, #8
 800262e:	60f8      	str	r0, [r7, #12]
 8002630:	607a      	str	r2, [r7, #4]
 8002632:	461a      	mov	r2, r3
 8002634:	460b      	mov	r3, r1
 8002636:	817b      	strh	r3, [r7, #10]
 8002638:	4613      	mov	r3, r2
 800263a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002642:	b2db      	uxtb	r3, r3
 8002644:	2b20      	cmp	r3, #32
 8002646:	f040 80da 	bne.w	80027fe <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002650:	2b01      	cmp	r3, #1
 8002652:	d101      	bne.n	8002658 <HAL_I2C_Master_Transmit+0x30>
 8002654:	2302      	movs	r3, #2
 8002656:	e0d3      	b.n	8002800 <HAL_I2C_Master_Transmit+0x1d8>
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	2201      	movs	r2, #1
 800265c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002660:	f7ff fbb8 	bl	8001dd4 <HAL_GetTick>
 8002664:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	9300      	str	r3, [sp, #0]
 800266a:	2319      	movs	r3, #25
 800266c:	2201      	movs	r2, #1
 800266e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002672:	68f8      	ldr	r0, [r7, #12]
 8002674:	f000 f8f0 	bl	8002858 <I2C_WaitOnFlagUntilTimeout>
 8002678:	4603      	mov	r3, r0
 800267a:	2b00      	cmp	r3, #0
 800267c:	d001      	beq.n	8002682 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800267e:	2301      	movs	r3, #1
 8002680:	e0be      	b.n	8002800 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	2221      	movs	r2, #33	; 0x21
 8002686:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	2210      	movs	r2, #16
 800268e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	2200      	movs	r2, #0
 8002696:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	687a      	ldr	r2, [r7, #4]
 800269c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	893a      	ldrh	r2, [r7, #8]
 80026a2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	2200      	movs	r2, #0
 80026a8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026ae:	b29b      	uxth	r3, r3
 80026b0:	2bff      	cmp	r3, #255	; 0xff
 80026b2:	d90e      	bls.n	80026d2 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	22ff      	movs	r2, #255	; 0xff
 80026b8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026be:	b2da      	uxtb	r2, r3
 80026c0:	8979      	ldrh	r1, [r7, #10]
 80026c2:	4b51      	ldr	r3, [pc, #324]	; (8002808 <HAL_I2C_Master_Transmit+0x1e0>)
 80026c4:	9300      	str	r3, [sp, #0]
 80026c6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80026ca:	68f8      	ldr	r0, [r7, #12]
 80026cc:	f000 fa6c 	bl	8002ba8 <I2C_TransferConfig>
 80026d0:	e06c      	b.n	80027ac <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026d6:	b29a      	uxth	r2, r3
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026e0:	b2da      	uxtb	r2, r3
 80026e2:	8979      	ldrh	r1, [r7, #10]
 80026e4:	4b48      	ldr	r3, [pc, #288]	; (8002808 <HAL_I2C_Master_Transmit+0x1e0>)
 80026e6:	9300      	str	r3, [sp, #0]
 80026e8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80026ec:	68f8      	ldr	r0, [r7, #12]
 80026ee:	f000 fa5b 	bl	8002ba8 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80026f2:	e05b      	b.n	80027ac <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026f4:	697a      	ldr	r2, [r7, #20]
 80026f6:	6a39      	ldr	r1, [r7, #32]
 80026f8:	68f8      	ldr	r0, [r7, #12]
 80026fa:	f000 f8ed 	bl	80028d8 <I2C_WaitOnTXISFlagUntilTimeout>
 80026fe:	4603      	mov	r3, r0
 8002700:	2b00      	cmp	r3, #0
 8002702:	d001      	beq.n	8002708 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	e07b      	b.n	8002800 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800270c:	781a      	ldrb	r2, [r3, #0]
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002718:	1c5a      	adds	r2, r3, #1
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002722:	b29b      	uxth	r3, r3
 8002724:	3b01      	subs	r3, #1
 8002726:	b29a      	uxth	r2, r3
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002730:	3b01      	subs	r3, #1
 8002732:	b29a      	uxth	r2, r3
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800273c:	b29b      	uxth	r3, r3
 800273e:	2b00      	cmp	r3, #0
 8002740:	d034      	beq.n	80027ac <HAL_I2C_Master_Transmit+0x184>
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002746:	2b00      	cmp	r3, #0
 8002748:	d130      	bne.n	80027ac <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800274a:	697b      	ldr	r3, [r7, #20]
 800274c:	9300      	str	r3, [sp, #0]
 800274e:	6a3b      	ldr	r3, [r7, #32]
 8002750:	2200      	movs	r2, #0
 8002752:	2180      	movs	r1, #128	; 0x80
 8002754:	68f8      	ldr	r0, [r7, #12]
 8002756:	f000 f87f 	bl	8002858 <I2C_WaitOnFlagUntilTimeout>
 800275a:	4603      	mov	r3, r0
 800275c:	2b00      	cmp	r3, #0
 800275e:	d001      	beq.n	8002764 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8002760:	2301      	movs	r3, #1
 8002762:	e04d      	b.n	8002800 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002768:	b29b      	uxth	r3, r3
 800276a:	2bff      	cmp	r3, #255	; 0xff
 800276c:	d90e      	bls.n	800278c <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	22ff      	movs	r2, #255	; 0xff
 8002772:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002778:	b2da      	uxtb	r2, r3
 800277a:	8979      	ldrh	r1, [r7, #10]
 800277c:	2300      	movs	r3, #0
 800277e:	9300      	str	r3, [sp, #0]
 8002780:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002784:	68f8      	ldr	r0, [r7, #12]
 8002786:	f000 fa0f 	bl	8002ba8 <I2C_TransferConfig>
 800278a:	e00f      	b.n	80027ac <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002790:	b29a      	uxth	r2, r3
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800279a:	b2da      	uxtb	r2, r3
 800279c:	8979      	ldrh	r1, [r7, #10]
 800279e:	2300      	movs	r3, #0
 80027a0:	9300      	str	r3, [sp, #0]
 80027a2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80027a6:	68f8      	ldr	r0, [r7, #12]
 80027a8:	f000 f9fe 	bl	8002ba8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027b0:	b29b      	uxth	r3, r3
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d19e      	bne.n	80026f4 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027b6:	697a      	ldr	r2, [r7, #20]
 80027b8:	6a39      	ldr	r1, [r7, #32]
 80027ba:	68f8      	ldr	r0, [r7, #12]
 80027bc:	f000 f8cc 	bl	8002958 <I2C_WaitOnSTOPFlagUntilTimeout>
 80027c0:	4603      	mov	r3, r0
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d001      	beq.n	80027ca <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80027c6:	2301      	movs	r3, #1
 80027c8:	e01a      	b.n	8002800 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	2220      	movs	r2, #32
 80027d0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	6859      	ldr	r1, [r3, #4]
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681a      	ldr	r2, [r3, #0]
 80027dc:	4b0b      	ldr	r3, [pc, #44]	; (800280c <HAL_I2C_Master_Transmit+0x1e4>)
 80027de:	400b      	ands	r3, r1
 80027e0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2220      	movs	r2, #32
 80027e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	2200      	movs	r2, #0
 80027ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	2200      	movs	r2, #0
 80027f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80027fa:	2300      	movs	r3, #0
 80027fc:	e000      	b.n	8002800 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80027fe:	2302      	movs	r3, #2
  }
}
 8002800:	4618      	mov	r0, r3
 8002802:	3718      	adds	r7, #24
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}
 8002808:	80002000 	.word	0x80002000
 800280c:	fe00e800 	.word	0xfe00e800

08002810 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002810:	b480      	push	{r7}
 8002812:	b083      	sub	sp, #12
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	699b      	ldr	r3, [r3, #24]
 800281e:	f003 0302 	and.w	r3, r3, #2
 8002822:	2b02      	cmp	r3, #2
 8002824:	d103      	bne.n	800282e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	2200      	movs	r2, #0
 800282c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	699b      	ldr	r3, [r3, #24]
 8002834:	f003 0301 	and.w	r3, r3, #1
 8002838:	2b01      	cmp	r3, #1
 800283a:	d007      	beq.n	800284c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	699a      	ldr	r2, [r3, #24]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f042 0201 	orr.w	r2, r2, #1
 800284a:	619a      	str	r2, [r3, #24]
  }
}
 800284c:	bf00      	nop
 800284e:	370c      	adds	r7, #12
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr

08002858 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b084      	sub	sp, #16
 800285c:	af00      	add	r7, sp, #0
 800285e:	60f8      	str	r0, [r7, #12]
 8002860:	60b9      	str	r1, [r7, #8]
 8002862:	603b      	str	r3, [r7, #0]
 8002864:	4613      	mov	r3, r2
 8002866:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002868:	e022      	b.n	80028b0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002870:	d01e      	beq.n	80028b0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002872:	f7ff faaf 	bl	8001dd4 <HAL_GetTick>
 8002876:	4602      	mov	r2, r0
 8002878:	69bb      	ldr	r3, [r7, #24]
 800287a:	1ad3      	subs	r3, r2, r3
 800287c:	683a      	ldr	r2, [r7, #0]
 800287e:	429a      	cmp	r2, r3
 8002880:	d302      	bcc.n	8002888 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d113      	bne.n	80028b0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800288c:	f043 0220 	orr.w	r2, r3, #32
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	2220      	movs	r2, #32
 8002898:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	2200      	movs	r2, #0
 80028a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	2200      	movs	r2, #0
 80028a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80028ac:	2301      	movs	r3, #1
 80028ae:	e00f      	b.n	80028d0 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	699a      	ldr	r2, [r3, #24]
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	4013      	ands	r3, r2
 80028ba:	68ba      	ldr	r2, [r7, #8]
 80028bc:	429a      	cmp	r2, r3
 80028be:	bf0c      	ite	eq
 80028c0:	2301      	moveq	r3, #1
 80028c2:	2300      	movne	r3, #0
 80028c4:	b2db      	uxtb	r3, r3
 80028c6:	461a      	mov	r2, r3
 80028c8:	79fb      	ldrb	r3, [r7, #7]
 80028ca:	429a      	cmp	r2, r3
 80028cc:	d0cd      	beq.n	800286a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80028ce:	2300      	movs	r3, #0
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	3710      	adds	r7, #16
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}

080028d8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b084      	sub	sp, #16
 80028dc:	af00      	add	r7, sp, #0
 80028de:	60f8      	str	r0, [r7, #12]
 80028e0:	60b9      	str	r1, [r7, #8]
 80028e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80028e4:	e02c      	b.n	8002940 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80028e6:	687a      	ldr	r2, [r7, #4]
 80028e8:	68b9      	ldr	r1, [r7, #8]
 80028ea:	68f8      	ldr	r0, [r7, #12]
 80028ec:	f000 f870 	bl	80029d0 <I2C_IsErrorOccurred>
 80028f0:	4603      	mov	r3, r0
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d001      	beq.n	80028fa <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80028f6:	2301      	movs	r3, #1
 80028f8:	e02a      	b.n	8002950 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028fa:	68bb      	ldr	r3, [r7, #8]
 80028fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002900:	d01e      	beq.n	8002940 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002902:	f7ff fa67 	bl	8001dd4 <HAL_GetTick>
 8002906:	4602      	mov	r2, r0
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	1ad3      	subs	r3, r2, r3
 800290c:	68ba      	ldr	r2, [r7, #8]
 800290e:	429a      	cmp	r2, r3
 8002910:	d302      	bcc.n	8002918 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002912:	68bb      	ldr	r3, [r7, #8]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d113      	bne.n	8002940 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800291c:	f043 0220 	orr.w	r2, r3, #32
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	2220      	movs	r2, #32
 8002928:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	2200      	movs	r2, #0
 8002930:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	2200      	movs	r2, #0
 8002938:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800293c:	2301      	movs	r3, #1
 800293e:	e007      	b.n	8002950 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	699b      	ldr	r3, [r3, #24]
 8002946:	f003 0302 	and.w	r3, r3, #2
 800294a:	2b02      	cmp	r3, #2
 800294c:	d1cb      	bne.n	80028e6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800294e:	2300      	movs	r3, #0
}
 8002950:	4618      	mov	r0, r3
 8002952:	3710      	adds	r7, #16
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}

08002958 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b084      	sub	sp, #16
 800295c:	af00      	add	r7, sp, #0
 800295e:	60f8      	str	r0, [r7, #12]
 8002960:	60b9      	str	r1, [r7, #8]
 8002962:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002964:	e028      	b.n	80029b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	68b9      	ldr	r1, [r7, #8]
 800296a:	68f8      	ldr	r0, [r7, #12]
 800296c:	f000 f830 	bl	80029d0 <I2C_IsErrorOccurred>
 8002970:	4603      	mov	r3, r0
 8002972:	2b00      	cmp	r3, #0
 8002974:	d001      	beq.n	800297a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e026      	b.n	80029c8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800297a:	f7ff fa2b 	bl	8001dd4 <HAL_GetTick>
 800297e:	4602      	mov	r2, r0
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	1ad3      	subs	r3, r2, r3
 8002984:	68ba      	ldr	r2, [r7, #8]
 8002986:	429a      	cmp	r2, r3
 8002988:	d302      	bcc.n	8002990 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d113      	bne.n	80029b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002994:	f043 0220 	orr.w	r2, r3, #32
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	2220      	movs	r2, #32
 80029a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	2200      	movs	r2, #0
 80029a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	2200      	movs	r2, #0
 80029b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80029b4:	2301      	movs	r3, #1
 80029b6:	e007      	b.n	80029c8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	699b      	ldr	r3, [r3, #24]
 80029be:	f003 0320 	and.w	r3, r3, #32
 80029c2:	2b20      	cmp	r3, #32
 80029c4:	d1cf      	bne.n	8002966 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80029c6:	2300      	movs	r3, #0
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	3710      	adds	r7, #16
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bd80      	pop	{r7, pc}

080029d0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b08a      	sub	sp, #40	; 0x28
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	60f8      	str	r0, [r7, #12]
 80029d8:	60b9      	str	r1, [r7, #8]
 80029da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029dc:	2300      	movs	r3, #0
 80029de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	699b      	ldr	r3, [r3, #24]
 80029e8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80029ea:	2300      	movs	r3, #0
 80029ec:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80029f2:	69bb      	ldr	r3, [r7, #24]
 80029f4:	f003 0310 	and.w	r3, r3, #16
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d075      	beq.n	8002ae8 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	2210      	movs	r2, #16
 8002a02:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002a04:	e056      	b.n	8002ab4 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002a06:	68bb      	ldr	r3, [r7, #8]
 8002a08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a0c:	d052      	beq.n	8002ab4 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002a0e:	f7ff f9e1 	bl	8001dd4 <HAL_GetTick>
 8002a12:	4602      	mov	r2, r0
 8002a14:	69fb      	ldr	r3, [r7, #28]
 8002a16:	1ad3      	subs	r3, r2, r3
 8002a18:	68ba      	ldr	r2, [r7, #8]
 8002a1a:	429a      	cmp	r2, r3
 8002a1c:	d302      	bcc.n	8002a24 <I2C_IsErrorOccurred+0x54>
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d147      	bne.n	8002ab4 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a2e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002a36:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	699b      	ldr	r3, [r3, #24]
 8002a3e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002a42:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002a46:	d12e      	bne.n	8002aa6 <I2C_IsErrorOccurred+0xd6>
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002a4e:	d02a      	beq.n	8002aa6 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8002a50:	7cfb      	ldrb	r3, [r7, #19]
 8002a52:	2b20      	cmp	r3, #32
 8002a54:	d027      	beq.n	8002aa6 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	685a      	ldr	r2, [r3, #4]
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002a64:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002a66:	f7ff f9b5 	bl	8001dd4 <HAL_GetTick>
 8002a6a:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a6c:	e01b      	b.n	8002aa6 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002a6e:	f7ff f9b1 	bl	8001dd4 <HAL_GetTick>
 8002a72:	4602      	mov	r2, r0
 8002a74:	69fb      	ldr	r3, [r7, #28]
 8002a76:	1ad3      	subs	r3, r2, r3
 8002a78:	2b19      	cmp	r3, #25
 8002a7a:	d914      	bls.n	8002aa6 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a80:	f043 0220 	orr.w	r2, r3, #32
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	2220      	movs	r2, #32
 8002a8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	2200      	movs	r2, #0
 8002a94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	699b      	ldr	r3, [r3, #24]
 8002aac:	f003 0320 	and.w	r3, r3, #32
 8002ab0:	2b20      	cmp	r3, #32
 8002ab2:	d1dc      	bne.n	8002a6e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	699b      	ldr	r3, [r3, #24]
 8002aba:	f003 0320 	and.w	r3, r3, #32
 8002abe:	2b20      	cmp	r3, #32
 8002ac0:	d003      	beq.n	8002aca <I2C_IsErrorOccurred+0xfa>
 8002ac2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d09d      	beq.n	8002a06 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002aca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d103      	bne.n	8002ada <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	2220      	movs	r2, #32
 8002ad8:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002ada:	6a3b      	ldr	r3, [r7, #32]
 8002adc:	f043 0304 	orr.w	r3, r3, #4
 8002ae0:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	699b      	ldr	r3, [r3, #24]
 8002aee:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002af0:	69bb      	ldr	r3, [r7, #24]
 8002af2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d00b      	beq.n	8002b12 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002afa:	6a3b      	ldr	r3, [r7, #32]
 8002afc:	f043 0301 	orr.w	r3, r3, #1
 8002b00:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b0a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002b12:	69bb      	ldr	r3, [r7, #24]
 8002b14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d00b      	beq.n	8002b34 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002b1c:	6a3b      	ldr	r3, [r7, #32]
 8002b1e:	f043 0308 	orr.w	r3, r3, #8
 8002b22:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b2c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002b34:	69bb      	ldr	r3, [r7, #24]
 8002b36:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d00b      	beq.n	8002b56 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002b3e:	6a3b      	ldr	r3, [r7, #32]
 8002b40:	f043 0302 	orr.w	r3, r3, #2
 8002b44:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b4e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002b50:	2301      	movs	r3, #1
 8002b52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002b56:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d01c      	beq.n	8002b98 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002b5e:	68f8      	ldr	r0, [r7, #12]
 8002b60:	f7ff fe56 	bl	8002810 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	6859      	ldr	r1, [r3, #4]
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681a      	ldr	r2, [r3, #0]
 8002b6e:	4b0d      	ldr	r3, [pc, #52]	; (8002ba4 <I2C_IsErrorOccurred+0x1d4>)
 8002b70:	400b      	ands	r3, r1
 8002b72:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002b78:	6a3b      	ldr	r3, [r7, #32]
 8002b7a:	431a      	orrs	r2, r3
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	2220      	movs	r2, #32
 8002b84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	2200      	movs	r2, #0
 8002b94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002b98:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	3728      	adds	r7, #40	; 0x28
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bd80      	pop	{r7, pc}
 8002ba4:	fe00e800 	.word	0xfe00e800

08002ba8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	b087      	sub	sp, #28
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	60f8      	str	r0, [r7, #12]
 8002bb0:	607b      	str	r3, [r7, #4]
 8002bb2:	460b      	mov	r3, r1
 8002bb4:	817b      	strh	r3, [r7, #10]
 8002bb6:	4613      	mov	r3, r2
 8002bb8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002bba:	897b      	ldrh	r3, [r7, #10]
 8002bbc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002bc0:	7a7b      	ldrb	r3, [r7, #9]
 8002bc2:	041b      	lsls	r3, r3, #16
 8002bc4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002bc8:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002bce:	6a3b      	ldr	r3, [r7, #32]
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002bd6:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	685a      	ldr	r2, [r3, #4]
 8002bde:	6a3b      	ldr	r3, [r7, #32]
 8002be0:	0d5b      	lsrs	r3, r3, #21
 8002be2:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002be6:	4b08      	ldr	r3, [pc, #32]	; (8002c08 <I2C_TransferConfig+0x60>)
 8002be8:	430b      	orrs	r3, r1
 8002bea:	43db      	mvns	r3, r3
 8002bec:	ea02 0103 	and.w	r1, r2, r3
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	697a      	ldr	r2, [r7, #20]
 8002bf6:	430a      	orrs	r2, r1
 8002bf8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002bfa:	bf00      	nop
 8002bfc:	371c      	adds	r7, #28
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c04:	4770      	bx	lr
 8002c06:	bf00      	nop
 8002c08:	03ff63ff 	.word	0x03ff63ff

08002c0c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b083      	sub	sp, #12
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
 8002c14:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c1c:	b2db      	uxtb	r3, r3
 8002c1e:	2b20      	cmp	r3, #32
 8002c20:	d138      	bne.n	8002c94 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002c28:	2b01      	cmp	r3, #1
 8002c2a:	d101      	bne.n	8002c30 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002c2c:	2302      	movs	r3, #2
 8002c2e:	e032      	b.n	8002c96 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2201      	movs	r2, #1
 8002c34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2224      	movs	r2, #36	; 0x24
 8002c3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	681a      	ldr	r2, [r3, #0]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f022 0201 	bic.w	r2, r2, #1
 8002c4e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002c5e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	6819      	ldr	r1, [r3, #0]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	683a      	ldr	r2, [r7, #0]
 8002c6c:	430a      	orrs	r2, r1
 8002c6e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f042 0201 	orr.w	r2, r2, #1
 8002c7e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2220      	movs	r2, #32
 8002c84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002c90:	2300      	movs	r3, #0
 8002c92:	e000      	b.n	8002c96 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002c94:	2302      	movs	r3, #2
  }
}
 8002c96:	4618      	mov	r0, r3
 8002c98:	370c      	adds	r7, #12
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca0:	4770      	bx	lr

08002ca2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002ca2:	b480      	push	{r7}
 8002ca4:	b085      	sub	sp, #20
 8002ca6:	af00      	add	r7, sp, #0
 8002ca8:	6078      	str	r0, [r7, #4]
 8002caa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002cb2:	b2db      	uxtb	r3, r3
 8002cb4:	2b20      	cmp	r3, #32
 8002cb6:	d139      	bne.n	8002d2c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002cbe:	2b01      	cmp	r3, #1
 8002cc0:	d101      	bne.n	8002cc6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002cc2:	2302      	movs	r3, #2
 8002cc4:	e033      	b.n	8002d2e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2201      	movs	r2, #1
 8002cca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2224      	movs	r2, #36	; 0x24
 8002cd2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	681a      	ldr	r2, [r3, #0]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f022 0201 	bic.w	r2, r2, #1
 8002ce4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002cf4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	021b      	lsls	r3, r3, #8
 8002cfa:	68fa      	ldr	r2, [r7, #12]
 8002cfc:	4313      	orrs	r3, r2
 8002cfe:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	68fa      	ldr	r2, [r7, #12]
 8002d06:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	681a      	ldr	r2, [r3, #0]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f042 0201 	orr.w	r2, r2, #1
 8002d16:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2220      	movs	r2, #32
 8002d1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2200      	movs	r2, #0
 8002d24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	e000      	b.n	8002d2e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002d2c:	2302      	movs	r3, #2
  }
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	3714      	adds	r7, #20
 8002d32:	46bd      	mov	sp, r7
 8002d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d38:	4770      	bx	lr

08002d3a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002d3a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d3c:	b08f      	sub	sp, #60	; 0x3c
 8002d3e:	af0a      	add	r7, sp, #40	; 0x28
 8002d40:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d101      	bne.n	8002d4c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	e116      	b.n	8002f7a <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d106      	bne.n	8002d6c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2200      	movs	r2, #0
 8002d62:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002d66:	6878      	ldr	r0, [r7, #4]
 8002d68:	f7fe fd48 	bl	80017fc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2203      	movs	r2, #3
 8002d70:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d102      	bne.n	8002d86 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2200      	movs	r2, #0
 8002d84:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	f003 fea4 	bl	8006ad8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	603b      	str	r3, [r7, #0]
 8002d96:	687e      	ldr	r6, [r7, #4]
 8002d98:	466d      	mov	r5, sp
 8002d9a:	f106 0410 	add.w	r4, r6, #16
 8002d9e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002da0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002da2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002da4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002da6:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002daa:	e885 0003 	stmia.w	r5, {r0, r1}
 8002dae:	1d33      	adds	r3, r6, #4
 8002db0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002db2:	6838      	ldr	r0, [r7, #0]
 8002db4:	f003 fe38 	bl	8006a28 <USB_CoreInit>
 8002db8:	4603      	mov	r3, r0
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d005      	beq.n	8002dca <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2202      	movs	r2, #2
 8002dc2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e0d7      	b.n	8002f7a <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	2100      	movs	r1, #0
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f003 fe92 	bl	8006afa <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	73fb      	strb	r3, [r7, #15]
 8002dda:	e04a      	b.n	8002e72 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002ddc:	7bfa      	ldrb	r2, [r7, #15]
 8002dde:	6879      	ldr	r1, [r7, #4]
 8002de0:	4613      	mov	r3, r2
 8002de2:	00db      	lsls	r3, r3, #3
 8002de4:	1a9b      	subs	r3, r3, r2
 8002de6:	009b      	lsls	r3, r3, #2
 8002de8:	440b      	add	r3, r1
 8002dea:	333d      	adds	r3, #61	; 0x3d
 8002dec:	2201      	movs	r2, #1
 8002dee:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002df0:	7bfa      	ldrb	r2, [r7, #15]
 8002df2:	6879      	ldr	r1, [r7, #4]
 8002df4:	4613      	mov	r3, r2
 8002df6:	00db      	lsls	r3, r3, #3
 8002df8:	1a9b      	subs	r3, r3, r2
 8002dfa:	009b      	lsls	r3, r3, #2
 8002dfc:	440b      	add	r3, r1
 8002dfe:	333c      	adds	r3, #60	; 0x3c
 8002e00:	7bfa      	ldrb	r2, [r7, #15]
 8002e02:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002e04:	7bfa      	ldrb	r2, [r7, #15]
 8002e06:	7bfb      	ldrb	r3, [r7, #15]
 8002e08:	b298      	uxth	r0, r3
 8002e0a:	6879      	ldr	r1, [r7, #4]
 8002e0c:	4613      	mov	r3, r2
 8002e0e:	00db      	lsls	r3, r3, #3
 8002e10:	1a9b      	subs	r3, r3, r2
 8002e12:	009b      	lsls	r3, r3, #2
 8002e14:	440b      	add	r3, r1
 8002e16:	3342      	adds	r3, #66	; 0x42
 8002e18:	4602      	mov	r2, r0
 8002e1a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002e1c:	7bfa      	ldrb	r2, [r7, #15]
 8002e1e:	6879      	ldr	r1, [r7, #4]
 8002e20:	4613      	mov	r3, r2
 8002e22:	00db      	lsls	r3, r3, #3
 8002e24:	1a9b      	subs	r3, r3, r2
 8002e26:	009b      	lsls	r3, r3, #2
 8002e28:	440b      	add	r3, r1
 8002e2a:	333f      	adds	r3, #63	; 0x3f
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002e30:	7bfa      	ldrb	r2, [r7, #15]
 8002e32:	6879      	ldr	r1, [r7, #4]
 8002e34:	4613      	mov	r3, r2
 8002e36:	00db      	lsls	r3, r3, #3
 8002e38:	1a9b      	subs	r3, r3, r2
 8002e3a:	009b      	lsls	r3, r3, #2
 8002e3c:	440b      	add	r3, r1
 8002e3e:	3344      	adds	r3, #68	; 0x44
 8002e40:	2200      	movs	r2, #0
 8002e42:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002e44:	7bfa      	ldrb	r2, [r7, #15]
 8002e46:	6879      	ldr	r1, [r7, #4]
 8002e48:	4613      	mov	r3, r2
 8002e4a:	00db      	lsls	r3, r3, #3
 8002e4c:	1a9b      	subs	r3, r3, r2
 8002e4e:	009b      	lsls	r3, r3, #2
 8002e50:	440b      	add	r3, r1
 8002e52:	3348      	adds	r3, #72	; 0x48
 8002e54:	2200      	movs	r2, #0
 8002e56:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002e58:	7bfa      	ldrb	r2, [r7, #15]
 8002e5a:	6879      	ldr	r1, [r7, #4]
 8002e5c:	4613      	mov	r3, r2
 8002e5e:	00db      	lsls	r3, r3, #3
 8002e60:	1a9b      	subs	r3, r3, r2
 8002e62:	009b      	lsls	r3, r3, #2
 8002e64:	440b      	add	r3, r1
 8002e66:	3350      	adds	r3, #80	; 0x50
 8002e68:	2200      	movs	r2, #0
 8002e6a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e6c:	7bfb      	ldrb	r3, [r7, #15]
 8002e6e:	3301      	adds	r3, #1
 8002e70:	73fb      	strb	r3, [r7, #15]
 8002e72:	7bfa      	ldrb	r2, [r7, #15]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	d3af      	bcc.n	8002ddc <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	73fb      	strb	r3, [r7, #15]
 8002e80:	e044      	b.n	8002f0c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002e82:	7bfa      	ldrb	r2, [r7, #15]
 8002e84:	6879      	ldr	r1, [r7, #4]
 8002e86:	4613      	mov	r3, r2
 8002e88:	00db      	lsls	r3, r3, #3
 8002e8a:	1a9b      	subs	r3, r3, r2
 8002e8c:	009b      	lsls	r3, r3, #2
 8002e8e:	440b      	add	r3, r1
 8002e90:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8002e94:	2200      	movs	r2, #0
 8002e96:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002e98:	7bfa      	ldrb	r2, [r7, #15]
 8002e9a:	6879      	ldr	r1, [r7, #4]
 8002e9c:	4613      	mov	r3, r2
 8002e9e:	00db      	lsls	r3, r3, #3
 8002ea0:	1a9b      	subs	r3, r3, r2
 8002ea2:	009b      	lsls	r3, r3, #2
 8002ea4:	440b      	add	r3, r1
 8002ea6:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8002eaa:	7bfa      	ldrb	r2, [r7, #15]
 8002eac:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002eae:	7bfa      	ldrb	r2, [r7, #15]
 8002eb0:	6879      	ldr	r1, [r7, #4]
 8002eb2:	4613      	mov	r3, r2
 8002eb4:	00db      	lsls	r3, r3, #3
 8002eb6:	1a9b      	subs	r3, r3, r2
 8002eb8:	009b      	lsls	r3, r3, #2
 8002eba:	440b      	add	r3, r1
 8002ebc:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002ec4:	7bfa      	ldrb	r2, [r7, #15]
 8002ec6:	6879      	ldr	r1, [r7, #4]
 8002ec8:	4613      	mov	r3, r2
 8002eca:	00db      	lsls	r3, r3, #3
 8002ecc:	1a9b      	subs	r3, r3, r2
 8002ece:	009b      	lsls	r3, r3, #2
 8002ed0:	440b      	add	r3, r1
 8002ed2:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002eda:	7bfa      	ldrb	r2, [r7, #15]
 8002edc:	6879      	ldr	r1, [r7, #4]
 8002ede:	4613      	mov	r3, r2
 8002ee0:	00db      	lsls	r3, r3, #3
 8002ee2:	1a9b      	subs	r3, r3, r2
 8002ee4:	009b      	lsls	r3, r3, #2
 8002ee6:	440b      	add	r3, r1
 8002ee8:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002eec:	2200      	movs	r2, #0
 8002eee:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002ef0:	7bfa      	ldrb	r2, [r7, #15]
 8002ef2:	6879      	ldr	r1, [r7, #4]
 8002ef4:	4613      	mov	r3, r2
 8002ef6:	00db      	lsls	r3, r3, #3
 8002ef8:	1a9b      	subs	r3, r3, r2
 8002efa:	009b      	lsls	r3, r3, #2
 8002efc:	440b      	add	r3, r1
 8002efe:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8002f02:	2200      	movs	r2, #0
 8002f04:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f06:	7bfb      	ldrb	r3, [r7, #15]
 8002f08:	3301      	adds	r3, #1
 8002f0a:	73fb      	strb	r3, [r7, #15]
 8002f0c:	7bfa      	ldrb	r2, [r7, #15]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	429a      	cmp	r2, r3
 8002f14:	d3b5      	bcc.n	8002e82 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	603b      	str	r3, [r7, #0]
 8002f1c:	687e      	ldr	r6, [r7, #4]
 8002f1e:	466d      	mov	r5, sp
 8002f20:	f106 0410 	add.w	r4, r6, #16
 8002f24:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002f26:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002f28:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002f2a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002f2c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002f30:	e885 0003 	stmia.w	r5, {r0, r1}
 8002f34:	1d33      	adds	r3, r6, #4
 8002f36:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002f38:	6838      	ldr	r0, [r7, #0]
 8002f3a:	f003 fe2b 	bl	8006b94 <USB_DevInit>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d005      	beq.n	8002f50 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2202      	movs	r2, #2
 8002f48:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	e014      	b.n	8002f7a <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2200      	movs	r2, #0
 8002f54:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f64:	2b01      	cmp	r3, #1
 8002f66:	d102      	bne.n	8002f6e <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002f68:	6878      	ldr	r0, [r7, #4]
 8002f6a:	f000 f80b 	bl	8002f84 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4618      	mov	r0, r3
 8002f74:	f003 ffe5 	bl	8006f42 <USB_DevDisconnect>

  return HAL_OK;
 8002f78:	2300      	movs	r3, #0
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	3714      	adds	r7, #20
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08002f84 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b085      	sub	sp, #20
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2201      	movs	r2, #1
 8002f96:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	699b      	ldr	r3, [r3, #24]
 8002fa6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002fb2:	4b05      	ldr	r3, [pc, #20]	; (8002fc8 <HAL_PCDEx_ActivateLPM+0x44>)
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	68fa      	ldr	r2, [r7, #12]
 8002fb8:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8002fba:	2300      	movs	r3, #0
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	3714      	adds	r7, #20
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc6:	4770      	bx	lr
 8002fc8:	10000003 	.word	0x10000003

08002fcc <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002fd0:	4b05      	ldr	r3, [pc, #20]	; (8002fe8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a04      	ldr	r2, [pc, #16]	; (8002fe8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002fd6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fda:	6013      	str	r3, [r2, #0]
}
 8002fdc:	bf00      	nop
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe4:	4770      	bx	lr
 8002fe6:	bf00      	nop
 8002fe8:	40007000 	.word	0x40007000

08002fec <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b086      	sub	sp, #24
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d101      	bne.n	8003002 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002ffe:	2301      	movs	r3, #1
 8003000:	e291      	b.n	8003526 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f003 0301 	and.w	r3, r3, #1
 800300a:	2b00      	cmp	r3, #0
 800300c:	f000 8087 	beq.w	800311e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003010:	4b96      	ldr	r3, [pc, #600]	; (800326c <HAL_RCC_OscConfig+0x280>)
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	f003 030c 	and.w	r3, r3, #12
 8003018:	2b04      	cmp	r3, #4
 800301a:	d00c      	beq.n	8003036 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800301c:	4b93      	ldr	r3, [pc, #588]	; (800326c <HAL_RCC_OscConfig+0x280>)
 800301e:	689b      	ldr	r3, [r3, #8]
 8003020:	f003 030c 	and.w	r3, r3, #12
 8003024:	2b08      	cmp	r3, #8
 8003026:	d112      	bne.n	800304e <HAL_RCC_OscConfig+0x62>
 8003028:	4b90      	ldr	r3, [pc, #576]	; (800326c <HAL_RCC_OscConfig+0x280>)
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003030:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003034:	d10b      	bne.n	800304e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003036:	4b8d      	ldr	r3, [pc, #564]	; (800326c <HAL_RCC_OscConfig+0x280>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800303e:	2b00      	cmp	r3, #0
 8003040:	d06c      	beq.n	800311c <HAL_RCC_OscConfig+0x130>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d168      	bne.n	800311c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800304a:	2301      	movs	r3, #1
 800304c:	e26b      	b.n	8003526 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003056:	d106      	bne.n	8003066 <HAL_RCC_OscConfig+0x7a>
 8003058:	4b84      	ldr	r3, [pc, #528]	; (800326c <HAL_RCC_OscConfig+0x280>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a83      	ldr	r2, [pc, #524]	; (800326c <HAL_RCC_OscConfig+0x280>)
 800305e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003062:	6013      	str	r3, [r2, #0]
 8003064:	e02e      	b.n	80030c4 <HAL_RCC_OscConfig+0xd8>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d10c      	bne.n	8003088 <HAL_RCC_OscConfig+0x9c>
 800306e:	4b7f      	ldr	r3, [pc, #508]	; (800326c <HAL_RCC_OscConfig+0x280>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a7e      	ldr	r2, [pc, #504]	; (800326c <HAL_RCC_OscConfig+0x280>)
 8003074:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003078:	6013      	str	r3, [r2, #0]
 800307a:	4b7c      	ldr	r3, [pc, #496]	; (800326c <HAL_RCC_OscConfig+0x280>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a7b      	ldr	r2, [pc, #492]	; (800326c <HAL_RCC_OscConfig+0x280>)
 8003080:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003084:	6013      	str	r3, [r2, #0]
 8003086:	e01d      	b.n	80030c4 <HAL_RCC_OscConfig+0xd8>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003090:	d10c      	bne.n	80030ac <HAL_RCC_OscConfig+0xc0>
 8003092:	4b76      	ldr	r3, [pc, #472]	; (800326c <HAL_RCC_OscConfig+0x280>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a75      	ldr	r2, [pc, #468]	; (800326c <HAL_RCC_OscConfig+0x280>)
 8003098:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800309c:	6013      	str	r3, [r2, #0]
 800309e:	4b73      	ldr	r3, [pc, #460]	; (800326c <HAL_RCC_OscConfig+0x280>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4a72      	ldr	r2, [pc, #456]	; (800326c <HAL_RCC_OscConfig+0x280>)
 80030a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030a8:	6013      	str	r3, [r2, #0]
 80030aa:	e00b      	b.n	80030c4 <HAL_RCC_OscConfig+0xd8>
 80030ac:	4b6f      	ldr	r3, [pc, #444]	; (800326c <HAL_RCC_OscConfig+0x280>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a6e      	ldr	r2, [pc, #440]	; (800326c <HAL_RCC_OscConfig+0x280>)
 80030b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030b6:	6013      	str	r3, [r2, #0]
 80030b8:	4b6c      	ldr	r3, [pc, #432]	; (800326c <HAL_RCC_OscConfig+0x280>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a6b      	ldr	r2, [pc, #428]	; (800326c <HAL_RCC_OscConfig+0x280>)
 80030be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80030c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d013      	beq.n	80030f4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030cc:	f7fe fe82 	bl	8001dd4 <HAL_GetTick>
 80030d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030d2:	e008      	b.n	80030e6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030d4:	f7fe fe7e 	bl	8001dd4 <HAL_GetTick>
 80030d8:	4602      	mov	r2, r0
 80030da:	693b      	ldr	r3, [r7, #16]
 80030dc:	1ad3      	subs	r3, r2, r3
 80030de:	2b64      	cmp	r3, #100	; 0x64
 80030e0:	d901      	bls.n	80030e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80030e2:	2303      	movs	r3, #3
 80030e4:	e21f      	b.n	8003526 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030e6:	4b61      	ldr	r3, [pc, #388]	; (800326c <HAL_RCC_OscConfig+0x280>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d0f0      	beq.n	80030d4 <HAL_RCC_OscConfig+0xe8>
 80030f2:	e014      	b.n	800311e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030f4:	f7fe fe6e 	bl	8001dd4 <HAL_GetTick>
 80030f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030fa:	e008      	b.n	800310e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030fc:	f7fe fe6a 	bl	8001dd4 <HAL_GetTick>
 8003100:	4602      	mov	r2, r0
 8003102:	693b      	ldr	r3, [r7, #16]
 8003104:	1ad3      	subs	r3, r2, r3
 8003106:	2b64      	cmp	r3, #100	; 0x64
 8003108:	d901      	bls.n	800310e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800310a:	2303      	movs	r3, #3
 800310c:	e20b      	b.n	8003526 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800310e:	4b57      	ldr	r3, [pc, #348]	; (800326c <HAL_RCC_OscConfig+0x280>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003116:	2b00      	cmp	r3, #0
 8003118:	d1f0      	bne.n	80030fc <HAL_RCC_OscConfig+0x110>
 800311a:	e000      	b.n	800311e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800311c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f003 0302 	and.w	r3, r3, #2
 8003126:	2b00      	cmp	r3, #0
 8003128:	d069      	beq.n	80031fe <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800312a:	4b50      	ldr	r3, [pc, #320]	; (800326c <HAL_RCC_OscConfig+0x280>)
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	f003 030c 	and.w	r3, r3, #12
 8003132:	2b00      	cmp	r3, #0
 8003134:	d00b      	beq.n	800314e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003136:	4b4d      	ldr	r3, [pc, #308]	; (800326c <HAL_RCC_OscConfig+0x280>)
 8003138:	689b      	ldr	r3, [r3, #8]
 800313a:	f003 030c 	and.w	r3, r3, #12
 800313e:	2b08      	cmp	r3, #8
 8003140:	d11c      	bne.n	800317c <HAL_RCC_OscConfig+0x190>
 8003142:	4b4a      	ldr	r3, [pc, #296]	; (800326c <HAL_RCC_OscConfig+0x280>)
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800314a:	2b00      	cmp	r3, #0
 800314c:	d116      	bne.n	800317c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800314e:	4b47      	ldr	r3, [pc, #284]	; (800326c <HAL_RCC_OscConfig+0x280>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 0302 	and.w	r3, r3, #2
 8003156:	2b00      	cmp	r3, #0
 8003158:	d005      	beq.n	8003166 <HAL_RCC_OscConfig+0x17a>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	68db      	ldr	r3, [r3, #12]
 800315e:	2b01      	cmp	r3, #1
 8003160:	d001      	beq.n	8003166 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003162:	2301      	movs	r3, #1
 8003164:	e1df      	b.n	8003526 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003166:	4b41      	ldr	r3, [pc, #260]	; (800326c <HAL_RCC_OscConfig+0x280>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	691b      	ldr	r3, [r3, #16]
 8003172:	00db      	lsls	r3, r3, #3
 8003174:	493d      	ldr	r1, [pc, #244]	; (800326c <HAL_RCC_OscConfig+0x280>)
 8003176:	4313      	orrs	r3, r2
 8003178:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800317a:	e040      	b.n	80031fe <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	68db      	ldr	r3, [r3, #12]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d023      	beq.n	80031cc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003184:	4b39      	ldr	r3, [pc, #228]	; (800326c <HAL_RCC_OscConfig+0x280>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a38      	ldr	r2, [pc, #224]	; (800326c <HAL_RCC_OscConfig+0x280>)
 800318a:	f043 0301 	orr.w	r3, r3, #1
 800318e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003190:	f7fe fe20 	bl	8001dd4 <HAL_GetTick>
 8003194:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003196:	e008      	b.n	80031aa <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003198:	f7fe fe1c 	bl	8001dd4 <HAL_GetTick>
 800319c:	4602      	mov	r2, r0
 800319e:	693b      	ldr	r3, [r7, #16]
 80031a0:	1ad3      	subs	r3, r2, r3
 80031a2:	2b02      	cmp	r3, #2
 80031a4:	d901      	bls.n	80031aa <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80031a6:	2303      	movs	r3, #3
 80031a8:	e1bd      	b.n	8003526 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031aa:	4b30      	ldr	r3, [pc, #192]	; (800326c <HAL_RCC_OscConfig+0x280>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f003 0302 	and.w	r3, r3, #2
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d0f0      	beq.n	8003198 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031b6:	4b2d      	ldr	r3, [pc, #180]	; (800326c <HAL_RCC_OscConfig+0x280>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	691b      	ldr	r3, [r3, #16]
 80031c2:	00db      	lsls	r3, r3, #3
 80031c4:	4929      	ldr	r1, [pc, #164]	; (800326c <HAL_RCC_OscConfig+0x280>)
 80031c6:	4313      	orrs	r3, r2
 80031c8:	600b      	str	r3, [r1, #0]
 80031ca:	e018      	b.n	80031fe <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80031cc:	4b27      	ldr	r3, [pc, #156]	; (800326c <HAL_RCC_OscConfig+0x280>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a26      	ldr	r2, [pc, #152]	; (800326c <HAL_RCC_OscConfig+0x280>)
 80031d2:	f023 0301 	bic.w	r3, r3, #1
 80031d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031d8:	f7fe fdfc 	bl	8001dd4 <HAL_GetTick>
 80031dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031de:	e008      	b.n	80031f2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031e0:	f7fe fdf8 	bl	8001dd4 <HAL_GetTick>
 80031e4:	4602      	mov	r2, r0
 80031e6:	693b      	ldr	r3, [r7, #16]
 80031e8:	1ad3      	subs	r3, r2, r3
 80031ea:	2b02      	cmp	r3, #2
 80031ec:	d901      	bls.n	80031f2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80031ee:	2303      	movs	r3, #3
 80031f0:	e199      	b.n	8003526 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031f2:	4b1e      	ldr	r3, [pc, #120]	; (800326c <HAL_RCC_OscConfig+0x280>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f003 0302 	and.w	r3, r3, #2
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d1f0      	bne.n	80031e0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f003 0308 	and.w	r3, r3, #8
 8003206:	2b00      	cmp	r3, #0
 8003208:	d038      	beq.n	800327c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	695b      	ldr	r3, [r3, #20]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d019      	beq.n	8003246 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003212:	4b16      	ldr	r3, [pc, #88]	; (800326c <HAL_RCC_OscConfig+0x280>)
 8003214:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003216:	4a15      	ldr	r2, [pc, #84]	; (800326c <HAL_RCC_OscConfig+0x280>)
 8003218:	f043 0301 	orr.w	r3, r3, #1
 800321c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800321e:	f7fe fdd9 	bl	8001dd4 <HAL_GetTick>
 8003222:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003224:	e008      	b.n	8003238 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003226:	f7fe fdd5 	bl	8001dd4 <HAL_GetTick>
 800322a:	4602      	mov	r2, r0
 800322c:	693b      	ldr	r3, [r7, #16]
 800322e:	1ad3      	subs	r3, r2, r3
 8003230:	2b02      	cmp	r3, #2
 8003232:	d901      	bls.n	8003238 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003234:	2303      	movs	r3, #3
 8003236:	e176      	b.n	8003526 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003238:	4b0c      	ldr	r3, [pc, #48]	; (800326c <HAL_RCC_OscConfig+0x280>)
 800323a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800323c:	f003 0302 	and.w	r3, r3, #2
 8003240:	2b00      	cmp	r3, #0
 8003242:	d0f0      	beq.n	8003226 <HAL_RCC_OscConfig+0x23a>
 8003244:	e01a      	b.n	800327c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003246:	4b09      	ldr	r3, [pc, #36]	; (800326c <HAL_RCC_OscConfig+0x280>)
 8003248:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800324a:	4a08      	ldr	r2, [pc, #32]	; (800326c <HAL_RCC_OscConfig+0x280>)
 800324c:	f023 0301 	bic.w	r3, r3, #1
 8003250:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003252:	f7fe fdbf 	bl	8001dd4 <HAL_GetTick>
 8003256:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003258:	e00a      	b.n	8003270 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800325a:	f7fe fdbb 	bl	8001dd4 <HAL_GetTick>
 800325e:	4602      	mov	r2, r0
 8003260:	693b      	ldr	r3, [r7, #16]
 8003262:	1ad3      	subs	r3, r2, r3
 8003264:	2b02      	cmp	r3, #2
 8003266:	d903      	bls.n	8003270 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003268:	2303      	movs	r3, #3
 800326a:	e15c      	b.n	8003526 <HAL_RCC_OscConfig+0x53a>
 800326c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003270:	4b91      	ldr	r3, [pc, #580]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 8003272:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003274:	f003 0302 	and.w	r3, r3, #2
 8003278:	2b00      	cmp	r3, #0
 800327a:	d1ee      	bne.n	800325a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f003 0304 	and.w	r3, r3, #4
 8003284:	2b00      	cmp	r3, #0
 8003286:	f000 80a4 	beq.w	80033d2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800328a:	4b8b      	ldr	r3, [pc, #556]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 800328c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800328e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003292:	2b00      	cmp	r3, #0
 8003294:	d10d      	bne.n	80032b2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003296:	4b88      	ldr	r3, [pc, #544]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 8003298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800329a:	4a87      	ldr	r2, [pc, #540]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 800329c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032a0:	6413      	str	r3, [r2, #64]	; 0x40
 80032a2:	4b85      	ldr	r3, [pc, #532]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 80032a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032aa:	60bb      	str	r3, [r7, #8]
 80032ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032ae:	2301      	movs	r3, #1
 80032b0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80032b2:	4b82      	ldr	r3, [pc, #520]	; (80034bc <HAL_RCC_OscConfig+0x4d0>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d118      	bne.n	80032f0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80032be:	4b7f      	ldr	r3, [pc, #508]	; (80034bc <HAL_RCC_OscConfig+0x4d0>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4a7e      	ldr	r2, [pc, #504]	; (80034bc <HAL_RCC_OscConfig+0x4d0>)
 80032c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032ca:	f7fe fd83 	bl	8001dd4 <HAL_GetTick>
 80032ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80032d0:	e008      	b.n	80032e4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032d2:	f7fe fd7f 	bl	8001dd4 <HAL_GetTick>
 80032d6:	4602      	mov	r2, r0
 80032d8:	693b      	ldr	r3, [r7, #16]
 80032da:	1ad3      	subs	r3, r2, r3
 80032dc:	2b64      	cmp	r3, #100	; 0x64
 80032de:	d901      	bls.n	80032e4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80032e0:	2303      	movs	r3, #3
 80032e2:	e120      	b.n	8003526 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80032e4:	4b75      	ldr	r3, [pc, #468]	; (80034bc <HAL_RCC_OscConfig+0x4d0>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d0f0      	beq.n	80032d2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	2b01      	cmp	r3, #1
 80032f6:	d106      	bne.n	8003306 <HAL_RCC_OscConfig+0x31a>
 80032f8:	4b6f      	ldr	r3, [pc, #444]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 80032fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032fc:	4a6e      	ldr	r2, [pc, #440]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 80032fe:	f043 0301 	orr.w	r3, r3, #1
 8003302:	6713      	str	r3, [r2, #112]	; 0x70
 8003304:	e02d      	b.n	8003362 <HAL_RCC_OscConfig+0x376>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d10c      	bne.n	8003328 <HAL_RCC_OscConfig+0x33c>
 800330e:	4b6a      	ldr	r3, [pc, #424]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 8003310:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003312:	4a69      	ldr	r2, [pc, #420]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 8003314:	f023 0301 	bic.w	r3, r3, #1
 8003318:	6713      	str	r3, [r2, #112]	; 0x70
 800331a:	4b67      	ldr	r3, [pc, #412]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 800331c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800331e:	4a66      	ldr	r2, [pc, #408]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 8003320:	f023 0304 	bic.w	r3, r3, #4
 8003324:	6713      	str	r3, [r2, #112]	; 0x70
 8003326:	e01c      	b.n	8003362 <HAL_RCC_OscConfig+0x376>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	689b      	ldr	r3, [r3, #8]
 800332c:	2b05      	cmp	r3, #5
 800332e:	d10c      	bne.n	800334a <HAL_RCC_OscConfig+0x35e>
 8003330:	4b61      	ldr	r3, [pc, #388]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 8003332:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003334:	4a60      	ldr	r2, [pc, #384]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 8003336:	f043 0304 	orr.w	r3, r3, #4
 800333a:	6713      	str	r3, [r2, #112]	; 0x70
 800333c:	4b5e      	ldr	r3, [pc, #376]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 800333e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003340:	4a5d      	ldr	r2, [pc, #372]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 8003342:	f043 0301 	orr.w	r3, r3, #1
 8003346:	6713      	str	r3, [r2, #112]	; 0x70
 8003348:	e00b      	b.n	8003362 <HAL_RCC_OscConfig+0x376>
 800334a:	4b5b      	ldr	r3, [pc, #364]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 800334c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800334e:	4a5a      	ldr	r2, [pc, #360]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 8003350:	f023 0301 	bic.w	r3, r3, #1
 8003354:	6713      	str	r3, [r2, #112]	; 0x70
 8003356:	4b58      	ldr	r3, [pc, #352]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 8003358:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800335a:	4a57      	ldr	r2, [pc, #348]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 800335c:	f023 0304 	bic.w	r3, r3, #4
 8003360:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	689b      	ldr	r3, [r3, #8]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d015      	beq.n	8003396 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800336a:	f7fe fd33 	bl	8001dd4 <HAL_GetTick>
 800336e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003370:	e00a      	b.n	8003388 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003372:	f7fe fd2f 	bl	8001dd4 <HAL_GetTick>
 8003376:	4602      	mov	r2, r0
 8003378:	693b      	ldr	r3, [r7, #16]
 800337a:	1ad3      	subs	r3, r2, r3
 800337c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003380:	4293      	cmp	r3, r2
 8003382:	d901      	bls.n	8003388 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003384:	2303      	movs	r3, #3
 8003386:	e0ce      	b.n	8003526 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003388:	4b4b      	ldr	r3, [pc, #300]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 800338a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800338c:	f003 0302 	and.w	r3, r3, #2
 8003390:	2b00      	cmp	r3, #0
 8003392:	d0ee      	beq.n	8003372 <HAL_RCC_OscConfig+0x386>
 8003394:	e014      	b.n	80033c0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003396:	f7fe fd1d 	bl	8001dd4 <HAL_GetTick>
 800339a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800339c:	e00a      	b.n	80033b4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800339e:	f7fe fd19 	bl	8001dd4 <HAL_GetTick>
 80033a2:	4602      	mov	r2, r0
 80033a4:	693b      	ldr	r3, [r7, #16]
 80033a6:	1ad3      	subs	r3, r2, r3
 80033a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d901      	bls.n	80033b4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80033b0:	2303      	movs	r3, #3
 80033b2:	e0b8      	b.n	8003526 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033b4:	4b40      	ldr	r3, [pc, #256]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 80033b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033b8:	f003 0302 	and.w	r3, r3, #2
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d1ee      	bne.n	800339e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80033c0:	7dfb      	ldrb	r3, [r7, #23]
 80033c2:	2b01      	cmp	r3, #1
 80033c4:	d105      	bne.n	80033d2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033c6:	4b3c      	ldr	r3, [pc, #240]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 80033c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ca:	4a3b      	ldr	r2, [pc, #236]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 80033cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033d0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	699b      	ldr	r3, [r3, #24]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	f000 80a4 	beq.w	8003524 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80033dc:	4b36      	ldr	r3, [pc, #216]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	f003 030c 	and.w	r3, r3, #12
 80033e4:	2b08      	cmp	r3, #8
 80033e6:	d06b      	beq.n	80034c0 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	699b      	ldr	r3, [r3, #24]
 80033ec:	2b02      	cmp	r3, #2
 80033ee:	d149      	bne.n	8003484 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033f0:	4b31      	ldr	r3, [pc, #196]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a30      	ldr	r2, [pc, #192]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 80033f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80033fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033fc:	f7fe fcea 	bl	8001dd4 <HAL_GetTick>
 8003400:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003402:	e008      	b.n	8003416 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003404:	f7fe fce6 	bl	8001dd4 <HAL_GetTick>
 8003408:	4602      	mov	r2, r0
 800340a:	693b      	ldr	r3, [r7, #16]
 800340c:	1ad3      	subs	r3, r2, r3
 800340e:	2b02      	cmp	r3, #2
 8003410:	d901      	bls.n	8003416 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003412:	2303      	movs	r3, #3
 8003414:	e087      	b.n	8003526 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003416:	4b28      	ldr	r3, [pc, #160]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800341e:	2b00      	cmp	r3, #0
 8003420:	d1f0      	bne.n	8003404 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	69da      	ldr	r2, [r3, #28]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6a1b      	ldr	r3, [r3, #32]
 800342a:	431a      	orrs	r2, r3
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003430:	019b      	lsls	r3, r3, #6
 8003432:	431a      	orrs	r2, r3
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003438:	085b      	lsrs	r3, r3, #1
 800343a:	3b01      	subs	r3, #1
 800343c:	041b      	lsls	r3, r3, #16
 800343e:	431a      	orrs	r2, r3
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003444:	061b      	lsls	r3, r3, #24
 8003446:	4313      	orrs	r3, r2
 8003448:	4a1b      	ldr	r2, [pc, #108]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 800344a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800344e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003450:	4b19      	ldr	r3, [pc, #100]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a18      	ldr	r2, [pc, #96]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 8003456:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800345a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800345c:	f7fe fcba 	bl	8001dd4 <HAL_GetTick>
 8003460:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003462:	e008      	b.n	8003476 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003464:	f7fe fcb6 	bl	8001dd4 <HAL_GetTick>
 8003468:	4602      	mov	r2, r0
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	1ad3      	subs	r3, r2, r3
 800346e:	2b02      	cmp	r3, #2
 8003470:	d901      	bls.n	8003476 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8003472:	2303      	movs	r3, #3
 8003474:	e057      	b.n	8003526 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003476:	4b10      	ldr	r3, [pc, #64]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800347e:	2b00      	cmp	r3, #0
 8003480:	d0f0      	beq.n	8003464 <HAL_RCC_OscConfig+0x478>
 8003482:	e04f      	b.n	8003524 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003484:	4b0c      	ldr	r3, [pc, #48]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a0b      	ldr	r2, [pc, #44]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 800348a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800348e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003490:	f7fe fca0 	bl	8001dd4 <HAL_GetTick>
 8003494:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003496:	e008      	b.n	80034aa <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003498:	f7fe fc9c 	bl	8001dd4 <HAL_GetTick>
 800349c:	4602      	mov	r2, r0
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	1ad3      	subs	r3, r2, r3
 80034a2:	2b02      	cmp	r3, #2
 80034a4:	d901      	bls.n	80034aa <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80034a6:	2303      	movs	r3, #3
 80034a8:	e03d      	b.n	8003526 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034aa:	4b03      	ldr	r3, [pc, #12]	; (80034b8 <HAL_RCC_OscConfig+0x4cc>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d1f0      	bne.n	8003498 <HAL_RCC_OscConfig+0x4ac>
 80034b6:	e035      	b.n	8003524 <HAL_RCC_OscConfig+0x538>
 80034b8:	40023800 	.word	0x40023800
 80034bc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80034c0:	4b1b      	ldr	r3, [pc, #108]	; (8003530 <HAL_RCC_OscConfig+0x544>)
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	699b      	ldr	r3, [r3, #24]
 80034ca:	2b01      	cmp	r3, #1
 80034cc:	d028      	beq.n	8003520 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80034d8:	429a      	cmp	r2, r3
 80034da:	d121      	bne.n	8003520 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034e6:	429a      	cmp	r2, r3
 80034e8:	d11a      	bne.n	8003520 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80034ea:	68fa      	ldr	r2, [r7, #12]
 80034ec:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80034f0:	4013      	ands	r3, r2
 80034f2:	687a      	ldr	r2, [r7, #4]
 80034f4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80034f6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d111      	bne.n	8003520 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003506:	085b      	lsrs	r3, r3, #1
 8003508:	3b01      	subs	r3, #1
 800350a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800350c:	429a      	cmp	r2, r3
 800350e:	d107      	bne.n	8003520 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800351a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800351c:	429a      	cmp	r2, r3
 800351e:	d001      	beq.n	8003524 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8003520:	2301      	movs	r3, #1
 8003522:	e000      	b.n	8003526 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8003524:	2300      	movs	r3, #0
}
 8003526:	4618      	mov	r0, r3
 8003528:	3718      	adds	r7, #24
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}
 800352e:	bf00      	nop
 8003530:	40023800 	.word	0x40023800

08003534 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b084      	sub	sp, #16
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
 800353c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800353e:	2300      	movs	r3, #0
 8003540:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d101      	bne.n	800354c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003548:	2301      	movs	r3, #1
 800354a:	e0d0      	b.n	80036ee <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800354c:	4b6a      	ldr	r3, [pc, #424]	; (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f003 030f 	and.w	r3, r3, #15
 8003554:	683a      	ldr	r2, [r7, #0]
 8003556:	429a      	cmp	r2, r3
 8003558:	d910      	bls.n	800357c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800355a:	4b67      	ldr	r3, [pc, #412]	; (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f023 020f 	bic.w	r2, r3, #15
 8003562:	4965      	ldr	r1, [pc, #404]	; (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	4313      	orrs	r3, r2
 8003568:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800356a:	4b63      	ldr	r3, [pc, #396]	; (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f003 030f 	and.w	r3, r3, #15
 8003572:	683a      	ldr	r2, [r7, #0]
 8003574:	429a      	cmp	r2, r3
 8003576:	d001      	beq.n	800357c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003578:	2301      	movs	r3, #1
 800357a:	e0b8      	b.n	80036ee <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f003 0302 	and.w	r3, r3, #2
 8003584:	2b00      	cmp	r3, #0
 8003586:	d020      	beq.n	80035ca <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f003 0304 	and.w	r3, r3, #4
 8003590:	2b00      	cmp	r3, #0
 8003592:	d005      	beq.n	80035a0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003594:	4b59      	ldr	r3, [pc, #356]	; (80036fc <HAL_RCC_ClockConfig+0x1c8>)
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	4a58      	ldr	r2, [pc, #352]	; (80036fc <HAL_RCC_ClockConfig+0x1c8>)
 800359a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800359e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f003 0308 	and.w	r3, r3, #8
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d005      	beq.n	80035b8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80035ac:	4b53      	ldr	r3, [pc, #332]	; (80036fc <HAL_RCC_ClockConfig+0x1c8>)
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	4a52      	ldr	r2, [pc, #328]	; (80036fc <HAL_RCC_ClockConfig+0x1c8>)
 80035b2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80035b6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035b8:	4b50      	ldr	r3, [pc, #320]	; (80036fc <HAL_RCC_ClockConfig+0x1c8>)
 80035ba:	689b      	ldr	r3, [r3, #8]
 80035bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	689b      	ldr	r3, [r3, #8]
 80035c4:	494d      	ldr	r1, [pc, #308]	; (80036fc <HAL_RCC_ClockConfig+0x1c8>)
 80035c6:	4313      	orrs	r3, r2
 80035c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f003 0301 	and.w	r3, r3, #1
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d040      	beq.n	8003658 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	2b01      	cmp	r3, #1
 80035dc:	d107      	bne.n	80035ee <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035de:	4b47      	ldr	r3, [pc, #284]	; (80036fc <HAL_RCC_ClockConfig+0x1c8>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d115      	bne.n	8003616 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	e07f      	b.n	80036ee <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	2b02      	cmp	r3, #2
 80035f4:	d107      	bne.n	8003606 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035f6:	4b41      	ldr	r3, [pc, #260]	; (80036fc <HAL_RCC_ClockConfig+0x1c8>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d109      	bne.n	8003616 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003602:	2301      	movs	r3, #1
 8003604:	e073      	b.n	80036ee <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003606:	4b3d      	ldr	r3, [pc, #244]	; (80036fc <HAL_RCC_ClockConfig+0x1c8>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f003 0302 	and.w	r3, r3, #2
 800360e:	2b00      	cmp	r3, #0
 8003610:	d101      	bne.n	8003616 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003612:	2301      	movs	r3, #1
 8003614:	e06b      	b.n	80036ee <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003616:	4b39      	ldr	r3, [pc, #228]	; (80036fc <HAL_RCC_ClockConfig+0x1c8>)
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	f023 0203 	bic.w	r2, r3, #3
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	4936      	ldr	r1, [pc, #216]	; (80036fc <HAL_RCC_ClockConfig+0x1c8>)
 8003624:	4313      	orrs	r3, r2
 8003626:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003628:	f7fe fbd4 	bl	8001dd4 <HAL_GetTick>
 800362c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800362e:	e00a      	b.n	8003646 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003630:	f7fe fbd0 	bl	8001dd4 <HAL_GetTick>
 8003634:	4602      	mov	r2, r0
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	1ad3      	subs	r3, r2, r3
 800363a:	f241 3288 	movw	r2, #5000	; 0x1388
 800363e:	4293      	cmp	r3, r2
 8003640:	d901      	bls.n	8003646 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003642:	2303      	movs	r3, #3
 8003644:	e053      	b.n	80036ee <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003646:	4b2d      	ldr	r3, [pc, #180]	; (80036fc <HAL_RCC_ClockConfig+0x1c8>)
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	f003 020c 	and.w	r2, r3, #12
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	429a      	cmp	r2, r3
 8003656:	d1eb      	bne.n	8003630 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003658:	4b27      	ldr	r3, [pc, #156]	; (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f003 030f 	and.w	r3, r3, #15
 8003660:	683a      	ldr	r2, [r7, #0]
 8003662:	429a      	cmp	r2, r3
 8003664:	d210      	bcs.n	8003688 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003666:	4b24      	ldr	r3, [pc, #144]	; (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f023 020f 	bic.w	r2, r3, #15
 800366e:	4922      	ldr	r1, [pc, #136]	; (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	4313      	orrs	r3, r2
 8003674:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003676:	4b20      	ldr	r3, [pc, #128]	; (80036f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f003 030f 	and.w	r3, r3, #15
 800367e:	683a      	ldr	r2, [r7, #0]
 8003680:	429a      	cmp	r2, r3
 8003682:	d001      	beq.n	8003688 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003684:	2301      	movs	r3, #1
 8003686:	e032      	b.n	80036ee <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f003 0304 	and.w	r3, r3, #4
 8003690:	2b00      	cmp	r3, #0
 8003692:	d008      	beq.n	80036a6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003694:	4b19      	ldr	r3, [pc, #100]	; (80036fc <HAL_RCC_ClockConfig+0x1c8>)
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	68db      	ldr	r3, [r3, #12]
 80036a0:	4916      	ldr	r1, [pc, #88]	; (80036fc <HAL_RCC_ClockConfig+0x1c8>)
 80036a2:	4313      	orrs	r3, r2
 80036a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f003 0308 	and.w	r3, r3, #8
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d009      	beq.n	80036c6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80036b2:	4b12      	ldr	r3, [pc, #72]	; (80036fc <HAL_RCC_ClockConfig+0x1c8>)
 80036b4:	689b      	ldr	r3, [r3, #8]
 80036b6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	691b      	ldr	r3, [r3, #16]
 80036be:	00db      	lsls	r3, r3, #3
 80036c0:	490e      	ldr	r1, [pc, #56]	; (80036fc <HAL_RCC_ClockConfig+0x1c8>)
 80036c2:	4313      	orrs	r3, r2
 80036c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80036c6:	f000 f821 	bl	800370c <HAL_RCC_GetSysClockFreq>
 80036ca:	4602      	mov	r2, r0
 80036cc:	4b0b      	ldr	r3, [pc, #44]	; (80036fc <HAL_RCC_ClockConfig+0x1c8>)
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	091b      	lsrs	r3, r3, #4
 80036d2:	f003 030f 	and.w	r3, r3, #15
 80036d6:	490a      	ldr	r1, [pc, #40]	; (8003700 <HAL_RCC_ClockConfig+0x1cc>)
 80036d8:	5ccb      	ldrb	r3, [r1, r3]
 80036da:	fa22 f303 	lsr.w	r3, r2, r3
 80036de:	4a09      	ldr	r2, [pc, #36]	; (8003704 <HAL_RCC_ClockConfig+0x1d0>)
 80036e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80036e2:	4b09      	ldr	r3, [pc, #36]	; (8003708 <HAL_RCC_ClockConfig+0x1d4>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4618      	mov	r0, r3
 80036e8:	f7fe fb30 	bl	8001d4c <HAL_InitTick>

  return HAL_OK;
 80036ec:	2300      	movs	r3, #0
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	3710      	adds	r7, #16
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}
 80036f6:	bf00      	nop
 80036f8:	40023c00 	.word	0x40023c00
 80036fc:	40023800 	.word	0x40023800
 8003700:	0800c158 	.word	0x0800c158
 8003704:	20000014 	.word	0x20000014
 8003708:	20000018 	.word	0x20000018

0800370c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800370c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003710:	b084      	sub	sp, #16
 8003712:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003714:	2300      	movs	r3, #0
 8003716:	607b      	str	r3, [r7, #4]
 8003718:	2300      	movs	r3, #0
 800371a:	60fb      	str	r3, [r7, #12]
 800371c:	2300      	movs	r3, #0
 800371e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8003720:	2300      	movs	r3, #0
 8003722:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003724:	4b67      	ldr	r3, [pc, #412]	; (80038c4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003726:	689b      	ldr	r3, [r3, #8]
 8003728:	f003 030c 	and.w	r3, r3, #12
 800372c:	2b08      	cmp	r3, #8
 800372e:	d00d      	beq.n	800374c <HAL_RCC_GetSysClockFreq+0x40>
 8003730:	2b08      	cmp	r3, #8
 8003732:	f200 80bd 	bhi.w	80038b0 <HAL_RCC_GetSysClockFreq+0x1a4>
 8003736:	2b00      	cmp	r3, #0
 8003738:	d002      	beq.n	8003740 <HAL_RCC_GetSysClockFreq+0x34>
 800373a:	2b04      	cmp	r3, #4
 800373c:	d003      	beq.n	8003746 <HAL_RCC_GetSysClockFreq+0x3a>
 800373e:	e0b7      	b.n	80038b0 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003740:	4b61      	ldr	r3, [pc, #388]	; (80038c8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003742:	60bb      	str	r3, [r7, #8]
      break;
 8003744:	e0b7      	b.n	80038b6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003746:	4b61      	ldr	r3, [pc, #388]	; (80038cc <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003748:	60bb      	str	r3, [r7, #8]
      break;
 800374a:	e0b4      	b.n	80038b6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800374c:	4b5d      	ldr	r3, [pc, #372]	; (80038c4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003754:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003756:	4b5b      	ldr	r3, [pc, #364]	; (80038c4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800375e:	2b00      	cmp	r3, #0
 8003760:	d04d      	beq.n	80037fe <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003762:	4b58      	ldr	r3, [pc, #352]	; (80038c4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	099b      	lsrs	r3, r3, #6
 8003768:	461a      	mov	r2, r3
 800376a:	f04f 0300 	mov.w	r3, #0
 800376e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003772:	f04f 0100 	mov.w	r1, #0
 8003776:	ea02 0800 	and.w	r8, r2, r0
 800377a:	ea03 0901 	and.w	r9, r3, r1
 800377e:	4640      	mov	r0, r8
 8003780:	4649      	mov	r1, r9
 8003782:	f04f 0200 	mov.w	r2, #0
 8003786:	f04f 0300 	mov.w	r3, #0
 800378a:	014b      	lsls	r3, r1, #5
 800378c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003790:	0142      	lsls	r2, r0, #5
 8003792:	4610      	mov	r0, r2
 8003794:	4619      	mov	r1, r3
 8003796:	ebb0 0008 	subs.w	r0, r0, r8
 800379a:	eb61 0109 	sbc.w	r1, r1, r9
 800379e:	f04f 0200 	mov.w	r2, #0
 80037a2:	f04f 0300 	mov.w	r3, #0
 80037a6:	018b      	lsls	r3, r1, #6
 80037a8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80037ac:	0182      	lsls	r2, r0, #6
 80037ae:	1a12      	subs	r2, r2, r0
 80037b0:	eb63 0301 	sbc.w	r3, r3, r1
 80037b4:	f04f 0000 	mov.w	r0, #0
 80037b8:	f04f 0100 	mov.w	r1, #0
 80037bc:	00d9      	lsls	r1, r3, #3
 80037be:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80037c2:	00d0      	lsls	r0, r2, #3
 80037c4:	4602      	mov	r2, r0
 80037c6:	460b      	mov	r3, r1
 80037c8:	eb12 0208 	adds.w	r2, r2, r8
 80037cc:	eb43 0309 	adc.w	r3, r3, r9
 80037d0:	f04f 0000 	mov.w	r0, #0
 80037d4:	f04f 0100 	mov.w	r1, #0
 80037d8:	0259      	lsls	r1, r3, #9
 80037da:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80037de:	0250      	lsls	r0, r2, #9
 80037e0:	4602      	mov	r2, r0
 80037e2:	460b      	mov	r3, r1
 80037e4:	4610      	mov	r0, r2
 80037e6:	4619      	mov	r1, r3
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	461a      	mov	r2, r3
 80037ec:	f04f 0300 	mov.w	r3, #0
 80037f0:	f7fd fa6a 	bl	8000cc8 <__aeabi_uldivmod>
 80037f4:	4602      	mov	r2, r0
 80037f6:	460b      	mov	r3, r1
 80037f8:	4613      	mov	r3, r2
 80037fa:	60fb      	str	r3, [r7, #12]
 80037fc:	e04a      	b.n	8003894 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037fe:	4b31      	ldr	r3, [pc, #196]	; (80038c4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	099b      	lsrs	r3, r3, #6
 8003804:	461a      	mov	r2, r3
 8003806:	f04f 0300 	mov.w	r3, #0
 800380a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800380e:	f04f 0100 	mov.w	r1, #0
 8003812:	ea02 0400 	and.w	r4, r2, r0
 8003816:	ea03 0501 	and.w	r5, r3, r1
 800381a:	4620      	mov	r0, r4
 800381c:	4629      	mov	r1, r5
 800381e:	f04f 0200 	mov.w	r2, #0
 8003822:	f04f 0300 	mov.w	r3, #0
 8003826:	014b      	lsls	r3, r1, #5
 8003828:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800382c:	0142      	lsls	r2, r0, #5
 800382e:	4610      	mov	r0, r2
 8003830:	4619      	mov	r1, r3
 8003832:	1b00      	subs	r0, r0, r4
 8003834:	eb61 0105 	sbc.w	r1, r1, r5
 8003838:	f04f 0200 	mov.w	r2, #0
 800383c:	f04f 0300 	mov.w	r3, #0
 8003840:	018b      	lsls	r3, r1, #6
 8003842:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003846:	0182      	lsls	r2, r0, #6
 8003848:	1a12      	subs	r2, r2, r0
 800384a:	eb63 0301 	sbc.w	r3, r3, r1
 800384e:	f04f 0000 	mov.w	r0, #0
 8003852:	f04f 0100 	mov.w	r1, #0
 8003856:	00d9      	lsls	r1, r3, #3
 8003858:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800385c:	00d0      	lsls	r0, r2, #3
 800385e:	4602      	mov	r2, r0
 8003860:	460b      	mov	r3, r1
 8003862:	1912      	adds	r2, r2, r4
 8003864:	eb45 0303 	adc.w	r3, r5, r3
 8003868:	f04f 0000 	mov.w	r0, #0
 800386c:	f04f 0100 	mov.w	r1, #0
 8003870:	0299      	lsls	r1, r3, #10
 8003872:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003876:	0290      	lsls	r0, r2, #10
 8003878:	4602      	mov	r2, r0
 800387a:	460b      	mov	r3, r1
 800387c:	4610      	mov	r0, r2
 800387e:	4619      	mov	r1, r3
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	461a      	mov	r2, r3
 8003884:	f04f 0300 	mov.w	r3, #0
 8003888:	f7fd fa1e 	bl	8000cc8 <__aeabi_uldivmod>
 800388c:	4602      	mov	r2, r0
 800388e:	460b      	mov	r3, r1
 8003890:	4613      	mov	r3, r2
 8003892:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003894:	4b0b      	ldr	r3, [pc, #44]	; (80038c4 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	0c1b      	lsrs	r3, r3, #16
 800389a:	f003 0303 	and.w	r3, r3, #3
 800389e:	3301      	adds	r3, #1
 80038a0:	005b      	lsls	r3, r3, #1
 80038a2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 80038a4:	68fa      	ldr	r2, [r7, #12]
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80038ac:	60bb      	str	r3, [r7, #8]
      break;
 80038ae:	e002      	b.n	80038b6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80038b0:	4b05      	ldr	r3, [pc, #20]	; (80038c8 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80038b2:	60bb      	str	r3, [r7, #8]
      break;
 80038b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80038b6:	68bb      	ldr	r3, [r7, #8]
}
 80038b8:	4618      	mov	r0, r3
 80038ba:	3710      	adds	r7, #16
 80038bc:	46bd      	mov	sp, r7
 80038be:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80038c2:	bf00      	nop
 80038c4:	40023800 	.word	0x40023800
 80038c8:	00f42400 	.word	0x00f42400
 80038cc:	007a1200 	.word	0x007a1200

080038d0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80038d0:	b480      	push	{r7}
 80038d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80038d4:	4b03      	ldr	r3, [pc, #12]	; (80038e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80038d6:	681b      	ldr	r3, [r3, #0]
}
 80038d8:	4618      	mov	r0, r3
 80038da:	46bd      	mov	sp, r7
 80038dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e0:	4770      	bx	lr
 80038e2:	bf00      	nop
 80038e4:	20000014 	.word	0x20000014

080038e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80038ec:	f7ff fff0 	bl	80038d0 <HAL_RCC_GetHCLKFreq>
 80038f0:	4602      	mov	r2, r0
 80038f2:	4b05      	ldr	r3, [pc, #20]	; (8003908 <HAL_RCC_GetPCLK1Freq+0x20>)
 80038f4:	689b      	ldr	r3, [r3, #8]
 80038f6:	0a9b      	lsrs	r3, r3, #10
 80038f8:	f003 0307 	and.w	r3, r3, #7
 80038fc:	4903      	ldr	r1, [pc, #12]	; (800390c <HAL_RCC_GetPCLK1Freq+0x24>)
 80038fe:	5ccb      	ldrb	r3, [r1, r3]
 8003900:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003904:	4618      	mov	r0, r3
 8003906:	bd80      	pop	{r7, pc}
 8003908:	40023800 	.word	0x40023800
 800390c:	0800c168 	.word	0x0800c168

08003910 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003914:	f7ff ffdc 	bl	80038d0 <HAL_RCC_GetHCLKFreq>
 8003918:	4602      	mov	r2, r0
 800391a:	4b05      	ldr	r3, [pc, #20]	; (8003930 <HAL_RCC_GetPCLK2Freq+0x20>)
 800391c:	689b      	ldr	r3, [r3, #8]
 800391e:	0b5b      	lsrs	r3, r3, #13
 8003920:	f003 0307 	and.w	r3, r3, #7
 8003924:	4903      	ldr	r1, [pc, #12]	; (8003934 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003926:	5ccb      	ldrb	r3, [r1, r3]
 8003928:	fa22 f303 	lsr.w	r3, r2, r3
}
 800392c:	4618      	mov	r0, r3
 800392e:	bd80      	pop	{r7, pc}
 8003930:	40023800 	.word	0x40023800
 8003934:	0800c168 	.word	0x0800c168

08003938 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b088      	sub	sp, #32
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003940:	2300      	movs	r3, #0
 8003942:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003944:	2300      	movs	r3, #0
 8003946:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8003948:	2300      	movs	r3, #0
 800394a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800394c:	2300      	movs	r3, #0
 800394e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003950:	2300      	movs	r3, #0
 8003952:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f003 0301 	and.w	r3, r3, #1
 800395c:	2b00      	cmp	r3, #0
 800395e:	d012      	beq.n	8003986 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003960:	4b69      	ldr	r3, [pc, #420]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003962:	689b      	ldr	r3, [r3, #8]
 8003964:	4a68      	ldr	r2, [pc, #416]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003966:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800396a:	6093      	str	r3, [r2, #8]
 800396c:	4b66      	ldr	r3, [pc, #408]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800396e:	689a      	ldr	r2, [r3, #8]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003974:	4964      	ldr	r1, [pc, #400]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003976:	4313      	orrs	r3, r2
 8003978:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800397e:	2b00      	cmp	r3, #0
 8003980:	d101      	bne.n	8003986 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8003982:	2301      	movs	r3, #1
 8003984:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800398e:	2b00      	cmp	r3, #0
 8003990:	d017      	beq.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003992:	4b5d      	ldr	r3, [pc, #372]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003994:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003998:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039a0:	4959      	ldr	r1, [pc, #356]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039a2:	4313      	orrs	r3, r2
 80039a4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039ac:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80039b0:	d101      	bne.n	80039b6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80039b2:	2301      	movs	r3, #1
 80039b4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d101      	bne.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80039be:	2301      	movs	r3, #1
 80039c0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d017      	beq.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80039ce:	4b4e      	ldr	r3, [pc, #312]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80039d4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039dc:	494a      	ldr	r1, [pc, #296]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039de:	4313      	orrs	r3, r2
 80039e0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039e8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80039ec:	d101      	bne.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80039ee:	2301      	movs	r3, #1
 80039f0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d101      	bne.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80039fa:	2301      	movs	r3, #1
 80039fc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d001      	beq.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 0320 	and.w	r3, r3, #32
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	f000 808b 	beq.w	8003b32 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003a1c:	4b3a      	ldr	r3, [pc, #232]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a20:	4a39      	ldr	r2, [pc, #228]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a26:	6413      	str	r3, [r2, #64]	; 0x40
 8003a28:	4b37      	ldr	r3, [pc, #220]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a30:	60bb      	str	r3, [r7, #8]
 8003a32:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003a34:	4b35      	ldr	r3, [pc, #212]	; (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a34      	ldr	r2, [pc, #208]	; (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003a3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a3e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a40:	f7fe f9c8 	bl	8001dd4 <HAL_GetTick>
 8003a44:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003a46:	e008      	b.n	8003a5a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a48:	f7fe f9c4 	bl	8001dd4 <HAL_GetTick>
 8003a4c:	4602      	mov	r2, r0
 8003a4e:	697b      	ldr	r3, [r7, #20]
 8003a50:	1ad3      	subs	r3, r2, r3
 8003a52:	2b64      	cmp	r3, #100	; 0x64
 8003a54:	d901      	bls.n	8003a5a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003a56:	2303      	movs	r3, #3
 8003a58:	e357      	b.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003a5a:	4b2c      	ldr	r3, [pc, #176]	; (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d0f0      	beq.n	8003a48 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003a66:	4b28      	ldr	r3, [pc, #160]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a6e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d035      	beq.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a7e:	693a      	ldr	r2, [r7, #16]
 8003a80:	429a      	cmp	r2, r3
 8003a82:	d02e      	beq.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003a84:	4b20      	ldr	r3, [pc, #128]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a8c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003a8e:	4b1e      	ldr	r3, [pc, #120]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a92:	4a1d      	ldr	r2, [pc, #116]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a98:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003a9a:	4b1b      	ldr	r3, [pc, #108]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a9e:	4a1a      	ldr	r2, [pc, #104]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003aa0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003aa4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003aa6:	4a18      	ldr	r2, [pc, #96]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003aa8:	693b      	ldr	r3, [r7, #16]
 8003aaa:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003aac:	4b16      	ldr	r3, [pc, #88]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003aae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ab0:	f003 0301 	and.w	r3, r3, #1
 8003ab4:	2b01      	cmp	r3, #1
 8003ab6:	d114      	bne.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ab8:	f7fe f98c 	bl	8001dd4 <HAL_GetTick>
 8003abc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003abe:	e00a      	b.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ac0:	f7fe f988 	bl	8001dd4 <HAL_GetTick>
 8003ac4:	4602      	mov	r2, r0
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	1ad3      	subs	r3, r2, r3
 8003aca:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d901      	bls.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003ad2:	2303      	movs	r3, #3
 8003ad4:	e319      	b.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ad6:	4b0c      	ldr	r3, [pc, #48]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ad8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ada:	f003 0302 	and.w	r3, r3, #2
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d0ee      	beq.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ae6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003aea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003aee:	d111      	bne.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003af0:	4b05      	ldr	r3, [pc, #20]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003af2:	689b      	ldr	r3, [r3, #8]
 8003af4:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003afc:	4b04      	ldr	r3, [pc, #16]	; (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003afe:	400b      	ands	r3, r1
 8003b00:	4901      	ldr	r1, [pc, #4]	; (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b02:	4313      	orrs	r3, r2
 8003b04:	608b      	str	r3, [r1, #8]
 8003b06:	e00b      	b.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003b08:	40023800 	.word	0x40023800
 8003b0c:	40007000 	.word	0x40007000
 8003b10:	0ffffcff 	.word	0x0ffffcff
 8003b14:	4bb1      	ldr	r3, [pc, #708]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	4ab0      	ldr	r2, [pc, #704]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003b1a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003b1e:	6093      	str	r3, [r2, #8]
 8003b20:	4bae      	ldr	r3, [pc, #696]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003b22:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b2c:	49ab      	ldr	r1, [pc, #684]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003b2e:	4313      	orrs	r3, r2
 8003b30:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f003 0310 	and.w	r3, r3, #16
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d010      	beq.n	8003b60 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003b3e:	4ba7      	ldr	r3, [pc, #668]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003b40:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003b44:	4aa5      	ldr	r2, [pc, #660]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003b46:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003b4a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8003b4e:	4ba3      	ldr	r3, [pc, #652]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003b50:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b58:	49a0      	ldr	r1, [pc, #640]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d00a      	beq.n	8003b82 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003b6c:	4b9b      	ldr	r3, [pc, #620]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003b6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b72:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003b7a:	4998      	ldr	r1, [pc, #608]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d00a      	beq.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003b8e:	4b93      	ldr	r3, [pc, #588]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003b90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b94:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003b9c:	498f      	ldr	r1, [pc, #572]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d00a      	beq.n	8003bc6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003bb0:	4b8a      	ldr	r3, [pc, #552]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003bb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bb6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003bbe:	4987      	ldr	r1, [pc, #540]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d00a      	beq.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003bd2:	4b82      	ldr	r3, [pc, #520]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003bd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bd8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003be0:	497e      	ldr	r1, [pc, #504]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003be2:	4313      	orrs	r3, r2
 8003be4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d00a      	beq.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003bf4:	4b79      	ldr	r3, [pc, #484]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003bf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bfa:	f023 0203 	bic.w	r2, r3, #3
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c02:	4976      	ldr	r1, [pc, #472]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003c04:	4313      	orrs	r3, r2
 8003c06:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d00a      	beq.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003c16:	4b71      	ldr	r3, [pc, #452]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003c18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c1c:	f023 020c 	bic.w	r2, r3, #12
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c24:	496d      	ldr	r1, [pc, #436]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003c26:	4313      	orrs	r3, r2
 8003c28:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d00a      	beq.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003c38:	4b68      	ldr	r3, [pc, #416]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003c3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c3e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c46:	4965      	ldr	r1, [pc, #404]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d00a      	beq.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003c5a:	4b60      	ldr	r3, [pc, #384]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003c5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c60:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c68:	495c      	ldr	r1, [pc, #368]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d00a      	beq.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003c7c:	4b57      	ldr	r3, [pc, #348]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003c7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c82:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c8a:	4954      	ldr	r1, [pc, #336]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d00a      	beq.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003c9e:	4b4f      	ldr	r3, [pc, #316]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003ca0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ca4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cac:	494b      	ldr	r1, [pc, #300]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d00a      	beq.n	8003cd6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003cc0:	4b46      	ldr	r3, [pc, #280]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003cc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cc6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cce:	4943      	ldr	r1, [pc, #268]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d00a      	beq.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003ce2:	4b3e      	ldr	r3, [pc, #248]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003ce4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ce8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003cf0:	493a      	ldr	r1, [pc, #232]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d00a      	beq.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003d04:	4b35      	ldr	r3, [pc, #212]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003d06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d0a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003d12:	4932      	ldr	r1, [pc, #200]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003d14:	4313      	orrs	r3, r2
 8003d16:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d011      	beq.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003d26:	4b2d      	ldr	r3, [pc, #180]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003d28:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d2c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003d34:	4929      	ldr	r1, [pc, #164]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003d36:	4313      	orrs	r3, r2
 8003d38:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003d40:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003d44:	d101      	bne.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003d46:	2301      	movs	r3, #1
 8003d48:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f003 0308 	and.w	r3, r3, #8
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d001      	beq.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003d56:	2301      	movs	r3, #1
 8003d58:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d00a      	beq.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003d66:	4b1d      	ldr	r3, [pc, #116]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003d68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d6c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d74:	4919      	ldr	r1, [pc, #100]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003d76:	4313      	orrs	r3, r2
 8003d78:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d00b      	beq.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003d88:	4b14      	ldr	r3, [pc, #80]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003d8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d8e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d98:	4910      	ldr	r1, [pc, #64]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003da0:	69fb      	ldr	r3, [r7, #28]
 8003da2:	2b01      	cmp	r3, #1
 8003da4:	d006      	beq.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	f000 80d9 	beq.w	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003db4:	4b09      	ldr	r3, [pc, #36]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a08      	ldr	r2, [pc, #32]	; (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8003dba:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003dbe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003dc0:	f7fe f808 	bl	8001dd4 <HAL_GetTick>
 8003dc4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003dc6:	e00b      	b.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003dc8:	f7fe f804 	bl	8001dd4 <HAL_GetTick>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	1ad3      	subs	r3, r2, r3
 8003dd2:	2b64      	cmp	r3, #100	; 0x64
 8003dd4:	d904      	bls.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003dd6:	2303      	movs	r3, #3
 8003dd8:	e197      	b.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8003dda:	bf00      	nop
 8003ddc:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003de0:	4b6c      	ldr	r3, [pc, #432]	; (8003f94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d1ed      	bne.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x490>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f003 0301 	and.w	r3, r3, #1
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d021      	beq.n	8003e3c <HAL_RCCEx_PeriphCLKConfig+0x504>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d11d      	bne.n	8003e3c <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003e00:	4b64      	ldr	r3, [pc, #400]	; (8003f94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e02:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003e06:	0c1b      	lsrs	r3, r3, #16
 8003e08:	f003 0303 	and.w	r3, r3, #3
 8003e0c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003e0e:	4b61      	ldr	r3, [pc, #388]	; (8003f94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e10:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003e14:	0e1b      	lsrs	r3, r3, #24
 8003e16:	f003 030f 	and.w	r3, r3, #15
 8003e1a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	019a      	lsls	r2, r3, #6
 8003e22:	693b      	ldr	r3, [r7, #16]
 8003e24:	041b      	lsls	r3, r3, #16
 8003e26:	431a      	orrs	r2, r3
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	061b      	lsls	r3, r3, #24
 8003e2c:	431a      	orrs	r2, r3
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	689b      	ldr	r3, [r3, #8]
 8003e32:	071b      	lsls	r3, r3, #28
 8003e34:	4957      	ldr	r1, [pc, #348]	; (8003f94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e36:	4313      	orrs	r3, r2
 8003e38:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d004      	beq.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e4c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e50:	d00a      	beq.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d02e      	beq.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e62:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003e66:	d129      	bne.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003e68:	4b4a      	ldr	r3, [pc, #296]	; (8003f94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003e6e:	0c1b      	lsrs	r3, r3, #16
 8003e70:	f003 0303 	and.w	r3, r3, #3
 8003e74:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003e76:	4b47      	ldr	r3, [pc, #284]	; (8003f94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e78:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003e7c:	0f1b      	lsrs	r3, r3, #28
 8003e7e:	f003 0307 	and.w	r3, r3, #7
 8003e82:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	019a      	lsls	r2, r3, #6
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	041b      	lsls	r3, r3, #16
 8003e8e:	431a      	orrs	r2, r3
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	68db      	ldr	r3, [r3, #12]
 8003e94:	061b      	lsls	r3, r3, #24
 8003e96:	431a      	orrs	r2, r3
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	071b      	lsls	r3, r3, #28
 8003e9c:	493d      	ldr	r1, [pc, #244]	; (8003f94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003ea4:	4b3b      	ldr	r3, [pc, #236]	; (8003f94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ea6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003eaa:	f023 021f 	bic.w	r2, r3, #31
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eb2:	3b01      	subs	r3, #1
 8003eb4:	4937      	ldr	r1, [pc, #220]	; (8003f94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d01d      	beq.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003ec8:	4b32      	ldr	r3, [pc, #200]	; (8003f94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003eca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ece:	0e1b      	lsrs	r3, r3, #24
 8003ed0:	f003 030f 	and.w	r3, r3, #15
 8003ed4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003ed6:	4b2f      	ldr	r3, [pc, #188]	; (8003f94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ed8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003edc:	0f1b      	lsrs	r3, r3, #28
 8003ede:	f003 0307 	and.w	r3, r3, #7
 8003ee2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	019a      	lsls	r2, r3, #6
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	691b      	ldr	r3, [r3, #16]
 8003eee:	041b      	lsls	r3, r3, #16
 8003ef0:	431a      	orrs	r2, r3
 8003ef2:	693b      	ldr	r3, [r7, #16]
 8003ef4:	061b      	lsls	r3, r3, #24
 8003ef6:	431a      	orrs	r2, r3
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	071b      	lsls	r3, r3, #28
 8003efc:	4925      	ldr	r1, [pc, #148]	; (8003f94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003efe:	4313      	orrs	r3, r2
 8003f00:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d011      	beq.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	019a      	lsls	r2, r3, #6
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	691b      	ldr	r3, [r3, #16]
 8003f1a:	041b      	lsls	r3, r3, #16
 8003f1c:	431a      	orrs	r2, r3
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	68db      	ldr	r3, [r3, #12]
 8003f22:	061b      	lsls	r3, r3, #24
 8003f24:	431a      	orrs	r2, r3
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	689b      	ldr	r3, [r3, #8]
 8003f2a:	071b      	lsls	r3, r3, #28
 8003f2c:	4919      	ldr	r1, [pc, #100]	; (8003f94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003f34:	4b17      	ldr	r3, [pc, #92]	; (8003f94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a16      	ldr	r2, [pc, #88]	; (8003f94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f3a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003f3e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f40:	f7fd ff48 	bl	8001dd4 <HAL_GetTick>
 8003f44:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003f46:	e008      	b.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003f48:	f7fd ff44 	bl	8001dd4 <HAL_GetTick>
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	697b      	ldr	r3, [r7, #20]
 8003f50:	1ad3      	subs	r3, r2, r3
 8003f52:	2b64      	cmp	r3, #100	; 0x64
 8003f54:	d901      	bls.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003f56:	2303      	movs	r3, #3
 8003f58:	e0d7      	b.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003f5a:	4b0e      	ldr	r3, [pc, #56]	; (8003f94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d0f0      	beq.n	8003f48 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003f66:	69bb      	ldr	r3, [r7, #24]
 8003f68:	2b01      	cmp	r3, #1
 8003f6a:	f040 80cd 	bne.w	8004108 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003f6e:	4b09      	ldr	r3, [pc, #36]	; (8003f94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4a08      	ldr	r2, [pc, #32]	; (8003f94 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f74:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f78:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f7a:	f7fd ff2b 	bl	8001dd4 <HAL_GetTick>
 8003f7e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003f80:	e00a      	b.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003f82:	f7fd ff27 	bl	8001dd4 <HAL_GetTick>
 8003f86:	4602      	mov	r2, r0
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	1ad3      	subs	r3, r2, r3
 8003f8c:	2b64      	cmp	r3, #100	; 0x64
 8003f8e:	d903      	bls.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003f90:	2303      	movs	r3, #3
 8003f92:	e0ba      	b.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8003f94:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003f98:	4b5e      	ldr	r3, [pc, #376]	; (8004114 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003fa0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003fa4:	d0ed      	beq.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d003      	beq.n	8003fba <HAL_RCCEx_PeriphCLKConfig+0x682>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d009      	beq.n	8003fce <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d02e      	beq.n	8004024 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d12a      	bne.n	8004024 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003fce:	4b51      	ldr	r3, [pc, #324]	; (8004114 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003fd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fd4:	0c1b      	lsrs	r3, r3, #16
 8003fd6:	f003 0303 	and.w	r3, r3, #3
 8003fda:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003fdc:	4b4d      	ldr	r3, [pc, #308]	; (8004114 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003fde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fe2:	0f1b      	lsrs	r3, r3, #28
 8003fe4:	f003 0307 	and.w	r3, r3, #7
 8003fe8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	695b      	ldr	r3, [r3, #20]
 8003fee:	019a      	lsls	r2, r3, #6
 8003ff0:	693b      	ldr	r3, [r7, #16]
 8003ff2:	041b      	lsls	r3, r3, #16
 8003ff4:	431a      	orrs	r2, r3
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	699b      	ldr	r3, [r3, #24]
 8003ffa:	061b      	lsls	r3, r3, #24
 8003ffc:	431a      	orrs	r2, r3
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	071b      	lsls	r3, r3, #28
 8004002:	4944      	ldr	r1, [pc, #272]	; (8004114 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004004:	4313      	orrs	r3, r2
 8004006:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800400a:	4b42      	ldr	r3, [pc, #264]	; (8004114 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800400c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004010:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004018:	3b01      	subs	r3, #1
 800401a:	021b      	lsls	r3, r3, #8
 800401c:	493d      	ldr	r1, [pc, #244]	; (8004114 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800401e:	4313      	orrs	r3, r2
 8004020:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800402c:	2b00      	cmp	r3, #0
 800402e:	d022      	beq.n	8004076 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004034:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004038:	d11d      	bne.n	8004076 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800403a:	4b36      	ldr	r3, [pc, #216]	; (8004114 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800403c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004040:	0e1b      	lsrs	r3, r3, #24
 8004042:	f003 030f 	and.w	r3, r3, #15
 8004046:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004048:	4b32      	ldr	r3, [pc, #200]	; (8004114 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800404a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800404e:	0f1b      	lsrs	r3, r3, #28
 8004050:	f003 0307 	and.w	r3, r3, #7
 8004054:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	695b      	ldr	r3, [r3, #20]
 800405a:	019a      	lsls	r2, r3, #6
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6a1b      	ldr	r3, [r3, #32]
 8004060:	041b      	lsls	r3, r3, #16
 8004062:	431a      	orrs	r2, r3
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	061b      	lsls	r3, r3, #24
 8004068:	431a      	orrs	r2, r3
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	071b      	lsls	r3, r3, #28
 800406e:	4929      	ldr	r1, [pc, #164]	; (8004114 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004070:	4313      	orrs	r3, r2
 8004072:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f003 0308 	and.w	r3, r3, #8
 800407e:	2b00      	cmp	r3, #0
 8004080:	d028      	beq.n	80040d4 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004082:	4b24      	ldr	r3, [pc, #144]	; (8004114 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004084:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004088:	0e1b      	lsrs	r3, r3, #24
 800408a:	f003 030f 	and.w	r3, r3, #15
 800408e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004090:	4b20      	ldr	r3, [pc, #128]	; (8004114 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004092:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004096:	0c1b      	lsrs	r3, r3, #16
 8004098:	f003 0303 	and.w	r3, r3, #3
 800409c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	695b      	ldr	r3, [r3, #20]
 80040a2:	019a      	lsls	r2, r3, #6
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	041b      	lsls	r3, r3, #16
 80040a8:	431a      	orrs	r2, r3
 80040aa:	693b      	ldr	r3, [r7, #16]
 80040ac:	061b      	lsls	r3, r3, #24
 80040ae:	431a      	orrs	r2, r3
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	69db      	ldr	r3, [r3, #28]
 80040b4:	071b      	lsls	r3, r3, #28
 80040b6:	4917      	ldr	r1, [pc, #92]	; (8004114 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80040b8:	4313      	orrs	r3, r2
 80040ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80040be:	4b15      	ldr	r3, [pc, #84]	; (8004114 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80040c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80040c4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040cc:	4911      	ldr	r1, [pc, #68]	; (8004114 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80040ce:	4313      	orrs	r3, r2
 80040d0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80040d4:	4b0f      	ldr	r3, [pc, #60]	; (8004114 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a0e      	ldr	r2, [pc, #56]	; (8004114 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80040da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040e0:	f7fd fe78 	bl	8001dd4 <HAL_GetTick>
 80040e4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80040e6:	e008      	b.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80040e8:	f7fd fe74 	bl	8001dd4 <HAL_GetTick>
 80040ec:	4602      	mov	r2, r0
 80040ee:	697b      	ldr	r3, [r7, #20]
 80040f0:	1ad3      	subs	r3, r2, r3
 80040f2:	2b64      	cmp	r3, #100	; 0x64
 80040f4:	d901      	bls.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80040f6:	2303      	movs	r3, #3
 80040f8:	e007      	b.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80040fa:	4b06      	ldr	r3, [pc, #24]	; (8004114 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004102:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004106:	d1ef      	bne.n	80040e8 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8004108:	2300      	movs	r3, #0
}
 800410a:	4618      	mov	r0, r3
 800410c:	3720      	adds	r7, #32
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}
 8004112:	bf00      	nop
 8004114:	40023800 	.word	0x40023800

08004118 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b082      	sub	sp, #8
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d101      	bne.n	800412a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004126:	2301      	movs	r3, #1
 8004128:	e049      	b.n	80041be <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004130:	b2db      	uxtb	r3, r3
 8004132:	2b00      	cmp	r3, #0
 8004134:	d106      	bne.n	8004144 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2200      	movs	r2, #0
 800413a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	f7fd fa7a 	bl	8001638 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2202      	movs	r2, #2
 8004148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681a      	ldr	r2, [r3, #0]
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	3304      	adds	r3, #4
 8004154:	4619      	mov	r1, r3
 8004156:	4610      	mov	r0, r2
 8004158:	f000 fdb0 	bl	8004cbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2201      	movs	r2, #1
 8004160:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2201      	movs	r2, #1
 8004168:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2201      	movs	r2, #1
 8004170:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2201      	movs	r2, #1
 8004178:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2201      	movs	r2, #1
 8004180:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2201      	movs	r2, #1
 8004188:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2201      	movs	r2, #1
 8004190:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2201      	movs	r2, #1
 8004198:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2201      	movs	r2, #1
 80041a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2201      	movs	r2, #1
 80041a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2201      	movs	r2, #1
 80041b0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2201      	movs	r2, #1
 80041b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80041bc:	2300      	movs	r3, #0
}
 80041be:	4618      	mov	r0, r3
 80041c0:	3708      	adds	r7, #8
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}
	...

080041c8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80041c8:	b480      	push	{r7}
 80041ca:	b085      	sub	sp, #20
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041d6:	b2db      	uxtb	r3, r3
 80041d8:	2b01      	cmp	r3, #1
 80041da:	d001      	beq.n	80041e0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80041dc:	2301      	movs	r3, #1
 80041de:	e054      	b.n	800428a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2202      	movs	r2, #2
 80041e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	68da      	ldr	r2, [r3, #12]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f042 0201 	orr.w	r2, r2, #1
 80041f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a26      	ldr	r2, [pc, #152]	; (8004298 <HAL_TIM_Base_Start_IT+0xd0>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d022      	beq.n	8004248 <HAL_TIM_Base_Start_IT+0x80>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800420a:	d01d      	beq.n	8004248 <HAL_TIM_Base_Start_IT+0x80>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a22      	ldr	r2, [pc, #136]	; (800429c <HAL_TIM_Base_Start_IT+0xd4>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d018      	beq.n	8004248 <HAL_TIM_Base_Start_IT+0x80>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a21      	ldr	r2, [pc, #132]	; (80042a0 <HAL_TIM_Base_Start_IT+0xd8>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d013      	beq.n	8004248 <HAL_TIM_Base_Start_IT+0x80>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a1f      	ldr	r2, [pc, #124]	; (80042a4 <HAL_TIM_Base_Start_IT+0xdc>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d00e      	beq.n	8004248 <HAL_TIM_Base_Start_IT+0x80>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a1e      	ldr	r2, [pc, #120]	; (80042a8 <HAL_TIM_Base_Start_IT+0xe0>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d009      	beq.n	8004248 <HAL_TIM_Base_Start_IT+0x80>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4a1c      	ldr	r2, [pc, #112]	; (80042ac <HAL_TIM_Base_Start_IT+0xe4>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d004      	beq.n	8004248 <HAL_TIM_Base_Start_IT+0x80>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a1b      	ldr	r2, [pc, #108]	; (80042b0 <HAL_TIM_Base_Start_IT+0xe8>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d115      	bne.n	8004274 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	689a      	ldr	r2, [r3, #8]
 800424e:	4b19      	ldr	r3, [pc, #100]	; (80042b4 <HAL_TIM_Base_Start_IT+0xec>)
 8004250:	4013      	ands	r3, r2
 8004252:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	2b06      	cmp	r3, #6
 8004258:	d015      	beq.n	8004286 <HAL_TIM_Base_Start_IT+0xbe>
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004260:	d011      	beq.n	8004286 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f042 0201 	orr.w	r2, r2, #1
 8004270:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004272:	e008      	b.n	8004286 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	681a      	ldr	r2, [r3, #0]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f042 0201 	orr.w	r2, r2, #1
 8004282:	601a      	str	r2, [r3, #0]
 8004284:	e000      	b.n	8004288 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004286:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004288:	2300      	movs	r3, #0
}
 800428a:	4618      	mov	r0, r3
 800428c:	3714      	adds	r7, #20
 800428e:	46bd      	mov	sp, r7
 8004290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004294:	4770      	bx	lr
 8004296:	bf00      	nop
 8004298:	40010000 	.word	0x40010000
 800429c:	40000400 	.word	0x40000400
 80042a0:	40000800 	.word	0x40000800
 80042a4:	40000c00 	.word	0x40000c00
 80042a8:	40010400 	.word	0x40010400
 80042ac:	40014000 	.word	0x40014000
 80042b0:	40001800 	.word	0x40001800
 80042b4:	00010007 	.word	0x00010007

080042b8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b082      	sub	sp, #8
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d101      	bne.n	80042ca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80042c6:	2301      	movs	r3, #1
 80042c8:	e049      	b.n	800435e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042d0:	b2db      	uxtb	r3, r3
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d106      	bne.n	80042e4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2200      	movs	r2, #0
 80042da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80042de:	6878      	ldr	r0, [r7, #4]
 80042e0:	f7fd f9e2 	bl	80016a8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2202      	movs	r2, #2
 80042e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	3304      	adds	r3, #4
 80042f4:	4619      	mov	r1, r3
 80042f6:	4610      	mov	r0, r2
 80042f8:	f000 fce0 	bl	8004cbc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2201      	movs	r2, #1
 8004300:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2201      	movs	r2, #1
 8004308:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2201      	movs	r2, #1
 8004310:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2201      	movs	r2, #1
 8004318:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2201      	movs	r2, #1
 8004320:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2201      	movs	r2, #1
 8004328:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2201      	movs	r2, #1
 8004330:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2201      	movs	r2, #1
 8004338:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2201      	movs	r2, #1
 8004340:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2201      	movs	r2, #1
 8004348:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2201      	movs	r2, #1
 8004350:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2201      	movs	r2, #1
 8004358:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800435c:	2300      	movs	r3, #0
}
 800435e:	4618      	mov	r0, r3
 8004360:	3708      	adds	r7, #8
 8004362:	46bd      	mov	sp, r7
 8004364:	bd80      	pop	{r7, pc}
	...

08004368 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b084      	sub	sp, #16
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
 8004370:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d109      	bne.n	800438c <HAL_TIM_PWM_Start+0x24>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800437e:	b2db      	uxtb	r3, r3
 8004380:	2b01      	cmp	r3, #1
 8004382:	bf14      	ite	ne
 8004384:	2301      	movne	r3, #1
 8004386:	2300      	moveq	r3, #0
 8004388:	b2db      	uxtb	r3, r3
 800438a:	e03c      	b.n	8004406 <HAL_TIM_PWM_Start+0x9e>
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	2b04      	cmp	r3, #4
 8004390:	d109      	bne.n	80043a6 <HAL_TIM_PWM_Start+0x3e>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004398:	b2db      	uxtb	r3, r3
 800439a:	2b01      	cmp	r3, #1
 800439c:	bf14      	ite	ne
 800439e:	2301      	movne	r3, #1
 80043a0:	2300      	moveq	r3, #0
 80043a2:	b2db      	uxtb	r3, r3
 80043a4:	e02f      	b.n	8004406 <HAL_TIM_PWM_Start+0x9e>
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	2b08      	cmp	r3, #8
 80043aa:	d109      	bne.n	80043c0 <HAL_TIM_PWM_Start+0x58>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80043b2:	b2db      	uxtb	r3, r3
 80043b4:	2b01      	cmp	r3, #1
 80043b6:	bf14      	ite	ne
 80043b8:	2301      	movne	r3, #1
 80043ba:	2300      	moveq	r3, #0
 80043bc:	b2db      	uxtb	r3, r3
 80043be:	e022      	b.n	8004406 <HAL_TIM_PWM_Start+0x9e>
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	2b0c      	cmp	r3, #12
 80043c4:	d109      	bne.n	80043da <HAL_TIM_PWM_Start+0x72>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80043cc:	b2db      	uxtb	r3, r3
 80043ce:	2b01      	cmp	r3, #1
 80043d0:	bf14      	ite	ne
 80043d2:	2301      	movne	r3, #1
 80043d4:	2300      	moveq	r3, #0
 80043d6:	b2db      	uxtb	r3, r3
 80043d8:	e015      	b.n	8004406 <HAL_TIM_PWM_Start+0x9e>
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	2b10      	cmp	r3, #16
 80043de:	d109      	bne.n	80043f4 <HAL_TIM_PWM_Start+0x8c>
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80043e6:	b2db      	uxtb	r3, r3
 80043e8:	2b01      	cmp	r3, #1
 80043ea:	bf14      	ite	ne
 80043ec:	2301      	movne	r3, #1
 80043ee:	2300      	moveq	r3, #0
 80043f0:	b2db      	uxtb	r3, r3
 80043f2:	e008      	b.n	8004406 <HAL_TIM_PWM_Start+0x9e>
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80043fa:	b2db      	uxtb	r3, r3
 80043fc:	2b01      	cmp	r3, #1
 80043fe:	bf14      	ite	ne
 8004400:	2301      	movne	r3, #1
 8004402:	2300      	moveq	r3, #0
 8004404:	b2db      	uxtb	r3, r3
 8004406:	2b00      	cmp	r3, #0
 8004408:	d001      	beq.n	800440e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800440a:	2301      	movs	r3, #1
 800440c:	e092      	b.n	8004534 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d104      	bne.n	800441e <HAL_TIM_PWM_Start+0xb6>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2202      	movs	r2, #2
 8004418:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800441c:	e023      	b.n	8004466 <HAL_TIM_PWM_Start+0xfe>
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	2b04      	cmp	r3, #4
 8004422:	d104      	bne.n	800442e <HAL_TIM_PWM_Start+0xc6>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2202      	movs	r2, #2
 8004428:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800442c:	e01b      	b.n	8004466 <HAL_TIM_PWM_Start+0xfe>
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	2b08      	cmp	r3, #8
 8004432:	d104      	bne.n	800443e <HAL_TIM_PWM_Start+0xd6>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2202      	movs	r2, #2
 8004438:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800443c:	e013      	b.n	8004466 <HAL_TIM_PWM_Start+0xfe>
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	2b0c      	cmp	r3, #12
 8004442:	d104      	bne.n	800444e <HAL_TIM_PWM_Start+0xe6>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2202      	movs	r2, #2
 8004448:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800444c:	e00b      	b.n	8004466 <HAL_TIM_PWM_Start+0xfe>
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	2b10      	cmp	r3, #16
 8004452:	d104      	bne.n	800445e <HAL_TIM_PWM_Start+0xf6>
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2202      	movs	r2, #2
 8004458:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800445c:	e003      	b.n	8004466 <HAL_TIM_PWM_Start+0xfe>
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2202      	movs	r2, #2
 8004462:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	2201      	movs	r2, #1
 800446c:	6839      	ldr	r1, [r7, #0]
 800446e:	4618      	mov	r0, r3
 8004470:	f000 ffbc 	bl	80053ec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4a30      	ldr	r2, [pc, #192]	; (800453c <HAL_TIM_PWM_Start+0x1d4>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d004      	beq.n	8004488 <HAL_TIM_PWM_Start+0x120>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	4a2f      	ldr	r2, [pc, #188]	; (8004540 <HAL_TIM_PWM_Start+0x1d8>)
 8004484:	4293      	cmp	r3, r2
 8004486:	d101      	bne.n	800448c <HAL_TIM_PWM_Start+0x124>
 8004488:	2301      	movs	r3, #1
 800448a:	e000      	b.n	800448e <HAL_TIM_PWM_Start+0x126>
 800448c:	2300      	movs	r3, #0
 800448e:	2b00      	cmp	r3, #0
 8004490:	d007      	beq.n	80044a2 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80044a0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a25      	ldr	r2, [pc, #148]	; (800453c <HAL_TIM_PWM_Start+0x1d4>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d022      	beq.n	80044f2 <HAL_TIM_PWM_Start+0x18a>
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044b4:	d01d      	beq.n	80044f2 <HAL_TIM_PWM_Start+0x18a>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4a22      	ldr	r2, [pc, #136]	; (8004544 <HAL_TIM_PWM_Start+0x1dc>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d018      	beq.n	80044f2 <HAL_TIM_PWM_Start+0x18a>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a20      	ldr	r2, [pc, #128]	; (8004548 <HAL_TIM_PWM_Start+0x1e0>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d013      	beq.n	80044f2 <HAL_TIM_PWM_Start+0x18a>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	4a1f      	ldr	r2, [pc, #124]	; (800454c <HAL_TIM_PWM_Start+0x1e4>)
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d00e      	beq.n	80044f2 <HAL_TIM_PWM_Start+0x18a>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4a19      	ldr	r2, [pc, #100]	; (8004540 <HAL_TIM_PWM_Start+0x1d8>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d009      	beq.n	80044f2 <HAL_TIM_PWM_Start+0x18a>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4a1b      	ldr	r2, [pc, #108]	; (8004550 <HAL_TIM_PWM_Start+0x1e8>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d004      	beq.n	80044f2 <HAL_TIM_PWM_Start+0x18a>
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a19      	ldr	r2, [pc, #100]	; (8004554 <HAL_TIM_PWM_Start+0x1ec>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d115      	bne.n	800451e <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	689a      	ldr	r2, [r3, #8]
 80044f8:	4b17      	ldr	r3, [pc, #92]	; (8004558 <HAL_TIM_PWM_Start+0x1f0>)
 80044fa:	4013      	ands	r3, r2
 80044fc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	2b06      	cmp	r3, #6
 8004502:	d015      	beq.n	8004530 <HAL_TIM_PWM_Start+0x1c8>
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800450a:	d011      	beq.n	8004530 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	681a      	ldr	r2, [r3, #0]
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f042 0201 	orr.w	r2, r2, #1
 800451a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800451c:	e008      	b.n	8004530 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	681a      	ldr	r2, [r3, #0]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f042 0201 	orr.w	r2, r2, #1
 800452c:	601a      	str	r2, [r3, #0]
 800452e:	e000      	b.n	8004532 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004530:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004532:	2300      	movs	r3, #0
}
 8004534:	4618      	mov	r0, r3
 8004536:	3710      	adds	r7, #16
 8004538:	46bd      	mov	sp, r7
 800453a:	bd80      	pop	{r7, pc}
 800453c:	40010000 	.word	0x40010000
 8004540:	40010400 	.word	0x40010400
 8004544:	40000400 	.word	0x40000400
 8004548:	40000800 	.word	0x40000800
 800454c:	40000c00 	.word	0x40000c00
 8004550:	40014000 	.word	0x40014000
 8004554:	40001800 	.word	0x40001800
 8004558:	00010007 	.word	0x00010007

0800455c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b082      	sub	sp, #8
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
 8004564:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	2200      	movs	r2, #0
 800456c:	6839      	ldr	r1, [r7, #0]
 800456e:	4618      	mov	r0, r3
 8004570:	f000 ff3c 	bl	80053ec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	4a36      	ldr	r2, [pc, #216]	; (8004654 <HAL_TIM_PWM_Stop+0xf8>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d004      	beq.n	8004588 <HAL_TIM_PWM_Stop+0x2c>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	4a35      	ldr	r2, [pc, #212]	; (8004658 <HAL_TIM_PWM_Stop+0xfc>)
 8004584:	4293      	cmp	r3, r2
 8004586:	d101      	bne.n	800458c <HAL_TIM_PWM_Stop+0x30>
 8004588:	2301      	movs	r3, #1
 800458a:	e000      	b.n	800458e <HAL_TIM_PWM_Stop+0x32>
 800458c:	2300      	movs	r3, #0
 800458e:	2b00      	cmp	r3, #0
 8004590:	d017      	beq.n	80045c2 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	6a1a      	ldr	r2, [r3, #32]
 8004598:	f241 1311 	movw	r3, #4369	; 0x1111
 800459c:	4013      	ands	r3, r2
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d10f      	bne.n	80045c2 <HAL_TIM_PWM_Stop+0x66>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	6a1a      	ldr	r2, [r3, #32]
 80045a8:	f240 4344 	movw	r3, #1092	; 0x444
 80045ac:	4013      	ands	r3, r2
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d107      	bne.n	80045c2 <HAL_TIM_PWM_Stop+0x66>
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80045c0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	6a1a      	ldr	r2, [r3, #32]
 80045c8:	f241 1311 	movw	r3, #4369	; 0x1111
 80045cc:	4013      	ands	r3, r2
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d10f      	bne.n	80045f2 <HAL_TIM_PWM_Stop+0x96>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	6a1a      	ldr	r2, [r3, #32]
 80045d8:	f240 4344 	movw	r3, #1092	; 0x444
 80045dc:	4013      	ands	r3, r2
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d107      	bne.n	80045f2 <HAL_TIM_PWM_Stop+0x96>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	681a      	ldr	r2, [r3, #0]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f022 0201 	bic.w	r2, r2, #1
 80045f0:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d104      	bne.n	8004602 <HAL_TIM_PWM_Stop+0xa6>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2201      	movs	r2, #1
 80045fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004600:	e023      	b.n	800464a <HAL_TIM_PWM_Stop+0xee>
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	2b04      	cmp	r3, #4
 8004606:	d104      	bne.n	8004612 <HAL_TIM_PWM_Stop+0xb6>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2201      	movs	r2, #1
 800460c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004610:	e01b      	b.n	800464a <HAL_TIM_PWM_Stop+0xee>
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	2b08      	cmp	r3, #8
 8004616:	d104      	bne.n	8004622 <HAL_TIM_PWM_Stop+0xc6>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2201      	movs	r2, #1
 800461c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004620:	e013      	b.n	800464a <HAL_TIM_PWM_Stop+0xee>
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	2b0c      	cmp	r3, #12
 8004626:	d104      	bne.n	8004632 <HAL_TIM_PWM_Stop+0xd6>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2201      	movs	r2, #1
 800462c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004630:	e00b      	b.n	800464a <HAL_TIM_PWM_Stop+0xee>
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	2b10      	cmp	r3, #16
 8004636:	d104      	bne.n	8004642 <HAL_TIM_PWM_Stop+0xe6>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2201      	movs	r2, #1
 800463c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004640:	e003      	b.n	800464a <HAL_TIM_PWM_Stop+0xee>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2201      	movs	r2, #1
 8004646:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 800464a:	2300      	movs	r3, #0
}
 800464c:	4618      	mov	r0, r3
 800464e:	3708      	adds	r7, #8
 8004650:	46bd      	mov	sp, r7
 8004652:	bd80      	pop	{r7, pc}
 8004654:	40010000 	.word	0x40010000
 8004658:	40010400 	.word	0x40010400

0800465c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b082      	sub	sp, #8
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	691b      	ldr	r3, [r3, #16]
 800466a:	f003 0302 	and.w	r3, r3, #2
 800466e:	2b02      	cmp	r3, #2
 8004670:	d122      	bne.n	80046b8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	68db      	ldr	r3, [r3, #12]
 8004678:	f003 0302 	and.w	r3, r3, #2
 800467c:	2b02      	cmp	r3, #2
 800467e:	d11b      	bne.n	80046b8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f06f 0202 	mvn.w	r2, #2
 8004688:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2201      	movs	r2, #1
 800468e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	699b      	ldr	r3, [r3, #24]
 8004696:	f003 0303 	and.w	r3, r3, #3
 800469a:	2b00      	cmp	r3, #0
 800469c:	d003      	beq.n	80046a6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	f000 faee 	bl	8004c80 <HAL_TIM_IC_CaptureCallback>
 80046a4:	e005      	b.n	80046b2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80046a6:	6878      	ldr	r0, [r7, #4]
 80046a8:	f000 fae0 	bl	8004c6c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046ac:	6878      	ldr	r0, [r7, #4]
 80046ae:	f000 faf1 	bl	8004c94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2200      	movs	r2, #0
 80046b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	691b      	ldr	r3, [r3, #16]
 80046be:	f003 0304 	and.w	r3, r3, #4
 80046c2:	2b04      	cmp	r3, #4
 80046c4:	d122      	bne.n	800470c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	68db      	ldr	r3, [r3, #12]
 80046cc:	f003 0304 	and.w	r3, r3, #4
 80046d0:	2b04      	cmp	r3, #4
 80046d2:	d11b      	bne.n	800470c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f06f 0204 	mvn.w	r2, #4
 80046dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2202      	movs	r2, #2
 80046e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	699b      	ldr	r3, [r3, #24]
 80046ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d003      	beq.n	80046fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046f2:	6878      	ldr	r0, [r7, #4]
 80046f4:	f000 fac4 	bl	8004c80 <HAL_TIM_IC_CaptureCallback>
 80046f8:	e005      	b.n	8004706 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046fa:	6878      	ldr	r0, [r7, #4]
 80046fc:	f000 fab6 	bl	8004c6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004700:	6878      	ldr	r0, [r7, #4]
 8004702:	f000 fac7 	bl	8004c94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2200      	movs	r2, #0
 800470a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	691b      	ldr	r3, [r3, #16]
 8004712:	f003 0308 	and.w	r3, r3, #8
 8004716:	2b08      	cmp	r3, #8
 8004718:	d122      	bne.n	8004760 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	68db      	ldr	r3, [r3, #12]
 8004720:	f003 0308 	and.w	r3, r3, #8
 8004724:	2b08      	cmp	r3, #8
 8004726:	d11b      	bne.n	8004760 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f06f 0208 	mvn.w	r2, #8
 8004730:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2204      	movs	r2, #4
 8004736:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	69db      	ldr	r3, [r3, #28]
 800473e:	f003 0303 	and.w	r3, r3, #3
 8004742:	2b00      	cmp	r3, #0
 8004744:	d003      	beq.n	800474e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004746:	6878      	ldr	r0, [r7, #4]
 8004748:	f000 fa9a 	bl	8004c80 <HAL_TIM_IC_CaptureCallback>
 800474c:	e005      	b.n	800475a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800474e:	6878      	ldr	r0, [r7, #4]
 8004750:	f000 fa8c 	bl	8004c6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004754:	6878      	ldr	r0, [r7, #4]
 8004756:	f000 fa9d 	bl	8004c94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2200      	movs	r2, #0
 800475e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	691b      	ldr	r3, [r3, #16]
 8004766:	f003 0310 	and.w	r3, r3, #16
 800476a:	2b10      	cmp	r3, #16
 800476c:	d122      	bne.n	80047b4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	68db      	ldr	r3, [r3, #12]
 8004774:	f003 0310 	and.w	r3, r3, #16
 8004778:	2b10      	cmp	r3, #16
 800477a:	d11b      	bne.n	80047b4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f06f 0210 	mvn.w	r2, #16
 8004784:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2208      	movs	r2, #8
 800478a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	69db      	ldr	r3, [r3, #28]
 8004792:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004796:	2b00      	cmp	r3, #0
 8004798:	d003      	beq.n	80047a2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800479a:	6878      	ldr	r0, [r7, #4]
 800479c:	f000 fa70 	bl	8004c80 <HAL_TIM_IC_CaptureCallback>
 80047a0:	e005      	b.n	80047ae <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047a2:	6878      	ldr	r0, [r7, #4]
 80047a4:	f000 fa62 	bl	8004c6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047a8:	6878      	ldr	r0, [r7, #4]
 80047aa:	f000 fa73 	bl	8004c94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2200      	movs	r2, #0
 80047b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	691b      	ldr	r3, [r3, #16]
 80047ba:	f003 0301 	and.w	r3, r3, #1
 80047be:	2b01      	cmp	r3, #1
 80047c0:	d10e      	bne.n	80047e0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	68db      	ldr	r3, [r3, #12]
 80047c8:	f003 0301 	and.w	r3, r3, #1
 80047cc:	2b01      	cmp	r3, #1
 80047ce:	d107      	bne.n	80047e0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f06f 0201 	mvn.w	r2, #1
 80047d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80047da:	6878      	ldr	r0, [r7, #4]
 80047dc:	f000 fa3c 	bl	8004c58 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	691b      	ldr	r3, [r3, #16]
 80047e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047ea:	2b80      	cmp	r3, #128	; 0x80
 80047ec:	d10e      	bne.n	800480c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	68db      	ldr	r3, [r3, #12]
 80047f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047f8:	2b80      	cmp	r3, #128	; 0x80
 80047fa:	d107      	bne.n	800480c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004804:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004806:	6878      	ldr	r0, [r7, #4]
 8004808:	f000 feae 	bl	8005568 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	691b      	ldr	r3, [r3, #16]
 8004812:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004816:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800481a:	d10e      	bne.n	800483a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	68db      	ldr	r3, [r3, #12]
 8004822:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004826:	2b80      	cmp	r3, #128	; 0x80
 8004828:	d107      	bne.n	800483a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004832:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004834:	6878      	ldr	r0, [r7, #4]
 8004836:	f000 fea1 	bl	800557c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	691b      	ldr	r3, [r3, #16]
 8004840:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004844:	2b40      	cmp	r3, #64	; 0x40
 8004846:	d10e      	bne.n	8004866 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	68db      	ldr	r3, [r3, #12]
 800484e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004852:	2b40      	cmp	r3, #64	; 0x40
 8004854:	d107      	bne.n	8004866 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800485e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004860:	6878      	ldr	r0, [r7, #4]
 8004862:	f000 fa21 	bl	8004ca8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	691b      	ldr	r3, [r3, #16]
 800486c:	f003 0320 	and.w	r3, r3, #32
 8004870:	2b20      	cmp	r3, #32
 8004872:	d10e      	bne.n	8004892 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	68db      	ldr	r3, [r3, #12]
 800487a:	f003 0320 	and.w	r3, r3, #32
 800487e:	2b20      	cmp	r3, #32
 8004880:	d107      	bne.n	8004892 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f06f 0220 	mvn.w	r2, #32
 800488a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800488c:	6878      	ldr	r0, [r7, #4]
 800488e:	f000 fe61 	bl	8005554 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004892:	bf00      	nop
 8004894:	3708      	adds	r7, #8
 8004896:	46bd      	mov	sp, r7
 8004898:	bd80      	pop	{r7, pc}
	...

0800489c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b086      	sub	sp, #24
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	60f8      	str	r0, [r7, #12]
 80048a4:	60b9      	str	r1, [r7, #8]
 80048a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048a8:	2300      	movs	r3, #0
 80048aa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048b2:	2b01      	cmp	r3, #1
 80048b4:	d101      	bne.n	80048ba <HAL_TIM_PWM_ConfigChannel+0x1e>
 80048b6:	2302      	movs	r3, #2
 80048b8:	e0ff      	b.n	8004aba <HAL_TIM_PWM_ConfigChannel+0x21e>
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	2201      	movs	r2, #1
 80048be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2b14      	cmp	r3, #20
 80048c6:	f200 80f0 	bhi.w	8004aaa <HAL_TIM_PWM_ConfigChannel+0x20e>
 80048ca:	a201      	add	r2, pc, #4	; (adr r2, 80048d0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80048cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048d0:	08004925 	.word	0x08004925
 80048d4:	08004aab 	.word	0x08004aab
 80048d8:	08004aab 	.word	0x08004aab
 80048dc:	08004aab 	.word	0x08004aab
 80048e0:	08004965 	.word	0x08004965
 80048e4:	08004aab 	.word	0x08004aab
 80048e8:	08004aab 	.word	0x08004aab
 80048ec:	08004aab 	.word	0x08004aab
 80048f0:	080049a7 	.word	0x080049a7
 80048f4:	08004aab 	.word	0x08004aab
 80048f8:	08004aab 	.word	0x08004aab
 80048fc:	08004aab 	.word	0x08004aab
 8004900:	080049e7 	.word	0x080049e7
 8004904:	08004aab 	.word	0x08004aab
 8004908:	08004aab 	.word	0x08004aab
 800490c:	08004aab 	.word	0x08004aab
 8004910:	08004a29 	.word	0x08004a29
 8004914:	08004aab 	.word	0x08004aab
 8004918:	08004aab 	.word	0x08004aab
 800491c:	08004aab 	.word	0x08004aab
 8004920:	08004a69 	.word	0x08004a69
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	68b9      	ldr	r1, [r7, #8]
 800492a:	4618      	mov	r0, r3
 800492c:	f000 fa66 	bl	8004dfc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	699a      	ldr	r2, [r3, #24]
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f042 0208 	orr.w	r2, r2, #8
 800493e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	699a      	ldr	r2, [r3, #24]
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f022 0204 	bic.w	r2, r2, #4
 800494e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	6999      	ldr	r1, [r3, #24]
 8004956:	68bb      	ldr	r3, [r7, #8]
 8004958:	691a      	ldr	r2, [r3, #16]
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	430a      	orrs	r2, r1
 8004960:	619a      	str	r2, [r3, #24]
      break;
 8004962:	e0a5      	b.n	8004ab0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	68b9      	ldr	r1, [r7, #8]
 800496a:	4618      	mov	r0, r3
 800496c:	f000 fab8 	bl	8004ee0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	699a      	ldr	r2, [r3, #24]
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800497e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	699a      	ldr	r2, [r3, #24]
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800498e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	6999      	ldr	r1, [r3, #24]
 8004996:	68bb      	ldr	r3, [r7, #8]
 8004998:	691b      	ldr	r3, [r3, #16]
 800499a:	021a      	lsls	r2, r3, #8
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	430a      	orrs	r2, r1
 80049a2:	619a      	str	r2, [r3, #24]
      break;
 80049a4:	e084      	b.n	8004ab0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	68b9      	ldr	r1, [r7, #8]
 80049ac:	4618      	mov	r0, r3
 80049ae:	f000 fb0f 	bl	8004fd0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	69da      	ldr	r2, [r3, #28]
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f042 0208 	orr.w	r2, r2, #8
 80049c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	69da      	ldr	r2, [r3, #28]
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f022 0204 	bic.w	r2, r2, #4
 80049d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	69d9      	ldr	r1, [r3, #28]
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	691a      	ldr	r2, [r3, #16]
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	430a      	orrs	r2, r1
 80049e2:	61da      	str	r2, [r3, #28]
      break;
 80049e4:	e064      	b.n	8004ab0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	68b9      	ldr	r1, [r7, #8]
 80049ec:	4618      	mov	r0, r3
 80049ee:	f000 fb65 	bl	80050bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	69da      	ldr	r2, [r3, #28]
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004a00:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	69da      	ldr	r2, [r3, #28]
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	69d9      	ldr	r1, [r3, #28]
 8004a18:	68bb      	ldr	r3, [r7, #8]
 8004a1a:	691b      	ldr	r3, [r3, #16]
 8004a1c:	021a      	lsls	r2, r3, #8
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	430a      	orrs	r2, r1
 8004a24:	61da      	str	r2, [r3, #28]
      break;
 8004a26:	e043      	b.n	8004ab0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	68b9      	ldr	r1, [r7, #8]
 8004a2e:	4618      	mov	r0, r3
 8004a30:	f000 fb9c 	bl	800516c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f042 0208 	orr.w	r2, r2, #8
 8004a42:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f022 0204 	bic.w	r2, r2, #4
 8004a52:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004a5a:	68bb      	ldr	r3, [r7, #8]
 8004a5c:	691a      	ldr	r2, [r3, #16]
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	430a      	orrs	r2, r1
 8004a64:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004a66:	e023      	b.n	8004ab0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	68b9      	ldr	r1, [r7, #8]
 8004a6e:	4618      	mov	r0, r3
 8004a70:	f000 fbce 	bl	8005210 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004a82:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a92:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	691b      	ldr	r3, [r3, #16]
 8004a9e:	021a      	lsls	r2, r3, #8
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	430a      	orrs	r2, r1
 8004aa6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004aa8:	e002      	b.n	8004ab0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004aaa:	2301      	movs	r3, #1
 8004aac:	75fb      	strb	r3, [r7, #23]
      break;
 8004aae:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004ab8:	7dfb      	ldrb	r3, [r7, #23]
}
 8004aba:	4618      	mov	r0, r3
 8004abc:	3718      	adds	r7, #24
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}
 8004ac2:	bf00      	nop

08004ac4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b084      	sub	sp, #16
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
 8004acc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ace:	2300      	movs	r3, #0
 8004ad0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ad8:	2b01      	cmp	r3, #1
 8004ada:	d101      	bne.n	8004ae0 <HAL_TIM_ConfigClockSource+0x1c>
 8004adc:	2302      	movs	r3, #2
 8004ade:	e0b4      	b.n	8004c4a <HAL_TIM_ConfigClockSource+0x186>
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2201      	movs	r2, #1
 8004ae4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2202      	movs	r2, #2
 8004aec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	689b      	ldr	r3, [r3, #8]
 8004af6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004af8:	68ba      	ldr	r2, [r7, #8]
 8004afa:	4b56      	ldr	r3, [pc, #344]	; (8004c54 <HAL_TIM_ConfigClockSource+0x190>)
 8004afc:	4013      	ands	r3, r2
 8004afe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004b06:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	68ba      	ldr	r2, [r7, #8]
 8004b0e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b18:	d03e      	beq.n	8004b98 <HAL_TIM_ConfigClockSource+0xd4>
 8004b1a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b1e:	f200 8087 	bhi.w	8004c30 <HAL_TIM_ConfigClockSource+0x16c>
 8004b22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b26:	f000 8086 	beq.w	8004c36 <HAL_TIM_ConfigClockSource+0x172>
 8004b2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b2e:	d87f      	bhi.n	8004c30 <HAL_TIM_ConfigClockSource+0x16c>
 8004b30:	2b70      	cmp	r3, #112	; 0x70
 8004b32:	d01a      	beq.n	8004b6a <HAL_TIM_ConfigClockSource+0xa6>
 8004b34:	2b70      	cmp	r3, #112	; 0x70
 8004b36:	d87b      	bhi.n	8004c30 <HAL_TIM_ConfigClockSource+0x16c>
 8004b38:	2b60      	cmp	r3, #96	; 0x60
 8004b3a:	d050      	beq.n	8004bde <HAL_TIM_ConfigClockSource+0x11a>
 8004b3c:	2b60      	cmp	r3, #96	; 0x60
 8004b3e:	d877      	bhi.n	8004c30 <HAL_TIM_ConfigClockSource+0x16c>
 8004b40:	2b50      	cmp	r3, #80	; 0x50
 8004b42:	d03c      	beq.n	8004bbe <HAL_TIM_ConfigClockSource+0xfa>
 8004b44:	2b50      	cmp	r3, #80	; 0x50
 8004b46:	d873      	bhi.n	8004c30 <HAL_TIM_ConfigClockSource+0x16c>
 8004b48:	2b40      	cmp	r3, #64	; 0x40
 8004b4a:	d058      	beq.n	8004bfe <HAL_TIM_ConfigClockSource+0x13a>
 8004b4c:	2b40      	cmp	r3, #64	; 0x40
 8004b4e:	d86f      	bhi.n	8004c30 <HAL_TIM_ConfigClockSource+0x16c>
 8004b50:	2b30      	cmp	r3, #48	; 0x30
 8004b52:	d064      	beq.n	8004c1e <HAL_TIM_ConfigClockSource+0x15a>
 8004b54:	2b30      	cmp	r3, #48	; 0x30
 8004b56:	d86b      	bhi.n	8004c30 <HAL_TIM_ConfigClockSource+0x16c>
 8004b58:	2b20      	cmp	r3, #32
 8004b5a:	d060      	beq.n	8004c1e <HAL_TIM_ConfigClockSource+0x15a>
 8004b5c:	2b20      	cmp	r3, #32
 8004b5e:	d867      	bhi.n	8004c30 <HAL_TIM_ConfigClockSource+0x16c>
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d05c      	beq.n	8004c1e <HAL_TIM_ConfigClockSource+0x15a>
 8004b64:	2b10      	cmp	r3, #16
 8004b66:	d05a      	beq.n	8004c1e <HAL_TIM_ConfigClockSource+0x15a>
 8004b68:	e062      	b.n	8004c30 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6818      	ldr	r0, [r3, #0]
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	6899      	ldr	r1, [r3, #8]
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	685a      	ldr	r2, [r3, #4]
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	68db      	ldr	r3, [r3, #12]
 8004b7a:	f000 fc17 	bl	80053ac <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	689b      	ldr	r3, [r3, #8]
 8004b84:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004b86:	68bb      	ldr	r3, [r7, #8]
 8004b88:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004b8c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	68ba      	ldr	r2, [r7, #8]
 8004b94:	609a      	str	r2, [r3, #8]
      break;
 8004b96:	e04f      	b.n	8004c38 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6818      	ldr	r0, [r3, #0]
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	6899      	ldr	r1, [r3, #8]
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	685a      	ldr	r2, [r3, #4]
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	68db      	ldr	r3, [r3, #12]
 8004ba8:	f000 fc00 	bl	80053ac <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	689a      	ldr	r2, [r3, #8]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004bba:	609a      	str	r2, [r3, #8]
      break;
 8004bbc:	e03c      	b.n	8004c38 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6818      	ldr	r0, [r3, #0]
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	6859      	ldr	r1, [r3, #4]
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	68db      	ldr	r3, [r3, #12]
 8004bca:	461a      	mov	r2, r3
 8004bcc:	f000 fb74 	bl	80052b8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	2150      	movs	r1, #80	; 0x50
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	f000 fbcd 	bl	8005376 <TIM_ITRx_SetConfig>
      break;
 8004bdc:	e02c      	b.n	8004c38 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6818      	ldr	r0, [r3, #0]
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	6859      	ldr	r1, [r3, #4]
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	68db      	ldr	r3, [r3, #12]
 8004bea:	461a      	mov	r2, r3
 8004bec:	f000 fb93 	bl	8005316 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	2160      	movs	r1, #96	; 0x60
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	f000 fbbd 	bl	8005376 <TIM_ITRx_SetConfig>
      break;
 8004bfc:	e01c      	b.n	8004c38 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6818      	ldr	r0, [r3, #0]
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	6859      	ldr	r1, [r3, #4]
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	68db      	ldr	r3, [r3, #12]
 8004c0a:	461a      	mov	r2, r3
 8004c0c:	f000 fb54 	bl	80052b8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	2140      	movs	r1, #64	; 0x40
 8004c16:	4618      	mov	r0, r3
 8004c18:	f000 fbad 	bl	8005376 <TIM_ITRx_SetConfig>
      break;
 8004c1c:	e00c      	b.n	8004c38 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681a      	ldr	r2, [r3, #0]
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4619      	mov	r1, r3
 8004c28:	4610      	mov	r0, r2
 8004c2a:	f000 fba4 	bl	8005376 <TIM_ITRx_SetConfig>
      break;
 8004c2e:	e003      	b.n	8004c38 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004c30:	2301      	movs	r3, #1
 8004c32:	73fb      	strb	r3, [r7, #15]
      break;
 8004c34:	e000      	b.n	8004c38 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004c36:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2200      	movs	r2, #0
 8004c44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004c48:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	3710      	adds	r7, #16
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bd80      	pop	{r7, pc}
 8004c52:	bf00      	nop
 8004c54:	fffeff88 	.word	0xfffeff88

08004c58 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c58:	b480      	push	{r7}
 8004c5a:	b083      	sub	sp, #12
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004c60:	bf00      	nop
 8004c62:	370c      	adds	r7, #12
 8004c64:	46bd      	mov	sp, r7
 8004c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6a:	4770      	bx	lr

08004c6c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	b083      	sub	sp, #12
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004c74:	bf00      	nop
 8004c76:	370c      	adds	r7, #12
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7e:	4770      	bx	lr

08004c80 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004c80:	b480      	push	{r7}
 8004c82:	b083      	sub	sp, #12
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004c88:	bf00      	nop
 8004c8a:	370c      	adds	r7, #12
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr

08004c94 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004c94:	b480      	push	{r7}
 8004c96:	b083      	sub	sp, #12
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004c9c:	bf00      	nop
 8004c9e:	370c      	adds	r7, #12
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca6:	4770      	bx	lr

08004ca8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b083      	sub	sp, #12
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004cb0:	bf00      	nop
 8004cb2:	370c      	adds	r7, #12
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cba:	4770      	bx	lr

08004cbc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b085      	sub	sp, #20
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
 8004cc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	4a40      	ldr	r2, [pc, #256]	; (8004dd0 <TIM_Base_SetConfig+0x114>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d013      	beq.n	8004cfc <TIM_Base_SetConfig+0x40>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cda:	d00f      	beq.n	8004cfc <TIM_Base_SetConfig+0x40>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	4a3d      	ldr	r2, [pc, #244]	; (8004dd4 <TIM_Base_SetConfig+0x118>)
 8004ce0:	4293      	cmp	r3, r2
 8004ce2:	d00b      	beq.n	8004cfc <TIM_Base_SetConfig+0x40>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	4a3c      	ldr	r2, [pc, #240]	; (8004dd8 <TIM_Base_SetConfig+0x11c>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d007      	beq.n	8004cfc <TIM_Base_SetConfig+0x40>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	4a3b      	ldr	r2, [pc, #236]	; (8004ddc <TIM_Base_SetConfig+0x120>)
 8004cf0:	4293      	cmp	r3, r2
 8004cf2:	d003      	beq.n	8004cfc <TIM_Base_SetConfig+0x40>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	4a3a      	ldr	r2, [pc, #232]	; (8004de0 <TIM_Base_SetConfig+0x124>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d108      	bne.n	8004d0e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d02:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	68fa      	ldr	r2, [r7, #12]
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	4a2f      	ldr	r2, [pc, #188]	; (8004dd0 <TIM_Base_SetConfig+0x114>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d02b      	beq.n	8004d6e <TIM_Base_SetConfig+0xb2>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d1c:	d027      	beq.n	8004d6e <TIM_Base_SetConfig+0xb2>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	4a2c      	ldr	r2, [pc, #176]	; (8004dd4 <TIM_Base_SetConfig+0x118>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d023      	beq.n	8004d6e <TIM_Base_SetConfig+0xb2>
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	4a2b      	ldr	r2, [pc, #172]	; (8004dd8 <TIM_Base_SetConfig+0x11c>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d01f      	beq.n	8004d6e <TIM_Base_SetConfig+0xb2>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	4a2a      	ldr	r2, [pc, #168]	; (8004ddc <TIM_Base_SetConfig+0x120>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d01b      	beq.n	8004d6e <TIM_Base_SetConfig+0xb2>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	4a29      	ldr	r2, [pc, #164]	; (8004de0 <TIM_Base_SetConfig+0x124>)
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d017      	beq.n	8004d6e <TIM_Base_SetConfig+0xb2>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	4a28      	ldr	r2, [pc, #160]	; (8004de4 <TIM_Base_SetConfig+0x128>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d013      	beq.n	8004d6e <TIM_Base_SetConfig+0xb2>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	4a27      	ldr	r2, [pc, #156]	; (8004de8 <TIM_Base_SetConfig+0x12c>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d00f      	beq.n	8004d6e <TIM_Base_SetConfig+0xb2>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	4a26      	ldr	r2, [pc, #152]	; (8004dec <TIM_Base_SetConfig+0x130>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d00b      	beq.n	8004d6e <TIM_Base_SetConfig+0xb2>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	4a25      	ldr	r2, [pc, #148]	; (8004df0 <TIM_Base_SetConfig+0x134>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d007      	beq.n	8004d6e <TIM_Base_SetConfig+0xb2>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	4a24      	ldr	r2, [pc, #144]	; (8004df4 <TIM_Base_SetConfig+0x138>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d003      	beq.n	8004d6e <TIM_Base_SetConfig+0xb2>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	4a23      	ldr	r2, [pc, #140]	; (8004df8 <TIM_Base_SetConfig+0x13c>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d108      	bne.n	8004d80 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d74:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	68db      	ldr	r3, [r3, #12]
 8004d7a:	68fa      	ldr	r2, [r7, #12]
 8004d7c:	4313      	orrs	r3, r2
 8004d7e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	695b      	ldr	r3, [r3, #20]
 8004d8a:	4313      	orrs	r3, r2
 8004d8c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	68fa      	ldr	r2, [r7, #12]
 8004d92:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	689a      	ldr	r2, [r3, #8]
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	681a      	ldr	r2, [r3, #0]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	4a0a      	ldr	r2, [pc, #40]	; (8004dd0 <TIM_Base_SetConfig+0x114>)
 8004da8:	4293      	cmp	r3, r2
 8004daa:	d003      	beq.n	8004db4 <TIM_Base_SetConfig+0xf8>
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	4a0c      	ldr	r2, [pc, #48]	; (8004de0 <TIM_Base_SetConfig+0x124>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d103      	bne.n	8004dbc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	691a      	ldr	r2, [r3, #16]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2201      	movs	r2, #1
 8004dc0:	615a      	str	r2, [r3, #20]
}
 8004dc2:	bf00      	nop
 8004dc4:	3714      	adds	r7, #20
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dcc:	4770      	bx	lr
 8004dce:	bf00      	nop
 8004dd0:	40010000 	.word	0x40010000
 8004dd4:	40000400 	.word	0x40000400
 8004dd8:	40000800 	.word	0x40000800
 8004ddc:	40000c00 	.word	0x40000c00
 8004de0:	40010400 	.word	0x40010400
 8004de4:	40014000 	.word	0x40014000
 8004de8:	40014400 	.word	0x40014400
 8004dec:	40014800 	.word	0x40014800
 8004df0:	40001800 	.word	0x40001800
 8004df4:	40001c00 	.word	0x40001c00
 8004df8:	40002000 	.word	0x40002000

08004dfc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b087      	sub	sp, #28
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
 8004e04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6a1b      	ldr	r3, [r3, #32]
 8004e0a:	f023 0201 	bic.w	r2, r3, #1
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6a1b      	ldr	r3, [r3, #32]
 8004e16:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	699b      	ldr	r3, [r3, #24]
 8004e22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004e24:	68fa      	ldr	r2, [r7, #12]
 8004e26:	4b2b      	ldr	r3, [pc, #172]	; (8004ed4 <TIM_OC1_SetConfig+0xd8>)
 8004e28:	4013      	ands	r3, r2
 8004e2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	f023 0303 	bic.w	r3, r3, #3
 8004e32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	68fa      	ldr	r2, [r7, #12]
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	f023 0302 	bic.w	r3, r3, #2
 8004e44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	689b      	ldr	r3, [r3, #8]
 8004e4a:	697a      	ldr	r2, [r7, #20]
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	4a21      	ldr	r2, [pc, #132]	; (8004ed8 <TIM_OC1_SetConfig+0xdc>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d003      	beq.n	8004e60 <TIM_OC1_SetConfig+0x64>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	4a20      	ldr	r2, [pc, #128]	; (8004edc <TIM_OC1_SetConfig+0xe0>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d10c      	bne.n	8004e7a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004e60:	697b      	ldr	r3, [r7, #20]
 8004e62:	f023 0308 	bic.w	r3, r3, #8
 8004e66:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	68db      	ldr	r3, [r3, #12]
 8004e6c:	697a      	ldr	r2, [r7, #20]
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004e72:	697b      	ldr	r3, [r7, #20]
 8004e74:	f023 0304 	bic.w	r3, r3, #4
 8004e78:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	4a16      	ldr	r2, [pc, #88]	; (8004ed8 <TIM_OC1_SetConfig+0xdc>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d003      	beq.n	8004e8a <TIM_OC1_SetConfig+0x8e>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	4a15      	ldr	r2, [pc, #84]	; (8004edc <TIM_OC1_SetConfig+0xe0>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d111      	bne.n	8004eae <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004e8a:	693b      	ldr	r3, [r7, #16]
 8004e8c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004e90:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004e92:	693b      	ldr	r3, [r7, #16]
 8004e94:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004e98:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	695b      	ldr	r3, [r3, #20]
 8004e9e:	693a      	ldr	r2, [r7, #16]
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	699b      	ldr	r3, [r3, #24]
 8004ea8:	693a      	ldr	r2, [r7, #16]
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	693a      	ldr	r2, [r7, #16]
 8004eb2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	68fa      	ldr	r2, [r7, #12]
 8004eb8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	685a      	ldr	r2, [r3, #4]
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	697a      	ldr	r2, [r7, #20]
 8004ec6:	621a      	str	r2, [r3, #32]
}
 8004ec8:	bf00      	nop
 8004eca:	371c      	adds	r7, #28
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed2:	4770      	bx	lr
 8004ed4:	fffeff8f 	.word	0xfffeff8f
 8004ed8:	40010000 	.word	0x40010000
 8004edc:	40010400 	.word	0x40010400

08004ee0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004ee0:	b480      	push	{r7}
 8004ee2:	b087      	sub	sp, #28
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
 8004ee8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6a1b      	ldr	r3, [r3, #32]
 8004eee:	f023 0210 	bic.w	r2, r3, #16
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6a1b      	ldr	r3, [r3, #32]
 8004efa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	685b      	ldr	r3, [r3, #4]
 8004f00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	699b      	ldr	r3, [r3, #24]
 8004f06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004f08:	68fa      	ldr	r2, [r7, #12]
 8004f0a:	4b2e      	ldr	r3, [pc, #184]	; (8004fc4 <TIM_OC2_SetConfig+0xe4>)
 8004f0c:	4013      	ands	r3, r2
 8004f0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f16:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	021b      	lsls	r3, r3, #8
 8004f1e:	68fa      	ldr	r2, [r7, #12]
 8004f20:	4313      	orrs	r3, r2
 8004f22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004f24:	697b      	ldr	r3, [r7, #20]
 8004f26:	f023 0320 	bic.w	r3, r3, #32
 8004f2a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	689b      	ldr	r3, [r3, #8]
 8004f30:	011b      	lsls	r3, r3, #4
 8004f32:	697a      	ldr	r2, [r7, #20]
 8004f34:	4313      	orrs	r3, r2
 8004f36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	4a23      	ldr	r2, [pc, #140]	; (8004fc8 <TIM_OC2_SetConfig+0xe8>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d003      	beq.n	8004f48 <TIM_OC2_SetConfig+0x68>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	4a22      	ldr	r2, [pc, #136]	; (8004fcc <TIM_OC2_SetConfig+0xec>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d10d      	bne.n	8004f64 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004f48:	697b      	ldr	r3, [r7, #20]
 8004f4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004f4e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	68db      	ldr	r3, [r3, #12]
 8004f54:	011b      	lsls	r3, r3, #4
 8004f56:	697a      	ldr	r2, [r7, #20]
 8004f58:	4313      	orrs	r3, r2
 8004f5a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004f5c:	697b      	ldr	r3, [r7, #20]
 8004f5e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004f62:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	4a18      	ldr	r2, [pc, #96]	; (8004fc8 <TIM_OC2_SetConfig+0xe8>)
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d003      	beq.n	8004f74 <TIM_OC2_SetConfig+0x94>
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	4a17      	ldr	r2, [pc, #92]	; (8004fcc <TIM_OC2_SetConfig+0xec>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d113      	bne.n	8004f9c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004f74:	693b      	ldr	r3, [r7, #16]
 8004f76:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004f7a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004f7c:	693b      	ldr	r3, [r7, #16]
 8004f7e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004f82:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	695b      	ldr	r3, [r3, #20]
 8004f88:	009b      	lsls	r3, r3, #2
 8004f8a:	693a      	ldr	r2, [r7, #16]
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	699b      	ldr	r3, [r3, #24]
 8004f94:	009b      	lsls	r3, r3, #2
 8004f96:	693a      	ldr	r2, [r7, #16]
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	693a      	ldr	r2, [r7, #16]
 8004fa0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	68fa      	ldr	r2, [r7, #12]
 8004fa6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	685a      	ldr	r2, [r3, #4]
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	697a      	ldr	r2, [r7, #20]
 8004fb4:	621a      	str	r2, [r3, #32]
}
 8004fb6:	bf00      	nop
 8004fb8:	371c      	adds	r7, #28
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc0:	4770      	bx	lr
 8004fc2:	bf00      	nop
 8004fc4:	feff8fff 	.word	0xfeff8fff
 8004fc8:	40010000 	.word	0x40010000
 8004fcc:	40010400 	.word	0x40010400

08004fd0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b087      	sub	sp, #28
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
 8004fd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6a1b      	ldr	r3, [r3, #32]
 8004fde:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6a1b      	ldr	r3, [r3, #32]
 8004fea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	69db      	ldr	r3, [r3, #28]
 8004ff6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004ff8:	68fa      	ldr	r2, [r7, #12]
 8004ffa:	4b2d      	ldr	r3, [pc, #180]	; (80050b0 <TIM_OC3_SetConfig+0xe0>)
 8004ffc:	4013      	ands	r3, r2
 8004ffe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	f023 0303 	bic.w	r3, r3, #3
 8005006:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	68fa      	ldr	r2, [r7, #12]
 800500e:	4313      	orrs	r3, r2
 8005010:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005012:	697b      	ldr	r3, [r7, #20]
 8005014:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005018:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	689b      	ldr	r3, [r3, #8]
 800501e:	021b      	lsls	r3, r3, #8
 8005020:	697a      	ldr	r2, [r7, #20]
 8005022:	4313      	orrs	r3, r2
 8005024:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	4a22      	ldr	r2, [pc, #136]	; (80050b4 <TIM_OC3_SetConfig+0xe4>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d003      	beq.n	8005036 <TIM_OC3_SetConfig+0x66>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	4a21      	ldr	r2, [pc, #132]	; (80050b8 <TIM_OC3_SetConfig+0xe8>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d10d      	bne.n	8005052 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005036:	697b      	ldr	r3, [r7, #20]
 8005038:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800503c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	68db      	ldr	r3, [r3, #12]
 8005042:	021b      	lsls	r3, r3, #8
 8005044:	697a      	ldr	r2, [r7, #20]
 8005046:	4313      	orrs	r3, r2
 8005048:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800504a:	697b      	ldr	r3, [r7, #20]
 800504c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005050:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	4a17      	ldr	r2, [pc, #92]	; (80050b4 <TIM_OC3_SetConfig+0xe4>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d003      	beq.n	8005062 <TIM_OC3_SetConfig+0x92>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	4a16      	ldr	r2, [pc, #88]	; (80050b8 <TIM_OC3_SetConfig+0xe8>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d113      	bne.n	800508a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005068:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800506a:	693b      	ldr	r3, [r7, #16]
 800506c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005070:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	695b      	ldr	r3, [r3, #20]
 8005076:	011b      	lsls	r3, r3, #4
 8005078:	693a      	ldr	r2, [r7, #16]
 800507a:	4313      	orrs	r3, r2
 800507c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	699b      	ldr	r3, [r3, #24]
 8005082:	011b      	lsls	r3, r3, #4
 8005084:	693a      	ldr	r2, [r7, #16]
 8005086:	4313      	orrs	r3, r2
 8005088:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	693a      	ldr	r2, [r7, #16]
 800508e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	68fa      	ldr	r2, [r7, #12]
 8005094:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	685a      	ldr	r2, [r3, #4]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	697a      	ldr	r2, [r7, #20]
 80050a2:	621a      	str	r2, [r3, #32]
}
 80050a4:	bf00      	nop
 80050a6:	371c      	adds	r7, #28
 80050a8:	46bd      	mov	sp, r7
 80050aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ae:	4770      	bx	lr
 80050b0:	fffeff8f 	.word	0xfffeff8f
 80050b4:	40010000 	.word	0x40010000
 80050b8:	40010400 	.word	0x40010400

080050bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80050bc:	b480      	push	{r7}
 80050be:	b087      	sub	sp, #28
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
 80050c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6a1b      	ldr	r3, [r3, #32]
 80050ca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6a1b      	ldr	r3, [r3, #32]
 80050d6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	685b      	ldr	r3, [r3, #4]
 80050dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	69db      	ldr	r3, [r3, #28]
 80050e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80050e4:	68fa      	ldr	r2, [r7, #12]
 80050e6:	4b1e      	ldr	r3, [pc, #120]	; (8005160 <TIM_OC4_SetConfig+0xa4>)
 80050e8:	4013      	ands	r3, r2
 80050ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	021b      	lsls	r3, r3, #8
 80050fa:	68fa      	ldr	r2, [r7, #12]
 80050fc:	4313      	orrs	r3, r2
 80050fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005100:	693b      	ldr	r3, [r7, #16]
 8005102:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005106:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	689b      	ldr	r3, [r3, #8]
 800510c:	031b      	lsls	r3, r3, #12
 800510e:	693a      	ldr	r2, [r7, #16]
 8005110:	4313      	orrs	r3, r2
 8005112:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	4a13      	ldr	r2, [pc, #76]	; (8005164 <TIM_OC4_SetConfig+0xa8>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d003      	beq.n	8005124 <TIM_OC4_SetConfig+0x68>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	4a12      	ldr	r2, [pc, #72]	; (8005168 <TIM_OC4_SetConfig+0xac>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d109      	bne.n	8005138 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005124:	697b      	ldr	r3, [r7, #20]
 8005126:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800512a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	695b      	ldr	r3, [r3, #20]
 8005130:	019b      	lsls	r3, r3, #6
 8005132:	697a      	ldr	r2, [r7, #20]
 8005134:	4313      	orrs	r3, r2
 8005136:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	697a      	ldr	r2, [r7, #20]
 800513c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	68fa      	ldr	r2, [r7, #12]
 8005142:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	685a      	ldr	r2, [r3, #4]
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	693a      	ldr	r2, [r7, #16]
 8005150:	621a      	str	r2, [r3, #32]
}
 8005152:	bf00      	nop
 8005154:	371c      	adds	r7, #28
 8005156:	46bd      	mov	sp, r7
 8005158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515c:	4770      	bx	lr
 800515e:	bf00      	nop
 8005160:	feff8fff 	.word	0xfeff8fff
 8005164:	40010000 	.word	0x40010000
 8005168:	40010400 	.word	0x40010400

0800516c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800516c:	b480      	push	{r7}
 800516e:	b087      	sub	sp, #28
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
 8005174:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6a1b      	ldr	r3, [r3, #32]
 800517a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6a1b      	ldr	r3, [r3, #32]
 8005186:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	685b      	ldr	r3, [r3, #4]
 800518c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005192:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005194:	68fa      	ldr	r2, [r7, #12]
 8005196:	4b1b      	ldr	r3, [pc, #108]	; (8005204 <TIM_OC5_SetConfig+0x98>)
 8005198:	4013      	ands	r3, r2
 800519a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	68fa      	ldr	r2, [r7, #12]
 80051a2:	4313      	orrs	r3, r2
 80051a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80051a6:	693b      	ldr	r3, [r7, #16]
 80051a8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80051ac:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	689b      	ldr	r3, [r3, #8]
 80051b2:	041b      	lsls	r3, r3, #16
 80051b4:	693a      	ldr	r2, [r7, #16]
 80051b6:	4313      	orrs	r3, r2
 80051b8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	4a12      	ldr	r2, [pc, #72]	; (8005208 <TIM_OC5_SetConfig+0x9c>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d003      	beq.n	80051ca <TIM_OC5_SetConfig+0x5e>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	4a11      	ldr	r2, [pc, #68]	; (800520c <TIM_OC5_SetConfig+0xa0>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d109      	bne.n	80051de <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80051ca:	697b      	ldr	r3, [r7, #20]
 80051cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80051d0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	695b      	ldr	r3, [r3, #20]
 80051d6:	021b      	lsls	r3, r3, #8
 80051d8:	697a      	ldr	r2, [r7, #20]
 80051da:	4313      	orrs	r3, r2
 80051dc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	697a      	ldr	r2, [r7, #20]
 80051e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	68fa      	ldr	r2, [r7, #12]
 80051e8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	685a      	ldr	r2, [r3, #4]
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	693a      	ldr	r2, [r7, #16]
 80051f6:	621a      	str	r2, [r3, #32]
}
 80051f8:	bf00      	nop
 80051fa:	371c      	adds	r7, #28
 80051fc:	46bd      	mov	sp, r7
 80051fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005202:	4770      	bx	lr
 8005204:	fffeff8f 	.word	0xfffeff8f
 8005208:	40010000 	.word	0x40010000
 800520c:	40010400 	.word	0x40010400

08005210 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005210:	b480      	push	{r7}
 8005212:	b087      	sub	sp, #28
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
 8005218:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6a1b      	ldr	r3, [r3, #32]
 800521e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6a1b      	ldr	r3, [r3, #32]
 800522a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	685b      	ldr	r3, [r3, #4]
 8005230:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005236:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005238:	68fa      	ldr	r2, [r7, #12]
 800523a:	4b1c      	ldr	r3, [pc, #112]	; (80052ac <TIM_OC6_SetConfig+0x9c>)
 800523c:	4013      	ands	r3, r2
 800523e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	021b      	lsls	r3, r3, #8
 8005246:	68fa      	ldr	r2, [r7, #12]
 8005248:	4313      	orrs	r3, r2
 800524a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800524c:	693b      	ldr	r3, [r7, #16]
 800524e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005252:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	689b      	ldr	r3, [r3, #8]
 8005258:	051b      	lsls	r3, r3, #20
 800525a:	693a      	ldr	r2, [r7, #16]
 800525c:	4313      	orrs	r3, r2
 800525e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	4a13      	ldr	r2, [pc, #76]	; (80052b0 <TIM_OC6_SetConfig+0xa0>)
 8005264:	4293      	cmp	r3, r2
 8005266:	d003      	beq.n	8005270 <TIM_OC6_SetConfig+0x60>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	4a12      	ldr	r2, [pc, #72]	; (80052b4 <TIM_OC6_SetConfig+0xa4>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d109      	bne.n	8005284 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005276:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	695b      	ldr	r3, [r3, #20]
 800527c:	029b      	lsls	r3, r3, #10
 800527e:	697a      	ldr	r2, [r7, #20]
 8005280:	4313      	orrs	r3, r2
 8005282:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	697a      	ldr	r2, [r7, #20]
 8005288:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	68fa      	ldr	r2, [r7, #12]
 800528e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	685a      	ldr	r2, [r3, #4]
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	693a      	ldr	r2, [r7, #16]
 800529c:	621a      	str	r2, [r3, #32]
}
 800529e:	bf00      	nop
 80052a0:	371c      	adds	r7, #28
 80052a2:	46bd      	mov	sp, r7
 80052a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a8:	4770      	bx	lr
 80052aa:	bf00      	nop
 80052ac:	feff8fff 	.word	0xfeff8fff
 80052b0:	40010000 	.word	0x40010000
 80052b4:	40010400 	.word	0x40010400

080052b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80052b8:	b480      	push	{r7}
 80052ba:	b087      	sub	sp, #28
 80052bc:	af00      	add	r7, sp, #0
 80052be:	60f8      	str	r0, [r7, #12]
 80052c0:	60b9      	str	r1, [r7, #8]
 80052c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	6a1b      	ldr	r3, [r3, #32]
 80052c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	6a1b      	ldr	r3, [r3, #32]
 80052ce:	f023 0201 	bic.w	r2, r3, #1
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	699b      	ldr	r3, [r3, #24]
 80052da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80052dc:	693b      	ldr	r3, [r7, #16]
 80052de:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80052e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	011b      	lsls	r3, r3, #4
 80052e8:	693a      	ldr	r2, [r7, #16]
 80052ea:	4313      	orrs	r3, r2
 80052ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80052ee:	697b      	ldr	r3, [r7, #20]
 80052f0:	f023 030a 	bic.w	r3, r3, #10
 80052f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80052f6:	697a      	ldr	r2, [r7, #20]
 80052f8:	68bb      	ldr	r3, [r7, #8]
 80052fa:	4313      	orrs	r3, r2
 80052fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	693a      	ldr	r2, [r7, #16]
 8005302:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	697a      	ldr	r2, [r7, #20]
 8005308:	621a      	str	r2, [r3, #32]
}
 800530a:	bf00      	nop
 800530c:	371c      	adds	r7, #28
 800530e:	46bd      	mov	sp, r7
 8005310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005314:	4770      	bx	lr

08005316 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005316:	b480      	push	{r7}
 8005318:	b087      	sub	sp, #28
 800531a:	af00      	add	r7, sp, #0
 800531c:	60f8      	str	r0, [r7, #12]
 800531e:	60b9      	str	r1, [r7, #8]
 8005320:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	6a1b      	ldr	r3, [r3, #32]
 8005326:	f023 0210 	bic.w	r2, r3, #16
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	699b      	ldr	r3, [r3, #24]
 8005332:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	6a1b      	ldr	r3, [r3, #32]
 8005338:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800533a:	697b      	ldr	r3, [r7, #20]
 800533c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005340:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	031b      	lsls	r3, r3, #12
 8005346:	697a      	ldr	r2, [r7, #20]
 8005348:	4313      	orrs	r3, r2
 800534a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800534c:	693b      	ldr	r3, [r7, #16]
 800534e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005352:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005354:	68bb      	ldr	r3, [r7, #8]
 8005356:	011b      	lsls	r3, r3, #4
 8005358:	693a      	ldr	r2, [r7, #16]
 800535a:	4313      	orrs	r3, r2
 800535c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	697a      	ldr	r2, [r7, #20]
 8005362:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	693a      	ldr	r2, [r7, #16]
 8005368:	621a      	str	r2, [r3, #32]
}
 800536a:	bf00      	nop
 800536c:	371c      	adds	r7, #28
 800536e:	46bd      	mov	sp, r7
 8005370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005374:	4770      	bx	lr

08005376 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005376:	b480      	push	{r7}
 8005378:	b085      	sub	sp, #20
 800537a:	af00      	add	r7, sp, #0
 800537c:	6078      	str	r0, [r7, #4]
 800537e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	689b      	ldr	r3, [r3, #8]
 8005384:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800538c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800538e:	683a      	ldr	r2, [r7, #0]
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	4313      	orrs	r3, r2
 8005394:	f043 0307 	orr.w	r3, r3, #7
 8005398:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	68fa      	ldr	r2, [r7, #12]
 800539e:	609a      	str	r2, [r3, #8]
}
 80053a0:	bf00      	nop
 80053a2:	3714      	adds	r7, #20
 80053a4:	46bd      	mov	sp, r7
 80053a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053aa:	4770      	bx	lr

080053ac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80053ac:	b480      	push	{r7}
 80053ae:	b087      	sub	sp, #28
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	60f8      	str	r0, [r7, #12]
 80053b4:	60b9      	str	r1, [r7, #8]
 80053b6:	607a      	str	r2, [r7, #4]
 80053b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	689b      	ldr	r3, [r3, #8]
 80053be:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80053c0:	697b      	ldr	r3, [r7, #20]
 80053c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80053c6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	021a      	lsls	r2, r3, #8
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	431a      	orrs	r2, r3
 80053d0:	68bb      	ldr	r3, [r7, #8]
 80053d2:	4313      	orrs	r3, r2
 80053d4:	697a      	ldr	r2, [r7, #20]
 80053d6:	4313      	orrs	r3, r2
 80053d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	697a      	ldr	r2, [r7, #20]
 80053de:	609a      	str	r2, [r3, #8]
}
 80053e0:	bf00      	nop
 80053e2:	371c      	adds	r7, #28
 80053e4:	46bd      	mov	sp, r7
 80053e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ea:	4770      	bx	lr

080053ec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80053ec:	b480      	push	{r7}
 80053ee:	b087      	sub	sp, #28
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	60f8      	str	r0, [r7, #12]
 80053f4:	60b9      	str	r1, [r7, #8]
 80053f6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80053f8:	68bb      	ldr	r3, [r7, #8]
 80053fa:	f003 031f 	and.w	r3, r3, #31
 80053fe:	2201      	movs	r2, #1
 8005400:	fa02 f303 	lsl.w	r3, r2, r3
 8005404:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	6a1a      	ldr	r2, [r3, #32]
 800540a:	697b      	ldr	r3, [r7, #20]
 800540c:	43db      	mvns	r3, r3
 800540e:	401a      	ands	r2, r3
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	6a1a      	ldr	r2, [r3, #32]
 8005418:	68bb      	ldr	r3, [r7, #8]
 800541a:	f003 031f 	and.w	r3, r3, #31
 800541e:	6879      	ldr	r1, [r7, #4]
 8005420:	fa01 f303 	lsl.w	r3, r1, r3
 8005424:	431a      	orrs	r2, r3
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	621a      	str	r2, [r3, #32]
}
 800542a:	bf00      	nop
 800542c:	371c      	adds	r7, #28
 800542e:	46bd      	mov	sp, r7
 8005430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005434:	4770      	bx	lr
	...

08005438 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005438:	b480      	push	{r7}
 800543a:	b085      	sub	sp, #20
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
 8005440:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005448:	2b01      	cmp	r3, #1
 800544a:	d101      	bne.n	8005450 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800544c:	2302      	movs	r3, #2
 800544e:	e06d      	b.n	800552c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2201      	movs	r2, #1
 8005454:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2202      	movs	r2, #2
 800545c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	685b      	ldr	r3, [r3, #4]
 8005466:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	689b      	ldr	r3, [r3, #8]
 800546e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	4a30      	ldr	r2, [pc, #192]	; (8005538 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005476:	4293      	cmp	r3, r2
 8005478:	d004      	beq.n	8005484 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	4a2f      	ldr	r2, [pc, #188]	; (800553c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d108      	bne.n	8005496 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800548a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	685b      	ldr	r3, [r3, #4]
 8005490:	68fa      	ldr	r2, [r7, #12]
 8005492:	4313      	orrs	r3, r2
 8005494:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800549c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	68fa      	ldr	r2, [r7, #12]
 80054a4:	4313      	orrs	r3, r2
 80054a6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	68fa      	ldr	r2, [r7, #12]
 80054ae:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a20      	ldr	r2, [pc, #128]	; (8005538 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d022      	beq.n	8005500 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054c2:	d01d      	beq.n	8005500 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4a1d      	ldr	r2, [pc, #116]	; (8005540 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d018      	beq.n	8005500 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	4a1c      	ldr	r2, [pc, #112]	; (8005544 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d013      	beq.n	8005500 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	4a1a      	ldr	r2, [pc, #104]	; (8005548 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80054de:	4293      	cmp	r3, r2
 80054e0:	d00e      	beq.n	8005500 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4a15      	ldr	r2, [pc, #84]	; (800553c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d009      	beq.n	8005500 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	4a16      	ldr	r2, [pc, #88]	; (800554c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d004      	beq.n	8005500 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4a15      	ldr	r2, [pc, #84]	; (8005550 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d10c      	bne.n	800551a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005506:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	689b      	ldr	r3, [r3, #8]
 800550c:	68ba      	ldr	r2, [r7, #8]
 800550e:	4313      	orrs	r3, r2
 8005510:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	68ba      	ldr	r2, [r7, #8]
 8005518:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2201      	movs	r2, #1
 800551e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2200      	movs	r2, #0
 8005526:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800552a:	2300      	movs	r3, #0
}
 800552c:	4618      	mov	r0, r3
 800552e:	3714      	adds	r7, #20
 8005530:	46bd      	mov	sp, r7
 8005532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005536:	4770      	bx	lr
 8005538:	40010000 	.word	0x40010000
 800553c:	40010400 	.word	0x40010400
 8005540:	40000400 	.word	0x40000400
 8005544:	40000800 	.word	0x40000800
 8005548:	40000c00 	.word	0x40000c00
 800554c:	40014000 	.word	0x40014000
 8005550:	40001800 	.word	0x40001800

08005554 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005554:	b480      	push	{r7}
 8005556:	b083      	sub	sp, #12
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800555c:	bf00      	nop
 800555e:	370c      	adds	r7, #12
 8005560:	46bd      	mov	sp, r7
 8005562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005566:	4770      	bx	lr

08005568 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005568:	b480      	push	{r7}
 800556a:	b083      	sub	sp, #12
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005570:	bf00      	nop
 8005572:	370c      	adds	r7, #12
 8005574:	46bd      	mov	sp, r7
 8005576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557a:	4770      	bx	lr

0800557c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800557c:	b480      	push	{r7}
 800557e:	b083      	sub	sp, #12
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005584:	bf00      	nop
 8005586:	370c      	adds	r7, #12
 8005588:	46bd      	mov	sp, r7
 800558a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558e:	4770      	bx	lr

08005590 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b082      	sub	sp, #8
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d101      	bne.n	80055a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800559e:	2301      	movs	r3, #1
 80055a0:	e040      	b.n	8005624 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d106      	bne.n	80055b8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2200      	movs	r2, #0
 80055ae:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80055b2:	6878      	ldr	r0, [r7, #4]
 80055b4:	f7fc f8d6 	bl	8001764 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2224      	movs	r2, #36	; 0x24
 80055bc:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	681a      	ldr	r2, [r3, #0]
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f022 0201 	bic.w	r2, r2, #1
 80055cc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f000 fb64 	bl	8005c9c <UART_SetConfig>
 80055d4:	4603      	mov	r3, r0
 80055d6:	2b01      	cmp	r3, #1
 80055d8:	d101      	bne.n	80055de <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80055da:	2301      	movs	r3, #1
 80055dc:	e022      	b.n	8005624 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d002      	beq.n	80055ec <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f000 fdba 	bl	8006160 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	685a      	ldr	r2, [r3, #4]
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80055fa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	689a      	ldr	r2, [r3, #8]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800560a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	681a      	ldr	r2, [r3, #0]
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f042 0201 	orr.w	r2, r2, #1
 800561a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800561c:	6878      	ldr	r0, [r7, #4]
 800561e:	f000 fe41 	bl	80062a4 <UART_CheckIdleState>
 8005622:	4603      	mov	r3, r0
}
 8005624:	4618      	mov	r0, r3
 8005626:	3708      	adds	r7, #8
 8005628:	46bd      	mov	sp, r7
 800562a:	bd80      	pop	{r7, pc}

0800562c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b08a      	sub	sp, #40	; 0x28
 8005630:	af00      	add	r7, sp, #0
 8005632:	60f8      	str	r0, [r7, #12]
 8005634:	60b9      	str	r1, [r7, #8]
 8005636:	4613      	mov	r3, r2
 8005638:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800563e:	2b20      	cmp	r3, #32
 8005640:	d13d      	bne.n	80056be <HAL_UART_Receive_IT+0x92>
  {
    if ((pData == NULL) || (Size == 0U))
 8005642:	68bb      	ldr	r3, [r7, #8]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d002      	beq.n	800564e <HAL_UART_Receive_IT+0x22>
 8005648:	88fb      	ldrh	r3, [r7, #6]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d101      	bne.n	8005652 <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800564e:	2301      	movs	r3, #1
 8005650:	e036      	b.n	80056c0 <HAL_UART_Receive_IT+0x94>
    }

    __HAL_LOCK(huart);
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005658:	2b01      	cmp	r3, #1
 800565a:	d101      	bne.n	8005660 <HAL_UART_Receive_IT+0x34>
 800565c:	2302      	movs	r3, #2
 800565e:	e02f      	b.n	80056c0 <HAL_UART_Receive_IT+0x94>
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2201      	movs	r2, #1
 8005664:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	2200      	movs	r2, #0
 800566c:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	685b      	ldr	r3, [r3, #4]
 8005674:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005678:	2b00      	cmp	r3, #0
 800567a:	d018      	beq.n	80056ae <HAL_UART_Receive_IT+0x82>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005682:	697b      	ldr	r3, [r7, #20]
 8005684:	e853 3f00 	ldrex	r3, [r3]
 8005688:	613b      	str	r3, [r7, #16]
   return(result);
 800568a:	693b      	ldr	r3, [r7, #16]
 800568c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005690:	627b      	str	r3, [r7, #36]	; 0x24
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	461a      	mov	r2, r3
 8005698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800569a:	623b      	str	r3, [r7, #32]
 800569c:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800569e:	69f9      	ldr	r1, [r7, #28]
 80056a0:	6a3a      	ldr	r2, [r7, #32]
 80056a2:	e841 2300 	strex	r3, r2, [r1]
 80056a6:	61bb      	str	r3, [r7, #24]
   return(result);
 80056a8:	69bb      	ldr	r3, [r7, #24]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d1e6      	bne.n	800567c <HAL_UART_Receive_IT+0x50>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80056ae:	88fb      	ldrh	r3, [r7, #6]
 80056b0:	461a      	mov	r2, r3
 80056b2:	68b9      	ldr	r1, [r7, #8]
 80056b4:	68f8      	ldr	r0, [r7, #12]
 80056b6:	f000 feed 	bl	8006494 <UART_Start_Receive_IT>
 80056ba:	4603      	mov	r3, r0
 80056bc:	e000      	b.n	80056c0 <HAL_UART_Receive_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80056be:	2302      	movs	r3, #2
  }
}
 80056c0:	4618      	mov	r0, r3
 80056c2:	3728      	adds	r7, #40	; 0x28
 80056c4:	46bd      	mov	sp, r7
 80056c6:	bd80      	pop	{r7, pc}

080056c8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b0ba      	sub	sp, #232	; 0xe8
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	69db      	ldr	r3, [r3, #28]
 80056d6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	689b      	ldr	r3, [r3, #8]
 80056ea:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80056ee:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80056f2:	f640 030f 	movw	r3, #2063	; 0x80f
 80056f6:	4013      	ands	r3, r2
 80056f8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80056fc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005700:	2b00      	cmp	r3, #0
 8005702:	d115      	bne.n	8005730 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005704:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005708:	f003 0320 	and.w	r3, r3, #32
 800570c:	2b00      	cmp	r3, #0
 800570e:	d00f      	beq.n	8005730 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005710:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005714:	f003 0320 	and.w	r3, r3, #32
 8005718:	2b00      	cmp	r3, #0
 800571a:	d009      	beq.n	8005730 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005720:	2b00      	cmp	r3, #0
 8005722:	f000 828f 	beq.w	8005c44 <HAL_UART_IRQHandler+0x57c>
      {
        huart->RxISR(huart);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800572a:	6878      	ldr	r0, [r7, #4]
 800572c:	4798      	blx	r3
      }
      return;
 800572e:	e289      	b.n	8005c44 <HAL_UART_IRQHandler+0x57c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005730:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005734:	2b00      	cmp	r3, #0
 8005736:	f000 8117 	beq.w	8005968 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800573a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800573e:	f003 0301 	and.w	r3, r3, #1
 8005742:	2b00      	cmp	r3, #0
 8005744:	d106      	bne.n	8005754 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005746:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800574a:	4b85      	ldr	r3, [pc, #532]	; (8005960 <HAL_UART_IRQHandler+0x298>)
 800574c:	4013      	ands	r3, r2
 800574e:	2b00      	cmp	r3, #0
 8005750:	f000 810a 	beq.w	8005968 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005754:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005758:	f003 0301 	and.w	r3, r3, #1
 800575c:	2b00      	cmp	r3, #0
 800575e:	d011      	beq.n	8005784 <HAL_UART_IRQHandler+0xbc>
 8005760:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005764:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005768:	2b00      	cmp	r3, #0
 800576a:	d00b      	beq.n	8005784 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	2201      	movs	r2, #1
 8005772:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800577a:	f043 0201 	orr.w	r2, r3, #1
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005784:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005788:	f003 0302 	and.w	r3, r3, #2
 800578c:	2b00      	cmp	r3, #0
 800578e:	d011      	beq.n	80057b4 <HAL_UART_IRQHandler+0xec>
 8005790:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005794:	f003 0301 	and.w	r3, r3, #1
 8005798:	2b00      	cmp	r3, #0
 800579a:	d00b      	beq.n	80057b4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	2202      	movs	r2, #2
 80057a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80057aa:	f043 0204 	orr.w	r2, r3, #4
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80057b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057b8:	f003 0304 	and.w	r3, r3, #4
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d011      	beq.n	80057e4 <HAL_UART_IRQHandler+0x11c>
 80057c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80057c4:	f003 0301 	and.w	r3, r3, #1
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d00b      	beq.n	80057e4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	2204      	movs	r2, #4
 80057d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80057da:	f043 0202 	orr.w	r2, r3, #2
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80057e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057e8:	f003 0308 	and.w	r3, r3, #8
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d017      	beq.n	8005820 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80057f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80057f4:	f003 0320 	and.w	r3, r3, #32
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d105      	bne.n	8005808 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80057fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005800:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005804:	2b00      	cmp	r3, #0
 8005806:	d00b      	beq.n	8005820 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	2208      	movs	r2, #8
 800580e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005816:	f043 0208 	orr.w	r2, r3, #8
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005820:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005824:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005828:	2b00      	cmp	r3, #0
 800582a:	d012      	beq.n	8005852 <HAL_UART_IRQHandler+0x18a>
 800582c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005830:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005834:	2b00      	cmp	r3, #0
 8005836:	d00c      	beq.n	8005852 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005840:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005848:	f043 0220 	orr.w	r2, r3, #32
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005858:	2b00      	cmp	r3, #0
 800585a:	f000 81f5 	beq.w	8005c48 <HAL_UART_IRQHandler+0x580>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800585e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005862:	f003 0320 	and.w	r3, r3, #32
 8005866:	2b00      	cmp	r3, #0
 8005868:	d00d      	beq.n	8005886 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800586a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800586e:	f003 0320 	and.w	r3, r3, #32
 8005872:	2b00      	cmp	r3, #0
 8005874:	d007      	beq.n	8005886 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800587a:	2b00      	cmp	r3, #0
 800587c:	d003      	beq.n	8005886 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800588c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	689b      	ldr	r3, [r3, #8]
 8005896:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800589a:	2b40      	cmp	r3, #64	; 0x40
 800589c:	d005      	beq.n	80058aa <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800589e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80058a2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d04f      	beq.n	800594a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	f000 febc 	bl	8006628 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058ba:	2b40      	cmp	r3, #64	; 0x40
 80058bc:	d141      	bne.n	8005942 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	3308      	adds	r3, #8
 80058c4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80058cc:	e853 3f00 	ldrex	r3, [r3]
 80058d0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80058d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80058d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80058dc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	3308      	adds	r3, #8
 80058e6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80058ea:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80058ee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058f2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80058f6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80058fa:	e841 2300 	strex	r3, r2, [r1]
 80058fe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005902:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005906:	2b00      	cmp	r3, #0
 8005908:	d1d9      	bne.n	80058be <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800590e:	2b00      	cmp	r3, #0
 8005910:	d013      	beq.n	800593a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005916:	4a13      	ldr	r2, [pc, #76]	; (8005964 <HAL_UART_IRQHandler+0x29c>)
 8005918:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800591e:	4618      	mov	r0, r3
 8005920:	f7fc fc09 	bl	8002136 <HAL_DMA_Abort_IT>
 8005924:	4603      	mov	r3, r0
 8005926:	2b00      	cmp	r3, #0
 8005928:	d017      	beq.n	800595a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800592e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005930:	687a      	ldr	r2, [r7, #4]
 8005932:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8005934:	4610      	mov	r0, r2
 8005936:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005938:	e00f      	b.n	800595a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800593a:	6878      	ldr	r0, [r7, #4]
 800593c:	f000 f998 	bl	8005c70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005940:	e00b      	b.n	800595a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005942:	6878      	ldr	r0, [r7, #4]
 8005944:	f000 f994 	bl	8005c70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005948:	e007      	b.n	800595a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800594a:	6878      	ldr	r0, [r7, #4]
 800594c:	f000 f990 	bl	8005c70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2200      	movs	r2, #0
 8005954:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8005958:	e176      	b.n	8005c48 <HAL_UART_IRQHandler+0x580>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800595a:	bf00      	nop
    return;
 800595c:	e174      	b.n	8005c48 <HAL_UART_IRQHandler+0x580>
 800595e:	bf00      	nop
 8005960:	04000120 	.word	0x04000120
 8005964:	080066ef 	.word	0x080066ef

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800596c:	2b01      	cmp	r3, #1
 800596e:	f040 8144 	bne.w	8005bfa <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005972:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005976:	f003 0310 	and.w	r3, r3, #16
 800597a:	2b00      	cmp	r3, #0
 800597c:	f000 813d 	beq.w	8005bfa <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005980:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005984:	f003 0310 	and.w	r3, r3, #16
 8005988:	2b00      	cmp	r3, #0
 800598a:	f000 8136 	beq.w	8005bfa <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	2210      	movs	r2, #16
 8005994:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	689b      	ldr	r3, [r3, #8]
 800599c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059a0:	2b40      	cmp	r3, #64	; 0x40
 80059a2:	f040 80b2 	bne.w	8005b0a <HAL_UART_IRQHandler+0x442>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	685b      	ldr	r3, [r3, #4]
 80059ae:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80059b2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	f000 8148 	beq.w	8005c4c <HAL_UART_IRQHandler+0x584>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80059c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80059c6:	429a      	cmp	r2, r3
 80059c8:	f080 8140 	bcs.w	8005c4c <HAL_UART_IRQHandler+0x584>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80059d2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059da:	69db      	ldr	r3, [r3, #28]
 80059dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80059e0:	f000 8085 	beq.w	8005aee <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80059f0:	e853 3f00 	ldrex	r3, [r3]
 80059f4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80059f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80059fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a00:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	461a      	mov	r2, r3
 8005a0a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005a0e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005a12:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a16:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005a1a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005a1e:	e841 2300 	strex	r3, r2, [r1]
 8005a22:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005a26:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d1da      	bne.n	80059e4 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	3308      	adds	r3, #8
 8005a34:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a36:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005a38:	e853 3f00 	ldrex	r3, [r3]
 8005a3c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005a3e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005a40:	f023 0301 	bic.w	r3, r3, #1
 8005a44:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	3308      	adds	r3, #8
 8005a4e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005a52:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005a56:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a58:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005a5a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005a5e:	e841 2300 	strex	r3, r2, [r1]
 8005a62:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005a64:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d1e1      	bne.n	8005a2e <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	3308      	adds	r3, #8
 8005a70:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a72:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005a74:	e853 3f00 	ldrex	r3, [r3]
 8005a78:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005a7a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005a7c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005a80:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	3308      	adds	r3, #8
 8005a8a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005a8e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005a90:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a92:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005a94:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005a96:	e841 2300 	strex	r3, r2, [r1]
 8005a9a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005a9c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d1e3      	bne.n	8005a6a <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	2220      	movs	r2, #32
 8005aa6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ab4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ab6:	e853 3f00 	ldrex	r3, [r3]
 8005aba:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005abc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005abe:	f023 0310 	bic.w	r3, r3, #16
 8005ac2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	461a      	mov	r2, r3
 8005acc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005ad0:	65bb      	str	r3, [r7, #88]	; 0x58
 8005ad2:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ad4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005ad6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005ad8:	e841 2300 	strex	r3, r2, [r1]
 8005adc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005ade:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d1e4      	bne.n	8005aae <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ae8:	4618      	mov	r0, r3
 8005aea:	f7fc fab4 	bl	8002056 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005afa:	b29b      	uxth	r3, r3
 8005afc:	1ad3      	subs	r3, r2, r3
 8005afe:	b29b      	uxth	r3, r3
 8005b00:	4619      	mov	r1, r3
 8005b02:	6878      	ldr	r0, [r7, #4]
 8005b04:	f000 f8be 	bl	8005c84 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005b08:	e0a0      	b.n	8005c4c <HAL_UART_IRQHandler+0x584>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005b16:	b29b      	uxth	r3, r3
 8005b18:	1ad3      	subs	r3, r2, r3
 8005b1a:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005b24:	b29b      	uxth	r3, r3
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	f000 8092 	beq.w	8005c50 <HAL_UART_IRQHandler+0x588>
          && (nb_rx_data > 0U))
 8005b2c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	f000 808d 	beq.w	8005c50 <HAL_UART_IRQHandler+0x588>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b3e:	e853 3f00 	ldrex	r3, [r3]
 8005b42:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005b44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b46:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005b4a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	461a      	mov	r2, r3
 8005b54:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005b58:	647b      	str	r3, [r7, #68]	; 0x44
 8005b5a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b5c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005b5e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005b60:	e841 2300 	strex	r3, r2, [r1]
 8005b64:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005b66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d1e4      	bne.n	8005b36 <HAL_UART_IRQHandler+0x46e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	3308      	adds	r3, #8
 8005b72:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b76:	e853 3f00 	ldrex	r3, [r3]
 8005b7a:	623b      	str	r3, [r7, #32]
   return(result);
 8005b7c:	6a3b      	ldr	r3, [r7, #32]
 8005b7e:	f023 0301 	bic.w	r3, r3, #1
 8005b82:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	3308      	adds	r3, #8
 8005b8c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005b90:	633a      	str	r2, [r7, #48]	; 0x30
 8005b92:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b94:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005b96:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b98:	e841 2300 	strex	r3, r2, [r1]
 8005b9c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005b9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d1e3      	bne.n	8005b6c <HAL_UART_IRQHandler+0x4a4>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2220      	movs	r2, #32
 8005ba8:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2200      	movs	r2, #0
 8005bae:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bbc:	693b      	ldr	r3, [r7, #16]
 8005bbe:	e853 3f00 	ldrex	r3, [r3]
 8005bc2:	60fb      	str	r3, [r7, #12]
   return(result);
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	f023 0310 	bic.w	r3, r3, #16
 8005bca:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	461a      	mov	r2, r3
 8005bd4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005bd8:	61fb      	str	r3, [r7, #28]
 8005bda:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bdc:	69b9      	ldr	r1, [r7, #24]
 8005bde:	69fa      	ldr	r2, [r7, #28]
 8005be0:	e841 2300 	strex	r3, r2, [r1]
 8005be4:	617b      	str	r3, [r7, #20]
   return(result);
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d1e4      	bne.n	8005bb6 <HAL_UART_IRQHandler+0x4ee>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005bec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005bf0:	4619      	mov	r1, r3
 8005bf2:	6878      	ldr	r0, [r7, #4]
 8005bf4:	f000 f846 	bl	8005c84 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005bf8:	e02a      	b.n	8005c50 <HAL_UART_IRQHandler+0x588>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005bfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005bfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d00e      	beq.n	8005c24 <HAL_UART_IRQHandler+0x55c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005c06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d008      	beq.n	8005c24 <HAL_UART_IRQHandler+0x55c>
  {
    if (huart->TxISR != NULL)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d01c      	beq.n	8005c54 <HAL_UART_IRQHandler+0x58c>
    {
      huart->TxISR(huart);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005c1e:	6878      	ldr	r0, [r7, #4]
 8005c20:	4798      	blx	r3
    }
    return;
 8005c22:	e017      	b.n	8005c54 <HAL_UART_IRQHandler+0x58c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005c24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d012      	beq.n	8005c56 <HAL_UART_IRQHandler+0x58e>
 8005c30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d00c      	beq.n	8005c56 <HAL_UART_IRQHandler+0x58e>
  {
    UART_EndTransmit_IT(huart);
 8005c3c:	6878      	ldr	r0, [r7, #4]
 8005c3e:	f000 fd6c 	bl	800671a <UART_EndTransmit_IT>
    return;
 8005c42:	e008      	b.n	8005c56 <HAL_UART_IRQHandler+0x58e>
      return;
 8005c44:	bf00      	nop
 8005c46:	e006      	b.n	8005c56 <HAL_UART_IRQHandler+0x58e>
    return;
 8005c48:	bf00      	nop
 8005c4a:	e004      	b.n	8005c56 <HAL_UART_IRQHandler+0x58e>
      return;
 8005c4c:	bf00      	nop
 8005c4e:	e002      	b.n	8005c56 <HAL_UART_IRQHandler+0x58e>
      return;
 8005c50:	bf00      	nop
 8005c52:	e000      	b.n	8005c56 <HAL_UART_IRQHandler+0x58e>
    return;
 8005c54:	bf00      	nop
  }

}
 8005c56:	37e8      	adds	r7, #232	; 0xe8
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	bd80      	pop	{r7, pc}

08005c5c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005c5c:	b480      	push	{r7}
 8005c5e:	b083      	sub	sp, #12
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005c64:	bf00      	nop
 8005c66:	370c      	adds	r7, #12
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6e:	4770      	bx	lr

08005c70 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005c70:	b480      	push	{r7}
 8005c72:	b083      	sub	sp, #12
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005c78:	bf00      	nop
 8005c7a:	370c      	adds	r7, #12
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c82:	4770      	bx	lr

08005c84 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005c84:	b480      	push	{r7}
 8005c86:	b083      	sub	sp, #12
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
 8005c8c:	460b      	mov	r3, r1
 8005c8e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005c90:	bf00      	nop
 8005c92:	370c      	adds	r7, #12
 8005c94:	46bd      	mov	sp, r7
 8005c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9a:	4770      	bx	lr

08005c9c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b088      	sub	sp, #32
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	689a      	ldr	r2, [r3, #8]
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	691b      	ldr	r3, [r3, #16]
 8005cb0:	431a      	orrs	r2, r3
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	695b      	ldr	r3, [r3, #20]
 8005cb6:	431a      	orrs	r2, r3
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	69db      	ldr	r3, [r3, #28]
 8005cbc:	4313      	orrs	r3, r2
 8005cbe:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	681a      	ldr	r2, [r3, #0]
 8005cc6:	4ba7      	ldr	r3, [pc, #668]	; (8005f64 <UART_SetConfig+0x2c8>)
 8005cc8:	4013      	ands	r3, r2
 8005cca:	687a      	ldr	r2, [r7, #4]
 8005ccc:	6812      	ldr	r2, [r2, #0]
 8005cce:	6979      	ldr	r1, [r7, #20]
 8005cd0:	430b      	orrs	r3, r1
 8005cd2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	68da      	ldr	r2, [r3, #12]
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	430a      	orrs	r2, r1
 8005ce8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	699b      	ldr	r3, [r3, #24]
 8005cee:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6a1b      	ldr	r3, [r3, #32]
 8005cf4:	697a      	ldr	r2, [r7, #20]
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	689b      	ldr	r3, [r3, #8]
 8005d00:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	697a      	ldr	r2, [r7, #20]
 8005d0a:	430a      	orrs	r2, r1
 8005d0c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	4a95      	ldr	r2, [pc, #596]	; (8005f68 <UART_SetConfig+0x2cc>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d120      	bne.n	8005d5a <UART_SetConfig+0xbe>
 8005d18:	4b94      	ldr	r3, [pc, #592]	; (8005f6c <UART_SetConfig+0x2d0>)
 8005d1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d1e:	f003 0303 	and.w	r3, r3, #3
 8005d22:	2b03      	cmp	r3, #3
 8005d24:	d816      	bhi.n	8005d54 <UART_SetConfig+0xb8>
 8005d26:	a201      	add	r2, pc, #4	; (adr r2, 8005d2c <UART_SetConfig+0x90>)
 8005d28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d2c:	08005d3d 	.word	0x08005d3d
 8005d30:	08005d49 	.word	0x08005d49
 8005d34:	08005d43 	.word	0x08005d43
 8005d38:	08005d4f 	.word	0x08005d4f
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	77fb      	strb	r3, [r7, #31]
 8005d40:	e14f      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005d42:	2302      	movs	r3, #2
 8005d44:	77fb      	strb	r3, [r7, #31]
 8005d46:	e14c      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005d48:	2304      	movs	r3, #4
 8005d4a:	77fb      	strb	r3, [r7, #31]
 8005d4c:	e149      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005d4e:	2308      	movs	r3, #8
 8005d50:	77fb      	strb	r3, [r7, #31]
 8005d52:	e146      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005d54:	2310      	movs	r3, #16
 8005d56:	77fb      	strb	r3, [r7, #31]
 8005d58:	e143      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	4a84      	ldr	r2, [pc, #528]	; (8005f70 <UART_SetConfig+0x2d4>)
 8005d60:	4293      	cmp	r3, r2
 8005d62:	d132      	bne.n	8005dca <UART_SetConfig+0x12e>
 8005d64:	4b81      	ldr	r3, [pc, #516]	; (8005f6c <UART_SetConfig+0x2d0>)
 8005d66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d6a:	f003 030c 	and.w	r3, r3, #12
 8005d6e:	2b0c      	cmp	r3, #12
 8005d70:	d828      	bhi.n	8005dc4 <UART_SetConfig+0x128>
 8005d72:	a201      	add	r2, pc, #4	; (adr r2, 8005d78 <UART_SetConfig+0xdc>)
 8005d74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d78:	08005dad 	.word	0x08005dad
 8005d7c:	08005dc5 	.word	0x08005dc5
 8005d80:	08005dc5 	.word	0x08005dc5
 8005d84:	08005dc5 	.word	0x08005dc5
 8005d88:	08005db9 	.word	0x08005db9
 8005d8c:	08005dc5 	.word	0x08005dc5
 8005d90:	08005dc5 	.word	0x08005dc5
 8005d94:	08005dc5 	.word	0x08005dc5
 8005d98:	08005db3 	.word	0x08005db3
 8005d9c:	08005dc5 	.word	0x08005dc5
 8005da0:	08005dc5 	.word	0x08005dc5
 8005da4:	08005dc5 	.word	0x08005dc5
 8005da8:	08005dbf 	.word	0x08005dbf
 8005dac:	2300      	movs	r3, #0
 8005dae:	77fb      	strb	r3, [r7, #31]
 8005db0:	e117      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005db2:	2302      	movs	r3, #2
 8005db4:	77fb      	strb	r3, [r7, #31]
 8005db6:	e114      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005db8:	2304      	movs	r3, #4
 8005dba:	77fb      	strb	r3, [r7, #31]
 8005dbc:	e111      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005dbe:	2308      	movs	r3, #8
 8005dc0:	77fb      	strb	r3, [r7, #31]
 8005dc2:	e10e      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005dc4:	2310      	movs	r3, #16
 8005dc6:	77fb      	strb	r3, [r7, #31]
 8005dc8:	e10b      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4a69      	ldr	r2, [pc, #420]	; (8005f74 <UART_SetConfig+0x2d8>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d120      	bne.n	8005e16 <UART_SetConfig+0x17a>
 8005dd4:	4b65      	ldr	r3, [pc, #404]	; (8005f6c <UART_SetConfig+0x2d0>)
 8005dd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005dda:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005dde:	2b30      	cmp	r3, #48	; 0x30
 8005de0:	d013      	beq.n	8005e0a <UART_SetConfig+0x16e>
 8005de2:	2b30      	cmp	r3, #48	; 0x30
 8005de4:	d814      	bhi.n	8005e10 <UART_SetConfig+0x174>
 8005de6:	2b20      	cmp	r3, #32
 8005de8:	d009      	beq.n	8005dfe <UART_SetConfig+0x162>
 8005dea:	2b20      	cmp	r3, #32
 8005dec:	d810      	bhi.n	8005e10 <UART_SetConfig+0x174>
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d002      	beq.n	8005df8 <UART_SetConfig+0x15c>
 8005df2:	2b10      	cmp	r3, #16
 8005df4:	d006      	beq.n	8005e04 <UART_SetConfig+0x168>
 8005df6:	e00b      	b.n	8005e10 <UART_SetConfig+0x174>
 8005df8:	2300      	movs	r3, #0
 8005dfa:	77fb      	strb	r3, [r7, #31]
 8005dfc:	e0f1      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005dfe:	2302      	movs	r3, #2
 8005e00:	77fb      	strb	r3, [r7, #31]
 8005e02:	e0ee      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005e04:	2304      	movs	r3, #4
 8005e06:	77fb      	strb	r3, [r7, #31]
 8005e08:	e0eb      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005e0a:	2308      	movs	r3, #8
 8005e0c:	77fb      	strb	r3, [r7, #31]
 8005e0e:	e0e8      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005e10:	2310      	movs	r3, #16
 8005e12:	77fb      	strb	r3, [r7, #31]
 8005e14:	e0e5      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	4a57      	ldr	r2, [pc, #348]	; (8005f78 <UART_SetConfig+0x2dc>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d120      	bne.n	8005e62 <UART_SetConfig+0x1c6>
 8005e20:	4b52      	ldr	r3, [pc, #328]	; (8005f6c <UART_SetConfig+0x2d0>)
 8005e22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e26:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005e2a:	2bc0      	cmp	r3, #192	; 0xc0
 8005e2c:	d013      	beq.n	8005e56 <UART_SetConfig+0x1ba>
 8005e2e:	2bc0      	cmp	r3, #192	; 0xc0
 8005e30:	d814      	bhi.n	8005e5c <UART_SetConfig+0x1c0>
 8005e32:	2b80      	cmp	r3, #128	; 0x80
 8005e34:	d009      	beq.n	8005e4a <UART_SetConfig+0x1ae>
 8005e36:	2b80      	cmp	r3, #128	; 0x80
 8005e38:	d810      	bhi.n	8005e5c <UART_SetConfig+0x1c0>
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d002      	beq.n	8005e44 <UART_SetConfig+0x1a8>
 8005e3e:	2b40      	cmp	r3, #64	; 0x40
 8005e40:	d006      	beq.n	8005e50 <UART_SetConfig+0x1b4>
 8005e42:	e00b      	b.n	8005e5c <UART_SetConfig+0x1c0>
 8005e44:	2300      	movs	r3, #0
 8005e46:	77fb      	strb	r3, [r7, #31]
 8005e48:	e0cb      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005e4a:	2302      	movs	r3, #2
 8005e4c:	77fb      	strb	r3, [r7, #31]
 8005e4e:	e0c8      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005e50:	2304      	movs	r3, #4
 8005e52:	77fb      	strb	r3, [r7, #31]
 8005e54:	e0c5      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005e56:	2308      	movs	r3, #8
 8005e58:	77fb      	strb	r3, [r7, #31]
 8005e5a:	e0c2      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005e5c:	2310      	movs	r3, #16
 8005e5e:	77fb      	strb	r3, [r7, #31]
 8005e60:	e0bf      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	4a45      	ldr	r2, [pc, #276]	; (8005f7c <UART_SetConfig+0x2e0>)
 8005e68:	4293      	cmp	r3, r2
 8005e6a:	d125      	bne.n	8005eb8 <UART_SetConfig+0x21c>
 8005e6c:	4b3f      	ldr	r3, [pc, #252]	; (8005f6c <UART_SetConfig+0x2d0>)
 8005e6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e76:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005e7a:	d017      	beq.n	8005eac <UART_SetConfig+0x210>
 8005e7c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005e80:	d817      	bhi.n	8005eb2 <UART_SetConfig+0x216>
 8005e82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e86:	d00b      	beq.n	8005ea0 <UART_SetConfig+0x204>
 8005e88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e8c:	d811      	bhi.n	8005eb2 <UART_SetConfig+0x216>
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d003      	beq.n	8005e9a <UART_SetConfig+0x1fe>
 8005e92:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e96:	d006      	beq.n	8005ea6 <UART_SetConfig+0x20a>
 8005e98:	e00b      	b.n	8005eb2 <UART_SetConfig+0x216>
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	77fb      	strb	r3, [r7, #31]
 8005e9e:	e0a0      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005ea0:	2302      	movs	r3, #2
 8005ea2:	77fb      	strb	r3, [r7, #31]
 8005ea4:	e09d      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005ea6:	2304      	movs	r3, #4
 8005ea8:	77fb      	strb	r3, [r7, #31]
 8005eaa:	e09a      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005eac:	2308      	movs	r3, #8
 8005eae:	77fb      	strb	r3, [r7, #31]
 8005eb0:	e097      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005eb2:	2310      	movs	r3, #16
 8005eb4:	77fb      	strb	r3, [r7, #31]
 8005eb6:	e094      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	4a30      	ldr	r2, [pc, #192]	; (8005f80 <UART_SetConfig+0x2e4>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d125      	bne.n	8005f0e <UART_SetConfig+0x272>
 8005ec2:	4b2a      	ldr	r3, [pc, #168]	; (8005f6c <UART_SetConfig+0x2d0>)
 8005ec4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ec8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005ecc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005ed0:	d017      	beq.n	8005f02 <UART_SetConfig+0x266>
 8005ed2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005ed6:	d817      	bhi.n	8005f08 <UART_SetConfig+0x26c>
 8005ed8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005edc:	d00b      	beq.n	8005ef6 <UART_SetConfig+0x25a>
 8005ede:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ee2:	d811      	bhi.n	8005f08 <UART_SetConfig+0x26c>
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d003      	beq.n	8005ef0 <UART_SetConfig+0x254>
 8005ee8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005eec:	d006      	beq.n	8005efc <UART_SetConfig+0x260>
 8005eee:	e00b      	b.n	8005f08 <UART_SetConfig+0x26c>
 8005ef0:	2301      	movs	r3, #1
 8005ef2:	77fb      	strb	r3, [r7, #31]
 8005ef4:	e075      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005ef6:	2302      	movs	r3, #2
 8005ef8:	77fb      	strb	r3, [r7, #31]
 8005efa:	e072      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005efc:	2304      	movs	r3, #4
 8005efe:	77fb      	strb	r3, [r7, #31]
 8005f00:	e06f      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005f02:	2308      	movs	r3, #8
 8005f04:	77fb      	strb	r3, [r7, #31]
 8005f06:	e06c      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005f08:	2310      	movs	r3, #16
 8005f0a:	77fb      	strb	r3, [r7, #31]
 8005f0c:	e069      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	4a1c      	ldr	r2, [pc, #112]	; (8005f84 <UART_SetConfig+0x2e8>)
 8005f14:	4293      	cmp	r3, r2
 8005f16:	d137      	bne.n	8005f88 <UART_SetConfig+0x2ec>
 8005f18:	4b14      	ldr	r3, [pc, #80]	; (8005f6c <UART_SetConfig+0x2d0>)
 8005f1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f1e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8005f22:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005f26:	d017      	beq.n	8005f58 <UART_SetConfig+0x2bc>
 8005f28:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005f2c:	d817      	bhi.n	8005f5e <UART_SetConfig+0x2c2>
 8005f2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f32:	d00b      	beq.n	8005f4c <UART_SetConfig+0x2b0>
 8005f34:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f38:	d811      	bhi.n	8005f5e <UART_SetConfig+0x2c2>
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d003      	beq.n	8005f46 <UART_SetConfig+0x2aa>
 8005f3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f42:	d006      	beq.n	8005f52 <UART_SetConfig+0x2b6>
 8005f44:	e00b      	b.n	8005f5e <UART_SetConfig+0x2c2>
 8005f46:	2300      	movs	r3, #0
 8005f48:	77fb      	strb	r3, [r7, #31]
 8005f4a:	e04a      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005f4c:	2302      	movs	r3, #2
 8005f4e:	77fb      	strb	r3, [r7, #31]
 8005f50:	e047      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005f52:	2304      	movs	r3, #4
 8005f54:	77fb      	strb	r3, [r7, #31]
 8005f56:	e044      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005f58:	2308      	movs	r3, #8
 8005f5a:	77fb      	strb	r3, [r7, #31]
 8005f5c:	e041      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005f5e:	2310      	movs	r3, #16
 8005f60:	77fb      	strb	r3, [r7, #31]
 8005f62:	e03e      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005f64:	efff69f3 	.word	0xefff69f3
 8005f68:	40011000 	.word	0x40011000
 8005f6c:	40023800 	.word	0x40023800
 8005f70:	40004400 	.word	0x40004400
 8005f74:	40004800 	.word	0x40004800
 8005f78:	40004c00 	.word	0x40004c00
 8005f7c:	40005000 	.word	0x40005000
 8005f80:	40011400 	.word	0x40011400
 8005f84:	40007800 	.word	0x40007800
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	4a71      	ldr	r2, [pc, #452]	; (8006154 <UART_SetConfig+0x4b8>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d125      	bne.n	8005fde <UART_SetConfig+0x342>
 8005f92:	4b71      	ldr	r3, [pc, #452]	; (8006158 <UART_SetConfig+0x4bc>)
 8005f94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f98:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005f9c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005fa0:	d017      	beq.n	8005fd2 <UART_SetConfig+0x336>
 8005fa2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005fa6:	d817      	bhi.n	8005fd8 <UART_SetConfig+0x33c>
 8005fa8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005fac:	d00b      	beq.n	8005fc6 <UART_SetConfig+0x32a>
 8005fae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005fb2:	d811      	bhi.n	8005fd8 <UART_SetConfig+0x33c>
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d003      	beq.n	8005fc0 <UART_SetConfig+0x324>
 8005fb8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005fbc:	d006      	beq.n	8005fcc <UART_SetConfig+0x330>
 8005fbe:	e00b      	b.n	8005fd8 <UART_SetConfig+0x33c>
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	77fb      	strb	r3, [r7, #31]
 8005fc4:	e00d      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005fc6:	2302      	movs	r3, #2
 8005fc8:	77fb      	strb	r3, [r7, #31]
 8005fca:	e00a      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005fcc:	2304      	movs	r3, #4
 8005fce:	77fb      	strb	r3, [r7, #31]
 8005fd0:	e007      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005fd2:	2308      	movs	r3, #8
 8005fd4:	77fb      	strb	r3, [r7, #31]
 8005fd6:	e004      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005fd8:	2310      	movs	r3, #16
 8005fda:	77fb      	strb	r3, [r7, #31]
 8005fdc:	e001      	b.n	8005fe2 <UART_SetConfig+0x346>
 8005fde:	2310      	movs	r3, #16
 8005fe0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	69db      	ldr	r3, [r3, #28]
 8005fe6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005fea:	d15a      	bne.n	80060a2 <UART_SetConfig+0x406>
  {
    switch (clocksource)
 8005fec:	7ffb      	ldrb	r3, [r7, #31]
 8005fee:	2b08      	cmp	r3, #8
 8005ff0:	d827      	bhi.n	8006042 <UART_SetConfig+0x3a6>
 8005ff2:	a201      	add	r2, pc, #4	; (adr r2, 8005ff8 <UART_SetConfig+0x35c>)
 8005ff4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ff8:	0800601d 	.word	0x0800601d
 8005ffc:	08006025 	.word	0x08006025
 8006000:	0800602d 	.word	0x0800602d
 8006004:	08006043 	.word	0x08006043
 8006008:	08006033 	.word	0x08006033
 800600c:	08006043 	.word	0x08006043
 8006010:	08006043 	.word	0x08006043
 8006014:	08006043 	.word	0x08006043
 8006018:	0800603b 	.word	0x0800603b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800601c:	f7fd fc64 	bl	80038e8 <HAL_RCC_GetPCLK1Freq>
 8006020:	61b8      	str	r0, [r7, #24]
        break;
 8006022:	e013      	b.n	800604c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006024:	f7fd fc74 	bl	8003910 <HAL_RCC_GetPCLK2Freq>
 8006028:	61b8      	str	r0, [r7, #24]
        break;
 800602a:	e00f      	b.n	800604c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800602c:	4b4b      	ldr	r3, [pc, #300]	; (800615c <UART_SetConfig+0x4c0>)
 800602e:	61bb      	str	r3, [r7, #24]
        break;
 8006030:	e00c      	b.n	800604c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006032:	f7fd fb6b 	bl	800370c <HAL_RCC_GetSysClockFreq>
 8006036:	61b8      	str	r0, [r7, #24]
        break;
 8006038:	e008      	b.n	800604c <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800603a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800603e:	61bb      	str	r3, [r7, #24]
        break;
 8006040:	e004      	b.n	800604c <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 8006042:	2300      	movs	r3, #0
 8006044:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006046:	2301      	movs	r3, #1
 8006048:	77bb      	strb	r3, [r7, #30]
        break;
 800604a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800604c:	69bb      	ldr	r3, [r7, #24]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d074      	beq.n	800613c <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006052:	69bb      	ldr	r3, [r7, #24]
 8006054:	005a      	lsls	r2, r3, #1
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	685b      	ldr	r3, [r3, #4]
 800605a:	085b      	lsrs	r3, r3, #1
 800605c:	441a      	add	r2, r3
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	685b      	ldr	r3, [r3, #4]
 8006062:	fbb2 f3f3 	udiv	r3, r2, r3
 8006066:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006068:	693b      	ldr	r3, [r7, #16]
 800606a:	2b0f      	cmp	r3, #15
 800606c:	d916      	bls.n	800609c <UART_SetConfig+0x400>
 800606e:	693b      	ldr	r3, [r7, #16]
 8006070:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006074:	d212      	bcs.n	800609c <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006076:	693b      	ldr	r3, [r7, #16]
 8006078:	b29b      	uxth	r3, r3
 800607a:	f023 030f 	bic.w	r3, r3, #15
 800607e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006080:	693b      	ldr	r3, [r7, #16]
 8006082:	085b      	lsrs	r3, r3, #1
 8006084:	b29b      	uxth	r3, r3
 8006086:	f003 0307 	and.w	r3, r3, #7
 800608a:	b29a      	uxth	r2, r3
 800608c:	89fb      	ldrh	r3, [r7, #14]
 800608e:	4313      	orrs	r3, r2
 8006090:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	89fa      	ldrh	r2, [r7, #14]
 8006098:	60da      	str	r2, [r3, #12]
 800609a:	e04f      	b.n	800613c <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 800609c:	2301      	movs	r3, #1
 800609e:	77bb      	strb	r3, [r7, #30]
 80060a0:	e04c      	b.n	800613c <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 80060a2:	7ffb      	ldrb	r3, [r7, #31]
 80060a4:	2b08      	cmp	r3, #8
 80060a6:	d828      	bhi.n	80060fa <UART_SetConfig+0x45e>
 80060a8:	a201      	add	r2, pc, #4	; (adr r2, 80060b0 <UART_SetConfig+0x414>)
 80060aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060ae:	bf00      	nop
 80060b0:	080060d5 	.word	0x080060d5
 80060b4:	080060dd 	.word	0x080060dd
 80060b8:	080060e5 	.word	0x080060e5
 80060bc:	080060fb 	.word	0x080060fb
 80060c0:	080060eb 	.word	0x080060eb
 80060c4:	080060fb 	.word	0x080060fb
 80060c8:	080060fb 	.word	0x080060fb
 80060cc:	080060fb 	.word	0x080060fb
 80060d0:	080060f3 	.word	0x080060f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80060d4:	f7fd fc08 	bl	80038e8 <HAL_RCC_GetPCLK1Freq>
 80060d8:	61b8      	str	r0, [r7, #24]
        break;
 80060da:	e013      	b.n	8006104 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80060dc:	f7fd fc18 	bl	8003910 <HAL_RCC_GetPCLK2Freq>
 80060e0:	61b8      	str	r0, [r7, #24]
        break;
 80060e2:	e00f      	b.n	8006104 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80060e4:	4b1d      	ldr	r3, [pc, #116]	; (800615c <UART_SetConfig+0x4c0>)
 80060e6:	61bb      	str	r3, [r7, #24]
        break;
 80060e8:	e00c      	b.n	8006104 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80060ea:	f7fd fb0f 	bl	800370c <HAL_RCC_GetSysClockFreq>
 80060ee:	61b8      	str	r0, [r7, #24]
        break;
 80060f0:	e008      	b.n	8006104 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80060f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80060f6:	61bb      	str	r3, [r7, #24]
        break;
 80060f8:	e004      	b.n	8006104 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 80060fa:	2300      	movs	r3, #0
 80060fc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80060fe:	2301      	movs	r3, #1
 8006100:	77bb      	strb	r3, [r7, #30]
        break;
 8006102:	bf00      	nop
    }

    if (pclk != 0U)
 8006104:	69bb      	ldr	r3, [r7, #24]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d018      	beq.n	800613c <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	685b      	ldr	r3, [r3, #4]
 800610e:	085a      	lsrs	r2, r3, #1
 8006110:	69bb      	ldr	r3, [r7, #24]
 8006112:	441a      	add	r2, r3
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	fbb2 f3f3 	udiv	r3, r2, r3
 800611c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800611e:	693b      	ldr	r3, [r7, #16]
 8006120:	2b0f      	cmp	r3, #15
 8006122:	d909      	bls.n	8006138 <UART_SetConfig+0x49c>
 8006124:	693b      	ldr	r3, [r7, #16]
 8006126:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800612a:	d205      	bcs.n	8006138 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800612c:	693b      	ldr	r3, [r7, #16]
 800612e:	b29a      	uxth	r2, r3
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	60da      	str	r2, [r3, #12]
 8006136:	e001      	b.n	800613c <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 8006138:	2301      	movs	r3, #1
 800613a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2200      	movs	r2, #0
 8006140:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2200      	movs	r2, #0
 8006146:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006148:	7fbb      	ldrb	r3, [r7, #30]
}
 800614a:	4618      	mov	r0, r3
 800614c:	3720      	adds	r7, #32
 800614e:	46bd      	mov	sp, r7
 8006150:	bd80      	pop	{r7, pc}
 8006152:	bf00      	nop
 8006154:	40007c00 	.word	0x40007c00
 8006158:	40023800 	.word	0x40023800
 800615c:	00f42400 	.word	0x00f42400

08006160 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006160:	b480      	push	{r7}
 8006162:	b083      	sub	sp, #12
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800616c:	f003 0301 	and.w	r3, r3, #1
 8006170:	2b00      	cmp	r3, #0
 8006172:	d00a      	beq.n	800618a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	685b      	ldr	r3, [r3, #4]
 800617a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	430a      	orrs	r2, r1
 8006188:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800618e:	f003 0302 	and.w	r3, r3, #2
 8006192:	2b00      	cmp	r3, #0
 8006194:	d00a      	beq.n	80061ac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	430a      	orrs	r2, r1
 80061aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061b0:	f003 0304 	and.w	r3, r3, #4
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d00a      	beq.n	80061ce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	685b      	ldr	r3, [r3, #4]
 80061be:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	430a      	orrs	r2, r1
 80061cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061d2:	f003 0308 	and.w	r3, r3, #8
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d00a      	beq.n	80061f0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	685b      	ldr	r3, [r3, #4]
 80061e0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	430a      	orrs	r2, r1
 80061ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061f4:	f003 0310 	and.w	r3, r3, #16
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d00a      	beq.n	8006212 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	689b      	ldr	r3, [r3, #8]
 8006202:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	430a      	orrs	r2, r1
 8006210:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006216:	f003 0320 	and.w	r3, r3, #32
 800621a:	2b00      	cmp	r3, #0
 800621c:	d00a      	beq.n	8006234 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	689b      	ldr	r3, [r3, #8]
 8006224:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	430a      	orrs	r2, r1
 8006232:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006238:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800623c:	2b00      	cmp	r3, #0
 800623e:	d01a      	beq.n	8006276 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	685b      	ldr	r3, [r3, #4]
 8006246:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	430a      	orrs	r2, r1
 8006254:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800625a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800625e:	d10a      	bne.n	8006276 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	685b      	ldr	r3, [r3, #4]
 8006266:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	430a      	orrs	r2, r1
 8006274:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800627a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800627e:	2b00      	cmp	r3, #0
 8006280:	d00a      	beq.n	8006298 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	685b      	ldr	r3, [r3, #4]
 8006288:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	430a      	orrs	r2, r1
 8006296:	605a      	str	r2, [r3, #4]
  }
}
 8006298:	bf00      	nop
 800629a:	370c      	adds	r7, #12
 800629c:	46bd      	mov	sp, r7
 800629e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a2:	4770      	bx	lr

080062a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b086      	sub	sp, #24
 80062a8:	af02      	add	r7, sp, #8
 80062aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2200      	movs	r2, #0
 80062b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80062b4:	f7fb fd8e 	bl	8001dd4 <HAL_GetTick>
 80062b8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f003 0308 	and.w	r3, r3, #8
 80062c4:	2b08      	cmp	r3, #8
 80062c6:	d10e      	bne.n	80062e6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80062c8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80062cc:	9300      	str	r3, [sp, #0]
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	2200      	movs	r2, #0
 80062d2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80062d6:	6878      	ldr	r0, [r7, #4]
 80062d8:	f000 f817 	bl	800630a <UART_WaitOnFlagUntilTimeout>
 80062dc:	4603      	mov	r3, r0
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d001      	beq.n	80062e6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80062e2:	2303      	movs	r3, #3
 80062e4:	e00d      	b.n	8006302 <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2220      	movs	r2, #32
 80062ea:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2220      	movs	r2, #32
 80062f0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2200      	movs	r2, #0
 80062f6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2200      	movs	r2, #0
 80062fc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006300:	2300      	movs	r3, #0
}
 8006302:	4618      	mov	r0, r3
 8006304:	3710      	adds	r7, #16
 8006306:	46bd      	mov	sp, r7
 8006308:	bd80      	pop	{r7, pc}

0800630a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800630a:	b580      	push	{r7, lr}
 800630c:	b09c      	sub	sp, #112	; 0x70
 800630e:	af00      	add	r7, sp, #0
 8006310:	60f8      	str	r0, [r7, #12]
 8006312:	60b9      	str	r1, [r7, #8]
 8006314:	603b      	str	r3, [r7, #0]
 8006316:	4613      	mov	r3, r2
 8006318:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800631a:	e0a5      	b.n	8006468 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800631c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800631e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006322:	f000 80a1 	beq.w	8006468 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006326:	f7fb fd55 	bl	8001dd4 <HAL_GetTick>
 800632a:	4602      	mov	r2, r0
 800632c:	683b      	ldr	r3, [r7, #0]
 800632e:	1ad3      	subs	r3, r2, r3
 8006330:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006332:	429a      	cmp	r2, r3
 8006334:	d302      	bcc.n	800633c <UART_WaitOnFlagUntilTimeout+0x32>
 8006336:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006338:	2b00      	cmp	r3, #0
 800633a:	d13e      	bne.n	80063ba <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006342:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006344:	e853 3f00 	ldrex	r3, [r3]
 8006348:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800634a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800634c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006350:	667b      	str	r3, [r7, #100]	; 0x64
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	461a      	mov	r2, r3
 8006358:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800635a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800635c:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800635e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006360:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006362:	e841 2300 	strex	r3, r2, [r1]
 8006366:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006368:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800636a:	2b00      	cmp	r3, #0
 800636c:	d1e6      	bne.n	800633c <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	3308      	adds	r3, #8
 8006374:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006376:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006378:	e853 3f00 	ldrex	r3, [r3]
 800637c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800637e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006380:	f023 0301 	bic.w	r3, r3, #1
 8006384:	663b      	str	r3, [r7, #96]	; 0x60
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	3308      	adds	r3, #8
 800638c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800638e:	64ba      	str	r2, [r7, #72]	; 0x48
 8006390:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006392:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006394:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006396:	e841 2300 	strex	r3, r2, [r1]
 800639a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800639c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d1e5      	bne.n	800636e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	2220      	movs	r2, #32
 80063a6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	2220      	movs	r2, #32
 80063ac:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	2200      	movs	r2, #0
 80063b2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80063b6:	2303      	movs	r3, #3
 80063b8:	e067      	b.n	800648a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f003 0304 	and.w	r3, r3, #4
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d04f      	beq.n	8006468 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	69db      	ldr	r3, [r3, #28]
 80063ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80063d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80063d6:	d147      	bne.n	8006468 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80063e0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063ea:	e853 3f00 	ldrex	r3, [r3]
 80063ee:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80063f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063f2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80063f6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	461a      	mov	r2, r3
 80063fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006400:	637b      	str	r3, [r7, #52]	; 0x34
 8006402:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006404:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006406:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006408:	e841 2300 	strex	r3, r2, [r1]
 800640c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800640e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006410:	2b00      	cmp	r3, #0
 8006412:	d1e6      	bne.n	80063e2 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	3308      	adds	r3, #8
 800641a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800641c:	697b      	ldr	r3, [r7, #20]
 800641e:	e853 3f00 	ldrex	r3, [r3]
 8006422:	613b      	str	r3, [r7, #16]
   return(result);
 8006424:	693b      	ldr	r3, [r7, #16]
 8006426:	f023 0301 	bic.w	r3, r3, #1
 800642a:	66bb      	str	r3, [r7, #104]	; 0x68
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	3308      	adds	r3, #8
 8006432:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006434:	623a      	str	r2, [r7, #32]
 8006436:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006438:	69f9      	ldr	r1, [r7, #28]
 800643a:	6a3a      	ldr	r2, [r7, #32]
 800643c:	e841 2300 	strex	r3, r2, [r1]
 8006440:	61bb      	str	r3, [r7, #24]
   return(result);
 8006442:	69bb      	ldr	r3, [r7, #24]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d1e5      	bne.n	8006414 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	2220      	movs	r2, #32
 800644c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	2220      	movs	r2, #32
 8006452:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	2220      	movs	r2, #32
 8006458:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	2200      	movs	r2, #0
 8006460:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8006464:	2303      	movs	r3, #3
 8006466:	e010      	b.n	800648a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	69da      	ldr	r2, [r3, #28]
 800646e:	68bb      	ldr	r3, [r7, #8]
 8006470:	4013      	ands	r3, r2
 8006472:	68ba      	ldr	r2, [r7, #8]
 8006474:	429a      	cmp	r2, r3
 8006476:	bf0c      	ite	eq
 8006478:	2301      	moveq	r3, #1
 800647a:	2300      	movne	r3, #0
 800647c:	b2db      	uxtb	r3, r3
 800647e:	461a      	mov	r2, r3
 8006480:	79fb      	ldrb	r3, [r7, #7]
 8006482:	429a      	cmp	r2, r3
 8006484:	f43f af4a 	beq.w	800631c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006488:	2300      	movs	r3, #0
}
 800648a:	4618      	mov	r0, r3
 800648c:	3770      	adds	r7, #112	; 0x70
 800648e:	46bd      	mov	sp, r7
 8006490:	bd80      	pop	{r7, pc}
	...

08006494 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006494:	b480      	push	{r7}
 8006496:	b097      	sub	sp, #92	; 0x5c
 8006498:	af00      	add	r7, sp, #0
 800649a:	60f8      	str	r0, [r7, #12]
 800649c:	60b9      	str	r1, [r7, #8]
 800649e:	4613      	mov	r3, r2
 80064a0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	68ba      	ldr	r2, [r7, #8]
 80064a6:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	88fa      	ldrh	r2, [r7, #6]
 80064ac:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	88fa      	ldrh	r2, [r7, #6]
 80064b4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	2200      	movs	r2, #0
 80064bc:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	689b      	ldr	r3, [r3, #8]
 80064c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064c6:	d10e      	bne.n	80064e6 <UART_Start_Receive_IT+0x52>
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	691b      	ldr	r3, [r3, #16]
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d105      	bne.n	80064dc <UART_Start_Receive_IT+0x48>
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	f240 12ff 	movw	r2, #511	; 0x1ff
 80064d6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80064da:	e02d      	b.n	8006538 <UART_Start_Receive_IT+0xa4>
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	22ff      	movs	r2, #255	; 0xff
 80064e0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80064e4:	e028      	b.n	8006538 <UART_Start_Receive_IT+0xa4>
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	689b      	ldr	r3, [r3, #8]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d10d      	bne.n	800650a <UART_Start_Receive_IT+0x76>
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	691b      	ldr	r3, [r3, #16]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d104      	bne.n	8006500 <UART_Start_Receive_IT+0x6c>
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	22ff      	movs	r2, #255	; 0xff
 80064fa:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80064fe:	e01b      	b.n	8006538 <UART_Start_Receive_IT+0xa4>
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	227f      	movs	r2, #127	; 0x7f
 8006504:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006508:	e016      	b.n	8006538 <UART_Start_Receive_IT+0xa4>
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	689b      	ldr	r3, [r3, #8]
 800650e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006512:	d10d      	bne.n	8006530 <UART_Start_Receive_IT+0x9c>
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	691b      	ldr	r3, [r3, #16]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d104      	bne.n	8006526 <UART_Start_Receive_IT+0x92>
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	227f      	movs	r2, #127	; 0x7f
 8006520:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006524:	e008      	b.n	8006538 <UART_Start_Receive_IT+0xa4>
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	223f      	movs	r2, #63	; 0x3f
 800652a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800652e:	e003      	b.n	8006538 <UART_Start_Receive_IT+0xa4>
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	2200      	movs	r2, #0
 8006534:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	2200      	movs	r2, #0
 800653c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	2222      	movs	r2, #34	; 0x22
 8006544:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	3308      	adds	r3, #8
 800654c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800654e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006550:	e853 3f00 	ldrex	r3, [r3]
 8006554:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006556:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006558:	f043 0301 	orr.w	r3, r3, #1
 800655c:	657b      	str	r3, [r7, #84]	; 0x54
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	3308      	adds	r3, #8
 8006564:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006566:	64ba      	str	r2, [r7, #72]	; 0x48
 8006568:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800656a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800656c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800656e:	e841 2300 	strex	r3, r2, [r1]
 8006572:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006574:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006576:	2b00      	cmp	r3, #0
 8006578:	d1e5      	bne.n	8006546 <UART_Start_Receive_IT+0xb2>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	689b      	ldr	r3, [r3, #8]
 800657e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006582:	d107      	bne.n	8006594 <UART_Start_Receive_IT+0x100>
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	691b      	ldr	r3, [r3, #16]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d103      	bne.n	8006594 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	4a24      	ldr	r2, [pc, #144]	; (8006620 <UART_Start_Receive_IT+0x18c>)
 8006590:	665a      	str	r2, [r3, #100]	; 0x64
 8006592:	e002      	b.n	800659a <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	4a23      	ldr	r2, [pc, #140]	; (8006624 <UART_Start_Receive_IT+0x190>)
 8006598:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	2200      	movs	r2, #0
 800659e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	691b      	ldr	r3, [r3, #16]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d019      	beq.n	80065de <UART_Start_Receive_IT+0x14a>
  { 
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065b2:	e853 3f00 	ldrex	r3, [r3]
 80065b6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80065b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065ba:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80065be:	64fb      	str	r3, [r7, #76]	; 0x4c
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	461a      	mov	r2, r3
 80065c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80065c8:	637b      	str	r3, [r7, #52]	; 0x34
 80065ca:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065cc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80065ce:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80065d0:	e841 2300 	strex	r3, r2, [r1]
 80065d4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80065d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d1e6      	bne.n	80065aa <UART_Start_Receive_IT+0x116>
 80065dc:	e018      	b.n	8006610 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065e4:	697b      	ldr	r3, [r7, #20]
 80065e6:	e853 3f00 	ldrex	r3, [r3]
 80065ea:	613b      	str	r3, [r7, #16]
   return(result);
 80065ec:	693b      	ldr	r3, [r7, #16]
 80065ee:	f043 0320 	orr.w	r3, r3, #32
 80065f2:	653b      	str	r3, [r7, #80]	; 0x50
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	461a      	mov	r2, r3
 80065fa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80065fc:	623b      	str	r3, [r7, #32]
 80065fe:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006600:	69f9      	ldr	r1, [r7, #28]
 8006602:	6a3a      	ldr	r2, [r7, #32]
 8006604:	e841 2300 	strex	r3, r2, [r1]
 8006608:	61bb      	str	r3, [r7, #24]
   return(result);
 800660a:	69bb      	ldr	r3, [r7, #24]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d1e6      	bne.n	80065de <UART_Start_Receive_IT+0x14a>
  }
  return HAL_OK;
 8006610:	2300      	movs	r3, #0
}
 8006612:	4618      	mov	r0, r3
 8006614:	375c      	adds	r7, #92	; 0x5c
 8006616:	46bd      	mov	sp, r7
 8006618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661c:	4770      	bx	lr
 800661e:	bf00      	nop
 8006620:	080068cb 	.word	0x080068cb
 8006624:	0800676f 	.word	0x0800676f

08006628 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006628:	b480      	push	{r7}
 800662a:	b095      	sub	sp, #84	; 0x54
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006636:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006638:	e853 3f00 	ldrex	r3, [r3]
 800663c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800663e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006640:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006644:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	461a      	mov	r2, r3
 800664c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800664e:	643b      	str	r3, [r7, #64]	; 0x40
 8006650:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006652:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006654:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006656:	e841 2300 	strex	r3, r2, [r1]
 800665a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800665c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800665e:	2b00      	cmp	r3, #0
 8006660:	d1e6      	bne.n	8006630 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	3308      	adds	r3, #8
 8006668:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800666a:	6a3b      	ldr	r3, [r7, #32]
 800666c:	e853 3f00 	ldrex	r3, [r3]
 8006670:	61fb      	str	r3, [r7, #28]
   return(result);
 8006672:	69fb      	ldr	r3, [r7, #28]
 8006674:	f023 0301 	bic.w	r3, r3, #1
 8006678:	64bb      	str	r3, [r7, #72]	; 0x48
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	3308      	adds	r3, #8
 8006680:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006682:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006684:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006686:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006688:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800668a:	e841 2300 	strex	r3, r2, [r1]
 800668e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006692:	2b00      	cmp	r3, #0
 8006694:	d1e5      	bne.n	8006662 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800669a:	2b01      	cmp	r3, #1
 800669c:	d118      	bne.n	80066d0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	e853 3f00 	ldrex	r3, [r3]
 80066aa:	60bb      	str	r3, [r7, #8]
   return(result);
 80066ac:	68bb      	ldr	r3, [r7, #8]
 80066ae:	f023 0310 	bic.w	r3, r3, #16
 80066b2:	647b      	str	r3, [r7, #68]	; 0x44
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	461a      	mov	r2, r3
 80066ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80066bc:	61bb      	str	r3, [r7, #24]
 80066be:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066c0:	6979      	ldr	r1, [r7, #20]
 80066c2:	69ba      	ldr	r2, [r7, #24]
 80066c4:	e841 2300 	strex	r3, r2, [r1]
 80066c8:	613b      	str	r3, [r7, #16]
   return(result);
 80066ca:	693b      	ldr	r3, [r7, #16]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d1e6      	bne.n	800669e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2220      	movs	r2, #32
 80066d4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	2200      	movs	r2, #0
 80066da:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2200      	movs	r2, #0
 80066e0:	665a      	str	r2, [r3, #100]	; 0x64
}
 80066e2:	bf00      	nop
 80066e4:	3754      	adds	r7, #84	; 0x54
 80066e6:	46bd      	mov	sp, r7
 80066e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ec:	4770      	bx	lr

080066ee <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80066ee:	b580      	push	{r7, lr}
 80066f0:	b084      	sub	sp, #16
 80066f2:	af00      	add	r7, sp, #0
 80066f4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066fa:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	2200      	movs	r2, #0
 8006700:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	2200      	movs	r2, #0
 8006708:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800670c:	68f8      	ldr	r0, [r7, #12]
 800670e:	f7ff faaf 	bl	8005c70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006712:	bf00      	nop
 8006714:	3710      	adds	r7, #16
 8006716:	46bd      	mov	sp, r7
 8006718:	bd80      	pop	{r7, pc}

0800671a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800671a:	b580      	push	{r7, lr}
 800671c:	b088      	sub	sp, #32
 800671e:	af00      	add	r7, sp, #0
 8006720:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	e853 3f00 	ldrex	r3, [r3]
 800672e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006730:	68bb      	ldr	r3, [r7, #8]
 8006732:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006736:	61fb      	str	r3, [r7, #28]
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	461a      	mov	r2, r3
 800673e:	69fb      	ldr	r3, [r7, #28]
 8006740:	61bb      	str	r3, [r7, #24]
 8006742:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006744:	6979      	ldr	r1, [r7, #20]
 8006746:	69ba      	ldr	r2, [r7, #24]
 8006748:	e841 2300 	strex	r3, r2, [r1]
 800674c:	613b      	str	r3, [r7, #16]
   return(result);
 800674e:	693b      	ldr	r3, [r7, #16]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d1e6      	bne.n	8006722 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2220      	movs	r2, #32
 8006758:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2200      	movs	r2, #0
 800675e:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006760:	6878      	ldr	r0, [r7, #4]
 8006762:	f7ff fa7b 	bl	8005c5c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006766:	bf00      	nop
 8006768:	3720      	adds	r7, #32
 800676a:	46bd      	mov	sp, r7
 800676c:	bd80      	pop	{r7, pc}

0800676e <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800676e:	b580      	push	{r7, lr}
 8006770:	b096      	sub	sp, #88	; 0x58
 8006772:	af00      	add	r7, sp, #0
 8006774:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800677c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006784:	2b22      	cmp	r3, #34	; 0x22
 8006786:	f040 8094 	bne.w	80068b2 <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006790:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006794:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8006798:	b2d9      	uxtb	r1, r3
 800679a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800679e:	b2da      	uxtb	r2, r3
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067a4:	400a      	ands	r2, r1
 80067a6:	b2d2      	uxtb	r2, r2
 80067a8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067ae:	1c5a      	adds	r2, r3, #1
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80067ba:	b29b      	uxth	r3, r3
 80067bc:	3b01      	subs	r3, #1
 80067be:	b29a      	uxth	r2, r3
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80067cc:	b29b      	uxth	r3, r3
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d177      	bne.n	80068c2 <UART_RxISR_8BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067da:	e853 3f00 	ldrex	r3, [r3]
 80067de:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80067e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067e2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80067e6:	653b      	str	r3, [r7, #80]	; 0x50
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	461a      	mov	r2, r3
 80067ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80067f0:	647b      	str	r3, [r7, #68]	; 0x44
 80067f2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067f4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80067f6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80067f8:	e841 2300 	strex	r3, r2, [r1]
 80067fc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80067fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006800:	2b00      	cmp	r3, #0
 8006802:	d1e6      	bne.n	80067d2 <UART_RxISR_8BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	3308      	adds	r3, #8
 800680a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800680c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800680e:	e853 3f00 	ldrex	r3, [r3]
 8006812:	623b      	str	r3, [r7, #32]
   return(result);
 8006814:	6a3b      	ldr	r3, [r7, #32]
 8006816:	f023 0301 	bic.w	r3, r3, #1
 800681a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	3308      	adds	r3, #8
 8006822:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006824:	633a      	str	r2, [r7, #48]	; 0x30
 8006826:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006828:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800682a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800682c:	e841 2300 	strex	r3, r2, [r1]
 8006830:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006832:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006834:	2b00      	cmp	r3, #0
 8006836:	d1e5      	bne.n	8006804 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2220      	movs	r2, #32
 800683c:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2200      	movs	r2, #0
 8006842:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006848:	2b01      	cmp	r3, #1
 800684a:	d12e      	bne.n	80068aa <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2200      	movs	r2, #0
 8006850:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006858:	693b      	ldr	r3, [r7, #16]
 800685a:	e853 3f00 	ldrex	r3, [r3]
 800685e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	f023 0310 	bic.w	r3, r3, #16
 8006866:	64bb      	str	r3, [r7, #72]	; 0x48
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	461a      	mov	r2, r3
 800686e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006870:	61fb      	str	r3, [r7, #28]
 8006872:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006874:	69b9      	ldr	r1, [r7, #24]
 8006876:	69fa      	ldr	r2, [r7, #28]
 8006878:	e841 2300 	strex	r3, r2, [r1]
 800687c:	617b      	str	r3, [r7, #20]
   return(result);
 800687e:	697b      	ldr	r3, [r7, #20]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d1e6      	bne.n	8006852 <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	69db      	ldr	r3, [r3, #28]
 800688a:	f003 0310 	and.w	r3, r3, #16
 800688e:	2b10      	cmp	r3, #16
 8006890:	d103      	bne.n	800689a <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	2210      	movs	r2, #16
 8006898:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80068a0:	4619      	mov	r1, r3
 80068a2:	6878      	ldr	r0, [r7, #4]
 80068a4:	f7ff f9ee 	bl	8005c84 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80068a8:	e00b      	b.n	80068c2 <UART_RxISR_8BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 80068aa:	6878      	ldr	r0, [r7, #4]
 80068ac:	f7fa fc68 	bl	8001180 <HAL_UART_RxCpltCallback>
}
 80068b0:	e007      	b.n	80068c2 <UART_RxISR_8BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	699a      	ldr	r2, [r3, #24]
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f042 0208 	orr.w	r2, r2, #8
 80068c0:	619a      	str	r2, [r3, #24]
}
 80068c2:	bf00      	nop
 80068c4:	3758      	adds	r7, #88	; 0x58
 80068c6:	46bd      	mov	sp, r7
 80068c8:	bd80      	pop	{r7, pc}

080068ca <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80068ca:	b580      	push	{r7, lr}
 80068cc:	b096      	sub	sp, #88	; 0x58
 80068ce:	af00      	add	r7, sp, #0
 80068d0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80068d8:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80068e0:	2b22      	cmp	r3, #34	; 0x22
 80068e2:	f040 8094 	bne.w	8006a0e <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068ec:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068f4:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 80068f6:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 80068fa:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80068fe:	4013      	ands	r3, r2
 8006900:	b29a      	uxth	r2, r3
 8006902:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006904:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800690a:	1c9a      	adds	r2, r3, #2
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006916:	b29b      	uxth	r3, r3
 8006918:	3b01      	subs	r3, #1
 800691a:	b29a      	uxth	r2, r3
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006928:	b29b      	uxth	r3, r3
 800692a:	2b00      	cmp	r3, #0
 800692c:	d177      	bne.n	8006a1e <UART_RxISR_16BIT+0x154>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006934:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006936:	e853 3f00 	ldrex	r3, [r3]
 800693a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800693c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800693e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006942:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	461a      	mov	r2, r3
 800694a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800694c:	643b      	str	r3, [r7, #64]	; 0x40
 800694e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006950:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006952:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006954:	e841 2300 	strex	r3, r2, [r1]
 8006958:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800695a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800695c:	2b00      	cmp	r3, #0
 800695e:	d1e6      	bne.n	800692e <UART_RxISR_16BIT+0x64>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	3308      	adds	r3, #8
 8006966:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006968:	6a3b      	ldr	r3, [r7, #32]
 800696a:	e853 3f00 	ldrex	r3, [r3]
 800696e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006970:	69fb      	ldr	r3, [r7, #28]
 8006972:	f023 0301 	bic.w	r3, r3, #1
 8006976:	64bb      	str	r3, [r7, #72]	; 0x48
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	3308      	adds	r3, #8
 800697e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006980:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006982:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006984:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006986:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006988:	e841 2300 	strex	r3, r2, [r1]
 800698c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800698e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006990:	2b00      	cmp	r3, #0
 8006992:	d1e5      	bne.n	8006960 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2220      	movs	r2, #32
 8006998:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2200      	movs	r2, #0
 800699e:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80069a4:	2b01      	cmp	r3, #1
 80069a6:	d12e      	bne.n	8006a06 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2200      	movs	r2, #0
 80069ac:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	e853 3f00 	ldrex	r3, [r3]
 80069ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80069bc:	68bb      	ldr	r3, [r7, #8]
 80069be:	f023 0310 	bic.w	r3, r3, #16
 80069c2:	647b      	str	r3, [r7, #68]	; 0x44
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	461a      	mov	r2, r3
 80069ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80069cc:	61bb      	str	r3, [r7, #24]
 80069ce:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069d0:	6979      	ldr	r1, [r7, #20]
 80069d2:	69ba      	ldr	r2, [r7, #24]
 80069d4:	e841 2300 	strex	r3, r2, [r1]
 80069d8:	613b      	str	r3, [r7, #16]
   return(result);
 80069da:	693b      	ldr	r3, [r7, #16]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d1e6      	bne.n	80069ae <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	69db      	ldr	r3, [r3, #28]
 80069e6:	f003 0310 	and.w	r3, r3, #16
 80069ea:	2b10      	cmp	r3, #16
 80069ec:	d103      	bne.n	80069f6 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	2210      	movs	r2, #16
 80069f4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80069fc:	4619      	mov	r1, r3
 80069fe:	6878      	ldr	r0, [r7, #4]
 8006a00:	f7ff f940 	bl	8005c84 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006a04:	e00b      	b.n	8006a1e <UART_RxISR_16BIT+0x154>
        HAL_UART_RxCpltCallback(huart);
 8006a06:	6878      	ldr	r0, [r7, #4]
 8006a08:	f7fa fbba 	bl	8001180 <HAL_UART_RxCpltCallback>
}
 8006a0c:	e007      	b.n	8006a1e <UART_RxISR_16BIT+0x154>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	699a      	ldr	r2, [r3, #24]
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f042 0208 	orr.w	r2, r2, #8
 8006a1c:	619a      	str	r2, [r3, #24]
}
 8006a1e:	bf00      	nop
 8006a20:	3758      	adds	r7, #88	; 0x58
 8006a22:	46bd      	mov	sp, r7
 8006a24:	bd80      	pop	{r7, pc}
	...

08006a28 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006a28:	b084      	sub	sp, #16
 8006a2a:	b580      	push	{r7, lr}
 8006a2c:	b084      	sub	sp, #16
 8006a2e:	af00      	add	r7, sp, #0
 8006a30:	6078      	str	r0, [r7, #4]
 8006a32:	f107 001c 	add.w	r0, r7, #28
 8006a36:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006a3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a3c:	2b01      	cmp	r3, #1
 8006a3e:	d120      	bne.n	8006a82 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a44:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	68da      	ldr	r2, [r3, #12]
 8006a50:	4b20      	ldr	r3, [pc, #128]	; (8006ad4 <USB_CoreInit+0xac>)
 8006a52:	4013      	ands	r3, r2
 8006a54:	687a      	ldr	r2, [r7, #4]
 8006a56:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	68db      	ldr	r3, [r3, #12]
 8006a5c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006a64:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a66:	2b01      	cmp	r3, #1
 8006a68:	d105      	bne.n	8006a76 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	68db      	ldr	r3, [r3, #12]
 8006a6e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006a76:	6878      	ldr	r0, [r7, #4]
 8006a78:	f000 fa92 	bl	8006fa0 <USB_CoreReset>
 8006a7c:	4603      	mov	r3, r0
 8006a7e:	73fb      	strb	r3, [r7, #15]
 8006a80:	e010      	b.n	8006aa4 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	68db      	ldr	r3, [r3, #12]
 8006a86:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006a8e:	6878      	ldr	r0, [r7, #4]
 8006a90:	f000 fa86 	bl	8006fa0 <USB_CoreReset>
 8006a94:	4603      	mov	r3, r0
 8006a96:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a9c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8006aa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006aa6:	2b01      	cmp	r3, #1
 8006aa8:	d10b      	bne.n	8006ac2 <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	689b      	ldr	r3, [r3, #8]
 8006aae:	f043 0206 	orr.w	r2, r3, #6
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	689b      	ldr	r3, [r3, #8]
 8006aba:	f043 0220 	orr.w	r2, r3, #32
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006ac2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	3710      	adds	r7, #16
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006ace:	b004      	add	sp, #16
 8006ad0:	4770      	bx	lr
 8006ad2:	bf00      	nop
 8006ad4:	ffbdffbf 	.word	0xffbdffbf

08006ad8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006ad8:	b480      	push	{r7}
 8006ada:	b083      	sub	sp, #12
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	689b      	ldr	r3, [r3, #8]
 8006ae4:	f023 0201 	bic.w	r2, r3, #1
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006aec:	2300      	movs	r3, #0
}
 8006aee:	4618      	mov	r0, r3
 8006af0:	370c      	adds	r7, #12
 8006af2:	46bd      	mov	sp, r7
 8006af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af8:	4770      	bx	lr

08006afa <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006afa:	b580      	push	{r7, lr}
 8006afc:	b084      	sub	sp, #16
 8006afe:	af00      	add	r7, sp, #0
 8006b00:	6078      	str	r0, [r7, #4]
 8006b02:	460b      	mov	r3, r1
 8006b04:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006b06:	2300      	movs	r3, #0
 8006b08:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	68db      	ldr	r3, [r3, #12]
 8006b0e:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006b16:	78fb      	ldrb	r3, [r7, #3]
 8006b18:	2b01      	cmp	r3, #1
 8006b1a:	d115      	bne.n	8006b48 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	68db      	ldr	r3, [r3, #12]
 8006b20:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006b28:	2001      	movs	r0, #1
 8006b2a:	f7fb f95f 	bl	8001dec <HAL_Delay>
      ms++;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	3301      	adds	r3, #1
 8006b32:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8006b34:	6878      	ldr	r0, [r7, #4]
 8006b36:	f000 fa25 	bl	8006f84 <USB_GetMode>
 8006b3a:	4603      	mov	r3, r0
 8006b3c:	2b01      	cmp	r3, #1
 8006b3e:	d01e      	beq.n	8006b7e <USB_SetCurrentMode+0x84>
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	2b31      	cmp	r3, #49	; 0x31
 8006b44:	d9f0      	bls.n	8006b28 <USB_SetCurrentMode+0x2e>
 8006b46:	e01a      	b.n	8006b7e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006b48:	78fb      	ldrb	r3, [r7, #3]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d115      	bne.n	8006b7a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	68db      	ldr	r3, [r3, #12]
 8006b52:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006b5a:	2001      	movs	r0, #1
 8006b5c:	f7fb f946 	bl	8001dec <HAL_Delay>
      ms++;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	3301      	adds	r3, #1
 8006b64:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8006b66:	6878      	ldr	r0, [r7, #4]
 8006b68:	f000 fa0c 	bl	8006f84 <USB_GetMode>
 8006b6c:	4603      	mov	r3, r0
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d005      	beq.n	8006b7e <USB_SetCurrentMode+0x84>
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	2b31      	cmp	r3, #49	; 0x31
 8006b76:	d9f0      	bls.n	8006b5a <USB_SetCurrentMode+0x60>
 8006b78:	e001      	b.n	8006b7e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006b7a:	2301      	movs	r3, #1
 8006b7c:	e005      	b.n	8006b8a <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	2b32      	cmp	r3, #50	; 0x32
 8006b82:	d101      	bne.n	8006b88 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006b84:	2301      	movs	r3, #1
 8006b86:	e000      	b.n	8006b8a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006b88:	2300      	movs	r3, #0
}
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	3710      	adds	r7, #16
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	bd80      	pop	{r7, pc}
	...

08006b94 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006b94:	b084      	sub	sp, #16
 8006b96:	b580      	push	{r7, lr}
 8006b98:	b086      	sub	sp, #24
 8006b9a:	af00      	add	r7, sp, #0
 8006b9c:	6078      	str	r0, [r7, #4]
 8006b9e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006ba2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006bae:	2300      	movs	r3, #0
 8006bb0:	613b      	str	r3, [r7, #16]
 8006bb2:	e009      	b.n	8006bc8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006bb4:	687a      	ldr	r2, [r7, #4]
 8006bb6:	693b      	ldr	r3, [r7, #16]
 8006bb8:	3340      	adds	r3, #64	; 0x40
 8006bba:	009b      	lsls	r3, r3, #2
 8006bbc:	4413      	add	r3, r2
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006bc2:	693b      	ldr	r3, [r7, #16]
 8006bc4:	3301      	adds	r3, #1
 8006bc6:	613b      	str	r3, [r7, #16]
 8006bc8:	693b      	ldr	r3, [r7, #16]
 8006bca:	2b0e      	cmp	r3, #14
 8006bcc:	d9f2      	bls.n	8006bb4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006bce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d11c      	bne.n	8006c0e <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006bda:	685b      	ldr	r3, [r3, #4]
 8006bdc:	68fa      	ldr	r2, [r7, #12]
 8006bde:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006be2:	f043 0302 	orr.w	r3, r3, #2
 8006be6:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bec:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	601a      	str	r2, [r3, #0]
 8006c0c:	e005      	b.n	8006c1a <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c12:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006c20:	461a      	mov	r2, r3
 8006c22:	2300      	movs	r3, #0
 8006c24:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c2c:	4619      	mov	r1, r3
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c34:	461a      	mov	r2, r3
 8006c36:	680b      	ldr	r3, [r1, #0]
 8006c38:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006c3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c3c:	2b01      	cmp	r3, #1
 8006c3e:	d10c      	bne.n	8006c5a <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006c40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d104      	bne.n	8006c50 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006c46:	2100      	movs	r1, #0
 8006c48:	6878      	ldr	r0, [r7, #4]
 8006c4a:	f000 f961 	bl	8006f10 <USB_SetDevSpeed>
 8006c4e:	e008      	b.n	8006c62 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006c50:	2101      	movs	r1, #1
 8006c52:	6878      	ldr	r0, [r7, #4]
 8006c54:	f000 f95c 	bl	8006f10 <USB_SetDevSpeed>
 8006c58:	e003      	b.n	8006c62 <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006c5a:	2103      	movs	r1, #3
 8006c5c:	6878      	ldr	r0, [r7, #4]
 8006c5e:	f000 f957 	bl	8006f10 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006c62:	2110      	movs	r1, #16
 8006c64:	6878      	ldr	r0, [r7, #4]
 8006c66:	f000 f8f3 	bl	8006e50 <USB_FlushTxFifo>
 8006c6a:	4603      	mov	r3, r0
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d001      	beq.n	8006c74 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8006c70:	2301      	movs	r3, #1
 8006c72:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006c74:	6878      	ldr	r0, [r7, #4]
 8006c76:	f000 f91d 	bl	8006eb4 <USB_FlushRxFifo>
 8006c7a:	4603      	mov	r3, r0
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d001      	beq.n	8006c84 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8006c80:	2301      	movs	r3, #1
 8006c82:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c8a:	461a      	mov	r2, r3
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c96:	461a      	mov	r2, r3
 8006c98:	2300      	movs	r3, #0
 8006c9a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ca2:	461a      	mov	r2, r3
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006ca8:	2300      	movs	r3, #0
 8006caa:	613b      	str	r3, [r7, #16]
 8006cac:	e043      	b.n	8006d36 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006cae:	693b      	ldr	r3, [r7, #16]
 8006cb0:	015a      	lsls	r2, r3, #5
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	4413      	add	r3, r2
 8006cb6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006cc0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006cc4:	d118      	bne.n	8006cf8 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8006cc6:	693b      	ldr	r3, [r7, #16]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d10a      	bne.n	8006ce2 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006ccc:	693b      	ldr	r3, [r7, #16]
 8006cce:	015a      	lsls	r2, r3, #5
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	4413      	add	r3, r2
 8006cd4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cd8:	461a      	mov	r2, r3
 8006cda:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006cde:	6013      	str	r3, [r2, #0]
 8006ce0:	e013      	b.n	8006d0a <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006ce2:	693b      	ldr	r3, [r7, #16]
 8006ce4:	015a      	lsls	r2, r3, #5
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	4413      	add	r3, r2
 8006cea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cee:	461a      	mov	r2, r3
 8006cf0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006cf4:	6013      	str	r3, [r2, #0]
 8006cf6:	e008      	b.n	8006d0a <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006cf8:	693b      	ldr	r3, [r7, #16]
 8006cfa:	015a      	lsls	r2, r3, #5
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	4413      	add	r3, r2
 8006d00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d04:	461a      	mov	r2, r3
 8006d06:	2300      	movs	r3, #0
 8006d08:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006d0a:	693b      	ldr	r3, [r7, #16]
 8006d0c:	015a      	lsls	r2, r3, #5
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	4413      	add	r3, r2
 8006d12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d16:	461a      	mov	r2, r3
 8006d18:	2300      	movs	r3, #0
 8006d1a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006d1c:	693b      	ldr	r3, [r7, #16]
 8006d1e:	015a      	lsls	r2, r3, #5
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	4413      	add	r3, r2
 8006d24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d28:	461a      	mov	r2, r3
 8006d2a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006d2e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006d30:	693b      	ldr	r3, [r7, #16]
 8006d32:	3301      	adds	r3, #1
 8006d34:	613b      	str	r3, [r7, #16]
 8006d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d38:	693a      	ldr	r2, [r7, #16]
 8006d3a:	429a      	cmp	r2, r3
 8006d3c:	d3b7      	bcc.n	8006cae <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006d3e:	2300      	movs	r3, #0
 8006d40:	613b      	str	r3, [r7, #16]
 8006d42:	e043      	b.n	8006dcc <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006d44:	693b      	ldr	r3, [r7, #16]
 8006d46:	015a      	lsls	r2, r3, #5
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	4413      	add	r3, r2
 8006d4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006d56:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006d5a:	d118      	bne.n	8006d8e <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8006d5c:	693b      	ldr	r3, [r7, #16]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d10a      	bne.n	8006d78 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006d62:	693b      	ldr	r3, [r7, #16]
 8006d64:	015a      	lsls	r2, r3, #5
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	4413      	add	r3, r2
 8006d6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d6e:	461a      	mov	r2, r3
 8006d70:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006d74:	6013      	str	r3, [r2, #0]
 8006d76:	e013      	b.n	8006da0 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006d78:	693b      	ldr	r3, [r7, #16]
 8006d7a:	015a      	lsls	r2, r3, #5
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	4413      	add	r3, r2
 8006d80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d84:	461a      	mov	r2, r3
 8006d86:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006d8a:	6013      	str	r3, [r2, #0]
 8006d8c:	e008      	b.n	8006da0 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006d8e:	693b      	ldr	r3, [r7, #16]
 8006d90:	015a      	lsls	r2, r3, #5
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	4413      	add	r3, r2
 8006d96:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d9a:	461a      	mov	r2, r3
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006da0:	693b      	ldr	r3, [r7, #16]
 8006da2:	015a      	lsls	r2, r3, #5
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	4413      	add	r3, r2
 8006da8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006dac:	461a      	mov	r2, r3
 8006dae:	2300      	movs	r3, #0
 8006db0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006db2:	693b      	ldr	r3, [r7, #16]
 8006db4:	015a      	lsls	r2, r3, #5
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	4413      	add	r3, r2
 8006dba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006dbe:	461a      	mov	r2, r3
 8006dc0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006dc4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006dc6:	693b      	ldr	r3, [r7, #16]
 8006dc8:	3301      	adds	r3, #1
 8006dca:	613b      	str	r3, [r7, #16]
 8006dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dce:	693a      	ldr	r2, [r7, #16]
 8006dd0:	429a      	cmp	r2, r3
 8006dd2:	d3b7      	bcc.n	8006d44 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006dda:	691b      	ldr	r3, [r3, #16]
 8006ddc:	68fa      	ldr	r2, [r7, #12]
 8006dde:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006de2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006de6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2200      	movs	r2, #0
 8006dec:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006df4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006df6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d105      	bne.n	8006e08 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	699b      	ldr	r3, [r3, #24]
 8006e00:	f043 0210 	orr.w	r2, r3, #16
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	699a      	ldr	r2, [r3, #24]
 8006e0c:	4b0e      	ldr	r3, [pc, #56]	; (8006e48 <USB_DevInit+0x2b4>)
 8006e0e:	4313      	orrs	r3, r2
 8006e10:	687a      	ldr	r2, [r7, #4]
 8006e12:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006e14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d005      	beq.n	8006e26 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	699b      	ldr	r3, [r3, #24]
 8006e1e:	f043 0208 	orr.w	r2, r3, #8
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006e26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e28:	2b01      	cmp	r3, #1
 8006e2a:	d105      	bne.n	8006e38 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	699a      	ldr	r2, [r3, #24]
 8006e30:	4b06      	ldr	r3, [pc, #24]	; (8006e4c <USB_DevInit+0x2b8>)
 8006e32:	4313      	orrs	r3, r2
 8006e34:	687a      	ldr	r2, [r7, #4]
 8006e36:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006e38:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	3718      	adds	r7, #24
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006e44:	b004      	add	sp, #16
 8006e46:	4770      	bx	lr
 8006e48:	803c3800 	.word	0x803c3800
 8006e4c:	40000004 	.word	0x40000004

08006e50 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006e50:	b480      	push	{r7}
 8006e52:	b085      	sub	sp, #20
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
 8006e58:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	3301      	adds	r3, #1
 8006e62:	60fb      	str	r3, [r7, #12]
 8006e64:	4a12      	ldr	r2, [pc, #72]	; (8006eb0 <USB_FlushTxFifo+0x60>)
 8006e66:	4293      	cmp	r3, r2
 8006e68:	d901      	bls.n	8006e6e <USB_FlushTxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006e6a:	2303      	movs	r3, #3
 8006e6c:	e01a      	b.n	8006ea4 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	691b      	ldr	r3, [r3, #16]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	daf3      	bge.n	8006e5e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006e76:	2300      	movs	r3, #0
 8006e78:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006e7a:	683b      	ldr	r3, [r7, #0]
 8006e7c:	019b      	lsls	r3, r3, #6
 8006e7e:	f043 0220 	orr.w	r2, r3, #32
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	3301      	adds	r3, #1
 8006e8a:	60fb      	str	r3, [r7, #12]
 8006e8c:	4a08      	ldr	r2, [pc, #32]	; (8006eb0 <USB_FlushTxFifo+0x60>)
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d901      	bls.n	8006e96 <USB_FlushTxFifo+0x46>
    {
      return HAL_TIMEOUT;
 8006e92:	2303      	movs	r3, #3
 8006e94:	e006      	b.n	8006ea4 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	691b      	ldr	r3, [r3, #16]
 8006e9a:	f003 0320 	and.w	r3, r3, #32
 8006e9e:	2b20      	cmp	r3, #32
 8006ea0:	d0f1      	beq.n	8006e86 <USB_FlushTxFifo+0x36>

  return HAL_OK;
 8006ea2:	2300      	movs	r3, #0
}
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	3714      	adds	r7, #20
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eae:	4770      	bx	lr
 8006eb0:	00030d40 	.word	0x00030d40

08006eb4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006eb4:	b480      	push	{r7}
 8006eb6:	b085      	sub	sp, #20
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	3301      	adds	r3, #1
 8006ec4:	60fb      	str	r3, [r7, #12]
 8006ec6:	4a11      	ldr	r2, [pc, #68]	; (8006f0c <USB_FlushRxFifo+0x58>)
 8006ec8:	4293      	cmp	r3, r2
 8006eca:	d901      	bls.n	8006ed0 <USB_FlushRxFifo+0x1c>
    {
      return HAL_TIMEOUT;
 8006ecc:	2303      	movs	r3, #3
 8006ece:	e017      	b.n	8006f00 <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	691b      	ldr	r3, [r3, #16]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	daf3      	bge.n	8006ec0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006ed8:	2300      	movs	r3, #0
 8006eda:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2210      	movs	r2, #16
 8006ee0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	3301      	adds	r3, #1
 8006ee6:	60fb      	str	r3, [r7, #12]
 8006ee8:	4a08      	ldr	r2, [pc, #32]	; (8006f0c <USB_FlushRxFifo+0x58>)
 8006eea:	4293      	cmp	r3, r2
 8006eec:	d901      	bls.n	8006ef2 <USB_FlushRxFifo+0x3e>
    {
      return HAL_TIMEOUT;
 8006eee:	2303      	movs	r3, #3
 8006ef0:	e006      	b.n	8006f00 <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	691b      	ldr	r3, [r3, #16]
 8006ef6:	f003 0310 	and.w	r3, r3, #16
 8006efa:	2b10      	cmp	r3, #16
 8006efc:	d0f1      	beq.n	8006ee2 <USB_FlushRxFifo+0x2e>

  return HAL_OK;
 8006efe:	2300      	movs	r3, #0
}
 8006f00:	4618      	mov	r0, r3
 8006f02:	3714      	adds	r7, #20
 8006f04:	46bd      	mov	sp, r7
 8006f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0a:	4770      	bx	lr
 8006f0c:	00030d40 	.word	0x00030d40

08006f10 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006f10:	b480      	push	{r7}
 8006f12:	b085      	sub	sp, #20
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
 8006f18:	460b      	mov	r3, r1
 8006f1a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f26:	681a      	ldr	r2, [r3, #0]
 8006f28:	78fb      	ldrb	r3, [r7, #3]
 8006f2a:	68f9      	ldr	r1, [r7, #12]
 8006f2c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006f30:	4313      	orrs	r3, r2
 8006f32:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006f34:	2300      	movs	r3, #0
}
 8006f36:	4618      	mov	r0, r3
 8006f38:	3714      	adds	r7, #20
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f40:	4770      	bx	lr

08006f42 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8006f42:	b480      	push	{r7}
 8006f44:	b085      	sub	sp, #20
 8006f46:	af00      	add	r7, sp, #0
 8006f48:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	68fa      	ldr	r2, [r7, #12]
 8006f58:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8006f5c:	f023 0303 	bic.w	r3, r3, #3
 8006f60:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f68:	685b      	ldr	r3, [r3, #4]
 8006f6a:	68fa      	ldr	r2, [r7, #12]
 8006f6c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006f70:	f043 0302 	orr.w	r3, r3, #2
 8006f74:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006f76:	2300      	movs	r3, #0
}
 8006f78:	4618      	mov	r0, r3
 8006f7a:	3714      	adds	r7, #20
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f82:	4770      	bx	lr

08006f84 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8006f84:	b480      	push	{r7}
 8006f86:	b083      	sub	sp, #12
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	695b      	ldr	r3, [r3, #20]
 8006f90:	f003 0301 	and.w	r3, r3, #1
}
 8006f94:	4618      	mov	r0, r3
 8006f96:	370c      	adds	r7, #12
 8006f98:	46bd      	mov	sp, r7
 8006f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9e:	4770      	bx	lr

08006fa0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006fa0:	b480      	push	{r7}
 8006fa2:	b085      	sub	sp, #20
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006fa8:	2300      	movs	r3, #0
 8006faa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	3301      	adds	r3, #1
 8006fb0:	60fb      	str	r3, [r7, #12]
 8006fb2:	4a13      	ldr	r2, [pc, #76]	; (8007000 <USB_CoreReset+0x60>)
 8006fb4:	4293      	cmp	r3, r2
 8006fb6:	d901      	bls.n	8006fbc <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8006fb8:	2303      	movs	r3, #3
 8006fba:	e01a      	b.n	8006ff2 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	691b      	ldr	r3, [r3, #16]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	daf3      	bge.n	8006fac <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	691b      	ldr	r3, [r3, #16]
 8006fcc:	f043 0201 	orr.w	r2, r3, #1
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	3301      	adds	r3, #1
 8006fd8:	60fb      	str	r3, [r7, #12]
 8006fda:	4a09      	ldr	r2, [pc, #36]	; (8007000 <USB_CoreReset+0x60>)
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	d901      	bls.n	8006fe4 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8006fe0:	2303      	movs	r3, #3
 8006fe2:	e006      	b.n	8006ff2 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	691b      	ldr	r3, [r3, #16]
 8006fe8:	f003 0301 	and.w	r3, r3, #1
 8006fec:	2b01      	cmp	r3, #1
 8006fee:	d0f1      	beq.n	8006fd4 <USB_CoreReset+0x34>

  return HAL_OK;
 8006ff0:	2300      	movs	r3, #0
}
 8006ff2:	4618      	mov	r0, r3
 8006ff4:	3714      	adds	r7, #20
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffc:	4770      	bx	lr
 8006ffe:	bf00      	nop
 8007000:	00030d40 	.word	0x00030d40

08007004 <__errno>:
 8007004:	4b01      	ldr	r3, [pc, #4]	; (800700c <__errno+0x8>)
 8007006:	6818      	ldr	r0, [r3, #0]
 8007008:	4770      	bx	lr
 800700a:	bf00      	nop
 800700c:	20000020 	.word	0x20000020

08007010 <__libc_init_array>:
 8007010:	b570      	push	{r4, r5, r6, lr}
 8007012:	4d0d      	ldr	r5, [pc, #52]	; (8007048 <__libc_init_array+0x38>)
 8007014:	4c0d      	ldr	r4, [pc, #52]	; (800704c <__libc_init_array+0x3c>)
 8007016:	1b64      	subs	r4, r4, r5
 8007018:	10a4      	asrs	r4, r4, #2
 800701a:	2600      	movs	r6, #0
 800701c:	42a6      	cmp	r6, r4
 800701e:	d109      	bne.n	8007034 <__libc_init_array+0x24>
 8007020:	4d0b      	ldr	r5, [pc, #44]	; (8007050 <__libc_init_array+0x40>)
 8007022:	4c0c      	ldr	r4, [pc, #48]	; (8007054 <__libc_init_array+0x44>)
 8007024:	f005 f884 	bl	800c130 <_init>
 8007028:	1b64      	subs	r4, r4, r5
 800702a:	10a4      	asrs	r4, r4, #2
 800702c:	2600      	movs	r6, #0
 800702e:	42a6      	cmp	r6, r4
 8007030:	d105      	bne.n	800703e <__libc_init_array+0x2e>
 8007032:	bd70      	pop	{r4, r5, r6, pc}
 8007034:	f855 3b04 	ldr.w	r3, [r5], #4
 8007038:	4798      	blx	r3
 800703a:	3601      	adds	r6, #1
 800703c:	e7ee      	b.n	800701c <__libc_init_array+0xc>
 800703e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007042:	4798      	blx	r3
 8007044:	3601      	adds	r6, #1
 8007046:	e7f2      	b.n	800702e <__libc_init_array+0x1e>
 8007048:	0800c644 	.word	0x0800c644
 800704c:	0800c644 	.word	0x0800c644
 8007050:	0800c644 	.word	0x0800c644
 8007054:	0800c648 	.word	0x0800c648

08007058 <memset>:
 8007058:	4402      	add	r2, r0
 800705a:	4603      	mov	r3, r0
 800705c:	4293      	cmp	r3, r2
 800705e:	d100      	bne.n	8007062 <memset+0xa>
 8007060:	4770      	bx	lr
 8007062:	f803 1b01 	strb.w	r1, [r3], #1
 8007066:	e7f9      	b.n	800705c <memset+0x4>

08007068 <__cvt>:
 8007068:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800706c:	ec55 4b10 	vmov	r4, r5, d0
 8007070:	2d00      	cmp	r5, #0
 8007072:	460e      	mov	r6, r1
 8007074:	4619      	mov	r1, r3
 8007076:	462b      	mov	r3, r5
 8007078:	bfbb      	ittet	lt
 800707a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800707e:	461d      	movlt	r5, r3
 8007080:	2300      	movge	r3, #0
 8007082:	232d      	movlt	r3, #45	; 0x2d
 8007084:	700b      	strb	r3, [r1, #0]
 8007086:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007088:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800708c:	4691      	mov	r9, r2
 800708e:	f023 0820 	bic.w	r8, r3, #32
 8007092:	bfbc      	itt	lt
 8007094:	4622      	movlt	r2, r4
 8007096:	4614      	movlt	r4, r2
 8007098:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800709c:	d005      	beq.n	80070aa <__cvt+0x42>
 800709e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80070a2:	d100      	bne.n	80070a6 <__cvt+0x3e>
 80070a4:	3601      	adds	r6, #1
 80070a6:	2102      	movs	r1, #2
 80070a8:	e000      	b.n	80070ac <__cvt+0x44>
 80070aa:	2103      	movs	r1, #3
 80070ac:	ab03      	add	r3, sp, #12
 80070ae:	9301      	str	r3, [sp, #4]
 80070b0:	ab02      	add	r3, sp, #8
 80070b2:	9300      	str	r3, [sp, #0]
 80070b4:	ec45 4b10 	vmov	d0, r4, r5
 80070b8:	4653      	mov	r3, sl
 80070ba:	4632      	mov	r2, r6
 80070bc:	f001 fe48 	bl	8008d50 <_dtoa_r>
 80070c0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80070c4:	4607      	mov	r7, r0
 80070c6:	d102      	bne.n	80070ce <__cvt+0x66>
 80070c8:	f019 0f01 	tst.w	r9, #1
 80070cc:	d022      	beq.n	8007114 <__cvt+0xac>
 80070ce:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80070d2:	eb07 0906 	add.w	r9, r7, r6
 80070d6:	d110      	bne.n	80070fa <__cvt+0x92>
 80070d8:	783b      	ldrb	r3, [r7, #0]
 80070da:	2b30      	cmp	r3, #48	; 0x30
 80070dc:	d10a      	bne.n	80070f4 <__cvt+0x8c>
 80070de:	2200      	movs	r2, #0
 80070e0:	2300      	movs	r3, #0
 80070e2:	4620      	mov	r0, r4
 80070e4:	4629      	mov	r1, r5
 80070e6:	f7f9 fd0f 	bl	8000b08 <__aeabi_dcmpeq>
 80070ea:	b918      	cbnz	r0, 80070f4 <__cvt+0x8c>
 80070ec:	f1c6 0601 	rsb	r6, r6, #1
 80070f0:	f8ca 6000 	str.w	r6, [sl]
 80070f4:	f8da 3000 	ldr.w	r3, [sl]
 80070f8:	4499      	add	r9, r3
 80070fa:	2200      	movs	r2, #0
 80070fc:	2300      	movs	r3, #0
 80070fe:	4620      	mov	r0, r4
 8007100:	4629      	mov	r1, r5
 8007102:	f7f9 fd01 	bl	8000b08 <__aeabi_dcmpeq>
 8007106:	b108      	cbz	r0, 800710c <__cvt+0xa4>
 8007108:	f8cd 900c 	str.w	r9, [sp, #12]
 800710c:	2230      	movs	r2, #48	; 0x30
 800710e:	9b03      	ldr	r3, [sp, #12]
 8007110:	454b      	cmp	r3, r9
 8007112:	d307      	bcc.n	8007124 <__cvt+0xbc>
 8007114:	9b03      	ldr	r3, [sp, #12]
 8007116:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007118:	1bdb      	subs	r3, r3, r7
 800711a:	4638      	mov	r0, r7
 800711c:	6013      	str	r3, [r2, #0]
 800711e:	b004      	add	sp, #16
 8007120:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007124:	1c59      	adds	r1, r3, #1
 8007126:	9103      	str	r1, [sp, #12]
 8007128:	701a      	strb	r2, [r3, #0]
 800712a:	e7f0      	b.n	800710e <__cvt+0xa6>

0800712c <__exponent>:
 800712c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800712e:	4603      	mov	r3, r0
 8007130:	2900      	cmp	r1, #0
 8007132:	bfb8      	it	lt
 8007134:	4249      	neglt	r1, r1
 8007136:	f803 2b02 	strb.w	r2, [r3], #2
 800713a:	bfb4      	ite	lt
 800713c:	222d      	movlt	r2, #45	; 0x2d
 800713e:	222b      	movge	r2, #43	; 0x2b
 8007140:	2909      	cmp	r1, #9
 8007142:	7042      	strb	r2, [r0, #1]
 8007144:	dd2a      	ble.n	800719c <__exponent+0x70>
 8007146:	f10d 0407 	add.w	r4, sp, #7
 800714a:	46a4      	mov	ip, r4
 800714c:	270a      	movs	r7, #10
 800714e:	46a6      	mov	lr, r4
 8007150:	460a      	mov	r2, r1
 8007152:	fb91 f6f7 	sdiv	r6, r1, r7
 8007156:	fb07 1516 	mls	r5, r7, r6, r1
 800715a:	3530      	adds	r5, #48	; 0x30
 800715c:	2a63      	cmp	r2, #99	; 0x63
 800715e:	f104 34ff 	add.w	r4, r4, #4294967295
 8007162:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007166:	4631      	mov	r1, r6
 8007168:	dcf1      	bgt.n	800714e <__exponent+0x22>
 800716a:	3130      	adds	r1, #48	; 0x30
 800716c:	f1ae 0502 	sub.w	r5, lr, #2
 8007170:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007174:	1c44      	adds	r4, r0, #1
 8007176:	4629      	mov	r1, r5
 8007178:	4561      	cmp	r1, ip
 800717a:	d30a      	bcc.n	8007192 <__exponent+0x66>
 800717c:	f10d 0209 	add.w	r2, sp, #9
 8007180:	eba2 020e 	sub.w	r2, r2, lr
 8007184:	4565      	cmp	r5, ip
 8007186:	bf88      	it	hi
 8007188:	2200      	movhi	r2, #0
 800718a:	4413      	add	r3, r2
 800718c:	1a18      	subs	r0, r3, r0
 800718e:	b003      	add	sp, #12
 8007190:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007192:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007196:	f804 2f01 	strb.w	r2, [r4, #1]!
 800719a:	e7ed      	b.n	8007178 <__exponent+0x4c>
 800719c:	2330      	movs	r3, #48	; 0x30
 800719e:	3130      	adds	r1, #48	; 0x30
 80071a0:	7083      	strb	r3, [r0, #2]
 80071a2:	70c1      	strb	r1, [r0, #3]
 80071a4:	1d03      	adds	r3, r0, #4
 80071a6:	e7f1      	b.n	800718c <__exponent+0x60>

080071a8 <_printf_float>:
 80071a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071ac:	ed2d 8b02 	vpush	{d8}
 80071b0:	b08d      	sub	sp, #52	; 0x34
 80071b2:	460c      	mov	r4, r1
 80071b4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80071b8:	4616      	mov	r6, r2
 80071ba:	461f      	mov	r7, r3
 80071bc:	4605      	mov	r5, r0
 80071be:	f002 ff23 	bl	800a008 <_localeconv_r>
 80071c2:	f8d0 a000 	ldr.w	sl, [r0]
 80071c6:	4650      	mov	r0, sl
 80071c8:	f7f9 f822 	bl	8000210 <strlen>
 80071cc:	2300      	movs	r3, #0
 80071ce:	930a      	str	r3, [sp, #40]	; 0x28
 80071d0:	6823      	ldr	r3, [r4, #0]
 80071d2:	9305      	str	r3, [sp, #20]
 80071d4:	f8d8 3000 	ldr.w	r3, [r8]
 80071d8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80071dc:	3307      	adds	r3, #7
 80071de:	f023 0307 	bic.w	r3, r3, #7
 80071e2:	f103 0208 	add.w	r2, r3, #8
 80071e6:	f8c8 2000 	str.w	r2, [r8]
 80071ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071ee:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80071f2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80071f6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80071fa:	9307      	str	r3, [sp, #28]
 80071fc:	f8cd 8018 	str.w	r8, [sp, #24]
 8007200:	ee08 0a10 	vmov	s16, r0
 8007204:	4b9f      	ldr	r3, [pc, #636]	; (8007484 <_printf_float+0x2dc>)
 8007206:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800720a:	f04f 32ff 	mov.w	r2, #4294967295
 800720e:	f7f9 fcad 	bl	8000b6c <__aeabi_dcmpun>
 8007212:	bb88      	cbnz	r0, 8007278 <_printf_float+0xd0>
 8007214:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007218:	4b9a      	ldr	r3, [pc, #616]	; (8007484 <_printf_float+0x2dc>)
 800721a:	f04f 32ff 	mov.w	r2, #4294967295
 800721e:	f7f9 fc87 	bl	8000b30 <__aeabi_dcmple>
 8007222:	bb48      	cbnz	r0, 8007278 <_printf_float+0xd0>
 8007224:	2200      	movs	r2, #0
 8007226:	2300      	movs	r3, #0
 8007228:	4640      	mov	r0, r8
 800722a:	4649      	mov	r1, r9
 800722c:	f7f9 fc76 	bl	8000b1c <__aeabi_dcmplt>
 8007230:	b110      	cbz	r0, 8007238 <_printf_float+0x90>
 8007232:	232d      	movs	r3, #45	; 0x2d
 8007234:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007238:	4b93      	ldr	r3, [pc, #588]	; (8007488 <_printf_float+0x2e0>)
 800723a:	4894      	ldr	r0, [pc, #592]	; (800748c <_printf_float+0x2e4>)
 800723c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007240:	bf94      	ite	ls
 8007242:	4698      	movls	r8, r3
 8007244:	4680      	movhi	r8, r0
 8007246:	2303      	movs	r3, #3
 8007248:	6123      	str	r3, [r4, #16]
 800724a:	9b05      	ldr	r3, [sp, #20]
 800724c:	f023 0204 	bic.w	r2, r3, #4
 8007250:	6022      	str	r2, [r4, #0]
 8007252:	f04f 0900 	mov.w	r9, #0
 8007256:	9700      	str	r7, [sp, #0]
 8007258:	4633      	mov	r3, r6
 800725a:	aa0b      	add	r2, sp, #44	; 0x2c
 800725c:	4621      	mov	r1, r4
 800725e:	4628      	mov	r0, r5
 8007260:	f000 f9d8 	bl	8007614 <_printf_common>
 8007264:	3001      	adds	r0, #1
 8007266:	f040 8090 	bne.w	800738a <_printf_float+0x1e2>
 800726a:	f04f 30ff 	mov.w	r0, #4294967295
 800726e:	b00d      	add	sp, #52	; 0x34
 8007270:	ecbd 8b02 	vpop	{d8}
 8007274:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007278:	4642      	mov	r2, r8
 800727a:	464b      	mov	r3, r9
 800727c:	4640      	mov	r0, r8
 800727e:	4649      	mov	r1, r9
 8007280:	f7f9 fc74 	bl	8000b6c <__aeabi_dcmpun>
 8007284:	b140      	cbz	r0, 8007298 <_printf_float+0xf0>
 8007286:	464b      	mov	r3, r9
 8007288:	2b00      	cmp	r3, #0
 800728a:	bfbc      	itt	lt
 800728c:	232d      	movlt	r3, #45	; 0x2d
 800728e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007292:	487f      	ldr	r0, [pc, #508]	; (8007490 <_printf_float+0x2e8>)
 8007294:	4b7f      	ldr	r3, [pc, #508]	; (8007494 <_printf_float+0x2ec>)
 8007296:	e7d1      	b.n	800723c <_printf_float+0x94>
 8007298:	6863      	ldr	r3, [r4, #4]
 800729a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800729e:	9206      	str	r2, [sp, #24]
 80072a0:	1c5a      	adds	r2, r3, #1
 80072a2:	d13f      	bne.n	8007324 <_printf_float+0x17c>
 80072a4:	2306      	movs	r3, #6
 80072a6:	6063      	str	r3, [r4, #4]
 80072a8:	9b05      	ldr	r3, [sp, #20]
 80072aa:	6861      	ldr	r1, [r4, #4]
 80072ac:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80072b0:	2300      	movs	r3, #0
 80072b2:	9303      	str	r3, [sp, #12]
 80072b4:	ab0a      	add	r3, sp, #40	; 0x28
 80072b6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80072ba:	ab09      	add	r3, sp, #36	; 0x24
 80072bc:	ec49 8b10 	vmov	d0, r8, r9
 80072c0:	9300      	str	r3, [sp, #0]
 80072c2:	6022      	str	r2, [r4, #0]
 80072c4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80072c8:	4628      	mov	r0, r5
 80072ca:	f7ff fecd 	bl	8007068 <__cvt>
 80072ce:	9b06      	ldr	r3, [sp, #24]
 80072d0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80072d2:	2b47      	cmp	r3, #71	; 0x47
 80072d4:	4680      	mov	r8, r0
 80072d6:	d108      	bne.n	80072ea <_printf_float+0x142>
 80072d8:	1cc8      	adds	r0, r1, #3
 80072da:	db02      	blt.n	80072e2 <_printf_float+0x13a>
 80072dc:	6863      	ldr	r3, [r4, #4]
 80072de:	4299      	cmp	r1, r3
 80072e0:	dd41      	ble.n	8007366 <_printf_float+0x1be>
 80072e2:	f1ab 0b02 	sub.w	fp, fp, #2
 80072e6:	fa5f fb8b 	uxtb.w	fp, fp
 80072ea:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80072ee:	d820      	bhi.n	8007332 <_printf_float+0x18a>
 80072f0:	3901      	subs	r1, #1
 80072f2:	465a      	mov	r2, fp
 80072f4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80072f8:	9109      	str	r1, [sp, #36]	; 0x24
 80072fa:	f7ff ff17 	bl	800712c <__exponent>
 80072fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007300:	1813      	adds	r3, r2, r0
 8007302:	2a01      	cmp	r2, #1
 8007304:	4681      	mov	r9, r0
 8007306:	6123      	str	r3, [r4, #16]
 8007308:	dc02      	bgt.n	8007310 <_printf_float+0x168>
 800730a:	6822      	ldr	r2, [r4, #0]
 800730c:	07d2      	lsls	r2, r2, #31
 800730e:	d501      	bpl.n	8007314 <_printf_float+0x16c>
 8007310:	3301      	adds	r3, #1
 8007312:	6123      	str	r3, [r4, #16]
 8007314:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007318:	2b00      	cmp	r3, #0
 800731a:	d09c      	beq.n	8007256 <_printf_float+0xae>
 800731c:	232d      	movs	r3, #45	; 0x2d
 800731e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007322:	e798      	b.n	8007256 <_printf_float+0xae>
 8007324:	9a06      	ldr	r2, [sp, #24]
 8007326:	2a47      	cmp	r2, #71	; 0x47
 8007328:	d1be      	bne.n	80072a8 <_printf_float+0x100>
 800732a:	2b00      	cmp	r3, #0
 800732c:	d1bc      	bne.n	80072a8 <_printf_float+0x100>
 800732e:	2301      	movs	r3, #1
 8007330:	e7b9      	b.n	80072a6 <_printf_float+0xfe>
 8007332:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007336:	d118      	bne.n	800736a <_printf_float+0x1c2>
 8007338:	2900      	cmp	r1, #0
 800733a:	6863      	ldr	r3, [r4, #4]
 800733c:	dd0b      	ble.n	8007356 <_printf_float+0x1ae>
 800733e:	6121      	str	r1, [r4, #16]
 8007340:	b913      	cbnz	r3, 8007348 <_printf_float+0x1a0>
 8007342:	6822      	ldr	r2, [r4, #0]
 8007344:	07d0      	lsls	r0, r2, #31
 8007346:	d502      	bpl.n	800734e <_printf_float+0x1a6>
 8007348:	3301      	adds	r3, #1
 800734a:	440b      	add	r3, r1
 800734c:	6123      	str	r3, [r4, #16]
 800734e:	65a1      	str	r1, [r4, #88]	; 0x58
 8007350:	f04f 0900 	mov.w	r9, #0
 8007354:	e7de      	b.n	8007314 <_printf_float+0x16c>
 8007356:	b913      	cbnz	r3, 800735e <_printf_float+0x1b6>
 8007358:	6822      	ldr	r2, [r4, #0]
 800735a:	07d2      	lsls	r2, r2, #31
 800735c:	d501      	bpl.n	8007362 <_printf_float+0x1ba>
 800735e:	3302      	adds	r3, #2
 8007360:	e7f4      	b.n	800734c <_printf_float+0x1a4>
 8007362:	2301      	movs	r3, #1
 8007364:	e7f2      	b.n	800734c <_printf_float+0x1a4>
 8007366:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800736a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800736c:	4299      	cmp	r1, r3
 800736e:	db05      	blt.n	800737c <_printf_float+0x1d4>
 8007370:	6823      	ldr	r3, [r4, #0]
 8007372:	6121      	str	r1, [r4, #16]
 8007374:	07d8      	lsls	r0, r3, #31
 8007376:	d5ea      	bpl.n	800734e <_printf_float+0x1a6>
 8007378:	1c4b      	adds	r3, r1, #1
 800737a:	e7e7      	b.n	800734c <_printf_float+0x1a4>
 800737c:	2900      	cmp	r1, #0
 800737e:	bfd4      	ite	le
 8007380:	f1c1 0202 	rsble	r2, r1, #2
 8007384:	2201      	movgt	r2, #1
 8007386:	4413      	add	r3, r2
 8007388:	e7e0      	b.n	800734c <_printf_float+0x1a4>
 800738a:	6823      	ldr	r3, [r4, #0]
 800738c:	055a      	lsls	r2, r3, #21
 800738e:	d407      	bmi.n	80073a0 <_printf_float+0x1f8>
 8007390:	6923      	ldr	r3, [r4, #16]
 8007392:	4642      	mov	r2, r8
 8007394:	4631      	mov	r1, r6
 8007396:	4628      	mov	r0, r5
 8007398:	47b8      	blx	r7
 800739a:	3001      	adds	r0, #1
 800739c:	d12c      	bne.n	80073f8 <_printf_float+0x250>
 800739e:	e764      	b.n	800726a <_printf_float+0xc2>
 80073a0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80073a4:	f240 80e0 	bls.w	8007568 <_printf_float+0x3c0>
 80073a8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80073ac:	2200      	movs	r2, #0
 80073ae:	2300      	movs	r3, #0
 80073b0:	f7f9 fbaa 	bl	8000b08 <__aeabi_dcmpeq>
 80073b4:	2800      	cmp	r0, #0
 80073b6:	d034      	beq.n	8007422 <_printf_float+0x27a>
 80073b8:	4a37      	ldr	r2, [pc, #220]	; (8007498 <_printf_float+0x2f0>)
 80073ba:	2301      	movs	r3, #1
 80073bc:	4631      	mov	r1, r6
 80073be:	4628      	mov	r0, r5
 80073c0:	47b8      	blx	r7
 80073c2:	3001      	adds	r0, #1
 80073c4:	f43f af51 	beq.w	800726a <_printf_float+0xc2>
 80073c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80073cc:	429a      	cmp	r2, r3
 80073ce:	db02      	blt.n	80073d6 <_printf_float+0x22e>
 80073d0:	6823      	ldr	r3, [r4, #0]
 80073d2:	07d8      	lsls	r0, r3, #31
 80073d4:	d510      	bpl.n	80073f8 <_printf_float+0x250>
 80073d6:	ee18 3a10 	vmov	r3, s16
 80073da:	4652      	mov	r2, sl
 80073dc:	4631      	mov	r1, r6
 80073de:	4628      	mov	r0, r5
 80073e0:	47b8      	blx	r7
 80073e2:	3001      	adds	r0, #1
 80073e4:	f43f af41 	beq.w	800726a <_printf_float+0xc2>
 80073e8:	f04f 0800 	mov.w	r8, #0
 80073ec:	f104 091a 	add.w	r9, r4, #26
 80073f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073f2:	3b01      	subs	r3, #1
 80073f4:	4543      	cmp	r3, r8
 80073f6:	dc09      	bgt.n	800740c <_printf_float+0x264>
 80073f8:	6823      	ldr	r3, [r4, #0]
 80073fa:	079b      	lsls	r3, r3, #30
 80073fc:	f100 8105 	bmi.w	800760a <_printf_float+0x462>
 8007400:	68e0      	ldr	r0, [r4, #12]
 8007402:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007404:	4298      	cmp	r0, r3
 8007406:	bfb8      	it	lt
 8007408:	4618      	movlt	r0, r3
 800740a:	e730      	b.n	800726e <_printf_float+0xc6>
 800740c:	2301      	movs	r3, #1
 800740e:	464a      	mov	r2, r9
 8007410:	4631      	mov	r1, r6
 8007412:	4628      	mov	r0, r5
 8007414:	47b8      	blx	r7
 8007416:	3001      	adds	r0, #1
 8007418:	f43f af27 	beq.w	800726a <_printf_float+0xc2>
 800741c:	f108 0801 	add.w	r8, r8, #1
 8007420:	e7e6      	b.n	80073f0 <_printf_float+0x248>
 8007422:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007424:	2b00      	cmp	r3, #0
 8007426:	dc39      	bgt.n	800749c <_printf_float+0x2f4>
 8007428:	4a1b      	ldr	r2, [pc, #108]	; (8007498 <_printf_float+0x2f0>)
 800742a:	2301      	movs	r3, #1
 800742c:	4631      	mov	r1, r6
 800742e:	4628      	mov	r0, r5
 8007430:	47b8      	blx	r7
 8007432:	3001      	adds	r0, #1
 8007434:	f43f af19 	beq.w	800726a <_printf_float+0xc2>
 8007438:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800743c:	4313      	orrs	r3, r2
 800743e:	d102      	bne.n	8007446 <_printf_float+0x29e>
 8007440:	6823      	ldr	r3, [r4, #0]
 8007442:	07d9      	lsls	r1, r3, #31
 8007444:	d5d8      	bpl.n	80073f8 <_printf_float+0x250>
 8007446:	ee18 3a10 	vmov	r3, s16
 800744a:	4652      	mov	r2, sl
 800744c:	4631      	mov	r1, r6
 800744e:	4628      	mov	r0, r5
 8007450:	47b8      	blx	r7
 8007452:	3001      	adds	r0, #1
 8007454:	f43f af09 	beq.w	800726a <_printf_float+0xc2>
 8007458:	f04f 0900 	mov.w	r9, #0
 800745c:	f104 0a1a 	add.w	sl, r4, #26
 8007460:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007462:	425b      	negs	r3, r3
 8007464:	454b      	cmp	r3, r9
 8007466:	dc01      	bgt.n	800746c <_printf_float+0x2c4>
 8007468:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800746a:	e792      	b.n	8007392 <_printf_float+0x1ea>
 800746c:	2301      	movs	r3, #1
 800746e:	4652      	mov	r2, sl
 8007470:	4631      	mov	r1, r6
 8007472:	4628      	mov	r0, r5
 8007474:	47b8      	blx	r7
 8007476:	3001      	adds	r0, #1
 8007478:	f43f aef7 	beq.w	800726a <_printf_float+0xc2>
 800747c:	f109 0901 	add.w	r9, r9, #1
 8007480:	e7ee      	b.n	8007460 <_printf_float+0x2b8>
 8007482:	bf00      	nop
 8007484:	7fefffff 	.word	0x7fefffff
 8007488:	0800c174 	.word	0x0800c174
 800748c:	0800c178 	.word	0x0800c178
 8007490:	0800c180 	.word	0x0800c180
 8007494:	0800c17c 	.word	0x0800c17c
 8007498:	0800c589 	.word	0x0800c589
 800749c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800749e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80074a0:	429a      	cmp	r2, r3
 80074a2:	bfa8      	it	ge
 80074a4:	461a      	movge	r2, r3
 80074a6:	2a00      	cmp	r2, #0
 80074a8:	4691      	mov	r9, r2
 80074aa:	dc37      	bgt.n	800751c <_printf_float+0x374>
 80074ac:	f04f 0b00 	mov.w	fp, #0
 80074b0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80074b4:	f104 021a 	add.w	r2, r4, #26
 80074b8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80074ba:	9305      	str	r3, [sp, #20]
 80074bc:	eba3 0309 	sub.w	r3, r3, r9
 80074c0:	455b      	cmp	r3, fp
 80074c2:	dc33      	bgt.n	800752c <_printf_float+0x384>
 80074c4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80074c8:	429a      	cmp	r2, r3
 80074ca:	db3b      	blt.n	8007544 <_printf_float+0x39c>
 80074cc:	6823      	ldr	r3, [r4, #0]
 80074ce:	07da      	lsls	r2, r3, #31
 80074d0:	d438      	bmi.n	8007544 <_printf_float+0x39c>
 80074d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80074d4:	9b05      	ldr	r3, [sp, #20]
 80074d6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80074d8:	1ad3      	subs	r3, r2, r3
 80074da:	eba2 0901 	sub.w	r9, r2, r1
 80074de:	4599      	cmp	r9, r3
 80074e0:	bfa8      	it	ge
 80074e2:	4699      	movge	r9, r3
 80074e4:	f1b9 0f00 	cmp.w	r9, #0
 80074e8:	dc35      	bgt.n	8007556 <_printf_float+0x3ae>
 80074ea:	f04f 0800 	mov.w	r8, #0
 80074ee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80074f2:	f104 0a1a 	add.w	sl, r4, #26
 80074f6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80074fa:	1a9b      	subs	r3, r3, r2
 80074fc:	eba3 0309 	sub.w	r3, r3, r9
 8007500:	4543      	cmp	r3, r8
 8007502:	f77f af79 	ble.w	80073f8 <_printf_float+0x250>
 8007506:	2301      	movs	r3, #1
 8007508:	4652      	mov	r2, sl
 800750a:	4631      	mov	r1, r6
 800750c:	4628      	mov	r0, r5
 800750e:	47b8      	blx	r7
 8007510:	3001      	adds	r0, #1
 8007512:	f43f aeaa 	beq.w	800726a <_printf_float+0xc2>
 8007516:	f108 0801 	add.w	r8, r8, #1
 800751a:	e7ec      	b.n	80074f6 <_printf_float+0x34e>
 800751c:	4613      	mov	r3, r2
 800751e:	4631      	mov	r1, r6
 8007520:	4642      	mov	r2, r8
 8007522:	4628      	mov	r0, r5
 8007524:	47b8      	blx	r7
 8007526:	3001      	adds	r0, #1
 8007528:	d1c0      	bne.n	80074ac <_printf_float+0x304>
 800752a:	e69e      	b.n	800726a <_printf_float+0xc2>
 800752c:	2301      	movs	r3, #1
 800752e:	4631      	mov	r1, r6
 8007530:	4628      	mov	r0, r5
 8007532:	9205      	str	r2, [sp, #20]
 8007534:	47b8      	blx	r7
 8007536:	3001      	adds	r0, #1
 8007538:	f43f ae97 	beq.w	800726a <_printf_float+0xc2>
 800753c:	9a05      	ldr	r2, [sp, #20]
 800753e:	f10b 0b01 	add.w	fp, fp, #1
 8007542:	e7b9      	b.n	80074b8 <_printf_float+0x310>
 8007544:	ee18 3a10 	vmov	r3, s16
 8007548:	4652      	mov	r2, sl
 800754a:	4631      	mov	r1, r6
 800754c:	4628      	mov	r0, r5
 800754e:	47b8      	blx	r7
 8007550:	3001      	adds	r0, #1
 8007552:	d1be      	bne.n	80074d2 <_printf_float+0x32a>
 8007554:	e689      	b.n	800726a <_printf_float+0xc2>
 8007556:	9a05      	ldr	r2, [sp, #20]
 8007558:	464b      	mov	r3, r9
 800755a:	4442      	add	r2, r8
 800755c:	4631      	mov	r1, r6
 800755e:	4628      	mov	r0, r5
 8007560:	47b8      	blx	r7
 8007562:	3001      	adds	r0, #1
 8007564:	d1c1      	bne.n	80074ea <_printf_float+0x342>
 8007566:	e680      	b.n	800726a <_printf_float+0xc2>
 8007568:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800756a:	2a01      	cmp	r2, #1
 800756c:	dc01      	bgt.n	8007572 <_printf_float+0x3ca>
 800756e:	07db      	lsls	r3, r3, #31
 8007570:	d538      	bpl.n	80075e4 <_printf_float+0x43c>
 8007572:	2301      	movs	r3, #1
 8007574:	4642      	mov	r2, r8
 8007576:	4631      	mov	r1, r6
 8007578:	4628      	mov	r0, r5
 800757a:	47b8      	blx	r7
 800757c:	3001      	adds	r0, #1
 800757e:	f43f ae74 	beq.w	800726a <_printf_float+0xc2>
 8007582:	ee18 3a10 	vmov	r3, s16
 8007586:	4652      	mov	r2, sl
 8007588:	4631      	mov	r1, r6
 800758a:	4628      	mov	r0, r5
 800758c:	47b8      	blx	r7
 800758e:	3001      	adds	r0, #1
 8007590:	f43f ae6b 	beq.w	800726a <_printf_float+0xc2>
 8007594:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007598:	2200      	movs	r2, #0
 800759a:	2300      	movs	r3, #0
 800759c:	f7f9 fab4 	bl	8000b08 <__aeabi_dcmpeq>
 80075a0:	b9d8      	cbnz	r0, 80075da <_printf_float+0x432>
 80075a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075a4:	f108 0201 	add.w	r2, r8, #1
 80075a8:	3b01      	subs	r3, #1
 80075aa:	4631      	mov	r1, r6
 80075ac:	4628      	mov	r0, r5
 80075ae:	47b8      	blx	r7
 80075b0:	3001      	adds	r0, #1
 80075b2:	d10e      	bne.n	80075d2 <_printf_float+0x42a>
 80075b4:	e659      	b.n	800726a <_printf_float+0xc2>
 80075b6:	2301      	movs	r3, #1
 80075b8:	4652      	mov	r2, sl
 80075ba:	4631      	mov	r1, r6
 80075bc:	4628      	mov	r0, r5
 80075be:	47b8      	blx	r7
 80075c0:	3001      	adds	r0, #1
 80075c2:	f43f ae52 	beq.w	800726a <_printf_float+0xc2>
 80075c6:	f108 0801 	add.w	r8, r8, #1
 80075ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075cc:	3b01      	subs	r3, #1
 80075ce:	4543      	cmp	r3, r8
 80075d0:	dcf1      	bgt.n	80075b6 <_printf_float+0x40e>
 80075d2:	464b      	mov	r3, r9
 80075d4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80075d8:	e6dc      	b.n	8007394 <_printf_float+0x1ec>
 80075da:	f04f 0800 	mov.w	r8, #0
 80075de:	f104 0a1a 	add.w	sl, r4, #26
 80075e2:	e7f2      	b.n	80075ca <_printf_float+0x422>
 80075e4:	2301      	movs	r3, #1
 80075e6:	4642      	mov	r2, r8
 80075e8:	e7df      	b.n	80075aa <_printf_float+0x402>
 80075ea:	2301      	movs	r3, #1
 80075ec:	464a      	mov	r2, r9
 80075ee:	4631      	mov	r1, r6
 80075f0:	4628      	mov	r0, r5
 80075f2:	47b8      	blx	r7
 80075f4:	3001      	adds	r0, #1
 80075f6:	f43f ae38 	beq.w	800726a <_printf_float+0xc2>
 80075fa:	f108 0801 	add.w	r8, r8, #1
 80075fe:	68e3      	ldr	r3, [r4, #12]
 8007600:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007602:	1a5b      	subs	r3, r3, r1
 8007604:	4543      	cmp	r3, r8
 8007606:	dcf0      	bgt.n	80075ea <_printf_float+0x442>
 8007608:	e6fa      	b.n	8007400 <_printf_float+0x258>
 800760a:	f04f 0800 	mov.w	r8, #0
 800760e:	f104 0919 	add.w	r9, r4, #25
 8007612:	e7f4      	b.n	80075fe <_printf_float+0x456>

08007614 <_printf_common>:
 8007614:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007618:	4616      	mov	r6, r2
 800761a:	4699      	mov	r9, r3
 800761c:	688a      	ldr	r2, [r1, #8]
 800761e:	690b      	ldr	r3, [r1, #16]
 8007620:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007624:	4293      	cmp	r3, r2
 8007626:	bfb8      	it	lt
 8007628:	4613      	movlt	r3, r2
 800762a:	6033      	str	r3, [r6, #0]
 800762c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007630:	4607      	mov	r7, r0
 8007632:	460c      	mov	r4, r1
 8007634:	b10a      	cbz	r2, 800763a <_printf_common+0x26>
 8007636:	3301      	adds	r3, #1
 8007638:	6033      	str	r3, [r6, #0]
 800763a:	6823      	ldr	r3, [r4, #0]
 800763c:	0699      	lsls	r1, r3, #26
 800763e:	bf42      	ittt	mi
 8007640:	6833      	ldrmi	r3, [r6, #0]
 8007642:	3302      	addmi	r3, #2
 8007644:	6033      	strmi	r3, [r6, #0]
 8007646:	6825      	ldr	r5, [r4, #0]
 8007648:	f015 0506 	ands.w	r5, r5, #6
 800764c:	d106      	bne.n	800765c <_printf_common+0x48>
 800764e:	f104 0a19 	add.w	sl, r4, #25
 8007652:	68e3      	ldr	r3, [r4, #12]
 8007654:	6832      	ldr	r2, [r6, #0]
 8007656:	1a9b      	subs	r3, r3, r2
 8007658:	42ab      	cmp	r3, r5
 800765a:	dc26      	bgt.n	80076aa <_printf_common+0x96>
 800765c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007660:	1e13      	subs	r3, r2, #0
 8007662:	6822      	ldr	r2, [r4, #0]
 8007664:	bf18      	it	ne
 8007666:	2301      	movne	r3, #1
 8007668:	0692      	lsls	r2, r2, #26
 800766a:	d42b      	bmi.n	80076c4 <_printf_common+0xb0>
 800766c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007670:	4649      	mov	r1, r9
 8007672:	4638      	mov	r0, r7
 8007674:	47c0      	blx	r8
 8007676:	3001      	adds	r0, #1
 8007678:	d01e      	beq.n	80076b8 <_printf_common+0xa4>
 800767a:	6823      	ldr	r3, [r4, #0]
 800767c:	68e5      	ldr	r5, [r4, #12]
 800767e:	6832      	ldr	r2, [r6, #0]
 8007680:	f003 0306 	and.w	r3, r3, #6
 8007684:	2b04      	cmp	r3, #4
 8007686:	bf08      	it	eq
 8007688:	1aad      	subeq	r5, r5, r2
 800768a:	68a3      	ldr	r3, [r4, #8]
 800768c:	6922      	ldr	r2, [r4, #16]
 800768e:	bf0c      	ite	eq
 8007690:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007694:	2500      	movne	r5, #0
 8007696:	4293      	cmp	r3, r2
 8007698:	bfc4      	itt	gt
 800769a:	1a9b      	subgt	r3, r3, r2
 800769c:	18ed      	addgt	r5, r5, r3
 800769e:	2600      	movs	r6, #0
 80076a0:	341a      	adds	r4, #26
 80076a2:	42b5      	cmp	r5, r6
 80076a4:	d11a      	bne.n	80076dc <_printf_common+0xc8>
 80076a6:	2000      	movs	r0, #0
 80076a8:	e008      	b.n	80076bc <_printf_common+0xa8>
 80076aa:	2301      	movs	r3, #1
 80076ac:	4652      	mov	r2, sl
 80076ae:	4649      	mov	r1, r9
 80076b0:	4638      	mov	r0, r7
 80076b2:	47c0      	blx	r8
 80076b4:	3001      	adds	r0, #1
 80076b6:	d103      	bne.n	80076c0 <_printf_common+0xac>
 80076b8:	f04f 30ff 	mov.w	r0, #4294967295
 80076bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076c0:	3501      	adds	r5, #1
 80076c2:	e7c6      	b.n	8007652 <_printf_common+0x3e>
 80076c4:	18e1      	adds	r1, r4, r3
 80076c6:	1c5a      	adds	r2, r3, #1
 80076c8:	2030      	movs	r0, #48	; 0x30
 80076ca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80076ce:	4422      	add	r2, r4
 80076d0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80076d4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80076d8:	3302      	adds	r3, #2
 80076da:	e7c7      	b.n	800766c <_printf_common+0x58>
 80076dc:	2301      	movs	r3, #1
 80076de:	4622      	mov	r2, r4
 80076e0:	4649      	mov	r1, r9
 80076e2:	4638      	mov	r0, r7
 80076e4:	47c0      	blx	r8
 80076e6:	3001      	adds	r0, #1
 80076e8:	d0e6      	beq.n	80076b8 <_printf_common+0xa4>
 80076ea:	3601      	adds	r6, #1
 80076ec:	e7d9      	b.n	80076a2 <_printf_common+0x8e>
	...

080076f0 <_printf_i>:
 80076f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80076f4:	460c      	mov	r4, r1
 80076f6:	4691      	mov	r9, r2
 80076f8:	7e27      	ldrb	r7, [r4, #24]
 80076fa:	990c      	ldr	r1, [sp, #48]	; 0x30
 80076fc:	2f78      	cmp	r7, #120	; 0x78
 80076fe:	4680      	mov	r8, r0
 8007700:	469a      	mov	sl, r3
 8007702:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007706:	d807      	bhi.n	8007718 <_printf_i+0x28>
 8007708:	2f62      	cmp	r7, #98	; 0x62
 800770a:	d80a      	bhi.n	8007722 <_printf_i+0x32>
 800770c:	2f00      	cmp	r7, #0
 800770e:	f000 80d8 	beq.w	80078c2 <_printf_i+0x1d2>
 8007712:	2f58      	cmp	r7, #88	; 0x58
 8007714:	f000 80a3 	beq.w	800785e <_printf_i+0x16e>
 8007718:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800771c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007720:	e03a      	b.n	8007798 <_printf_i+0xa8>
 8007722:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007726:	2b15      	cmp	r3, #21
 8007728:	d8f6      	bhi.n	8007718 <_printf_i+0x28>
 800772a:	a001      	add	r0, pc, #4	; (adr r0, 8007730 <_printf_i+0x40>)
 800772c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007730:	08007789 	.word	0x08007789
 8007734:	0800779d 	.word	0x0800779d
 8007738:	08007719 	.word	0x08007719
 800773c:	08007719 	.word	0x08007719
 8007740:	08007719 	.word	0x08007719
 8007744:	08007719 	.word	0x08007719
 8007748:	0800779d 	.word	0x0800779d
 800774c:	08007719 	.word	0x08007719
 8007750:	08007719 	.word	0x08007719
 8007754:	08007719 	.word	0x08007719
 8007758:	08007719 	.word	0x08007719
 800775c:	080078a9 	.word	0x080078a9
 8007760:	080077cd 	.word	0x080077cd
 8007764:	0800788b 	.word	0x0800788b
 8007768:	08007719 	.word	0x08007719
 800776c:	08007719 	.word	0x08007719
 8007770:	080078cb 	.word	0x080078cb
 8007774:	08007719 	.word	0x08007719
 8007778:	080077cd 	.word	0x080077cd
 800777c:	08007719 	.word	0x08007719
 8007780:	08007719 	.word	0x08007719
 8007784:	08007893 	.word	0x08007893
 8007788:	680b      	ldr	r3, [r1, #0]
 800778a:	1d1a      	adds	r2, r3, #4
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	600a      	str	r2, [r1, #0]
 8007790:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007794:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007798:	2301      	movs	r3, #1
 800779a:	e0a3      	b.n	80078e4 <_printf_i+0x1f4>
 800779c:	6825      	ldr	r5, [r4, #0]
 800779e:	6808      	ldr	r0, [r1, #0]
 80077a0:	062e      	lsls	r6, r5, #24
 80077a2:	f100 0304 	add.w	r3, r0, #4
 80077a6:	d50a      	bpl.n	80077be <_printf_i+0xce>
 80077a8:	6805      	ldr	r5, [r0, #0]
 80077aa:	600b      	str	r3, [r1, #0]
 80077ac:	2d00      	cmp	r5, #0
 80077ae:	da03      	bge.n	80077b8 <_printf_i+0xc8>
 80077b0:	232d      	movs	r3, #45	; 0x2d
 80077b2:	426d      	negs	r5, r5
 80077b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80077b8:	485e      	ldr	r0, [pc, #376]	; (8007934 <_printf_i+0x244>)
 80077ba:	230a      	movs	r3, #10
 80077bc:	e019      	b.n	80077f2 <_printf_i+0x102>
 80077be:	f015 0f40 	tst.w	r5, #64	; 0x40
 80077c2:	6805      	ldr	r5, [r0, #0]
 80077c4:	600b      	str	r3, [r1, #0]
 80077c6:	bf18      	it	ne
 80077c8:	b22d      	sxthne	r5, r5
 80077ca:	e7ef      	b.n	80077ac <_printf_i+0xbc>
 80077cc:	680b      	ldr	r3, [r1, #0]
 80077ce:	6825      	ldr	r5, [r4, #0]
 80077d0:	1d18      	adds	r0, r3, #4
 80077d2:	6008      	str	r0, [r1, #0]
 80077d4:	0628      	lsls	r0, r5, #24
 80077d6:	d501      	bpl.n	80077dc <_printf_i+0xec>
 80077d8:	681d      	ldr	r5, [r3, #0]
 80077da:	e002      	b.n	80077e2 <_printf_i+0xf2>
 80077dc:	0669      	lsls	r1, r5, #25
 80077de:	d5fb      	bpl.n	80077d8 <_printf_i+0xe8>
 80077e0:	881d      	ldrh	r5, [r3, #0]
 80077e2:	4854      	ldr	r0, [pc, #336]	; (8007934 <_printf_i+0x244>)
 80077e4:	2f6f      	cmp	r7, #111	; 0x6f
 80077e6:	bf0c      	ite	eq
 80077e8:	2308      	moveq	r3, #8
 80077ea:	230a      	movne	r3, #10
 80077ec:	2100      	movs	r1, #0
 80077ee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80077f2:	6866      	ldr	r6, [r4, #4]
 80077f4:	60a6      	str	r6, [r4, #8]
 80077f6:	2e00      	cmp	r6, #0
 80077f8:	bfa2      	ittt	ge
 80077fa:	6821      	ldrge	r1, [r4, #0]
 80077fc:	f021 0104 	bicge.w	r1, r1, #4
 8007800:	6021      	strge	r1, [r4, #0]
 8007802:	b90d      	cbnz	r5, 8007808 <_printf_i+0x118>
 8007804:	2e00      	cmp	r6, #0
 8007806:	d04d      	beq.n	80078a4 <_printf_i+0x1b4>
 8007808:	4616      	mov	r6, r2
 800780a:	fbb5 f1f3 	udiv	r1, r5, r3
 800780e:	fb03 5711 	mls	r7, r3, r1, r5
 8007812:	5dc7      	ldrb	r7, [r0, r7]
 8007814:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007818:	462f      	mov	r7, r5
 800781a:	42bb      	cmp	r3, r7
 800781c:	460d      	mov	r5, r1
 800781e:	d9f4      	bls.n	800780a <_printf_i+0x11a>
 8007820:	2b08      	cmp	r3, #8
 8007822:	d10b      	bne.n	800783c <_printf_i+0x14c>
 8007824:	6823      	ldr	r3, [r4, #0]
 8007826:	07df      	lsls	r7, r3, #31
 8007828:	d508      	bpl.n	800783c <_printf_i+0x14c>
 800782a:	6923      	ldr	r3, [r4, #16]
 800782c:	6861      	ldr	r1, [r4, #4]
 800782e:	4299      	cmp	r1, r3
 8007830:	bfde      	ittt	le
 8007832:	2330      	movle	r3, #48	; 0x30
 8007834:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007838:	f106 36ff 	addle.w	r6, r6, #4294967295
 800783c:	1b92      	subs	r2, r2, r6
 800783e:	6122      	str	r2, [r4, #16]
 8007840:	f8cd a000 	str.w	sl, [sp]
 8007844:	464b      	mov	r3, r9
 8007846:	aa03      	add	r2, sp, #12
 8007848:	4621      	mov	r1, r4
 800784a:	4640      	mov	r0, r8
 800784c:	f7ff fee2 	bl	8007614 <_printf_common>
 8007850:	3001      	adds	r0, #1
 8007852:	d14c      	bne.n	80078ee <_printf_i+0x1fe>
 8007854:	f04f 30ff 	mov.w	r0, #4294967295
 8007858:	b004      	add	sp, #16
 800785a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800785e:	4835      	ldr	r0, [pc, #212]	; (8007934 <_printf_i+0x244>)
 8007860:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007864:	6823      	ldr	r3, [r4, #0]
 8007866:	680e      	ldr	r6, [r1, #0]
 8007868:	061f      	lsls	r7, r3, #24
 800786a:	f856 5b04 	ldr.w	r5, [r6], #4
 800786e:	600e      	str	r6, [r1, #0]
 8007870:	d514      	bpl.n	800789c <_printf_i+0x1ac>
 8007872:	07d9      	lsls	r1, r3, #31
 8007874:	bf44      	itt	mi
 8007876:	f043 0320 	orrmi.w	r3, r3, #32
 800787a:	6023      	strmi	r3, [r4, #0]
 800787c:	b91d      	cbnz	r5, 8007886 <_printf_i+0x196>
 800787e:	6823      	ldr	r3, [r4, #0]
 8007880:	f023 0320 	bic.w	r3, r3, #32
 8007884:	6023      	str	r3, [r4, #0]
 8007886:	2310      	movs	r3, #16
 8007888:	e7b0      	b.n	80077ec <_printf_i+0xfc>
 800788a:	6823      	ldr	r3, [r4, #0]
 800788c:	f043 0320 	orr.w	r3, r3, #32
 8007890:	6023      	str	r3, [r4, #0]
 8007892:	2378      	movs	r3, #120	; 0x78
 8007894:	4828      	ldr	r0, [pc, #160]	; (8007938 <_printf_i+0x248>)
 8007896:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800789a:	e7e3      	b.n	8007864 <_printf_i+0x174>
 800789c:	065e      	lsls	r6, r3, #25
 800789e:	bf48      	it	mi
 80078a0:	b2ad      	uxthmi	r5, r5
 80078a2:	e7e6      	b.n	8007872 <_printf_i+0x182>
 80078a4:	4616      	mov	r6, r2
 80078a6:	e7bb      	b.n	8007820 <_printf_i+0x130>
 80078a8:	680b      	ldr	r3, [r1, #0]
 80078aa:	6826      	ldr	r6, [r4, #0]
 80078ac:	6960      	ldr	r0, [r4, #20]
 80078ae:	1d1d      	adds	r5, r3, #4
 80078b0:	600d      	str	r5, [r1, #0]
 80078b2:	0635      	lsls	r5, r6, #24
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	d501      	bpl.n	80078bc <_printf_i+0x1cc>
 80078b8:	6018      	str	r0, [r3, #0]
 80078ba:	e002      	b.n	80078c2 <_printf_i+0x1d2>
 80078bc:	0671      	lsls	r1, r6, #25
 80078be:	d5fb      	bpl.n	80078b8 <_printf_i+0x1c8>
 80078c0:	8018      	strh	r0, [r3, #0]
 80078c2:	2300      	movs	r3, #0
 80078c4:	6123      	str	r3, [r4, #16]
 80078c6:	4616      	mov	r6, r2
 80078c8:	e7ba      	b.n	8007840 <_printf_i+0x150>
 80078ca:	680b      	ldr	r3, [r1, #0]
 80078cc:	1d1a      	adds	r2, r3, #4
 80078ce:	600a      	str	r2, [r1, #0]
 80078d0:	681e      	ldr	r6, [r3, #0]
 80078d2:	6862      	ldr	r2, [r4, #4]
 80078d4:	2100      	movs	r1, #0
 80078d6:	4630      	mov	r0, r6
 80078d8:	f7f8 fca2 	bl	8000220 <memchr>
 80078dc:	b108      	cbz	r0, 80078e2 <_printf_i+0x1f2>
 80078de:	1b80      	subs	r0, r0, r6
 80078e0:	6060      	str	r0, [r4, #4]
 80078e2:	6863      	ldr	r3, [r4, #4]
 80078e4:	6123      	str	r3, [r4, #16]
 80078e6:	2300      	movs	r3, #0
 80078e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80078ec:	e7a8      	b.n	8007840 <_printf_i+0x150>
 80078ee:	6923      	ldr	r3, [r4, #16]
 80078f0:	4632      	mov	r2, r6
 80078f2:	4649      	mov	r1, r9
 80078f4:	4640      	mov	r0, r8
 80078f6:	47d0      	blx	sl
 80078f8:	3001      	adds	r0, #1
 80078fa:	d0ab      	beq.n	8007854 <_printf_i+0x164>
 80078fc:	6823      	ldr	r3, [r4, #0]
 80078fe:	079b      	lsls	r3, r3, #30
 8007900:	d413      	bmi.n	800792a <_printf_i+0x23a>
 8007902:	68e0      	ldr	r0, [r4, #12]
 8007904:	9b03      	ldr	r3, [sp, #12]
 8007906:	4298      	cmp	r0, r3
 8007908:	bfb8      	it	lt
 800790a:	4618      	movlt	r0, r3
 800790c:	e7a4      	b.n	8007858 <_printf_i+0x168>
 800790e:	2301      	movs	r3, #1
 8007910:	4632      	mov	r2, r6
 8007912:	4649      	mov	r1, r9
 8007914:	4640      	mov	r0, r8
 8007916:	47d0      	blx	sl
 8007918:	3001      	adds	r0, #1
 800791a:	d09b      	beq.n	8007854 <_printf_i+0x164>
 800791c:	3501      	adds	r5, #1
 800791e:	68e3      	ldr	r3, [r4, #12]
 8007920:	9903      	ldr	r1, [sp, #12]
 8007922:	1a5b      	subs	r3, r3, r1
 8007924:	42ab      	cmp	r3, r5
 8007926:	dcf2      	bgt.n	800790e <_printf_i+0x21e>
 8007928:	e7eb      	b.n	8007902 <_printf_i+0x212>
 800792a:	2500      	movs	r5, #0
 800792c:	f104 0619 	add.w	r6, r4, #25
 8007930:	e7f5      	b.n	800791e <_printf_i+0x22e>
 8007932:	bf00      	nop
 8007934:	0800c184 	.word	0x0800c184
 8007938:	0800c195 	.word	0x0800c195

0800793c <_scanf_float>:
 800793c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007940:	b087      	sub	sp, #28
 8007942:	4617      	mov	r7, r2
 8007944:	9303      	str	r3, [sp, #12]
 8007946:	688b      	ldr	r3, [r1, #8]
 8007948:	1e5a      	subs	r2, r3, #1
 800794a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800794e:	bf83      	ittte	hi
 8007950:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8007954:	195b      	addhi	r3, r3, r5
 8007956:	9302      	strhi	r3, [sp, #8]
 8007958:	2300      	movls	r3, #0
 800795a:	bf86      	itte	hi
 800795c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007960:	608b      	strhi	r3, [r1, #8]
 8007962:	9302      	strls	r3, [sp, #8]
 8007964:	680b      	ldr	r3, [r1, #0]
 8007966:	468b      	mov	fp, r1
 8007968:	2500      	movs	r5, #0
 800796a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800796e:	f84b 3b1c 	str.w	r3, [fp], #28
 8007972:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007976:	4680      	mov	r8, r0
 8007978:	460c      	mov	r4, r1
 800797a:	465e      	mov	r6, fp
 800797c:	46aa      	mov	sl, r5
 800797e:	46a9      	mov	r9, r5
 8007980:	9501      	str	r5, [sp, #4]
 8007982:	68a2      	ldr	r2, [r4, #8]
 8007984:	b152      	cbz	r2, 800799c <_scanf_float+0x60>
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	781b      	ldrb	r3, [r3, #0]
 800798a:	2b4e      	cmp	r3, #78	; 0x4e
 800798c:	d864      	bhi.n	8007a58 <_scanf_float+0x11c>
 800798e:	2b40      	cmp	r3, #64	; 0x40
 8007990:	d83c      	bhi.n	8007a0c <_scanf_float+0xd0>
 8007992:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8007996:	b2c8      	uxtb	r0, r1
 8007998:	280e      	cmp	r0, #14
 800799a:	d93a      	bls.n	8007a12 <_scanf_float+0xd6>
 800799c:	f1b9 0f00 	cmp.w	r9, #0
 80079a0:	d003      	beq.n	80079aa <_scanf_float+0x6e>
 80079a2:	6823      	ldr	r3, [r4, #0]
 80079a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80079a8:	6023      	str	r3, [r4, #0]
 80079aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80079ae:	f1ba 0f01 	cmp.w	sl, #1
 80079b2:	f200 8113 	bhi.w	8007bdc <_scanf_float+0x2a0>
 80079b6:	455e      	cmp	r6, fp
 80079b8:	f200 8105 	bhi.w	8007bc6 <_scanf_float+0x28a>
 80079bc:	2501      	movs	r5, #1
 80079be:	4628      	mov	r0, r5
 80079c0:	b007      	add	sp, #28
 80079c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079c6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80079ca:	2a0d      	cmp	r2, #13
 80079cc:	d8e6      	bhi.n	800799c <_scanf_float+0x60>
 80079ce:	a101      	add	r1, pc, #4	; (adr r1, 80079d4 <_scanf_float+0x98>)
 80079d0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80079d4:	08007b13 	.word	0x08007b13
 80079d8:	0800799d 	.word	0x0800799d
 80079dc:	0800799d 	.word	0x0800799d
 80079e0:	0800799d 	.word	0x0800799d
 80079e4:	08007b73 	.word	0x08007b73
 80079e8:	08007b4b 	.word	0x08007b4b
 80079ec:	0800799d 	.word	0x0800799d
 80079f0:	0800799d 	.word	0x0800799d
 80079f4:	08007b21 	.word	0x08007b21
 80079f8:	0800799d 	.word	0x0800799d
 80079fc:	0800799d 	.word	0x0800799d
 8007a00:	0800799d 	.word	0x0800799d
 8007a04:	0800799d 	.word	0x0800799d
 8007a08:	08007ad9 	.word	0x08007ad9
 8007a0c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8007a10:	e7db      	b.n	80079ca <_scanf_float+0x8e>
 8007a12:	290e      	cmp	r1, #14
 8007a14:	d8c2      	bhi.n	800799c <_scanf_float+0x60>
 8007a16:	a001      	add	r0, pc, #4	; (adr r0, 8007a1c <_scanf_float+0xe0>)
 8007a18:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007a1c:	08007acb 	.word	0x08007acb
 8007a20:	0800799d 	.word	0x0800799d
 8007a24:	08007acb 	.word	0x08007acb
 8007a28:	08007b5f 	.word	0x08007b5f
 8007a2c:	0800799d 	.word	0x0800799d
 8007a30:	08007a79 	.word	0x08007a79
 8007a34:	08007ab5 	.word	0x08007ab5
 8007a38:	08007ab5 	.word	0x08007ab5
 8007a3c:	08007ab5 	.word	0x08007ab5
 8007a40:	08007ab5 	.word	0x08007ab5
 8007a44:	08007ab5 	.word	0x08007ab5
 8007a48:	08007ab5 	.word	0x08007ab5
 8007a4c:	08007ab5 	.word	0x08007ab5
 8007a50:	08007ab5 	.word	0x08007ab5
 8007a54:	08007ab5 	.word	0x08007ab5
 8007a58:	2b6e      	cmp	r3, #110	; 0x6e
 8007a5a:	d809      	bhi.n	8007a70 <_scanf_float+0x134>
 8007a5c:	2b60      	cmp	r3, #96	; 0x60
 8007a5e:	d8b2      	bhi.n	80079c6 <_scanf_float+0x8a>
 8007a60:	2b54      	cmp	r3, #84	; 0x54
 8007a62:	d077      	beq.n	8007b54 <_scanf_float+0x218>
 8007a64:	2b59      	cmp	r3, #89	; 0x59
 8007a66:	d199      	bne.n	800799c <_scanf_float+0x60>
 8007a68:	2d07      	cmp	r5, #7
 8007a6a:	d197      	bne.n	800799c <_scanf_float+0x60>
 8007a6c:	2508      	movs	r5, #8
 8007a6e:	e029      	b.n	8007ac4 <_scanf_float+0x188>
 8007a70:	2b74      	cmp	r3, #116	; 0x74
 8007a72:	d06f      	beq.n	8007b54 <_scanf_float+0x218>
 8007a74:	2b79      	cmp	r3, #121	; 0x79
 8007a76:	e7f6      	b.n	8007a66 <_scanf_float+0x12a>
 8007a78:	6821      	ldr	r1, [r4, #0]
 8007a7a:	05c8      	lsls	r0, r1, #23
 8007a7c:	d51a      	bpl.n	8007ab4 <_scanf_float+0x178>
 8007a7e:	9b02      	ldr	r3, [sp, #8]
 8007a80:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8007a84:	6021      	str	r1, [r4, #0]
 8007a86:	f109 0901 	add.w	r9, r9, #1
 8007a8a:	b11b      	cbz	r3, 8007a94 <_scanf_float+0x158>
 8007a8c:	3b01      	subs	r3, #1
 8007a8e:	3201      	adds	r2, #1
 8007a90:	9302      	str	r3, [sp, #8]
 8007a92:	60a2      	str	r2, [r4, #8]
 8007a94:	68a3      	ldr	r3, [r4, #8]
 8007a96:	3b01      	subs	r3, #1
 8007a98:	60a3      	str	r3, [r4, #8]
 8007a9a:	6923      	ldr	r3, [r4, #16]
 8007a9c:	3301      	adds	r3, #1
 8007a9e:	6123      	str	r3, [r4, #16]
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	3b01      	subs	r3, #1
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	607b      	str	r3, [r7, #4]
 8007aa8:	f340 8084 	ble.w	8007bb4 <_scanf_float+0x278>
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	3301      	adds	r3, #1
 8007ab0:	603b      	str	r3, [r7, #0]
 8007ab2:	e766      	b.n	8007982 <_scanf_float+0x46>
 8007ab4:	eb1a 0f05 	cmn.w	sl, r5
 8007ab8:	f47f af70 	bne.w	800799c <_scanf_float+0x60>
 8007abc:	6822      	ldr	r2, [r4, #0]
 8007abe:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8007ac2:	6022      	str	r2, [r4, #0]
 8007ac4:	f806 3b01 	strb.w	r3, [r6], #1
 8007ac8:	e7e4      	b.n	8007a94 <_scanf_float+0x158>
 8007aca:	6822      	ldr	r2, [r4, #0]
 8007acc:	0610      	lsls	r0, r2, #24
 8007ace:	f57f af65 	bpl.w	800799c <_scanf_float+0x60>
 8007ad2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007ad6:	e7f4      	b.n	8007ac2 <_scanf_float+0x186>
 8007ad8:	f1ba 0f00 	cmp.w	sl, #0
 8007adc:	d10e      	bne.n	8007afc <_scanf_float+0x1c0>
 8007ade:	f1b9 0f00 	cmp.w	r9, #0
 8007ae2:	d10e      	bne.n	8007b02 <_scanf_float+0x1c6>
 8007ae4:	6822      	ldr	r2, [r4, #0]
 8007ae6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007aea:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007aee:	d108      	bne.n	8007b02 <_scanf_float+0x1c6>
 8007af0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007af4:	6022      	str	r2, [r4, #0]
 8007af6:	f04f 0a01 	mov.w	sl, #1
 8007afa:	e7e3      	b.n	8007ac4 <_scanf_float+0x188>
 8007afc:	f1ba 0f02 	cmp.w	sl, #2
 8007b00:	d055      	beq.n	8007bae <_scanf_float+0x272>
 8007b02:	2d01      	cmp	r5, #1
 8007b04:	d002      	beq.n	8007b0c <_scanf_float+0x1d0>
 8007b06:	2d04      	cmp	r5, #4
 8007b08:	f47f af48 	bne.w	800799c <_scanf_float+0x60>
 8007b0c:	3501      	adds	r5, #1
 8007b0e:	b2ed      	uxtb	r5, r5
 8007b10:	e7d8      	b.n	8007ac4 <_scanf_float+0x188>
 8007b12:	f1ba 0f01 	cmp.w	sl, #1
 8007b16:	f47f af41 	bne.w	800799c <_scanf_float+0x60>
 8007b1a:	f04f 0a02 	mov.w	sl, #2
 8007b1e:	e7d1      	b.n	8007ac4 <_scanf_float+0x188>
 8007b20:	b97d      	cbnz	r5, 8007b42 <_scanf_float+0x206>
 8007b22:	f1b9 0f00 	cmp.w	r9, #0
 8007b26:	f47f af3c 	bne.w	80079a2 <_scanf_float+0x66>
 8007b2a:	6822      	ldr	r2, [r4, #0]
 8007b2c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007b30:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007b34:	f47f af39 	bne.w	80079aa <_scanf_float+0x6e>
 8007b38:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007b3c:	6022      	str	r2, [r4, #0]
 8007b3e:	2501      	movs	r5, #1
 8007b40:	e7c0      	b.n	8007ac4 <_scanf_float+0x188>
 8007b42:	2d03      	cmp	r5, #3
 8007b44:	d0e2      	beq.n	8007b0c <_scanf_float+0x1d0>
 8007b46:	2d05      	cmp	r5, #5
 8007b48:	e7de      	b.n	8007b08 <_scanf_float+0x1cc>
 8007b4a:	2d02      	cmp	r5, #2
 8007b4c:	f47f af26 	bne.w	800799c <_scanf_float+0x60>
 8007b50:	2503      	movs	r5, #3
 8007b52:	e7b7      	b.n	8007ac4 <_scanf_float+0x188>
 8007b54:	2d06      	cmp	r5, #6
 8007b56:	f47f af21 	bne.w	800799c <_scanf_float+0x60>
 8007b5a:	2507      	movs	r5, #7
 8007b5c:	e7b2      	b.n	8007ac4 <_scanf_float+0x188>
 8007b5e:	6822      	ldr	r2, [r4, #0]
 8007b60:	0591      	lsls	r1, r2, #22
 8007b62:	f57f af1b 	bpl.w	800799c <_scanf_float+0x60>
 8007b66:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8007b6a:	6022      	str	r2, [r4, #0]
 8007b6c:	f8cd 9004 	str.w	r9, [sp, #4]
 8007b70:	e7a8      	b.n	8007ac4 <_scanf_float+0x188>
 8007b72:	6822      	ldr	r2, [r4, #0]
 8007b74:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8007b78:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8007b7c:	d006      	beq.n	8007b8c <_scanf_float+0x250>
 8007b7e:	0550      	lsls	r0, r2, #21
 8007b80:	f57f af0c 	bpl.w	800799c <_scanf_float+0x60>
 8007b84:	f1b9 0f00 	cmp.w	r9, #0
 8007b88:	f43f af0f 	beq.w	80079aa <_scanf_float+0x6e>
 8007b8c:	0591      	lsls	r1, r2, #22
 8007b8e:	bf58      	it	pl
 8007b90:	9901      	ldrpl	r1, [sp, #4]
 8007b92:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007b96:	bf58      	it	pl
 8007b98:	eba9 0101 	subpl.w	r1, r9, r1
 8007b9c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8007ba0:	bf58      	it	pl
 8007ba2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007ba6:	6022      	str	r2, [r4, #0]
 8007ba8:	f04f 0900 	mov.w	r9, #0
 8007bac:	e78a      	b.n	8007ac4 <_scanf_float+0x188>
 8007bae:	f04f 0a03 	mov.w	sl, #3
 8007bb2:	e787      	b.n	8007ac4 <_scanf_float+0x188>
 8007bb4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007bb8:	4639      	mov	r1, r7
 8007bba:	4640      	mov	r0, r8
 8007bbc:	4798      	blx	r3
 8007bbe:	2800      	cmp	r0, #0
 8007bc0:	f43f aedf 	beq.w	8007982 <_scanf_float+0x46>
 8007bc4:	e6ea      	b.n	800799c <_scanf_float+0x60>
 8007bc6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007bca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007bce:	463a      	mov	r2, r7
 8007bd0:	4640      	mov	r0, r8
 8007bd2:	4798      	blx	r3
 8007bd4:	6923      	ldr	r3, [r4, #16]
 8007bd6:	3b01      	subs	r3, #1
 8007bd8:	6123      	str	r3, [r4, #16]
 8007bda:	e6ec      	b.n	80079b6 <_scanf_float+0x7a>
 8007bdc:	1e6b      	subs	r3, r5, #1
 8007bde:	2b06      	cmp	r3, #6
 8007be0:	d825      	bhi.n	8007c2e <_scanf_float+0x2f2>
 8007be2:	2d02      	cmp	r5, #2
 8007be4:	d836      	bhi.n	8007c54 <_scanf_float+0x318>
 8007be6:	455e      	cmp	r6, fp
 8007be8:	f67f aee8 	bls.w	80079bc <_scanf_float+0x80>
 8007bec:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007bf0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007bf4:	463a      	mov	r2, r7
 8007bf6:	4640      	mov	r0, r8
 8007bf8:	4798      	blx	r3
 8007bfa:	6923      	ldr	r3, [r4, #16]
 8007bfc:	3b01      	subs	r3, #1
 8007bfe:	6123      	str	r3, [r4, #16]
 8007c00:	e7f1      	b.n	8007be6 <_scanf_float+0x2aa>
 8007c02:	9802      	ldr	r0, [sp, #8]
 8007c04:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007c08:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8007c0c:	9002      	str	r0, [sp, #8]
 8007c0e:	463a      	mov	r2, r7
 8007c10:	4640      	mov	r0, r8
 8007c12:	4798      	blx	r3
 8007c14:	6923      	ldr	r3, [r4, #16]
 8007c16:	3b01      	subs	r3, #1
 8007c18:	6123      	str	r3, [r4, #16]
 8007c1a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007c1e:	fa5f fa8a 	uxtb.w	sl, sl
 8007c22:	f1ba 0f02 	cmp.w	sl, #2
 8007c26:	d1ec      	bne.n	8007c02 <_scanf_float+0x2c6>
 8007c28:	3d03      	subs	r5, #3
 8007c2a:	b2ed      	uxtb	r5, r5
 8007c2c:	1b76      	subs	r6, r6, r5
 8007c2e:	6823      	ldr	r3, [r4, #0]
 8007c30:	05da      	lsls	r2, r3, #23
 8007c32:	d52f      	bpl.n	8007c94 <_scanf_float+0x358>
 8007c34:	055b      	lsls	r3, r3, #21
 8007c36:	d510      	bpl.n	8007c5a <_scanf_float+0x31e>
 8007c38:	455e      	cmp	r6, fp
 8007c3a:	f67f aebf 	bls.w	80079bc <_scanf_float+0x80>
 8007c3e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007c42:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007c46:	463a      	mov	r2, r7
 8007c48:	4640      	mov	r0, r8
 8007c4a:	4798      	blx	r3
 8007c4c:	6923      	ldr	r3, [r4, #16]
 8007c4e:	3b01      	subs	r3, #1
 8007c50:	6123      	str	r3, [r4, #16]
 8007c52:	e7f1      	b.n	8007c38 <_scanf_float+0x2fc>
 8007c54:	46aa      	mov	sl, r5
 8007c56:	9602      	str	r6, [sp, #8]
 8007c58:	e7df      	b.n	8007c1a <_scanf_float+0x2de>
 8007c5a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007c5e:	6923      	ldr	r3, [r4, #16]
 8007c60:	2965      	cmp	r1, #101	; 0x65
 8007c62:	f103 33ff 	add.w	r3, r3, #4294967295
 8007c66:	f106 35ff 	add.w	r5, r6, #4294967295
 8007c6a:	6123      	str	r3, [r4, #16]
 8007c6c:	d00c      	beq.n	8007c88 <_scanf_float+0x34c>
 8007c6e:	2945      	cmp	r1, #69	; 0x45
 8007c70:	d00a      	beq.n	8007c88 <_scanf_float+0x34c>
 8007c72:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007c76:	463a      	mov	r2, r7
 8007c78:	4640      	mov	r0, r8
 8007c7a:	4798      	blx	r3
 8007c7c:	6923      	ldr	r3, [r4, #16]
 8007c7e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007c82:	3b01      	subs	r3, #1
 8007c84:	1eb5      	subs	r5, r6, #2
 8007c86:	6123      	str	r3, [r4, #16]
 8007c88:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007c8c:	463a      	mov	r2, r7
 8007c8e:	4640      	mov	r0, r8
 8007c90:	4798      	blx	r3
 8007c92:	462e      	mov	r6, r5
 8007c94:	6825      	ldr	r5, [r4, #0]
 8007c96:	f015 0510 	ands.w	r5, r5, #16
 8007c9a:	d158      	bne.n	8007d4e <_scanf_float+0x412>
 8007c9c:	7035      	strb	r5, [r6, #0]
 8007c9e:	6823      	ldr	r3, [r4, #0]
 8007ca0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007ca4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ca8:	d11c      	bne.n	8007ce4 <_scanf_float+0x3a8>
 8007caa:	9b01      	ldr	r3, [sp, #4]
 8007cac:	454b      	cmp	r3, r9
 8007cae:	eba3 0209 	sub.w	r2, r3, r9
 8007cb2:	d124      	bne.n	8007cfe <_scanf_float+0x3c2>
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	4659      	mov	r1, fp
 8007cb8:	4640      	mov	r0, r8
 8007cba:	f000 ff0f 	bl	8008adc <_strtod_r>
 8007cbe:	9b03      	ldr	r3, [sp, #12]
 8007cc0:	6821      	ldr	r1, [r4, #0]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	f011 0f02 	tst.w	r1, #2
 8007cc8:	ec57 6b10 	vmov	r6, r7, d0
 8007ccc:	f103 0204 	add.w	r2, r3, #4
 8007cd0:	d020      	beq.n	8007d14 <_scanf_float+0x3d8>
 8007cd2:	9903      	ldr	r1, [sp, #12]
 8007cd4:	600a      	str	r2, [r1, #0]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	e9c3 6700 	strd	r6, r7, [r3]
 8007cdc:	68e3      	ldr	r3, [r4, #12]
 8007cde:	3301      	adds	r3, #1
 8007ce0:	60e3      	str	r3, [r4, #12]
 8007ce2:	e66c      	b.n	80079be <_scanf_float+0x82>
 8007ce4:	9b04      	ldr	r3, [sp, #16]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d0e4      	beq.n	8007cb4 <_scanf_float+0x378>
 8007cea:	9905      	ldr	r1, [sp, #20]
 8007cec:	230a      	movs	r3, #10
 8007cee:	462a      	mov	r2, r5
 8007cf0:	3101      	adds	r1, #1
 8007cf2:	4640      	mov	r0, r8
 8007cf4:	f000 ff7c 	bl	8008bf0 <_strtol_r>
 8007cf8:	9b04      	ldr	r3, [sp, #16]
 8007cfa:	9e05      	ldr	r6, [sp, #20]
 8007cfc:	1ac2      	subs	r2, r0, r3
 8007cfe:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8007d02:	429e      	cmp	r6, r3
 8007d04:	bf28      	it	cs
 8007d06:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8007d0a:	4912      	ldr	r1, [pc, #72]	; (8007d54 <_scanf_float+0x418>)
 8007d0c:	4630      	mov	r0, r6
 8007d0e:	f000 f82b 	bl	8007d68 <siprintf>
 8007d12:	e7cf      	b.n	8007cb4 <_scanf_float+0x378>
 8007d14:	f011 0f04 	tst.w	r1, #4
 8007d18:	9903      	ldr	r1, [sp, #12]
 8007d1a:	600a      	str	r2, [r1, #0]
 8007d1c:	d1db      	bne.n	8007cd6 <_scanf_float+0x39a>
 8007d1e:	f8d3 8000 	ldr.w	r8, [r3]
 8007d22:	ee10 2a10 	vmov	r2, s0
 8007d26:	ee10 0a10 	vmov	r0, s0
 8007d2a:	463b      	mov	r3, r7
 8007d2c:	4639      	mov	r1, r7
 8007d2e:	f7f8 ff1d 	bl	8000b6c <__aeabi_dcmpun>
 8007d32:	b128      	cbz	r0, 8007d40 <_scanf_float+0x404>
 8007d34:	4808      	ldr	r0, [pc, #32]	; (8007d58 <_scanf_float+0x41c>)
 8007d36:	f000 f811 	bl	8007d5c <nanf>
 8007d3a:	ed88 0a00 	vstr	s0, [r8]
 8007d3e:	e7cd      	b.n	8007cdc <_scanf_float+0x3a0>
 8007d40:	4630      	mov	r0, r6
 8007d42:	4639      	mov	r1, r7
 8007d44:	f7f8 ff70 	bl	8000c28 <__aeabi_d2f>
 8007d48:	f8c8 0000 	str.w	r0, [r8]
 8007d4c:	e7c6      	b.n	8007cdc <_scanf_float+0x3a0>
 8007d4e:	2500      	movs	r5, #0
 8007d50:	e635      	b.n	80079be <_scanf_float+0x82>
 8007d52:	bf00      	nop
 8007d54:	0800c1a6 	.word	0x0800c1a6
 8007d58:	0800c5db 	.word	0x0800c5db

08007d5c <nanf>:
 8007d5c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007d64 <nanf+0x8>
 8007d60:	4770      	bx	lr
 8007d62:	bf00      	nop
 8007d64:	7fc00000 	.word	0x7fc00000

08007d68 <siprintf>:
 8007d68:	b40e      	push	{r1, r2, r3}
 8007d6a:	b500      	push	{lr}
 8007d6c:	b09c      	sub	sp, #112	; 0x70
 8007d6e:	ab1d      	add	r3, sp, #116	; 0x74
 8007d70:	9002      	str	r0, [sp, #8]
 8007d72:	9006      	str	r0, [sp, #24]
 8007d74:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007d78:	4809      	ldr	r0, [pc, #36]	; (8007da0 <siprintf+0x38>)
 8007d7a:	9107      	str	r1, [sp, #28]
 8007d7c:	9104      	str	r1, [sp, #16]
 8007d7e:	4909      	ldr	r1, [pc, #36]	; (8007da4 <siprintf+0x3c>)
 8007d80:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d84:	9105      	str	r1, [sp, #20]
 8007d86:	6800      	ldr	r0, [r0, #0]
 8007d88:	9301      	str	r3, [sp, #4]
 8007d8a:	a902      	add	r1, sp, #8
 8007d8c:	f002 ff4a 	bl	800ac24 <_svfiprintf_r>
 8007d90:	9b02      	ldr	r3, [sp, #8]
 8007d92:	2200      	movs	r2, #0
 8007d94:	701a      	strb	r2, [r3, #0]
 8007d96:	b01c      	add	sp, #112	; 0x70
 8007d98:	f85d eb04 	ldr.w	lr, [sp], #4
 8007d9c:	b003      	add	sp, #12
 8007d9e:	4770      	bx	lr
 8007da0:	20000020 	.word	0x20000020
 8007da4:	ffff0208 	.word	0xffff0208

08007da8 <siscanf>:
 8007da8:	b40e      	push	{r1, r2, r3}
 8007daa:	b510      	push	{r4, lr}
 8007dac:	b09f      	sub	sp, #124	; 0x7c
 8007dae:	ac21      	add	r4, sp, #132	; 0x84
 8007db0:	f44f 7101 	mov.w	r1, #516	; 0x204
 8007db4:	f854 2b04 	ldr.w	r2, [r4], #4
 8007db8:	9201      	str	r2, [sp, #4]
 8007dba:	f8ad 101c 	strh.w	r1, [sp, #28]
 8007dbe:	9004      	str	r0, [sp, #16]
 8007dc0:	9008      	str	r0, [sp, #32]
 8007dc2:	f7f8 fa25 	bl	8000210 <strlen>
 8007dc6:	4b0c      	ldr	r3, [pc, #48]	; (8007df8 <siscanf+0x50>)
 8007dc8:	9005      	str	r0, [sp, #20]
 8007dca:	9009      	str	r0, [sp, #36]	; 0x24
 8007dcc:	930d      	str	r3, [sp, #52]	; 0x34
 8007dce:	480b      	ldr	r0, [pc, #44]	; (8007dfc <siscanf+0x54>)
 8007dd0:	9a01      	ldr	r2, [sp, #4]
 8007dd2:	6800      	ldr	r0, [r0, #0]
 8007dd4:	9403      	str	r4, [sp, #12]
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	9311      	str	r3, [sp, #68]	; 0x44
 8007dda:	9316      	str	r3, [sp, #88]	; 0x58
 8007ddc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007de0:	f8ad 301e 	strh.w	r3, [sp, #30]
 8007de4:	a904      	add	r1, sp, #16
 8007de6:	4623      	mov	r3, r4
 8007de8:	f003 f876 	bl	800aed8 <__ssvfiscanf_r>
 8007dec:	b01f      	add	sp, #124	; 0x7c
 8007dee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007df2:	b003      	add	sp, #12
 8007df4:	4770      	bx	lr
 8007df6:	bf00      	nop
 8007df8:	08007e23 	.word	0x08007e23
 8007dfc:	20000020 	.word	0x20000020

08007e00 <__sread>:
 8007e00:	b510      	push	{r4, lr}
 8007e02:	460c      	mov	r4, r1
 8007e04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e08:	f003 fb2a 	bl	800b460 <_read_r>
 8007e0c:	2800      	cmp	r0, #0
 8007e0e:	bfab      	itete	ge
 8007e10:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007e12:	89a3      	ldrhlt	r3, [r4, #12]
 8007e14:	181b      	addge	r3, r3, r0
 8007e16:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007e1a:	bfac      	ite	ge
 8007e1c:	6563      	strge	r3, [r4, #84]	; 0x54
 8007e1e:	81a3      	strhlt	r3, [r4, #12]
 8007e20:	bd10      	pop	{r4, pc}

08007e22 <__seofread>:
 8007e22:	2000      	movs	r0, #0
 8007e24:	4770      	bx	lr

08007e26 <__swrite>:
 8007e26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e2a:	461f      	mov	r7, r3
 8007e2c:	898b      	ldrh	r3, [r1, #12]
 8007e2e:	05db      	lsls	r3, r3, #23
 8007e30:	4605      	mov	r5, r0
 8007e32:	460c      	mov	r4, r1
 8007e34:	4616      	mov	r6, r2
 8007e36:	d505      	bpl.n	8007e44 <__swrite+0x1e>
 8007e38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e3c:	2302      	movs	r3, #2
 8007e3e:	2200      	movs	r2, #0
 8007e40:	f002 f8e6 	bl	800a010 <_lseek_r>
 8007e44:	89a3      	ldrh	r3, [r4, #12]
 8007e46:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e4a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007e4e:	81a3      	strh	r3, [r4, #12]
 8007e50:	4632      	mov	r2, r6
 8007e52:	463b      	mov	r3, r7
 8007e54:	4628      	mov	r0, r5
 8007e56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e5a:	f000 becb 	b.w	8008bf4 <_write_r>

08007e5e <__sseek>:
 8007e5e:	b510      	push	{r4, lr}
 8007e60:	460c      	mov	r4, r1
 8007e62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e66:	f002 f8d3 	bl	800a010 <_lseek_r>
 8007e6a:	1c43      	adds	r3, r0, #1
 8007e6c:	89a3      	ldrh	r3, [r4, #12]
 8007e6e:	bf15      	itete	ne
 8007e70:	6560      	strne	r0, [r4, #84]	; 0x54
 8007e72:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007e76:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007e7a:	81a3      	strheq	r3, [r4, #12]
 8007e7c:	bf18      	it	ne
 8007e7e:	81a3      	strhne	r3, [r4, #12]
 8007e80:	bd10      	pop	{r4, pc}

08007e82 <__sclose>:
 8007e82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e86:	f000 bec7 	b.w	8008c18 <_close_r>

08007e8a <sulp>:
 8007e8a:	b570      	push	{r4, r5, r6, lr}
 8007e8c:	4604      	mov	r4, r0
 8007e8e:	460d      	mov	r5, r1
 8007e90:	ec45 4b10 	vmov	d0, r4, r5
 8007e94:	4616      	mov	r6, r2
 8007e96:	f002 fc61 	bl	800a75c <__ulp>
 8007e9a:	ec51 0b10 	vmov	r0, r1, d0
 8007e9e:	b17e      	cbz	r6, 8007ec0 <sulp+0x36>
 8007ea0:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007ea4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	dd09      	ble.n	8007ec0 <sulp+0x36>
 8007eac:	051b      	lsls	r3, r3, #20
 8007eae:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007eb2:	2400      	movs	r4, #0
 8007eb4:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007eb8:	4622      	mov	r2, r4
 8007eba:	462b      	mov	r3, r5
 8007ebc:	f7f8 fbbc 	bl	8000638 <__aeabi_dmul>
 8007ec0:	bd70      	pop	{r4, r5, r6, pc}
 8007ec2:	0000      	movs	r0, r0
 8007ec4:	0000      	movs	r0, r0
	...

08007ec8 <_strtod_l>:
 8007ec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ecc:	b0a3      	sub	sp, #140	; 0x8c
 8007ece:	461f      	mov	r7, r3
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	931e      	str	r3, [sp, #120]	; 0x78
 8007ed4:	4ba4      	ldr	r3, [pc, #656]	; (8008168 <_strtod_l+0x2a0>)
 8007ed6:	9219      	str	r2, [sp, #100]	; 0x64
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	9307      	str	r3, [sp, #28]
 8007edc:	4604      	mov	r4, r0
 8007ede:	4618      	mov	r0, r3
 8007ee0:	4688      	mov	r8, r1
 8007ee2:	f7f8 f995 	bl	8000210 <strlen>
 8007ee6:	f04f 0a00 	mov.w	sl, #0
 8007eea:	4605      	mov	r5, r0
 8007eec:	f04f 0b00 	mov.w	fp, #0
 8007ef0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8007ef4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007ef6:	781a      	ldrb	r2, [r3, #0]
 8007ef8:	2a2b      	cmp	r2, #43	; 0x2b
 8007efa:	d04c      	beq.n	8007f96 <_strtod_l+0xce>
 8007efc:	d839      	bhi.n	8007f72 <_strtod_l+0xaa>
 8007efe:	2a0d      	cmp	r2, #13
 8007f00:	d832      	bhi.n	8007f68 <_strtod_l+0xa0>
 8007f02:	2a08      	cmp	r2, #8
 8007f04:	d832      	bhi.n	8007f6c <_strtod_l+0xa4>
 8007f06:	2a00      	cmp	r2, #0
 8007f08:	d03c      	beq.n	8007f84 <_strtod_l+0xbc>
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	930e      	str	r3, [sp, #56]	; 0x38
 8007f0e:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8007f10:	7833      	ldrb	r3, [r6, #0]
 8007f12:	2b30      	cmp	r3, #48	; 0x30
 8007f14:	f040 80b4 	bne.w	8008080 <_strtod_l+0x1b8>
 8007f18:	7873      	ldrb	r3, [r6, #1]
 8007f1a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007f1e:	2b58      	cmp	r3, #88	; 0x58
 8007f20:	d16c      	bne.n	8007ffc <_strtod_l+0x134>
 8007f22:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007f24:	9301      	str	r3, [sp, #4]
 8007f26:	ab1e      	add	r3, sp, #120	; 0x78
 8007f28:	9702      	str	r7, [sp, #8]
 8007f2a:	9300      	str	r3, [sp, #0]
 8007f2c:	4a8f      	ldr	r2, [pc, #572]	; (800816c <_strtod_l+0x2a4>)
 8007f2e:	ab1f      	add	r3, sp, #124	; 0x7c
 8007f30:	a91d      	add	r1, sp, #116	; 0x74
 8007f32:	4620      	mov	r0, r4
 8007f34:	f001 fd60 	bl	80099f8 <__gethex>
 8007f38:	f010 0707 	ands.w	r7, r0, #7
 8007f3c:	4605      	mov	r5, r0
 8007f3e:	d005      	beq.n	8007f4c <_strtod_l+0x84>
 8007f40:	2f06      	cmp	r7, #6
 8007f42:	d12a      	bne.n	8007f9a <_strtod_l+0xd2>
 8007f44:	3601      	adds	r6, #1
 8007f46:	2300      	movs	r3, #0
 8007f48:	961d      	str	r6, [sp, #116]	; 0x74
 8007f4a:	930e      	str	r3, [sp, #56]	; 0x38
 8007f4c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	f040 8596 	bne.w	8008a80 <_strtod_l+0xbb8>
 8007f54:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007f56:	b1db      	cbz	r3, 8007f90 <_strtod_l+0xc8>
 8007f58:	4652      	mov	r2, sl
 8007f5a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007f5e:	ec43 2b10 	vmov	d0, r2, r3
 8007f62:	b023      	add	sp, #140	; 0x8c
 8007f64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f68:	2a20      	cmp	r2, #32
 8007f6a:	d1ce      	bne.n	8007f0a <_strtod_l+0x42>
 8007f6c:	3301      	adds	r3, #1
 8007f6e:	931d      	str	r3, [sp, #116]	; 0x74
 8007f70:	e7c0      	b.n	8007ef4 <_strtod_l+0x2c>
 8007f72:	2a2d      	cmp	r2, #45	; 0x2d
 8007f74:	d1c9      	bne.n	8007f0a <_strtod_l+0x42>
 8007f76:	2201      	movs	r2, #1
 8007f78:	920e      	str	r2, [sp, #56]	; 0x38
 8007f7a:	1c5a      	adds	r2, r3, #1
 8007f7c:	921d      	str	r2, [sp, #116]	; 0x74
 8007f7e:	785b      	ldrb	r3, [r3, #1]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d1c4      	bne.n	8007f0e <_strtod_l+0x46>
 8007f84:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007f86:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	f040 8576 	bne.w	8008a7c <_strtod_l+0xbb4>
 8007f90:	4652      	mov	r2, sl
 8007f92:	465b      	mov	r3, fp
 8007f94:	e7e3      	b.n	8007f5e <_strtod_l+0x96>
 8007f96:	2200      	movs	r2, #0
 8007f98:	e7ee      	b.n	8007f78 <_strtod_l+0xb0>
 8007f9a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007f9c:	b13a      	cbz	r2, 8007fae <_strtod_l+0xe6>
 8007f9e:	2135      	movs	r1, #53	; 0x35
 8007fa0:	a820      	add	r0, sp, #128	; 0x80
 8007fa2:	f002 fce6 	bl	800a972 <__copybits>
 8007fa6:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007fa8:	4620      	mov	r0, r4
 8007faa:	f002 f8ab 	bl	800a104 <_Bfree>
 8007fae:	3f01      	subs	r7, #1
 8007fb0:	2f05      	cmp	r7, #5
 8007fb2:	d807      	bhi.n	8007fc4 <_strtod_l+0xfc>
 8007fb4:	e8df f007 	tbb	[pc, r7]
 8007fb8:	1d180b0e 	.word	0x1d180b0e
 8007fbc:	030e      	.short	0x030e
 8007fbe:	f04f 0b00 	mov.w	fp, #0
 8007fc2:	46da      	mov	sl, fp
 8007fc4:	0728      	lsls	r0, r5, #28
 8007fc6:	d5c1      	bpl.n	8007f4c <_strtod_l+0x84>
 8007fc8:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8007fcc:	e7be      	b.n	8007f4c <_strtod_l+0x84>
 8007fce:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 8007fd2:	e7f7      	b.n	8007fc4 <_strtod_l+0xfc>
 8007fd4:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8007fd8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8007fda:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007fde:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007fe2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007fe6:	e7ed      	b.n	8007fc4 <_strtod_l+0xfc>
 8007fe8:	f8df b184 	ldr.w	fp, [pc, #388]	; 8008170 <_strtod_l+0x2a8>
 8007fec:	f04f 0a00 	mov.w	sl, #0
 8007ff0:	e7e8      	b.n	8007fc4 <_strtod_l+0xfc>
 8007ff2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8007ff6:	f04f 3aff 	mov.w	sl, #4294967295
 8007ffa:	e7e3      	b.n	8007fc4 <_strtod_l+0xfc>
 8007ffc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007ffe:	1c5a      	adds	r2, r3, #1
 8008000:	921d      	str	r2, [sp, #116]	; 0x74
 8008002:	785b      	ldrb	r3, [r3, #1]
 8008004:	2b30      	cmp	r3, #48	; 0x30
 8008006:	d0f9      	beq.n	8007ffc <_strtod_l+0x134>
 8008008:	2b00      	cmp	r3, #0
 800800a:	d09f      	beq.n	8007f4c <_strtod_l+0x84>
 800800c:	2301      	movs	r3, #1
 800800e:	f04f 0900 	mov.w	r9, #0
 8008012:	9304      	str	r3, [sp, #16]
 8008014:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008016:	930a      	str	r3, [sp, #40]	; 0x28
 8008018:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800801c:	464f      	mov	r7, r9
 800801e:	220a      	movs	r2, #10
 8008020:	981d      	ldr	r0, [sp, #116]	; 0x74
 8008022:	7806      	ldrb	r6, [r0, #0]
 8008024:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8008028:	b2d9      	uxtb	r1, r3
 800802a:	2909      	cmp	r1, #9
 800802c:	d92a      	bls.n	8008084 <_strtod_l+0x1bc>
 800802e:	9907      	ldr	r1, [sp, #28]
 8008030:	462a      	mov	r2, r5
 8008032:	f003 fa7b 	bl	800b52c <strncmp>
 8008036:	b398      	cbz	r0, 80080a0 <_strtod_l+0x1d8>
 8008038:	2000      	movs	r0, #0
 800803a:	4633      	mov	r3, r6
 800803c:	463d      	mov	r5, r7
 800803e:	9007      	str	r0, [sp, #28]
 8008040:	4602      	mov	r2, r0
 8008042:	2b65      	cmp	r3, #101	; 0x65
 8008044:	d001      	beq.n	800804a <_strtod_l+0x182>
 8008046:	2b45      	cmp	r3, #69	; 0x45
 8008048:	d118      	bne.n	800807c <_strtod_l+0x1b4>
 800804a:	b91d      	cbnz	r5, 8008054 <_strtod_l+0x18c>
 800804c:	9b04      	ldr	r3, [sp, #16]
 800804e:	4303      	orrs	r3, r0
 8008050:	d098      	beq.n	8007f84 <_strtod_l+0xbc>
 8008052:	2500      	movs	r5, #0
 8008054:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8008058:	f108 0301 	add.w	r3, r8, #1
 800805c:	931d      	str	r3, [sp, #116]	; 0x74
 800805e:	f898 3001 	ldrb.w	r3, [r8, #1]
 8008062:	2b2b      	cmp	r3, #43	; 0x2b
 8008064:	d075      	beq.n	8008152 <_strtod_l+0x28a>
 8008066:	2b2d      	cmp	r3, #45	; 0x2d
 8008068:	d07b      	beq.n	8008162 <_strtod_l+0x29a>
 800806a:	f04f 0c00 	mov.w	ip, #0
 800806e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8008072:	2909      	cmp	r1, #9
 8008074:	f240 8082 	bls.w	800817c <_strtod_l+0x2b4>
 8008078:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800807c:	2600      	movs	r6, #0
 800807e:	e09d      	b.n	80081bc <_strtod_l+0x2f4>
 8008080:	2300      	movs	r3, #0
 8008082:	e7c4      	b.n	800800e <_strtod_l+0x146>
 8008084:	2f08      	cmp	r7, #8
 8008086:	bfd8      	it	le
 8008088:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800808a:	f100 0001 	add.w	r0, r0, #1
 800808e:	bfda      	itte	le
 8008090:	fb02 3301 	mlale	r3, r2, r1, r3
 8008094:	9309      	strle	r3, [sp, #36]	; 0x24
 8008096:	fb02 3909 	mlagt	r9, r2, r9, r3
 800809a:	3701      	adds	r7, #1
 800809c:	901d      	str	r0, [sp, #116]	; 0x74
 800809e:	e7bf      	b.n	8008020 <_strtod_l+0x158>
 80080a0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80080a2:	195a      	adds	r2, r3, r5
 80080a4:	921d      	str	r2, [sp, #116]	; 0x74
 80080a6:	5d5b      	ldrb	r3, [r3, r5]
 80080a8:	2f00      	cmp	r7, #0
 80080aa:	d037      	beq.n	800811c <_strtod_l+0x254>
 80080ac:	9007      	str	r0, [sp, #28]
 80080ae:	463d      	mov	r5, r7
 80080b0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80080b4:	2a09      	cmp	r2, #9
 80080b6:	d912      	bls.n	80080de <_strtod_l+0x216>
 80080b8:	2201      	movs	r2, #1
 80080ba:	e7c2      	b.n	8008042 <_strtod_l+0x17a>
 80080bc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80080be:	1c5a      	adds	r2, r3, #1
 80080c0:	921d      	str	r2, [sp, #116]	; 0x74
 80080c2:	785b      	ldrb	r3, [r3, #1]
 80080c4:	3001      	adds	r0, #1
 80080c6:	2b30      	cmp	r3, #48	; 0x30
 80080c8:	d0f8      	beq.n	80080bc <_strtod_l+0x1f4>
 80080ca:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80080ce:	2a08      	cmp	r2, #8
 80080d0:	f200 84db 	bhi.w	8008a8a <_strtod_l+0xbc2>
 80080d4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80080d6:	9007      	str	r0, [sp, #28]
 80080d8:	2000      	movs	r0, #0
 80080da:	920a      	str	r2, [sp, #40]	; 0x28
 80080dc:	4605      	mov	r5, r0
 80080de:	3b30      	subs	r3, #48	; 0x30
 80080e0:	f100 0201 	add.w	r2, r0, #1
 80080e4:	d014      	beq.n	8008110 <_strtod_l+0x248>
 80080e6:	9907      	ldr	r1, [sp, #28]
 80080e8:	4411      	add	r1, r2
 80080ea:	9107      	str	r1, [sp, #28]
 80080ec:	462a      	mov	r2, r5
 80080ee:	eb00 0e05 	add.w	lr, r0, r5
 80080f2:	210a      	movs	r1, #10
 80080f4:	4572      	cmp	r2, lr
 80080f6:	d113      	bne.n	8008120 <_strtod_l+0x258>
 80080f8:	182a      	adds	r2, r5, r0
 80080fa:	2a08      	cmp	r2, #8
 80080fc:	f105 0501 	add.w	r5, r5, #1
 8008100:	4405      	add	r5, r0
 8008102:	dc1c      	bgt.n	800813e <_strtod_l+0x276>
 8008104:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008106:	220a      	movs	r2, #10
 8008108:	fb02 3301 	mla	r3, r2, r1, r3
 800810c:	9309      	str	r3, [sp, #36]	; 0x24
 800810e:	2200      	movs	r2, #0
 8008110:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008112:	1c59      	adds	r1, r3, #1
 8008114:	911d      	str	r1, [sp, #116]	; 0x74
 8008116:	785b      	ldrb	r3, [r3, #1]
 8008118:	4610      	mov	r0, r2
 800811a:	e7c9      	b.n	80080b0 <_strtod_l+0x1e8>
 800811c:	4638      	mov	r0, r7
 800811e:	e7d2      	b.n	80080c6 <_strtod_l+0x1fe>
 8008120:	2a08      	cmp	r2, #8
 8008122:	dc04      	bgt.n	800812e <_strtod_l+0x266>
 8008124:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8008126:	434e      	muls	r6, r1
 8008128:	9609      	str	r6, [sp, #36]	; 0x24
 800812a:	3201      	adds	r2, #1
 800812c:	e7e2      	b.n	80080f4 <_strtod_l+0x22c>
 800812e:	f102 0c01 	add.w	ip, r2, #1
 8008132:	f1bc 0f10 	cmp.w	ip, #16
 8008136:	bfd8      	it	le
 8008138:	fb01 f909 	mulle.w	r9, r1, r9
 800813c:	e7f5      	b.n	800812a <_strtod_l+0x262>
 800813e:	2d10      	cmp	r5, #16
 8008140:	bfdc      	itt	le
 8008142:	220a      	movle	r2, #10
 8008144:	fb02 3909 	mlale	r9, r2, r9, r3
 8008148:	e7e1      	b.n	800810e <_strtod_l+0x246>
 800814a:	2300      	movs	r3, #0
 800814c:	9307      	str	r3, [sp, #28]
 800814e:	2201      	movs	r2, #1
 8008150:	e77c      	b.n	800804c <_strtod_l+0x184>
 8008152:	f04f 0c00 	mov.w	ip, #0
 8008156:	f108 0302 	add.w	r3, r8, #2
 800815a:	931d      	str	r3, [sp, #116]	; 0x74
 800815c:	f898 3002 	ldrb.w	r3, [r8, #2]
 8008160:	e785      	b.n	800806e <_strtod_l+0x1a6>
 8008162:	f04f 0c01 	mov.w	ip, #1
 8008166:	e7f6      	b.n	8008156 <_strtod_l+0x28e>
 8008168:	0800c400 	.word	0x0800c400
 800816c:	0800c1ac 	.word	0x0800c1ac
 8008170:	7ff00000 	.word	0x7ff00000
 8008174:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008176:	1c59      	adds	r1, r3, #1
 8008178:	911d      	str	r1, [sp, #116]	; 0x74
 800817a:	785b      	ldrb	r3, [r3, #1]
 800817c:	2b30      	cmp	r3, #48	; 0x30
 800817e:	d0f9      	beq.n	8008174 <_strtod_l+0x2ac>
 8008180:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8008184:	2908      	cmp	r1, #8
 8008186:	f63f af79 	bhi.w	800807c <_strtod_l+0x1b4>
 800818a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800818e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008190:	9308      	str	r3, [sp, #32]
 8008192:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008194:	1c59      	adds	r1, r3, #1
 8008196:	911d      	str	r1, [sp, #116]	; 0x74
 8008198:	785b      	ldrb	r3, [r3, #1]
 800819a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800819e:	2e09      	cmp	r6, #9
 80081a0:	d937      	bls.n	8008212 <_strtod_l+0x34a>
 80081a2:	9e08      	ldr	r6, [sp, #32]
 80081a4:	1b89      	subs	r1, r1, r6
 80081a6:	2908      	cmp	r1, #8
 80081a8:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80081ac:	dc02      	bgt.n	80081b4 <_strtod_l+0x2ec>
 80081ae:	4576      	cmp	r6, lr
 80081b0:	bfa8      	it	ge
 80081b2:	4676      	movge	r6, lr
 80081b4:	f1bc 0f00 	cmp.w	ip, #0
 80081b8:	d000      	beq.n	80081bc <_strtod_l+0x2f4>
 80081ba:	4276      	negs	r6, r6
 80081bc:	2d00      	cmp	r5, #0
 80081be:	d14f      	bne.n	8008260 <_strtod_l+0x398>
 80081c0:	9904      	ldr	r1, [sp, #16]
 80081c2:	4301      	orrs	r1, r0
 80081c4:	f47f aec2 	bne.w	8007f4c <_strtod_l+0x84>
 80081c8:	2a00      	cmp	r2, #0
 80081ca:	f47f aedb 	bne.w	8007f84 <_strtod_l+0xbc>
 80081ce:	2b69      	cmp	r3, #105	; 0x69
 80081d0:	d027      	beq.n	8008222 <_strtod_l+0x35a>
 80081d2:	dc24      	bgt.n	800821e <_strtod_l+0x356>
 80081d4:	2b49      	cmp	r3, #73	; 0x49
 80081d6:	d024      	beq.n	8008222 <_strtod_l+0x35a>
 80081d8:	2b4e      	cmp	r3, #78	; 0x4e
 80081da:	f47f aed3 	bne.w	8007f84 <_strtod_l+0xbc>
 80081de:	499e      	ldr	r1, [pc, #632]	; (8008458 <_strtod_l+0x590>)
 80081e0:	a81d      	add	r0, sp, #116	; 0x74
 80081e2:	f001 fe61 	bl	8009ea8 <__match>
 80081e6:	2800      	cmp	r0, #0
 80081e8:	f43f aecc 	beq.w	8007f84 <_strtod_l+0xbc>
 80081ec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80081ee:	781b      	ldrb	r3, [r3, #0]
 80081f0:	2b28      	cmp	r3, #40	; 0x28
 80081f2:	d12d      	bne.n	8008250 <_strtod_l+0x388>
 80081f4:	4999      	ldr	r1, [pc, #612]	; (800845c <_strtod_l+0x594>)
 80081f6:	aa20      	add	r2, sp, #128	; 0x80
 80081f8:	a81d      	add	r0, sp, #116	; 0x74
 80081fa:	f001 fe69 	bl	8009ed0 <__hexnan>
 80081fe:	2805      	cmp	r0, #5
 8008200:	d126      	bne.n	8008250 <_strtod_l+0x388>
 8008202:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008204:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8008208:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800820c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8008210:	e69c      	b.n	8007f4c <_strtod_l+0x84>
 8008212:	210a      	movs	r1, #10
 8008214:	fb01 3e0e 	mla	lr, r1, lr, r3
 8008218:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800821c:	e7b9      	b.n	8008192 <_strtod_l+0x2ca>
 800821e:	2b6e      	cmp	r3, #110	; 0x6e
 8008220:	e7db      	b.n	80081da <_strtod_l+0x312>
 8008222:	498f      	ldr	r1, [pc, #572]	; (8008460 <_strtod_l+0x598>)
 8008224:	a81d      	add	r0, sp, #116	; 0x74
 8008226:	f001 fe3f 	bl	8009ea8 <__match>
 800822a:	2800      	cmp	r0, #0
 800822c:	f43f aeaa 	beq.w	8007f84 <_strtod_l+0xbc>
 8008230:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008232:	498c      	ldr	r1, [pc, #560]	; (8008464 <_strtod_l+0x59c>)
 8008234:	3b01      	subs	r3, #1
 8008236:	a81d      	add	r0, sp, #116	; 0x74
 8008238:	931d      	str	r3, [sp, #116]	; 0x74
 800823a:	f001 fe35 	bl	8009ea8 <__match>
 800823e:	b910      	cbnz	r0, 8008246 <_strtod_l+0x37e>
 8008240:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008242:	3301      	adds	r3, #1
 8008244:	931d      	str	r3, [sp, #116]	; 0x74
 8008246:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8008474 <_strtod_l+0x5ac>
 800824a:	f04f 0a00 	mov.w	sl, #0
 800824e:	e67d      	b.n	8007f4c <_strtod_l+0x84>
 8008250:	4885      	ldr	r0, [pc, #532]	; (8008468 <_strtod_l+0x5a0>)
 8008252:	f003 f919 	bl	800b488 <nan>
 8008256:	ed8d 0b04 	vstr	d0, [sp, #16]
 800825a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800825e:	e675      	b.n	8007f4c <_strtod_l+0x84>
 8008260:	9b07      	ldr	r3, [sp, #28]
 8008262:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008264:	1af3      	subs	r3, r6, r3
 8008266:	2f00      	cmp	r7, #0
 8008268:	bf08      	it	eq
 800826a:	462f      	moveq	r7, r5
 800826c:	2d10      	cmp	r5, #16
 800826e:	9308      	str	r3, [sp, #32]
 8008270:	46a8      	mov	r8, r5
 8008272:	bfa8      	it	ge
 8008274:	f04f 0810 	movge.w	r8, #16
 8008278:	f7f8 f964 	bl	8000544 <__aeabi_ui2d>
 800827c:	2d09      	cmp	r5, #9
 800827e:	4682      	mov	sl, r0
 8008280:	468b      	mov	fp, r1
 8008282:	dd13      	ble.n	80082ac <_strtod_l+0x3e4>
 8008284:	4b79      	ldr	r3, [pc, #484]	; (800846c <_strtod_l+0x5a4>)
 8008286:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800828a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800828e:	f7f8 f9d3 	bl	8000638 <__aeabi_dmul>
 8008292:	4682      	mov	sl, r0
 8008294:	4648      	mov	r0, r9
 8008296:	468b      	mov	fp, r1
 8008298:	f7f8 f954 	bl	8000544 <__aeabi_ui2d>
 800829c:	4602      	mov	r2, r0
 800829e:	460b      	mov	r3, r1
 80082a0:	4650      	mov	r0, sl
 80082a2:	4659      	mov	r1, fp
 80082a4:	f7f8 f812 	bl	80002cc <__adddf3>
 80082a8:	4682      	mov	sl, r0
 80082aa:	468b      	mov	fp, r1
 80082ac:	2d0f      	cmp	r5, #15
 80082ae:	dc38      	bgt.n	8008322 <_strtod_l+0x45a>
 80082b0:	9b08      	ldr	r3, [sp, #32]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	f43f ae4a 	beq.w	8007f4c <_strtod_l+0x84>
 80082b8:	dd24      	ble.n	8008304 <_strtod_l+0x43c>
 80082ba:	2b16      	cmp	r3, #22
 80082bc:	dc0b      	bgt.n	80082d6 <_strtod_l+0x40e>
 80082be:	4d6b      	ldr	r5, [pc, #428]	; (800846c <_strtod_l+0x5a4>)
 80082c0:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 80082c4:	e9d5 0100 	ldrd	r0, r1, [r5]
 80082c8:	4652      	mov	r2, sl
 80082ca:	465b      	mov	r3, fp
 80082cc:	f7f8 f9b4 	bl	8000638 <__aeabi_dmul>
 80082d0:	4682      	mov	sl, r0
 80082d2:	468b      	mov	fp, r1
 80082d4:	e63a      	b.n	8007f4c <_strtod_l+0x84>
 80082d6:	9a08      	ldr	r2, [sp, #32]
 80082d8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80082dc:	4293      	cmp	r3, r2
 80082de:	db20      	blt.n	8008322 <_strtod_l+0x45a>
 80082e0:	4c62      	ldr	r4, [pc, #392]	; (800846c <_strtod_l+0x5a4>)
 80082e2:	f1c5 050f 	rsb	r5, r5, #15
 80082e6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80082ea:	4652      	mov	r2, sl
 80082ec:	465b      	mov	r3, fp
 80082ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80082f2:	f7f8 f9a1 	bl	8000638 <__aeabi_dmul>
 80082f6:	9b08      	ldr	r3, [sp, #32]
 80082f8:	1b5d      	subs	r5, r3, r5
 80082fa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80082fe:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008302:	e7e3      	b.n	80082cc <_strtod_l+0x404>
 8008304:	9b08      	ldr	r3, [sp, #32]
 8008306:	3316      	adds	r3, #22
 8008308:	db0b      	blt.n	8008322 <_strtod_l+0x45a>
 800830a:	9b07      	ldr	r3, [sp, #28]
 800830c:	4a57      	ldr	r2, [pc, #348]	; (800846c <_strtod_l+0x5a4>)
 800830e:	1b9e      	subs	r6, r3, r6
 8008310:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8008314:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008318:	4650      	mov	r0, sl
 800831a:	4659      	mov	r1, fp
 800831c:	f7f8 fab6 	bl	800088c <__aeabi_ddiv>
 8008320:	e7d6      	b.n	80082d0 <_strtod_l+0x408>
 8008322:	9b08      	ldr	r3, [sp, #32]
 8008324:	eba5 0808 	sub.w	r8, r5, r8
 8008328:	4498      	add	r8, r3
 800832a:	f1b8 0f00 	cmp.w	r8, #0
 800832e:	dd71      	ble.n	8008414 <_strtod_l+0x54c>
 8008330:	f018 030f 	ands.w	r3, r8, #15
 8008334:	d00a      	beq.n	800834c <_strtod_l+0x484>
 8008336:	494d      	ldr	r1, [pc, #308]	; (800846c <_strtod_l+0x5a4>)
 8008338:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800833c:	4652      	mov	r2, sl
 800833e:	465b      	mov	r3, fp
 8008340:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008344:	f7f8 f978 	bl	8000638 <__aeabi_dmul>
 8008348:	4682      	mov	sl, r0
 800834a:	468b      	mov	fp, r1
 800834c:	f038 080f 	bics.w	r8, r8, #15
 8008350:	d04d      	beq.n	80083ee <_strtod_l+0x526>
 8008352:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8008356:	dd22      	ble.n	800839e <_strtod_l+0x4d6>
 8008358:	2500      	movs	r5, #0
 800835a:	462e      	mov	r6, r5
 800835c:	9509      	str	r5, [sp, #36]	; 0x24
 800835e:	9507      	str	r5, [sp, #28]
 8008360:	2322      	movs	r3, #34	; 0x22
 8008362:	f8df b110 	ldr.w	fp, [pc, #272]	; 8008474 <_strtod_l+0x5ac>
 8008366:	6023      	str	r3, [r4, #0]
 8008368:	f04f 0a00 	mov.w	sl, #0
 800836c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800836e:	2b00      	cmp	r3, #0
 8008370:	f43f adec 	beq.w	8007f4c <_strtod_l+0x84>
 8008374:	991e      	ldr	r1, [sp, #120]	; 0x78
 8008376:	4620      	mov	r0, r4
 8008378:	f001 fec4 	bl	800a104 <_Bfree>
 800837c:	9907      	ldr	r1, [sp, #28]
 800837e:	4620      	mov	r0, r4
 8008380:	f001 fec0 	bl	800a104 <_Bfree>
 8008384:	4631      	mov	r1, r6
 8008386:	4620      	mov	r0, r4
 8008388:	f001 febc 	bl	800a104 <_Bfree>
 800838c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800838e:	4620      	mov	r0, r4
 8008390:	f001 feb8 	bl	800a104 <_Bfree>
 8008394:	4629      	mov	r1, r5
 8008396:	4620      	mov	r0, r4
 8008398:	f001 feb4 	bl	800a104 <_Bfree>
 800839c:	e5d6      	b.n	8007f4c <_strtod_l+0x84>
 800839e:	2300      	movs	r3, #0
 80083a0:	ea4f 1828 	mov.w	r8, r8, asr #4
 80083a4:	4650      	mov	r0, sl
 80083a6:	4659      	mov	r1, fp
 80083a8:	4699      	mov	r9, r3
 80083aa:	f1b8 0f01 	cmp.w	r8, #1
 80083ae:	dc21      	bgt.n	80083f4 <_strtod_l+0x52c>
 80083b0:	b10b      	cbz	r3, 80083b6 <_strtod_l+0x4ee>
 80083b2:	4682      	mov	sl, r0
 80083b4:	468b      	mov	fp, r1
 80083b6:	4b2e      	ldr	r3, [pc, #184]	; (8008470 <_strtod_l+0x5a8>)
 80083b8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80083bc:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80083c0:	4652      	mov	r2, sl
 80083c2:	465b      	mov	r3, fp
 80083c4:	e9d9 0100 	ldrd	r0, r1, [r9]
 80083c8:	f7f8 f936 	bl	8000638 <__aeabi_dmul>
 80083cc:	4b29      	ldr	r3, [pc, #164]	; (8008474 <_strtod_l+0x5ac>)
 80083ce:	460a      	mov	r2, r1
 80083d0:	400b      	ands	r3, r1
 80083d2:	4929      	ldr	r1, [pc, #164]	; (8008478 <_strtod_l+0x5b0>)
 80083d4:	428b      	cmp	r3, r1
 80083d6:	4682      	mov	sl, r0
 80083d8:	d8be      	bhi.n	8008358 <_strtod_l+0x490>
 80083da:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80083de:	428b      	cmp	r3, r1
 80083e0:	bf86      	itte	hi
 80083e2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800847c <_strtod_l+0x5b4>
 80083e6:	f04f 3aff 	movhi.w	sl, #4294967295
 80083ea:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80083ee:	2300      	movs	r3, #0
 80083f0:	9304      	str	r3, [sp, #16]
 80083f2:	e081      	b.n	80084f8 <_strtod_l+0x630>
 80083f4:	f018 0f01 	tst.w	r8, #1
 80083f8:	d007      	beq.n	800840a <_strtod_l+0x542>
 80083fa:	4b1d      	ldr	r3, [pc, #116]	; (8008470 <_strtod_l+0x5a8>)
 80083fc:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8008400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008404:	f7f8 f918 	bl	8000638 <__aeabi_dmul>
 8008408:	2301      	movs	r3, #1
 800840a:	f109 0901 	add.w	r9, r9, #1
 800840e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008412:	e7ca      	b.n	80083aa <_strtod_l+0x4e2>
 8008414:	d0eb      	beq.n	80083ee <_strtod_l+0x526>
 8008416:	f1c8 0800 	rsb	r8, r8, #0
 800841a:	f018 020f 	ands.w	r2, r8, #15
 800841e:	d00a      	beq.n	8008436 <_strtod_l+0x56e>
 8008420:	4b12      	ldr	r3, [pc, #72]	; (800846c <_strtod_l+0x5a4>)
 8008422:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008426:	4650      	mov	r0, sl
 8008428:	4659      	mov	r1, fp
 800842a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800842e:	f7f8 fa2d 	bl	800088c <__aeabi_ddiv>
 8008432:	4682      	mov	sl, r0
 8008434:	468b      	mov	fp, r1
 8008436:	ea5f 1828 	movs.w	r8, r8, asr #4
 800843a:	d0d8      	beq.n	80083ee <_strtod_l+0x526>
 800843c:	f1b8 0f1f 	cmp.w	r8, #31
 8008440:	dd1e      	ble.n	8008480 <_strtod_l+0x5b8>
 8008442:	2500      	movs	r5, #0
 8008444:	462e      	mov	r6, r5
 8008446:	9509      	str	r5, [sp, #36]	; 0x24
 8008448:	9507      	str	r5, [sp, #28]
 800844a:	2322      	movs	r3, #34	; 0x22
 800844c:	f04f 0a00 	mov.w	sl, #0
 8008450:	f04f 0b00 	mov.w	fp, #0
 8008454:	6023      	str	r3, [r4, #0]
 8008456:	e789      	b.n	800836c <_strtod_l+0x4a4>
 8008458:	0800c181 	.word	0x0800c181
 800845c:	0800c1c0 	.word	0x0800c1c0
 8008460:	0800c179 	.word	0x0800c179
 8008464:	0800c304 	.word	0x0800c304
 8008468:	0800c5db 	.word	0x0800c5db
 800846c:	0800c4a0 	.word	0x0800c4a0
 8008470:	0800c478 	.word	0x0800c478
 8008474:	7ff00000 	.word	0x7ff00000
 8008478:	7ca00000 	.word	0x7ca00000
 800847c:	7fefffff 	.word	0x7fefffff
 8008480:	f018 0310 	ands.w	r3, r8, #16
 8008484:	bf18      	it	ne
 8008486:	236a      	movne	r3, #106	; 0x6a
 8008488:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8008840 <_strtod_l+0x978>
 800848c:	9304      	str	r3, [sp, #16]
 800848e:	4650      	mov	r0, sl
 8008490:	4659      	mov	r1, fp
 8008492:	2300      	movs	r3, #0
 8008494:	f018 0f01 	tst.w	r8, #1
 8008498:	d004      	beq.n	80084a4 <_strtod_l+0x5dc>
 800849a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800849e:	f7f8 f8cb 	bl	8000638 <__aeabi_dmul>
 80084a2:	2301      	movs	r3, #1
 80084a4:	ea5f 0868 	movs.w	r8, r8, asr #1
 80084a8:	f109 0908 	add.w	r9, r9, #8
 80084ac:	d1f2      	bne.n	8008494 <_strtod_l+0x5cc>
 80084ae:	b10b      	cbz	r3, 80084b4 <_strtod_l+0x5ec>
 80084b0:	4682      	mov	sl, r0
 80084b2:	468b      	mov	fp, r1
 80084b4:	9b04      	ldr	r3, [sp, #16]
 80084b6:	b1bb      	cbz	r3, 80084e8 <_strtod_l+0x620>
 80084b8:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80084bc:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	4659      	mov	r1, fp
 80084c4:	dd10      	ble.n	80084e8 <_strtod_l+0x620>
 80084c6:	2b1f      	cmp	r3, #31
 80084c8:	f340 8128 	ble.w	800871c <_strtod_l+0x854>
 80084cc:	2b34      	cmp	r3, #52	; 0x34
 80084ce:	bfde      	ittt	le
 80084d0:	3b20      	suble	r3, #32
 80084d2:	f04f 32ff 	movle.w	r2, #4294967295
 80084d6:	fa02 f303 	lslle.w	r3, r2, r3
 80084da:	f04f 0a00 	mov.w	sl, #0
 80084de:	bfcc      	ite	gt
 80084e0:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80084e4:	ea03 0b01 	andle.w	fp, r3, r1
 80084e8:	2200      	movs	r2, #0
 80084ea:	2300      	movs	r3, #0
 80084ec:	4650      	mov	r0, sl
 80084ee:	4659      	mov	r1, fp
 80084f0:	f7f8 fb0a 	bl	8000b08 <__aeabi_dcmpeq>
 80084f4:	2800      	cmp	r0, #0
 80084f6:	d1a4      	bne.n	8008442 <_strtod_l+0x57a>
 80084f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084fa:	9300      	str	r3, [sp, #0]
 80084fc:	990a      	ldr	r1, [sp, #40]	; 0x28
 80084fe:	462b      	mov	r3, r5
 8008500:	463a      	mov	r2, r7
 8008502:	4620      	mov	r0, r4
 8008504:	f001 fe6a 	bl	800a1dc <__s2b>
 8008508:	9009      	str	r0, [sp, #36]	; 0x24
 800850a:	2800      	cmp	r0, #0
 800850c:	f43f af24 	beq.w	8008358 <_strtod_l+0x490>
 8008510:	9b07      	ldr	r3, [sp, #28]
 8008512:	1b9e      	subs	r6, r3, r6
 8008514:	9b08      	ldr	r3, [sp, #32]
 8008516:	2b00      	cmp	r3, #0
 8008518:	bfb4      	ite	lt
 800851a:	4633      	movlt	r3, r6
 800851c:	2300      	movge	r3, #0
 800851e:	9310      	str	r3, [sp, #64]	; 0x40
 8008520:	9b08      	ldr	r3, [sp, #32]
 8008522:	2500      	movs	r5, #0
 8008524:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8008528:	9318      	str	r3, [sp, #96]	; 0x60
 800852a:	462e      	mov	r6, r5
 800852c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800852e:	4620      	mov	r0, r4
 8008530:	6859      	ldr	r1, [r3, #4]
 8008532:	f001 fda7 	bl	800a084 <_Balloc>
 8008536:	9007      	str	r0, [sp, #28]
 8008538:	2800      	cmp	r0, #0
 800853a:	f43f af11 	beq.w	8008360 <_strtod_l+0x498>
 800853e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008540:	691a      	ldr	r2, [r3, #16]
 8008542:	3202      	adds	r2, #2
 8008544:	f103 010c 	add.w	r1, r3, #12
 8008548:	0092      	lsls	r2, r2, #2
 800854a:	300c      	adds	r0, #12
 800854c:	f001 fd8c 	bl	800a068 <memcpy>
 8008550:	ec4b ab10 	vmov	d0, sl, fp
 8008554:	aa20      	add	r2, sp, #128	; 0x80
 8008556:	a91f      	add	r1, sp, #124	; 0x7c
 8008558:	4620      	mov	r0, r4
 800855a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800855e:	f002 f979 	bl	800a854 <__d2b>
 8008562:	901e      	str	r0, [sp, #120]	; 0x78
 8008564:	2800      	cmp	r0, #0
 8008566:	f43f aefb 	beq.w	8008360 <_strtod_l+0x498>
 800856a:	2101      	movs	r1, #1
 800856c:	4620      	mov	r0, r4
 800856e:	f001 fecf 	bl	800a310 <__i2b>
 8008572:	4606      	mov	r6, r0
 8008574:	2800      	cmp	r0, #0
 8008576:	f43f aef3 	beq.w	8008360 <_strtod_l+0x498>
 800857a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800857c:	9904      	ldr	r1, [sp, #16]
 800857e:	2b00      	cmp	r3, #0
 8008580:	bfab      	itete	ge
 8008582:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8008584:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8008586:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8008588:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800858c:	bfac      	ite	ge
 800858e:	eb03 0902 	addge.w	r9, r3, r2
 8008592:	1ad7      	sublt	r7, r2, r3
 8008594:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008596:	eba3 0801 	sub.w	r8, r3, r1
 800859a:	4490      	add	r8, r2
 800859c:	4ba3      	ldr	r3, [pc, #652]	; (800882c <_strtod_l+0x964>)
 800859e:	f108 38ff 	add.w	r8, r8, #4294967295
 80085a2:	4598      	cmp	r8, r3
 80085a4:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80085a8:	f280 80cc 	bge.w	8008744 <_strtod_l+0x87c>
 80085ac:	eba3 0308 	sub.w	r3, r3, r8
 80085b0:	2b1f      	cmp	r3, #31
 80085b2:	eba2 0203 	sub.w	r2, r2, r3
 80085b6:	f04f 0101 	mov.w	r1, #1
 80085ba:	f300 80b6 	bgt.w	800872a <_strtod_l+0x862>
 80085be:	fa01 f303 	lsl.w	r3, r1, r3
 80085c2:	9311      	str	r3, [sp, #68]	; 0x44
 80085c4:	2300      	movs	r3, #0
 80085c6:	930c      	str	r3, [sp, #48]	; 0x30
 80085c8:	eb09 0802 	add.w	r8, r9, r2
 80085cc:	9b04      	ldr	r3, [sp, #16]
 80085ce:	45c1      	cmp	r9, r8
 80085d0:	4417      	add	r7, r2
 80085d2:	441f      	add	r7, r3
 80085d4:	464b      	mov	r3, r9
 80085d6:	bfa8      	it	ge
 80085d8:	4643      	movge	r3, r8
 80085da:	42bb      	cmp	r3, r7
 80085dc:	bfa8      	it	ge
 80085de:	463b      	movge	r3, r7
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	bfc2      	ittt	gt
 80085e4:	eba8 0803 	subgt.w	r8, r8, r3
 80085e8:	1aff      	subgt	r7, r7, r3
 80085ea:	eba9 0903 	subgt.w	r9, r9, r3
 80085ee:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	dd17      	ble.n	8008624 <_strtod_l+0x75c>
 80085f4:	4631      	mov	r1, r6
 80085f6:	461a      	mov	r2, r3
 80085f8:	4620      	mov	r0, r4
 80085fa:	f001 ff45 	bl	800a488 <__pow5mult>
 80085fe:	4606      	mov	r6, r0
 8008600:	2800      	cmp	r0, #0
 8008602:	f43f aead 	beq.w	8008360 <_strtod_l+0x498>
 8008606:	4601      	mov	r1, r0
 8008608:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800860a:	4620      	mov	r0, r4
 800860c:	f001 fe96 	bl	800a33c <__multiply>
 8008610:	900f      	str	r0, [sp, #60]	; 0x3c
 8008612:	2800      	cmp	r0, #0
 8008614:	f43f aea4 	beq.w	8008360 <_strtod_l+0x498>
 8008618:	991e      	ldr	r1, [sp, #120]	; 0x78
 800861a:	4620      	mov	r0, r4
 800861c:	f001 fd72 	bl	800a104 <_Bfree>
 8008620:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008622:	931e      	str	r3, [sp, #120]	; 0x78
 8008624:	f1b8 0f00 	cmp.w	r8, #0
 8008628:	f300 8091 	bgt.w	800874e <_strtod_l+0x886>
 800862c:	9b08      	ldr	r3, [sp, #32]
 800862e:	2b00      	cmp	r3, #0
 8008630:	dd08      	ble.n	8008644 <_strtod_l+0x77c>
 8008632:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008634:	9907      	ldr	r1, [sp, #28]
 8008636:	4620      	mov	r0, r4
 8008638:	f001 ff26 	bl	800a488 <__pow5mult>
 800863c:	9007      	str	r0, [sp, #28]
 800863e:	2800      	cmp	r0, #0
 8008640:	f43f ae8e 	beq.w	8008360 <_strtod_l+0x498>
 8008644:	2f00      	cmp	r7, #0
 8008646:	dd08      	ble.n	800865a <_strtod_l+0x792>
 8008648:	9907      	ldr	r1, [sp, #28]
 800864a:	463a      	mov	r2, r7
 800864c:	4620      	mov	r0, r4
 800864e:	f001 ff75 	bl	800a53c <__lshift>
 8008652:	9007      	str	r0, [sp, #28]
 8008654:	2800      	cmp	r0, #0
 8008656:	f43f ae83 	beq.w	8008360 <_strtod_l+0x498>
 800865a:	f1b9 0f00 	cmp.w	r9, #0
 800865e:	dd08      	ble.n	8008672 <_strtod_l+0x7aa>
 8008660:	4631      	mov	r1, r6
 8008662:	464a      	mov	r2, r9
 8008664:	4620      	mov	r0, r4
 8008666:	f001 ff69 	bl	800a53c <__lshift>
 800866a:	4606      	mov	r6, r0
 800866c:	2800      	cmp	r0, #0
 800866e:	f43f ae77 	beq.w	8008360 <_strtod_l+0x498>
 8008672:	9a07      	ldr	r2, [sp, #28]
 8008674:	991e      	ldr	r1, [sp, #120]	; 0x78
 8008676:	4620      	mov	r0, r4
 8008678:	f001 ffe8 	bl	800a64c <__mdiff>
 800867c:	4605      	mov	r5, r0
 800867e:	2800      	cmp	r0, #0
 8008680:	f43f ae6e 	beq.w	8008360 <_strtod_l+0x498>
 8008684:	68c3      	ldr	r3, [r0, #12]
 8008686:	930f      	str	r3, [sp, #60]	; 0x3c
 8008688:	2300      	movs	r3, #0
 800868a:	60c3      	str	r3, [r0, #12]
 800868c:	4631      	mov	r1, r6
 800868e:	f001 ffc1 	bl	800a614 <__mcmp>
 8008692:	2800      	cmp	r0, #0
 8008694:	da65      	bge.n	8008762 <_strtod_l+0x89a>
 8008696:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008698:	ea53 030a 	orrs.w	r3, r3, sl
 800869c:	f040 8087 	bne.w	80087ae <_strtod_l+0x8e6>
 80086a0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	f040 8082 	bne.w	80087ae <_strtod_l+0x8e6>
 80086aa:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80086ae:	0d1b      	lsrs	r3, r3, #20
 80086b0:	051b      	lsls	r3, r3, #20
 80086b2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80086b6:	d97a      	bls.n	80087ae <_strtod_l+0x8e6>
 80086b8:	696b      	ldr	r3, [r5, #20]
 80086ba:	b913      	cbnz	r3, 80086c2 <_strtod_l+0x7fa>
 80086bc:	692b      	ldr	r3, [r5, #16]
 80086be:	2b01      	cmp	r3, #1
 80086c0:	dd75      	ble.n	80087ae <_strtod_l+0x8e6>
 80086c2:	4629      	mov	r1, r5
 80086c4:	2201      	movs	r2, #1
 80086c6:	4620      	mov	r0, r4
 80086c8:	f001 ff38 	bl	800a53c <__lshift>
 80086cc:	4631      	mov	r1, r6
 80086ce:	4605      	mov	r5, r0
 80086d0:	f001 ffa0 	bl	800a614 <__mcmp>
 80086d4:	2800      	cmp	r0, #0
 80086d6:	dd6a      	ble.n	80087ae <_strtod_l+0x8e6>
 80086d8:	9904      	ldr	r1, [sp, #16]
 80086da:	4a55      	ldr	r2, [pc, #340]	; (8008830 <_strtod_l+0x968>)
 80086dc:	465b      	mov	r3, fp
 80086de:	2900      	cmp	r1, #0
 80086e0:	f000 8085 	beq.w	80087ee <_strtod_l+0x926>
 80086e4:	ea02 010b 	and.w	r1, r2, fp
 80086e8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80086ec:	dc7f      	bgt.n	80087ee <_strtod_l+0x926>
 80086ee:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80086f2:	f77f aeaa 	ble.w	800844a <_strtod_l+0x582>
 80086f6:	4a4f      	ldr	r2, [pc, #316]	; (8008834 <_strtod_l+0x96c>)
 80086f8:	2300      	movs	r3, #0
 80086fa:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 80086fe:	4650      	mov	r0, sl
 8008700:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8008704:	4659      	mov	r1, fp
 8008706:	f7f7 ff97 	bl	8000638 <__aeabi_dmul>
 800870a:	460b      	mov	r3, r1
 800870c:	4303      	orrs	r3, r0
 800870e:	bf08      	it	eq
 8008710:	2322      	moveq	r3, #34	; 0x22
 8008712:	4682      	mov	sl, r0
 8008714:	468b      	mov	fp, r1
 8008716:	bf08      	it	eq
 8008718:	6023      	streq	r3, [r4, #0]
 800871a:	e62b      	b.n	8008374 <_strtod_l+0x4ac>
 800871c:	f04f 32ff 	mov.w	r2, #4294967295
 8008720:	fa02 f303 	lsl.w	r3, r2, r3
 8008724:	ea03 0a0a 	and.w	sl, r3, sl
 8008728:	e6de      	b.n	80084e8 <_strtod_l+0x620>
 800872a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800872e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8008732:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8008736:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800873a:	fa01 f308 	lsl.w	r3, r1, r8
 800873e:	930c      	str	r3, [sp, #48]	; 0x30
 8008740:	9111      	str	r1, [sp, #68]	; 0x44
 8008742:	e741      	b.n	80085c8 <_strtod_l+0x700>
 8008744:	2300      	movs	r3, #0
 8008746:	930c      	str	r3, [sp, #48]	; 0x30
 8008748:	2301      	movs	r3, #1
 800874a:	9311      	str	r3, [sp, #68]	; 0x44
 800874c:	e73c      	b.n	80085c8 <_strtod_l+0x700>
 800874e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8008750:	4642      	mov	r2, r8
 8008752:	4620      	mov	r0, r4
 8008754:	f001 fef2 	bl	800a53c <__lshift>
 8008758:	901e      	str	r0, [sp, #120]	; 0x78
 800875a:	2800      	cmp	r0, #0
 800875c:	f47f af66 	bne.w	800862c <_strtod_l+0x764>
 8008760:	e5fe      	b.n	8008360 <_strtod_l+0x498>
 8008762:	465f      	mov	r7, fp
 8008764:	d16e      	bne.n	8008844 <_strtod_l+0x97c>
 8008766:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008768:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800876c:	b342      	cbz	r2, 80087c0 <_strtod_l+0x8f8>
 800876e:	4a32      	ldr	r2, [pc, #200]	; (8008838 <_strtod_l+0x970>)
 8008770:	4293      	cmp	r3, r2
 8008772:	d128      	bne.n	80087c6 <_strtod_l+0x8fe>
 8008774:	9b04      	ldr	r3, [sp, #16]
 8008776:	4650      	mov	r0, sl
 8008778:	b1eb      	cbz	r3, 80087b6 <_strtod_l+0x8ee>
 800877a:	4a2d      	ldr	r2, [pc, #180]	; (8008830 <_strtod_l+0x968>)
 800877c:	403a      	ands	r2, r7
 800877e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8008782:	f04f 31ff 	mov.w	r1, #4294967295
 8008786:	d819      	bhi.n	80087bc <_strtod_l+0x8f4>
 8008788:	0d12      	lsrs	r2, r2, #20
 800878a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800878e:	fa01 f303 	lsl.w	r3, r1, r3
 8008792:	4298      	cmp	r0, r3
 8008794:	d117      	bne.n	80087c6 <_strtod_l+0x8fe>
 8008796:	4b29      	ldr	r3, [pc, #164]	; (800883c <_strtod_l+0x974>)
 8008798:	429f      	cmp	r7, r3
 800879a:	d102      	bne.n	80087a2 <_strtod_l+0x8da>
 800879c:	3001      	adds	r0, #1
 800879e:	f43f addf 	beq.w	8008360 <_strtod_l+0x498>
 80087a2:	4b23      	ldr	r3, [pc, #140]	; (8008830 <_strtod_l+0x968>)
 80087a4:	403b      	ands	r3, r7
 80087a6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80087aa:	f04f 0a00 	mov.w	sl, #0
 80087ae:	9b04      	ldr	r3, [sp, #16]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d1a0      	bne.n	80086f6 <_strtod_l+0x82e>
 80087b4:	e5de      	b.n	8008374 <_strtod_l+0x4ac>
 80087b6:	f04f 33ff 	mov.w	r3, #4294967295
 80087ba:	e7ea      	b.n	8008792 <_strtod_l+0x8ca>
 80087bc:	460b      	mov	r3, r1
 80087be:	e7e8      	b.n	8008792 <_strtod_l+0x8ca>
 80087c0:	ea53 030a 	orrs.w	r3, r3, sl
 80087c4:	d088      	beq.n	80086d8 <_strtod_l+0x810>
 80087c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80087c8:	b1db      	cbz	r3, 8008802 <_strtod_l+0x93a>
 80087ca:	423b      	tst	r3, r7
 80087cc:	d0ef      	beq.n	80087ae <_strtod_l+0x8e6>
 80087ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80087d0:	9a04      	ldr	r2, [sp, #16]
 80087d2:	4650      	mov	r0, sl
 80087d4:	4659      	mov	r1, fp
 80087d6:	b1c3      	cbz	r3, 800880a <_strtod_l+0x942>
 80087d8:	f7ff fb57 	bl	8007e8a <sulp>
 80087dc:	4602      	mov	r2, r0
 80087de:	460b      	mov	r3, r1
 80087e0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80087e4:	f7f7 fd72 	bl	80002cc <__adddf3>
 80087e8:	4682      	mov	sl, r0
 80087ea:	468b      	mov	fp, r1
 80087ec:	e7df      	b.n	80087ae <_strtod_l+0x8e6>
 80087ee:	4013      	ands	r3, r2
 80087f0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80087f4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80087f8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80087fc:	f04f 3aff 	mov.w	sl, #4294967295
 8008800:	e7d5      	b.n	80087ae <_strtod_l+0x8e6>
 8008802:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008804:	ea13 0f0a 	tst.w	r3, sl
 8008808:	e7e0      	b.n	80087cc <_strtod_l+0x904>
 800880a:	f7ff fb3e 	bl	8007e8a <sulp>
 800880e:	4602      	mov	r2, r0
 8008810:	460b      	mov	r3, r1
 8008812:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008816:	f7f7 fd57 	bl	80002c8 <__aeabi_dsub>
 800881a:	2200      	movs	r2, #0
 800881c:	2300      	movs	r3, #0
 800881e:	4682      	mov	sl, r0
 8008820:	468b      	mov	fp, r1
 8008822:	f7f8 f971 	bl	8000b08 <__aeabi_dcmpeq>
 8008826:	2800      	cmp	r0, #0
 8008828:	d0c1      	beq.n	80087ae <_strtod_l+0x8e6>
 800882a:	e60e      	b.n	800844a <_strtod_l+0x582>
 800882c:	fffffc02 	.word	0xfffffc02
 8008830:	7ff00000 	.word	0x7ff00000
 8008834:	39500000 	.word	0x39500000
 8008838:	000fffff 	.word	0x000fffff
 800883c:	7fefffff 	.word	0x7fefffff
 8008840:	0800c1d8 	.word	0x0800c1d8
 8008844:	4631      	mov	r1, r6
 8008846:	4628      	mov	r0, r5
 8008848:	f002 f860 	bl	800a90c <__ratio>
 800884c:	ec59 8b10 	vmov	r8, r9, d0
 8008850:	ee10 0a10 	vmov	r0, s0
 8008854:	2200      	movs	r2, #0
 8008856:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800885a:	4649      	mov	r1, r9
 800885c:	f7f8 f968 	bl	8000b30 <__aeabi_dcmple>
 8008860:	2800      	cmp	r0, #0
 8008862:	d07c      	beq.n	800895e <_strtod_l+0xa96>
 8008864:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008866:	2b00      	cmp	r3, #0
 8008868:	d04c      	beq.n	8008904 <_strtod_l+0xa3c>
 800886a:	4b95      	ldr	r3, [pc, #596]	; (8008ac0 <_strtod_l+0xbf8>)
 800886c:	2200      	movs	r2, #0
 800886e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8008872:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8008ac0 <_strtod_l+0xbf8>
 8008876:	f04f 0800 	mov.w	r8, #0
 800887a:	4b92      	ldr	r3, [pc, #584]	; (8008ac4 <_strtod_l+0xbfc>)
 800887c:	403b      	ands	r3, r7
 800887e:	9311      	str	r3, [sp, #68]	; 0x44
 8008880:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008882:	4b91      	ldr	r3, [pc, #580]	; (8008ac8 <_strtod_l+0xc00>)
 8008884:	429a      	cmp	r2, r3
 8008886:	f040 80b2 	bne.w	80089ee <_strtod_l+0xb26>
 800888a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800888e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008892:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8008896:	ec4b ab10 	vmov	d0, sl, fp
 800889a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800889e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80088a2:	f001 ff5b 	bl	800a75c <__ulp>
 80088a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80088aa:	ec53 2b10 	vmov	r2, r3, d0
 80088ae:	f7f7 fec3 	bl	8000638 <__aeabi_dmul>
 80088b2:	4652      	mov	r2, sl
 80088b4:	465b      	mov	r3, fp
 80088b6:	f7f7 fd09 	bl	80002cc <__adddf3>
 80088ba:	460b      	mov	r3, r1
 80088bc:	4981      	ldr	r1, [pc, #516]	; (8008ac4 <_strtod_l+0xbfc>)
 80088be:	4a83      	ldr	r2, [pc, #524]	; (8008acc <_strtod_l+0xc04>)
 80088c0:	4019      	ands	r1, r3
 80088c2:	4291      	cmp	r1, r2
 80088c4:	4682      	mov	sl, r0
 80088c6:	d95e      	bls.n	8008986 <_strtod_l+0xabe>
 80088c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80088ca:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80088ce:	4293      	cmp	r3, r2
 80088d0:	d103      	bne.n	80088da <_strtod_l+0xa12>
 80088d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80088d4:	3301      	adds	r3, #1
 80088d6:	f43f ad43 	beq.w	8008360 <_strtod_l+0x498>
 80088da:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8008ad8 <_strtod_l+0xc10>
 80088de:	f04f 3aff 	mov.w	sl, #4294967295
 80088e2:	991e      	ldr	r1, [sp, #120]	; 0x78
 80088e4:	4620      	mov	r0, r4
 80088e6:	f001 fc0d 	bl	800a104 <_Bfree>
 80088ea:	9907      	ldr	r1, [sp, #28]
 80088ec:	4620      	mov	r0, r4
 80088ee:	f001 fc09 	bl	800a104 <_Bfree>
 80088f2:	4631      	mov	r1, r6
 80088f4:	4620      	mov	r0, r4
 80088f6:	f001 fc05 	bl	800a104 <_Bfree>
 80088fa:	4629      	mov	r1, r5
 80088fc:	4620      	mov	r0, r4
 80088fe:	f001 fc01 	bl	800a104 <_Bfree>
 8008902:	e613      	b.n	800852c <_strtod_l+0x664>
 8008904:	f1ba 0f00 	cmp.w	sl, #0
 8008908:	d11b      	bne.n	8008942 <_strtod_l+0xa7a>
 800890a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800890e:	b9f3      	cbnz	r3, 800894e <_strtod_l+0xa86>
 8008910:	4b6b      	ldr	r3, [pc, #428]	; (8008ac0 <_strtod_l+0xbf8>)
 8008912:	2200      	movs	r2, #0
 8008914:	4640      	mov	r0, r8
 8008916:	4649      	mov	r1, r9
 8008918:	f7f8 f900 	bl	8000b1c <__aeabi_dcmplt>
 800891c:	b9d0      	cbnz	r0, 8008954 <_strtod_l+0xa8c>
 800891e:	4640      	mov	r0, r8
 8008920:	4649      	mov	r1, r9
 8008922:	4b6b      	ldr	r3, [pc, #428]	; (8008ad0 <_strtod_l+0xc08>)
 8008924:	2200      	movs	r2, #0
 8008926:	f7f7 fe87 	bl	8000638 <__aeabi_dmul>
 800892a:	4680      	mov	r8, r0
 800892c:	4689      	mov	r9, r1
 800892e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008932:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 8008936:	931b      	str	r3, [sp, #108]	; 0x6c
 8008938:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 800893c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8008940:	e79b      	b.n	800887a <_strtod_l+0x9b2>
 8008942:	f1ba 0f01 	cmp.w	sl, #1
 8008946:	d102      	bne.n	800894e <_strtod_l+0xa86>
 8008948:	2f00      	cmp	r7, #0
 800894a:	f43f ad7e 	beq.w	800844a <_strtod_l+0x582>
 800894e:	4b61      	ldr	r3, [pc, #388]	; (8008ad4 <_strtod_l+0xc0c>)
 8008950:	2200      	movs	r2, #0
 8008952:	e78c      	b.n	800886e <_strtod_l+0x9a6>
 8008954:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8008ad0 <_strtod_l+0xc08>
 8008958:	f04f 0800 	mov.w	r8, #0
 800895c:	e7e7      	b.n	800892e <_strtod_l+0xa66>
 800895e:	4b5c      	ldr	r3, [pc, #368]	; (8008ad0 <_strtod_l+0xc08>)
 8008960:	4640      	mov	r0, r8
 8008962:	4649      	mov	r1, r9
 8008964:	2200      	movs	r2, #0
 8008966:	f7f7 fe67 	bl	8000638 <__aeabi_dmul>
 800896a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800896c:	4680      	mov	r8, r0
 800896e:	4689      	mov	r9, r1
 8008970:	b933      	cbnz	r3, 8008980 <_strtod_l+0xab8>
 8008972:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008976:	9012      	str	r0, [sp, #72]	; 0x48
 8008978:	9313      	str	r3, [sp, #76]	; 0x4c
 800897a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800897e:	e7dd      	b.n	800893c <_strtod_l+0xa74>
 8008980:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 8008984:	e7f9      	b.n	800897a <_strtod_l+0xab2>
 8008986:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800898a:	9b04      	ldr	r3, [sp, #16]
 800898c:	2b00      	cmp	r3, #0
 800898e:	d1a8      	bne.n	80088e2 <_strtod_l+0xa1a>
 8008990:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008994:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008996:	0d1b      	lsrs	r3, r3, #20
 8008998:	051b      	lsls	r3, r3, #20
 800899a:	429a      	cmp	r2, r3
 800899c:	d1a1      	bne.n	80088e2 <_strtod_l+0xa1a>
 800899e:	4640      	mov	r0, r8
 80089a0:	4649      	mov	r1, r9
 80089a2:	f7f8 f9a9 	bl	8000cf8 <__aeabi_d2lz>
 80089a6:	f7f7 fe19 	bl	80005dc <__aeabi_l2d>
 80089aa:	4602      	mov	r2, r0
 80089ac:	460b      	mov	r3, r1
 80089ae:	4640      	mov	r0, r8
 80089b0:	4649      	mov	r1, r9
 80089b2:	f7f7 fc89 	bl	80002c8 <__aeabi_dsub>
 80089b6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80089b8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80089bc:	ea43 030a 	orr.w	r3, r3, sl
 80089c0:	4313      	orrs	r3, r2
 80089c2:	4680      	mov	r8, r0
 80089c4:	4689      	mov	r9, r1
 80089c6:	d053      	beq.n	8008a70 <_strtod_l+0xba8>
 80089c8:	a335      	add	r3, pc, #212	; (adr r3, 8008aa0 <_strtod_l+0xbd8>)
 80089ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089ce:	f7f8 f8a5 	bl	8000b1c <__aeabi_dcmplt>
 80089d2:	2800      	cmp	r0, #0
 80089d4:	f47f acce 	bne.w	8008374 <_strtod_l+0x4ac>
 80089d8:	a333      	add	r3, pc, #204	; (adr r3, 8008aa8 <_strtod_l+0xbe0>)
 80089da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089de:	4640      	mov	r0, r8
 80089e0:	4649      	mov	r1, r9
 80089e2:	f7f8 f8b9 	bl	8000b58 <__aeabi_dcmpgt>
 80089e6:	2800      	cmp	r0, #0
 80089e8:	f43f af7b 	beq.w	80088e2 <_strtod_l+0xa1a>
 80089ec:	e4c2      	b.n	8008374 <_strtod_l+0x4ac>
 80089ee:	9b04      	ldr	r3, [sp, #16]
 80089f0:	b333      	cbz	r3, 8008a40 <_strtod_l+0xb78>
 80089f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80089f4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80089f8:	d822      	bhi.n	8008a40 <_strtod_l+0xb78>
 80089fa:	a32d      	add	r3, pc, #180	; (adr r3, 8008ab0 <_strtod_l+0xbe8>)
 80089fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a00:	4640      	mov	r0, r8
 8008a02:	4649      	mov	r1, r9
 8008a04:	f7f8 f894 	bl	8000b30 <__aeabi_dcmple>
 8008a08:	b1a0      	cbz	r0, 8008a34 <_strtod_l+0xb6c>
 8008a0a:	4649      	mov	r1, r9
 8008a0c:	4640      	mov	r0, r8
 8008a0e:	f7f8 f8eb 	bl	8000be8 <__aeabi_d2uiz>
 8008a12:	2801      	cmp	r0, #1
 8008a14:	bf38      	it	cc
 8008a16:	2001      	movcc	r0, #1
 8008a18:	f7f7 fd94 	bl	8000544 <__aeabi_ui2d>
 8008a1c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008a1e:	4680      	mov	r8, r0
 8008a20:	4689      	mov	r9, r1
 8008a22:	bb13      	cbnz	r3, 8008a6a <_strtod_l+0xba2>
 8008a24:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008a28:	9014      	str	r0, [sp, #80]	; 0x50
 8008a2a:	9315      	str	r3, [sp, #84]	; 0x54
 8008a2c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8008a30:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8008a34:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008a36:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008a38:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8008a3c:	1a9b      	subs	r3, r3, r2
 8008a3e:	930d      	str	r3, [sp, #52]	; 0x34
 8008a40:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008a44:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8008a48:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008a4c:	f001 fe86 	bl	800a75c <__ulp>
 8008a50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008a54:	ec53 2b10 	vmov	r2, r3, d0
 8008a58:	f7f7 fdee 	bl	8000638 <__aeabi_dmul>
 8008a5c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008a60:	f7f7 fc34 	bl	80002cc <__adddf3>
 8008a64:	4682      	mov	sl, r0
 8008a66:	468b      	mov	fp, r1
 8008a68:	e78f      	b.n	800898a <_strtod_l+0xac2>
 8008a6a:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 8008a6e:	e7dd      	b.n	8008a2c <_strtod_l+0xb64>
 8008a70:	a311      	add	r3, pc, #68	; (adr r3, 8008ab8 <_strtod_l+0xbf0>)
 8008a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a76:	f7f8 f851 	bl	8000b1c <__aeabi_dcmplt>
 8008a7a:	e7b4      	b.n	80089e6 <_strtod_l+0xb1e>
 8008a7c:	2300      	movs	r3, #0
 8008a7e:	930e      	str	r3, [sp, #56]	; 0x38
 8008a80:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008a82:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008a84:	6013      	str	r3, [r2, #0]
 8008a86:	f7ff ba65 	b.w	8007f54 <_strtod_l+0x8c>
 8008a8a:	2b65      	cmp	r3, #101	; 0x65
 8008a8c:	f43f ab5d 	beq.w	800814a <_strtod_l+0x282>
 8008a90:	2b45      	cmp	r3, #69	; 0x45
 8008a92:	f43f ab5a 	beq.w	800814a <_strtod_l+0x282>
 8008a96:	2201      	movs	r2, #1
 8008a98:	f7ff bb92 	b.w	80081c0 <_strtod_l+0x2f8>
 8008a9c:	f3af 8000 	nop.w
 8008aa0:	94a03595 	.word	0x94a03595
 8008aa4:	3fdfffff 	.word	0x3fdfffff
 8008aa8:	35afe535 	.word	0x35afe535
 8008aac:	3fe00000 	.word	0x3fe00000
 8008ab0:	ffc00000 	.word	0xffc00000
 8008ab4:	41dfffff 	.word	0x41dfffff
 8008ab8:	94a03595 	.word	0x94a03595
 8008abc:	3fcfffff 	.word	0x3fcfffff
 8008ac0:	3ff00000 	.word	0x3ff00000
 8008ac4:	7ff00000 	.word	0x7ff00000
 8008ac8:	7fe00000 	.word	0x7fe00000
 8008acc:	7c9fffff 	.word	0x7c9fffff
 8008ad0:	3fe00000 	.word	0x3fe00000
 8008ad4:	bff00000 	.word	0xbff00000
 8008ad8:	7fefffff 	.word	0x7fefffff

08008adc <_strtod_r>:
 8008adc:	4b01      	ldr	r3, [pc, #4]	; (8008ae4 <_strtod_r+0x8>)
 8008ade:	f7ff b9f3 	b.w	8007ec8 <_strtod_l>
 8008ae2:	bf00      	nop
 8008ae4:	20000088 	.word	0x20000088

08008ae8 <_strtol_l.isra.0>:
 8008ae8:	2b01      	cmp	r3, #1
 8008aea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008aee:	d001      	beq.n	8008af4 <_strtol_l.isra.0+0xc>
 8008af0:	2b24      	cmp	r3, #36	; 0x24
 8008af2:	d906      	bls.n	8008b02 <_strtol_l.isra.0+0x1a>
 8008af4:	f7fe fa86 	bl	8007004 <__errno>
 8008af8:	2316      	movs	r3, #22
 8008afa:	6003      	str	r3, [r0, #0]
 8008afc:	2000      	movs	r0, #0
 8008afe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b02:	4f3a      	ldr	r7, [pc, #232]	; (8008bec <_strtol_l.isra.0+0x104>)
 8008b04:	468e      	mov	lr, r1
 8008b06:	4676      	mov	r6, lr
 8008b08:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8008b0c:	5de5      	ldrb	r5, [r4, r7]
 8008b0e:	f015 0508 	ands.w	r5, r5, #8
 8008b12:	d1f8      	bne.n	8008b06 <_strtol_l.isra.0+0x1e>
 8008b14:	2c2d      	cmp	r4, #45	; 0x2d
 8008b16:	d134      	bne.n	8008b82 <_strtol_l.isra.0+0x9a>
 8008b18:	f89e 4000 	ldrb.w	r4, [lr]
 8008b1c:	f04f 0801 	mov.w	r8, #1
 8008b20:	f106 0e02 	add.w	lr, r6, #2
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d05c      	beq.n	8008be2 <_strtol_l.isra.0+0xfa>
 8008b28:	2b10      	cmp	r3, #16
 8008b2a:	d10c      	bne.n	8008b46 <_strtol_l.isra.0+0x5e>
 8008b2c:	2c30      	cmp	r4, #48	; 0x30
 8008b2e:	d10a      	bne.n	8008b46 <_strtol_l.isra.0+0x5e>
 8008b30:	f89e 4000 	ldrb.w	r4, [lr]
 8008b34:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008b38:	2c58      	cmp	r4, #88	; 0x58
 8008b3a:	d14d      	bne.n	8008bd8 <_strtol_l.isra.0+0xf0>
 8008b3c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8008b40:	2310      	movs	r3, #16
 8008b42:	f10e 0e02 	add.w	lr, lr, #2
 8008b46:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8008b4a:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008b4e:	2600      	movs	r6, #0
 8008b50:	fbbc f9f3 	udiv	r9, ip, r3
 8008b54:	4635      	mov	r5, r6
 8008b56:	fb03 ca19 	mls	sl, r3, r9, ip
 8008b5a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8008b5e:	2f09      	cmp	r7, #9
 8008b60:	d818      	bhi.n	8008b94 <_strtol_l.isra.0+0xac>
 8008b62:	463c      	mov	r4, r7
 8008b64:	42a3      	cmp	r3, r4
 8008b66:	dd24      	ble.n	8008bb2 <_strtol_l.isra.0+0xca>
 8008b68:	2e00      	cmp	r6, #0
 8008b6a:	db1f      	blt.n	8008bac <_strtol_l.isra.0+0xc4>
 8008b6c:	45a9      	cmp	r9, r5
 8008b6e:	d31d      	bcc.n	8008bac <_strtol_l.isra.0+0xc4>
 8008b70:	d101      	bne.n	8008b76 <_strtol_l.isra.0+0x8e>
 8008b72:	45a2      	cmp	sl, r4
 8008b74:	db1a      	blt.n	8008bac <_strtol_l.isra.0+0xc4>
 8008b76:	fb05 4503 	mla	r5, r5, r3, r4
 8008b7a:	2601      	movs	r6, #1
 8008b7c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8008b80:	e7eb      	b.n	8008b5a <_strtol_l.isra.0+0x72>
 8008b82:	2c2b      	cmp	r4, #43	; 0x2b
 8008b84:	bf08      	it	eq
 8008b86:	f89e 4000 	ldrbeq.w	r4, [lr]
 8008b8a:	46a8      	mov	r8, r5
 8008b8c:	bf08      	it	eq
 8008b8e:	f106 0e02 	addeq.w	lr, r6, #2
 8008b92:	e7c7      	b.n	8008b24 <_strtol_l.isra.0+0x3c>
 8008b94:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8008b98:	2f19      	cmp	r7, #25
 8008b9a:	d801      	bhi.n	8008ba0 <_strtol_l.isra.0+0xb8>
 8008b9c:	3c37      	subs	r4, #55	; 0x37
 8008b9e:	e7e1      	b.n	8008b64 <_strtol_l.isra.0+0x7c>
 8008ba0:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8008ba4:	2f19      	cmp	r7, #25
 8008ba6:	d804      	bhi.n	8008bb2 <_strtol_l.isra.0+0xca>
 8008ba8:	3c57      	subs	r4, #87	; 0x57
 8008baa:	e7db      	b.n	8008b64 <_strtol_l.isra.0+0x7c>
 8008bac:	f04f 36ff 	mov.w	r6, #4294967295
 8008bb0:	e7e4      	b.n	8008b7c <_strtol_l.isra.0+0x94>
 8008bb2:	2e00      	cmp	r6, #0
 8008bb4:	da05      	bge.n	8008bc2 <_strtol_l.isra.0+0xda>
 8008bb6:	2322      	movs	r3, #34	; 0x22
 8008bb8:	6003      	str	r3, [r0, #0]
 8008bba:	4665      	mov	r5, ip
 8008bbc:	b942      	cbnz	r2, 8008bd0 <_strtol_l.isra.0+0xe8>
 8008bbe:	4628      	mov	r0, r5
 8008bc0:	e79d      	b.n	8008afe <_strtol_l.isra.0+0x16>
 8008bc2:	f1b8 0f00 	cmp.w	r8, #0
 8008bc6:	d000      	beq.n	8008bca <_strtol_l.isra.0+0xe2>
 8008bc8:	426d      	negs	r5, r5
 8008bca:	2a00      	cmp	r2, #0
 8008bcc:	d0f7      	beq.n	8008bbe <_strtol_l.isra.0+0xd6>
 8008bce:	b10e      	cbz	r6, 8008bd4 <_strtol_l.isra.0+0xec>
 8008bd0:	f10e 31ff 	add.w	r1, lr, #4294967295
 8008bd4:	6011      	str	r1, [r2, #0]
 8008bd6:	e7f2      	b.n	8008bbe <_strtol_l.isra.0+0xd6>
 8008bd8:	2430      	movs	r4, #48	; 0x30
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d1b3      	bne.n	8008b46 <_strtol_l.isra.0+0x5e>
 8008bde:	2308      	movs	r3, #8
 8008be0:	e7b1      	b.n	8008b46 <_strtol_l.isra.0+0x5e>
 8008be2:	2c30      	cmp	r4, #48	; 0x30
 8008be4:	d0a4      	beq.n	8008b30 <_strtol_l.isra.0+0x48>
 8008be6:	230a      	movs	r3, #10
 8008be8:	e7ad      	b.n	8008b46 <_strtol_l.isra.0+0x5e>
 8008bea:	bf00      	nop
 8008bec:	0800c201 	.word	0x0800c201

08008bf0 <_strtol_r>:
 8008bf0:	f7ff bf7a 	b.w	8008ae8 <_strtol_l.isra.0>

08008bf4 <_write_r>:
 8008bf4:	b538      	push	{r3, r4, r5, lr}
 8008bf6:	4d07      	ldr	r5, [pc, #28]	; (8008c14 <_write_r+0x20>)
 8008bf8:	4604      	mov	r4, r0
 8008bfa:	4608      	mov	r0, r1
 8008bfc:	4611      	mov	r1, r2
 8008bfe:	2200      	movs	r2, #0
 8008c00:	602a      	str	r2, [r5, #0]
 8008c02:	461a      	mov	r2, r3
 8008c04:	f7f8 fedd 	bl	80019c2 <_write>
 8008c08:	1c43      	adds	r3, r0, #1
 8008c0a:	d102      	bne.n	8008c12 <_write_r+0x1e>
 8008c0c:	682b      	ldr	r3, [r5, #0]
 8008c0e:	b103      	cbz	r3, 8008c12 <_write_r+0x1e>
 8008c10:	6023      	str	r3, [r4, #0]
 8008c12:	bd38      	pop	{r3, r4, r5, pc}
 8008c14:	200007f8 	.word	0x200007f8

08008c18 <_close_r>:
 8008c18:	b538      	push	{r3, r4, r5, lr}
 8008c1a:	4d06      	ldr	r5, [pc, #24]	; (8008c34 <_close_r+0x1c>)
 8008c1c:	2300      	movs	r3, #0
 8008c1e:	4604      	mov	r4, r0
 8008c20:	4608      	mov	r0, r1
 8008c22:	602b      	str	r3, [r5, #0]
 8008c24:	f7f8 fee9 	bl	80019fa <_close>
 8008c28:	1c43      	adds	r3, r0, #1
 8008c2a:	d102      	bne.n	8008c32 <_close_r+0x1a>
 8008c2c:	682b      	ldr	r3, [r5, #0]
 8008c2e:	b103      	cbz	r3, 8008c32 <_close_r+0x1a>
 8008c30:	6023      	str	r3, [r4, #0]
 8008c32:	bd38      	pop	{r3, r4, r5, pc}
 8008c34:	200007f8 	.word	0x200007f8

08008c38 <quorem>:
 8008c38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c3c:	6903      	ldr	r3, [r0, #16]
 8008c3e:	690c      	ldr	r4, [r1, #16]
 8008c40:	42a3      	cmp	r3, r4
 8008c42:	4607      	mov	r7, r0
 8008c44:	f2c0 8081 	blt.w	8008d4a <quorem+0x112>
 8008c48:	3c01      	subs	r4, #1
 8008c4a:	f101 0814 	add.w	r8, r1, #20
 8008c4e:	f100 0514 	add.w	r5, r0, #20
 8008c52:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008c56:	9301      	str	r3, [sp, #4]
 8008c58:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008c5c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008c60:	3301      	adds	r3, #1
 8008c62:	429a      	cmp	r2, r3
 8008c64:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008c68:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008c6c:	fbb2 f6f3 	udiv	r6, r2, r3
 8008c70:	d331      	bcc.n	8008cd6 <quorem+0x9e>
 8008c72:	f04f 0e00 	mov.w	lr, #0
 8008c76:	4640      	mov	r0, r8
 8008c78:	46ac      	mov	ip, r5
 8008c7a:	46f2      	mov	sl, lr
 8008c7c:	f850 2b04 	ldr.w	r2, [r0], #4
 8008c80:	b293      	uxth	r3, r2
 8008c82:	fb06 e303 	mla	r3, r6, r3, lr
 8008c86:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008c8a:	b29b      	uxth	r3, r3
 8008c8c:	ebaa 0303 	sub.w	r3, sl, r3
 8008c90:	0c12      	lsrs	r2, r2, #16
 8008c92:	f8dc a000 	ldr.w	sl, [ip]
 8008c96:	fb06 e202 	mla	r2, r6, r2, lr
 8008c9a:	fa13 f38a 	uxtah	r3, r3, sl
 8008c9e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008ca2:	fa1f fa82 	uxth.w	sl, r2
 8008ca6:	f8dc 2000 	ldr.w	r2, [ip]
 8008caa:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8008cae:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008cb2:	b29b      	uxth	r3, r3
 8008cb4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008cb8:	4581      	cmp	r9, r0
 8008cba:	f84c 3b04 	str.w	r3, [ip], #4
 8008cbe:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008cc2:	d2db      	bcs.n	8008c7c <quorem+0x44>
 8008cc4:	f855 300b 	ldr.w	r3, [r5, fp]
 8008cc8:	b92b      	cbnz	r3, 8008cd6 <quorem+0x9e>
 8008cca:	9b01      	ldr	r3, [sp, #4]
 8008ccc:	3b04      	subs	r3, #4
 8008cce:	429d      	cmp	r5, r3
 8008cd0:	461a      	mov	r2, r3
 8008cd2:	d32e      	bcc.n	8008d32 <quorem+0xfa>
 8008cd4:	613c      	str	r4, [r7, #16]
 8008cd6:	4638      	mov	r0, r7
 8008cd8:	f001 fc9c 	bl	800a614 <__mcmp>
 8008cdc:	2800      	cmp	r0, #0
 8008cde:	db24      	blt.n	8008d2a <quorem+0xf2>
 8008ce0:	3601      	adds	r6, #1
 8008ce2:	4628      	mov	r0, r5
 8008ce4:	f04f 0c00 	mov.w	ip, #0
 8008ce8:	f858 2b04 	ldr.w	r2, [r8], #4
 8008cec:	f8d0 e000 	ldr.w	lr, [r0]
 8008cf0:	b293      	uxth	r3, r2
 8008cf2:	ebac 0303 	sub.w	r3, ip, r3
 8008cf6:	0c12      	lsrs	r2, r2, #16
 8008cf8:	fa13 f38e 	uxtah	r3, r3, lr
 8008cfc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008d00:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008d04:	b29b      	uxth	r3, r3
 8008d06:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008d0a:	45c1      	cmp	r9, r8
 8008d0c:	f840 3b04 	str.w	r3, [r0], #4
 8008d10:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008d14:	d2e8      	bcs.n	8008ce8 <quorem+0xb0>
 8008d16:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008d1a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008d1e:	b922      	cbnz	r2, 8008d2a <quorem+0xf2>
 8008d20:	3b04      	subs	r3, #4
 8008d22:	429d      	cmp	r5, r3
 8008d24:	461a      	mov	r2, r3
 8008d26:	d30a      	bcc.n	8008d3e <quorem+0x106>
 8008d28:	613c      	str	r4, [r7, #16]
 8008d2a:	4630      	mov	r0, r6
 8008d2c:	b003      	add	sp, #12
 8008d2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d32:	6812      	ldr	r2, [r2, #0]
 8008d34:	3b04      	subs	r3, #4
 8008d36:	2a00      	cmp	r2, #0
 8008d38:	d1cc      	bne.n	8008cd4 <quorem+0x9c>
 8008d3a:	3c01      	subs	r4, #1
 8008d3c:	e7c7      	b.n	8008cce <quorem+0x96>
 8008d3e:	6812      	ldr	r2, [r2, #0]
 8008d40:	3b04      	subs	r3, #4
 8008d42:	2a00      	cmp	r2, #0
 8008d44:	d1f0      	bne.n	8008d28 <quorem+0xf0>
 8008d46:	3c01      	subs	r4, #1
 8008d48:	e7eb      	b.n	8008d22 <quorem+0xea>
 8008d4a:	2000      	movs	r0, #0
 8008d4c:	e7ee      	b.n	8008d2c <quorem+0xf4>
	...

08008d50 <_dtoa_r>:
 8008d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d54:	ed2d 8b02 	vpush	{d8}
 8008d58:	ec57 6b10 	vmov	r6, r7, d0
 8008d5c:	b095      	sub	sp, #84	; 0x54
 8008d5e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008d60:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008d64:	9105      	str	r1, [sp, #20]
 8008d66:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8008d6a:	4604      	mov	r4, r0
 8008d6c:	9209      	str	r2, [sp, #36]	; 0x24
 8008d6e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008d70:	b975      	cbnz	r5, 8008d90 <_dtoa_r+0x40>
 8008d72:	2010      	movs	r0, #16
 8008d74:	f001 f95e 	bl	800a034 <malloc>
 8008d78:	4602      	mov	r2, r0
 8008d7a:	6260      	str	r0, [r4, #36]	; 0x24
 8008d7c:	b920      	cbnz	r0, 8008d88 <_dtoa_r+0x38>
 8008d7e:	4bb2      	ldr	r3, [pc, #712]	; (8009048 <_dtoa_r+0x2f8>)
 8008d80:	21ea      	movs	r1, #234	; 0xea
 8008d82:	48b2      	ldr	r0, [pc, #712]	; (800904c <_dtoa_r+0x2fc>)
 8008d84:	f002 fcaa 	bl	800b6dc <__assert_func>
 8008d88:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008d8c:	6005      	str	r5, [r0, #0]
 8008d8e:	60c5      	str	r5, [r0, #12]
 8008d90:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008d92:	6819      	ldr	r1, [r3, #0]
 8008d94:	b151      	cbz	r1, 8008dac <_dtoa_r+0x5c>
 8008d96:	685a      	ldr	r2, [r3, #4]
 8008d98:	604a      	str	r2, [r1, #4]
 8008d9a:	2301      	movs	r3, #1
 8008d9c:	4093      	lsls	r3, r2
 8008d9e:	608b      	str	r3, [r1, #8]
 8008da0:	4620      	mov	r0, r4
 8008da2:	f001 f9af 	bl	800a104 <_Bfree>
 8008da6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008da8:	2200      	movs	r2, #0
 8008daa:	601a      	str	r2, [r3, #0]
 8008dac:	1e3b      	subs	r3, r7, #0
 8008dae:	bfb9      	ittee	lt
 8008db0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008db4:	9303      	strlt	r3, [sp, #12]
 8008db6:	2300      	movge	r3, #0
 8008db8:	f8c8 3000 	strge.w	r3, [r8]
 8008dbc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8008dc0:	4ba3      	ldr	r3, [pc, #652]	; (8009050 <_dtoa_r+0x300>)
 8008dc2:	bfbc      	itt	lt
 8008dc4:	2201      	movlt	r2, #1
 8008dc6:	f8c8 2000 	strlt.w	r2, [r8]
 8008dca:	ea33 0309 	bics.w	r3, r3, r9
 8008dce:	d11b      	bne.n	8008e08 <_dtoa_r+0xb8>
 8008dd0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008dd2:	f242 730f 	movw	r3, #9999	; 0x270f
 8008dd6:	6013      	str	r3, [r2, #0]
 8008dd8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008ddc:	4333      	orrs	r3, r6
 8008dde:	f000 857a 	beq.w	80098d6 <_dtoa_r+0xb86>
 8008de2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008de4:	b963      	cbnz	r3, 8008e00 <_dtoa_r+0xb0>
 8008de6:	4b9b      	ldr	r3, [pc, #620]	; (8009054 <_dtoa_r+0x304>)
 8008de8:	e024      	b.n	8008e34 <_dtoa_r+0xe4>
 8008dea:	4b9b      	ldr	r3, [pc, #620]	; (8009058 <_dtoa_r+0x308>)
 8008dec:	9300      	str	r3, [sp, #0]
 8008dee:	3308      	adds	r3, #8
 8008df0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008df2:	6013      	str	r3, [r2, #0]
 8008df4:	9800      	ldr	r0, [sp, #0]
 8008df6:	b015      	add	sp, #84	; 0x54
 8008df8:	ecbd 8b02 	vpop	{d8}
 8008dfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e00:	4b94      	ldr	r3, [pc, #592]	; (8009054 <_dtoa_r+0x304>)
 8008e02:	9300      	str	r3, [sp, #0]
 8008e04:	3303      	adds	r3, #3
 8008e06:	e7f3      	b.n	8008df0 <_dtoa_r+0xa0>
 8008e08:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008e0c:	2200      	movs	r2, #0
 8008e0e:	ec51 0b17 	vmov	r0, r1, d7
 8008e12:	2300      	movs	r3, #0
 8008e14:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8008e18:	f7f7 fe76 	bl	8000b08 <__aeabi_dcmpeq>
 8008e1c:	4680      	mov	r8, r0
 8008e1e:	b158      	cbz	r0, 8008e38 <_dtoa_r+0xe8>
 8008e20:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008e22:	2301      	movs	r3, #1
 8008e24:	6013      	str	r3, [r2, #0]
 8008e26:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	f000 8551 	beq.w	80098d0 <_dtoa_r+0xb80>
 8008e2e:	488b      	ldr	r0, [pc, #556]	; (800905c <_dtoa_r+0x30c>)
 8008e30:	6018      	str	r0, [r3, #0]
 8008e32:	1e43      	subs	r3, r0, #1
 8008e34:	9300      	str	r3, [sp, #0]
 8008e36:	e7dd      	b.n	8008df4 <_dtoa_r+0xa4>
 8008e38:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8008e3c:	aa12      	add	r2, sp, #72	; 0x48
 8008e3e:	a913      	add	r1, sp, #76	; 0x4c
 8008e40:	4620      	mov	r0, r4
 8008e42:	f001 fd07 	bl	800a854 <__d2b>
 8008e46:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008e4a:	4683      	mov	fp, r0
 8008e4c:	2d00      	cmp	r5, #0
 8008e4e:	d07c      	beq.n	8008f4a <_dtoa_r+0x1fa>
 8008e50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e52:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8008e56:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008e5a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8008e5e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008e62:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8008e66:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008e6a:	4b7d      	ldr	r3, [pc, #500]	; (8009060 <_dtoa_r+0x310>)
 8008e6c:	2200      	movs	r2, #0
 8008e6e:	4630      	mov	r0, r6
 8008e70:	4639      	mov	r1, r7
 8008e72:	f7f7 fa29 	bl	80002c8 <__aeabi_dsub>
 8008e76:	a36e      	add	r3, pc, #440	; (adr r3, 8009030 <_dtoa_r+0x2e0>)
 8008e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e7c:	f7f7 fbdc 	bl	8000638 <__aeabi_dmul>
 8008e80:	a36d      	add	r3, pc, #436	; (adr r3, 8009038 <_dtoa_r+0x2e8>)
 8008e82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e86:	f7f7 fa21 	bl	80002cc <__adddf3>
 8008e8a:	4606      	mov	r6, r0
 8008e8c:	4628      	mov	r0, r5
 8008e8e:	460f      	mov	r7, r1
 8008e90:	f7f7 fb68 	bl	8000564 <__aeabi_i2d>
 8008e94:	a36a      	add	r3, pc, #424	; (adr r3, 8009040 <_dtoa_r+0x2f0>)
 8008e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e9a:	f7f7 fbcd 	bl	8000638 <__aeabi_dmul>
 8008e9e:	4602      	mov	r2, r0
 8008ea0:	460b      	mov	r3, r1
 8008ea2:	4630      	mov	r0, r6
 8008ea4:	4639      	mov	r1, r7
 8008ea6:	f7f7 fa11 	bl	80002cc <__adddf3>
 8008eaa:	4606      	mov	r6, r0
 8008eac:	460f      	mov	r7, r1
 8008eae:	f7f7 fe73 	bl	8000b98 <__aeabi_d2iz>
 8008eb2:	2200      	movs	r2, #0
 8008eb4:	4682      	mov	sl, r0
 8008eb6:	2300      	movs	r3, #0
 8008eb8:	4630      	mov	r0, r6
 8008eba:	4639      	mov	r1, r7
 8008ebc:	f7f7 fe2e 	bl	8000b1c <__aeabi_dcmplt>
 8008ec0:	b148      	cbz	r0, 8008ed6 <_dtoa_r+0x186>
 8008ec2:	4650      	mov	r0, sl
 8008ec4:	f7f7 fb4e 	bl	8000564 <__aeabi_i2d>
 8008ec8:	4632      	mov	r2, r6
 8008eca:	463b      	mov	r3, r7
 8008ecc:	f7f7 fe1c 	bl	8000b08 <__aeabi_dcmpeq>
 8008ed0:	b908      	cbnz	r0, 8008ed6 <_dtoa_r+0x186>
 8008ed2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008ed6:	f1ba 0f16 	cmp.w	sl, #22
 8008eda:	d854      	bhi.n	8008f86 <_dtoa_r+0x236>
 8008edc:	4b61      	ldr	r3, [pc, #388]	; (8009064 <_dtoa_r+0x314>)
 8008ede:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ee6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008eea:	f7f7 fe17 	bl	8000b1c <__aeabi_dcmplt>
 8008eee:	2800      	cmp	r0, #0
 8008ef0:	d04b      	beq.n	8008f8a <_dtoa_r+0x23a>
 8008ef2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008ef6:	2300      	movs	r3, #0
 8008ef8:	930e      	str	r3, [sp, #56]	; 0x38
 8008efa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008efc:	1b5d      	subs	r5, r3, r5
 8008efe:	1e6b      	subs	r3, r5, #1
 8008f00:	9304      	str	r3, [sp, #16]
 8008f02:	bf43      	ittte	mi
 8008f04:	2300      	movmi	r3, #0
 8008f06:	f1c5 0801 	rsbmi	r8, r5, #1
 8008f0a:	9304      	strmi	r3, [sp, #16]
 8008f0c:	f04f 0800 	movpl.w	r8, #0
 8008f10:	f1ba 0f00 	cmp.w	sl, #0
 8008f14:	db3b      	blt.n	8008f8e <_dtoa_r+0x23e>
 8008f16:	9b04      	ldr	r3, [sp, #16]
 8008f18:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8008f1c:	4453      	add	r3, sl
 8008f1e:	9304      	str	r3, [sp, #16]
 8008f20:	2300      	movs	r3, #0
 8008f22:	9306      	str	r3, [sp, #24]
 8008f24:	9b05      	ldr	r3, [sp, #20]
 8008f26:	2b09      	cmp	r3, #9
 8008f28:	d869      	bhi.n	8008ffe <_dtoa_r+0x2ae>
 8008f2a:	2b05      	cmp	r3, #5
 8008f2c:	bfc4      	itt	gt
 8008f2e:	3b04      	subgt	r3, #4
 8008f30:	9305      	strgt	r3, [sp, #20]
 8008f32:	9b05      	ldr	r3, [sp, #20]
 8008f34:	f1a3 0302 	sub.w	r3, r3, #2
 8008f38:	bfcc      	ite	gt
 8008f3a:	2500      	movgt	r5, #0
 8008f3c:	2501      	movle	r5, #1
 8008f3e:	2b03      	cmp	r3, #3
 8008f40:	d869      	bhi.n	8009016 <_dtoa_r+0x2c6>
 8008f42:	e8df f003 	tbb	[pc, r3]
 8008f46:	4e2c      	.short	0x4e2c
 8008f48:	5a4c      	.short	0x5a4c
 8008f4a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8008f4e:	441d      	add	r5, r3
 8008f50:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008f54:	2b20      	cmp	r3, #32
 8008f56:	bfc1      	itttt	gt
 8008f58:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008f5c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008f60:	fa09 f303 	lslgt.w	r3, r9, r3
 8008f64:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008f68:	bfda      	itte	le
 8008f6a:	f1c3 0320 	rsble	r3, r3, #32
 8008f6e:	fa06 f003 	lslle.w	r0, r6, r3
 8008f72:	4318      	orrgt	r0, r3
 8008f74:	f7f7 fae6 	bl	8000544 <__aeabi_ui2d>
 8008f78:	2301      	movs	r3, #1
 8008f7a:	4606      	mov	r6, r0
 8008f7c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008f80:	3d01      	subs	r5, #1
 8008f82:	9310      	str	r3, [sp, #64]	; 0x40
 8008f84:	e771      	b.n	8008e6a <_dtoa_r+0x11a>
 8008f86:	2301      	movs	r3, #1
 8008f88:	e7b6      	b.n	8008ef8 <_dtoa_r+0x1a8>
 8008f8a:	900e      	str	r0, [sp, #56]	; 0x38
 8008f8c:	e7b5      	b.n	8008efa <_dtoa_r+0x1aa>
 8008f8e:	f1ca 0300 	rsb	r3, sl, #0
 8008f92:	9306      	str	r3, [sp, #24]
 8008f94:	2300      	movs	r3, #0
 8008f96:	eba8 080a 	sub.w	r8, r8, sl
 8008f9a:	930d      	str	r3, [sp, #52]	; 0x34
 8008f9c:	e7c2      	b.n	8008f24 <_dtoa_r+0x1d4>
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	9308      	str	r3, [sp, #32]
 8008fa2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	dc39      	bgt.n	800901c <_dtoa_r+0x2cc>
 8008fa8:	f04f 0901 	mov.w	r9, #1
 8008fac:	f8cd 9004 	str.w	r9, [sp, #4]
 8008fb0:	464b      	mov	r3, r9
 8008fb2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8008fb6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008fb8:	2200      	movs	r2, #0
 8008fba:	6042      	str	r2, [r0, #4]
 8008fbc:	2204      	movs	r2, #4
 8008fbe:	f102 0614 	add.w	r6, r2, #20
 8008fc2:	429e      	cmp	r6, r3
 8008fc4:	6841      	ldr	r1, [r0, #4]
 8008fc6:	d92f      	bls.n	8009028 <_dtoa_r+0x2d8>
 8008fc8:	4620      	mov	r0, r4
 8008fca:	f001 f85b 	bl	800a084 <_Balloc>
 8008fce:	9000      	str	r0, [sp, #0]
 8008fd0:	2800      	cmp	r0, #0
 8008fd2:	d14b      	bne.n	800906c <_dtoa_r+0x31c>
 8008fd4:	4b24      	ldr	r3, [pc, #144]	; (8009068 <_dtoa_r+0x318>)
 8008fd6:	4602      	mov	r2, r0
 8008fd8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008fdc:	e6d1      	b.n	8008d82 <_dtoa_r+0x32>
 8008fde:	2301      	movs	r3, #1
 8008fe0:	e7de      	b.n	8008fa0 <_dtoa_r+0x250>
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	9308      	str	r3, [sp, #32]
 8008fe6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fe8:	eb0a 0903 	add.w	r9, sl, r3
 8008fec:	f109 0301 	add.w	r3, r9, #1
 8008ff0:	2b01      	cmp	r3, #1
 8008ff2:	9301      	str	r3, [sp, #4]
 8008ff4:	bfb8      	it	lt
 8008ff6:	2301      	movlt	r3, #1
 8008ff8:	e7dd      	b.n	8008fb6 <_dtoa_r+0x266>
 8008ffa:	2301      	movs	r3, #1
 8008ffc:	e7f2      	b.n	8008fe4 <_dtoa_r+0x294>
 8008ffe:	2501      	movs	r5, #1
 8009000:	2300      	movs	r3, #0
 8009002:	9305      	str	r3, [sp, #20]
 8009004:	9508      	str	r5, [sp, #32]
 8009006:	f04f 39ff 	mov.w	r9, #4294967295
 800900a:	2200      	movs	r2, #0
 800900c:	f8cd 9004 	str.w	r9, [sp, #4]
 8009010:	2312      	movs	r3, #18
 8009012:	9209      	str	r2, [sp, #36]	; 0x24
 8009014:	e7cf      	b.n	8008fb6 <_dtoa_r+0x266>
 8009016:	2301      	movs	r3, #1
 8009018:	9308      	str	r3, [sp, #32]
 800901a:	e7f4      	b.n	8009006 <_dtoa_r+0x2b6>
 800901c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8009020:	f8cd 9004 	str.w	r9, [sp, #4]
 8009024:	464b      	mov	r3, r9
 8009026:	e7c6      	b.n	8008fb6 <_dtoa_r+0x266>
 8009028:	3101      	adds	r1, #1
 800902a:	6041      	str	r1, [r0, #4]
 800902c:	0052      	lsls	r2, r2, #1
 800902e:	e7c6      	b.n	8008fbe <_dtoa_r+0x26e>
 8009030:	636f4361 	.word	0x636f4361
 8009034:	3fd287a7 	.word	0x3fd287a7
 8009038:	8b60c8b3 	.word	0x8b60c8b3
 800903c:	3fc68a28 	.word	0x3fc68a28
 8009040:	509f79fb 	.word	0x509f79fb
 8009044:	3fd34413 	.word	0x3fd34413
 8009048:	0800c30e 	.word	0x0800c30e
 800904c:	0800c325 	.word	0x0800c325
 8009050:	7ff00000 	.word	0x7ff00000
 8009054:	0800c30a 	.word	0x0800c30a
 8009058:	0800c301 	.word	0x0800c301
 800905c:	0800c58a 	.word	0x0800c58a
 8009060:	3ff80000 	.word	0x3ff80000
 8009064:	0800c4a0 	.word	0x0800c4a0
 8009068:	0800c384 	.word	0x0800c384
 800906c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800906e:	9a00      	ldr	r2, [sp, #0]
 8009070:	601a      	str	r2, [r3, #0]
 8009072:	9b01      	ldr	r3, [sp, #4]
 8009074:	2b0e      	cmp	r3, #14
 8009076:	f200 80ad 	bhi.w	80091d4 <_dtoa_r+0x484>
 800907a:	2d00      	cmp	r5, #0
 800907c:	f000 80aa 	beq.w	80091d4 <_dtoa_r+0x484>
 8009080:	f1ba 0f00 	cmp.w	sl, #0
 8009084:	dd36      	ble.n	80090f4 <_dtoa_r+0x3a4>
 8009086:	4ac3      	ldr	r2, [pc, #780]	; (8009394 <_dtoa_r+0x644>)
 8009088:	f00a 030f 	and.w	r3, sl, #15
 800908c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009090:	ed93 7b00 	vldr	d7, [r3]
 8009094:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8009098:	ea4f 172a 	mov.w	r7, sl, asr #4
 800909c:	eeb0 8a47 	vmov.f32	s16, s14
 80090a0:	eef0 8a67 	vmov.f32	s17, s15
 80090a4:	d016      	beq.n	80090d4 <_dtoa_r+0x384>
 80090a6:	4bbc      	ldr	r3, [pc, #752]	; (8009398 <_dtoa_r+0x648>)
 80090a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80090ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80090b0:	f7f7 fbec 	bl	800088c <__aeabi_ddiv>
 80090b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80090b8:	f007 070f 	and.w	r7, r7, #15
 80090bc:	2503      	movs	r5, #3
 80090be:	4eb6      	ldr	r6, [pc, #728]	; (8009398 <_dtoa_r+0x648>)
 80090c0:	b957      	cbnz	r7, 80090d8 <_dtoa_r+0x388>
 80090c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80090c6:	ec53 2b18 	vmov	r2, r3, d8
 80090ca:	f7f7 fbdf 	bl	800088c <__aeabi_ddiv>
 80090ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80090d2:	e029      	b.n	8009128 <_dtoa_r+0x3d8>
 80090d4:	2502      	movs	r5, #2
 80090d6:	e7f2      	b.n	80090be <_dtoa_r+0x36e>
 80090d8:	07f9      	lsls	r1, r7, #31
 80090da:	d508      	bpl.n	80090ee <_dtoa_r+0x39e>
 80090dc:	ec51 0b18 	vmov	r0, r1, d8
 80090e0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80090e4:	f7f7 faa8 	bl	8000638 <__aeabi_dmul>
 80090e8:	ec41 0b18 	vmov	d8, r0, r1
 80090ec:	3501      	adds	r5, #1
 80090ee:	107f      	asrs	r7, r7, #1
 80090f0:	3608      	adds	r6, #8
 80090f2:	e7e5      	b.n	80090c0 <_dtoa_r+0x370>
 80090f4:	f000 80a6 	beq.w	8009244 <_dtoa_r+0x4f4>
 80090f8:	f1ca 0600 	rsb	r6, sl, #0
 80090fc:	4ba5      	ldr	r3, [pc, #660]	; (8009394 <_dtoa_r+0x644>)
 80090fe:	4fa6      	ldr	r7, [pc, #664]	; (8009398 <_dtoa_r+0x648>)
 8009100:	f006 020f 	and.w	r2, r6, #15
 8009104:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800910c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009110:	f7f7 fa92 	bl	8000638 <__aeabi_dmul>
 8009114:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009118:	1136      	asrs	r6, r6, #4
 800911a:	2300      	movs	r3, #0
 800911c:	2502      	movs	r5, #2
 800911e:	2e00      	cmp	r6, #0
 8009120:	f040 8085 	bne.w	800922e <_dtoa_r+0x4de>
 8009124:	2b00      	cmp	r3, #0
 8009126:	d1d2      	bne.n	80090ce <_dtoa_r+0x37e>
 8009128:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800912a:	2b00      	cmp	r3, #0
 800912c:	f000 808c 	beq.w	8009248 <_dtoa_r+0x4f8>
 8009130:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009134:	4b99      	ldr	r3, [pc, #612]	; (800939c <_dtoa_r+0x64c>)
 8009136:	2200      	movs	r2, #0
 8009138:	4630      	mov	r0, r6
 800913a:	4639      	mov	r1, r7
 800913c:	f7f7 fcee 	bl	8000b1c <__aeabi_dcmplt>
 8009140:	2800      	cmp	r0, #0
 8009142:	f000 8081 	beq.w	8009248 <_dtoa_r+0x4f8>
 8009146:	9b01      	ldr	r3, [sp, #4]
 8009148:	2b00      	cmp	r3, #0
 800914a:	d07d      	beq.n	8009248 <_dtoa_r+0x4f8>
 800914c:	f1b9 0f00 	cmp.w	r9, #0
 8009150:	dd3c      	ble.n	80091cc <_dtoa_r+0x47c>
 8009152:	f10a 33ff 	add.w	r3, sl, #4294967295
 8009156:	9307      	str	r3, [sp, #28]
 8009158:	2200      	movs	r2, #0
 800915a:	4b91      	ldr	r3, [pc, #580]	; (80093a0 <_dtoa_r+0x650>)
 800915c:	4630      	mov	r0, r6
 800915e:	4639      	mov	r1, r7
 8009160:	f7f7 fa6a 	bl	8000638 <__aeabi_dmul>
 8009164:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009168:	3501      	adds	r5, #1
 800916a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800916e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009172:	4628      	mov	r0, r5
 8009174:	f7f7 f9f6 	bl	8000564 <__aeabi_i2d>
 8009178:	4632      	mov	r2, r6
 800917a:	463b      	mov	r3, r7
 800917c:	f7f7 fa5c 	bl	8000638 <__aeabi_dmul>
 8009180:	4b88      	ldr	r3, [pc, #544]	; (80093a4 <_dtoa_r+0x654>)
 8009182:	2200      	movs	r2, #0
 8009184:	f7f7 f8a2 	bl	80002cc <__adddf3>
 8009188:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800918c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009190:	9303      	str	r3, [sp, #12]
 8009192:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009194:	2b00      	cmp	r3, #0
 8009196:	d15c      	bne.n	8009252 <_dtoa_r+0x502>
 8009198:	4b83      	ldr	r3, [pc, #524]	; (80093a8 <_dtoa_r+0x658>)
 800919a:	2200      	movs	r2, #0
 800919c:	4630      	mov	r0, r6
 800919e:	4639      	mov	r1, r7
 80091a0:	f7f7 f892 	bl	80002c8 <__aeabi_dsub>
 80091a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80091a8:	4606      	mov	r6, r0
 80091aa:	460f      	mov	r7, r1
 80091ac:	f7f7 fcd4 	bl	8000b58 <__aeabi_dcmpgt>
 80091b0:	2800      	cmp	r0, #0
 80091b2:	f040 8296 	bne.w	80096e2 <_dtoa_r+0x992>
 80091b6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80091ba:	4630      	mov	r0, r6
 80091bc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80091c0:	4639      	mov	r1, r7
 80091c2:	f7f7 fcab 	bl	8000b1c <__aeabi_dcmplt>
 80091c6:	2800      	cmp	r0, #0
 80091c8:	f040 8288 	bne.w	80096dc <_dtoa_r+0x98c>
 80091cc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80091d0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80091d4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	f2c0 8158 	blt.w	800948c <_dtoa_r+0x73c>
 80091dc:	f1ba 0f0e 	cmp.w	sl, #14
 80091e0:	f300 8154 	bgt.w	800948c <_dtoa_r+0x73c>
 80091e4:	4b6b      	ldr	r3, [pc, #428]	; (8009394 <_dtoa_r+0x644>)
 80091e6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80091ea:	e9d3 8900 	ldrd	r8, r9, [r3]
 80091ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	f280 80e3 	bge.w	80093bc <_dtoa_r+0x66c>
 80091f6:	9b01      	ldr	r3, [sp, #4]
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	f300 80df 	bgt.w	80093bc <_dtoa_r+0x66c>
 80091fe:	f040 826d 	bne.w	80096dc <_dtoa_r+0x98c>
 8009202:	4b69      	ldr	r3, [pc, #420]	; (80093a8 <_dtoa_r+0x658>)
 8009204:	2200      	movs	r2, #0
 8009206:	4640      	mov	r0, r8
 8009208:	4649      	mov	r1, r9
 800920a:	f7f7 fa15 	bl	8000638 <__aeabi_dmul>
 800920e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009212:	f7f7 fc97 	bl	8000b44 <__aeabi_dcmpge>
 8009216:	9e01      	ldr	r6, [sp, #4]
 8009218:	4637      	mov	r7, r6
 800921a:	2800      	cmp	r0, #0
 800921c:	f040 8243 	bne.w	80096a6 <_dtoa_r+0x956>
 8009220:	9d00      	ldr	r5, [sp, #0]
 8009222:	2331      	movs	r3, #49	; 0x31
 8009224:	f805 3b01 	strb.w	r3, [r5], #1
 8009228:	f10a 0a01 	add.w	sl, sl, #1
 800922c:	e23f      	b.n	80096ae <_dtoa_r+0x95e>
 800922e:	07f2      	lsls	r2, r6, #31
 8009230:	d505      	bpl.n	800923e <_dtoa_r+0x4ee>
 8009232:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009236:	f7f7 f9ff 	bl	8000638 <__aeabi_dmul>
 800923a:	3501      	adds	r5, #1
 800923c:	2301      	movs	r3, #1
 800923e:	1076      	asrs	r6, r6, #1
 8009240:	3708      	adds	r7, #8
 8009242:	e76c      	b.n	800911e <_dtoa_r+0x3ce>
 8009244:	2502      	movs	r5, #2
 8009246:	e76f      	b.n	8009128 <_dtoa_r+0x3d8>
 8009248:	9b01      	ldr	r3, [sp, #4]
 800924a:	f8cd a01c 	str.w	sl, [sp, #28]
 800924e:	930c      	str	r3, [sp, #48]	; 0x30
 8009250:	e78d      	b.n	800916e <_dtoa_r+0x41e>
 8009252:	9900      	ldr	r1, [sp, #0]
 8009254:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009256:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009258:	4b4e      	ldr	r3, [pc, #312]	; (8009394 <_dtoa_r+0x644>)
 800925a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800925e:	4401      	add	r1, r0
 8009260:	9102      	str	r1, [sp, #8]
 8009262:	9908      	ldr	r1, [sp, #32]
 8009264:	eeb0 8a47 	vmov.f32	s16, s14
 8009268:	eef0 8a67 	vmov.f32	s17, s15
 800926c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009270:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009274:	2900      	cmp	r1, #0
 8009276:	d045      	beq.n	8009304 <_dtoa_r+0x5b4>
 8009278:	494c      	ldr	r1, [pc, #304]	; (80093ac <_dtoa_r+0x65c>)
 800927a:	2000      	movs	r0, #0
 800927c:	f7f7 fb06 	bl	800088c <__aeabi_ddiv>
 8009280:	ec53 2b18 	vmov	r2, r3, d8
 8009284:	f7f7 f820 	bl	80002c8 <__aeabi_dsub>
 8009288:	9d00      	ldr	r5, [sp, #0]
 800928a:	ec41 0b18 	vmov	d8, r0, r1
 800928e:	4639      	mov	r1, r7
 8009290:	4630      	mov	r0, r6
 8009292:	f7f7 fc81 	bl	8000b98 <__aeabi_d2iz>
 8009296:	900c      	str	r0, [sp, #48]	; 0x30
 8009298:	f7f7 f964 	bl	8000564 <__aeabi_i2d>
 800929c:	4602      	mov	r2, r0
 800929e:	460b      	mov	r3, r1
 80092a0:	4630      	mov	r0, r6
 80092a2:	4639      	mov	r1, r7
 80092a4:	f7f7 f810 	bl	80002c8 <__aeabi_dsub>
 80092a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80092aa:	3330      	adds	r3, #48	; 0x30
 80092ac:	f805 3b01 	strb.w	r3, [r5], #1
 80092b0:	ec53 2b18 	vmov	r2, r3, d8
 80092b4:	4606      	mov	r6, r0
 80092b6:	460f      	mov	r7, r1
 80092b8:	f7f7 fc30 	bl	8000b1c <__aeabi_dcmplt>
 80092bc:	2800      	cmp	r0, #0
 80092be:	d165      	bne.n	800938c <_dtoa_r+0x63c>
 80092c0:	4632      	mov	r2, r6
 80092c2:	463b      	mov	r3, r7
 80092c4:	4935      	ldr	r1, [pc, #212]	; (800939c <_dtoa_r+0x64c>)
 80092c6:	2000      	movs	r0, #0
 80092c8:	f7f6 fffe 	bl	80002c8 <__aeabi_dsub>
 80092cc:	ec53 2b18 	vmov	r2, r3, d8
 80092d0:	f7f7 fc24 	bl	8000b1c <__aeabi_dcmplt>
 80092d4:	2800      	cmp	r0, #0
 80092d6:	f040 80b9 	bne.w	800944c <_dtoa_r+0x6fc>
 80092da:	9b02      	ldr	r3, [sp, #8]
 80092dc:	429d      	cmp	r5, r3
 80092de:	f43f af75 	beq.w	80091cc <_dtoa_r+0x47c>
 80092e2:	4b2f      	ldr	r3, [pc, #188]	; (80093a0 <_dtoa_r+0x650>)
 80092e4:	ec51 0b18 	vmov	r0, r1, d8
 80092e8:	2200      	movs	r2, #0
 80092ea:	f7f7 f9a5 	bl	8000638 <__aeabi_dmul>
 80092ee:	4b2c      	ldr	r3, [pc, #176]	; (80093a0 <_dtoa_r+0x650>)
 80092f0:	ec41 0b18 	vmov	d8, r0, r1
 80092f4:	2200      	movs	r2, #0
 80092f6:	4630      	mov	r0, r6
 80092f8:	4639      	mov	r1, r7
 80092fa:	f7f7 f99d 	bl	8000638 <__aeabi_dmul>
 80092fe:	4606      	mov	r6, r0
 8009300:	460f      	mov	r7, r1
 8009302:	e7c4      	b.n	800928e <_dtoa_r+0x53e>
 8009304:	ec51 0b17 	vmov	r0, r1, d7
 8009308:	f7f7 f996 	bl	8000638 <__aeabi_dmul>
 800930c:	9b02      	ldr	r3, [sp, #8]
 800930e:	9d00      	ldr	r5, [sp, #0]
 8009310:	930c      	str	r3, [sp, #48]	; 0x30
 8009312:	ec41 0b18 	vmov	d8, r0, r1
 8009316:	4639      	mov	r1, r7
 8009318:	4630      	mov	r0, r6
 800931a:	f7f7 fc3d 	bl	8000b98 <__aeabi_d2iz>
 800931e:	9011      	str	r0, [sp, #68]	; 0x44
 8009320:	f7f7 f920 	bl	8000564 <__aeabi_i2d>
 8009324:	4602      	mov	r2, r0
 8009326:	460b      	mov	r3, r1
 8009328:	4630      	mov	r0, r6
 800932a:	4639      	mov	r1, r7
 800932c:	f7f6 ffcc 	bl	80002c8 <__aeabi_dsub>
 8009330:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009332:	3330      	adds	r3, #48	; 0x30
 8009334:	f805 3b01 	strb.w	r3, [r5], #1
 8009338:	9b02      	ldr	r3, [sp, #8]
 800933a:	429d      	cmp	r5, r3
 800933c:	4606      	mov	r6, r0
 800933e:	460f      	mov	r7, r1
 8009340:	f04f 0200 	mov.w	r2, #0
 8009344:	d134      	bne.n	80093b0 <_dtoa_r+0x660>
 8009346:	4b19      	ldr	r3, [pc, #100]	; (80093ac <_dtoa_r+0x65c>)
 8009348:	ec51 0b18 	vmov	r0, r1, d8
 800934c:	f7f6 ffbe 	bl	80002cc <__adddf3>
 8009350:	4602      	mov	r2, r0
 8009352:	460b      	mov	r3, r1
 8009354:	4630      	mov	r0, r6
 8009356:	4639      	mov	r1, r7
 8009358:	f7f7 fbfe 	bl	8000b58 <__aeabi_dcmpgt>
 800935c:	2800      	cmp	r0, #0
 800935e:	d175      	bne.n	800944c <_dtoa_r+0x6fc>
 8009360:	ec53 2b18 	vmov	r2, r3, d8
 8009364:	4911      	ldr	r1, [pc, #68]	; (80093ac <_dtoa_r+0x65c>)
 8009366:	2000      	movs	r0, #0
 8009368:	f7f6 ffae 	bl	80002c8 <__aeabi_dsub>
 800936c:	4602      	mov	r2, r0
 800936e:	460b      	mov	r3, r1
 8009370:	4630      	mov	r0, r6
 8009372:	4639      	mov	r1, r7
 8009374:	f7f7 fbd2 	bl	8000b1c <__aeabi_dcmplt>
 8009378:	2800      	cmp	r0, #0
 800937a:	f43f af27 	beq.w	80091cc <_dtoa_r+0x47c>
 800937e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009380:	1e6b      	subs	r3, r5, #1
 8009382:	930c      	str	r3, [sp, #48]	; 0x30
 8009384:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009388:	2b30      	cmp	r3, #48	; 0x30
 800938a:	d0f8      	beq.n	800937e <_dtoa_r+0x62e>
 800938c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8009390:	e04a      	b.n	8009428 <_dtoa_r+0x6d8>
 8009392:	bf00      	nop
 8009394:	0800c4a0 	.word	0x0800c4a0
 8009398:	0800c478 	.word	0x0800c478
 800939c:	3ff00000 	.word	0x3ff00000
 80093a0:	40240000 	.word	0x40240000
 80093a4:	401c0000 	.word	0x401c0000
 80093a8:	40140000 	.word	0x40140000
 80093ac:	3fe00000 	.word	0x3fe00000
 80093b0:	4baf      	ldr	r3, [pc, #700]	; (8009670 <_dtoa_r+0x920>)
 80093b2:	f7f7 f941 	bl	8000638 <__aeabi_dmul>
 80093b6:	4606      	mov	r6, r0
 80093b8:	460f      	mov	r7, r1
 80093ba:	e7ac      	b.n	8009316 <_dtoa_r+0x5c6>
 80093bc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80093c0:	9d00      	ldr	r5, [sp, #0]
 80093c2:	4642      	mov	r2, r8
 80093c4:	464b      	mov	r3, r9
 80093c6:	4630      	mov	r0, r6
 80093c8:	4639      	mov	r1, r7
 80093ca:	f7f7 fa5f 	bl	800088c <__aeabi_ddiv>
 80093ce:	f7f7 fbe3 	bl	8000b98 <__aeabi_d2iz>
 80093d2:	9002      	str	r0, [sp, #8]
 80093d4:	f7f7 f8c6 	bl	8000564 <__aeabi_i2d>
 80093d8:	4642      	mov	r2, r8
 80093da:	464b      	mov	r3, r9
 80093dc:	f7f7 f92c 	bl	8000638 <__aeabi_dmul>
 80093e0:	4602      	mov	r2, r0
 80093e2:	460b      	mov	r3, r1
 80093e4:	4630      	mov	r0, r6
 80093e6:	4639      	mov	r1, r7
 80093e8:	f7f6 ff6e 	bl	80002c8 <__aeabi_dsub>
 80093ec:	9e02      	ldr	r6, [sp, #8]
 80093ee:	9f01      	ldr	r7, [sp, #4]
 80093f0:	3630      	adds	r6, #48	; 0x30
 80093f2:	f805 6b01 	strb.w	r6, [r5], #1
 80093f6:	9e00      	ldr	r6, [sp, #0]
 80093f8:	1bae      	subs	r6, r5, r6
 80093fa:	42b7      	cmp	r7, r6
 80093fc:	4602      	mov	r2, r0
 80093fe:	460b      	mov	r3, r1
 8009400:	d137      	bne.n	8009472 <_dtoa_r+0x722>
 8009402:	f7f6 ff63 	bl	80002cc <__adddf3>
 8009406:	4642      	mov	r2, r8
 8009408:	464b      	mov	r3, r9
 800940a:	4606      	mov	r6, r0
 800940c:	460f      	mov	r7, r1
 800940e:	f7f7 fba3 	bl	8000b58 <__aeabi_dcmpgt>
 8009412:	b9c8      	cbnz	r0, 8009448 <_dtoa_r+0x6f8>
 8009414:	4642      	mov	r2, r8
 8009416:	464b      	mov	r3, r9
 8009418:	4630      	mov	r0, r6
 800941a:	4639      	mov	r1, r7
 800941c:	f7f7 fb74 	bl	8000b08 <__aeabi_dcmpeq>
 8009420:	b110      	cbz	r0, 8009428 <_dtoa_r+0x6d8>
 8009422:	9b02      	ldr	r3, [sp, #8]
 8009424:	07d9      	lsls	r1, r3, #31
 8009426:	d40f      	bmi.n	8009448 <_dtoa_r+0x6f8>
 8009428:	4620      	mov	r0, r4
 800942a:	4659      	mov	r1, fp
 800942c:	f000 fe6a 	bl	800a104 <_Bfree>
 8009430:	2300      	movs	r3, #0
 8009432:	702b      	strb	r3, [r5, #0]
 8009434:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009436:	f10a 0001 	add.w	r0, sl, #1
 800943a:	6018      	str	r0, [r3, #0]
 800943c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800943e:	2b00      	cmp	r3, #0
 8009440:	f43f acd8 	beq.w	8008df4 <_dtoa_r+0xa4>
 8009444:	601d      	str	r5, [r3, #0]
 8009446:	e4d5      	b.n	8008df4 <_dtoa_r+0xa4>
 8009448:	f8cd a01c 	str.w	sl, [sp, #28]
 800944c:	462b      	mov	r3, r5
 800944e:	461d      	mov	r5, r3
 8009450:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009454:	2a39      	cmp	r2, #57	; 0x39
 8009456:	d108      	bne.n	800946a <_dtoa_r+0x71a>
 8009458:	9a00      	ldr	r2, [sp, #0]
 800945a:	429a      	cmp	r2, r3
 800945c:	d1f7      	bne.n	800944e <_dtoa_r+0x6fe>
 800945e:	9a07      	ldr	r2, [sp, #28]
 8009460:	9900      	ldr	r1, [sp, #0]
 8009462:	3201      	adds	r2, #1
 8009464:	9207      	str	r2, [sp, #28]
 8009466:	2230      	movs	r2, #48	; 0x30
 8009468:	700a      	strb	r2, [r1, #0]
 800946a:	781a      	ldrb	r2, [r3, #0]
 800946c:	3201      	adds	r2, #1
 800946e:	701a      	strb	r2, [r3, #0]
 8009470:	e78c      	b.n	800938c <_dtoa_r+0x63c>
 8009472:	4b7f      	ldr	r3, [pc, #508]	; (8009670 <_dtoa_r+0x920>)
 8009474:	2200      	movs	r2, #0
 8009476:	f7f7 f8df 	bl	8000638 <__aeabi_dmul>
 800947a:	2200      	movs	r2, #0
 800947c:	2300      	movs	r3, #0
 800947e:	4606      	mov	r6, r0
 8009480:	460f      	mov	r7, r1
 8009482:	f7f7 fb41 	bl	8000b08 <__aeabi_dcmpeq>
 8009486:	2800      	cmp	r0, #0
 8009488:	d09b      	beq.n	80093c2 <_dtoa_r+0x672>
 800948a:	e7cd      	b.n	8009428 <_dtoa_r+0x6d8>
 800948c:	9a08      	ldr	r2, [sp, #32]
 800948e:	2a00      	cmp	r2, #0
 8009490:	f000 80c4 	beq.w	800961c <_dtoa_r+0x8cc>
 8009494:	9a05      	ldr	r2, [sp, #20]
 8009496:	2a01      	cmp	r2, #1
 8009498:	f300 80a8 	bgt.w	80095ec <_dtoa_r+0x89c>
 800949c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800949e:	2a00      	cmp	r2, #0
 80094a0:	f000 80a0 	beq.w	80095e4 <_dtoa_r+0x894>
 80094a4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80094a8:	9e06      	ldr	r6, [sp, #24]
 80094aa:	4645      	mov	r5, r8
 80094ac:	9a04      	ldr	r2, [sp, #16]
 80094ae:	2101      	movs	r1, #1
 80094b0:	441a      	add	r2, r3
 80094b2:	4620      	mov	r0, r4
 80094b4:	4498      	add	r8, r3
 80094b6:	9204      	str	r2, [sp, #16]
 80094b8:	f000 ff2a 	bl	800a310 <__i2b>
 80094bc:	4607      	mov	r7, r0
 80094be:	2d00      	cmp	r5, #0
 80094c0:	dd0b      	ble.n	80094da <_dtoa_r+0x78a>
 80094c2:	9b04      	ldr	r3, [sp, #16]
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	dd08      	ble.n	80094da <_dtoa_r+0x78a>
 80094c8:	42ab      	cmp	r3, r5
 80094ca:	9a04      	ldr	r2, [sp, #16]
 80094cc:	bfa8      	it	ge
 80094ce:	462b      	movge	r3, r5
 80094d0:	eba8 0803 	sub.w	r8, r8, r3
 80094d4:	1aed      	subs	r5, r5, r3
 80094d6:	1ad3      	subs	r3, r2, r3
 80094d8:	9304      	str	r3, [sp, #16]
 80094da:	9b06      	ldr	r3, [sp, #24]
 80094dc:	b1fb      	cbz	r3, 800951e <_dtoa_r+0x7ce>
 80094de:	9b08      	ldr	r3, [sp, #32]
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	f000 809f 	beq.w	8009624 <_dtoa_r+0x8d4>
 80094e6:	2e00      	cmp	r6, #0
 80094e8:	dd11      	ble.n	800950e <_dtoa_r+0x7be>
 80094ea:	4639      	mov	r1, r7
 80094ec:	4632      	mov	r2, r6
 80094ee:	4620      	mov	r0, r4
 80094f0:	f000 ffca 	bl	800a488 <__pow5mult>
 80094f4:	465a      	mov	r2, fp
 80094f6:	4601      	mov	r1, r0
 80094f8:	4607      	mov	r7, r0
 80094fa:	4620      	mov	r0, r4
 80094fc:	f000 ff1e 	bl	800a33c <__multiply>
 8009500:	4659      	mov	r1, fp
 8009502:	9007      	str	r0, [sp, #28]
 8009504:	4620      	mov	r0, r4
 8009506:	f000 fdfd 	bl	800a104 <_Bfree>
 800950a:	9b07      	ldr	r3, [sp, #28]
 800950c:	469b      	mov	fp, r3
 800950e:	9b06      	ldr	r3, [sp, #24]
 8009510:	1b9a      	subs	r2, r3, r6
 8009512:	d004      	beq.n	800951e <_dtoa_r+0x7ce>
 8009514:	4659      	mov	r1, fp
 8009516:	4620      	mov	r0, r4
 8009518:	f000 ffb6 	bl	800a488 <__pow5mult>
 800951c:	4683      	mov	fp, r0
 800951e:	2101      	movs	r1, #1
 8009520:	4620      	mov	r0, r4
 8009522:	f000 fef5 	bl	800a310 <__i2b>
 8009526:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009528:	2b00      	cmp	r3, #0
 800952a:	4606      	mov	r6, r0
 800952c:	dd7c      	ble.n	8009628 <_dtoa_r+0x8d8>
 800952e:	461a      	mov	r2, r3
 8009530:	4601      	mov	r1, r0
 8009532:	4620      	mov	r0, r4
 8009534:	f000 ffa8 	bl	800a488 <__pow5mult>
 8009538:	9b05      	ldr	r3, [sp, #20]
 800953a:	2b01      	cmp	r3, #1
 800953c:	4606      	mov	r6, r0
 800953e:	dd76      	ble.n	800962e <_dtoa_r+0x8de>
 8009540:	2300      	movs	r3, #0
 8009542:	9306      	str	r3, [sp, #24]
 8009544:	6933      	ldr	r3, [r6, #16]
 8009546:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800954a:	6918      	ldr	r0, [r3, #16]
 800954c:	f000 fe90 	bl	800a270 <__hi0bits>
 8009550:	f1c0 0020 	rsb	r0, r0, #32
 8009554:	9b04      	ldr	r3, [sp, #16]
 8009556:	4418      	add	r0, r3
 8009558:	f010 001f 	ands.w	r0, r0, #31
 800955c:	f000 8086 	beq.w	800966c <_dtoa_r+0x91c>
 8009560:	f1c0 0320 	rsb	r3, r0, #32
 8009564:	2b04      	cmp	r3, #4
 8009566:	dd7f      	ble.n	8009668 <_dtoa_r+0x918>
 8009568:	f1c0 001c 	rsb	r0, r0, #28
 800956c:	9b04      	ldr	r3, [sp, #16]
 800956e:	4403      	add	r3, r0
 8009570:	4480      	add	r8, r0
 8009572:	4405      	add	r5, r0
 8009574:	9304      	str	r3, [sp, #16]
 8009576:	f1b8 0f00 	cmp.w	r8, #0
 800957a:	dd05      	ble.n	8009588 <_dtoa_r+0x838>
 800957c:	4659      	mov	r1, fp
 800957e:	4642      	mov	r2, r8
 8009580:	4620      	mov	r0, r4
 8009582:	f000 ffdb 	bl	800a53c <__lshift>
 8009586:	4683      	mov	fp, r0
 8009588:	9b04      	ldr	r3, [sp, #16]
 800958a:	2b00      	cmp	r3, #0
 800958c:	dd05      	ble.n	800959a <_dtoa_r+0x84a>
 800958e:	4631      	mov	r1, r6
 8009590:	461a      	mov	r2, r3
 8009592:	4620      	mov	r0, r4
 8009594:	f000 ffd2 	bl	800a53c <__lshift>
 8009598:	4606      	mov	r6, r0
 800959a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800959c:	2b00      	cmp	r3, #0
 800959e:	d069      	beq.n	8009674 <_dtoa_r+0x924>
 80095a0:	4631      	mov	r1, r6
 80095a2:	4658      	mov	r0, fp
 80095a4:	f001 f836 	bl	800a614 <__mcmp>
 80095a8:	2800      	cmp	r0, #0
 80095aa:	da63      	bge.n	8009674 <_dtoa_r+0x924>
 80095ac:	2300      	movs	r3, #0
 80095ae:	4659      	mov	r1, fp
 80095b0:	220a      	movs	r2, #10
 80095b2:	4620      	mov	r0, r4
 80095b4:	f000 fdc8 	bl	800a148 <__multadd>
 80095b8:	9b08      	ldr	r3, [sp, #32]
 80095ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 80095be:	4683      	mov	fp, r0
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	f000 818f 	beq.w	80098e4 <_dtoa_r+0xb94>
 80095c6:	4639      	mov	r1, r7
 80095c8:	2300      	movs	r3, #0
 80095ca:	220a      	movs	r2, #10
 80095cc:	4620      	mov	r0, r4
 80095ce:	f000 fdbb 	bl	800a148 <__multadd>
 80095d2:	f1b9 0f00 	cmp.w	r9, #0
 80095d6:	4607      	mov	r7, r0
 80095d8:	f300 808e 	bgt.w	80096f8 <_dtoa_r+0x9a8>
 80095dc:	9b05      	ldr	r3, [sp, #20]
 80095de:	2b02      	cmp	r3, #2
 80095e0:	dc50      	bgt.n	8009684 <_dtoa_r+0x934>
 80095e2:	e089      	b.n	80096f8 <_dtoa_r+0x9a8>
 80095e4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80095e6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80095ea:	e75d      	b.n	80094a8 <_dtoa_r+0x758>
 80095ec:	9b01      	ldr	r3, [sp, #4]
 80095ee:	1e5e      	subs	r6, r3, #1
 80095f0:	9b06      	ldr	r3, [sp, #24]
 80095f2:	42b3      	cmp	r3, r6
 80095f4:	bfbf      	itttt	lt
 80095f6:	9b06      	ldrlt	r3, [sp, #24]
 80095f8:	9606      	strlt	r6, [sp, #24]
 80095fa:	1af2      	sublt	r2, r6, r3
 80095fc:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80095fe:	bfb6      	itet	lt
 8009600:	189b      	addlt	r3, r3, r2
 8009602:	1b9e      	subge	r6, r3, r6
 8009604:	930d      	strlt	r3, [sp, #52]	; 0x34
 8009606:	9b01      	ldr	r3, [sp, #4]
 8009608:	bfb8      	it	lt
 800960a:	2600      	movlt	r6, #0
 800960c:	2b00      	cmp	r3, #0
 800960e:	bfb5      	itete	lt
 8009610:	eba8 0503 	sublt.w	r5, r8, r3
 8009614:	9b01      	ldrge	r3, [sp, #4]
 8009616:	2300      	movlt	r3, #0
 8009618:	4645      	movge	r5, r8
 800961a:	e747      	b.n	80094ac <_dtoa_r+0x75c>
 800961c:	9e06      	ldr	r6, [sp, #24]
 800961e:	9f08      	ldr	r7, [sp, #32]
 8009620:	4645      	mov	r5, r8
 8009622:	e74c      	b.n	80094be <_dtoa_r+0x76e>
 8009624:	9a06      	ldr	r2, [sp, #24]
 8009626:	e775      	b.n	8009514 <_dtoa_r+0x7c4>
 8009628:	9b05      	ldr	r3, [sp, #20]
 800962a:	2b01      	cmp	r3, #1
 800962c:	dc18      	bgt.n	8009660 <_dtoa_r+0x910>
 800962e:	9b02      	ldr	r3, [sp, #8]
 8009630:	b9b3      	cbnz	r3, 8009660 <_dtoa_r+0x910>
 8009632:	9b03      	ldr	r3, [sp, #12]
 8009634:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009638:	b9a3      	cbnz	r3, 8009664 <_dtoa_r+0x914>
 800963a:	9b03      	ldr	r3, [sp, #12]
 800963c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009640:	0d1b      	lsrs	r3, r3, #20
 8009642:	051b      	lsls	r3, r3, #20
 8009644:	b12b      	cbz	r3, 8009652 <_dtoa_r+0x902>
 8009646:	9b04      	ldr	r3, [sp, #16]
 8009648:	3301      	adds	r3, #1
 800964a:	9304      	str	r3, [sp, #16]
 800964c:	f108 0801 	add.w	r8, r8, #1
 8009650:	2301      	movs	r3, #1
 8009652:	9306      	str	r3, [sp, #24]
 8009654:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009656:	2b00      	cmp	r3, #0
 8009658:	f47f af74 	bne.w	8009544 <_dtoa_r+0x7f4>
 800965c:	2001      	movs	r0, #1
 800965e:	e779      	b.n	8009554 <_dtoa_r+0x804>
 8009660:	2300      	movs	r3, #0
 8009662:	e7f6      	b.n	8009652 <_dtoa_r+0x902>
 8009664:	9b02      	ldr	r3, [sp, #8]
 8009666:	e7f4      	b.n	8009652 <_dtoa_r+0x902>
 8009668:	d085      	beq.n	8009576 <_dtoa_r+0x826>
 800966a:	4618      	mov	r0, r3
 800966c:	301c      	adds	r0, #28
 800966e:	e77d      	b.n	800956c <_dtoa_r+0x81c>
 8009670:	40240000 	.word	0x40240000
 8009674:	9b01      	ldr	r3, [sp, #4]
 8009676:	2b00      	cmp	r3, #0
 8009678:	dc38      	bgt.n	80096ec <_dtoa_r+0x99c>
 800967a:	9b05      	ldr	r3, [sp, #20]
 800967c:	2b02      	cmp	r3, #2
 800967e:	dd35      	ble.n	80096ec <_dtoa_r+0x99c>
 8009680:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8009684:	f1b9 0f00 	cmp.w	r9, #0
 8009688:	d10d      	bne.n	80096a6 <_dtoa_r+0x956>
 800968a:	4631      	mov	r1, r6
 800968c:	464b      	mov	r3, r9
 800968e:	2205      	movs	r2, #5
 8009690:	4620      	mov	r0, r4
 8009692:	f000 fd59 	bl	800a148 <__multadd>
 8009696:	4601      	mov	r1, r0
 8009698:	4606      	mov	r6, r0
 800969a:	4658      	mov	r0, fp
 800969c:	f000 ffba 	bl	800a614 <__mcmp>
 80096a0:	2800      	cmp	r0, #0
 80096a2:	f73f adbd 	bgt.w	8009220 <_dtoa_r+0x4d0>
 80096a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096a8:	9d00      	ldr	r5, [sp, #0]
 80096aa:	ea6f 0a03 	mvn.w	sl, r3
 80096ae:	f04f 0800 	mov.w	r8, #0
 80096b2:	4631      	mov	r1, r6
 80096b4:	4620      	mov	r0, r4
 80096b6:	f000 fd25 	bl	800a104 <_Bfree>
 80096ba:	2f00      	cmp	r7, #0
 80096bc:	f43f aeb4 	beq.w	8009428 <_dtoa_r+0x6d8>
 80096c0:	f1b8 0f00 	cmp.w	r8, #0
 80096c4:	d005      	beq.n	80096d2 <_dtoa_r+0x982>
 80096c6:	45b8      	cmp	r8, r7
 80096c8:	d003      	beq.n	80096d2 <_dtoa_r+0x982>
 80096ca:	4641      	mov	r1, r8
 80096cc:	4620      	mov	r0, r4
 80096ce:	f000 fd19 	bl	800a104 <_Bfree>
 80096d2:	4639      	mov	r1, r7
 80096d4:	4620      	mov	r0, r4
 80096d6:	f000 fd15 	bl	800a104 <_Bfree>
 80096da:	e6a5      	b.n	8009428 <_dtoa_r+0x6d8>
 80096dc:	2600      	movs	r6, #0
 80096de:	4637      	mov	r7, r6
 80096e0:	e7e1      	b.n	80096a6 <_dtoa_r+0x956>
 80096e2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80096e4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80096e8:	4637      	mov	r7, r6
 80096ea:	e599      	b.n	8009220 <_dtoa_r+0x4d0>
 80096ec:	9b08      	ldr	r3, [sp, #32]
 80096ee:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	f000 80fd 	beq.w	80098f2 <_dtoa_r+0xba2>
 80096f8:	2d00      	cmp	r5, #0
 80096fa:	dd05      	ble.n	8009708 <_dtoa_r+0x9b8>
 80096fc:	4639      	mov	r1, r7
 80096fe:	462a      	mov	r2, r5
 8009700:	4620      	mov	r0, r4
 8009702:	f000 ff1b 	bl	800a53c <__lshift>
 8009706:	4607      	mov	r7, r0
 8009708:	9b06      	ldr	r3, [sp, #24]
 800970a:	2b00      	cmp	r3, #0
 800970c:	d05c      	beq.n	80097c8 <_dtoa_r+0xa78>
 800970e:	6879      	ldr	r1, [r7, #4]
 8009710:	4620      	mov	r0, r4
 8009712:	f000 fcb7 	bl	800a084 <_Balloc>
 8009716:	4605      	mov	r5, r0
 8009718:	b928      	cbnz	r0, 8009726 <_dtoa_r+0x9d6>
 800971a:	4b80      	ldr	r3, [pc, #512]	; (800991c <_dtoa_r+0xbcc>)
 800971c:	4602      	mov	r2, r0
 800971e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009722:	f7ff bb2e 	b.w	8008d82 <_dtoa_r+0x32>
 8009726:	693a      	ldr	r2, [r7, #16]
 8009728:	3202      	adds	r2, #2
 800972a:	0092      	lsls	r2, r2, #2
 800972c:	f107 010c 	add.w	r1, r7, #12
 8009730:	300c      	adds	r0, #12
 8009732:	f000 fc99 	bl	800a068 <memcpy>
 8009736:	2201      	movs	r2, #1
 8009738:	4629      	mov	r1, r5
 800973a:	4620      	mov	r0, r4
 800973c:	f000 fefe 	bl	800a53c <__lshift>
 8009740:	9b00      	ldr	r3, [sp, #0]
 8009742:	3301      	adds	r3, #1
 8009744:	9301      	str	r3, [sp, #4]
 8009746:	9b00      	ldr	r3, [sp, #0]
 8009748:	444b      	add	r3, r9
 800974a:	9307      	str	r3, [sp, #28]
 800974c:	9b02      	ldr	r3, [sp, #8]
 800974e:	f003 0301 	and.w	r3, r3, #1
 8009752:	46b8      	mov	r8, r7
 8009754:	9306      	str	r3, [sp, #24]
 8009756:	4607      	mov	r7, r0
 8009758:	9b01      	ldr	r3, [sp, #4]
 800975a:	4631      	mov	r1, r6
 800975c:	3b01      	subs	r3, #1
 800975e:	4658      	mov	r0, fp
 8009760:	9302      	str	r3, [sp, #8]
 8009762:	f7ff fa69 	bl	8008c38 <quorem>
 8009766:	4603      	mov	r3, r0
 8009768:	3330      	adds	r3, #48	; 0x30
 800976a:	9004      	str	r0, [sp, #16]
 800976c:	4641      	mov	r1, r8
 800976e:	4658      	mov	r0, fp
 8009770:	9308      	str	r3, [sp, #32]
 8009772:	f000 ff4f 	bl	800a614 <__mcmp>
 8009776:	463a      	mov	r2, r7
 8009778:	4681      	mov	r9, r0
 800977a:	4631      	mov	r1, r6
 800977c:	4620      	mov	r0, r4
 800977e:	f000 ff65 	bl	800a64c <__mdiff>
 8009782:	68c2      	ldr	r2, [r0, #12]
 8009784:	9b08      	ldr	r3, [sp, #32]
 8009786:	4605      	mov	r5, r0
 8009788:	bb02      	cbnz	r2, 80097cc <_dtoa_r+0xa7c>
 800978a:	4601      	mov	r1, r0
 800978c:	4658      	mov	r0, fp
 800978e:	f000 ff41 	bl	800a614 <__mcmp>
 8009792:	9b08      	ldr	r3, [sp, #32]
 8009794:	4602      	mov	r2, r0
 8009796:	4629      	mov	r1, r5
 8009798:	4620      	mov	r0, r4
 800979a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800979e:	f000 fcb1 	bl	800a104 <_Bfree>
 80097a2:	9b05      	ldr	r3, [sp, #20]
 80097a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80097a6:	9d01      	ldr	r5, [sp, #4]
 80097a8:	ea43 0102 	orr.w	r1, r3, r2
 80097ac:	9b06      	ldr	r3, [sp, #24]
 80097ae:	430b      	orrs	r3, r1
 80097b0:	9b08      	ldr	r3, [sp, #32]
 80097b2:	d10d      	bne.n	80097d0 <_dtoa_r+0xa80>
 80097b4:	2b39      	cmp	r3, #57	; 0x39
 80097b6:	d029      	beq.n	800980c <_dtoa_r+0xabc>
 80097b8:	f1b9 0f00 	cmp.w	r9, #0
 80097bc:	dd01      	ble.n	80097c2 <_dtoa_r+0xa72>
 80097be:	9b04      	ldr	r3, [sp, #16]
 80097c0:	3331      	adds	r3, #49	; 0x31
 80097c2:	9a02      	ldr	r2, [sp, #8]
 80097c4:	7013      	strb	r3, [r2, #0]
 80097c6:	e774      	b.n	80096b2 <_dtoa_r+0x962>
 80097c8:	4638      	mov	r0, r7
 80097ca:	e7b9      	b.n	8009740 <_dtoa_r+0x9f0>
 80097cc:	2201      	movs	r2, #1
 80097ce:	e7e2      	b.n	8009796 <_dtoa_r+0xa46>
 80097d0:	f1b9 0f00 	cmp.w	r9, #0
 80097d4:	db06      	blt.n	80097e4 <_dtoa_r+0xa94>
 80097d6:	9905      	ldr	r1, [sp, #20]
 80097d8:	ea41 0909 	orr.w	r9, r1, r9
 80097dc:	9906      	ldr	r1, [sp, #24]
 80097de:	ea59 0101 	orrs.w	r1, r9, r1
 80097e2:	d120      	bne.n	8009826 <_dtoa_r+0xad6>
 80097e4:	2a00      	cmp	r2, #0
 80097e6:	ddec      	ble.n	80097c2 <_dtoa_r+0xa72>
 80097e8:	4659      	mov	r1, fp
 80097ea:	2201      	movs	r2, #1
 80097ec:	4620      	mov	r0, r4
 80097ee:	9301      	str	r3, [sp, #4]
 80097f0:	f000 fea4 	bl	800a53c <__lshift>
 80097f4:	4631      	mov	r1, r6
 80097f6:	4683      	mov	fp, r0
 80097f8:	f000 ff0c 	bl	800a614 <__mcmp>
 80097fc:	2800      	cmp	r0, #0
 80097fe:	9b01      	ldr	r3, [sp, #4]
 8009800:	dc02      	bgt.n	8009808 <_dtoa_r+0xab8>
 8009802:	d1de      	bne.n	80097c2 <_dtoa_r+0xa72>
 8009804:	07da      	lsls	r2, r3, #31
 8009806:	d5dc      	bpl.n	80097c2 <_dtoa_r+0xa72>
 8009808:	2b39      	cmp	r3, #57	; 0x39
 800980a:	d1d8      	bne.n	80097be <_dtoa_r+0xa6e>
 800980c:	9a02      	ldr	r2, [sp, #8]
 800980e:	2339      	movs	r3, #57	; 0x39
 8009810:	7013      	strb	r3, [r2, #0]
 8009812:	462b      	mov	r3, r5
 8009814:	461d      	mov	r5, r3
 8009816:	3b01      	subs	r3, #1
 8009818:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800981c:	2a39      	cmp	r2, #57	; 0x39
 800981e:	d050      	beq.n	80098c2 <_dtoa_r+0xb72>
 8009820:	3201      	adds	r2, #1
 8009822:	701a      	strb	r2, [r3, #0]
 8009824:	e745      	b.n	80096b2 <_dtoa_r+0x962>
 8009826:	2a00      	cmp	r2, #0
 8009828:	dd03      	ble.n	8009832 <_dtoa_r+0xae2>
 800982a:	2b39      	cmp	r3, #57	; 0x39
 800982c:	d0ee      	beq.n	800980c <_dtoa_r+0xabc>
 800982e:	3301      	adds	r3, #1
 8009830:	e7c7      	b.n	80097c2 <_dtoa_r+0xa72>
 8009832:	9a01      	ldr	r2, [sp, #4]
 8009834:	9907      	ldr	r1, [sp, #28]
 8009836:	f802 3c01 	strb.w	r3, [r2, #-1]
 800983a:	428a      	cmp	r2, r1
 800983c:	d02a      	beq.n	8009894 <_dtoa_r+0xb44>
 800983e:	4659      	mov	r1, fp
 8009840:	2300      	movs	r3, #0
 8009842:	220a      	movs	r2, #10
 8009844:	4620      	mov	r0, r4
 8009846:	f000 fc7f 	bl	800a148 <__multadd>
 800984a:	45b8      	cmp	r8, r7
 800984c:	4683      	mov	fp, r0
 800984e:	f04f 0300 	mov.w	r3, #0
 8009852:	f04f 020a 	mov.w	r2, #10
 8009856:	4641      	mov	r1, r8
 8009858:	4620      	mov	r0, r4
 800985a:	d107      	bne.n	800986c <_dtoa_r+0xb1c>
 800985c:	f000 fc74 	bl	800a148 <__multadd>
 8009860:	4680      	mov	r8, r0
 8009862:	4607      	mov	r7, r0
 8009864:	9b01      	ldr	r3, [sp, #4]
 8009866:	3301      	adds	r3, #1
 8009868:	9301      	str	r3, [sp, #4]
 800986a:	e775      	b.n	8009758 <_dtoa_r+0xa08>
 800986c:	f000 fc6c 	bl	800a148 <__multadd>
 8009870:	4639      	mov	r1, r7
 8009872:	4680      	mov	r8, r0
 8009874:	2300      	movs	r3, #0
 8009876:	220a      	movs	r2, #10
 8009878:	4620      	mov	r0, r4
 800987a:	f000 fc65 	bl	800a148 <__multadd>
 800987e:	4607      	mov	r7, r0
 8009880:	e7f0      	b.n	8009864 <_dtoa_r+0xb14>
 8009882:	f1b9 0f00 	cmp.w	r9, #0
 8009886:	9a00      	ldr	r2, [sp, #0]
 8009888:	bfcc      	ite	gt
 800988a:	464d      	movgt	r5, r9
 800988c:	2501      	movle	r5, #1
 800988e:	4415      	add	r5, r2
 8009890:	f04f 0800 	mov.w	r8, #0
 8009894:	4659      	mov	r1, fp
 8009896:	2201      	movs	r2, #1
 8009898:	4620      	mov	r0, r4
 800989a:	9301      	str	r3, [sp, #4]
 800989c:	f000 fe4e 	bl	800a53c <__lshift>
 80098a0:	4631      	mov	r1, r6
 80098a2:	4683      	mov	fp, r0
 80098a4:	f000 feb6 	bl	800a614 <__mcmp>
 80098a8:	2800      	cmp	r0, #0
 80098aa:	dcb2      	bgt.n	8009812 <_dtoa_r+0xac2>
 80098ac:	d102      	bne.n	80098b4 <_dtoa_r+0xb64>
 80098ae:	9b01      	ldr	r3, [sp, #4]
 80098b0:	07db      	lsls	r3, r3, #31
 80098b2:	d4ae      	bmi.n	8009812 <_dtoa_r+0xac2>
 80098b4:	462b      	mov	r3, r5
 80098b6:	461d      	mov	r5, r3
 80098b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80098bc:	2a30      	cmp	r2, #48	; 0x30
 80098be:	d0fa      	beq.n	80098b6 <_dtoa_r+0xb66>
 80098c0:	e6f7      	b.n	80096b2 <_dtoa_r+0x962>
 80098c2:	9a00      	ldr	r2, [sp, #0]
 80098c4:	429a      	cmp	r2, r3
 80098c6:	d1a5      	bne.n	8009814 <_dtoa_r+0xac4>
 80098c8:	f10a 0a01 	add.w	sl, sl, #1
 80098cc:	2331      	movs	r3, #49	; 0x31
 80098ce:	e779      	b.n	80097c4 <_dtoa_r+0xa74>
 80098d0:	4b13      	ldr	r3, [pc, #76]	; (8009920 <_dtoa_r+0xbd0>)
 80098d2:	f7ff baaf 	b.w	8008e34 <_dtoa_r+0xe4>
 80098d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80098d8:	2b00      	cmp	r3, #0
 80098da:	f47f aa86 	bne.w	8008dea <_dtoa_r+0x9a>
 80098de:	4b11      	ldr	r3, [pc, #68]	; (8009924 <_dtoa_r+0xbd4>)
 80098e0:	f7ff baa8 	b.w	8008e34 <_dtoa_r+0xe4>
 80098e4:	f1b9 0f00 	cmp.w	r9, #0
 80098e8:	dc03      	bgt.n	80098f2 <_dtoa_r+0xba2>
 80098ea:	9b05      	ldr	r3, [sp, #20]
 80098ec:	2b02      	cmp	r3, #2
 80098ee:	f73f aec9 	bgt.w	8009684 <_dtoa_r+0x934>
 80098f2:	9d00      	ldr	r5, [sp, #0]
 80098f4:	4631      	mov	r1, r6
 80098f6:	4658      	mov	r0, fp
 80098f8:	f7ff f99e 	bl	8008c38 <quorem>
 80098fc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8009900:	f805 3b01 	strb.w	r3, [r5], #1
 8009904:	9a00      	ldr	r2, [sp, #0]
 8009906:	1aaa      	subs	r2, r5, r2
 8009908:	4591      	cmp	r9, r2
 800990a:	ddba      	ble.n	8009882 <_dtoa_r+0xb32>
 800990c:	4659      	mov	r1, fp
 800990e:	2300      	movs	r3, #0
 8009910:	220a      	movs	r2, #10
 8009912:	4620      	mov	r0, r4
 8009914:	f000 fc18 	bl	800a148 <__multadd>
 8009918:	4683      	mov	fp, r0
 800991a:	e7eb      	b.n	80098f4 <_dtoa_r+0xba4>
 800991c:	0800c384 	.word	0x0800c384
 8009920:	0800c589 	.word	0x0800c589
 8009924:	0800c301 	.word	0x0800c301

08009928 <rshift>:
 8009928:	6903      	ldr	r3, [r0, #16]
 800992a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800992e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009932:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009936:	f100 0414 	add.w	r4, r0, #20
 800993a:	dd45      	ble.n	80099c8 <rshift+0xa0>
 800993c:	f011 011f 	ands.w	r1, r1, #31
 8009940:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009944:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009948:	d10c      	bne.n	8009964 <rshift+0x3c>
 800994a:	f100 0710 	add.w	r7, r0, #16
 800994e:	4629      	mov	r1, r5
 8009950:	42b1      	cmp	r1, r6
 8009952:	d334      	bcc.n	80099be <rshift+0x96>
 8009954:	1a9b      	subs	r3, r3, r2
 8009956:	009b      	lsls	r3, r3, #2
 8009958:	1eea      	subs	r2, r5, #3
 800995a:	4296      	cmp	r6, r2
 800995c:	bf38      	it	cc
 800995e:	2300      	movcc	r3, #0
 8009960:	4423      	add	r3, r4
 8009962:	e015      	b.n	8009990 <rshift+0x68>
 8009964:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009968:	f1c1 0820 	rsb	r8, r1, #32
 800996c:	40cf      	lsrs	r7, r1
 800996e:	f105 0e04 	add.w	lr, r5, #4
 8009972:	46a1      	mov	r9, r4
 8009974:	4576      	cmp	r6, lr
 8009976:	46f4      	mov	ip, lr
 8009978:	d815      	bhi.n	80099a6 <rshift+0x7e>
 800997a:	1a9b      	subs	r3, r3, r2
 800997c:	009a      	lsls	r2, r3, #2
 800997e:	3a04      	subs	r2, #4
 8009980:	3501      	adds	r5, #1
 8009982:	42ae      	cmp	r6, r5
 8009984:	bf38      	it	cc
 8009986:	2200      	movcc	r2, #0
 8009988:	18a3      	adds	r3, r4, r2
 800998a:	50a7      	str	r7, [r4, r2]
 800998c:	b107      	cbz	r7, 8009990 <rshift+0x68>
 800998e:	3304      	adds	r3, #4
 8009990:	1b1a      	subs	r2, r3, r4
 8009992:	42a3      	cmp	r3, r4
 8009994:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009998:	bf08      	it	eq
 800999a:	2300      	moveq	r3, #0
 800999c:	6102      	str	r2, [r0, #16]
 800999e:	bf08      	it	eq
 80099a0:	6143      	streq	r3, [r0, #20]
 80099a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80099a6:	f8dc c000 	ldr.w	ip, [ip]
 80099aa:	fa0c fc08 	lsl.w	ip, ip, r8
 80099ae:	ea4c 0707 	orr.w	r7, ip, r7
 80099b2:	f849 7b04 	str.w	r7, [r9], #4
 80099b6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80099ba:	40cf      	lsrs	r7, r1
 80099bc:	e7da      	b.n	8009974 <rshift+0x4c>
 80099be:	f851 cb04 	ldr.w	ip, [r1], #4
 80099c2:	f847 cf04 	str.w	ip, [r7, #4]!
 80099c6:	e7c3      	b.n	8009950 <rshift+0x28>
 80099c8:	4623      	mov	r3, r4
 80099ca:	e7e1      	b.n	8009990 <rshift+0x68>

080099cc <__hexdig_fun>:
 80099cc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80099d0:	2b09      	cmp	r3, #9
 80099d2:	d802      	bhi.n	80099da <__hexdig_fun+0xe>
 80099d4:	3820      	subs	r0, #32
 80099d6:	b2c0      	uxtb	r0, r0
 80099d8:	4770      	bx	lr
 80099da:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80099de:	2b05      	cmp	r3, #5
 80099e0:	d801      	bhi.n	80099e6 <__hexdig_fun+0x1a>
 80099e2:	3847      	subs	r0, #71	; 0x47
 80099e4:	e7f7      	b.n	80099d6 <__hexdig_fun+0xa>
 80099e6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80099ea:	2b05      	cmp	r3, #5
 80099ec:	d801      	bhi.n	80099f2 <__hexdig_fun+0x26>
 80099ee:	3827      	subs	r0, #39	; 0x27
 80099f0:	e7f1      	b.n	80099d6 <__hexdig_fun+0xa>
 80099f2:	2000      	movs	r0, #0
 80099f4:	4770      	bx	lr
	...

080099f8 <__gethex>:
 80099f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099fc:	ed2d 8b02 	vpush	{d8}
 8009a00:	b089      	sub	sp, #36	; 0x24
 8009a02:	ee08 0a10 	vmov	s16, r0
 8009a06:	9304      	str	r3, [sp, #16]
 8009a08:	4bbc      	ldr	r3, [pc, #752]	; (8009cfc <__gethex+0x304>)
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	9301      	str	r3, [sp, #4]
 8009a0e:	4618      	mov	r0, r3
 8009a10:	468b      	mov	fp, r1
 8009a12:	4690      	mov	r8, r2
 8009a14:	f7f6 fbfc 	bl	8000210 <strlen>
 8009a18:	9b01      	ldr	r3, [sp, #4]
 8009a1a:	f8db 2000 	ldr.w	r2, [fp]
 8009a1e:	4403      	add	r3, r0
 8009a20:	4682      	mov	sl, r0
 8009a22:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8009a26:	9305      	str	r3, [sp, #20]
 8009a28:	1c93      	adds	r3, r2, #2
 8009a2a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009a2e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009a32:	32fe      	adds	r2, #254	; 0xfe
 8009a34:	18d1      	adds	r1, r2, r3
 8009a36:	461f      	mov	r7, r3
 8009a38:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009a3c:	9100      	str	r1, [sp, #0]
 8009a3e:	2830      	cmp	r0, #48	; 0x30
 8009a40:	d0f8      	beq.n	8009a34 <__gethex+0x3c>
 8009a42:	f7ff ffc3 	bl	80099cc <__hexdig_fun>
 8009a46:	4604      	mov	r4, r0
 8009a48:	2800      	cmp	r0, #0
 8009a4a:	d13a      	bne.n	8009ac2 <__gethex+0xca>
 8009a4c:	9901      	ldr	r1, [sp, #4]
 8009a4e:	4652      	mov	r2, sl
 8009a50:	4638      	mov	r0, r7
 8009a52:	f001 fd6b 	bl	800b52c <strncmp>
 8009a56:	4605      	mov	r5, r0
 8009a58:	2800      	cmp	r0, #0
 8009a5a:	d168      	bne.n	8009b2e <__gethex+0x136>
 8009a5c:	f817 000a 	ldrb.w	r0, [r7, sl]
 8009a60:	eb07 060a 	add.w	r6, r7, sl
 8009a64:	f7ff ffb2 	bl	80099cc <__hexdig_fun>
 8009a68:	2800      	cmp	r0, #0
 8009a6a:	d062      	beq.n	8009b32 <__gethex+0x13a>
 8009a6c:	4633      	mov	r3, r6
 8009a6e:	7818      	ldrb	r0, [r3, #0]
 8009a70:	2830      	cmp	r0, #48	; 0x30
 8009a72:	461f      	mov	r7, r3
 8009a74:	f103 0301 	add.w	r3, r3, #1
 8009a78:	d0f9      	beq.n	8009a6e <__gethex+0x76>
 8009a7a:	f7ff ffa7 	bl	80099cc <__hexdig_fun>
 8009a7e:	2301      	movs	r3, #1
 8009a80:	fab0 f480 	clz	r4, r0
 8009a84:	0964      	lsrs	r4, r4, #5
 8009a86:	4635      	mov	r5, r6
 8009a88:	9300      	str	r3, [sp, #0]
 8009a8a:	463a      	mov	r2, r7
 8009a8c:	4616      	mov	r6, r2
 8009a8e:	3201      	adds	r2, #1
 8009a90:	7830      	ldrb	r0, [r6, #0]
 8009a92:	f7ff ff9b 	bl	80099cc <__hexdig_fun>
 8009a96:	2800      	cmp	r0, #0
 8009a98:	d1f8      	bne.n	8009a8c <__gethex+0x94>
 8009a9a:	9901      	ldr	r1, [sp, #4]
 8009a9c:	4652      	mov	r2, sl
 8009a9e:	4630      	mov	r0, r6
 8009aa0:	f001 fd44 	bl	800b52c <strncmp>
 8009aa4:	b980      	cbnz	r0, 8009ac8 <__gethex+0xd0>
 8009aa6:	b94d      	cbnz	r5, 8009abc <__gethex+0xc4>
 8009aa8:	eb06 050a 	add.w	r5, r6, sl
 8009aac:	462a      	mov	r2, r5
 8009aae:	4616      	mov	r6, r2
 8009ab0:	3201      	adds	r2, #1
 8009ab2:	7830      	ldrb	r0, [r6, #0]
 8009ab4:	f7ff ff8a 	bl	80099cc <__hexdig_fun>
 8009ab8:	2800      	cmp	r0, #0
 8009aba:	d1f8      	bne.n	8009aae <__gethex+0xb6>
 8009abc:	1bad      	subs	r5, r5, r6
 8009abe:	00ad      	lsls	r5, r5, #2
 8009ac0:	e004      	b.n	8009acc <__gethex+0xd4>
 8009ac2:	2400      	movs	r4, #0
 8009ac4:	4625      	mov	r5, r4
 8009ac6:	e7e0      	b.n	8009a8a <__gethex+0x92>
 8009ac8:	2d00      	cmp	r5, #0
 8009aca:	d1f7      	bne.n	8009abc <__gethex+0xc4>
 8009acc:	7833      	ldrb	r3, [r6, #0]
 8009ace:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009ad2:	2b50      	cmp	r3, #80	; 0x50
 8009ad4:	d13b      	bne.n	8009b4e <__gethex+0x156>
 8009ad6:	7873      	ldrb	r3, [r6, #1]
 8009ad8:	2b2b      	cmp	r3, #43	; 0x2b
 8009ada:	d02c      	beq.n	8009b36 <__gethex+0x13e>
 8009adc:	2b2d      	cmp	r3, #45	; 0x2d
 8009ade:	d02e      	beq.n	8009b3e <__gethex+0x146>
 8009ae0:	1c71      	adds	r1, r6, #1
 8009ae2:	f04f 0900 	mov.w	r9, #0
 8009ae6:	7808      	ldrb	r0, [r1, #0]
 8009ae8:	f7ff ff70 	bl	80099cc <__hexdig_fun>
 8009aec:	1e43      	subs	r3, r0, #1
 8009aee:	b2db      	uxtb	r3, r3
 8009af0:	2b18      	cmp	r3, #24
 8009af2:	d82c      	bhi.n	8009b4e <__gethex+0x156>
 8009af4:	f1a0 0210 	sub.w	r2, r0, #16
 8009af8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009afc:	f7ff ff66 	bl	80099cc <__hexdig_fun>
 8009b00:	1e43      	subs	r3, r0, #1
 8009b02:	b2db      	uxtb	r3, r3
 8009b04:	2b18      	cmp	r3, #24
 8009b06:	d91d      	bls.n	8009b44 <__gethex+0x14c>
 8009b08:	f1b9 0f00 	cmp.w	r9, #0
 8009b0c:	d000      	beq.n	8009b10 <__gethex+0x118>
 8009b0e:	4252      	negs	r2, r2
 8009b10:	4415      	add	r5, r2
 8009b12:	f8cb 1000 	str.w	r1, [fp]
 8009b16:	b1e4      	cbz	r4, 8009b52 <__gethex+0x15a>
 8009b18:	9b00      	ldr	r3, [sp, #0]
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	bf14      	ite	ne
 8009b1e:	2700      	movne	r7, #0
 8009b20:	2706      	moveq	r7, #6
 8009b22:	4638      	mov	r0, r7
 8009b24:	b009      	add	sp, #36	; 0x24
 8009b26:	ecbd 8b02 	vpop	{d8}
 8009b2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b2e:	463e      	mov	r6, r7
 8009b30:	4625      	mov	r5, r4
 8009b32:	2401      	movs	r4, #1
 8009b34:	e7ca      	b.n	8009acc <__gethex+0xd4>
 8009b36:	f04f 0900 	mov.w	r9, #0
 8009b3a:	1cb1      	adds	r1, r6, #2
 8009b3c:	e7d3      	b.n	8009ae6 <__gethex+0xee>
 8009b3e:	f04f 0901 	mov.w	r9, #1
 8009b42:	e7fa      	b.n	8009b3a <__gethex+0x142>
 8009b44:	230a      	movs	r3, #10
 8009b46:	fb03 0202 	mla	r2, r3, r2, r0
 8009b4a:	3a10      	subs	r2, #16
 8009b4c:	e7d4      	b.n	8009af8 <__gethex+0x100>
 8009b4e:	4631      	mov	r1, r6
 8009b50:	e7df      	b.n	8009b12 <__gethex+0x11a>
 8009b52:	1bf3      	subs	r3, r6, r7
 8009b54:	3b01      	subs	r3, #1
 8009b56:	4621      	mov	r1, r4
 8009b58:	2b07      	cmp	r3, #7
 8009b5a:	dc0b      	bgt.n	8009b74 <__gethex+0x17c>
 8009b5c:	ee18 0a10 	vmov	r0, s16
 8009b60:	f000 fa90 	bl	800a084 <_Balloc>
 8009b64:	4604      	mov	r4, r0
 8009b66:	b940      	cbnz	r0, 8009b7a <__gethex+0x182>
 8009b68:	4b65      	ldr	r3, [pc, #404]	; (8009d00 <__gethex+0x308>)
 8009b6a:	4602      	mov	r2, r0
 8009b6c:	21de      	movs	r1, #222	; 0xde
 8009b6e:	4865      	ldr	r0, [pc, #404]	; (8009d04 <__gethex+0x30c>)
 8009b70:	f001 fdb4 	bl	800b6dc <__assert_func>
 8009b74:	3101      	adds	r1, #1
 8009b76:	105b      	asrs	r3, r3, #1
 8009b78:	e7ee      	b.n	8009b58 <__gethex+0x160>
 8009b7a:	f100 0914 	add.w	r9, r0, #20
 8009b7e:	f04f 0b00 	mov.w	fp, #0
 8009b82:	f1ca 0301 	rsb	r3, sl, #1
 8009b86:	f8cd 9008 	str.w	r9, [sp, #8]
 8009b8a:	f8cd b000 	str.w	fp, [sp]
 8009b8e:	9306      	str	r3, [sp, #24]
 8009b90:	42b7      	cmp	r7, r6
 8009b92:	d340      	bcc.n	8009c16 <__gethex+0x21e>
 8009b94:	9802      	ldr	r0, [sp, #8]
 8009b96:	9b00      	ldr	r3, [sp, #0]
 8009b98:	f840 3b04 	str.w	r3, [r0], #4
 8009b9c:	eba0 0009 	sub.w	r0, r0, r9
 8009ba0:	1080      	asrs	r0, r0, #2
 8009ba2:	0146      	lsls	r6, r0, #5
 8009ba4:	6120      	str	r0, [r4, #16]
 8009ba6:	4618      	mov	r0, r3
 8009ba8:	f000 fb62 	bl	800a270 <__hi0bits>
 8009bac:	1a30      	subs	r0, r6, r0
 8009bae:	f8d8 6000 	ldr.w	r6, [r8]
 8009bb2:	42b0      	cmp	r0, r6
 8009bb4:	dd63      	ble.n	8009c7e <__gethex+0x286>
 8009bb6:	1b87      	subs	r7, r0, r6
 8009bb8:	4639      	mov	r1, r7
 8009bba:	4620      	mov	r0, r4
 8009bbc:	f000 fefc 	bl	800a9b8 <__any_on>
 8009bc0:	4682      	mov	sl, r0
 8009bc2:	b1a8      	cbz	r0, 8009bf0 <__gethex+0x1f8>
 8009bc4:	1e7b      	subs	r3, r7, #1
 8009bc6:	1159      	asrs	r1, r3, #5
 8009bc8:	f003 021f 	and.w	r2, r3, #31
 8009bcc:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009bd0:	f04f 0a01 	mov.w	sl, #1
 8009bd4:	fa0a f202 	lsl.w	r2, sl, r2
 8009bd8:	420a      	tst	r2, r1
 8009bda:	d009      	beq.n	8009bf0 <__gethex+0x1f8>
 8009bdc:	4553      	cmp	r3, sl
 8009bde:	dd05      	ble.n	8009bec <__gethex+0x1f4>
 8009be0:	1eb9      	subs	r1, r7, #2
 8009be2:	4620      	mov	r0, r4
 8009be4:	f000 fee8 	bl	800a9b8 <__any_on>
 8009be8:	2800      	cmp	r0, #0
 8009bea:	d145      	bne.n	8009c78 <__gethex+0x280>
 8009bec:	f04f 0a02 	mov.w	sl, #2
 8009bf0:	4639      	mov	r1, r7
 8009bf2:	4620      	mov	r0, r4
 8009bf4:	f7ff fe98 	bl	8009928 <rshift>
 8009bf8:	443d      	add	r5, r7
 8009bfa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009bfe:	42ab      	cmp	r3, r5
 8009c00:	da4c      	bge.n	8009c9c <__gethex+0x2a4>
 8009c02:	ee18 0a10 	vmov	r0, s16
 8009c06:	4621      	mov	r1, r4
 8009c08:	f000 fa7c 	bl	800a104 <_Bfree>
 8009c0c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009c0e:	2300      	movs	r3, #0
 8009c10:	6013      	str	r3, [r2, #0]
 8009c12:	27a3      	movs	r7, #163	; 0xa3
 8009c14:	e785      	b.n	8009b22 <__gethex+0x12a>
 8009c16:	1e73      	subs	r3, r6, #1
 8009c18:	9a05      	ldr	r2, [sp, #20]
 8009c1a:	9303      	str	r3, [sp, #12]
 8009c1c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009c20:	4293      	cmp	r3, r2
 8009c22:	d019      	beq.n	8009c58 <__gethex+0x260>
 8009c24:	f1bb 0f20 	cmp.w	fp, #32
 8009c28:	d107      	bne.n	8009c3a <__gethex+0x242>
 8009c2a:	9b02      	ldr	r3, [sp, #8]
 8009c2c:	9a00      	ldr	r2, [sp, #0]
 8009c2e:	f843 2b04 	str.w	r2, [r3], #4
 8009c32:	9302      	str	r3, [sp, #8]
 8009c34:	2300      	movs	r3, #0
 8009c36:	9300      	str	r3, [sp, #0]
 8009c38:	469b      	mov	fp, r3
 8009c3a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8009c3e:	f7ff fec5 	bl	80099cc <__hexdig_fun>
 8009c42:	9b00      	ldr	r3, [sp, #0]
 8009c44:	f000 000f 	and.w	r0, r0, #15
 8009c48:	fa00 f00b 	lsl.w	r0, r0, fp
 8009c4c:	4303      	orrs	r3, r0
 8009c4e:	9300      	str	r3, [sp, #0]
 8009c50:	f10b 0b04 	add.w	fp, fp, #4
 8009c54:	9b03      	ldr	r3, [sp, #12]
 8009c56:	e00d      	b.n	8009c74 <__gethex+0x27c>
 8009c58:	9b03      	ldr	r3, [sp, #12]
 8009c5a:	9a06      	ldr	r2, [sp, #24]
 8009c5c:	4413      	add	r3, r2
 8009c5e:	42bb      	cmp	r3, r7
 8009c60:	d3e0      	bcc.n	8009c24 <__gethex+0x22c>
 8009c62:	4618      	mov	r0, r3
 8009c64:	9901      	ldr	r1, [sp, #4]
 8009c66:	9307      	str	r3, [sp, #28]
 8009c68:	4652      	mov	r2, sl
 8009c6a:	f001 fc5f 	bl	800b52c <strncmp>
 8009c6e:	9b07      	ldr	r3, [sp, #28]
 8009c70:	2800      	cmp	r0, #0
 8009c72:	d1d7      	bne.n	8009c24 <__gethex+0x22c>
 8009c74:	461e      	mov	r6, r3
 8009c76:	e78b      	b.n	8009b90 <__gethex+0x198>
 8009c78:	f04f 0a03 	mov.w	sl, #3
 8009c7c:	e7b8      	b.n	8009bf0 <__gethex+0x1f8>
 8009c7e:	da0a      	bge.n	8009c96 <__gethex+0x29e>
 8009c80:	1a37      	subs	r7, r6, r0
 8009c82:	4621      	mov	r1, r4
 8009c84:	ee18 0a10 	vmov	r0, s16
 8009c88:	463a      	mov	r2, r7
 8009c8a:	f000 fc57 	bl	800a53c <__lshift>
 8009c8e:	1bed      	subs	r5, r5, r7
 8009c90:	4604      	mov	r4, r0
 8009c92:	f100 0914 	add.w	r9, r0, #20
 8009c96:	f04f 0a00 	mov.w	sl, #0
 8009c9a:	e7ae      	b.n	8009bfa <__gethex+0x202>
 8009c9c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009ca0:	42a8      	cmp	r0, r5
 8009ca2:	dd72      	ble.n	8009d8a <__gethex+0x392>
 8009ca4:	1b45      	subs	r5, r0, r5
 8009ca6:	42ae      	cmp	r6, r5
 8009ca8:	dc36      	bgt.n	8009d18 <__gethex+0x320>
 8009caa:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009cae:	2b02      	cmp	r3, #2
 8009cb0:	d02a      	beq.n	8009d08 <__gethex+0x310>
 8009cb2:	2b03      	cmp	r3, #3
 8009cb4:	d02c      	beq.n	8009d10 <__gethex+0x318>
 8009cb6:	2b01      	cmp	r3, #1
 8009cb8:	d115      	bne.n	8009ce6 <__gethex+0x2ee>
 8009cba:	42ae      	cmp	r6, r5
 8009cbc:	d113      	bne.n	8009ce6 <__gethex+0x2ee>
 8009cbe:	2e01      	cmp	r6, #1
 8009cc0:	d10b      	bne.n	8009cda <__gethex+0x2e2>
 8009cc2:	9a04      	ldr	r2, [sp, #16]
 8009cc4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009cc8:	6013      	str	r3, [r2, #0]
 8009cca:	2301      	movs	r3, #1
 8009ccc:	6123      	str	r3, [r4, #16]
 8009cce:	f8c9 3000 	str.w	r3, [r9]
 8009cd2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009cd4:	2762      	movs	r7, #98	; 0x62
 8009cd6:	601c      	str	r4, [r3, #0]
 8009cd8:	e723      	b.n	8009b22 <__gethex+0x12a>
 8009cda:	1e71      	subs	r1, r6, #1
 8009cdc:	4620      	mov	r0, r4
 8009cde:	f000 fe6b 	bl	800a9b8 <__any_on>
 8009ce2:	2800      	cmp	r0, #0
 8009ce4:	d1ed      	bne.n	8009cc2 <__gethex+0x2ca>
 8009ce6:	ee18 0a10 	vmov	r0, s16
 8009cea:	4621      	mov	r1, r4
 8009cec:	f000 fa0a 	bl	800a104 <_Bfree>
 8009cf0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009cf2:	2300      	movs	r3, #0
 8009cf4:	6013      	str	r3, [r2, #0]
 8009cf6:	2750      	movs	r7, #80	; 0x50
 8009cf8:	e713      	b.n	8009b22 <__gethex+0x12a>
 8009cfa:	bf00      	nop
 8009cfc:	0800c400 	.word	0x0800c400
 8009d00:	0800c384 	.word	0x0800c384
 8009d04:	0800c395 	.word	0x0800c395
 8009d08:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d1eb      	bne.n	8009ce6 <__gethex+0x2ee>
 8009d0e:	e7d8      	b.n	8009cc2 <__gethex+0x2ca>
 8009d10:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d1d5      	bne.n	8009cc2 <__gethex+0x2ca>
 8009d16:	e7e6      	b.n	8009ce6 <__gethex+0x2ee>
 8009d18:	1e6f      	subs	r7, r5, #1
 8009d1a:	f1ba 0f00 	cmp.w	sl, #0
 8009d1e:	d131      	bne.n	8009d84 <__gethex+0x38c>
 8009d20:	b127      	cbz	r7, 8009d2c <__gethex+0x334>
 8009d22:	4639      	mov	r1, r7
 8009d24:	4620      	mov	r0, r4
 8009d26:	f000 fe47 	bl	800a9b8 <__any_on>
 8009d2a:	4682      	mov	sl, r0
 8009d2c:	117b      	asrs	r3, r7, #5
 8009d2e:	2101      	movs	r1, #1
 8009d30:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009d34:	f007 071f 	and.w	r7, r7, #31
 8009d38:	fa01 f707 	lsl.w	r7, r1, r7
 8009d3c:	421f      	tst	r7, r3
 8009d3e:	4629      	mov	r1, r5
 8009d40:	4620      	mov	r0, r4
 8009d42:	bf18      	it	ne
 8009d44:	f04a 0a02 	orrne.w	sl, sl, #2
 8009d48:	1b76      	subs	r6, r6, r5
 8009d4a:	f7ff fded 	bl	8009928 <rshift>
 8009d4e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009d52:	2702      	movs	r7, #2
 8009d54:	f1ba 0f00 	cmp.w	sl, #0
 8009d58:	d048      	beq.n	8009dec <__gethex+0x3f4>
 8009d5a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009d5e:	2b02      	cmp	r3, #2
 8009d60:	d015      	beq.n	8009d8e <__gethex+0x396>
 8009d62:	2b03      	cmp	r3, #3
 8009d64:	d017      	beq.n	8009d96 <__gethex+0x39e>
 8009d66:	2b01      	cmp	r3, #1
 8009d68:	d109      	bne.n	8009d7e <__gethex+0x386>
 8009d6a:	f01a 0f02 	tst.w	sl, #2
 8009d6e:	d006      	beq.n	8009d7e <__gethex+0x386>
 8009d70:	f8d9 0000 	ldr.w	r0, [r9]
 8009d74:	ea4a 0a00 	orr.w	sl, sl, r0
 8009d78:	f01a 0f01 	tst.w	sl, #1
 8009d7c:	d10e      	bne.n	8009d9c <__gethex+0x3a4>
 8009d7e:	f047 0710 	orr.w	r7, r7, #16
 8009d82:	e033      	b.n	8009dec <__gethex+0x3f4>
 8009d84:	f04f 0a01 	mov.w	sl, #1
 8009d88:	e7d0      	b.n	8009d2c <__gethex+0x334>
 8009d8a:	2701      	movs	r7, #1
 8009d8c:	e7e2      	b.n	8009d54 <__gethex+0x35c>
 8009d8e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009d90:	f1c3 0301 	rsb	r3, r3, #1
 8009d94:	9315      	str	r3, [sp, #84]	; 0x54
 8009d96:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d0f0      	beq.n	8009d7e <__gethex+0x386>
 8009d9c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009da0:	f104 0314 	add.w	r3, r4, #20
 8009da4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009da8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009dac:	f04f 0c00 	mov.w	ip, #0
 8009db0:	4618      	mov	r0, r3
 8009db2:	f853 2b04 	ldr.w	r2, [r3], #4
 8009db6:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009dba:	d01c      	beq.n	8009df6 <__gethex+0x3fe>
 8009dbc:	3201      	adds	r2, #1
 8009dbe:	6002      	str	r2, [r0, #0]
 8009dc0:	2f02      	cmp	r7, #2
 8009dc2:	f104 0314 	add.w	r3, r4, #20
 8009dc6:	d13f      	bne.n	8009e48 <__gethex+0x450>
 8009dc8:	f8d8 2000 	ldr.w	r2, [r8]
 8009dcc:	3a01      	subs	r2, #1
 8009dce:	42b2      	cmp	r2, r6
 8009dd0:	d10a      	bne.n	8009de8 <__gethex+0x3f0>
 8009dd2:	1171      	asrs	r1, r6, #5
 8009dd4:	2201      	movs	r2, #1
 8009dd6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009dda:	f006 061f 	and.w	r6, r6, #31
 8009dde:	fa02 f606 	lsl.w	r6, r2, r6
 8009de2:	421e      	tst	r6, r3
 8009de4:	bf18      	it	ne
 8009de6:	4617      	movne	r7, r2
 8009de8:	f047 0720 	orr.w	r7, r7, #32
 8009dec:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009dee:	601c      	str	r4, [r3, #0]
 8009df0:	9b04      	ldr	r3, [sp, #16]
 8009df2:	601d      	str	r5, [r3, #0]
 8009df4:	e695      	b.n	8009b22 <__gethex+0x12a>
 8009df6:	4299      	cmp	r1, r3
 8009df8:	f843 cc04 	str.w	ip, [r3, #-4]
 8009dfc:	d8d8      	bhi.n	8009db0 <__gethex+0x3b8>
 8009dfe:	68a3      	ldr	r3, [r4, #8]
 8009e00:	459b      	cmp	fp, r3
 8009e02:	db19      	blt.n	8009e38 <__gethex+0x440>
 8009e04:	6861      	ldr	r1, [r4, #4]
 8009e06:	ee18 0a10 	vmov	r0, s16
 8009e0a:	3101      	adds	r1, #1
 8009e0c:	f000 f93a 	bl	800a084 <_Balloc>
 8009e10:	4681      	mov	r9, r0
 8009e12:	b918      	cbnz	r0, 8009e1c <__gethex+0x424>
 8009e14:	4b1a      	ldr	r3, [pc, #104]	; (8009e80 <__gethex+0x488>)
 8009e16:	4602      	mov	r2, r0
 8009e18:	2184      	movs	r1, #132	; 0x84
 8009e1a:	e6a8      	b.n	8009b6e <__gethex+0x176>
 8009e1c:	6922      	ldr	r2, [r4, #16]
 8009e1e:	3202      	adds	r2, #2
 8009e20:	f104 010c 	add.w	r1, r4, #12
 8009e24:	0092      	lsls	r2, r2, #2
 8009e26:	300c      	adds	r0, #12
 8009e28:	f000 f91e 	bl	800a068 <memcpy>
 8009e2c:	4621      	mov	r1, r4
 8009e2e:	ee18 0a10 	vmov	r0, s16
 8009e32:	f000 f967 	bl	800a104 <_Bfree>
 8009e36:	464c      	mov	r4, r9
 8009e38:	6923      	ldr	r3, [r4, #16]
 8009e3a:	1c5a      	adds	r2, r3, #1
 8009e3c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009e40:	6122      	str	r2, [r4, #16]
 8009e42:	2201      	movs	r2, #1
 8009e44:	615a      	str	r2, [r3, #20]
 8009e46:	e7bb      	b.n	8009dc0 <__gethex+0x3c8>
 8009e48:	6922      	ldr	r2, [r4, #16]
 8009e4a:	455a      	cmp	r2, fp
 8009e4c:	dd0b      	ble.n	8009e66 <__gethex+0x46e>
 8009e4e:	2101      	movs	r1, #1
 8009e50:	4620      	mov	r0, r4
 8009e52:	f7ff fd69 	bl	8009928 <rshift>
 8009e56:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009e5a:	3501      	adds	r5, #1
 8009e5c:	42ab      	cmp	r3, r5
 8009e5e:	f6ff aed0 	blt.w	8009c02 <__gethex+0x20a>
 8009e62:	2701      	movs	r7, #1
 8009e64:	e7c0      	b.n	8009de8 <__gethex+0x3f0>
 8009e66:	f016 061f 	ands.w	r6, r6, #31
 8009e6a:	d0fa      	beq.n	8009e62 <__gethex+0x46a>
 8009e6c:	449a      	add	sl, r3
 8009e6e:	f1c6 0620 	rsb	r6, r6, #32
 8009e72:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8009e76:	f000 f9fb 	bl	800a270 <__hi0bits>
 8009e7a:	42b0      	cmp	r0, r6
 8009e7c:	dbe7      	blt.n	8009e4e <__gethex+0x456>
 8009e7e:	e7f0      	b.n	8009e62 <__gethex+0x46a>
 8009e80:	0800c384 	.word	0x0800c384

08009e84 <L_shift>:
 8009e84:	f1c2 0208 	rsb	r2, r2, #8
 8009e88:	0092      	lsls	r2, r2, #2
 8009e8a:	b570      	push	{r4, r5, r6, lr}
 8009e8c:	f1c2 0620 	rsb	r6, r2, #32
 8009e90:	6843      	ldr	r3, [r0, #4]
 8009e92:	6804      	ldr	r4, [r0, #0]
 8009e94:	fa03 f506 	lsl.w	r5, r3, r6
 8009e98:	432c      	orrs	r4, r5
 8009e9a:	40d3      	lsrs	r3, r2
 8009e9c:	6004      	str	r4, [r0, #0]
 8009e9e:	f840 3f04 	str.w	r3, [r0, #4]!
 8009ea2:	4288      	cmp	r0, r1
 8009ea4:	d3f4      	bcc.n	8009e90 <L_shift+0xc>
 8009ea6:	bd70      	pop	{r4, r5, r6, pc}

08009ea8 <__match>:
 8009ea8:	b530      	push	{r4, r5, lr}
 8009eaa:	6803      	ldr	r3, [r0, #0]
 8009eac:	3301      	adds	r3, #1
 8009eae:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009eb2:	b914      	cbnz	r4, 8009eba <__match+0x12>
 8009eb4:	6003      	str	r3, [r0, #0]
 8009eb6:	2001      	movs	r0, #1
 8009eb8:	bd30      	pop	{r4, r5, pc}
 8009eba:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ebe:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009ec2:	2d19      	cmp	r5, #25
 8009ec4:	bf98      	it	ls
 8009ec6:	3220      	addls	r2, #32
 8009ec8:	42a2      	cmp	r2, r4
 8009eca:	d0f0      	beq.n	8009eae <__match+0x6>
 8009ecc:	2000      	movs	r0, #0
 8009ece:	e7f3      	b.n	8009eb8 <__match+0x10>

08009ed0 <__hexnan>:
 8009ed0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ed4:	680b      	ldr	r3, [r1, #0]
 8009ed6:	6801      	ldr	r1, [r0, #0]
 8009ed8:	115e      	asrs	r6, r3, #5
 8009eda:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009ede:	f013 031f 	ands.w	r3, r3, #31
 8009ee2:	b087      	sub	sp, #28
 8009ee4:	bf18      	it	ne
 8009ee6:	3604      	addne	r6, #4
 8009ee8:	2500      	movs	r5, #0
 8009eea:	1f37      	subs	r7, r6, #4
 8009eec:	4682      	mov	sl, r0
 8009eee:	4690      	mov	r8, r2
 8009ef0:	9301      	str	r3, [sp, #4]
 8009ef2:	f846 5c04 	str.w	r5, [r6, #-4]
 8009ef6:	46b9      	mov	r9, r7
 8009ef8:	463c      	mov	r4, r7
 8009efa:	9502      	str	r5, [sp, #8]
 8009efc:	46ab      	mov	fp, r5
 8009efe:	784a      	ldrb	r2, [r1, #1]
 8009f00:	1c4b      	adds	r3, r1, #1
 8009f02:	9303      	str	r3, [sp, #12]
 8009f04:	b342      	cbz	r2, 8009f58 <__hexnan+0x88>
 8009f06:	4610      	mov	r0, r2
 8009f08:	9105      	str	r1, [sp, #20]
 8009f0a:	9204      	str	r2, [sp, #16]
 8009f0c:	f7ff fd5e 	bl	80099cc <__hexdig_fun>
 8009f10:	2800      	cmp	r0, #0
 8009f12:	d14f      	bne.n	8009fb4 <__hexnan+0xe4>
 8009f14:	9a04      	ldr	r2, [sp, #16]
 8009f16:	9905      	ldr	r1, [sp, #20]
 8009f18:	2a20      	cmp	r2, #32
 8009f1a:	d818      	bhi.n	8009f4e <__hexnan+0x7e>
 8009f1c:	9b02      	ldr	r3, [sp, #8]
 8009f1e:	459b      	cmp	fp, r3
 8009f20:	dd13      	ble.n	8009f4a <__hexnan+0x7a>
 8009f22:	454c      	cmp	r4, r9
 8009f24:	d206      	bcs.n	8009f34 <__hexnan+0x64>
 8009f26:	2d07      	cmp	r5, #7
 8009f28:	dc04      	bgt.n	8009f34 <__hexnan+0x64>
 8009f2a:	462a      	mov	r2, r5
 8009f2c:	4649      	mov	r1, r9
 8009f2e:	4620      	mov	r0, r4
 8009f30:	f7ff ffa8 	bl	8009e84 <L_shift>
 8009f34:	4544      	cmp	r4, r8
 8009f36:	d950      	bls.n	8009fda <__hexnan+0x10a>
 8009f38:	2300      	movs	r3, #0
 8009f3a:	f1a4 0904 	sub.w	r9, r4, #4
 8009f3e:	f844 3c04 	str.w	r3, [r4, #-4]
 8009f42:	f8cd b008 	str.w	fp, [sp, #8]
 8009f46:	464c      	mov	r4, r9
 8009f48:	461d      	mov	r5, r3
 8009f4a:	9903      	ldr	r1, [sp, #12]
 8009f4c:	e7d7      	b.n	8009efe <__hexnan+0x2e>
 8009f4e:	2a29      	cmp	r2, #41	; 0x29
 8009f50:	d156      	bne.n	800a000 <__hexnan+0x130>
 8009f52:	3102      	adds	r1, #2
 8009f54:	f8ca 1000 	str.w	r1, [sl]
 8009f58:	f1bb 0f00 	cmp.w	fp, #0
 8009f5c:	d050      	beq.n	800a000 <__hexnan+0x130>
 8009f5e:	454c      	cmp	r4, r9
 8009f60:	d206      	bcs.n	8009f70 <__hexnan+0xa0>
 8009f62:	2d07      	cmp	r5, #7
 8009f64:	dc04      	bgt.n	8009f70 <__hexnan+0xa0>
 8009f66:	462a      	mov	r2, r5
 8009f68:	4649      	mov	r1, r9
 8009f6a:	4620      	mov	r0, r4
 8009f6c:	f7ff ff8a 	bl	8009e84 <L_shift>
 8009f70:	4544      	cmp	r4, r8
 8009f72:	d934      	bls.n	8009fde <__hexnan+0x10e>
 8009f74:	f1a8 0204 	sub.w	r2, r8, #4
 8009f78:	4623      	mov	r3, r4
 8009f7a:	f853 1b04 	ldr.w	r1, [r3], #4
 8009f7e:	f842 1f04 	str.w	r1, [r2, #4]!
 8009f82:	429f      	cmp	r7, r3
 8009f84:	d2f9      	bcs.n	8009f7a <__hexnan+0xaa>
 8009f86:	1b3b      	subs	r3, r7, r4
 8009f88:	f023 0303 	bic.w	r3, r3, #3
 8009f8c:	3304      	adds	r3, #4
 8009f8e:	3401      	adds	r4, #1
 8009f90:	3e03      	subs	r6, #3
 8009f92:	42b4      	cmp	r4, r6
 8009f94:	bf88      	it	hi
 8009f96:	2304      	movhi	r3, #4
 8009f98:	4443      	add	r3, r8
 8009f9a:	2200      	movs	r2, #0
 8009f9c:	f843 2b04 	str.w	r2, [r3], #4
 8009fa0:	429f      	cmp	r7, r3
 8009fa2:	d2fb      	bcs.n	8009f9c <__hexnan+0xcc>
 8009fa4:	683b      	ldr	r3, [r7, #0]
 8009fa6:	b91b      	cbnz	r3, 8009fb0 <__hexnan+0xe0>
 8009fa8:	4547      	cmp	r7, r8
 8009faa:	d127      	bne.n	8009ffc <__hexnan+0x12c>
 8009fac:	2301      	movs	r3, #1
 8009fae:	603b      	str	r3, [r7, #0]
 8009fb0:	2005      	movs	r0, #5
 8009fb2:	e026      	b.n	800a002 <__hexnan+0x132>
 8009fb4:	3501      	adds	r5, #1
 8009fb6:	2d08      	cmp	r5, #8
 8009fb8:	f10b 0b01 	add.w	fp, fp, #1
 8009fbc:	dd06      	ble.n	8009fcc <__hexnan+0xfc>
 8009fbe:	4544      	cmp	r4, r8
 8009fc0:	d9c3      	bls.n	8009f4a <__hexnan+0x7a>
 8009fc2:	2300      	movs	r3, #0
 8009fc4:	f844 3c04 	str.w	r3, [r4, #-4]
 8009fc8:	2501      	movs	r5, #1
 8009fca:	3c04      	subs	r4, #4
 8009fcc:	6822      	ldr	r2, [r4, #0]
 8009fce:	f000 000f 	and.w	r0, r0, #15
 8009fd2:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8009fd6:	6022      	str	r2, [r4, #0]
 8009fd8:	e7b7      	b.n	8009f4a <__hexnan+0x7a>
 8009fda:	2508      	movs	r5, #8
 8009fdc:	e7b5      	b.n	8009f4a <__hexnan+0x7a>
 8009fde:	9b01      	ldr	r3, [sp, #4]
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d0df      	beq.n	8009fa4 <__hexnan+0xd4>
 8009fe4:	f04f 32ff 	mov.w	r2, #4294967295
 8009fe8:	f1c3 0320 	rsb	r3, r3, #32
 8009fec:	fa22 f303 	lsr.w	r3, r2, r3
 8009ff0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009ff4:	401a      	ands	r2, r3
 8009ff6:	f846 2c04 	str.w	r2, [r6, #-4]
 8009ffa:	e7d3      	b.n	8009fa4 <__hexnan+0xd4>
 8009ffc:	3f04      	subs	r7, #4
 8009ffe:	e7d1      	b.n	8009fa4 <__hexnan+0xd4>
 800a000:	2004      	movs	r0, #4
 800a002:	b007      	add	sp, #28
 800a004:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a008 <_localeconv_r>:
 800a008:	4800      	ldr	r0, [pc, #0]	; (800a00c <_localeconv_r+0x4>)
 800a00a:	4770      	bx	lr
 800a00c:	20000178 	.word	0x20000178

0800a010 <_lseek_r>:
 800a010:	b538      	push	{r3, r4, r5, lr}
 800a012:	4d07      	ldr	r5, [pc, #28]	; (800a030 <_lseek_r+0x20>)
 800a014:	4604      	mov	r4, r0
 800a016:	4608      	mov	r0, r1
 800a018:	4611      	mov	r1, r2
 800a01a:	2200      	movs	r2, #0
 800a01c:	602a      	str	r2, [r5, #0]
 800a01e:	461a      	mov	r2, r3
 800a020:	f7f7 fd12 	bl	8001a48 <_lseek>
 800a024:	1c43      	adds	r3, r0, #1
 800a026:	d102      	bne.n	800a02e <_lseek_r+0x1e>
 800a028:	682b      	ldr	r3, [r5, #0]
 800a02a:	b103      	cbz	r3, 800a02e <_lseek_r+0x1e>
 800a02c:	6023      	str	r3, [r4, #0]
 800a02e:	bd38      	pop	{r3, r4, r5, pc}
 800a030:	200007f8 	.word	0x200007f8

0800a034 <malloc>:
 800a034:	4b02      	ldr	r3, [pc, #8]	; (800a040 <malloc+0xc>)
 800a036:	4601      	mov	r1, r0
 800a038:	6818      	ldr	r0, [r3, #0]
 800a03a:	f000 bd3d 	b.w	800aab8 <_malloc_r>
 800a03e:	bf00      	nop
 800a040:	20000020 	.word	0x20000020

0800a044 <__ascii_mbtowc>:
 800a044:	b082      	sub	sp, #8
 800a046:	b901      	cbnz	r1, 800a04a <__ascii_mbtowc+0x6>
 800a048:	a901      	add	r1, sp, #4
 800a04a:	b142      	cbz	r2, 800a05e <__ascii_mbtowc+0x1a>
 800a04c:	b14b      	cbz	r3, 800a062 <__ascii_mbtowc+0x1e>
 800a04e:	7813      	ldrb	r3, [r2, #0]
 800a050:	600b      	str	r3, [r1, #0]
 800a052:	7812      	ldrb	r2, [r2, #0]
 800a054:	1e10      	subs	r0, r2, #0
 800a056:	bf18      	it	ne
 800a058:	2001      	movne	r0, #1
 800a05a:	b002      	add	sp, #8
 800a05c:	4770      	bx	lr
 800a05e:	4610      	mov	r0, r2
 800a060:	e7fb      	b.n	800a05a <__ascii_mbtowc+0x16>
 800a062:	f06f 0001 	mvn.w	r0, #1
 800a066:	e7f8      	b.n	800a05a <__ascii_mbtowc+0x16>

0800a068 <memcpy>:
 800a068:	440a      	add	r2, r1
 800a06a:	4291      	cmp	r1, r2
 800a06c:	f100 33ff 	add.w	r3, r0, #4294967295
 800a070:	d100      	bne.n	800a074 <memcpy+0xc>
 800a072:	4770      	bx	lr
 800a074:	b510      	push	{r4, lr}
 800a076:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a07a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a07e:	4291      	cmp	r1, r2
 800a080:	d1f9      	bne.n	800a076 <memcpy+0xe>
 800a082:	bd10      	pop	{r4, pc}

0800a084 <_Balloc>:
 800a084:	b570      	push	{r4, r5, r6, lr}
 800a086:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a088:	4604      	mov	r4, r0
 800a08a:	460d      	mov	r5, r1
 800a08c:	b976      	cbnz	r6, 800a0ac <_Balloc+0x28>
 800a08e:	2010      	movs	r0, #16
 800a090:	f7ff ffd0 	bl	800a034 <malloc>
 800a094:	4602      	mov	r2, r0
 800a096:	6260      	str	r0, [r4, #36]	; 0x24
 800a098:	b920      	cbnz	r0, 800a0a4 <_Balloc+0x20>
 800a09a:	4b18      	ldr	r3, [pc, #96]	; (800a0fc <_Balloc+0x78>)
 800a09c:	4818      	ldr	r0, [pc, #96]	; (800a100 <_Balloc+0x7c>)
 800a09e:	2166      	movs	r1, #102	; 0x66
 800a0a0:	f001 fb1c 	bl	800b6dc <__assert_func>
 800a0a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a0a8:	6006      	str	r6, [r0, #0]
 800a0aa:	60c6      	str	r6, [r0, #12]
 800a0ac:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a0ae:	68f3      	ldr	r3, [r6, #12]
 800a0b0:	b183      	cbz	r3, 800a0d4 <_Balloc+0x50>
 800a0b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a0b4:	68db      	ldr	r3, [r3, #12]
 800a0b6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a0ba:	b9b8      	cbnz	r0, 800a0ec <_Balloc+0x68>
 800a0bc:	2101      	movs	r1, #1
 800a0be:	fa01 f605 	lsl.w	r6, r1, r5
 800a0c2:	1d72      	adds	r2, r6, #5
 800a0c4:	0092      	lsls	r2, r2, #2
 800a0c6:	4620      	mov	r0, r4
 800a0c8:	f000 fc97 	bl	800a9fa <_calloc_r>
 800a0cc:	b160      	cbz	r0, 800a0e8 <_Balloc+0x64>
 800a0ce:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a0d2:	e00e      	b.n	800a0f2 <_Balloc+0x6e>
 800a0d4:	2221      	movs	r2, #33	; 0x21
 800a0d6:	2104      	movs	r1, #4
 800a0d8:	4620      	mov	r0, r4
 800a0da:	f000 fc8e 	bl	800a9fa <_calloc_r>
 800a0de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a0e0:	60f0      	str	r0, [r6, #12]
 800a0e2:	68db      	ldr	r3, [r3, #12]
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d1e4      	bne.n	800a0b2 <_Balloc+0x2e>
 800a0e8:	2000      	movs	r0, #0
 800a0ea:	bd70      	pop	{r4, r5, r6, pc}
 800a0ec:	6802      	ldr	r2, [r0, #0]
 800a0ee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a0f2:	2300      	movs	r3, #0
 800a0f4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a0f8:	e7f7      	b.n	800a0ea <_Balloc+0x66>
 800a0fa:	bf00      	nop
 800a0fc:	0800c30e 	.word	0x0800c30e
 800a100:	0800c414 	.word	0x0800c414

0800a104 <_Bfree>:
 800a104:	b570      	push	{r4, r5, r6, lr}
 800a106:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a108:	4605      	mov	r5, r0
 800a10a:	460c      	mov	r4, r1
 800a10c:	b976      	cbnz	r6, 800a12c <_Bfree+0x28>
 800a10e:	2010      	movs	r0, #16
 800a110:	f7ff ff90 	bl	800a034 <malloc>
 800a114:	4602      	mov	r2, r0
 800a116:	6268      	str	r0, [r5, #36]	; 0x24
 800a118:	b920      	cbnz	r0, 800a124 <_Bfree+0x20>
 800a11a:	4b09      	ldr	r3, [pc, #36]	; (800a140 <_Bfree+0x3c>)
 800a11c:	4809      	ldr	r0, [pc, #36]	; (800a144 <_Bfree+0x40>)
 800a11e:	218a      	movs	r1, #138	; 0x8a
 800a120:	f001 fadc 	bl	800b6dc <__assert_func>
 800a124:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a128:	6006      	str	r6, [r0, #0]
 800a12a:	60c6      	str	r6, [r0, #12]
 800a12c:	b13c      	cbz	r4, 800a13e <_Bfree+0x3a>
 800a12e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a130:	6862      	ldr	r2, [r4, #4]
 800a132:	68db      	ldr	r3, [r3, #12]
 800a134:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a138:	6021      	str	r1, [r4, #0]
 800a13a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a13e:	bd70      	pop	{r4, r5, r6, pc}
 800a140:	0800c30e 	.word	0x0800c30e
 800a144:	0800c414 	.word	0x0800c414

0800a148 <__multadd>:
 800a148:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a14c:	690e      	ldr	r6, [r1, #16]
 800a14e:	4607      	mov	r7, r0
 800a150:	4698      	mov	r8, r3
 800a152:	460c      	mov	r4, r1
 800a154:	f101 0014 	add.w	r0, r1, #20
 800a158:	2300      	movs	r3, #0
 800a15a:	6805      	ldr	r5, [r0, #0]
 800a15c:	b2a9      	uxth	r1, r5
 800a15e:	fb02 8101 	mla	r1, r2, r1, r8
 800a162:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800a166:	0c2d      	lsrs	r5, r5, #16
 800a168:	fb02 c505 	mla	r5, r2, r5, ip
 800a16c:	b289      	uxth	r1, r1
 800a16e:	3301      	adds	r3, #1
 800a170:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800a174:	429e      	cmp	r6, r3
 800a176:	f840 1b04 	str.w	r1, [r0], #4
 800a17a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800a17e:	dcec      	bgt.n	800a15a <__multadd+0x12>
 800a180:	f1b8 0f00 	cmp.w	r8, #0
 800a184:	d022      	beq.n	800a1cc <__multadd+0x84>
 800a186:	68a3      	ldr	r3, [r4, #8]
 800a188:	42b3      	cmp	r3, r6
 800a18a:	dc19      	bgt.n	800a1c0 <__multadd+0x78>
 800a18c:	6861      	ldr	r1, [r4, #4]
 800a18e:	4638      	mov	r0, r7
 800a190:	3101      	adds	r1, #1
 800a192:	f7ff ff77 	bl	800a084 <_Balloc>
 800a196:	4605      	mov	r5, r0
 800a198:	b928      	cbnz	r0, 800a1a6 <__multadd+0x5e>
 800a19a:	4602      	mov	r2, r0
 800a19c:	4b0d      	ldr	r3, [pc, #52]	; (800a1d4 <__multadd+0x8c>)
 800a19e:	480e      	ldr	r0, [pc, #56]	; (800a1d8 <__multadd+0x90>)
 800a1a0:	21b5      	movs	r1, #181	; 0xb5
 800a1a2:	f001 fa9b 	bl	800b6dc <__assert_func>
 800a1a6:	6922      	ldr	r2, [r4, #16]
 800a1a8:	3202      	adds	r2, #2
 800a1aa:	f104 010c 	add.w	r1, r4, #12
 800a1ae:	0092      	lsls	r2, r2, #2
 800a1b0:	300c      	adds	r0, #12
 800a1b2:	f7ff ff59 	bl	800a068 <memcpy>
 800a1b6:	4621      	mov	r1, r4
 800a1b8:	4638      	mov	r0, r7
 800a1ba:	f7ff ffa3 	bl	800a104 <_Bfree>
 800a1be:	462c      	mov	r4, r5
 800a1c0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800a1c4:	3601      	adds	r6, #1
 800a1c6:	f8c3 8014 	str.w	r8, [r3, #20]
 800a1ca:	6126      	str	r6, [r4, #16]
 800a1cc:	4620      	mov	r0, r4
 800a1ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a1d2:	bf00      	nop
 800a1d4:	0800c384 	.word	0x0800c384
 800a1d8:	0800c414 	.word	0x0800c414

0800a1dc <__s2b>:
 800a1dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a1e0:	460c      	mov	r4, r1
 800a1e2:	4615      	mov	r5, r2
 800a1e4:	461f      	mov	r7, r3
 800a1e6:	2209      	movs	r2, #9
 800a1e8:	3308      	adds	r3, #8
 800a1ea:	4606      	mov	r6, r0
 800a1ec:	fb93 f3f2 	sdiv	r3, r3, r2
 800a1f0:	2100      	movs	r1, #0
 800a1f2:	2201      	movs	r2, #1
 800a1f4:	429a      	cmp	r2, r3
 800a1f6:	db09      	blt.n	800a20c <__s2b+0x30>
 800a1f8:	4630      	mov	r0, r6
 800a1fa:	f7ff ff43 	bl	800a084 <_Balloc>
 800a1fe:	b940      	cbnz	r0, 800a212 <__s2b+0x36>
 800a200:	4602      	mov	r2, r0
 800a202:	4b19      	ldr	r3, [pc, #100]	; (800a268 <__s2b+0x8c>)
 800a204:	4819      	ldr	r0, [pc, #100]	; (800a26c <__s2b+0x90>)
 800a206:	21ce      	movs	r1, #206	; 0xce
 800a208:	f001 fa68 	bl	800b6dc <__assert_func>
 800a20c:	0052      	lsls	r2, r2, #1
 800a20e:	3101      	adds	r1, #1
 800a210:	e7f0      	b.n	800a1f4 <__s2b+0x18>
 800a212:	9b08      	ldr	r3, [sp, #32]
 800a214:	6143      	str	r3, [r0, #20]
 800a216:	2d09      	cmp	r5, #9
 800a218:	f04f 0301 	mov.w	r3, #1
 800a21c:	6103      	str	r3, [r0, #16]
 800a21e:	dd16      	ble.n	800a24e <__s2b+0x72>
 800a220:	f104 0909 	add.w	r9, r4, #9
 800a224:	46c8      	mov	r8, r9
 800a226:	442c      	add	r4, r5
 800a228:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a22c:	4601      	mov	r1, r0
 800a22e:	3b30      	subs	r3, #48	; 0x30
 800a230:	220a      	movs	r2, #10
 800a232:	4630      	mov	r0, r6
 800a234:	f7ff ff88 	bl	800a148 <__multadd>
 800a238:	45a0      	cmp	r8, r4
 800a23a:	d1f5      	bne.n	800a228 <__s2b+0x4c>
 800a23c:	f1a5 0408 	sub.w	r4, r5, #8
 800a240:	444c      	add	r4, r9
 800a242:	1b2d      	subs	r5, r5, r4
 800a244:	1963      	adds	r3, r4, r5
 800a246:	42bb      	cmp	r3, r7
 800a248:	db04      	blt.n	800a254 <__s2b+0x78>
 800a24a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a24e:	340a      	adds	r4, #10
 800a250:	2509      	movs	r5, #9
 800a252:	e7f6      	b.n	800a242 <__s2b+0x66>
 800a254:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a258:	4601      	mov	r1, r0
 800a25a:	3b30      	subs	r3, #48	; 0x30
 800a25c:	220a      	movs	r2, #10
 800a25e:	4630      	mov	r0, r6
 800a260:	f7ff ff72 	bl	800a148 <__multadd>
 800a264:	e7ee      	b.n	800a244 <__s2b+0x68>
 800a266:	bf00      	nop
 800a268:	0800c384 	.word	0x0800c384
 800a26c:	0800c414 	.word	0x0800c414

0800a270 <__hi0bits>:
 800a270:	0c03      	lsrs	r3, r0, #16
 800a272:	041b      	lsls	r3, r3, #16
 800a274:	b9d3      	cbnz	r3, 800a2ac <__hi0bits+0x3c>
 800a276:	0400      	lsls	r0, r0, #16
 800a278:	2310      	movs	r3, #16
 800a27a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a27e:	bf04      	itt	eq
 800a280:	0200      	lsleq	r0, r0, #8
 800a282:	3308      	addeq	r3, #8
 800a284:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a288:	bf04      	itt	eq
 800a28a:	0100      	lsleq	r0, r0, #4
 800a28c:	3304      	addeq	r3, #4
 800a28e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a292:	bf04      	itt	eq
 800a294:	0080      	lsleq	r0, r0, #2
 800a296:	3302      	addeq	r3, #2
 800a298:	2800      	cmp	r0, #0
 800a29a:	db05      	blt.n	800a2a8 <__hi0bits+0x38>
 800a29c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a2a0:	f103 0301 	add.w	r3, r3, #1
 800a2a4:	bf08      	it	eq
 800a2a6:	2320      	moveq	r3, #32
 800a2a8:	4618      	mov	r0, r3
 800a2aa:	4770      	bx	lr
 800a2ac:	2300      	movs	r3, #0
 800a2ae:	e7e4      	b.n	800a27a <__hi0bits+0xa>

0800a2b0 <__lo0bits>:
 800a2b0:	6803      	ldr	r3, [r0, #0]
 800a2b2:	f013 0207 	ands.w	r2, r3, #7
 800a2b6:	4601      	mov	r1, r0
 800a2b8:	d00b      	beq.n	800a2d2 <__lo0bits+0x22>
 800a2ba:	07da      	lsls	r2, r3, #31
 800a2bc:	d424      	bmi.n	800a308 <__lo0bits+0x58>
 800a2be:	0798      	lsls	r0, r3, #30
 800a2c0:	bf49      	itett	mi
 800a2c2:	085b      	lsrmi	r3, r3, #1
 800a2c4:	089b      	lsrpl	r3, r3, #2
 800a2c6:	2001      	movmi	r0, #1
 800a2c8:	600b      	strmi	r3, [r1, #0]
 800a2ca:	bf5c      	itt	pl
 800a2cc:	600b      	strpl	r3, [r1, #0]
 800a2ce:	2002      	movpl	r0, #2
 800a2d0:	4770      	bx	lr
 800a2d2:	b298      	uxth	r0, r3
 800a2d4:	b9b0      	cbnz	r0, 800a304 <__lo0bits+0x54>
 800a2d6:	0c1b      	lsrs	r3, r3, #16
 800a2d8:	2010      	movs	r0, #16
 800a2da:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a2de:	bf04      	itt	eq
 800a2e0:	0a1b      	lsreq	r3, r3, #8
 800a2e2:	3008      	addeq	r0, #8
 800a2e4:	071a      	lsls	r2, r3, #28
 800a2e6:	bf04      	itt	eq
 800a2e8:	091b      	lsreq	r3, r3, #4
 800a2ea:	3004      	addeq	r0, #4
 800a2ec:	079a      	lsls	r2, r3, #30
 800a2ee:	bf04      	itt	eq
 800a2f0:	089b      	lsreq	r3, r3, #2
 800a2f2:	3002      	addeq	r0, #2
 800a2f4:	07da      	lsls	r2, r3, #31
 800a2f6:	d403      	bmi.n	800a300 <__lo0bits+0x50>
 800a2f8:	085b      	lsrs	r3, r3, #1
 800a2fa:	f100 0001 	add.w	r0, r0, #1
 800a2fe:	d005      	beq.n	800a30c <__lo0bits+0x5c>
 800a300:	600b      	str	r3, [r1, #0]
 800a302:	4770      	bx	lr
 800a304:	4610      	mov	r0, r2
 800a306:	e7e8      	b.n	800a2da <__lo0bits+0x2a>
 800a308:	2000      	movs	r0, #0
 800a30a:	4770      	bx	lr
 800a30c:	2020      	movs	r0, #32
 800a30e:	4770      	bx	lr

0800a310 <__i2b>:
 800a310:	b510      	push	{r4, lr}
 800a312:	460c      	mov	r4, r1
 800a314:	2101      	movs	r1, #1
 800a316:	f7ff feb5 	bl	800a084 <_Balloc>
 800a31a:	4602      	mov	r2, r0
 800a31c:	b928      	cbnz	r0, 800a32a <__i2b+0x1a>
 800a31e:	4b05      	ldr	r3, [pc, #20]	; (800a334 <__i2b+0x24>)
 800a320:	4805      	ldr	r0, [pc, #20]	; (800a338 <__i2b+0x28>)
 800a322:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a326:	f001 f9d9 	bl	800b6dc <__assert_func>
 800a32a:	2301      	movs	r3, #1
 800a32c:	6144      	str	r4, [r0, #20]
 800a32e:	6103      	str	r3, [r0, #16]
 800a330:	bd10      	pop	{r4, pc}
 800a332:	bf00      	nop
 800a334:	0800c384 	.word	0x0800c384
 800a338:	0800c414 	.word	0x0800c414

0800a33c <__multiply>:
 800a33c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a340:	4614      	mov	r4, r2
 800a342:	690a      	ldr	r2, [r1, #16]
 800a344:	6923      	ldr	r3, [r4, #16]
 800a346:	429a      	cmp	r2, r3
 800a348:	bfb8      	it	lt
 800a34a:	460b      	movlt	r3, r1
 800a34c:	460d      	mov	r5, r1
 800a34e:	bfbc      	itt	lt
 800a350:	4625      	movlt	r5, r4
 800a352:	461c      	movlt	r4, r3
 800a354:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800a358:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800a35c:	68ab      	ldr	r3, [r5, #8]
 800a35e:	6869      	ldr	r1, [r5, #4]
 800a360:	eb0a 0709 	add.w	r7, sl, r9
 800a364:	42bb      	cmp	r3, r7
 800a366:	b085      	sub	sp, #20
 800a368:	bfb8      	it	lt
 800a36a:	3101      	addlt	r1, #1
 800a36c:	f7ff fe8a 	bl	800a084 <_Balloc>
 800a370:	b930      	cbnz	r0, 800a380 <__multiply+0x44>
 800a372:	4602      	mov	r2, r0
 800a374:	4b42      	ldr	r3, [pc, #264]	; (800a480 <__multiply+0x144>)
 800a376:	4843      	ldr	r0, [pc, #268]	; (800a484 <__multiply+0x148>)
 800a378:	f240 115d 	movw	r1, #349	; 0x15d
 800a37c:	f001 f9ae 	bl	800b6dc <__assert_func>
 800a380:	f100 0614 	add.w	r6, r0, #20
 800a384:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800a388:	4633      	mov	r3, r6
 800a38a:	2200      	movs	r2, #0
 800a38c:	4543      	cmp	r3, r8
 800a38e:	d31e      	bcc.n	800a3ce <__multiply+0x92>
 800a390:	f105 0c14 	add.w	ip, r5, #20
 800a394:	f104 0314 	add.w	r3, r4, #20
 800a398:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800a39c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800a3a0:	9202      	str	r2, [sp, #8]
 800a3a2:	ebac 0205 	sub.w	r2, ip, r5
 800a3a6:	3a15      	subs	r2, #21
 800a3a8:	f022 0203 	bic.w	r2, r2, #3
 800a3ac:	3204      	adds	r2, #4
 800a3ae:	f105 0115 	add.w	r1, r5, #21
 800a3b2:	458c      	cmp	ip, r1
 800a3b4:	bf38      	it	cc
 800a3b6:	2204      	movcc	r2, #4
 800a3b8:	9201      	str	r2, [sp, #4]
 800a3ba:	9a02      	ldr	r2, [sp, #8]
 800a3bc:	9303      	str	r3, [sp, #12]
 800a3be:	429a      	cmp	r2, r3
 800a3c0:	d808      	bhi.n	800a3d4 <__multiply+0x98>
 800a3c2:	2f00      	cmp	r7, #0
 800a3c4:	dc55      	bgt.n	800a472 <__multiply+0x136>
 800a3c6:	6107      	str	r7, [r0, #16]
 800a3c8:	b005      	add	sp, #20
 800a3ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3ce:	f843 2b04 	str.w	r2, [r3], #4
 800a3d2:	e7db      	b.n	800a38c <__multiply+0x50>
 800a3d4:	f8b3 a000 	ldrh.w	sl, [r3]
 800a3d8:	f1ba 0f00 	cmp.w	sl, #0
 800a3dc:	d020      	beq.n	800a420 <__multiply+0xe4>
 800a3de:	f105 0e14 	add.w	lr, r5, #20
 800a3e2:	46b1      	mov	r9, r6
 800a3e4:	2200      	movs	r2, #0
 800a3e6:	f85e 4b04 	ldr.w	r4, [lr], #4
 800a3ea:	f8d9 b000 	ldr.w	fp, [r9]
 800a3ee:	b2a1      	uxth	r1, r4
 800a3f0:	fa1f fb8b 	uxth.w	fp, fp
 800a3f4:	fb0a b101 	mla	r1, sl, r1, fp
 800a3f8:	4411      	add	r1, r2
 800a3fa:	f8d9 2000 	ldr.w	r2, [r9]
 800a3fe:	0c24      	lsrs	r4, r4, #16
 800a400:	0c12      	lsrs	r2, r2, #16
 800a402:	fb0a 2404 	mla	r4, sl, r4, r2
 800a406:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800a40a:	b289      	uxth	r1, r1
 800a40c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a410:	45f4      	cmp	ip, lr
 800a412:	f849 1b04 	str.w	r1, [r9], #4
 800a416:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800a41a:	d8e4      	bhi.n	800a3e6 <__multiply+0xaa>
 800a41c:	9901      	ldr	r1, [sp, #4]
 800a41e:	5072      	str	r2, [r6, r1]
 800a420:	9a03      	ldr	r2, [sp, #12]
 800a422:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a426:	3304      	adds	r3, #4
 800a428:	f1b9 0f00 	cmp.w	r9, #0
 800a42c:	d01f      	beq.n	800a46e <__multiply+0x132>
 800a42e:	6834      	ldr	r4, [r6, #0]
 800a430:	f105 0114 	add.w	r1, r5, #20
 800a434:	46b6      	mov	lr, r6
 800a436:	f04f 0a00 	mov.w	sl, #0
 800a43a:	880a      	ldrh	r2, [r1, #0]
 800a43c:	f8be b002 	ldrh.w	fp, [lr, #2]
 800a440:	fb09 b202 	mla	r2, r9, r2, fp
 800a444:	4492      	add	sl, r2
 800a446:	b2a4      	uxth	r4, r4
 800a448:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800a44c:	f84e 4b04 	str.w	r4, [lr], #4
 800a450:	f851 4b04 	ldr.w	r4, [r1], #4
 800a454:	f8be 2000 	ldrh.w	r2, [lr]
 800a458:	0c24      	lsrs	r4, r4, #16
 800a45a:	fb09 2404 	mla	r4, r9, r4, r2
 800a45e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800a462:	458c      	cmp	ip, r1
 800a464:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a468:	d8e7      	bhi.n	800a43a <__multiply+0xfe>
 800a46a:	9a01      	ldr	r2, [sp, #4]
 800a46c:	50b4      	str	r4, [r6, r2]
 800a46e:	3604      	adds	r6, #4
 800a470:	e7a3      	b.n	800a3ba <__multiply+0x7e>
 800a472:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a476:	2b00      	cmp	r3, #0
 800a478:	d1a5      	bne.n	800a3c6 <__multiply+0x8a>
 800a47a:	3f01      	subs	r7, #1
 800a47c:	e7a1      	b.n	800a3c2 <__multiply+0x86>
 800a47e:	bf00      	nop
 800a480:	0800c384 	.word	0x0800c384
 800a484:	0800c414 	.word	0x0800c414

0800a488 <__pow5mult>:
 800a488:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a48c:	4615      	mov	r5, r2
 800a48e:	f012 0203 	ands.w	r2, r2, #3
 800a492:	4606      	mov	r6, r0
 800a494:	460f      	mov	r7, r1
 800a496:	d007      	beq.n	800a4a8 <__pow5mult+0x20>
 800a498:	4c25      	ldr	r4, [pc, #148]	; (800a530 <__pow5mult+0xa8>)
 800a49a:	3a01      	subs	r2, #1
 800a49c:	2300      	movs	r3, #0
 800a49e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a4a2:	f7ff fe51 	bl	800a148 <__multadd>
 800a4a6:	4607      	mov	r7, r0
 800a4a8:	10ad      	asrs	r5, r5, #2
 800a4aa:	d03d      	beq.n	800a528 <__pow5mult+0xa0>
 800a4ac:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a4ae:	b97c      	cbnz	r4, 800a4d0 <__pow5mult+0x48>
 800a4b0:	2010      	movs	r0, #16
 800a4b2:	f7ff fdbf 	bl	800a034 <malloc>
 800a4b6:	4602      	mov	r2, r0
 800a4b8:	6270      	str	r0, [r6, #36]	; 0x24
 800a4ba:	b928      	cbnz	r0, 800a4c8 <__pow5mult+0x40>
 800a4bc:	4b1d      	ldr	r3, [pc, #116]	; (800a534 <__pow5mult+0xac>)
 800a4be:	481e      	ldr	r0, [pc, #120]	; (800a538 <__pow5mult+0xb0>)
 800a4c0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a4c4:	f001 f90a 	bl	800b6dc <__assert_func>
 800a4c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a4cc:	6004      	str	r4, [r0, #0]
 800a4ce:	60c4      	str	r4, [r0, #12]
 800a4d0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a4d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a4d8:	b94c      	cbnz	r4, 800a4ee <__pow5mult+0x66>
 800a4da:	f240 2171 	movw	r1, #625	; 0x271
 800a4de:	4630      	mov	r0, r6
 800a4e0:	f7ff ff16 	bl	800a310 <__i2b>
 800a4e4:	2300      	movs	r3, #0
 800a4e6:	f8c8 0008 	str.w	r0, [r8, #8]
 800a4ea:	4604      	mov	r4, r0
 800a4ec:	6003      	str	r3, [r0, #0]
 800a4ee:	f04f 0900 	mov.w	r9, #0
 800a4f2:	07eb      	lsls	r3, r5, #31
 800a4f4:	d50a      	bpl.n	800a50c <__pow5mult+0x84>
 800a4f6:	4639      	mov	r1, r7
 800a4f8:	4622      	mov	r2, r4
 800a4fa:	4630      	mov	r0, r6
 800a4fc:	f7ff ff1e 	bl	800a33c <__multiply>
 800a500:	4639      	mov	r1, r7
 800a502:	4680      	mov	r8, r0
 800a504:	4630      	mov	r0, r6
 800a506:	f7ff fdfd 	bl	800a104 <_Bfree>
 800a50a:	4647      	mov	r7, r8
 800a50c:	106d      	asrs	r5, r5, #1
 800a50e:	d00b      	beq.n	800a528 <__pow5mult+0xa0>
 800a510:	6820      	ldr	r0, [r4, #0]
 800a512:	b938      	cbnz	r0, 800a524 <__pow5mult+0x9c>
 800a514:	4622      	mov	r2, r4
 800a516:	4621      	mov	r1, r4
 800a518:	4630      	mov	r0, r6
 800a51a:	f7ff ff0f 	bl	800a33c <__multiply>
 800a51e:	6020      	str	r0, [r4, #0]
 800a520:	f8c0 9000 	str.w	r9, [r0]
 800a524:	4604      	mov	r4, r0
 800a526:	e7e4      	b.n	800a4f2 <__pow5mult+0x6a>
 800a528:	4638      	mov	r0, r7
 800a52a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a52e:	bf00      	nop
 800a530:	0800c568 	.word	0x0800c568
 800a534:	0800c30e 	.word	0x0800c30e
 800a538:	0800c414 	.word	0x0800c414

0800a53c <__lshift>:
 800a53c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a540:	460c      	mov	r4, r1
 800a542:	6849      	ldr	r1, [r1, #4]
 800a544:	6923      	ldr	r3, [r4, #16]
 800a546:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a54a:	68a3      	ldr	r3, [r4, #8]
 800a54c:	4607      	mov	r7, r0
 800a54e:	4691      	mov	r9, r2
 800a550:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a554:	f108 0601 	add.w	r6, r8, #1
 800a558:	42b3      	cmp	r3, r6
 800a55a:	db0b      	blt.n	800a574 <__lshift+0x38>
 800a55c:	4638      	mov	r0, r7
 800a55e:	f7ff fd91 	bl	800a084 <_Balloc>
 800a562:	4605      	mov	r5, r0
 800a564:	b948      	cbnz	r0, 800a57a <__lshift+0x3e>
 800a566:	4602      	mov	r2, r0
 800a568:	4b28      	ldr	r3, [pc, #160]	; (800a60c <__lshift+0xd0>)
 800a56a:	4829      	ldr	r0, [pc, #164]	; (800a610 <__lshift+0xd4>)
 800a56c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a570:	f001 f8b4 	bl	800b6dc <__assert_func>
 800a574:	3101      	adds	r1, #1
 800a576:	005b      	lsls	r3, r3, #1
 800a578:	e7ee      	b.n	800a558 <__lshift+0x1c>
 800a57a:	2300      	movs	r3, #0
 800a57c:	f100 0114 	add.w	r1, r0, #20
 800a580:	f100 0210 	add.w	r2, r0, #16
 800a584:	4618      	mov	r0, r3
 800a586:	4553      	cmp	r3, sl
 800a588:	db33      	blt.n	800a5f2 <__lshift+0xb6>
 800a58a:	6920      	ldr	r0, [r4, #16]
 800a58c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a590:	f104 0314 	add.w	r3, r4, #20
 800a594:	f019 091f 	ands.w	r9, r9, #31
 800a598:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a59c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a5a0:	d02b      	beq.n	800a5fa <__lshift+0xbe>
 800a5a2:	f1c9 0e20 	rsb	lr, r9, #32
 800a5a6:	468a      	mov	sl, r1
 800a5a8:	2200      	movs	r2, #0
 800a5aa:	6818      	ldr	r0, [r3, #0]
 800a5ac:	fa00 f009 	lsl.w	r0, r0, r9
 800a5b0:	4302      	orrs	r2, r0
 800a5b2:	f84a 2b04 	str.w	r2, [sl], #4
 800a5b6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a5ba:	459c      	cmp	ip, r3
 800a5bc:	fa22 f20e 	lsr.w	r2, r2, lr
 800a5c0:	d8f3      	bhi.n	800a5aa <__lshift+0x6e>
 800a5c2:	ebac 0304 	sub.w	r3, ip, r4
 800a5c6:	3b15      	subs	r3, #21
 800a5c8:	f023 0303 	bic.w	r3, r3, #3
 800a5cc:	3304      	adds	r3, #4
 800a5ce:	f104 0015 	add.w	r0, r4, #21
 800a5d2:	4584      	cmp	ip, r0
 800a5d4:	bf38      	it	cc
 800a5d6:	2304      	movcc	r3, #4
 800a5d8:	50ca      	str	r2, [r1, r3]
 800a5da:	b10a      	cbz	r2, 800a5e0 <__lshift+0xa4>
 800a5dc:	f108 0602 	add.w	r6, r8, #2
 800a5e0:	3e01      	subs	r6, #1
 800a5e2:	4638      	mov	r0, r7
 800a5e4:	612e      	str	r6, [r5, #16]
 800a5e6:	4621      	mov	r1, r4
 800a5e8:	f7ff fd8c 	bl	800a104 <_Bfree>
 800a5ec:	4628      	mov	r0, r5
 800a5ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5f2:	f842 0f04 	str.w	r0, [r2, #4]!
 800a5f6:	3301      	adds	r3, #1
 800a5f8:	e7c5      	b.n	800a586 <__lshift+0x4a>
 800a5fa:	3904      	subs	r1, #4
 800a5fc:	f853 2b04 	ldr.w	r2, [r3], #4
 800a600:	f841 2f04 	str.w	r2, [r1, #4]!
 800a604:	459c      	cmp	ip, r3
 800a606:	d8f9      	bhi.n	800a5fc <__lshift+0xc0>
 800a608:	e7ea      	b.n	800a5e0 <__lshift+0xa4>
 800a60a:	bf00      	nop
 800a60c:	0800c384 	.word	0x0800c384
 800a610:	0800c414 	.word	0x0800c414

0800a614 <__mcmp>:
 800a614:	b530      	push	{r4, r5, lr}
 800a616:	6902      	ldr	r2, [r0, #16]
 800a618:	690c      	ldr	r4, [r1, #16]
 800a61a:	1b12      	subs	r2, r2, r4
 800a61c:	d10e      	bne.n	800a63c <__mcmp+0x28>
 800a61e:	f100 0314 	add.w	r3, r0, #20
 800a622:	3114      	adds	r1, #20
 800a624:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a628:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a62c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a630:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a634:	42a5      	cmp	r5, r4
 800a636:	d003      	beq.n	800a640 <__mcmp+0x2c>
 800a638:	d305      	bcc.n	800a646 <__mcmp+0x32>
 800a63a:	2201      	movs	r2, #1
 800a63c:	4610      	mov	r0, r2
 800a63e:	bd30      	pop	{r4, r5, pc}
 800a640:	4283      	cmp	r3, r0
 800a642:	d3f3      	bcc.n	800a62c <__mcmp+0x18>
 800a644:	e7fa      	b.n	800a63c <__mcmp+0x28>
 800a646:	f04f 32ff 	mov.w	r2, #4294967295
 800a64a:	e7f7      	b.n	800a63c <__mcmp+0x28>

0800a64c <__mdiff>:
 800a64c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a650:	460c      	mov	r4, r1
 800a652:	4606      	mov	r6, r0
 800a654:	4611      	mov	r1, r2
 800a656:	4620      	mov	r0, r4
 800a658:	4617      	mov	r7, r2
 800a65a:	f7ff ffdb 	bl	800a614 <__mcmp>
 800a65e:	1e05      	subs	r5, r0, #0
 800a660:	d110      	bne.n	800a684 <__mdiff+0x38>
 800a662:	4629      	mov	r1, r5
 800a664:	4630      	mov	r0, r6
 800a666:	f7ff fd0d 	bl	800a084 <_Balloc>
 800a66a:	b930      	cbnz	r0, 800a67a <__mdiff+0x2e>
 800a66c:	4b39      	ldr	r3, [pc, #228]	; (800a754 <__mdiff+0x108>)
 800a66e:	4602      	mov	r2, r0
 800a670:	f240 2132 	movw	r1, #562	; 0x232
 800a674:	4838      	ldr	r0, [pc, #224]	; (800a758 <__mdiff+0x10c>)
 800a676:	f001 f831 	bl	800b6dc <__assert_func>
 800a67a:	2301      	movs	r3, #1
 800a67c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a680:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a684:	bfa4      	itt	ge
 800a686:	463b      	movge	r3, r7
 800a688:	4627      	movge	r7, r4
 800a68a:	4630      	mov	r0, r6
 800a68c:	6879      	ldr	r1, [r7, #4]
 800a68e:	bfa6      	itte	ge
 800a690:	461c      	movge	r4, r3
 800a692:	2500      	movge	r5, #0
 800a694:	2501      	movlt	r5, #1
 800a696:	f7ff fcf5 	bl	800a084 <_Balloc>
 800a69a:	b920      	cbnz	r0, 800a6a6 <__mdiff+0x5a>
 800a69c:	4b2d      	ldr	r3, [pc, #180]	; (800a754 <__mdiff+0x108>)
 800a69e:	4602      	mov	r2, r0
 800a6a0:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a6a4:	e7e6      	b.n	800a674 <__mdiff+0x28>
 800a6a6:	693e      	ldr	r6, [r7, #16]
 800a6a8:	60c5      	str	r5, [r0, #12]
 800a6aa:	6925      	ldr	r5, [r4, #16]
 800a6ac:	f107 0114 	add.w	r1, r7, #20
 800a6b0:	f104 0914 	add.w	r9, r4, #20
 800a6b4:	f100 0e14 	add.w	lr, r0, #20
 800a6b8:	f107 0210 	add.w	r2, r7, #16
 800a6bc:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800a6c0:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800a6c4:	46f2      	mov	sl, lr
 800a6c6:	2700      	movs	r7, #0
 800a6c8:	f859 3b04 	ldr.w	r3, [r9], #4
 800a6cc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a6d0:	fa1f f883 	uxth.w	r8, r3
 800a6d4:	fa17 f78b 	uxtah	r7, r7, fp
 800a6d8:	0c1b      	lsrs	r3, r3, #16
 800a6da:	eba7 0808 	sub.w	r8, r7, r8
 800a6de:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a6e2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a6e6:	fa1f f888 	uxth.w	r8, r8
 800a6ea:	141f      	asrs	r7, r3, #16
 800a6ec:	454d      	cmp	r5, r9
 800a6ee:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a6f2:	f84a 3b04 	str.w	r3, [sl], #4
 800a6f6:	d8e7      	bhi.n	800a6c8 <__mdiff+0x7c>
 800a6f8:	1b2b      	subs	r3, r5, r4
 800a6fa:	3b15      	subs	r3, #21
 800a6fc:	f023 0303 	bic.w	r3, r3, #3
 800a700:	3304      	adds	r3, #4
 800a702:	3415      	adds	r4, #21
 800a704:	42a5      	cmp	r5, r4
 800a706:	bf38      	it	cc
 800a708:	2304      	movcc	r3, #4
 800a70a:	4419      	add	r1, r3
 800a70c:	4473      	add	r3, lr
 800a70e:	469e      	mov	lr, r3
 800a710:	460d      	mov	r5, r1
 800a712:	4565      	cmp	r5, ip
 800a714:	d30e      	bcc.n	800a734 <__mdiff+0xe8>
 800a716:	f10c 0203 	add.w	r2, ip, #3
 800a71a:	1a52      	subs	r2, r2, r1
 800a71c:	f022 0203 	bic.w	r2, r2, #3
 800a720:	3903      	subs	r1, #3
 800a722:	458c      	cmp	ip, r1
 800a724:	bf38      	it	cc
 800a726:	2200      	movcc	r2, #0
 800a728:	441a      	add	r2, r3
 800a72a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a72e:	b17b      	cbz	r3, 800a750 <__mdiff+0x104>
 800a730:	6106      	str	r6, [r0, #16]
 800a732:	e7a5      	b.n	800a680 <__mdiff+0x34>
 800a734:	f855 8b04 	ldr.w	r8, [r5], #4
 800a738:	fa17 f488 	uxtah	r4, r7, r8
 800a73c:	1422      	asrs	r2, r4, #16
 800a73e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800a742:	b2a4      	uxth	r4, r4
 800a744:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800a748:	f84e 4b04 	str.w	r4, [lr], #4
 800a74c:	1417      	asrs	r7, r2, #16
 800a74e:	e7e0      	b.n	800a712 <__mdiff+0xc6>
 800a750:	3e01      	subs	r6, #1
 800a752:	e7ea      	b.n	800a72a <__mdiff+0xde>
 800a754:	0800c384 	.word	0x0800c384
 800a758:	0800c414 	.word	0x0800c414

0800a75c <__ulp>:
 800a75c:	b082      	sub	sp, #8
 800a75e:	ed8d 0b00 	vstr	d0, [sp]
 800a762:	9b01      	ldr	r3, [sp, #4]
 800a764:	4912      	ldr	r1, [pc, #72]	; (800a7b0 <__ulp+0x54>)
 800a766:	4019      	ands	r1, r3
 800a768:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800a76c:	2900      	cmp	r1, #0
 800a76e:	dd05      	ble.n	800a77c <__ulp+0x20>
 800a770:	2200      	movs	r2, #0
 800a772:	460b      	mov	r3, r1
 800a774:	ec43 2b10 	vmov	d0, r2, r3
 800a778:	b002      	add	sp, #8
 800a77a:	4770      	bx	lr
 800a77c:	4249      	negs	r1, r1
 800a77e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800a782:	ea4f 5021 	mov.w	r0, r1, asr #20
 800a786:	f04f 0200 	mov.w	r2, #0
 800a78a:	f04f 0300 	mov.w	r3, #0
 800a78e:	da04      	bge.n	800a79a <__ulp+0x3e>
 800a790:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800a794:	fa41 f300 	asr.w	r3, r1, r0
 800a798:	e7ec      	b.n	800a774 <__ulp+0x18>
 800a79a:	f1a0 0114 	sub.w	r1, r0, #20
 800a79e:	291e      	cmp	r1, #30
 800a7a0:	bfda      	itte	le
 800a7a2:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800a7a6:	fa20 f101 	lsrle.w	r1, r0, r1
 800a7aa:	2101      	movgt	r1, #1
 800a7ac:	460a      	mov	r2, r1
 800a7ae:	e7e1      	b.n	800a774 <__ulp+0x18>
 800a7b0:	7ff00000 	.word	0x7ff00000

0800a7b4 <__b2d>:
 800a7b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7b6:	6905      	ldr	r5, [r0, #16]
 800a7b8:	f100 0714 	add.w	r7, r0, #20
 800a7bc:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800a7c0:	1f2e      	subs	r6, r5, #4
 800a7c2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a7c6:	4620      	mov	r0, r4
 800a7c8:	f7ff fd52 	bl	800a270 <__hi0bits>
 800a7cc:	f1c0 0320 	rsb	r3, r0, #32
 800a7d0:	280a      	cmp	r0, #10
 800a7d2:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800a850 <__b2d+0x9c>
 800a7d6:	600b      	str	r3, [r1, #0]
 800a7d8:	dc14      	bgt.n	800a804 <__b2d+0x50>
 800a7da:	f1c0 0e0b 	rsb	lr, r0, #11
 800a7de:	fa24 f10e 	lsr.w	r1, r4, lr
 800a7e2:	42b7      	cmp	r7, r6
 800a7e4:	ea41 030c 	orr.w	r3, r1, ip
 800a7e8:	bf34      	ite	cc
 800a7ea:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a7ee:	2100      	movcs	r1, #0
 800a7f0:	3015      	adds	r0, #21
 800a7f2:	fa04 f000 	lsl.w	r0, r4, r0
 800a7f6:	fa21 f10e 	lsr.w	r1, r1, lr
 800a7fa:	ea40 0201 	orr.w	r2, r0, r1
 800a7fe:	ec43 2b10 	vmov	d0, r2, r3
 800a802:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a804:	42b7      	cmp	r7, r6
 800a806:	bf3a      	itte	cc
 800a808:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a80c:	f1a5 0608 	subcc.w	r6, r5, #8
 800a810:	2100      	movcs	r1, #0
 800a812:	380b      	subs	r0, #11
 800a814:	d017      	beq.n	800a846 <__b2d+0x92>
 800a816:	f1c0 0c20 	rsb	ip, r0, #32
 800a81a:	fa04 f500 	lsl.w	r5, r4, r0
 800a81e:	42be      	cmp	r6, r7
 800a820:	fa21 f40c 	lsr.w	r4, r1, ip
 800a824:	ea45 0504 	orr.w	r5, r5, r4
 800a828:	bf8c      	ite	hi
 800a82a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800a82e:	2400      	movls	r4, #0
 800a830:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800a834:	fa01 f000 	lsl.w	r0, r1, r0
 800a838:	fa24 f40c 	lsr.w	r4, r4, ip
 800a83c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a840:	ea40 0204 	orr.w	r2, r0, r4
 800a844:	e7db      	b.n	800a7fe <__b2d+0x4a>
 800a846:	ea44 030c 	orr.w	r3, r4, ip
 800a84a:	460a      	mov	r2, r1
 800a84c:	e7d7      	b.n	800a7fe <__b2d+0x4a>
 800a84e:	bf00      	nop
 800a850:	3ff00000 	.word	0x3ff00000

0800a854 <__d2b>:
 800a854:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a858:	4689      	mov	r9, r1
 800a85a:	2101      	movs	r1, #1
 800a85c:	ec57 6b10 	vmov	r6, r7, d0
 800a860:	4690      	mov	r8, r2
 800a862:	f7ff fc0f 	bl	800a084 <_Balloc>
 800a866:	4604      	mov	r4, r0
 800a868:	b930      	cbnz	r0, 800a878 <__d2b+0x24>
 800a86a:	4602      	mov	r2, r0
 800a86c:	4b25      	ldr	r3, [pc, #148]	; (800a904 <__d2b+0xb0>)
 800a86e:	4826      	ldr	r0, [pc, #152]	; (800a908 <__d2b+0xb4>)
 800a870:	f240 310a 	movw	r1, #778	; 0x30a
 800a874:	f000 ff32 	bl	800b6dc <__assert_func>
 800a878:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a87c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a880:	bb35      	cbnz	r5, 800a8d0 <__d2b+0x7c>
 800a882:	2e00      	cmp	r6, #0
 800a884:	9301      	str	r3, [sp, #4]
 800a886:	d028      	beq.n	800a8da <__d2b+0x86>
 800a888:	4668      	mov	r0, sp
 800a88a:	9600      	str	r6, [sp, #0]
 800a88c:	f7ff fd10 	bl	800a2b0 <__lo0bits>
 800a890:	9900      	ldr	r1, [sp, #0]
 800a892:	b300      	cbz	r0, 800a8d6 <__d2b+0x82>
 800a894:	9a01      	ldr	r2, [sp, #4]
 800a896:	f1c0 0320 	rsb	r3, r0, #32
 800a89a:	fa02 f303 	lsl.w	r3, r2, r3
 800a89e:	430b      	orrs	r3, r1
 800a8a0:	40c2      	lsrs	r2, r0
 800a8a2:	6163      	str	r3, [r4, #20]
 800a8a4:	9201      	str	r2, [sp, #4]
 800a8a6:	9b01      	ldr	r3, [sp, #4]
 800a8a8:	61a3      	str	r3, [r4, #24]
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	bf14      	ite	ne
 800a8ae:	2202      	movne	r2, #2
 800a8b0:	2201      	moveq	r2, #1
 800a8b2:	6122      	str	r2, [r4, #16]
 800a8b4:	b1d5      	cbz	r5, 800a8ec <__d2b+0x98>
 800a8b6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a8ba:	4405      	add	r5, r0
 800a8bc:	f8c9 5000 	str.w	r5, [r9]
 800a8c0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a8c4:	f8c8 0000 	str.w	r0, [r8]
 800a8c8:	4620      	mov	r0, r4
 800a8ca:	b003      	add	sp, #12
 800a8cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a8d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a8d4:	e7d5      	b.n	800a882 <__d2b+0x2e>
 800a8d6:	6161      	str	r1, [r4, #20]
 800a8d8:	e7e5      	b.n	800a8a6 <__d2b+0x52>
 800a8da:	a801      	add	r0, sp, #4
 800a8dc:	f7ff fce8 	bl	800a2b0 <__lo0bits>
 800a8e0:	9b01      	ldr	r3, [sp, #4]
 800a8e2:	6163      	str	r3, [r4, #20]
 800a8e4:	2201      	movs	r2, #1
 800a8e6:	6122      	str	r2, [r4, #16]
 800a8e8:	3020      	adds	r0, #32
 800a8ea:	e7e3      	b.n	800a8b4 <__d2b+0x60>
 800a8ec:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a8f0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a8f4:	f8c9 0000 	str.w	r0, [r9]
 800a8f8:	6918      	ldr	r0, [r3, #16]
 800a8fa:	f7ff fcb9 	bl	800a270 <__hi0bits>
 800a8fe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a902:	e7df      	b.n	800a8c4 <__d2b+0x70>
 800a904:	0800c384 	.word	0x0800c384
 800a908:	0800c414 	.word	0x0800c414

0800a90c <__ratio>:
 800a90c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a910:	4688      	mov	r8, r1
 800a912:	4669      	mov	r1, sp
 800a914:	4681      	mov	r9, r0
 800a916:	f7ff ff4d 	bl	800a7b4 <__b2d>
 800a91a:	a901      	add	r1, sp, #4
 800a91c:	4640      	mov	r0, r8
 800a91e:	ec55 4b10 	vmov	r4, r5, d0
 800a922:	f7ff ff47 	bl	800a7b4 <__b2d>
 800a926:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a92a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a92e:	eba3 0c02 	sub.w	ip, r3, r2
 800a932:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a936:	1a9b      	subs	r3, r3, r2
 800a938:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a93c:	ec51 0b10 	vmov	r0, r1, d0
 800a940:	2b00      	cmp	r3, #0
 800a942:	bfd6      	itet	le
 800a944:	460a      	movle	r2, r1
 800a946:	462a      	movgt	r2, r5
 800a948:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a94c:	468b      	mov	fp, r1
 800a94e:	462f      	mov	r7, r5
 800a950:	bfd4      	ite	le
 800a952:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800a956:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a95a:	4620      	mov	r0, r4
 800a95c:	ee10 2a10 	vmov	r2, s0
 800a960:	465b      	mov	r3, fp
 800a962:	4639      	mov	r1, r7
 800a964:	f7f5 ff92 	bl	800088c <__aeabi_ddiv>
 800a968:	ec41 0b10 	vmov	d0, r0, r1
 800a96c:	b003      	add	sp, #12
 800a96e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a972 <__copybits>:
 800a972:	3901      	subs	r1, #1
 800a974:	b570      	push	{r4, r5, r6, lr}
 800a976:	1149      	asrs	r1, r1, #5
 800a978:	6914      	ldr	r4, [r2, #16]
 800a97a:	3101      	adds	r1, #1
 800a97c:	f102 0314 	add.w	r3, r2, #20
 800a980:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a984:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a988:	1f05      	subs	r5, r0, #4
 800a98a:	42a3      	cmp	r3, r4
 800a98c:	d30c      	bcc.n	800a9a8 <__copybits+0x36>
 800a98e:	1aa3      	subs	r3, r4, r2
 800a990:	3b11      	subs	r3, #17
 800a992:	f023 0303 	bic.w	r3, r3, #3
 800a996:	3211      	adds	r2, #17
 800a998:	42a2      	cmp	r2, r4
 800a99a:	bf88      	it	hi
 800a99c:	2300      	movhi	r3, #0
 800a99e:	4418      	add	r0, r3
 800a9a0:	2300      	movs	r3, #0
 800a9a2:	4288      	cmp	r0, r1
 800a9a4:	d305      	bcc.n	800a9b2 <__copybits+0x40>
 800a9a6:	bd70      	pop	{r4, r5, r6, pc}
 800a9a8:	f853 6b04 	ldr.w	r6, [r3], #4
 800a9ac:	f845 6f04 	str.w	r6, [r5, #4]!
 800a9b0:	e7eb      	b.n	800a98a <__copybits+0x18>
 800a9b2:	f840 3b04 	str.w	r3, [r0], #4
 800a9b6:	e7f4      	b.n	800a9a2 <__copybits+0x30>

0800a9b8 <__any_on>:
 800a9b8:	f100 0214 	add.w	r2, r0, #20
 800a9bc:	6900      	ldr	r0, [r0, #16]
 800a9be:	114b      	asrs	r3, r1, #5
 800a9c0:	4298      	cmp	r0, r3
 800a9c2:	b510      	push	{r4, lr}
 800a9c4:	db11      	blt.n	800a9ea <__any_on+0x32>
 800a9c6:	dd0a      	ble.n	800a9de <__any_on+0x26>
 800a9c8:	f011 011f 	ands.w	r1, r1, #31
 800a9cc:	d007      	beq.n	800a9de <__any_on+0x26>
 800a9ce:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a9d2:	fa24 f001 	lsr.w	r0, r4, r1
 800a9d6:	fa00 f101 	lsl.w	r1, r0, r1
 800a9da:	428c      	cmp	r4, r1
 800a9dc:	d10b      	bne.n	800a9f6 <__any_on+0x3e>
 800a9de:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a9e2:	4293      	cmp	r3, r2
 800a9e4:	d803      	bhi.n	800a9ee <__any_on+0x36>
 800a9e6:	2000      	movs	r0, #0
 800a9e8:	bd10      	pop	{r4, pc}
 800a9ea:	4603      	mov	r3, r0
 800a9ec:	e7f7      	b.n	800a9de <__any_on+0x26>
 800a9ee:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a9f2:	2900      	cmp	r1, #0
 800a9f4:	d0f5      	beq.n	800a9e2 <__any_on+0x2a>
 800a9f6:	2001      	movs	r0, #1
 800a9f8:	e7f6      	b.n	800a9e8 <__any_on+0x30>

0800a9fa <_calloc_r>:
 800a9fa:	b513      	push	{r0, r1, r4, lr}
 800a9fc:	434a      	muls	r2, r1
 800a9fe:	4611      	mov	r1, r2
 800aa00:	9201      	str	r2, [sp, #4]
 800aa02:	f000 f859 	bl	800aab8 <_malloc_r>
 800aa06:	4604      	mov	r4, r0
 800aa08:	b118      	cbz	r0, 800aa12 <_calloc_r+0x18>
 800aa0a:	9a01      	ldr	r2, [sp, #4]
 800aa0c:	2100      	movs	r1, #0
 800aa0e:	f7fc fb23 	bl	8007058 <memset>
 800aa12:	4620      	mov	r0, r4
 800aa14:	b002      	add	sp, #8
 800aa16:	bd10      	pop	{r4, pc}

0800aa18 <_free_r>:
 800aa18:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800aa1a:	2900      	cmp	r1, #0
 800aa1c:	d048      	beq.n	800aab0 <_free_r+0x98>
 800aa1e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aa22:	9001      	str	r0, [sp, #4]
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	f1a1 0404 	sub.w	r4, r1, #4
 800aa2a:	bfb8      	it	lt
 800aa2c:	18e4      	addlt	r4, r4, r3
 800aa2e:	f001 f859 	bl	800bae4 <__malloc_lock>
 800aa32:	4a20      	ldr	r2, [pc, #128]	; (800aab4 <_free_r+0x9c>)
 800aa34:	9801      	ldr	r0, [sp, #4]
 800aa36:	6813      	ldr	r3, [r2, #0]
 800aa38:	4615      	mov	r5, r2
 800aa3a:	b933      	cbnz	r3, 800aa4a <_free_r+0x32>
 800aa3c:	6063      	str	r3, [r4, #4]
 800aa3e:	6014      	str	r4, [r2, #0]
 800aa40:	b003      	add	sp, #12
 800aa42:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800aa46:	f001 b853 	b.w	800baf0 <__malloc_unlock>
 800aa4a:	42a3      	cmp	r3, r4
 800aa4c:	d90b      	bls.n	800aa66 <_free_r+0x4e>
 800aa4e:	6821      	ldr	r1, [r4, #0]
 800aa50:	1862      	adds	r2, r4, r1
 800aa52:	4293      	cmp	r3, r2
 800aa54:	bf04      	itt	eq
 800aa56:	681a      	ldreq	r2, [r3, #0]
 800aa58:	685b      	ldreq	r3, [r3, #4]
 800aa5a:	6063      	str	r3, [r4, #4]
 800aa5c:	bf04      	itt	eq
 800aa5e:	1852      	addeq	r2, r2, r1
 800aa60:	6022      	streq	r2, [r4, #0]
 800aa62:	602c      	str	r4, [r5, #0]
 800aa64:	e7ec      	b.n	800aa40 <_free_r+0x28>
 800aa66:	461a      	mov	r2, r3
 800aa68:	685b      	ldr	r3, [r3, #4]
 800aa6a:	b10b      	cbz	r3, 800aa70 <_free_r+0x58>
 800aa6c:	42a3      	cmp	r3, r4
 800aa6e:	d9fa      	bls.n	800aa66 <_free_r+0x4e>
 800aa70:	6811      	ldr	r1, [r2, #0]
 800aa72:	1855      	adds	r5, r2, r1
 800aa74:	42a5      	cmp	r5, r4
 800aa76:	d10b      	bne.n	800aa90 <_free_r+0x78>
 800aa78:	6824      	ldr	r4, [r4, #0]
 800aa7a:	4421      	add	r1, r4
 800aa7c:	1854      	adds	r4, r2, r1
 800aa7e:	42a3      	cmp	r3, r4
 800aa80:	6011      	str	r1, [r2, #0]
 800aa82:	d1dd      	bne.n	800aa40 <_free_r+0x28>
 800aa84:	681c      	ldr	r4, [r3, #0]
 800aa86:	685b      	ldr	r3, [r3, #4]
 800aa88:	6053      	str	r3, [r2, #4]
 800aa8a:	4421      	add	r1, r4
 800aa8c:	6011      	str	r1, [r2, #0]
 800aa8e:	e7d7      	b.n	800aa40 <_free_r+0x28>
 800aa90:	d902      	bls.n	800aa98 <_free_r+0x80>
 800aa92:	230c      	movs	r3, #12
 800aa94:	6003      	str	r3, [r0, #0]
 800aa96:	e7d3      	b.n	800aa40 <_free_r+0x28>
 800aa98:	6825      	ldr	r5, [r4, #0]
 800aa9a:	1961      	adds	r1, r4, r5
 800aa9c:	428b      	cmp	r3, r1
 800aa9e:	bf04      	itt	eq
 800aaa0:	6819      	ldreq	r1, [r3, #0]
 800aaa2:	685b      	ldreq	r3, [r3, #4]
 800aaa4:	6063      	str	r3, [r4, #4]
 800aaa6:	bf04      	itt	eq
 800aaa8:	1949      	addeq	r1, r1, r5
 800aaaa:	6021      	streq	r1, [r4, #0]
 800aaac:	6054      	str	r4, [r2, #4]
 800aaae:	e7c7      	b.n	800aa40 <_free_r+0x28>
 800aab0:	b003      	add	sp, #12
 800aab2:	bd30      	pop	{r4, r5, pc}
 800aab4:	20000214 	.word	0x20000214

0800aab8 <_malloc_r>:
 800aab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aaba:	1ccd      	adds	r5, r1, #3
 800aabc:	f025 0503 	bic.w	r5, r5, #3
 800aac0:	3508      	adds	r5, #8
 800aac2:	2d0c      	cmp	r5, #12
 800aac4:	bf38      	it	cc
 800aac6:	250c      	movcc	r5, #12
 800aac8:	2d00      	cmp	r5, #0
 800aaca:	4606      	mov	r6, r0
 800aacc:	db01      	blt.n	800aad2 <_malloc_r+0x1a>
 800aace:	42a9      	cmp	r1, r5
 800aad0:	d903      	bls.n	800aada <_malloc_r+0x22>
 800aad2:	230c      	movs	r3, #12
 800aad4:	6033      	str	r3, [r6, #0]
 800aad6:	2000      	movs	r0, #0
 800aad8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aada:	f001 f803 	bl	800bae4 <__malloc_lock>
 800aade:	4921      	ldr	r1, [pc, #132]	; (800ab64 <_malloc_r+0xac>)
 800aae0:	680a      	ldr	r2, [r1, #0]
 800aae2:	4614      	mov	r4, r2
 800aae4:	b99c      	cbnz	r4, 800ab0e <_malloc_r+0x56>
 800aae6:	4f20      	ldr	r7, [pc, #128]	; (800ab68 <_malloc_r+0xb0>)
 800aae8:	683b      	ldr	r3, [r7, #0]
 800aaea:	b923      	cbnz	r3, 800aaf6 <_malloc_r+0x3e>
 800aaec:	4621      	mov	r1, r4
 800aaee:	4630      	mov	r0, r6
 800aaf0:	f000 fcd2 	bl	800b498 <_sbrk_r>
 800aaf4:	6038      	str	r0, [r7, #0]
 800aaf6:	4629      	mov	r1, r5
 800aaf8:	4630      	mov	r0, r6
 800aafa:	f000 fccd 	bl	800b498 <_sbrk_r>
 800aafe:	1c43      	adds	r3, r0, #1
 800ab00:	d123      	bne.n	800ab4a <_malloc_r+0x92>
 800ab02:	230c      	movs	r3, #12
 800ab04:	6033      	str	r3, [r6, #0]
 800ab06:	4630      	mov	r0, r6
 800ab08:	f000 fff2 	bl	800baf0 <__malloc_unlock>
 800ab0c:	e7e3      	b.n	800aad6 <_malloc_r+0x1e>
 800ab0e:	6823      	ldr	r3, [r4, #0]
 800ab10:	1b5b      	subs	r3, r3, r5
 800ab12:	d417      	bmi.n	800ab44 <_malloc_r+0x8c>
 800ab14:	2b0b      	cmp	r3, #11
 800ab16:	d903      	bls.n	800ab20 <_malloc_r+0x68>
 800ab18:	6023      	str	r3, [r4, #0]
 800ab1a:	441c      	add	r4, r3
 800ab1c:	6025      	str	r5, [r4, #0]
 800ab1e:	e004      	b.n	800ab2a <_malloc_r+0x72>
 800ab20:	6863      	ldr	r3, [r4, #4]
 800ab22:	42a2      	cmp	r2, r4
 800ab24:	bf0c      	ite	eq
 800ab26:	600b      	streq	r3, [r1, #0]
 800ab28:	6053      	strne	r3, [r2, #4]
 800ab2a:	4630      	mov	r0, r6
 800ab2c:	f000 ffe0 	bl	800baf0 <__malloc_unlock>
 800ab30:	f104 000b 	add.w	r0, r4, #11
 800ab34:	1d23      	adds	r3, r4, #4
 800ab36:	f020 0007 	bic.w	r0, r0, #7
 800ab3a:	1ac2      	subs	r2, r0, r3
 800ab3c:	d0cc      	beq.n	800aad8 <_malloc_r+0x20>
 800ab3e:	1a1b      	subs	r3, r3, r0
 800ab40:	50a3      	str	r3, [r4, r2]
 800ab42:	e7c9      	b.n	800aad8 <_malloc_r+0x20>
 800ab44:	4622      	mov	r2, r4
 800ab46:	6864      	ldr	r4, [r4, #4]
 800ab48:	e7cc      	b.n	800aae4 <_malloc_r+0x2c>
 800ab4a:	1cc4      	adds	r4, r0, #3
 800ab4c:	f024 0403 	bic.w	r4, r4, #3
 800ab50:	42a0      	cmp	r0, r4
 800ab52:	d0e3      	beq.n	800ab1c <_malloc_r+0x64>
 800ab54:	1a21      	subs	r1, r4, r0
 800ab56:	4630      	mov	r0, r6
 800ab58:	f000 fc9e 	bl	800b498 <_sbrk_r>
 800ab5c:	3001      	adds	r0, #1
 800ab5e:	d1dd      	bne.n	800ab1c <_malloc_r+0x64>
 800ab60:	e7cf      	b.n	800ab02 <_malloc_r+0x4a>
 800ab62:	bf00      	nop
 800ab64:	20000214 	.word	0x20000214
 800ab68:	20000218 	.word	0x20000218

0800ab6c <__ssputs_r>:
 800ab6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab70:	688e      	ldr	r6, [r1, #8]
 800ab72:	429e      	cmp	r6, r3
 800ab74:	4682      	mov	sl, r0
 800ab76:	460c      	mov	r4, r1
 800ab78:	4690      	mov	r8, r2
 800ab7a:	461f      	mov	r7, r3
 800ab7c:	d838      	bhi.n	800abf0 <__ssputs_r+0x84>
 800ab7e:	898a      	ldrh	r2, [r1, #12]
 800ab80:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ab84:	d032      	beq.n	800abec <__ssputs_r+0x80>
 800ab86:	6825      	ldr	r5, [r4, #0]
 800ab88:	6909      	ldr	r1, [r1, #16]
 800ab8a:	eba5 0901 	sub.w	r9, r5, r1
 800ab8e:	6965      	ldr	r5, [r4, #20]
 800ab90:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ab94:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ab98:	3301      	adds	r3, #1
 800ab9a:	444b      	add	r3, r9
 800ab9c:	106d      	asrs	r5, r5, #1
 800ab9e:	429d      	cmp	r5, r3
 800aba0:	bf38      	it	cc
 800aba2:	461d      	movcc	r5, r3
 800aba4:	0553      	lsls	r3, r2, #21
 800aba6:	d531      	bpl.n	800ac0c <__ssputs_r+0xa0>
 800aba8:	4629      	mov	r1, r5
 800abaa:	f7ff ff85 	bl	800aab8 <_malloc_r>
 800abae:	4606      	mov	r6, r0
 800abb0:	b950      	cbnz	r0, 800abc8 <__ssputs_r+0x5c>
 800abb2:	230c      	movs	r3, #12
 800abb4:	f8ca 3000 	str.w	r3, [sl]
 800abb8:	89a3      	ldrh	r3, [r4, #12]
 800abba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800abbe:	81a3      	strh	r3, [r4, #12]
 800abc0:	f04f 30ff 	mov.w	r0, #4294967295
 800abc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abc8:	6921      	ldr	r1, [r4, #16]
 800abca:	464a      	mov	r2, r9
 800abcc:	f7ff fa4c 	bl	800a068 <memcpy>
 800abd0:	89a3      	ldrh	r3, [r4, #12]
 800abd2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800abd6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800abda:	81a3      	strh	r3, [r4, #12]
 800abdc:	6126      	str	r6, [r4, #16]
 800abde:	6165      	str	r5, [r4, #20]
 800abe0:	444e      	add	r6, r9
 800abe2:	eba5 0509 	sub.w	r5, r5, r9
 800abe6:	6026      	str	r6, [r4, #0]
 800abe8:	60a5      	str	r5, [r4, #8]
 800abea:	463e      	mov	r6, r7
 800abec:	42be      	cmp	r6, r7
 800abee:	d900      	bls.n	800abf2 <__ssputs_r+0x86>
 800abf0:	463e      	mov	r6, r7
 800abf2:	4632      	mov	r2, r6
 800abf4:	6820      	ldr	r0, [r4, #0]
 800abf6:	4641      	mov	r1, r8
 800abf8:	f000 ff5a 	bl	800bab0 <memmove>
 800abfc:	68a3      	ldr	r3, [r4, #8]
 800abfe:	6822      	ldr	r2, [r4, #0]
 800ac00:	1b9b      	subs	r3, r3, r6
 800ac02:	4432      	add	r2, r6
 800ac04:	60a3      	str	r3, [r4, #8]
 800ac06:	6022      	str	r2, [r4, #0]
 800ac08:	2000      	movs	r0, #0
 800ac0a:	e7db      	b.n	800abc4 <__ssputs_r+0x58>
 800ac0c:	462a      	mov	r2, r5
 800ac0e:	f000 ff75 	bl	800bafc <_realloc_r>
 800ac12:	4606      	mov	r6, r0
 800ac14:	2800      	cmp	r0, #0
 800ac16:	d1e1      	bne.n	800abdc <__ssputs_r+0x70>
 800ac18:	6921      	ldr	r1, [r4, #16]
 800ac1a:	4650      	mov	r0, sl
 800ac1c:	f7ff fefc 	bl	800aa18 <_free_r>
 800ac20:	e7c7      	b.n	800abb2 <__ssputs_r+0x46>
	...

0800ac24 <_svfiprintf_r>:
 800ac24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac28:	4698      	mov	r8, r3
 800ac2a:	898b      	ldrh	r3, [r1, #12]
 800ac2c:	061b      	lsls	r3, r3, #24
 800ac2e:	b09d      	sub	sp, #116	; 0x74
 800ac30:	4607      	mov	r7, r0
 800ac32:	460d      	mov	r5, r1
 800ac34:	4614      	mov	r4, r2
 800ac36:	d50e      	bpl.n	800ac56 <_svfiprintf_r+0x32>
 800ac38:	690b      	ldr	r3, [r1, #16]
 800ac3a:	b963      	cbnz	r3, 800ac56 <_svfiprintf_r+0x32>
 800ac3c:	2140      	movs	r1, #64	; 0x40
 800ac3e:	f7ff ff3b 	bl	800aab8 <_malloc_r>
 800ac42:	6028      	str	r0, [r5, #0]
 800ac44:	6128      	str	r0, [r5, #16]
 800ac46:	b920      	cbnz	r0, 800ac52 <_svfiprintf_r+0x2e>
 800ac48:	230c      	movs	r3, #12
 800ac4a:	603b      	str	r3, [r7, #0]
 800ac4c:	f04f 30ff 	mov.w	r0, #4294967295
 800ac50:	e0d1      	b.n	800adf6 <_svfiprintf_r+0x1d2>
 800ac52:	2340      	movs	r3, #64	; 0x40
 800ac54:	616b      	str	r3, [r5, #20]
 800ac56:	2300      	movs	r3, #0
 800ac58:	9309      	str	r3, [sp, #36]	; 0x24
 800ac5a:	2320      	movs	r3, #32
 800ac5c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ac60:	f8cd 800c 	str.w	r8, [sp, #12]
 800ac64:	2330      	movs	r3, #48	; 0x30
 800ac66:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800ae10 <_svfiprintf_r+0x1ec>
 800ac6a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ac6e:	f04f 0901 	mov.w	r9, #1
 800ac72:	4623      	mov	r3, r4
 800ac74:	469a      	mov	sl, r3
 800ac76:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ac7a:	b10a      	cbz	r2, 800ac80 <_svfiprintf_r+0x5c>
 800ac7c:	2a25      	cmp	r2, #37	; 0x25
 800ac7e:	d1f9      	bne.n	800ac74 <_svfiprintf_r+0x50>
 800ac80:	ebba 0b04 	subs.w	fp, sl, r4
 800ac84:	d00b      	beq.n	800ac9e <_svfiprintf_r+0x7a>
 800ac86:	465b      	mov	r3, fp
 800ac88:	4622      	mov	r2, r4
 800ac8a:	4629      	mov	r1, r5
 800ac8c:	4638      	mov	r0, r7
 800ac8e:	f7ff ff6d 	bl	800ab6c <__ssputs_r>
 800ac92:	3001      	adds	r0, #1
 800ac94:	f000 80aa 	beq.w	800adec <_svfiprintf_r+0x1c8>
 800ac98:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ac9a:	445a      	add	r2, fp
 800ac9c:	9209      	str	r2, [sp, #36]	; 0x24
 800ac9e:	f89a 3000 	ldrb.w	r3, [sl]
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	f000 80a2 	beq.w	800adec <_svfiprintf_r+0x1c8>
 800aca8:	2300      	movs	r3, #0
 800acaa:	f04f 32ff 	mov.w	r2, #4294967295
 800acae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800acb2:	f10a 0a01 	add.w	sl, sl, #1
 800acb6:	9304      	str	r3, [sp, #16]
 800acb8:	9307      	str	r3, [sp, #28]
 800acba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800acbe:	931a      	str	r3, [sp, #104]	; 0x68
 800acc0:	4654      	mov	r4, sl
 800acc2:	2205      	movs	r2, #5
 800acc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800acc8:	4851      	ldr	r0, [pc, #324]	; (800ae10 <_svfiprintf_r+0x1ec>)
 800acca:	f7f5 faa9 	bl	8000220 <memchr>
 800acce:	9a04      	ldr	r2, [sp, #16]
 800acd0:	b9d8      	cbnz	r0, 800ad0a <_svfiprintf_r+0xe6>
 800acd2:	06d0      	lsls	r0, r2, #27
 800acd4:	bf44      	itt	mi
 800acd6:	2320      	movmi	r3, #32
 800acd8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800acdc:	0711      	lsls	r1, r2, #28
 800acde:	bf44      	itt	mi
 800ace0:	232b      	movmi	r3, #43	; 0x2b
 800ace2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ace6:	f89a 3000 	ldrb.w	r3, [sl]
 800acea:	2b2a      	cmp	r3, #42	; 0x2a
 800acec:	d015      	beq.n	800ad1a <_svfiprintf_r+0xf6>
 800acee:	9a07      	ldr	r2, [sp, #28]
 800acf0:	4654      	mov	r4, sl
 800acf2:	2000      	movs	r0, #0
 800acf4:	f04f 0c0a 	mov.w	ip, #10
 800acf8:	4621      	mov	r1, r4
 800acfa:	f811 3b01 	ldrb.w	r3, [r1], #1
 800acfe:	3b30      	subs	r3, #48	; 0x30
 800ad00:	2b09      	cmp	r3, #9
 800ad02:	d94e      	bls.n	800ada2 <_svfiprintf_r+0x17e>
 800ad04:	b1b0      	cbz	r0, 800ad34 <_svfiprintf_r+0x110>
 800ad06:	9207      	str	r2, [sp, #28]
 800ad08:	e014      	b.n	800ad34 <_svfiprintf_r+0x110>
 800ad0a:	eba0 0308 	sub.w	r3, r0, r8
 800ad0e:	fa09 f303 	lsl.w	r3, r9, r3
 800ad12:	4313      	orrs	r3, r2
 800ad14:	9304      	str	r3, [sp, #16]
 800ad16:	46a2      	mov	sl, r4
 800ad18:	e7d2      	b.n	800acc0 <_svfiprintf_r+0x9c>
 800ad1a:	9b03      	ldr	r3, [sp, #12]
 800ad1c:	1d19      	adds	r1, r3, #4
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	9103      	str	r1, [sp, #12]
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	bfbb      	ittet	lt
 800ad26:	425b      	neglt	r3, r3
 800ad28:	f042 0202 	orrlt.w	r2, r2, #2
 800ad2c:	9307      	strge	r3, [sp, #28]
 800ad2e:	9307      	strlt	r3, [sp, #28]
 800ad30:	bfb8      	it	lt
 800ad32:	9204      	strlt	r2, [sp, #16]
 800ad34:	7823      	ldrb	r3, [r4, #0]
 800ad36:	2b2e      	cmp	r3, #46	; 0x2e
 800ad38:	d10c      	bne.n	800ad54 <_svfiprintf_r+0x130>
 800ad3a:	7863      	ldrb	r3, [r4, #1]
 800ad3c:	2b2a      	cmp	r3, #42	; 0x2a
 800ad3e:	d135      	bne.n	800adac <_svfiprintf_r+0x188>
 800ad40:	9b03      	ldr	r3, [sp, #12]
 800ad42:	1d1a      	adds	r2, r3, #4
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	9203      	str	r2, [sp, #12]
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	bfb8      	it	lt
 800ad4c:	f04f 33ff 	movlt.w	r3, #4294967295
 800ad50:	3402      	adds	r4, #2
 800ad52:	9305      	str	r3, [sp, #20]
 800ad54:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800ae20 <_svfiprintf_r+0x1fc>
 800ad58:	7821      	ldrb	r1, [r4, #0]
 800ad5a:	2203      	movs	r2, #3
 800ad5c:	4650      	mov	r0, sl
 800ad5e:	f7f5 fa5f 	bl	8000220 <memchr>
 800ad62:	b140      	cbz	r0, 800ad76 <_svfiprintf_r+0x152>
 800ad64:	2340      	movs	r3, #64	; 0x40
 800ad66:	eba0 000a 	sub.w	r0, r0, sl
 800ad6a:	fa03 f000 	lsl.w	r0, r3, r0
 800ad6e:	9b04      	ldr	r3, [sp, #16]
 800ad70:	4303      	orrs	r3, r0
 800ad72:	3401      	adds	r4, #1
 800ad74:	9304      	str	r3, [sp, #16]
 800ad76:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad7a:	4826      	ldr	r0, [pc, #152]	; (800ae14 <_svfiprintf_r+0x1f0>)
 800ad7c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ad80:	2206      	movs	r2, #6
 800ad82:	f7f5 fa4d 	bl	8000220 <memchr>
 800ad86:	2800      	cmp	r0, #0
 800ad88:	d038      	beq.n	800adfc <_svfiprintf_r+0x1d8>
 800ad8a:	4b23      	ldr	r3, [pc, #140]	; (800ae18 <_svfiprintf_r+0x1f4>)
 800ad8c:	bb1b      	cbnz	r3, 800add6 <_svfiprintf_r+0x1b2>
 800ad8e:	9b03      	ldr	r3, [sp, #12]
 800ad90:	3307      	adds	r3, #7
 800ad92:	f023 0307 	bic.w	r3, r3, #7
 800ad96:	3308      	adds	r3, #8
 800ad98:	9303      	str	r3, [sp, #12]
 800ad9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad9c:	4433      	add	r3, r6
 800ad9e:	9309      	str	r3, [sp, #36]	; 0x24
 800ada0:	e767      	b.n	800ac72 <_svfiprintf_r+0x4e>
 800ada2:	fb0c 3202 	mla	r2, ip, r2, r3
 800ada6:	460c      	mov	r4, r1
 800ada8:	2001      	movs	r0, #1
 800adaa:	e7a5      	b.n	800acf8 <_svfiprintf_r+0xd4>
 800adac:	2300      	movs	r3, #0
 800adae:	3401      	adds	r4, #1
 800adb0:	9305      	str	r3, [sp, #20]
 800adb2:	4619      	mov	r1, r3
 800adb4:	f04f 0c0a 	mov.w	ip, #10
 800adb8:	4620      	mov	r0, r4
 800adba:	f810 2b01 	ldrb.w	r2, [r0], #1
 800adbe:	3a30      	subs	r2, #48	; 0x30
 800adc0:	2a09      	cmp	r2, #9
 800adc2:	d903      	bls.n	800adcc <_svfiprintf_r+0x1a8>
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d0c5      	beq.n	800ad54 <_svfiprintf_r+0x130>
 800adc8:	9105      	str	r1, [sp, #20]
 800adca:	e7c3      	b.n	800ad54 <_svfiprintf_r+0x130>
 800adcc:	fb0c 2101 	mla	r1, ip, r1, r2
 800add0:	4604      	mov	r4, r0
 800add2:	2301      	movs	r3, #1
 800add4:	e7f0      	b.n	800adb8 <_svfiprintf_r+0x194>
 800add6:	ab03      	add	r3, sp, #12
 800add8:	9300      	str	r3, [sp, #0]
 800adda:	462a      	mov	r2, r5
 800addc:	4b0f      	ldr	r3, [pc, #60]	; (800ae1c <_svfiprintf_r+0x1f8>)
 800adde:	a904      	add	r1, sp, #16
 800ade0:	4638      	mov	r0, r7
 800ade2:	f7fc f9e1 	bl	80071a8 <_printf_float>
 800ade6:	1c42      	adds	r2, r0, #1
 800ade8:	4606      	mov	r6, r0
 800adea:	d1d6      	bne.n	800ad9a <_svfiprintf_r+0x176>
 800adec:	89ab      	ldrh	r3, [r5, #12]
 800adee:	065b      	lsls	r3, r3, #25
 800adf0:	f53f af2c 	bmi.w	800ac4c <_svfiprintf_r+0x28>
 800adf4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800adf6:	b01d      	add	sp, #116	; 0x74
 800adf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800adfc:	ab03      	add	r3, sp, #12
 800adfe:	9300      	str	r3, [sp, #0]
 800ae00:	462a      	mov	r2, r5
 800ae02:	4b06      	ldr	r3, [pc, #24]	; (800ae1c <_svfiprintf_r+0x1f8>)
 800ae04:	a904      	add	r1, sp, #16
 800ae06:	4638      	mov	r0, r7
 800ae08:	f7fc fc72 	bl	80076f0 <_printf_i>
 800ae0c:	e7eb      	b.n	800ade6 <_svfiprintf_r+0x1c2>
 800ae0e:	bf00      	nop
 800ae10:	0800c574 	.word	0x0800c574
 800ae14:	0800c57e 	.word	0x0800c57e
 800ae18:	080071a9 	.word	0x080071a9
 800ae1c:	0800ab6d 	.word	0x0800ab6d
 800ae20:	0800c57a 	.word	0x0800c57a

0800ae24 <_sungetc_r>:
 800ae24:	b538      	push	{r3, r4, r5, lr}
 800ae26:	1c4b      	adds	r3, r1, #1
 800ae28:	4614      	mov	r4, r2
 800ae2a:	d103      	bne.n	800ae34 <_sungetc_r+0x10>
 800ae2c:	f04f 35ff 	mov.w	r5, #4294967295
 800ae30:	4628      	mov	r0, r5
 800ae32:	bd38      	pop	{r3, r4, r5, pc}
 800ae34:	8993      	ldrh	r3, [r2, #12]
 800ae36:	f023 0320 	bic.w	r3, r3, #32
 800ae3a:	8193      	strh	r3, [r2, #12]
 800ae3c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ae3e:	6852      	ldr	r2, [r2, #4]
 800ae40:	b2cd      	uxtb	r5, r1
 800ae42:	b18b      	cbz	r3, 800ae68 <_sungetc_r+0x44>
 800ae44:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800ae46:	4293      	cmp	r3, r2
 800ae48:	dd08      	ble.n	800ae5c <_sungetc_r+0x38>
 800ae4a:	6823      	ldr	r3, [r4, #0]
 800ae4c:	1e5a      	subs	r2, r3, #1
 800ae4e:	6022      	str	r2, [r4, #0]
 800ae50:	f803 5c01 	strb.w	r5, [r3, #-1]
 800ae54:	6863      	ldr	r3, [r4, #4]
 800ae56:	3301      	adds	r3, #1
 800ae58:	6063      	str	r3, [r4, #4]
 800ae5a:	e7e9      	b.n	800ae30 <_sungetc_r+0xc>
 800ae5c:	4621      	mov	r1, r4
 800ae5e:	f000 fbf5 	bl	800b64c <__submore>
 800ae62:	2800      	cmp	r0, #0
 800ae64:	d0f1      	beq.n	800ae4a <_sungetc_r+0x26>
 800ae66:	e7e1      	b.n	800ae2c <_sungetc_r+0x8>
 800ae68:	6921      	ldr	r1, [r4, #16]
 800ae6a:	6823      	ldr	r3, [r4, #0]
 800ae6c:	b151      	cbz	r1, 800ae84 <_sungetc_r+0x60>
 800ae6e:	4299      	cmp	r1, r3
 800ae70:	d208      	bcs.n	800ae84 <_sungetc_r+0x60>
 800ae72:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800ae76:	42a9      	cmp	r1, r5
 800ae78:	d104      	bne.n	800ae84 <_sungetc_r+0x60>
 800ae7a:	3b01      	subs	r3, #1
 800ae7c:	3201      	adds	r2, #1
 800ae7e:	6023      	str	r3, [r4, #0]
 800ae80:	6062      	str	r2, [r4, #4]
 800ae82:	e7d5      	b.n	800ae30 <_sungetc_r+0xc>
 800ae84:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800ae88:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ae8c:	6363      	str	r3, [r4, #52]	; 0x34
 800ae8e:	2303      	movs	r3, #3
 800ae90:	63a3      	str	r3, [r4, #56]	; 0x38
 800ae92:	4623      	mov	r3, r4
 800ae94:	f803 5f46 	strb.w	r5, [r3, #70]!
 800ae98:	6023      	str	r3, [r4, #0]
 800ae9a:	2301      	movs	r3, #1
 800ae9c:	e7dc      	b.n	800ae58 <_sungetc_r+0x34>

0800ae9e <__ssrefill_r>:
 800ae9e:	b510      	push	{r4, lr}
 800aea0:	460c      	mov	r4, r1
 800aea2:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800aea4:	b169      	cbz	r1, 800aec2 <__ssrefill_r+0x24>
 800aea6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aeaa:	4299      	cmp	r1, r3
 800aeac:	d001      	beq.n	800aeb2 <__ssrefill_r+0x14>
 800aeae:	f7ff fdb3 	bl	800aa18 <_free_r>
 800aeb2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800aeb4:	6063      	str	r3, [r4, #4]
 800aeb6:	2000      	movs	r0, #0
 800aeb8:	6360      	str	r0, [r4, #52]	; 0x34
 800aeba:	b113      	cbz	r3, 800aec2 <__ssrefill_r+0x24>
 800aebc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800aebe:	6023      	str	r3, [r4, #0]
 800aec0:	bd10      	pop	{r4, pc}
 800aec2:	6923      	ldr	r3, [r4, #16]
 800aec4:	6023      	str	r3, [r4, #0]
 800aec6:	2300      	movs	r3, #0
 800aec8:	6063      	str	r3, [r4, #4]
 800aeca:	89a3      	ldrh	r3, [r4, #12]
 800aecc:	f043 0320 	orr.w	r3, r3, #32
 800aed0:	81a3      	strh	r3, [r4, #12]
 800aed2:	f04f 30ff 	mov.w	r0, #4294967295
 800aed6:	e7f3      	b.n	800aec0 <__ssrefill_r+0x22>

0800aed8 <__ssvfiscanf_r>:
 800aed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aedc:	460c      	mov	r4, r1
 800aede:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 800aee2:	2100      	movs	r1, #0
 800aee4:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800aee8:	49b2      	ldr	r1, [pc, #712]	; (800b1b4 <__ssvfiscanf_r+0x2dc>)
 800aeea:	91a0      	str	r1, [sp, #640]	; 0x280
 800aeec:	f10d 0804 	add.w	r8, sp, #4
 800aef0:	49b1      	ldr	r1, [pc, #708]	; (800b1b8 <__ssvfiscanf_r+0x2e0>)
 800aef2:	4fb2      	ldr	r7, [pc, #712]	; (800b1bc <__ssvfiscanf_r+0x2e4>)
 800aef4:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 800b1c0 <__ssvfiscanf_r+0x2e8>
 800aef8:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800aefc:	4606      	mov	r6, r0
 800aefe:	91a1      	str	r1, [sp, #644]	; 0x284
 800af00:	9300      	str	r3, [sp, #0]
 800af02:	f892 a000 	ldrb.w	sl, [r2]
 800af06:	f1ba 0f00 	cmp.w	sl, #0
 800af0a:	f000 8151 	beq.w	800b1b0 <__ssvfiscanf_r+0x2d8>
 800af0e:	f81a 3007 	ldrb.w	r3, [sl, r7]
 800af12:	f013 0308 	ands.w	r3, r3, #8
 800af16:	f102 0501 	add.w	r5, r2, #1
 800af1a:	d019      	beq.n	800af50 <__ssvfiscanf_r+0x78>
 800af1c:	6863      	ldr	r3, [r4, #4]
 800af1e:	2b00      	cmp	r3, #0
 800af20:	dd0f      	ble.n	800af42 <__ssvfiscanf_r+0x6a>
 800af22:	6823      	ldr	r3, [r4, #0]
 800af24:	781a      	ldrb	r2, [r3, #0]
 800af26:	5cba      	ldrb	r2, [r7, r2]
 800af28:	0712      	lsls	r2, r2, #28
 800af2a:	d401      	bmi.n	800af30 <__ssvfiscanf_r+0x58>
 800af2c:	462a      	mov	r2, r5
 800af2e:	e7e8      	b.n	800af02 <__ssvfiscanf_r+0x2a>
 800af30:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800af32:	3201      	adds	r2, #1
 800af34:	9245      	str	r2, [sp, #276]	; 0x114
 800af36:	6862      	ldr	r2, [r4, #4]
 800af38:	3301      	adds	r3, #1
 800af3a:	3a01      	subs	r2, #1
 800af3c:	6062      	str	r2, [r4, #4]
 800af3e:	6023      	str	r3, [r4, #0]
 800af40:	e7ec      	b.n	800af1c <__ssvfiscanf_r+0x44>
 800af42:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800af44:	4621      	mov	r1, r4
 800af46:	4630      	mov	r0, r6
 800af48:	4798      	blx	r3
 800af4a:	2800      	cmp	r0, #0
 800af4c:	d0e9      	beq.n	800af22 <__ssvfiscanf_r+0x4a>
 800af4e:	e7ed      	b.n	800af2c <__ssvfiscanf_r+0x54>
 800af50:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 800af54:	f040 8083 	bne.w	800b05e <__ssvfiscanf_r+0x186>
 800af58:	9341      	str	r3, [sp, #260]	; 0x104
 800af5a:	9343      	str	r3, [sp, #268]	; 0x10c
 800af5c:	7853      	ldrb	r3, [r2, #1]
 800af5e:	2b2a      	cmp	r3, #42	; 0x2a
 800af60:	bf02      	ittt	eq
 800af62:	2310      	moveq	r3, #16
 800af64:	1c95      	addeq	r5, r2, #2
 800af66:	9341      	streq	r3, [sp, #260]	; 0x104
 800af68:	220a      	movs	r2, #10
 800af6a:	46ab      	mov	fp, r5
 800af6c:	f81b 1b01 	ldrb.w	r1, [fp], #1
 800af70:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800af74:	2b09      	cmp	r3, #9
 800af76:	d91d      	bls.n	800afb4 <__ssvfiscanf_r+0xdc>
 800af78:	4891      	ldr	r0, [pc, #580]	; (800b1c0 <__ssvfiscanf_r+0x2e8>)
 800af7a:	2203      	movs	r2, #3
 800af7c:	f7f5 f950 	bl	8000220 <memchr>
 800af80:	b140      	cbz	r0, 800af94 <__ssvfiscanf_r+0xbc>
 800af82:	2301      	movs	r3, #1
 800af84:	eba0 0009 	sub.w	r0, r0, r9
 800af88:	fa03 f000 	lsl.w	r0, r3, r0
 800af8c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800af8e:	4318      	orrs	r0, r3
 800af90:	9041      	str	r0, [sp, #260]	; 0x104
 800af92:	465d      	mov	r5, fp
 800af94:	f815 3b01 	ldrb.w	r3, [r5], #1
 800af98:	2b78      	cmp	r3, #120	; 0x78
 800af9a:	d806      	bhi.n	800afaa <__ssvfiscanf_r+0xd2>
 800af9c:	2b57      	cmp	r3, #87	; 0x57
 800af9e:	d810      	bhi.n	800afc2 <__ssvfiscanf_r+0xea>
 800afa0:	2b25      	cmp	r3, #37	; 0x25
 800afa2:	d05c      	beq.n	800b05e <__ssvfiscanf_r+0x186>
 800afa4:	d856      	bhi.n	800b054 <__ssvfiscanf_r+0x17c>
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d074      	beq.n	800b094 <__ssvfiscanf_r+0x1bc>
 800afaa:	2303      	movs	r3, #3
 800afac:	9347      	str	r3, [sp, #284]	; 0x11c
 800afae:	230a      	movs	r3, #10
 800afb0:	9342      	str	r3, [sp, #264]	; 0x108
 800afb2:	e081      	b.n	800b0b8 <__ssvfiscanf_r+0x1e0>
 800afb4:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800afb6:	fb02 1303 	mla	r3, r2, r3, r1
 800afba:	3b30      	subs	r3, #48	; 0x30
 800afbc:	9343      	str	r3, [sp, #268]	; 0x10c
 800afbe:	465d      	mov	r5, fp
 800afc0:	e7d3      	b.n	800af6a <__ssvfiscanf_r+0x92>
 800afc2:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800afc6:	2a20      	cmp	r2, #32
 800afc8:	d8ef      	bhi.n	800afaa <__ssvfiscanf_r+0xd2>
 800afca:	a101      	add	r1, pc, #4	; (adr r1, 800afd0 <__ssvfiscanf_r+0xf8>)
 800afcc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800afd0:	0800b0a3 	.word	0x0800b0a3
 800afd4:	0800afab 	.word	0x0800afab
 800afd8:	0800afab 	.word	0x0800afab
 800afdc:	0800b101 	.word	0x0800b101
 800afe0:	0800afab 	.word	0x0800afab
 800afe4:	0800afab 	.word	0x0800afab
 800afe8:	0800afab 	.word	0x0800afab
 800afec:	0800afab 	.word	0x0800afab
 800aff0:	0800afab 	.word	0x0800afab
 800aff4:	0800afab 	.word	0x0800afab
 800aff8:	0800afab 	.word	0x0800afab
 800affc:	0800b117 	.word	0x0800b117
 800b000:	0800b0ed 	.word	0x0800b0ed
 800b004:	0800b05b 	.word	0x0800b05b
 800b008:	0800b05b 	.word	0x0800b05b
 800b00c:	0800b05b 	.word	0x0800b05b
 800b010:	0800afab 	.word	0x0800afab
 800b014:	0800b0f1 	.word	0x0800b0f1
 800b018:	0800afab 	.word	0x0800afab
 800b01c:	0800afab 	.word	0x0800afab
 800b020:	0800afab 	.word	0x0800afab
 800b024:	0800afab 	.word	0x0800afab
 800b028:	0800b127 	.word	0x0800b127
 800b02c:	0800b0f9 	.word	0x0800b0f9
 800b030:	0800b09b 	.word	0x0800b09b
 800b034:	0800afab 	.word	0x0800afab
 800b038:	0800afab 	.word	0x0800afab
 800b03c:	0800b123 	.word	0x0800b123
 800b040:	0800afab 	.word	0x0800afab
 800b044:	0800b0ed 	.word	0x0800b0ed
 800b048:	0800afab 	.word	0x0800afab
 800b04c:	0800afab 	.word	0x0800afab
 800b050:	0800b0a3 	.word	0x0800b0a3
 800b054:	3b45      	subs	r3, #69	; 0x45
 800b056:	2b02      	cmp	r3, #2
 800b058:	d8a7      	bhi.n	800afaa <__ssvfiscanf_r+0xd2>
 800b05a:	2305      	movs	r3, #5
 800b05c:	e02b      	b.n	800b0b6 <__ssvfiscanf_r+0x1de>
 800b05e:	6863      	ldr	r3, [r4, #4]
 800b060:	2b00      	cmp	r3, #0
 800b062:	dd0d      	ble.n	800b080 <__ssvfiscanf_r+0x1a8>
 800b064:	6823      	ldr	r3, [r4, #0]
 800b066:	781a      	ldrb	r2, [r3, #0]
 800b068:	4552      	cmp	r2, sl
 800b06a:	f040 80a1 	bne.w	800b1b0 <__ssvfiscanf_r+0x2d8>
 800b06e:	3301      	adds	r3, #1
 800b070:	6862      	ldr	r2, [r4, #4]
 800b072:	6023      	str	r3, [r4, #0]
 800b074:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800b076:	3a01      	subs	r2, #1
 800b078:	3301      	adds	r3, #1
 800b07a:	6062      	str	r2, [r4, #4]
 800b07c:	9345      	str	r3, [sp, #276]	; 0x114
 800b07e:	e755      	b.n	800af2c <__ssvfiscanf_r+0x54>
 800b080:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b082:	4621      	mov	r1, r4
 800b084:	4630      	mov	r0, r6
 800b086:	4798      	blx	r3
 800b088:	2800      	cmp	r0, #0
 800b08a:	d0eb      	beq.n	800b064 <__ssvfiscanf_r+0x18c>
 800b08c:	9844      	ldr	r0, [sp, #272]	; 0x110
 800b08e:	2800      	cmp	r0, #0
 800b090:	f040 8084 	bne.w	800b19c <__ssvfiscanf_r+0x2c4>
 800b094:	f04f 30ff 	mov.w	r0, #4294967295
 800b098:	e086      	b.n	800b1a8 <__ssvfiscanf_r+0x2d0>
 800b09a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800b09c:	f042 0220 	orr.w	r2, r2, #32
 800b0a0:	9241      	str	r2, [sp, #260]	; 0x104
 800b0a2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800b0a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b0a8:	9241      	str	r2, [sp, #260]	; 0x104
 800b0aa:	2210      	movs	r2, #16
 800b0ac:	2b6f      	cmp	r3, #111	; 0x6f
 800b0ae:	9242      	str	r2, [sp, #264]	; 0x108
 800b0b0:	bf34      	ite	cc
 800b0b2:	2303      	movcc	r3, #3
 800b0b4:	2304      	movcs	r3, #4
 800b0b6:	9347      	str	r3, [sp, #284]	; 0x11c
 800b0b8:	6863      	ldr	r3, [r4, #4]
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	dd41      	ble.n	800b142 <__ssvfiscanf_r+0x26a>
 800b0be:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b0c0:	0659      	lsls	r1, r3, #25
 800b0c2:	d404      	bmi.n	800b0ce <__ssvfiscanf_r+0x1f6>
 800b0c4:	6823      	ldr	r3, [r4, #0]
 800b0c6:	781a      	ldrb	r2, [r3, #0]
 800b0c8:	5cba      	ldrb	r2, [r7, r2]
 800b0ca:	0712      	lsls	r2, r2, #28
 800b0cc:	d440      	bmi.n	800b150 <__ssvfiscanf_r+0x278>
 800b0ce:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800b0d0:	2b02      	cmp	r3, #2
 800b0d2:	dc4f      	bgt.n	800b174 <__ssvfiscanf_r+0x29c>
 800b0d4:	466b      	mov	r3, sp
 800b0d6:	4622      	mov	r2, r4
 800b0d8:	a941      	add	r1, sp, #260	; 0x104
 800b0da:	4630      	mov	r0, r6
 800b0dc:	f000 f874 	bl	800b1c8 <_scanf_chars>
 800b0e0:	2801      	cmp	r0, #1
 800b0e2:	d065      	beq.n	800b1b0 <__ssvfiscanf_r+0x2d8>
 800b0e4:	2802      	cmp	r0, #2
 800b0e6:	f47f af21 	bne.w	800af2c <__ssvfiscanf_r+0x54>
 800b0ea:	e7cf      	b.n	800b08c <__ssvfiscanf_r+0x1b4>
 800b0ec:	220a      	movs	r2, #10
 800b0ee:	e7dd      	b.n	800b0ac <__ssvfiscanf_r+0x1d4>
 800b0f0:	2300      	movs	r3, #0
 800b0f2:	9342      	str	r3, [sp, #264]	; 0x108
 800b0f4:	2303      	movs	r3, #3
 800b0f6:	e7de      	b.n	800b0b6 <__ssvfiscanf_r+0x1de>
 800b0f8:	2308      	movs	r3, #8
 800b0fa:	9342      	str	r3, [sp, #264]	; 0x108
 800b0fc:	2304      	movs	r3, #4
 800b0fe:	e7da      	b.n	800b0b6 <__ssvfiscanf_r+0x1de>
 800b100:	4629      	mov	r1, r5
 800b102:	4640      	mov	r0, r8
 800b104:	f000 f9d8 	bl	800b4b8 <__sccl>
 800b108:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b10a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b10e:	9341      	str	r3, [sp, #260]	; 0x104
 800b110:	4605      	mov	r5, r0
 800b112:	2301      	movs	r3, #1
 800b114:	e7cf      	b.n	800b0b6 <__ssvfiscanf_r+0x1de>
 800b116:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b118:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b11c:	9341      	str	r3, [sp, #260]	; 0x104
 800b11e:	2300      	movs	r3, #0
 800b120:	e7c9      	b.n	800b0b6 <__ssvfiscanf_r+0x1de>
 800b122:	2302      	movs	r3, #2
 800b124:	e7c7      	b.n	800b0b6 <__ssvfiscanf_r+0x1de>
 800b126:	9841      	ldr	r0, [sp, #260]	; 0x104
 800b128:	06c3      	lsls	r3, r0, #27
 800b12a:	f53f aeff 	bmi.w	800af2c <__ssvfiscanf_r+0x54>
 800b12e:	9b00      	ldr	r3, [sp, #0]
 800b130:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800b132:	1d19      	adds	r1, r3, #4
 800b134:	9100      	str	r1, [sp, #0]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	07c0      	lsls	r0, r0, #31
 800b13a:	bf4c      	ite	mi
 800b13c:	801a      	strhmi	r2, [r3, #0]
 800b13e:	601a      	strpl	r2, [r3, #0]
 800b140:	e6f4      	b.n	800af2c <__ssvfiscanf_r+0x54>
 800b142:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b144:	4621      	mov	r1, r4
 800b146:	4630      	mov	r0, r6
 800b148:	4798      	blx	r3
 800b14a:	2800      	cmp	r0, #0
 800b14c:	d0b7      	beq.n	800b0be <__ssvfiscanf_r+0x1e6>
 800b14e:	e79d      	b.n	800b08c <__ssvfiscanf_r+0x1b4>
 800b150:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800b152:	3201      	adds	r2, #1
 800b154:	9245      	str	r2, [sp, #276]	; 0x114
 800b156:	6862      	ldr	r2, [r4, #4]
 800b158:	3a01      	subs	r2, #1
 800b15a:	2a00      	cmp	r2, #0
 800b15c:	6062      	str	r2, [r4, #4]
 800b15e:	dd02      	ble.n	800b166 <__ssvfiscanf_r+0x28e>
 800b160:	3301      	adds	r3, #1
 800b162:	6023      	str	r3, [r4, #0]
 800b164:	e7ae      	b.n	800b0c4 <__ssvfiscanf_r+0x1ec>
 800b166:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b168:	4621      	mov	r1, r4
 800b16a:	4630      	mov	r0, r6
 800b16c:	4798      	blx	r3
 800b16e:	2800      	cmp	r0, #0
 800b170:	d0a8      	beq.n	800b0c4 <__ssvfiscanf_r+0x1ec>
 800b172:	e78b      	b.n	800b08c <__ssvfiscanf_r+0x1b4>
 800b174:	2b04      	cmp	r3, #4
 800b176:	dc06      	bgt.n	800b186 <__ssvfiscanf_r+0x2ae>
 800b178:	466b      	mov	r3, sp
 800b17a:	4622      	mov	r2, r4
 800b17c:	a941      	add	r1, sp, #260	; 0x104
 800b17e:	4630      	mov	r0, r6
 800b180:	f000 f87a 	bl	800b278 <_scanf_i>
 800b184:	e7ac      	b.n	800b0e0 <__ssvfiscanf_r+0x208>
 800b186:	4b0f      	ldr	r3, [pc, #60]	; (800b1c4 <__ssvfiscanf_r+0x2ec>)
 800b188:	2b00      	cmp	r3, #0
 800b18a:	f43f aecf 	beq.w	800af2c <__ssvfiscanf_r+0x54>
 800b18e:	466b      	mov	r3, sp
 800b190:	4622      	mov	r2, r4
 800b192:	a941      	add	r1, sp, #260	; 0x104
 800b194:	4630      	mov	r0, r6
 800b196:	f7fc fbd1 	bl	800793c <_scanf_float>
 800b19a:	e7a1      	b.n	800b0e0 <__ssvfiscanf_r+0x208>
 800b19c:	89a3      	ldrh	r3, [r4, #12]
 800b19e:	f013 0f40 	tst.w	r3, #64	; 0x40
 800b1a2:	bf18      	it	ne
 800b1a4:	f04f 30ff 	movne.w	r0, #4294967295
 800b1a8:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 800b1ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1b0:	9844      	ldr	r0, [sp, #272]	; 0x110
 800b1b2:	e7f9      	b.n	800b1a8 <__ssvfiscanf_r+0x2d0>
 800b1b4:	0800ae25 	.word	0x0800ae25
 800b1b8:	0800ae9f 	.word	0x0800ae9f
 800b1bc:	0800c201 	.word	0x0800c201
 800b1c0:	0800c57a 	.word	0x0800c57a
 800b1c4:	0800793d 	.word	0x0800793d

0800b1c8 <_scanf_chars>:
 800b1c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b1cc:	4615      	mov	r5, r2
 800b1ce:	688a      	ldr	r2, [r1, #8]
 800b1d0:	4680      	mov	r8, r0
 800b1d2:	460c      	mov	r4, r1
 800b1d4:	b932      	cbnz	r2, 800b1e4 <_scanf_chars+0x1c>
 800b1d6:	698a      	ldr	r2, [r1, #24]
 800b1d8:	2a00      	cmp	r2, #0
 800b1da:	bf0c      	ite	eq
 800b1dc:	2201      	moveq	r2, #1
 800b1de:	f04f 32ff 	movne.w	r2, #4294967295
 800b1e2:	608a      	str	r2, [r1, #8]
 800b1e4:	6822      	ldr	r2, [r4, #0]
 800b1e6:	f8df 908c 	ldr.w	r9, [pc, #140]	; 800b274 <_scanf_chars+0xac>
 800b1ea:	06d1      	lsls	r1, r2, #27
 800b1ec:	bf5f      	itttt	pl
 800b1ee:	681a      	ldrpl	r2, [r3, #0]
 800b1f0:	1d11      	addpl	r1, r2, #4
 800b1f2:	6019      	strpl	r1, [r3, #0]
 800b1f4:	6816      	ldrpl	r6, [r2, #0]
 800b1f6:	2700      	movs	r7, #0
 800b1f8:	69a0      	ldr	r0, [r4, #24]
 800b1fa:	b188      	cbz	r0, 800b220 <_scanf_chars+0x58>
 800b1fc:	2801      	cmp	r0, #1
 800b1fe:	d107      	bne.n	800b210 <_scanf_chars+0x48>
 800b200:	682b      	ldr	r3, [r5, #0]
 800b202:	781a      	ldrb	r2, [r3, #0]
 800b204:	6963      	ldr	r3, [r4, #20]
 800b206:	5c9b      	ldrb	r3, [r3, r2]
 800b208:	b953      	cbnz	r3, 800b220 <_scanf_chars+0x58>
 800b20a:	bb27      	cbnz	r7, 800b256 <_scanf_chars+0x8e>
 800b20c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b210:	2802      	cmp	r0, #2
 800b212:	d120      	bne.n	800b256 <_scanf_chars+0x8e>
 800b214:	682b      	ldr	r3, [r5, #0]
 800b216:	781b      	ldrb	r3, [r3, #0]
 800b218:	f813 3009 	ldrb.w	r3, [r3, r9]
 800b21c:	071b      	lsls	r3, r3, #28
 800b21e:	d41a      	bmi.n	800b256 <_scanf_chars+0x8e>
 800b220:	6823      	ldr	r3, [r4, #0]
 800b222:	06da      	lsls	r2, r3, #27
 800b224:	bf5e      	ittt	pl
 800b226:	682b      	ldrpl	r3, [r5, #0]
 800b228:	781b      	ldrbpl	r3, [r3, #0]
 800b22a:	f806 3b01 	strbpl.w	r3, [r6], #1
 800b22e:	682a      	ldr	r2, [r5, #0]
 800b230:	686b      	ldr	r3, [r5, #4]
 800b232:	3201      	adds	r2, #1
 800b234:	602a      	str	r2, [r5, #0]
 800b236:	68a2      	ldr	r2, [r4, #8]
 800b238:	3b01      	subs	r3, #1
 800b23a:	3a01      	subs	r2, #1
 800b23c:	606b      	str	r3, [r5, #4]
 800b23e:	3701      	adds	r7, #1
 800b240:	60a2      	str	r2, [r4, #8]
 800b242:	b142      	cbz	r2, 800b256 <_scanf_chars+0x8e>
 800b244:	2b00      	cmp	r3, #0
 800b246:	dcd7      	bgt.n	800b1f8 <_scanf_chars+0x30>
 800b248:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800b24c:	4629      	mov	r1, r5
 800b24e:	4640      	mov	r0, r8
 800b250:	4798      	blx	r3
 800b252:	2800      	cmp	r0, #0
 800b254:	d0d0      	beq.n	800b1f8 <_scanf_chars+0x30>
 800b256:	6823      	ldr	r3, [r4, #0]
 800b258:	f013 0310 	ands.w	r3, r3, #16
 800b25c:	d105      	bne.n	800b26a <_scanf_chars+0xa2>
 800b25e:	68e2      	ldr	r2, [r4, #12]
 800b260:	3201      	adds	r2, #1
 800b262:	60e2      	str	r2, [r4, #12]
 800b264:	69a2      	ldr	r2, [r4, #24]
 800b266:	b102      	cbz	r2, 800b26a <_scanf_chars+0xa2>
 800b268:	7033      	strb	r3, [r6, #0]
 800b26a:	6923      	ldr	r3, [r4, #16]
 800b26c:	441f      	add	r7, r3
 800b26e:	6127      	str	r7, [r4, #16]
 800b270:	2000      	movs	r0, #0
 800b272:	e7cb      	b.n	800b20c <_scanf_chars+0x44>
 800b274:	0800c201 	.word	0x0800c201

0800b278 <_scanf_i>:
 800b278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b27c:	4698      	mov	r8, r3
 800b27e:	4b74      	ldr	r3, [pc, #464]	; (800b450 <_scanf_i+0x1d8>)
 800b280:	460c      	mov	r4, r1
 800b282:	4682      	mov	sl, r0
 800b284:	4616      	mov	r6, r2
 800b286:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b28a:	b087      	sub	sp, #28
 800b28c:	ab03      	add	r3, sp, #12
 800b28e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800b292:	4b70      	ldr	r3, [pc, #448]	; (800b454 <_scanf_i+0x1dc>)
 800b294:	69a1      	ldr	r1, [r4, #24]
 800b296:	4a70      	ldr	r2, [pc, #448]	; (800b458 <_scanf_i+0x1e0>)
 800b298:	2903      	cmp	r1, #3
 800b29a:	bf18      	it	ne
 800b29c:	461a      	movne	r2, r3
 800b29e:	68a3      	ldr	r3, [r4, #8]
 800b2a0:	9201      	str	r2, [sp, #4]
 800b2a2:	1e5a      	subs	r2, r3, #1
 800b2a4:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800b2a8:	bf88      	it	hi
 800b2aa:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800b2ae:	4627      	mov	r7, r4
 800b2b0:	bf82      	ittt	hi
 800b2b2:	eb03 0905 	addhi.w	r9, r3, r5
 800b2b6:	f240 135d 	movwhi	r3, #349	; 0x15d
 800b2ba:	60a3      	strhi	r3, [r4, #8]
 800b2bc:	f857 3b1c 	ldr.w	r3, [r7], #28
 800b2c0:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800b2c4:	bf98      	it	ls
 800b2c6:	f04f 0900 	movls.w	r9, #0
 800b2ca:	6023      	str	r3, [r4, #0]
 800b2cc:	463d      	mov	r5, r7
 800b2ce:	f04f 0b00 	mov.w	fp, #0
 800b2d2:	6831      	ldr	r1, [r6, #0]
 800b2d4:	ab03      	add	r3, sp, #12
 800b2d6:	7809      	ldrb	r1, [r1, #0]
 800b2d8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800b2dc:	2202      	movs	r2, #2
 800b2de:	f7f4 ff9f 	bl	8000220 <memchr>
 800b2e2:	b328      	cbz	r0, 800b330 <_scanf_i+0xb8>
 800b2e4:	f1bb 0f01 	cmp.w	fp, #1
 800b2e8:	d159      	bne.n	800b39e <_scanf_i+0x126>
 800b2ea:	6862      	ldr	r2, [r4, #4]
 800b2ec:	b92a      	cbnz	r2, 800b2fa <_scanf_i+0x82>
 800b2ee:	6822      	ldr	r2, [r4, #0]
 800b2f0:	2308      	movs	r3, #8
 800b2f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b2f6:	6063      	str	r3, [r4, #4]
 800b2f8:	6022      	str	r2, [r4, #0]
 800b2fa:	6822      	ldr	r2, [r4, #0]
 800b2fc:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800b300:	6022      	str	r2, [r4, #0]
 800b302:	68a2      	ldr	r2, [r4, #8]
 800b304:	1e51      	subs	r1, r2, #1
 800b306:	60a1      	str	r1, [r4, #8]
 800b308:	b192      	cbz	r2, 800b330 <_scanf_i+0xb8>
 800b30a:	6832      	ldr	r2, [r6, #0]
 800b30c:	1c51      	adds	r1, r2, #1
 800b30e:	6031      	str	r1, [r6, #0]
 800b310:	7812      	ldrb	r2, [r2, #0]
 800b312:	f805 2b01 	strb.w	r2, [r5], #1
 800b316:	6872      	ldr	r2, [r6, #4]
 800b318:	3a01      	subs	r2, #1
 800b31a:	2a00      	cmp	r2, #0
 800b31c:	6072      	str	r2, [r6, #4]
 800b31e:	dc07      	bgt.n	800b330 <_scanf_i+0xb8>
 800b320:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800b324:	4631      	mov	r1, r6
 800b326:	4650      	mov	r0, sl
 800b328:	4790      	blx	r2
 800b32a:	2800      	cmp	r0, #0
 800b32c:	f040 8085 	bne.w	800b43a <_scanf_i+0x1c2>
 800b330:	f10b 0b01 	add.w	fp, fp, #1
 800b334:	f1bb 0f03 	cmp.w	fp, #3
 800b338:	d1cb      	bne.n	800b2d2 <_scanf_i+0x5a>
 800b33a:	6863      	ldr	r3, [r4, #4]
 800b33c:	b90b      	cbnz	r3, 800b342 <_scanf_i+0xca>
 800b33e:	230a      	movs	r3, #10
 800b340:	6063      	str	r3, [r4, #4]
 800b342:	6863      	ldr	r3, [r4, #4]
 800b344:	4945      	ldr	r1, [pc, #276]	; (800b45c <_scanf_i+0x1e4>)
 800b346:	6960      	ldr	r0, [r4, #20]
 800b348:	1ac9      	subs	r1, r1, r3
 800b34a:	f000 f8b5 	bl	800b4b8 <__sccl>
 800b34e:	f04f 0b00 	mov.w	fp, #0
 800b352:	68a3      	ldr	r3, [r4, #8]
 800b354:	6822      	ldr	r2, [r4, #0]
 800b356:	2b00      	cmp	r3, #0
 800b358:	d03d      	beq.n	800b3d6 <_scanf_i+0x15e>
 800b35a:	6831      	ldr	r1, [r6, #0]
 800b35c:	6960      	ldr	r0, [r4, #20]
 800b35e:	f891 c000 	ldrb.w	ip, [r1]
 800b362:	f810 000c 	ldrb.w	r0, [r0, ip]
 800b366:	2800      	cmp	r0, #0
 800b368:	d035      	beq.n	800b3d6 <_scanf_i+0x15e>
 800b36a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800b36e:	d124      	bne.n	800b3ba <_scanf_i+0x142>
 800b370:	0510      	lsls	r0, r2, #20
 800b372:	d522      	bpl.n	800b3ba <_scanf_i+0x142>
 800b374:	f10b 0b01 	add.w	fp, fp, #1
 800b378:	f1b9 0f00 	cmp.w	r9, #0
 800b37c:	d003      	beq.n	800b386 <_scanf_i+0x10e>
 800b37e:	3301      	adds	r3, #1
 800b380:	f109 39ff 	add.w	r9, r9, #4294967295
 800b384:	60a3      	str	r3, [r4, #8]
 800b386:	6873      	ldr	r3, [r6, #4]
 800b388:	3b01      	subs	r3, #1
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	6073      	str	r3, [r6, #4]
 800b38e:	dd1b      	ble.n	800b3c8 <_scanf_i+0x150>
 800b390:	6833      	ldr	r3, [r6, #0]
 800b392:	3301      	adds	r3, #1
 800b394:	6033      	str	r3, [r6, #0]
 800b396:	68a3      	ldr	r3, [r4, #8]
 800b398:	3b01      	subs	r3, #1
 800b39a:	60a3      	str	r3, [r4, #8]
 800b39c:	e7d9      	b.n	800b352 <_scanf_i+0xda>
 800b39e:	f1bb 0f02 	cmp.w	fp, #2
 800b3a2:	d1ae      	bne.n	800b302 <_scanf_i+0x8a>
 800b3a4:	6822      	ldr	r2, [r4, #0]
 800b3a6:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800b3aa:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800b3ae:	d1bf      	bne.n	800b330 <_scanf_i+0xb8>
 800b3b0:	2310      	movs	r3, #16
 800b3b2:	6063      	str	r3, [r4, #4]
 800b3b4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b3b8:	e7a2      	b.n	800b300 <_scanf_i+0x88>
 800b3ba:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800b3be:	6022      	str	r2, [r4, #0]
 800b3c0:	780b      	ldrb	r3, [r1, #0]
 800b3c2:	f805 3b01 	strb.w	r3, [r5], #1
 800b3c6:	e7de      	b.n	800b386 <_scanf_i+0x10e>
 800b3c8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800b3cc:	4631      	mov	r1, r6
 800b3ce:	4650      	mov	r0, sl
 800b3d0:	4798      	blx	r3
 800b3d2:	2800      	cmp	r0, #0
 800b3d4:	d0df      	beq.n	800b396 <_scanf_i+0x11e>
 800b3d6:	6823      	ldr	r3, [r4, #0]
 800b3d8:	05d9      	lsls	r1, r3, #23
 800b3da:	d50d      	bpl.n	800b3f8 <_scanf_i+0x180>
 800b3dc:	42bd      	cmp	r5, r7
 800b3de:	d909      	bls.n	800b3f4 <_scanf_i+0x17c>
 800b3e0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800b3e4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b3e8:	4632      	mov	r2, r6
 800b3ea:	4650      	mov	r0, sl
 800b3ec:	4798      	blx	r3
 800b3ee:	f105 39ff 	add.w	r9, r5, #4294967295
 800b3f2:	464d      	mov	r5, r9
 800b3f4:	42bd      	cmp	r5, r7
 800b3f6:	d028      	beq.n	800b44a <_scanf_i+0x1d2>
 800b3f8:	6822      	ldr	r2, [r4, #0]
 800b3fa:	f012 0210 	ands.w	r2, r2, #16
 800b3fe:	d113      	bne.n	800b428 <_scanf_i+0x1b0>
 800b400:	702a      	strb	r2, [r5, #0]
 800b402:	6863      	ldr	r3, [r4, #4]
 800b404:	9e01      	ldr	r6, [sp, #4]
 800b406:	4639      	mov	r1, r7
 800b408:	4650      	mov	r0, sl
 800b40a:	47b0      	blx	r6
 800b40c:	f8d8 3000 	ldr.w	r3, [r8]
 800b410:	6821      	ldr	r1, [r4, #0]
 800b412:	1d1a      	adds	r2, r3, #4
 800b414:	f8c8 2000 	str.w	r2, [r8]
 800b418:	f011 0f20 	tst.w	r1, #32
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	d00f      	beq.n	800b440 <_scanf_i+0x1c8>
 800b420:	6018      	str	r0, [r3, #0]
 800b422:	68e3      	ldr	r3, [r4, #12]
 800b424:	3301      	adds	r3, #1
 800b426:	60e3      	str	r3, [r4, #12]
 800b428:	1bed      	subs	r5, r5, r7
 800b42a:	44ab      	add	fp, r5
 800b42c:	6925      	ldr	r5, [r4, #16]
 800b42e:	445d      	add	r5, fp
 800b430:	6125      	str	r5, [r4, #16]
 800b432:	2000      	movs	r0, #0
 800b434:	b007      	add	sp, #28
 800b436:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b43a:	f04f 0b00 	mov.w	fp, #0
 800b43e:	e7ca      	b.n	800b3d6 <_scanf_i+0x15e>
 800b440:	07ca      	lsls	r2, r1, #31
 800b442:	bf4c      	ite	mi
 800b444:	8018      	strhmi	r0, [r3, #0]
 800b446:	6018      	strpl	r0, [r3, #0]
 800b448:	e7eb      	b.n	800b422 <_scanf_i+0x1aa>
 800b44a:	2001      	movs	r0, #1
 800b44c:	e7f2      	b.n	800b434 <_scanf_i+0x1bc>
 800b44e:	bf00      	nop
 800b450:	0800c14c 	.word	0x0800c14c
 800b454:	0800b649 	.word	0x0800b649
 800b458:	08008bf1 	.word	0x08008bf1
 800b45c:	0800c59e 	.word	0x0800c59e

0800b460 <_read_r>:
 800b460:	b538      	push	{r3, r4, r5, lr}
 800b462:	4d07      	ldr	r5, [pc, #28]	; (800b480 <_read_r+0x20>)
 800b464:	4604      	mov	r4, r0
 800b466:	4608      	mov	r0, r1
 800b468:	4611      	mov	r1, r2
 800b46a:	2200      	movs	r2, #0
 800b46c:	602a      	str	r2, [r5, #0]
 800b46e:	461a      	mov	r2, r3
 800b470:	f7f6 fa8a 	bl	8001988 <_read>
 800b474:	1c43      	adds	r3, r0, #1
 800b476:	d102      	bne.n	800b47e <_read_r+0x1e>
 800b478:	682b      	ldr	r3, [r5, #0]
 800b47a:	b103      	cbz	r3, 800b47e <_read_r+0x1e>
 800b47c:	6023      	str	r3, [r4, #0]
 800b47e:	bd38      	pop	{r3, r4, r5, pc}
 800b480:	200007f8 	.word	0x200007f8
 800b484:	00000000 	.word	0x00000000

0800b488 <nan>:
 800b488:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800b490 <nan+0x8>
 800b48c:	4770      	bx	lr
 800b48e:	bf00      	nop
 800b490:	00000000 	.word	0x00000000
 800b494:	7ff80000 	.word	0x7ff80000

0800b498 <_sbrk_r>:
 800b498:	b538      	push	{r3, r4, r5, lr}
 800b49a:	4d06      	ldr	r5, [pc, #24]	; (800b4b4 <_sbrk_r+0x1c>)
 800b49c:	2300      	movs	r3, #0
 800b49e:	4604      	mov	r4, r0
 800b4a0:	4608      	mov	r0, r1
 800b4a2:	602b      	str	r3, [r5, #0]
 800b4a4:	f7f6 fade 	bl	8001a64 <_sbrk>
 800b4a8:	1c43      	adds	r3, r0, #1
 800b4aa:	d102      	bne.n	800b4b2 <_sbrk_r+0x1a>
 800b4ac:	682b      	ldr	r3, [r5, #0]
 800b4ae:	b103      	cbz	r3, 800b4b2 <_sbrk_r+0x1a>
 800b4b0:	6023      	str	r3, [r4, #0]
 800b4b2:	bd38      	pop	{r3, r4, r5, pc}
 800b4b4:	200007f8 	.word	0x200007f8

0800b4b8 <__sccl>:
 800b4b8:	b570      	push	{r4, r5, r6, lr}
 800b4ba:	780b      	ldrb	r3, [r1, #0]
 800b4bc:	4604      	mov	r4, r0
 800b4be:	2b5e      	cmp	r3, #94	; 0x5e
 800b4c0:	bf0b      	itete	eq
 800b4c2:	784b      	ldrbeq	r3, [r1, #1]
 800b4c4:	1c48      	addne	r0, r1, #1
 800b4c6:	1c88      	addeq	r0, r1, #2
 800b4c8:	2200      	movne	r2, #0
 800b4ca:	bf08      	it	eq
 800b4cc:	2201      	moveq	r2, #1
 800b4ce:	1e61      	subs	r1, r4, #1
 800b4d0:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800b4d4:	f801 2f01 	strb.w	r2, [r1, #1]!
 800b4d8:	42a9      	cmp	r1, r5
 800b4da:	d1fb      	bne.n	800b4d4 <__sccl+0x1c>
 800b4dc:	b90b      	cbnz	r3, 800b4e2 <__sccl+0x2a>
 800b4de:	3801      	subs	r0, #1
 800b4e0:	bd70      	pop	{r4, r5, r6, pc}
 800b4e2:	f082 0101 	eor.w	r1, r2, #1
 800b4e6:	54e1      	strb	r1, [r4, r3]
 800b4e8:	1c42      	adds	r2, r0, #1
 800b4ea:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 800b4ee:	2d2d      	cmp	r5, #45	; 0x2d
 800b4f0:	f102 36ff 	add.w	r6, r2, #4294967295
 800b4f4:	4610      	mov	r0, r2
 800b4f6:	d006      	beq.n	800b506 <__sccl+0x4e>
 800b4f8:	2d5d      	cmp	r5, #93	; 0x5d
 800b4fa:	d0f1      	beq.n	800b4e0 <__sccl+0x28>
 800b4fc:	b90d      	cbnz	r5, 800b502 <__sccl+0x4a>
 800b4fe:	4630      	mov	r0, r6
 800b500:	e7ee      	b.n	800b4e0 <__sccl+0x28>
 800b502:	462b      	mov	r3, r5
 800b504:	e7ef      	b.n	800b4e6 <__sccl+0x2e>
 800b506:	7816      	ldrb	r6, [r2, #0]
 800b508:	2e5d      	cmp	r6, #93	; 0x5d
 800b50a:	d0fa      	beq.n	800b502 <__sccl+0x4a>
 800b50c:	42b3      	cmp	r3, r6
 800b50e:	dcf8      	bgt.n	800b502 <__sccl+0x4a>
 800b510:	4618      	mov	r0, r3
 800b512:	3001      	adds	r0, #1
 800b514:	4286      	cmp	r6, r0
 800b516:	5421      	strb	r1, [r4, r0]
 800b518:	dcfb      	bgt.n	800b512 <__sccl+0x5a>
 800b51a:	43d8      	mvns	r0, r3
 800b51c:	4430      	add	r0, r6
 800b51e:	1c5d      	adds	r5, r3, #1
 800b520:	42b3      	cmp	r3, r6
 800b522:	bfa8      	it	ge
 800b524:	2000      	movge	r0, #0
 800b526:	182b      	adds	r3, r5, r0
 800b528:	3202      	adds	r2, #2
 800b52a:	e7de      	b.n	800b4ea <__sccl+0x32>

0800b52c <strncmp>:
 800b52c:	b510      	push	{r4, lr}
 800b52e:	b16a      	cbz	r2, 800b54c <strncmp+0x20>
 800b530:	3901      	subs	r1, #1
 800b532:	1884      	adds	r4, r0, r2
 800b534:	f810 3b01 	ldrb.w	r3, [r0], #1
 800b538:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800b53c:	4293      	cmp	r3, r2
 800b53e:	d103      	bne.n	800b548 <strncmp+0x1c>
 800b540:	42a0      	cmp	r0, r4
 800b542:	d001      	beq.n	800b548 <strncmp+0x1c>
 800b544:	2b00      	cmp	r3, #0
 800b546:	d1f5      	bne.n	800b534 <strncmp+0x8>
 800b548:	1a98      	subs	r0, r3, r2
 800b54a:	bd10      	pop	{r4, pc}
 800b54c:	4610      	mov	r0, r2
 800b54e:	e7fc      	b.n	800b54a <strncmp+0x1e>

0800b550 <_strtoul_l.isra.0>:
 800b550:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b554:	4e3b      	ldr	r6, [pc, #236]	; (800b644 <_strtoul_l.isra.0+0xf4>)
 800b556:	4686      	mov	lr, r0
 800b558:	468c      	mov	ip, r1
 800b55a:	4660      	mov	r0, ip
 800b55c:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800b560:	5da5      	ldrb	r5, [r4, r6]
 800b562:	f015 0508 	ands.w	r5, r5, #8
 800b566:	d1f8      	bne.n	800b55a <_strtoul_l.isra.0+0xa>
 800b568:	2c2d      	cmp	r4, #45	; 0x2d
 800b56a:	d134      	bne.n	800b5d6 <_strtoul_l.isra.0+0x86>
 800b56c:	f89c 4000 	ldrb.w	r4, [ip]
 800b570:	f04f 0801 	mov.w	r8, #1
 800b574:	f100 0c02 	add.w	ip, r0, #2
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d05e      	beq.n	800b63a <_strtoul_l.isra.0+0xea>
 800b57c:	2b10      	cmp	r3, #16
 800b57e:	d10c      	bne.n	800b59a <_strtoul_l.isra.0+0x4a>
 800b580:	2c30      	cmp	r4, #48	; 0x30
 800b582:	d10a      	bne.n	800b59a <_strtoul_l.isra.0+0x4a>
 800b584:	f89c 0000 	ldrb.w	r0, [ip]
 800b588:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800b58c:	2858      	cmp	r0, #88	; 0x58
 800b58e:	d14f      	bne.n	800b630 <_strtoul_l.isra.0+0xe0>
 800b590:	f89c 4001 	ldrb.w	r4, [ip, #1]
 800b594:	2310      	movs	r3, #16
 800b596:	f10c 0c02 	add.w	ip, ip, #2
 800b59a:	f04f 37ff 	mov.w	r7, #4294967295
 800b59e:	2500      	movs	r5, #0
 800b5a0:	fbb7 f7f3 	udiv	r7, r7, r3
 800b5a4:	fb03 f907 	mul.w	r9, r3, r7
 800b5a8:	ea6f 0909 	mvn.w	r9, r9
 800b5ac:	4628      	mov	r0, r5
 800b5ae:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 800b5b2:	2e09      	cmp	r6, #9
 800b5b4:	d818      	bhi.n	800b5e8 <_strtoul_l.isra.0+0x98>
 800b5b6:	4634      	mov	r4, r6
 800b5b8:	42a3      	cmp	r3, r4
 800b5ba:	dd24      	ble.n	800b606 <_strtoul_l.isra.0+0xb6>
 800b5bc:	2d00      	cmp	r5, #0
 800b5be:	db1f      	blt.n	800b600 <_strtoul_l.isra.0+0xb0>
 800b5c0:	4287      	cmp	r7, r0
 800b5c2:	d31d      	bcc.n	800b600 <_strtoul_l.isra.0+0xb0>
 800b5c4:	d101      	bne.n	800b5ca <_strtoul_l.isra.0+0x7a>
 800b5c6:	45a1      	cmp	r9, r4
 800b5c8:	db1a      	blt.n	800b600 <_strtoul_l.isra.0+0xb0>
 800b5ca:	fb00 4003 	mla	r0, r0, r3, r4
 800b5ce:	2501      	movs	r5, #1
 800b5d0:	f81c 4b01 	ldrb.w	r4, [ip], #1
 800b5d4:	e7eb      	b.n	800b5ae <_strtoul_l.isra.0+0x5e>
 800b5d6:	2c2b      	cmp	r4, #43	; 0x2b
 800b5d8:	bf08      	it	eq
 800b5da:	f89c 4000 	ldrbeq.w	r4, [ip]
 800b5de:	46a8      	mov	r8, r5
 800b5e0:	bf08      	it	eq
 800b5e2:	f100 0c02 	addeq.w	ip, r0, #2
 800b5e6:	e7c7      	b.n	800b578 <_strtoul_l.isra.0+0x28>
 800b5e8:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 800b5ec:	2e19      	cmp	r6, #25
 800b5ee:	d801      	bhi.n	800b5f4 <_strtoul_l.isra.0+0xa4>
 800b5f0:	3c37      	subs	r4, #55	; 0x37
 800b5f2:	e7e1      	b.n	800b5b8 <_strtoul_l.isra.0+0x68>
 800b5f4:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 800b5f8:	2e19      	cmp	r6, #25
 800b5fa:	d804      	bhi.n	800b606 <_strtoul_l.isra.0+0xb6>
 800b5fc:	3c57      	subs	r4, #87	; 0x57
 800b5fe:	e7db      	b.n	800b5b8 <_strtoul_l.isra.0+0x68>
 800b600:	f04f 35ff 	mov.w	r5, #4294967295
 800b604:	e7e4      	b.n	800b5d0 <_strtoul_l.isra.0+0x80>
 800b606:	2d00      	cmp	r5, #0
 800b608:	da07      	bge.n	800b61a <_strtoul_l.isra.0+0xca>
 800b60a:	2322      	movs	r3, #34	; 0x22
 800b60c:	f8ce 3000 	str.w	r3, [lr]
 800b610:	f04f 30ff 	mov.w	r0, #4294967295
 800b614:	b942      	cbnz	r2, 800b628 <_strtoul_l.isra.0+0xd8>
 800b616:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b61a:	f1b8 0f00 	cmp.w	r8, #0
 800b61e:	d000      	beq.n	800b622 <_strtoul_l.isra.0+0xd2>
 800b620:	4240      	negs	r0, r0
 800b622:	2a00      	cmp	r2, #0
 800b624:	d0f7      	beq.n	800b616 <_strtoul_l.isra.0+0xc6>
 800b626:	b10d      	cbz	r5, 800b62c <_strtoul_l.isra.0+0xdc>
 800b628:	f10c 31ff 	add.w	r1, ip, #4294967295
 800b62c:	6011      	str	r1, [r2, #0]
 800b62e:	e7f2      	b.n	800b616 <_strtoul_l.isra.0+0xc6>
 800b630:	2430      	movs	r4, #48	; 0x30
 800b632:	2b00      	cmp	r3, #0
 800b634:	d1b1      	bne.n	800b59a <_strtoul_l.isra.0+0x4a>
 800b636:	2308      	movs	r3, #8
 800b638:	e7af      	b.n	800b59a <_strtoul_l.isra.0+0x4a>
 800b63a:	2c30      	cmp	r4, #48	; 0x30
 800b63c:	d0a2      	beq.n	800b584 <_strtoul_l.isra.0+0x34>
 800b63e:	230a      	movs	r3, #10
 800b640:	e7ab      	b.n	800b59a <_strtoul_l.isra.0+0x4a>
 800b642:	bf00      	nop
 800b644:	0800c201 	.word	0x0800c201

0800b648 <_strtoul_r>:
 800b648:	f7ff bf82 	b.w	800b550 <_strtoul_l.isra.0>

0800b64c <__submore>:
 800b64c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b650:	460c      	mov	r4, r1
 800b652:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800b654:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b658:	4299      	cmp	r1, r3
 800b65a:	d11d      	bne.n	800b698 <__submore+0x4c>
 800b65c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800b660:	f7ff fa2a 	bl	800aab8 <_malloc_r>
 800b664:	b918      	cbnz	r0, 800b66e <__submore+0x22>
 800b666:	f04f 30ff 	mov.w	r0, #4294967295
 800b66a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b66e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b672:	63a3      	str	r3, [r4, #56]	; 0x38
 800b674:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800b678:	6360      	str	r0, [r4, #52]	; 0x34
 800b67a:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800b67e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800b682:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800b686:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800b68a:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800b68e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800b692:	6020      	str	r0, [r4, #0]
 800b694:	2000      	movs	r0, #0
 800b696:	e7e8      	b.n	800b66a <__submore+0x1e>
 800b698:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800b69a:	0077      	lsls	r7, r6, #1
 800b69c:	463a      	mov	r2, r7
 800b69e:	f000 fa2d 	bl	800bafc <_realloc_r>
 800b6a2:	4605      	mov	r5, r0
 800b6a4:	2800      	cmp	r0, #0
 800b6a6:	d0de      	beq.n	800b666 <__submore+0x1a>
 800b6a8:	eb00 0806 	add.w	r8, r0, r6
 800b6ac:	4601      	mov	r1, r0
 800b6ae:	4632      	mov	r2, r6
 800b6b0:	4640      	mov	r0, r8
 800b6b2:	f7fe fcd9 	bl	800a068 <memcpy>
 800b6b6:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800b6ba:	f8c4 8000 	str.w	r8, [r4]
 800b6be:	e7e9      	b.n	800b694 <__submore+0x48>

0800b6c0 <__ascii_wctomb>:
 800b6c0:	b149      	cbz	r1, 800b6d6 <__ascii_wctomb+0x16>
 800b6c2:	2aff      	cmp	r2, #255	; 0xff
 800b6c4:	bf85      	ittet	hi
 800b6c6:	238a      	movhi	r3, #138	; 0x8a
 800b6c8:	6003      	strhi	r3, [r0, #0]
 800b6ca:	700a      	strbls	r2, [r1, #0]
 800b6cc:	f04f 30ff 	movhi.w	r0, #4294967295
 800b6d0:	bf98      	it	ls
 800b6d2:	2001      	movls	r0, #1
 800b6d4:	4770      	bx	lr
 800b6d6:	4608      	mov	r0, r1
 800b6d8:	4770      	bx	lr
	...

0800b6dc <__assert_func>:
 800b6dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b6de:	4614      	mov	r4, r2
 800b6e0:	461a      	mov	r2, r3
 800b6e2:	4b09      	ldr	r3, [pc, #36]	; (800b708 <__assert_func+0x2c>)
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	4605      	mov	r5, r0
 800b6e8:	68d8      	ldr	r0, [r3, #12]
 800b6ea:	b14c      	cbz	r4, 800b700 <__assert_func+0x24>
 800b6ec:	4b07      	ldr	r3, [pc, #28]	; (800b70c <__assert_func+0x30>)
 800b6ee:	9100      	str	r1, [sp, #0]
 800b6f0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b6f4:	4906      	ldr	r1, [pc, #24]	; (800b710 <__assert_func+0x34>)
 800b6f6:	462b      	mov	r3, r5
 800b6f8:	f000 f9a6 	bl	800ba48 <fiprintf>
 800b6fc:	f000 fc3e 	bl	800bf7c <abort>
 800b700:	4b04      	ldr	r3, [pc, #16]	; (800b714 <__assert_func+0x38>)
 800b702:	461c      	mov	r4, r3
 800b704:	e7f3      	b.n	800b6ee <__assert_func+0x12>
 800b706:	bf00      	nop
 800b708:	20000020 	.word	0x20000020
 800b70c:	0800c5a0 	.word	0x0800c5a0
 800b710:	0800c5ad 	.word	0x0800c5ad
 800b714:	0800c5db 	.word	0x0800c5db

0800b718 <__sflush_r>:
 800b718:	898a      	ldrh	r2, [r1, #12]
 800b71a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b71e:	4605      	mov	r5, r0
 800b720:	0710      	lsls	r0, r2, #28
 800b722:	460c      	mov	r4, r1
 800b724:	d458      	bmi.n	800b7d8 <__sflush_r+0xc0>
 800b726:	684b      	ldr	r3, [r1, #4]
 800b728:	2b00      	cmp	r3, #0
 800b72a:	dc05      	bgt.n	800b738 <__sflush_r+0x20>
 800b72c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b72e:	2b00      	cmp	r3, #0
 800b730:	dc02      	bgt.n	800b738 <__sflush_r+0x20>
 800b732:	2000      	movs	r0, #0
 800b734:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b738:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b73a:	2e00      	cmp	r6, #0
 800b73c:	d0f9      	beq.n	800b732 <__sflush_r+0x1a>
 800b73e:	2300      	movs	r3, #0
 800b740:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b744:	682f      	ldr	r7, [r5, #0]
 800b746:	602b      	str	r3, [r5, #0]
 800b748:	d032      	beq.n	800b7b0 <__sflush_r+0x98>
 800b74a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b74c:	89a3      	ldrh	r3, [r4, #12]
 800b74e:	075a      	lsls	r2, r3, #29
 800b750:	d505      	bpl.n	800b75e <__sflush_r+0x46>
 800b752:	6863      	ldr	r3, [r4, #4]
 800b754:	1ac0      	subs	r0, r0, r3
 800b756:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b758:	b10b      	cbz	r3, 800b75e <__sflush_r+0x46>
 800b75a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b75c:	1ac0      	subs	r0, r0, r3
 800b75e:	2300      	movs	r3, #0
 800b760:	4602      	mov	r2, r0
 800b762:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b764:	6a21      	ldr	r1, [r4, #32]
 800b766:	4628      	mov	r0, r5
 800b768:	47b0      	blx	r6
 800b76a:	1c43      	adds	r3, r0, #1
 800b76c:	89a3      	ldrh	r3, [r4, #12]
 800b76e:	d106      	bne.n	800b77e <__sflush_r+0x66>
 800b770:	6829      	ldr	r1, [r5, #0]
 800b772:	291d      	cmp	r1, #29
 800b774:	d82c      	bhi.n	800b7d0 <__sflush_r+0xb8>
 800b776:	4a2a      	ldr	r2, [pc, #168]	; (800b820 <__sflush_r+0x108>)
 800b778:	40ca      	lsrs	r2, r1
 800b77a:	07d6      	lsls	r6, r2, #31
 800b77c:	d528      	bpl.n	800b7d0 <__sflush_r+0xb8>
 800b77e:	2200      	movs	r2, #0
 800b780:	6062      	str	r2, [r4, #4]
 800b782:	04d9      	lsls	r1, r3, #19
 800b784:	6922      	ldr	r2, [r4, #16]
 800b786:	6022      	str	r2, [r4, #0]
 800b788:	d504      	bpl.n	800b794 <__sflush_r+0x7c>
 800b78a:	1c42      	adds	r2, r0, #1
 800b78c:	d101      	bne.n	800b792 <__sflush_r+0x7a>
 800b78e:	682b      	ldr	r3, [r5, #0]
 800b790:	b903      	cbnz	r3, 800b794 <__sflush_r+0x7c>
 800b792:	6560      	str	r0, [r4, #84]	; 0x54
 800b794:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b796:	602f      	str	r7, [r5, #0]
 800b798:	2900      	cmp	r1, #0
 800b79a:	d0ca      	beq.n	800b732 <__sflush_r+0x1a>
 800b79c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b7a0:	4299      	cmp	r1, r3
 800b7a2:	d002      	beq.n	800b7aa <__sflush_r+0x92>
 800b7a4:	4628      	mov	r0, r5
 800b7a6:	f7ff f937 	bl	800aa18 <_free_r>
 800b7aa:	2000      	movs	r0, #0
 800b7ac:	6360      	str	r0, [r4, #52]	; 0x34
 800b7ae:	e7c1      	b.n	800b734 <__sflush_r+0x1c>
 800b7b0:	6a21      	ldr	r1, [r4, #32]
 800b7b2:	2301      	movs	r3, #1
 800b7b4:	4628      	mov	r0, r5
 800b7b6:	47b0      	blx	r6
 800b7b8:	1c41      	adds	r1, r0, #1
 800b7ba:	d1c7      	bne.n	800b74c <__sflush_r+0x34>
 800b7bc:	682b      	ldr	r3, [r5, #0]
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d0c4      	beq.n	800b74c <__sflush_r+0x34>
 800b7c2:	2b1d      	cmp	r3, #29
 800b7c4:	d001      	beq.n	800b7ca <__sflush_r+0xb2>
 800b7c6:	2b16      	cmp	r3, #22
 800b7c8:	d101      	bne.n	800b7ce <__sflush_r+0xb6>
 800b7ca:	602f      	str	r7, [r5, #0]
 800b7cc:	e7b1      	b.n	800b732 <__sflush_r+0x1a>
 800b7ce:	89a3      	ldrh	r3, [r4, #12]
 800b7d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b7d4:	81a3      	strh	r3, [r4, #12]
 800b7d6:	e7ad      	b.n	800b734 <__sflush_r+0x1c>
 800b7d8:	690f      	ldr	r7, [r1, #16]
 800b7da:	2f00      	cmp	r7, #0
 800b7dc:	d0a9      	beq.n	800b732 <__sflush_r+0x1a>
 800b7de:	0793      	lsls	r3, r2, #30
 800b7e0:	680e      	ldr	r6, [r1, #0]
 800b7e2:	bf08      	it	eq
 800b7e4:	694b      	ldreq	r3, [r1, #20]
 800b7e6:	600f      	str	r7, [r1, #0]
 800b7e8:	bf18      	it	ne
 800b7ea:	2300      	movne	r3, #0
 800b7ec:	eba6 0807 	sub.w	r8, r6, r7
 800b7f0:	608b      	str	r3, [r1, #8]
 800b7f2:	f1b8 0f00 	cmp.w	r8, #0
 800b7f6:	dd9c      	ble.n	800b732 <__sflush_r+0x1a>
 800b7f8:	6a21      	ldr	r1, [r4, #32]
 800b7fa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b7fc:	4643      	mov	r3, r8
 800b7fe:	463a      	mov	r2, r7
 800b800:	4628      	mov	r0, r5
 800b802:	47b0      	blx	r6
 800b804:	2800      	cmp	r0, #0
 800b806:	dc06      	bgt.n	800b816 <__sflush_r+0xfe>
 800b808:	89a3      	ldrh	r3, [r4, #12]
 800b80a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b80e:	81a3      	strh	r3, [r4, #12]
 800b810:	f04f 30ff 	mov.w	r0, #4294967295
 800b814:	e78e      	b.n	800b734 <__sflush_r+0x1c>
 800b816:	4407      	add	r7, r0
 800b818:	eba8 0800 	sub.w	r8, r8, r0
 800b81c:	e7e9      	b.n	800b7f2 <__sflush_r+0xda>
 800b81e:	bf00      	nop
 800b820:	20400001 	.word	0x20400001

0800b824 <_fflush_r>:
 800b824:	b538      	push	{r3, r4, r5, lr}
 800b826:	690b      	ldr	r3, [r1, #16]
 800b828:	4605      	mov	r5, r0
 800b82a:	460c      	mov	r4, r1
 800b82c:	b913      	cbnz	r3, 800b834 <_fflush_r+0x10>
 800b82e:	2500      	movs	r5, #0
 800b830:	4628      	mov	r0, r5
 800b832:	bd38      	pop	{r3, r4, r5, pc}
 800b834:	b118      	cbz	r0, 800b83e <_fflush_r+0x1a>
 800b836:	6983      	ldr	r3, [r0, #24]
 800b838:	b90b      	cbnz	r3, 800b83e <_fflush_r+0x1a>
 800b83a:	f000 f887 	bl	800b94c <__sinit>
 800b83e:	4b14      	ldr	r3, [pc, #80]	; (800b890 <_fflush_r+0x6c>)
 800b840:	429c      	cmp	r4, r3
 800b842:	d11b      	bne.n	800b87c <_fflush_r+0x58>
 800b844:	686c      	ldr	r4, [r5, #4]
 800b846:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d0ef      	beq.n	800b82e <_fflush_r+0xa>
 800b84e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b850:	07d0      	lsls	r0, r2, #31
 800b852:	d404      	bmi.n	800b85e <_fflush_r+0x3a>
 800b854:	0599      	lsls	r1, r3, #22
 800b856:	d402      	bmi.n	800b85e <_fflush_r+0x3a>
 800b858:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b85a:	f000 f927 	bl	800baac <__retarget_lock_acquire_recursive>
 800b85e:	4628      	mov	r0, r5
 800b860:	4621      	mov	r1, r4
 800b862:	f7ff ff59 	bl	800b718 <__sflush_r>
 800b866:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b868:	07da      	lsls	r2, r3, #31
 800b86a:	4605      	mov	r5, r0
 800b86c:	d4e0      	bmi.n	800b830 <_fflush_r+0xc>
 800b86e:	89a3      	ldrh	r3, [r4, #12]
 800b870:	059b      	lsls	r3, r3, #22
 800b872:	d4dd      	bmi.n	800b830 <_fflush_r+0xc>
 800b874:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b876:	f000 f91a 	bl	800baae <__retarget_lock_release_recursive>
 800b87a:	e7d9      	b.n	800b830 <_fflush_r+0xc>
 800b87c:	4b05      	ldr	r3, [pc, #20]	; (800b894 <_fflush_r+0x70>)
 800b87e:	429c      	cmp	r4, r3
 800b880:	d101      	bne.n	800b886 <_fflush_r+0x62>
 800b882:	68ac      	ldr	r4, [r5, #8]
 800b884:	e7df      	b.n	800b846 <_fflush_r+0x22>
 800b886:	4b04      	ldr	r3, [pc, #16]	; (800b898 <_fflush_r+0x74>)
 800b888:	429c      	cmp	r4, r3
 800b88a:	bf08      	it	eq
 800b88c:	68ec      	ldreq	r4, [r5, #12]
 800b88e:	e7da      	b.n	800b846 <_fflush_r+0x22>
 800b890:	0800c5fc 	.word	0x0800c5fc
 800b894:	0800c61c 	.word	0x0800c61c
 800b898:	0800c5dc 	.word	0x0800c5dc

0800b89c <std>:
 800b89c:	2300      	movs	r3, #0
 800b89e:	b510      	push	{r4, lr}
 800b8a0:	4604      	mov	r4, r0
 800b8a2:	e9c0 3300 	strd	r3, r3, [r0]
 800b8a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b8aa:	6083      	str	r3, [r0, #8]
 800b8ac:	8181      	strh	r1, [r0, #12]
 800b8ae:	6643      	str	r3, [r0, #100]	; 0x64
 800b8b0:	81c2      	strh	r2, [r0, #14]
 800b8b2:	6183      	str	r3, [r0, #24]
 800b8b4:	4619      	mov	r1, r3
 800b8b6:	2208      	movs	r2, #8
 800b8b8:	305c      	adds	r0, #92	; 0x5c
 800b8ba:	f7fb fbcd 	bl	8007058 <memset>
 800b8be:	4b05      	ldr	r3, [pc, #20]	; (800b8d4 <std+0x38>)
 800b8c0:	6263      	str	r3, [r4, #36]	; 0x24
 800b8c2:	4b05      	ldr	r3, [pc, #20]	; (800b8d8 <std+0x3c>)
 800b8c4:	62a3      	str	r3, [r4, #40]	; 0x28
 800b8c6:	4b05      	ldr	r3, [pc, #20]	; (800b8dc <std+0x40>)
 800b8c8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b8ca:	4b05      	ldr	r3, [pc, #20]	; (800b8e0 <std+0x44>)
 800b8cc:	6224      	str	r4, [r4, #32]
 800b8ce:	6323      	str	r3, [r4, #48]	; 0x30
 800b8d0:	bd10      	pop	{r4, pc}
 800b8d2:	bf00      	nop
 800b8d4:	08007e01 	.word	0x08007e01
 800b8d8:	08007e27 	.word	0x08007e27
 800b8dc:	08007e5f 	.word	0x08007e5f
 800b8e0:	08007e83 	.word	0x08007e83

0800b8e4 <_cleanup_r>:
 800b8e4:	4901      	ldr	r1, [pc, #4]	; (800b8ec <_cleanup_r+0x8>)
 800b8e6:	f000 b8c1 	b.w	800ba6c <_fwalk_reent>
 800b8ea:	bf00      	nop
 800b8ec:	0800b825 	.word	0x0800b825

0800b8f0 <__sfmoreglue>:
 800b8f0:	b570      	push	{r4, r5, r6, lr}
 800b8f2:	1e4a      	subs	r2, r1, #1
 800b8f4:	2568      	movs	r5, #104	; 0x68
 800b8f6:	4355      	muls	r5, r2
 800b8f8:	460e      	mov	r6, r1
 800b8fa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b8fe:	f7ff f8db 	bl	800aab8 <_malloc_r>
 800b902:	4604      	mov	r4, r0
 800b904:	b140      	cbz	r0, 800b918 <__sfmoreglue+0x28>
 800b906:	2100      	movs	r1, #0
 800b908:	e9c0 1600 	strd	r1, r6, [r0]
 800b90c:	300c      	adds	r0, #12
 800b90e:	60a0      	str	r0, [r4, #8]
 800b910:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b914:	f7fb fba0 	bl	8007058 <memset>
 800b918:	4620      	mov	r0, r4
 800b91a:	bd70      	pop	{r4, r5, r6, pc}

0800b91c <__sfp_lock_acquire>:
 800b91c:	4801      	ldr	r0, [pc, #4]	; (800b924 <__sfp_lock_acquire+0x8>)
 800b91e:	f000 b8c5 	b.w	800baac <__retarget_lock_acquire_recursive>
 800b922:	bf00      	nop
 800b924:	20000804 	.word	0x20000804

0800b928 <__sfp_lock_release>:
 800b928:	4801      	ldr	r0, [pc, #4]	; (800b930 <__sfp_lock_release+0x8>)
 800b92a:	f000 b8c0 	b.w	800baae <__retarget_lock_release_recursive>
 800b92e:	bf00      	nop
 800b930:	20000804 	.word	0x20000804

0800b934 <__sinit_lock_acquire>:
 800b934:	4801      	ldr	r0, [pc, #4]	; (800b93c <__sinit_lock_acquire+0x8>)
 800b936:	f000 b8b9 	b.w	800baac <__retarget_lock_acquire_recursive>
 800b93a:	bf00      	nop
 800b93c:	200007ff 	.word	0x200007ff

0800b940 <__sinit_lock_release>:
 800b940:	4801      	ldr	r0, [pc, #4]	; (800b948 <__sinit_lock_release+0x8>)
 800b942:	f000 b8b4 	b.w	800baae <__retarget_lock_release_recursive>
 800b946:	bf00      	nop
 800b948:	200007ff 	.word	0x200007ff

0800b94c <__sinit>:
 800b94c:	b510      	push	{r4, lr}
 800b94e:	4604      	mov	r4, r0
 800b950:	f7ff fff0 	bl	800b934 <__sinit_lock_acquire>
 800b954:	69a3      	ldr	r3, [r4, #24]
 800b956:	b11b      	cbz	r3, 800b960 <__sinit+0x14>
 800b958:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b95c:	f7ff bff0 	b.w	800b940 <__sinit_lock_release>
 800b960:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b964:	6523      	str	r3, [r4, #80]	; 0x50
 800b966:	4b13      	ldr	r3, [pc, #76]	; (800b9b4 <__sinit+0x68>)
 800b968:	4a13      	ldr	r2, [pc, #76]	; (800b9b8 <__sinit+0x6c>)
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	62a2      	str	r2, [r4, #40]	; 0x28
 800b96e:	42a3      	cmp	r3, r4
 800b970:	bf04      	itt	eq
 800b972:	2301      	moveq	r3, #1
 800b974:	61a3      	streq	r3, [r4, #24]
 800b976:	4620      	mov	r0, r4
 800b978:	f000 f820 	bl	800b9bc <__sfp>
 800b97c:	6060      	str	r0, [r4, #4]
 800b97e:	4620      	mov	r0, r4
 800b980:	f000 f81c 	bl	800b9bc <__sfp>
 800b984:	60a0      	str	r0, [r4, #8]
 800b986:	4620      	mov	r0, r4
 800b988:	f000 f818 	bl	800b9bc <__sfp>
 800b98c:	2200      	movs	r2, #0
 800b98e:	60e0      	str	r0, [r4, #12]
 800b990:	2104      	movs	r1, #4
 800b992:	6860      	ldr	r0, [r4, #4]
 800b994:	f7ff ff82 	bl	800b89c <std>
 800b998:	68a0      	ldr	r0, [r4, #8]
 800b99a:	2201      	movs	r2, #1
 800b99c:	2109      	movs	r1, #9
 800b99e:	f7ff ff7d 	bl	800b89c <std>
 800b9a2:	68e0      	ldr	r0, [r4, #12]
 800b9a4:	2202      	movs	r2, #2
 800b9a6:	2112      	movs	r1, #18
 800b9a8:	f7ff ff78 	bl	800b89c <std>
 800b9ac:	2301      	movs	r3, #1
 800b9ae:	61a3      	str	r3, [r4, #24]
 800b9b0:	e7d2      	b.n	800b958 <__sinit+0xc>
 800b9b2:	bf00      	nop
 800b9b4:	0800c170 	.word	0x0800c170
 800b9b8:	0800b8e5 	.word	0x0800b8e5

0800b9bc <__sfp>:
 800b9bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9be:	4607      	mov	r7, r0
 800b9c0:	f7ff ffac 	bl	800b91c <__sfp_lock_acquire>
 800b9c4:	4b1e      	ldr	r3, [pc, #120]	; (800ba40 <__sfp+0x84>)
 800b9c6:	681e      	ldr	r6, [r3, #0]
 800b9c8:	69b3      	ldr	r3, [r6, #24]
 800b9ca:	b913      	cbnz	r3, 800b9d2 <__sfp+0x16>
 800b9cc:	4630      	mov	r0, r6
 800b9ce:	f7ff ffbd 	bl	800b94c <__sinit>
 800b9d2:	3648      	adds	r6, #72	; 0x48
 800b9d4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b9d8:	3b01      	subs	r3, #1
 800b9da:	d503      	bpl.n	800b9e4 <__sfp+0x28>
 800b9dc:	6833      	ldr	r3, [r6, #0]
 800b9de:	b30b      	cbz	r3, 800ba24 <__sfp+0x68>
 800b9e0:	6836      	ldr	r6, [r6, #0]
 800b9e2:	e7f7      	b.n	800b9d4 <__sfp+0x18>
 800b9e4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b9e8:	b9d5      	cbnz	r5, 800ba20 <__sfp+0x64>
 800b9ea:	4b16      	ldr	r3, [pc, #88]	; (800ba44 <__sfp+0x88>)
 800b9ec:	60e3      	str	r3, [r4, #12]
 800b9ee:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b9f2:	6665      	str	r5, [r4, #100]	; 0x64
 800b9f4:	f000 f859 	bl	800baaa <__retarget_lock_init_recursive>
 800b9f8:	f7ff ff96 	bl	800b928 <__sfp_lock_release>
 800b9fc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ba00:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ba04:	6025      	str	r5, [r4, #0]
 800ba06:	61a5      	str	r5, [r4, #24]
 800ba08:	2208      	movs	r2, #8
 800ba0a:	4629      	mov	r1, r5
 800ba0c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ba10:	f7fb fb22 	bl	8007058 <memset>
 800ba14:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ba18:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ba1c:	4620      	mov	r0, r4
 800ba1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ba20:	3468      	adds	r4, #104	; 0x68
 800ba22:	e7d9      	b.n	800b9d8 <__sfp+0x1c>
 800ba24:	2104      	movs	r1, #4
 800ba26:	4638      	mov	r0, r7
 800ba28:	f7ff ff62 	bl	800b8f0 <__sfmoreglue>
 800ba2c:	4604      	mov	r4, r0
 800ba2e:	6030      	str	r0, [r6, #0]
 800ba30:	2800      	cmp	r0, #0
 800ba32:	d1d5      	bne.n	800b9e0 <__sfp+0x24>
 800ba34:	f7ff ff78 	bl	800b928 <__sfp_lock_release>
 800ba38:	230c      	movs	r3, #12
 800ba3a:	603b      	str	r3, [r7, #0]
 800ba3c:	e7ee      	b.n	800ba1c <__sfp+0x60>
 800ba3e:	bf00      	nop
 800ba40:	0800c170 	.word	0x0800c170
 800ba44:	ffff0001 	.word	0xffff0001

0800ba48 <fiprintf>:
 800ba48:	b40e      	push	{r1, r2, r3}
 800ba4a:	b503      	push	{r0, r1, lr}
 800ba4c:	4601      	mov	r1, r0
 800ba4e:	ab03      	add	r3, sp, #12
 800ba50:	4805      	ldr	r0, [pc, #20]	; (800ba68 <fiprintf+0x20>)
 800ba52:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba56:	6800      	ldr	r0, [r0, #0]
 800ba58:	9301      	str	r3, [sp, #4]
 800ba5a:	f000 f89f 	bl	800bb9c <_vfiprintf_r>
 800ba5e:	b002      	add	sp, #8
 800ba60:	f85d eb04 	ldr.w	lr, [sp], #4
 800ba64:	b003      	add	sp, #12
 800ba66:	4770      	bx	lr
 800ba68:	20000020 	.word	0x20000020

0800ba6c <_fwalk_reent>:
 800ba6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba70:	4606      	mov	r6, r0
 800ba72:	4688      	mov	r8, r1
 800ba74:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ba78:	2700      	movs	r7, #0
 800ba7a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ba7e:	f1b9 0901 	subs.w	r9, r9, #1
 800ba82:	d505      	bpl.n	800ba90 <_fwalk_reent+0x24>
 800ba84:	6824      	ldr	r4, [r4, #0]
 800ba86:	2c00      	cmp	r4, #0
 800ba88:	d1f7      	bne.n	800ba7a <_fwalk_reent+0xe>
 800ba8a:	4638      	mov	r0, r7
 800ba8c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba90:	89ab      	ldrh	r3, [r5, #12]
 800ba92:	2b01      	cmp	r3, #1
 800ba94:	d907      	bls.n	800baa6 <_fwalk_reent+0x3a>
 800ba96:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ba9a:	3301      	adds	r3, #1
 800ba9c:	d003      	beq.n	800baa6 <_fwalk_reent+0x3a>
 800ba9e:	4629      	mov	r1, r5
 800baa0:	4630      	mov	r0, r6
 800baa2:	47c0      	blx	r8
 800baa4:	4307      	orrs	r7, r0
 800baa6:	3568      	adds	r5, #104	; 0x68
 800baa8:	e7e9      	b.n	800ba7e <_fwalk_reent+0x12>

0800baaa <__retarget_lock_init_recursive>:
 800baaa:	4770      	bx	lr

0800baac <__retarget_lock_acquire_recursive>:
 800baac:	4770      	bx	lr

0800baae <__retarget_lock_release_recursive>:
 800baae:	4770      	bx	lr

0800bab0 <memmove>:
 800bab0:	4288      	cmp	r0, r1
 800bab2:	b510      	push	{r4, lr}
 800bab4:	eb01 0402 	add.w	r4, r1, r2
 800bab8:	d902      	bls.n	800bac0 <memmove+0x10>
 800baba:	4284      	cmp	r4, r0
 800babc:	4623      	mov	r3, r4
 800babe:	d807      	bhi.n	800bad0 <memmove+0x20>
 800bac0:	1e43      	subs	r3, r0, #1
 800bac2:	42a1      	cmp	r1, r4
 800bac4:	d008      	beq.n	800bad8 <memmove+0x28>
 800bac6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800baca:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bace:	e7f8      	b.n	800bac2 <memmove+0x12>
 800bad0:	4402      	add	r2, r0
 800bad2:	4601      	mov	r1, r0
 800bad4:	428a      	cmp	r2, r1
 800bad6:	d100      	bne.n	800bada <memmove+0x2a>
 800bad8:	bd10      	pop	{r4, pc}
 800bada:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bade:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bae2:	e7f7      	b.n	800bad4 <memmove+0x24>

0800bae4 <__malloc_lock>:
 800bae4:	4801      	ldr	r0, [pc, #4]	; (800baec <__malloc_lock+0x8>)
 800bae6:	f7ff bfe1 	b.w	800baac <__retarget_lock_acquire_recursive>
 800baea:	bf00      	nop
 800baec:	20000800 	.word	0x20000800

0800baf0 <__malloc_unlock>:
 800baf0:	4801      	ldr	r0, [pc, #4]	; (800baf8 <__malloc_unlock+0x8>)
 800baf2:	f7ff bfdc 	b.w	800baae <__retarget_lock_release_recursive>
 800baf6:	bf00      	nop
 800baf8:	20000800 	.word	0x20000800

0800bafc <_realloc_r>:
 800bafc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bafe:	4607      	mov	r7, r0
 800bb00:	4614      	mov	r4, r2
 800bb02:	460e      	mov	r6, r1
 800bb04:	b921      	cbnz	r1, 800bb10 <_realloc_r+0x14>
 800bb06:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800bb0a:	4611      	mov	r1, r2
 800bb0c:	f7fe bfd4 	b.w	800aab8 <_malloc_r>
 800bb10:	b922      	cbnz	r2, 800bb1c <_realloc_r+0x20>
 800bb12:	f7fe ff81 	bl	800aa18 <_free_r>
 800bb16:	4625      	mov	r5, r4
 800bb18:	4628      	mov	r0, r5
 800bb1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bb1c:	f000 fa9a 	bl	800c054 <_malloc_usable_size_r>
 800bb20:	42a0      	cmp	r0, r4
 800bb22:	d20f      	bcs.n	800bb44 <_realloc_r+0x48>
 800bb24:	4621      	mov	r1, r4
 800bb26:	4638      	mov	r0, r7
 800bb28:	f7fe ffc6 	bl	800aab8 <_malloc_r>
 800bb2c:	4605      	mov	r5, r0
 800bb2e:	2800      	cmp	r0, #0
 800bb30:	d0f2      	beq.n	800bb18 <_realloc_r+0x1c>
 800bb32:	4631      	mov	r1, r6
 800bb34:	4622      	mov	r2, r4
 800bb36:	f7fe fa97 	bl	800a068 <memcpy>
 800bb3a:	4631      	mov	r1, r6
 800bb3c:	4638      	mov	r0, r7
 800bb3e:	f7fe ff6b 	bl	800aa18 <_free_r>
 800bb42:	e7e9      	b.n	800bb18 <_realloc_r+0x1c>
 800bb44:	4635      	mov	r5, r6
 800bb46:	e7e7      	b.n	800bb18 <_realloc_r+0x1c>

0800bb48 <__sfputc_r>:
 800bb48:	6893      	ldr	r3, [r2, #8]
 800bb4a:	3b01      	subs	r3, #1
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	b410      	push	{r4}
 800bb50:	6093      	str	r3, [r2, #8]
 800bb52:	da08      	bge.n	800bb66 <__sfputc_r+0x1e>
 800bb54:	6994      	ldr	r4, [r2, #24]
 800bb56:	42a3      	cmp	r3, r4
 800bb58:	db01      	blt.n	800bb5e <__sfputc_r+0x16>
 800bb5a:	290a      	cmp	r1, #10
 800bb5c:	d103      	bne.n	800bb66 <__sfputc_r+0x1e>
 800bb5e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bb62:	f000 b94b 	b.w	800bdfc <__swbuf_r>
 800bb66:	6813      	ldr	r3, [r2, #0]
 800bb68:	1c58      	adds	r0, r3, #1
 800bb6a:	6010      	str	r0, [r2, #0]
 800bb6c:	7019      	strb	r1, [r3, #0]
 800bb6e:	4608      	mov	r0, r1
 800bb70:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bb74:	4770      	bx	lr

0800bb76 <__sfputs_r>:
 800bb76:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb78:	4606      	mov	r6, r0
 800bb7a:	460f      	mov	r7, r1
 800bb7c:	4614      	mov	r4, r2
 800bb7e:	18d5      	adds	r5, r2, r3
 800bb80:	42ac      	cmp	r4, r5
 800bb82:	d101      	bne.n	800bb88 <__sfputs_r+0x12>
 800bb84:	2000      	movs	r0, #0
 800bb86:	e007      	b.n	800bb98 <__sfputs_r+0x22>
 800bb88:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb8c:	463a      	mov	r2, r7
 800bb8e:	4630      	mov	r0, r6
 800bb90:	f7ff ffda 	bl	800bb48 <__sfputc_r>
 800bb94:	1c43      	adds	r3, r0, #1
 800bb96:	d1f3      	bne.n	800bb80 <__sfputs_r+0xa>
 800bb98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bb9c <_vfiprintf_r>:
 800bb9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bba0:	460d      	mov	r5, r1
 800bba2:	b09d      	sub	sp, #116	; 0x74
 800bba4:	4614      	mov	r4, r2
 800bba6:	4698      	mov	r8, r3
 800bba8:	4606      	mov	r6, r0
 800bbaa:	b118      	cbz	r0, 800bbb4 <_vfiprintf_r+0x18>
 800bbac:	6983      	ldr	r3, [r0, #24]
 800bbae:	b90b      	cbnz	r3, 800bbb4 <_vfiprintf_r+0x18>
 800bbb0:	f7ff fecc 	bl	800b94c <__sinit>
 800bbb4:	4b89      	ldr	r3, [pc, #548]	; (800bddc <_vfiprintf_r+0x240>)
 800bbb6:	429d      	cmp	r5, r3
 800bbb8:	d11b      	bne.n	800bbf2 <_vfiprintf_r+0x56>
 800bbba:	6875      	ldr	r5, [r6, #4]
 800bbbc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bbbe:	07d9      	lsls	r1, r3, #31
 800bbc0:	d405      	bmi.n	800bbce <_vfiprintf_r+0x32>
 800bbc2:	89ab      	ldrh	r3, [r5, #12]
 800bbc4:	059a      	lsls	r2, r3, #22
 800bbc6:	d402      	bmi.n	800bbce <_vfiprintf_r+0x32>
 800bbc8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bbca:	f7ff ff6f 	bl	800baac <__retarget_lock_acquire_recursive>
 800bbce:	89ab      	ldrh	r3, [r5, #12]
 800bbd0:	071b      	lsls	r3, r3, #28
 800bbd2:	d501      	bpl.n	800bbd8 <_vfiprintf_r+0x3c>
 800bbd4:	692b      	ldr	r3, [r5, #16]
 800bbd6:	b9eb      	cbnz	r3, 800bc14 <_vfiprintf_r+0x78>
 800bbd8:	4629      	mov	r1, r5
 800bbda:	4630      	mov	r0, r6
 800bbdc:	f000 f960 	bl	800bea0 <__swsetup_r>
 800bbe0:	b1c0      	cbz	r0, 800bc14 <_vfiprintf_r+0x78>
 800bbe2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bbe4:	07dc      	lsls	r4, r3, #31
 800bbe6:	d50e      	bpl.n	800bc06 <_vfiprintf_r+0x6a>
 800bbe8:	f04f 30ff 	mov.w	r0, #4294967295
 800bbec:	b01d      	add	sp, #116	; 0x74
 800bbee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbf2:	4b7b      	ldr	r3, [pc, #492]	; (800bde0 <_vfiprintf_r+0x244>)
 800bbf4:	429d      	cmp	r5, r3
 800bbf6:	d101      	bne.n	800bbfc <_vfiprintf_r+0x60>
 800bbf8:	68b5      	ldr	r5, [r6, #8]
 800bbfa:	e7df      	b.n	800bbbc <_vfiprintf_r+0x20>
 800bbfc:	4b79      	ldr	r3, [pc, #484]	; (800bde4 <_vfiprintf_r+0x248>)
 800bbfe:	429d      	cmp	r5, r3
 800bc00:	bf08      	it	eq
 800bc02:	68f5      	ldreq	r5, [r6, #12]
 800bc04:	e7da      	b.n	800bbbc <_vfiprintf_r+0x20>
 800bc06:	89ab      	ldrh	r3, [r5, #12]
 800bc08:	0598      	lsls	r0, r3, #22
 800bc0a:	d4ed      	bmi.n	800bbe8 <_vfiprintf_r+0x4c>
 800bc0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bc0e:	f7ff ff4e 	bl	800baae <__retarget_lock_release_recursive>
 800bc12:	e7e9      	b.n	800bbe8 <_vfiprintf_r+0x4c>
 800bc14:	2300      	movs	r3, #0
 800bc16:	9309      	str	r3, [sp, #36]	; 0x24
 800bc18:	2320      	movs	r3, #32
 800bc1a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bc1e:	f8cd 800c 	str.w	r8, [sp, #12]
 800bc22:	2330      	movs	r3, #48	; 0x30
 800bc24:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800bde8 <_vfiprintf_r+0x24c>
 800bc28:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bc2c:	f04f 0901 	mov.w	r9, #1
 800bc30:	4623      	mov	r3, r4
 800bc32:	469a      	mov	sl, r3
 800bc34:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bc38:	b10a      	cbz	r2, 800bc3e <_vfiprintf_r+0xa2>
 800bc3a:	2a25      	cmp	r2, #37	; 0x25
 800bc3c:	d1f9      	bne.n	800bc32 <_vfiprintf_r+0x96>
 800bc3e:	ebba 0b04 	subs.w	fp, sl, r4
 800bc42:	d00b      	beq.n	800bc5c <_vfiprintf_r+0xc0>
 800bc44:	465b      	mov	r3, fp
 800bc46:	4622      	mov	r2, r4
 800bc48:	4629      	mov	r1, r5
 800bc4a:	4630      	mov	r0, r6
 800bc4c:	f7ff ff93 	bl	800bb76 <__sfputs_r>
 800bc50:	3001      	adds	r0, #1
 800bc52:	f000 80aa 	beq.w	800bdaa <_vfiprintf_r+0x20e>
 800bc56:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bc58:	445a      	add	r2, fp
 800bc5a:	9209      	str	r2, [sp, #36]	; 0x24
 800bc5c:	f89a 3000 	ldrb.w	r3, [sl]
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	f000 80a2 	beq.w	800bdaa <_vfiprintf_r+0x20e>
 800bc66:	2300      	movs	r3, #0
 800bc68:	f04f 32ff 	mov.w	r2, #4294967295
 800bc6c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bc70:	f10a 0a01 	add.w	sl, sl, #1
 800bc74:	9304      	str	r3, [sp, #16]
 800bc76:	9307      	str	r3, [sp, #28]
 800bc78:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bc7c:	931a      	str	r3, [sp, #104]	; 0x68
 800bc7e:	4654      	mov	r4, sl
 800bc80:	2205      	movs	r2, #5
 800bc82:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc86:	4858      	ldr	r0, [pc, #352]	; (800bde8 <_vfiprintf_r+0x24c>)
 800bc88:	f7f4 faca 	bl	8000220 <memchr>
 800bc8c:	9a04      	ldr	r2, [sp, #16]
 800bc8e:	b9d8      	cbnz	r0, 800bcc8 <_vfiprintf_r+0x12c>
 800bc90:	06d1      	lsls	r1, r2, #27
 800bc92:	bf44      	itt	mi
 800bc94:	2320      	movmi	r3, #32
 800bc96:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bc9a:	0713      	lsls	r3, r2, #28
 800bc9c:	bf44      	itt	mi
 800bc9e:	232b      	movmi	r3, #43	; 0x2b
 800bca0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bca4:	f89a 3000 	ldrb.w	r3, [sl]
 800bca8:	2b2a      	cmp	r3, #42	; 0x2a
 800bcaa:	d015      	beq.n	800bcd8 <_vfiprintf_r+0x13c>
 800bcac:	9a07      	ldr	r2, [sp, #28]
 800bcae:	4654      	mov	r4, sl
 800bcb0:	2000      	movs	r0, #0
 800bcb2:	f04f 0c0a 	mov.w	ip, #10
 800bcb6:	4621      	mov	r1, r4
 800bcb8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bcbc:	3b30      	subs	r3, #48	; 0x30
 800bcbe:	2b09      	cmp	r3, #9
 800bcc0:	d94e      	bls.n	800bd60 <_vfiprintf_r+0x1c4>
 800bcc2:	b1b0      	cbz	r0, 800bcf2 <_vfiprintf_r+0x156>
 800bcc4:	9207      	str	r2, [sp, #28]
 800bcc6:	e014      	b.n	800bcf2 <_vfiprintf_r+0x156>
 800bcc8:	eba0 0308 	sub.w	r3, r0, r8
 800bccc:	fa09 f303 	lsl.w	r3, r9, r3
 800bcd0:	4313      	orrs	r3, r2
 800bcd2:	9304      	str	r3, [sp, #16]
 800bcd4:	46a2      	mov	sl, r4
 800bcd6:	e7d2      	b.n	800bc7e <_vfiprintf_r+0xe2>
 800bcd8:	9b03      	ldr	r3, [sp, #12]
 800bcda:	1d19      	adds	r1, r3, #4
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	9103      	str	r1, [sp, #12]
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	bfbb      	ittet	lt
 800bce4:	425b      	neglt	r3, r3
 800bce6:	f042 0202 	orrlt.w	r2, r2, #2
 800bcea:	9307      	strge	r3, [sp, #28]
 800bcec:	9307      	strlt	r3, [sp, #28]
 800bcee:	bfb8      	it	lt
 800bcf0:	9204      	strlt	r2, [sp, #16]
 800bcf2:	7823      	ldrb	r3, [r4, #0]
 800bcf4:	2b2e      	cmp	r3, #46	; 0x2e
 800bcf6:	d10c      	bne.n	800bd12 <_vfiprintf_r+0x176>
 800bcf8:	7863      	ldrb	r3, [r4, #1]
 800bcfa:	2b2a      	cmp	r3, #42	; 0x2a
 800bcfc:	d135      	bne.n	800bd6a <_vfiprintf_r+0x1ce>
 800bcfe:	9b03      	ldr	r3, [sp, #12]
 800bd00:	1d1a      	adds	r2, r3, #4
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	9203      	str	r2, [sp, #12]
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	bfb8      	it	lt
 800bd0a:	f04f 33ff 	movlt.w	r3, #4294967295
 800bd0e:	3402      	adds	r4, #2
 800bd10:	9305      	str	r3, [sp, #20]
 800bd12:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800bdf8 <_vfiprintf_r+0x25c>
 800bd16:	7821      	ldrb	r1, [r4, #0]
 800bd18:	2203      	movs	r2, #3
 800bd1a:	4650      	mov	r0, sl
 800bd1c:	f7f4 fa80 	bl	8000220 <memchr>
 800bd20:	b140      	cbz	r0, 800bd34 <_vfiprintf_r+0x198>
 800bd22:	2340      	movs	r3, #64	; 0x40
 800bd24:	eba0 000a 	sub.w	r0, r0, sl
 800bd28:	fa03 f000 	lsl.w	r0, r3, r0
 800bd2c:	9b04      	ldr	r3, [sp, #16]
 800bd2e:	4303      	orrs	r3, r0
 800bd30:	3401      	adds	r4, #1
 800bd32:	9304      	str	r3, [sp, #16]
 800bd34:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd38:	482c      	ldr	r0, [pc, #176]	; (800bdec <_vfiprintf_r+0x250>)
 800bd3a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bd3e:	2206      	movs	r2, #6
 800bd40:	f7f4 fa6e 	bl	8000220 <memchr>
 800bd44:	2800      	cmp	r0, #0
 800bd46:	d03f      	beq.n	800bdc8 <_vfiprintf_r+0x22c>
 800bd48:	4b29      	ldr	r3, [pc, #164]	; (800bdf0 <_vfiprintf_r+0x254>)
 800bd4a:	bb1b      	cbnz	r3, 800bd94 <_vfiprintf_r+0x1f8>
 800bd4c:	9b03      	ldr	r3, [sp, #12]
 800bd4e:	3307      	adds	r3, #7
 800bd50:	f023 0307 	bic.w	r3, r3, #7
 800bd54:	3308      	adds	r3, #8
 800bd56:	9303      	str	r3, [sp, #12]
 800bd58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd5a:	443b      	add	r3, r7
 800bd5c:	9309      	str	r3, [sp, #36]	; 0x24
 800bd5e:	e767      	b.n	800bc30 <_vfiprintf_r+0x94>
 800bd60:	fb0c 3202 	mla	r2, ip, r2, r3
 800bd64:	460c      	mov	r4, r1
 800bd66:	2001      	movs	r0, #1
 800bd68:	e7a5      	b.n	800bcb6 <_vfiprintf_r+0x11a>
 800bd6a:	2300      	movs	r3, #0
 800bd6c:	3401      	adds	r4, #1
 800bd6e:	9305      	str	r3, [sp, #20]
 800bd70:	4619      	mov	r1, r3
 800bd72:	f04f 0c0a 	mov.w	ip, #10
 800bd76:	4620      	mov	r0, r4
 800bd78:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bd7c:	3a30      	subs	r2, #48	; 0x30
 800bd7e:	2a09      	cmp	r2, #9
 800bd80:	d903      	bls.n	800bd8a <_vfiprintf_r+0x1ee>
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d0c5      	beq.n	800bd12 <_vfiprintf_r+0x176>
 800bd86:	9105      	str	r1, [sp, #20]
 800bd88:	e7c3      	b.n	800bd12 <_vfiprintf_r+0x176>
 800bd8a:	fb0c 2101 	mla	r1, ip, r1, r2
 800bd8e:	4604      	mov	r4, r0
 800bd90:	2301      	movs	r3, #1
 800bd92:	e7f0      	b.n	800bd76 <_vfiprintf_r+0x1da>
 800bd94:	ab03      	add	r3, sp, #12
 800bd96:	9300      	str	r3, [sp, #0]
 800bd98:	462a      	mov	r2, r5
 800bd9a:	4b16      	ldr	r3, [pc, #88]	; (800bdf4 <_vfiprintf_r+0x258>)
 800bd9c:	a904      	add	r1, sp, #16
 800bd9e:	4630      	mov	r0, r6
 800bda0:	f7fb fa02 	bl	80071a8 <_printf_float>
 800bda4:	4607      	mov	r7, r0
 800bda6:	1c78      	adds	r0, r7, #1
 800bda8:	d1d6      	bne.n	800bd58 <_vfiprintf_r+0x1bc>
 800bdaa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bdac:	07d9      	lsls	r1, r3, #31
 800bdae:	d405      	bmi.n	800bdbc <_vfiprintf_r+0x220>
 800bdb0:	89ab      	ldrh	r3, [r5, #12]
 800bdb2:	059a      	lsls	r2, r3, #22
 800bdb4:	d402      	bmi.n	800bdbc <_vfiprintf_r+0x220>
 800bdb6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bdb8:	f7ff fe79 	bl	800baae <__retarget_lock_release_recursive>
 800bdbc:	89ab      	ldrh	r3, [r5, #12]
 800bdbe:	065b      	lsls	r3, r3, #25
 800bdc0:	f53f af12 	bmi.w	800bbe8 <_vfiprintf_r+0x4c>
 800bdc4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bdc6:	e711      	b.n	800bbec <_vfiprintf_r+0x50>
 800bdc8:	ab03      	add	r3, sp, #12
 800bdca:	9300      	str	r3, [sp, #0]
 800bdcc:	462a      	mov	r2, r5
 800bdce:	4b09      	ldr	r3, [pc, #36]	; (800bdf4 <_vfiprintf_r+0x258>)
 800bdd0:	a904      	add	r1, sp, #16
 800bdd2:	4630      	mov	r0, r6
 800bdd4:	f7fb fc8c 	bl	80076f0 <_printf_i>
 800bdd8:	e7e4      	b.n	800bda4 <_vfiprintf_r+0x208>
 800bdda:	bf00      	nop
 800bddc:	0800c5fc 	.word	0x0800c5fc
 800bde0:	0800c61c 	.word	0x0800c61c
 800bde4:	0800c5dc 	.word	0x0800c5dc
 800bde8:	0800c574 	.word	0x0800c574
 800bdec:	0800c57e 	.word	0x0800c57e
 800bdf0:	080071a9 	.word	0x080071a9
 800bdf4:	0800bb77 	.word	0x0800bb77
 800bdf8:	0800c57a 	.word	0x0800c57a

0800bdfc <__swbuf_r>:
 800bdfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdfe:	460e      	mov	r6, r1
 800be00:	4614      	mov	r4, r2
 800be02:	4605      	mov	r5, r0
 800be04:	b118      	cbz	r0, 800be0e <__swbuf_r+0x12>
 800be06:	6983      	ldr	r3, [r0, #24]
 800be08:	b90b      	cbnz	r3, 800be0e <__swbuf_r+0x12>
 800be0a:	f7ff fd9f 	bl	800b94c <__sinit>
 800be0e:	4b21      	ldr	r3, [pc, #132]	; (800be94 <__swbuf_r+0x98>)
 800be10:	429c      	cmp	r4, r3
 800be12:	d12b      	bne.n	800be6c <__swbuf_r+0x70>
 800be14:	686c      	ldr	r4, [r5, #4]
 800be16:	69a3      	ldr	r3, [r4, #24]
 800be18:	60a3      	str	r3, [r4, #8]
 800be1a:	89a3      	ldrh	r3, [r4, #12]
 800be1c:	071a      	lsls	r2, r3, #28
 800be1e:	d52f      	bpl.n	800be80 <__swbuf_r+0x84>
 800be20:	6923      	ldr	r3, [r4, #16]
 800be22:	b36b      	cbz	r3, 800be80 <__swbuf_r+0x84>
 800be24:	6923      	ldr	r3, [r4, #16]
 800be26:	6820      	ldr	r0, [r4, #0]
 800be28:	1ac0      	subs	r0, r0, r3
 800be2a:	6963      	ldr	r3, [r4, #20]
 800be2c:	b2f6      	uxtb	r6, r6
 800be2e:	4283      	cmp	r3, r0
 800be30:	4637      	mov	r7, r6
 800be32:	dc04      	bgt.n	800be3e <__swbuf_r+0x42>
 800be34:	4621      	mov	r1, r4
 800be36:	4628      	mov	r0, r5
 800be38:	f7ff fcf4 	bl	800b824 <_fflush_r>
 800be3c:	bb30      	cbnz	r0, 800be8c <__swbuf_r+0x90>
 800be3e:	68a3      	ldr	r3, [r4, #8]
 800be40:	3b01      	subs	r3, #1
 800be42:	60a3      	str	r3, [r4, #8]
 800be44:	6823      	ldr	r3, [r4, #0]
 800be46:	1c5a      	adds	r2, r3, #1
 800be48:	6022      	str	r2, [r4, #0]
 800be4a:	701e      	strb	r6, [r3, #0]
 800be4c:	6963      	ldr	r3, [r4, #20]
 800be4e:	3001      	adds	r0, #1
 800be50:	4283      	cmp	r3, r0
 800be52:	d004      	beq.n	800be5e <__swbuf_r+0x62>
 800be54:	89a3      	ldrh	r3, [r4, #12]
 800be56:	07db      	lsls	r3, r3, #31
 800be58:	d506      	bpl.n	800be68 <__swbuf_r+0x6c>
 800be5a:	2e0a      	cmp	r6, #10
 800be5c:	d104      	bne.n	800be68 <__swbuf_r+0x6c>
 800be5e:	4621      	mov	r1, r4
 800be60:	4628      	mov	r0, r5
 800be62:	f7ff fcdf 	bl	800b824 <_fflush_r>
 800be66:	b988      	cbnz	r0, 800be8c <__swbuf_r+0x90>
 800be68:	4638      	mov	r0, r7
 800be6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800be6c:	4b0a      	ldr	r3, [pc, #40]	; (800be98 <__swbuf_r+0x9c>)
 800be6e:	429c      	cmp	r4, r3
 800be70:	d101      	bne.n	800be76 <__swbuf_r+0x7a>
 800be72:	68ac      	ldr	r4, [r5, #8]
 800be74:	e7cf      	b.n	800be16 <__swbuf_r+0x1a>
 800be76:	4b09      	ldr	r3, [pc, #36]	; (800be9c <__swbuf_r+0xa0>)
 800be78:	429c      	cmp	r4, r3
 800be7a:	bf08      	it	eq
 800be7c:	68ec      	ldreq	r4, [r5, #12]
 800be7e:	e7ca      	b.n	800be16 <__swbuf_r+0x1a>
 800be80:	4621      	mov	r1, r4
 800be82:	4628      	mov	r0, r5
 800be84:	f000 f80c 	bl	800bea0 <__swsetup_r>
 800be88:	2800      	cmp	r0, #0
 800be8a:	d0cb      	beq.n	800be24 <__swbuf_r+0x28>
 800be8c:	f04f 37ff 	mov.w	r7, #4294967295
 800be90:	e7ea      	b.n	800be68 <__swbuf_r+0x6c>
 800be92:	bf00      	nop
 800be94:	0800c5fc 	.word	0x0800c5fc
 800be98:	0800c61c 	.word	0x0800c61c
 800be9c:	0800c5dc 	.word	0x0800c5dc

0800bea0 <__swsetup_r>:
 800bea0:	4b32      	ldr	r3, [pc, #200]	; (800bf6c <__swsetup_r+0xcc>)
 800bea2:	b570      	push	{r4, r5, r6, lr}
 800bea4:	681d      	ldr	r5, [r3, #0]
 800bea6:	4606      	mov	r6, r0
 800bea8:	460c      	mov	r4, r1
 800beaa:	b125      	cbz	r5, 800beb6 <__swsetup_r+0x16>
 800beac:	69ab      	ldr	r3, [r5, #24]
 800beae:	b913      	cbnz	r3, 800beb6 <__swsetup_r+0x16>
 800beb0:	4628      	mov	r0, r5
 800beb2:	f7ff fd4b 	bl	800b94c <__sinit>
 800beb6:	4b2e      	ldr	r3, [pc, #184]	; (800bf70 <__swsetup_r+0xd0>)
 800beb8:	429c      	cmp	r4, r3
 800beba:	d10f      	bne.n	800bedc <__swsetup_r+0x3c>
 800bebc:	686c      	ldr	r4, [r5, #4]
 800bebe:	89a3      	ldrh	r3, [r4, #12]
 800bec0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bec4:	0719      	lsls	r1, r3, #28
 800bec6:	d42c      	bmi.n	800bf22 <__swsetup_r+0x82>
 800bec8:	06dd      	lsls	r5, r3, #27
 800beca:	d411      	bmi.n	800bef0 <__swsetup_r+0x50>
 800becc:	2309      	movs	r3, #9
 800bece:	6033      	str	r3, [r6, #0]
 800bed0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bed4:	81a3      	strh	r3, [r4, #12]
 800bed6:	f04f 30ff 	mov.w	r0, #4294967295
 800beda:	e03e      	b.n	800bf5a <__swsetup_r+0xba>
 800bedc:	4b25      	ldr	r3, [pc, #148]	; (800bf74 <__swsetup_r+0xd4>)
 800bede:	429c      	cmp	r4, r3
 800bee0:	d101      	bne.n	800bee6 <__swsetup_r+0x46>
 800bee2:	68ac      	ldr	r4, [r5, #8]
 800bee4:	e7eb      	b.n	800bebe <__swsetup_r+0x1e>
 800bee6:	4b24      	ldr	r3, [pc, #144]	; (800bf78 <__swsetup_r+0xd8>)
 800bee8:	429c      	cmp	r4, r3
 800beea:	bf08      	it	eq
 800beec:	68ec      	ldreq	r4, [r5, #12]
 800beee:	e7e6      	b.n	800bebe <__swsetup_r+0x1e>
 800bef0:	0758      	lsls	r0, r3, #29
 800bef2:	d512      	bpl.n	800bf1a <__swsetup_r+0x7a>
 800bef4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bef6:	b141      	cbz	r1, 800bf0a <__swsetup_r+0x6a>
 800bef8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800befc:	4299      	cmp	r1, r3
 800befe:	d002      	beq.n	800bf06 <__swsetup_r+0x66>
 800bf00:	4630      	mov	r0, r6
 800bf02:	f7fe fd89 	bl	800aa18 <_free_r>
 800bf06:	2300      	movs	r3, #0
 800bf08:	6363      	str	r3, [r4, #52]	; 0x34
 800bf0a:	89a3      	ldrh	r3, [r4, #12]
 800bf0c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bf10:	81a3      	strh	r3, [r4, #12]
 800bf12:	2300      	movs	r3, #0
 800bf14:	6063      	str	r3, [r4, #4]
 800bf16:	6923      	ldr	r3, [r4, #16]
 800bf18:	6023      	str	r3, [r4, #0]
 800bf1a:	89a3      	ldrh	r3, [r4, #12]
 800bf1c:	f043 0308 	orr.w	r3, r3, #8
 800bf20:	81a3      	strh	r3, [r4, #12]
 800bf22:	6923      	ldr	r3, [r4, #16]
 800bf24:	b94b      	cbnz	r3, 800bf3a <__swsetup_r+0x9a>
 800bf26:	89a3      	ldrh	r3, [r4, #12]
 800bf28:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bf2c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bf30:	d003      	beq.n	800bf3a <__swsetup_r+0x9a>
 800bf32:	4621      	mov	r1, r4
 800bf34:	4630      	mov	r0, r6
 800bf36:	f000 f84d 	bl	800bfd4 <__smakebuf_r>
 800bf3a:	89a0      	ldrh	r0, [r4, #12]
 800bf3c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bf40:	f010 0301 	ands.w	r3, r0, #1
 800bf44:	d00a      	beq.n	800bf5c <__swsetup_r+0xbc>
 800bf46:	2300      	movs	r3, #0
 800bf48:	60a3      	str	r3, [r4, #8]
 800bf4a:	6963      	ldr	r3, [r4, #20]
 800bf4c:	425b      	negs	r3, r3
 800bf4e:	61a3      	str	r3, [r4, #24]
 800bf50:	6923      	ldr	r3, [r4, #16]
 800bf52:	b943      	cbnz	r3, 800bf66 <__swsetup_r+0xc6>
 800bf54:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bf58:	d1ba      	bne.n	800bed0 <__swsetup_r+0x30>
 800bf5a:	bd70      	pop	{r4, r5, r6, pc}
 800bf5c:	0781      	lsls	r1, r0, #30
 800bf5e:	bf58      	it	pl
 800bf60:	6963      	ldrpl	r3, [r4, #20]
 800bf62:	60a3      	str	r3, [r4, #8]
 800bf64:	e7f4      	b.n	800bf50 <__swsetup_r+0xb0>
 800bf66:	2000      	movs	r0, #0
 800bf68:	e7f7      	b.n	800bf5a <__swsetup_r+0xba>
 800bf6a:	bf00      	nop
 800bf6c:	20000020 	.word	0x20000020
 800bf70:	0800c5fc 	.word	0x0800c5fc
 800bf74:	0800c61c 	.word	0x0800c61c
 800bf78:	0800c5dc 	.word	0x0800c5dc

0800bf7c <abort>:
 800bf7c:	b508      	push	{r3, lr}
 800bf7e:	2006      	movs	r0, #6
 800bf80:	f000 f898 	bl	800c0b4 <raise>
 800bf84:	2001      	movs	r0, #1
 800bf86:	f7f5 fcf5 	bl	8001974 <_exit>

0800bf8a <__swhatbuf_r>:
 800bf8a:	b570      	push	{r4, r5, r6, lr}
 800bf8c:	460e      	mov	r6, r1
 800bf8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf92:	2900      	cmp	r1, #0
 800bf94:	b096      	sub	sp, #88	; 0x58
 800bf96:	4614      	mov	r4, r2
 800bf98:	461d      	mov	r5, r3
 800bf9a:	da07      	bge.n	800bfac <__swhatbuf_r+0x22>
 800bf9c:	2300      	movs	r3, #0
 800bf9e:	602b      	str	r3, [r5, #0]
 800bfa0:	89b3      	ldrh	r3, [r6, #12]
 800bfa2:	061a      	lsls	r2, r3, #24
 800bfa4:	d410      	bmi.n	800bfc8 <__swhatbuf_r+0x3e>
 800bfa6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bfaa:	e00e      	b.n	800bfca <__swhatbuf_r+0x40>
 800bfac:	466a      	mov	r2, sp
 800bfae:	f000 f89d 	bl	800c0ec <_fstat_r>
 800bfb2:	2800      	cmp	r0, #0
 800bfb4:	dbf2      	blt.n	800bf9c <__swhatbuf_r+0x12>
 800bfb6:	9a01      	ldr	r2, [sp, #4]
 800bfb8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bfbc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bfc0:	425a      	negs	r2, r3
 800bfc2:	415a      	adcs	r2, r3
 800bfc4:	602a      	str	r2, [r5, #0]
 800bfc6:	e7ee      	b.n	800bfa6 <__swhatbuf_r+0x1c>
 800bfc8:	2340      	movs	r3, #64	; 0x40
 800bfca:	2000      	movs	r0, #0
 800bfcc:	6023      	str	r3, [r4, #0]
 800bfce:	b016      	add	sp, #88	; 0x58
 800bfd0:	bd70      	pop	{r4, r5, r6, pc}
	...

0800bfd4 <__smakebuf_r>:
 800bfd4:	898b      	ldrh	r3, [r1, #12]
 800bfd6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bfd8:	079d      	lsls	r5, r3, #30
 800bfda:	4606      	mov	r6, r0
 800bfdc:	460c      	mov	r4, r1
 800bfde:	d507      	bpl.n	800bff0 <__smakebuf_r+0x1c>
 800bfe0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bfe4:	6023      	str	r3, [r4, #0]
 800bfe6:	6123      	str	r3, [r4, #16]
 800bfe8:	2301      	movs	r3, #1
 800bfea:	6163      	str	r3, [r4, #20]
 800bfec:	b002      	add	sp, #8
 800bfee:	bd70      	pop	{r4, r5, r6, pc}
 800bff0:	ab01      	add	r3, sp, #4
 800bff2:	466a      	mov	r2, sp
 800bff4:	f7ff ffc9 	bl	800bf8a <__swhatbuf_r>
 800bff8:	9900      	ldr	r1, [sp, #0]
 800bffa:	4605      	mov	r5, r0
 800bffc:	4630      	mov	r0, r6
 800bffe:	f7fe fd5b 	bl	800aab8 <_malloc_r>
 800c002:	b948      	cbnz	r0, 800c018 <__smakebuf_r+0x44>
 800c004:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c008:	059a      	lsls	r2, r3, #22
 800c00a:	d4ef      	bmi.n	800bfec <__smakebuf_r+0x18>
 800c00c:	f023 0303 	bic.w	r3, r3, #3
 800c010:	f043 0302 	orr.w	r3, r3, #2
 800c014:	81a3      	strh	r3, [r4, #12]
 800c016:	e7e3      	b.n	800bfe0 <__smakebuf_r+0xc>
 800c018:	4b0d      	ldr	r3, [pc, #52]	; (800c050 <__smakebuf_r+0x7c>)
 800c01a:	62b3      	str	r3, [r6, #40]	; 0x28
 800c01c:	89a3      	ldrh	r3, [r4, #12]
 800c01e:	6020      	str	r0, [r4, #0]
 800c020:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c024:	81a3      	strh	r3, [r4, #12]
 800c026:	9b00      	ldr	r3, [sp, #0]
 800c028:	6163      	str	r3, [r4, #20]
 800c02a:	9b01      	ldr	r3, [sp, #4]
 800c02c:	6120      	str	r0, [r4, #16]
 800c02e:	b15b      	cbz	r3, 800c048 <__smakebuf_r+0x74>
 800c030:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c034:	4630      	mov	r0, r6
 800c036:	f000 f86b 	bl	800c110 <_isatty_r>
 800c03a:	b128      	cbz	r0, 800c048 <__smakebuf_r+0x74>
 800c03c:	89a3      	ldrh	r3, [r4, #12]
 800c03e:	f023 0303 	bic.w	r3, r3, #3
 800c042:	f043 0301 	orr.w	r3, r3, #1
 800c046:	81a3      	strh	r3, [r4, #12]
 800c048:	89a0      	ldrh	r0, [r4, #12]
 800c04a:	4305      	orrs	r5, r0
 800c04c:	81a5      	strh	r5, [r4, #12]
 800c04e:	e7cd      	b.n	800bfec <__smakebuf_r+0x18>
 800c050:	0800b8e5 	.word	0x0800b8e5

0800c054 <_malloc_usable_size_r>:
 800c054:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c058:	1f18      	subs	r0, r3, #4
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	bfbc      	itt	lt
 800c05e:	580b      	ldrlt	r3, [r1, r0]
 800c060:	18c0      	addlt	r0, r0, r3
 800c062:	4770      	bx	lr

0800c064 <_raise_r>:
 800c064:	291f      	cmp	r1, #31
 800c066:	b538      	push	{r3, r4, r5, lr}
 800c068:	4604      	mov	r4, r0
 800c06a:	460d      	mov	r5, r1
 800c06c:	d904      	bls.n	800c078 <_raise_r+0x14>
 800c06e:	2316      	movs	r3, #22
 800c070:	6003      	str	r3, [r0, #0]
 800c072:	f04f 30ff 	mov.w	r0, #4294967295
 800c076:	bd38      	pop	{r3, r4, r5, pc}
 800c078:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800c07a:	b112      	cbz	r2, 800c082 <_raise_r+0x1e>
 800c07c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c080:	b94b      	cbnz	r3, 800c096 <_raise_r+0x32>
 800c082:	4620      	mov	r0, r4
 800c084:	f000 f830 	bl	800c0e8 <_getpid_r>
 800c088:	462a      	mov	r2, r5
 800c08a:	4601      	mov	r1, r0
 800c08c:	4620      	mov	r0, r4
 800c08e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c092:	f000 b817 	b.w	800c0c4 <_kill_r>
 800c096:	2b01      	cmp	r3, #1
 800c098:	d00a      	beq.n	800c0b0 <_raise_r+0x4c>
 800c09a:	1c59      	adds	r1, r3, #1
 800c09c:	d103      	bne.n	800c0a6 <_raise_r+0x42>
 800c09e:	2316      	movs	r3, #22
 800c0a0:	6003      	str	r3, [r0, #0]
 800c0a2:	2001      	movs	r0, #1
 800c0a4:	e7e7      	b.n	800c076 <_raise_r+0x12>
 800c0a6:	2400      	movs	r4, #0
 800c0a8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c0ac:	4628      	mov	r0, r5
 800c0ae:	4798      	blx	r3
 800c0b0:	2000      	movs	r0, #0
 800c0b2:	e7e0      	b.n	800c076 <_raise_r+0x12>

0800c0b4 <raise>:
 800c0b4:	4b02      	ldr	r3, [pc, #8]	; (800c0c0 <raise+0xc>)
 800c0b6:	4601      	mov	r1, r0
 800c0b8:	6818      	ldr	r0, [r3, #0]
 800c0ba:	f7ff bfd3 	b.w	800c064 <_raise_r>
 800c0be:	bf00      	nop
 800c0c0:	20000020 	.word	0x20000020

0800c0c4 <_kill_r>:
 800c0c4:	b538      	push	{r3, r4, r5, lr}
 800c0c6:	4d07      	ldr	r5, [pc, #28]	; (800c0e4 <_kill_r+0x20>)
 800c0c8:	2300      	movs	r3, #0
 800c0ca:	4604      	mov	r4, r0
 800c0cc:	4608      	mov	r0, r1
 800c0ce:	4611      	mov	r1, r2
 800c0d0:	602b      	str	r3, [r5, #0]
 800c0d2:	f7f5 fc3f 	bl	8001954 <_kill>
 800c0d6:	1c43      	adds	r3, r0, #1
 800c0d8:	d102      	bne.n	800c0e0 <_kill_r+0x1c>
 800c0da:	682b      	ldr	r3, [r5, #0]
 800c0dc:	b103      	cbz	r3, 800c0e0 <_kill_r+0x1c>
 800c0de:	6023      	str	r3, [r4, #0]
 800c0e0:	bd38      	pop	{r3, r4, r5, pc}
 800c0e2:	bf00      	nop
 800c0e4:	200007f8 	.word	0x200007f8

0800c0e8 <_getpid_r>:
 800c0e8:	f7f5 bc2c 	b.w	8001944 <_getpid>

0800c0ec <_fstat_r>:
 800c0ec:	b538      	push	{r3, r4, r5, lr}
 800c0ee:	4d07      	ldr	r5, [pc, #28]	; (800c10c <_fstat_r+0x20>)
 800c0f0:	2300      	movs	r3, #0
 800c0f2:	4604      	mov	r4, r0
 800c0f4:	4608      	mov	r0, r1
 800c0f6:	4611      	mov	r1, r2
 800c0f8:	602b      	str	r3, [r5, #0]
 800c0fa:	f7f5 fc8a 	bl	8001a12 <_fstat>
 800c0fe:	1c43      	adds	r3, r0, #1
 800c100:	d102      	bne.n	800c108 <_fstat_r+0x1c>
 800c102:	682b      	ldr	r3, [r5, #0]
 800c104:	b103      	cbz	r3, 800c108 <_fstat_r+0x1c>
 800c106:	6023      	str	r3, [r4, #0]
 800c108:	bd38      	pop	{r3, r4, r5, pc}
 800c10a:	bf00      	nop
 800c10c:	200007f8 	.word	0x200007f8

0800c110 <_isatty_r>:
 800c110:	b538      	push	{r3, r4, r5, lr}
 800c112:	4d06      	ldr	r5, [pc, #24]	; (800c12c <_isatty_r+0x1c>)
 800c114:	2300      	movs	r3, #0
 800c116:	4604      	mov	r4, r0
 800c118:	4608      	mov	r0, r1
 800c11a:	602b      	str	r3, [r5, #0]
 800c11c:	f7f5 fc89 	bl	8001a32 <_isatty>
 800c120:	1c43      	adds	r3, r0, #1
 800c122:	d102      	bne.n	800c12a <_isatty_r+0x1a>
 800c124:	682b      	ldr	r3, [r5, #0]
 800c126:	b103      	cbz	r3, 800c12a <_isatty_r+0x1a>
 800c128:	6023      	str	r3, [r4, #0]
 800c12a:	bd38      	pop	{r3, r4, r5, pc}
 800c12c:	200007f8 	.word	0x200007f8

0800c130 <_init>:
 800c130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c132:	bf00      	nop
 800c134:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c136:	bc08      	pop	{r3}
 800c138:	469e      	mov	lr, r3
 800c13a:	4770      	bx	lr

0800c13c <_fini>:
 800c13c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c13e:	bf00      	nop
 800c140:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c142:	bc08      	pop	{r3}
 800c144:	469e      	mov	lr, r3
 800c146:	4770      	bx	lr
