Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Jun 20 21:27:07 2019
| Host         : LAPTOP-N22FN740 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sccomp_dataflow_control_sets_placed.rpt
| Design       : sccomp_dataflow
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    83 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |              57 |           15 |
| No           | Yes                   | No                     |              32 |            9 |
| Yes          | No                    | No                     |             132 |           40 |
| Yes          | No                    | Yes                    |            2156 |         1115 |
| Yes          | Yes                   | No                     |              64 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------+----------------------------------------------+----------------------------------------------+------------------+----------------+
|    Clock Signal   |                 Enable Signal                |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+-------------------+----------------------------------------------+----------------------------------------------+------------------+----------------+
|  clk_in_IBUF_BUFG |                                              |                                              |                1 |              1 |
|  oclk_BUFG        |                                              |                                              |                2 |              2 |
|  LED/seg7_clk     |                                              | reset_IBUF                                   |                1 |              3 |
|  oclk_BUFG        | sccpu/cpu_mdhl/div_unit/r_sign_0             | sccpu/cpu_mdhl/div_unit/reset0               |                1 |              6 |
|  oclk_BUFG        | sccpu/cpu_mdhl/divu_unit/r_sign              | sccpu/cpu_mdhl/divu_unit/count[4]_i_3__0_n_0 |                1 |              6 |
| ~oclk_BUFG        | sccpu/cpu_mux6/array_reg_reg[6][31][0]       | reset_IBUF                                   |               23 |             32 |
|  oclk_BUFG        | sccpu/cpu_cp0/CP0[0][31]_i_1_n_0             | reset_IBUF                                   |               11 |             32 |
|  oclk_BUFG        | sccpu/cpu_cp0/CP0[10][31]_i_1_n_0            | reset_IBUF                                   |               11 |             32 |
|  oclk_BUFG        | sccpu/cpu_cp0/CP0[11][31]_i_1_n_0            | reset_IBUF                                   |               13 |             32 |
|  oclk_BUFG        | sccpu/cpu_cp0/CP0[15][31]_i_1_n_0            | reset_IBUF                                   |                8 |             32 |
|  oclk_BUFG        | sccpu/cpu_cp0/CP0[16][31]_i_1_n_0            | reset_IBUF                                   |               15 |             32 |
|  oclk_BUFG        | sccpu/cpu_cp0/CP0[17][31]_i_1_n_0            | reset_IBUF                                   |               17 |             32 |
|  oclk_BUFG        | sccpu/cpu_cp0/CP0[18][31]_i_1_n_0            | reset_IBUF                                   |               13 |             32 |
|  oclk_BUFG        | sccpu/cpu_cp0/CP0[19][31]_i_1_n_0            | reset_IBUF                                   |               13 |             32 |
|  oclk_BUFG        | sccpu/cpu_cp0/CP0[1][31]_i_1_n_0             | reset_IBUF                                   |               11 |             32 |
|  oclk_BUFG        | sccpu/cpu_cp0/CP0[22][31]_i_1_n_0            | reset_IBUF                                   |               12 |             32 |
|  oclk_BUFG        | sccpu/cpu_cp0/CP0[20][31]_i_1_n_0            | reset_IBUF                                   |               11 |             32 |
|  oclk_BUFG        | sccpu/cpu_cp0/CP0[21][31]_i_1_n_0            | reset_IBUF                                   |               15 |             32 |
|  oclk_BUFG        | sccpu/cpu_cp0/CP0[23][31]_i_1_n_0            | reset_IBUF                                   |               19 |             32 |
|  oclk_BUFG        | sccpu/cpu_cp0/CP0[24][31]_i_1_n_0            | reset_IBUF                                   |               15 |             32 |
|  oclk_BUFG        | sccpu/cpu_cp0/CP0[25][31]_i_1_n_0            | reset_IBUF                                   |               18 |             32 |
|  oclk_BUFG        | sccpu/cpu_cp0/CP0[26][31]_i_1_n_0            | reset_IBUF                                   |               15 |             32 |
|  oclk_BUFG        | sccpu/cpu_cp0/CP0[27][31]_i_1_n_0            | reset_IBUF                                   |               17 |             32 |
|  oclk_BUFG        | sccpu/cpu_cp0/CP0[28][31]_i_1_n_0            | reset_IBUF                                   |               13 |             32 |
|  oclk_BUFG        | sccpu/cpu_cp0/CP0[29][31]_i_1_n_0            | reset_IBUF                                   |               17 |             32 |
|  oclk_BUFG        | sccpu/cpu_cp0/CP0[2][31]_i_1_n_0             | reset_IBUF                                   |               10 |             32 |
|  oclk_BUFG        | sccpu/cpu_cp0/CP0[30][31]_i_1_n_0            | reset_IBUF                                   |               18 |             32 |
|  oclk_BUFG        | sccpu/cpu_cp0/CP0[31][31]_i_1_n_0            | reset_IBUF                                   |               24 |             32 |
|  oclk_BUFG        | sccpu/cpu_cp0/CP0[3][31]_i_1_n_0             | reset_IBUF                                   |               14 |             32 |
|  oclk_BUFG        | sccpu/cpu_cp0/CP0[4][31]_i_1_n_0             | reset_IBUF                                   |                9 |             32 |
|  oclk_BUFG        | sccpu/cpu_cp0/CP0[5][31]_i_1_n_0             | reset_IBUF                                   |               13 |             32 |
|  oclk_BUFG        | sccpu/cpu_cp0/CP0[6][31]_i_1_n_0             | reset_IBUF                                   |               11 |             32 |
|  oclk_BUFG        | sccpu/cpu_cp0/CP0[7][31]_i_1_n_0             | reset_IBUF                                   |               14 |             32 |
|  oclk_BUFG        | sccpu/cpu_cp0/CP0[8][31]_i_1_n_0             | reset_IBUF                                   |               15 |             32 |
|  oclk_BUFG        | sccpu/cpu_cp0/CP0[9][31]_i_1_n_0             | reset_IBUF                                   |               24 |             32 |
| ~oclk_BUFG        | sccpu/cpu_mux6/array_reg_reg[7][31][0]       | reset_IBUF                                   |               24 |             32 |
| ~oclk_BUFG        | sccpu/cpu_mux6/array_reg_reg[8][31][0]       | reset_IBUF                                   |               17 |             32 |
|  oclk_BUFG        | sccpu/cpu_mdhl/div_unit/tmp_q[31]_i_1__0_n_0 | sccpu/cpu_mdhl/div_unit/tmp_r[31]_i_1__0_n_0 |                8 |             32 |
|  oclk_BUFG        | sccpu/cpu_mdhl/divu_unit/tmp_d[31]_i_1_n_0   |                                              |                8 |             32 |
| ~oclk_BUFG        | sccpu/cpu_mux6/array_reg_reg[9][31][0]       | reset_IBUF                                   |               23 |             32 |
|  oclk_BUFG        | sccpu/cpu_mdhl/divu_unit/tmp_q[31]_i_1_n_0   | sccpu/cpu_mdhl/divu_unit/tmp_r[31]_i_1_n_0   |                8 |             32 |
|  oclk_BUFG        | sccpu/cpu_mdhl/divu_unit/E[0]                | reset_IBUF                                   |               14 |             32 |
|  oclk_BUFG        | sccpu/cpu_mdhl/hi[31]_i_1_n_0                | reset_IBUF                                   |               18 |             32 |
|  oclk_BUFG        | sccpu/cpu_mdhl/lo[31]_i_1_n_0                | reset_IBUF                                   |               17 |             32 |
|  oclk_BUFG        | sccpu/cpu_ref/CP0_reg[12][31]_0[0]           | reset_IBUF                                   |               10 |             32 |
|  oclk_BUFG        | sccpu/cpu_ref/CP0_reg[13][31]_2[0]           | reset_IBUF                                   |               13 |             32 |
|  oclk_BUFG        | sccpu/cpu_ref/E[0]                           | reset_IBUF                                   |               15 |             32 |
| ~oclk_BUFG        | sccpu/cpu_mux6/E[0]                          | reset_IBUF                                   |               17 |             32 |
| ~oclk_BUFG        | sccpu/cpu_mux6/array_reg_reg[10][31][0]      | reset_IBUF                                   |               20 |             32 |
| ~oclk_BUFG        | sccpu/cpu_mux6/array_reg_reg[11][31][0]      | reset_IBUF                                   |               17 |             32 |
| ~oclk_BUFG        | sccpu/cpu_mux6/array_reg_reg[12][31][0]      | reset_IBUF                                   |               15 |             32 |
| ~oclk_BUFG        | sccpu/cpu_mux6/array_reg_reg[15][31][0]      | reset_IBUF                                   |               21 |             32 |
| ~oclk_BUFG        | sccpu/cpu_mux6/array_reg_reg[13][31][0]      | reset_IBUF                                   |               18 |             32 |
| ~oclk_BUFG        | sccpu/cpu_mux6/array_reg_reg[14][31][0]      | reset_IBUF                                   |               19 |             32 |
| ~oclk_BUFG        | sccpu/cpu_mux6/array_reg_reg[16][31][0]      | reset_IBUF                                   |               19 |             32 |
| ~oclk_BUFG        | sccpu/cpu_mux6/array_reg_reg[17][31][0]      | reset_IBUF                                   |               21 |             32 |
| ~oclk_BUFG        | sccpu/cpu_mux6/array_reg_reg[18][31][0]      | reset_IBUF                                   |               25 |             32 |
| ~oclk_BUFG        | sccpu/cpu_mux6/array_reg_reg[19][31][0]      | reset_IBUF                                   |               23 |             32 |
| ~oclk_BUFG        | sccpu/cpu_mux6/array_reg_reg[1][31][0]       | reset_IBUF                                   |               19 |             32 |
| ~oclk_BUFG        | sccpu/cpu_mux6/array_reg_reg[20][31][0]      | reset_IBUF                                   |               20 |             32 |
| ~oclk_BUFG        | sccpu/cpu_mux6/array_reg_reg[21][31][0]      | reset_IBUF                                   |               19 |             32 |
| ~oclk_BUFG        | sccpu/cpu_mux6/array_reg_reg[22][31][0]      | reset_IBUF                                   |               23 |             32 |
| ~oclk_BUFG        | sccpu/cpu_mux6/array_reg_reg[23][31][0]      | reset_IBUF                                   |               23 |             32 |
| ~oclk_BUFG        | sccpu/cpu_mux6/array_reg_reg[24][31][0]      | reset_IBUF                                   |               13 |             32 |
| ~oclk_BUFG        | sccpu/cpu_mux6/array_reg_reg[25][31][0]      | reset_IBUF                                   |               17 |             32 |
| ~oclk_BUFG        | sccpu/cpu_mux6/array_reg_reg[26][31][0]      | reset_IBUF                                   |               13 |             32 |
| ~oclk_BUFG        | sccpu/cpu_mux6/array_reg_reg[27][31][0]      | reset_IBUF                                   |               13 |             32 |
| ~oclk_BUFG        | sccpu/cpu_mux6/array_reg_reg[28][31][0]      | reset_IBUF                                   |               16 |             32 |
| ~oclk_BUFG        | sccpu/cpu_mux6/array_reg_reg[29][31][0]      | reset_IBUF                                   |               15 |             32 |
| ~oclk_BUFG        | sccpu/cpu_mux6/array_reg_reg[2][31][0]       | reset_IBUF                                   |               18 |             32 |
| ~oclk_BUFG        | sccpu/cpu_mux6/array_reg_reg[30][31][0]      | reset_IBUF                                   |               21 |             32 |
| ~oclk_BUFG        | sccpu/cpu_mux6/array_reg_reg[31][0][0]       | reset_IBUF                                   |               22 |             32 |
| ~oclk_BUFG        | sccpu/cpu_mux6/array_reg_reg[3][31][0]       | reset_IBUF                                   |               20 |             32 |
| ~oclk_BUFG        | sccpu/cpu_mux6/array_reg_reg[4][31][0]       | reset_IBUF                                   |               20 |             32 |
| ~oclk_BUFG        | sccpu/cpu_mux6/array_reg_reg[5][31][0]       | reset_IBUF                                   |               16 |             32 |
|  oclk_BUFG        | sccpu/cpu_mdhl/div_unit/tmp_q[31]_i_1__0_n_0 |                                              |               13 |             33 |
|  oclk_BUFG        | sccpu/cpu_mdhl/divu_unit/tmp_q[31]_i_1_n_0   |                                              |                6 |             33 |
|  oclk_BUFG        | sccpu/cpu_mdhl/div_unit/tmp_d[31]_i_1__0_n_0 |                                              |               13 |             34 |
|  clk_in_IBUF_BUFG |                                              | reset_IBUF                                   |               23 |             86 |
|  oclk_BUFG        | sccpu/cpu_ref/array_reg_reg[31][31]_3        |                                              |               32 |            128 |
|  oclk_BUFG        | sccpu/cpu_ref/array_reg_reg[31][31]_0        |                                              |               32 |            128 |
|  oclk_BUFG        | sccpu/cpu_ref/array_reg_reg[31][31]_1        |                                              |               32 |            128 |
|  oclk_BUFG        | sccpu/cpu_ref/array_reg_reg[31][31]_2        |                                              |               32 |            128 |
+-------------------+----------------------------------------------+----------------------------------------------+------------------+----------------+


