{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 26 21:22:14 2009 " "Info: Processing started: Tue May 26 21:22:14 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LC3 -c LC3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LC3 -c LC3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "src/LC3.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v" 13 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register Registers:registers_inst\|register_file:regfile\|RS2_DATA\[1\] register Registers:registers_inst\|register_file:regfile\|RS1_DATA\[15\] 57.84 MHz 17.29 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 57.84 MHz between source register \"Registers:registers_inst\|register_file:regfile\|RS2_DATA\[1\]\" and destination register \"Registers:registers_inst\|register_file:regfile\|RS1_DATA\[15\]\" (period= 17.29 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.029 ns + Longest register register " "Info: + Longest register to register delay is 17.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registers:registers_inst\|register_file:regfile\|RS2_DATA\[1\] 1 REG LC_X19_Y13_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y13_N9; Fanout = 1; REG Node = 'Registers:registers_inst\|register_file:regfile\|RS2_DATA\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:registers_inst|register_file:regfile|RS2_DATA[1] } "NODE_NAME" } } { "src/register_file.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/register_file.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.590 ns) 1.114 ns Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|cs1a\[0\] 2 COMB LC_X19_Y13_N0 28 " "Info: 2: + IC(0.524 ns) + CELL(0.590 ns) = 1.114 ns; Loc. = LC_X19_Y13_N0; Fanout = 28; COMB Node = 'Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|cs1a\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { Registers:registers_inst|register_file:regfile|RS2_DATA[1] Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[0] } "NODE_NAME" } } { "db/mult_nn01.tdf" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/db/mult_nn01.tdf" 44 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.432 ns) 2.228 ns Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|cs2a\[0\]~COUTCOUT1_28 3 COMB LC_X20_Y13_N0 2 " "Info: 3: + IC(0.682 ns) + CELL(0.432 ns) = 2.228 ns; Loc. = LC_X20_Y13_N0; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|cs2a\[0\]~COUTCOUT1_28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[0] Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[0]~COUTCOUT1_28 } "NODE_NAME" } } { "db/mult_nn01.tdf" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/db/mult_nn01.tdf" 45 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 2.836 ns Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|cs2a\[1\] 4 COMB LC_X20_Y13_N1 14 " "Info: 4: + IC(0.000 ns) + CELL(0.608 ns) = 2.836 ns; Loc. = LC_X20_Y13_N1; Fanout = 14; COMB Node = 'Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|cs2a\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[0]~COUTCOUT1_28 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[1] } "NODE_NAME" } } { "db/mult_nn01.tdf" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/db/mult_nn01.tdf" 45 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.339 ns) + CELL(0.292 ns) 4.467 ns Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|le4a\[10\] 5 COMB LC_X20_Y15_N6 3 " "Info: 5: + IC(1.339 ns) + CELL(0.292 ns) = 4.467 ns; Loc. = LC_X20_Y15_N6; Fanout = 3; COMB Node = 'Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|le4a\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.631 ns" { Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[1] Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[10] } "NODE_NAME" } } { "db/mult_nn01.tdf" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/db/mult_nn01.tdf" 49 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.575 ns) 6.152 ns Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|op_6~20COUT1_37 6 COMB LC_X23_Y15_N3 2 " "Info: 6: + IC(1.110 ns) + CELL(0.575 ns) = 6.152 ns; Loc. = LC_X23_Y15_N3; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|op_6~20COUT1_37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[10] Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~20COUT1_37 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 6.760 ns Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|op_6~21 7 COMB LC_X23_Y15_N4 3 " "Info: 7: + IC(0.000 ns) + CELL(0.608 ns) = 6.760 ns; Loc. = LC_X23_Y15_N4; Fanout = 3; COMB Node = 'Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|op_6~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~20COUT1_37 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.240 ns) + CELL(0.575 ns) 8.575 ns Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|op_3~52COUT1_81 8 COMB LC_X24_Y13_N3 2 " "Info: 8: + IC(1.240 ns) + CELL(0.575 ns) = 8.575 ns; Loc. = LC_X24_Y13_N3; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|op_3~52COUT1_81'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~21 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~52COUT1_81 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 9.183 ns Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|op_3~53 9 COMB LC_X24_Y13_N4 3 " "Info: 9: + IC(0.000 ns) + CELL(0.608 ns) = 9.183 ns; Loc. = LC_X24_Y13_N4; Fanout = 3; COMB Node = 'Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|op_3~53'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~52COUT1_81 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~53 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.575 ns) 10.872 ns Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|op_1~74COUT1_113 10 COMB LC_X23_Y13_N6 1 " "Info: 10: + IC(1.114 ns) + CELL(0.575 ns) = 10.872 ns; Loc. = LC_X23_Y13_N6; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|op_1~74COUT1_113'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.689 ns" { Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~53 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~74COUT1_113 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 11.480 ns Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|op_1~75 11 COMB LC_X23_Y13_N7 1 " "Info: 11: + IC(0.000 ns) + CELL(0.608 ns) = 11.480 ns; Loc. = LC_X23_Y13_N7; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|op_1~75'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~74COUT1_113 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~75 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.510 ns) + CELL(0.114 ns) 13.104 ns Execution:execution_inst\|ALU:b2v_inst4\|Mux16~2 12 COMB LC_X26_Y14_N0 1 " "Info: 12: + IC(1.510 ns) + CELL(0.114 ns) = 13.104 ns; Loc. = LC_X26_Y14_N0; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:b2v_inst4\|Mux16~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~75 Execution:execution_inst|ALU:b2v_inst4|Mux16~2 } "NODE_NAME" } } { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.114 ns) 13.652 ns Execution:execution_inst\|ALU:b2v_inst4\|Mux16~3 13 COMB LC_X26_Y14_N5 17 " "Info: 13: + IC(0.434 ns) + CELL(0.114 ns) = 13.652 ns; Loc. = LC_X26_Y14_N5; Fanout = 17; COMB Node = 'Execution:execution_inst\|ALU:b2v_inst4\|Mux16~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.548 ns" { Execution:execution_inst|ALU:b2v_inst4|Mux16~2 Execution:execution_inst|ALU:b2v_inst4|Mux16~3 } "NODE_NAME" } } { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.114 ns) 14.971 ns Registers:registers_inst\|register_file:regfile\|R6~48 14 COMB LC_X27_Y14_N0 2 " "Info: 14: + IC(1.205 ns) + CELL(0.114 ns) = 14.971 ns; Loc. = LC_X27_Y14_N0; Fanout = 2; COMB Node = 'Registers:registers_inst\|register_file:regfile\|R6~48'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { Execution:execution_inst|ALU:b2v_inst4|Mux16~3 Registers:registers_inst|register_file:regfile|R6~48 } "NODE_NAME" } } { "src/register_file.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/register_file.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.442 ns) 16.104 ns Registers:registers_inst\|register_file:regfile\|Mux0~3 15 COMB LC_X26_Y14_N7 1 " "Info: 15: + IC(0.691 ns) + CELL(0.442 ns) = 16.104 ns; Loc. = LC_X26_Y14_N7; Fanout = 1; COMB Node = 'Registers:registers_inst\|register_file:regfile\|Mux0~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { Registers:registers_inst|register_file:regfile|R6~48 Registers:registers_inst|register_file:regfile|Mux0~3 } "NODE_NAME" } } { "src/register_file.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/register_file.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.478 ns) 17.029 ns Registers:registers_inst\|register_file:regfile\|RS1_DATA\[15\] 16 REG LC_X26_Y14_N8 7 " "Info: 16: + IC(0.447 ns) + CELL(0.478 ns) = 17.029 ns; Loc. = LC_X26_Y14_N8; Fanout = 7; REG Node = 'Registers:registers_inst\|register_file:regfile\|RS1_DATA\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { Registers:registers_inst|register_file:regfile|Mux0~3 Registers:registers_inst|register_file:regfile|RS1_DATA[15] } "NODE_NAME" } } { "src/register_file.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/register_file.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.733 ns ( 39.54 % ) " "Info: Total cell delay = 6.733 ns ( 39.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.296 ns ( 60.46 % ) " "Info: Total interconnect delay = 10.296 ns ( 60.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.029 ns" { Registers:registers_inst|register_file:regfile|RS2_DATA[1] Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[0] Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[0]~COUTCOUT1_28 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[1] Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[10] Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~20COUT1_37 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~21 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~52COUT1_81 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~53 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~74COUT1_113 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~75 Execution:execution_inst|ALU:b2v_inst4|Mux16~2 Execution:execution_inst|ALU:b2v_inst4|Mux16~3 Registers:registers_inst|register_file:regfile|R6~48 Registers:registers_inst|register_file:regfile|Mux0~3 Registers:registers_inst|register_file:regfile|RS1_DATA[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.029 ns" { Registers:registers_inst|register_file:regfile|RS2_DATA[1] {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[0] {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[0]~COUTCOUT1_28 {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[1] {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[10] {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~20COUT1_37 {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~21 {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~52COUT1_81 {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~53 {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~74COUT1_113 {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~75 {} Execution:execution_inst|ALU:b2v_inst4|Mux16~2 {} Execution:execution_inst|ALU:b2v_inst4|Mux16~3 {} Registers:registers_inst|register_file:regfile|R6~48 {} Registers:registers_inst|register_file:regfile|Mux0~3 {} Registers:registers_inst|register_file:regfile|RS1_DATA[15] {} } { 0.000ns 0.524ns 0.682ns 0.000ns 1.339ns 1.110ns 0.000ns 1.240ns 0.000ns 1.114ns 0.000ns 1.510ns 0.434ns 1.205ns 0.691ns 0.447ns } { 0.000ns 0.590ns 0.432ns 0.608ns 0.292ns 0.575ns 0.608ns 0.575ns 0.608ns 0.575ns 0.608ns 0.114ns 0.114ns 0.114ns 0.442ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.962 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 162 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 162; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "src/LC3.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.711 ns) 2.962 ns Registers:registers_inst\|register_file:regfile\|RS1_DATA\[15\] 2 REG LC_X26_Y14_N8 7 " "Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X26_Y14_N8; Fanout = 7; REG Node = 'Registers:registers_inst\|register_file:regfile\|RS1_DATA\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { CLK Registers:registers_inst|register_file:regfile|RS1_DATA[15] } "NODE_NAME" } } { "src/register_file.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/register_file.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.60 % ) " "Info: Total cell delay = 2.180 ns ( 73.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.40 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { CLK Registers:registers_inst|register_file:regfile|RS1_DATA[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { CLK {} CLK~out0 {} Registers:registers_inst|register_file:regfile|RS1_DATA[15] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.962 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 162 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 162; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "src/LC3.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.711 ns) 2.962 ns Registers:registers_inst\|register_file:regfile\|RS2_DATA\[1\] 2 REG LC_X19_Y13_N9 1 " "Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X19_Y13_N9; Fanout = 1; REG Node = 'Registers:registers_inst\|register_file:regfile\|RS2_DATA\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { CLK Registers:registers_inst|register_file:regfile|RS2_DATA[1] } "NODE_NAME" } } { "src/register_file.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/register_file.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.60 % ) " "Info: Total cell delay = 2.180 ns ( 73.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.40 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { CLK Registers:registers_inst|register_file:regfile|RS2_DATA[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { CLK {} CLK~out0 {} Registers:registers_inst|register_file:regfile|RS2_DATA[1] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { CLK Registers:registers_inst|register_file:regfile|RS1_DATA[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { CLK {} CLK~out0 {} Registers:registers_inst|register_file:regfile|RS1_DATA[15] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { CLK Registers:registers_inst|register_file:regfile|RS2_DATA[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { CLK {} CLK~out0 {} Registers:registers_inst|register_file:regfile|RS2_DATA[1] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "src/register_file.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/register_file.v" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "src/register_file.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/register_file.v" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.029 ns" { Registers:registers_inst|register_file:regfile|RS2_DATA[1] Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[0] Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[0]~COUTCOUT1_28 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[1] Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[10] Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~20COUT1_37 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~21 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~52COUT1_81 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~53 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~74COUT1_113 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~75 Execution:execution_inst|ALU:b2v_inst4|Mux16~2 Execution:execution_inst|ALU:b2v_inst4|Mux16~3 Registers:registers_inst|register_file:regfile|R6~48 Registers:registers_inst|register_file:regfile|Mux0~3 Registers:registers_inst|register_file:regfile|RS1_DATA[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.029 ns" { Registers:registers_inst|register_file:regfile|RS2_DATA[1] {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[0] {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[0]~COUTCOUT1_28 {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[1] {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le4a[10] {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~20COUT1_37 {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_6~21 {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~52COUT1_81 {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_3~53 {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~74COUT1_113 {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~75 {} Execution:execution_inst|ALU:b2v_inst4|Mux16~2 {} Execution:execution_inst|ALU:b2v_inst4|Mux16~3 {} Registers:registers_inst|register_file:regfile|R6~48 {} Registers:registers_inst|register_file:regfile|Mux0~3 {} Registers:registers_inst|register_file:regfile|RS1_DATA[15] {} } { 0.000ns 0.524ns 0.682ns 0.000ns 1.339ns 1.110ns 0.000ns 1.240ns 0.000ns 1.114ns 0.000ns 1.510ns 0.434ns 1.205ns 0.691ns 0.447ns } { 0.000ns 0.590ns 0.432ns 0.608ns 0.292ns 0.575ns 0.608ns 0.575ns 0.608ns 0.575ns 0.608ns 0.114ns 0.114ns 0.114ns 0.442ns 0.478ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { CLK Registers:registers_inst|register_file:regfile|RS1_DATA[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { CLK {} CLK~out0 {} Registers:registers_inst|register_file:regfile|RS1_DATA[15] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { CLK Registers:registers_inst|register_file:regfile|RS2_DATA[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { CLK {} CLK~out0 {} Registers:registers_inst|register_file:regfile|RS2_DATA[1] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Registers:registers_inst\|register_file:regfile\|RS1_DATA\[15\] IR\[3\] CLK 16.629 ns register " "Info: tsu for register \"Registers:registers_inst\|register_file:regfile\|RS1_DATA\[15\]\" (data pin = \"IR\[3\]\", clock pin = \"CLK\") is 16.629 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.554 ns + Longest pin register " "Info: + Longest pin to register delay is 19.554 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns IR\[3\] 1 PIN PIN_38 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_38; Fanout = 2; PIN Node = 'IR\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[3] } "NODE_NAME" } } { "src/LC3.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.311 ns) + CELL(0.590 ns) 9.370 ns control:control_inst\|Mux1~0 2 COMB LC_X21_Y12_N8 20 " "Info: 2: + IC(7.311 ns) + CELL(0.590 ns) = 9.370 ns; Loc. = LC_X21_Y12_N8; Fanout = 20; COMB Node = 'control:control_inst\|Mux1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.901 ns" { IR[3] control:control_inst|Mux1~0 } "NODE_NAME" } } { "src/control.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/control.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.586 ns) + CELL(0.442 ns) 12.398 ns Execution:execution_inst\|ALU:b2v_inst4\|Mux16~1 3 COMB LC_X15_Y13_N8 1 " "Info: 3: + IC(2.586 ns) + CELL(0.442 ns) = 12.398 ns; Loc. = LC_X15_Y13_N8; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:b2v_inst4\|Mux16~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.028 ns" { control:control_inst|Mux1~0 Execution:execution_inst|ALU:b2v_inst4|Mux16~1 } "NODE_NAME" } } { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.641 ns) + CELL(0.590 ns) 15.629 ns Execution:execution_inst\|ALU:b2v_inst4\|Mux16~2 4 COMB LC_X26_Y14_N0 1 " "Info: 4: + IC(2.641 ns) + CELL(0.590 ns) = 15.629 ns; Loc. = LC_X26_Y14_N0; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:b2v_inst4\|Mux16~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.231 ns" { Execution:execution_inst|ALU:b2v_inst4|Mux16~1 Execution:execution_inst|ALU:b2v_inst4|Mux16~2 } "NODE_NAME" } } { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.114 ns) 16.177 ns Execution:execution_inst\|ALU:b2v_inst4\|Mux16~3 5 COMB LC_X26_Y14_N5 17 " "Info: 5: + IC(0.434 ns) + CELL(0.114 ns) = 16.177 ns; Loc. = LC_X26_Y14_N5; Fanout = 17; COMB Node = 'Execution:execution_inst\|ALU:b2v_inst4\|Mux16~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.548 ns" { Execution:execution_inst|ALU:b2v_inst4|Mux16~2 Execution:execution_inst|ALU:b2v_inst4|Mux16~3 } "NODE_NAME" } } { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.114 ns) 17.496 ns Registers:registers_inst\|register_file:regfile\|R6~48 6 COMB LC_X27_Y14_N0 2 " "Info: 6: + IC(1.205 ns) + CELL(0.114 ns) = 17.496 ns; Loc. = LC_X27_Y14_N0; Fanout = 2; COMB Node = 'Registers:registers_inst\|register_file:regfile\|R6~48'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { Execution:execution_inst|ALU:b2v_inst4|Mux16~3 Registers:registers_inst|register_file:regfile|R6~48 } "NODE_NAME" } } { "src/register_file.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/register_file.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.442 ns) 18.629 ns Registers:registers_inst\|register_file:regfile\|Mux0~3 7 COMB LC_X26_Y14_N7 1 " "Info: 7: + IC(0.691 ns) + CELL(0.442 ns) = 18.629 ns; Loc. = LC_X26_Y14_N7; Fanout = 1; COMB Node = 'Registers:registers_inst\|register_file:regfile\|Mux0~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.133 ns" { Registers:registers_inst|register_file:regfile|R6~48 Registers:registers_inst|register_file:regfile|Mux0~3 } "NODE_NAME" } } { "src/register_file.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/register_file.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.478 ns) 19.554 ns Registers:registers_inst\|register_file:regfile\|RS1_DATA\[15\] 8 REG LC_X26_Y14_N8 7 " "Info: 8: + IC(0.447 ns) + CELL(0.478 ns) = 19.554 ns; Loc. = LC_X26_Y14_N8; Fanout = 7; REG Node = 'Registers:registers_inst\|register_file:regfile\|RS1_DATA\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.925 ns" { Registers:registers_inst|register_file:regfile|Mux0~3 Registers:registers_inst|register_file:regfile|RS1_DATA[15] } "NODE_NAME" } } { "src/register_file.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/register_file.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.239 ns ( 21.68 % ) " "Info: Total cell delay = 4.239 ns ( 21.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.315 ns ( 78.32 % ) " "Info: Total interconnect delay = 15.315 ns ( 78.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "19.554 ns" { IR[3] control:control_inst|Mux1~0 Execution:execution_inst|ALU:b2v_inst4|Mux16~1 Execution:execution_inst|ALU:b2v_inst4|Mux16~2 Execution:execution_inst|ALU:b2v_inst4|Mux16~3 Registers:registers_inst|register_file:regfile|R6~48 Registers:registers_inst|register_file:regfile|Mux0~3 Registers:registers_inst|register_file:regfile|RS1_DATA[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "19.554 ns" { IR[3] {} IR[3]~out0 {} control:control_inst|Mux1~0 {} Execution:execution_inst|ALU:b2v_inst4|Mux16~1 {} Execution:execution_inst|ALU:b2v_inst4|Mux16~2 {} Execution:execution_inst|ALU:b2v_inst4|Mux16~3 {} Registers:registers_inst|register_file:regfile|R6~48 {} Registers:registers_inst|register_file:regfile|Mux0~3 {} Registers:registers_inst|register_file:regfile|RS1_DATA[15] {} } { 0.000ns 0.000ns 7.311ns 2.586ns 2.641ns 0.434ns 1.205ns 0.691ns 0.447ns } { 0.000ns 1.469ns 0.590ns 0.442ns 0.590ns 0.114ns 0.114ns 0.442ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "src/register_file.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/register_file.v" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.962 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 162 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 162; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "src/LC3.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.711 ns) 2.962 ns Registers:registers_inst\|register_file:regfile\|RS1_DATA\[15\] 2 REG LC_X26_Y14_N8 7 " "Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X26_Y14_N8; Fanout = 7; REG Node = 'Registers:registers_inst\|register_file:regfile\|RS1_DATA\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { CLK Registers:registers_inst|register_file:regfile|RS1_DATA[15] } "NODE_NAME" } } { "src/register_file.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/register_file.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.60 % ) " "Info: Total cell delay = 2.180 ns ( 73.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.40 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { CLK Registers:registers_inst|register_file:regfile|RS1_DATA[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { CLK {} CLK~out0 {} Registers:registers_inst|register_file:regfile|RS1_DATA[15] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "19.554 ns" { IR[3] control:control_inst|Mux1~0 Execution:execution_inst|ALU:b2v_inst4|Mux16~1 Execution:execution_inst|ALU:b2v_inst4|Mux16~2 Execution:execution_inst|ALU:b2v_inst4|Mux16~3 Registers:registers_inst|register_file:regfile|R6~48 Registers:registers_inst|register_file:regfile|Mux0~3 Registers:registers_inst|register_file:regfile|RS1_DATA[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "19.554 ns" { IR[3] {} IR[3]~out0 {} control:control_inst|Mux1~0 {} Execution:execution_inst|ALU:b2v_inst4|Mux16~1 {} Execution:execution_inst|ALU:b2v_inst4|Mux16~2 {} Execution:execution_inst|ALU:b2v_inst4|Mux16~3 {} Registers:registers_inst|register_file:regfile|R6~48 {} Registers:registers_inst|register_file:regfile|Mux0~3 {} Registers:registers_inst|register_file:regfile|RS1_DATA[15] {} } { 0.000ns 0.000ns 7.311ns 2.586ns 2.641ns 0.434ns 1.205ns 0.691ns 0.447ns } { 0.000ns 1.469ns 0.590ns 0.442ns 0.590ns 0.114ns 0.114ns 0.442ns 0.478ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { CLK Registers:registers_inst|register_file:regfile|RS1_DATA[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { CLK {} CLK~out0 {} Registers:registers_inst|register_file:regfile|RS1_DATA[15] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Y\[14\] Registers:registers_inst\|register_file:regfile\|RS2_DATA\[1\] 21.849 ns register " "Info: tco from clock \"CLK\" to destination pin \"Y\[14\]\" through register \"Registers:registers_inst\|register_file:regfile\|RS2_DATA\[1\]\" is 21.849 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.962 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 162 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 162; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "src/LC3.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.711 ns) 2.962 ns Registers:registers_inst\|register_file:regfile\|RS2_DATA\[1\] 2 REG LC_X19_Y13_N9 1 " "Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X19_Y13_N9; Fanout = 1; REG Node = 'Registers:registers_inst\|register_file:regfile\|RS2_DATA\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { CLK Registers:registers_inst|register_file:regfile|RS2_DATA[1] } "NODE_NAME" } } { "src/register_file.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/register_file.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.60 % ) " "Info: Total cell delay = 2.180 ns ( 73.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.40 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { CLK Registers:registers_inst|register_file:regfile|RS2_DATA[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { CLK {} CLK~out0 {} Registers:registers_inst|register_file:regfile|RS2_DATA[1] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "src/register_file.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/register_file.v" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.663 ns + Longest register pin " "Info: + Longest register to pin delay is 18.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registers:registers_inst\|register_file:regfile\|RS2_DATA\[1\] 1 REG LC_X19_Y13_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y13_N9; Fanout = 1; REG Node = 'Registers:registers_inst\|register_file:regfile\|RS2_DATA\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registers:registers_inst|register_file:regfile|RS2_DATA[1] } "NODE_NAME" } } { "src/register_file.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/register_file.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.590 ns) 1.114 ns Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|cs1a\[0\] 2 COMB LC_X19_Y13_N0 28 " "Info: 2: + IC(0.524 ns) + CELL(0.590 ns) = 1.114 ns; Loc. = LC_X19_Y13_N0; Fanout = 28; COMB Node = 'Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|cs1a\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { Registers:registers_inst|register_file:regfile|RS2_DATA[1] Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[0] } "NODE_NAME" } } { "db/mult_nn01.tdf" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/db/mult_nn01.tdf" 44 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.432 ns) 2.228 ns Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|cs2a\[0\]~COUTCOUT1_28 3 COMB LC_X20_Y13_N0 2 " "Info: 3: + IC(0.682 ns) + CELL(0.432 ns) = 2.228 ns; Loc. = LC_X20_Y13_N0; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|cs2a\[0\]~COUTCOUT1_28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[0] Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[0]~COUTCOUT1_28 } "NODE_NAME" } } { "db/mult_nn01.tdf" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/db/mult_nn01.tdf" 45 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.308 ns Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|cs2a\[1\]~COUTCOUT1_30 4 COMB LC_X20_Y13_N1 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.308 ns; Loc. = LC_X20_Y13_N1; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|cs2a\[1\]~COUTCOUT1_30'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[0]~COUTCOUT1_28 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[1]~COUTCOUT1_30 } "NODE_NAME" } } { "db/mult_nn01.tdf" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/db/mult_nn01.tdf" 45 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 2.916 ns Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|cs2a\[2\] 5 COMB LC_X20_Y13_N2 12 " "Info: 5: + IC(0.000 ns) + CELL(0.608 ns) = 2.916 ns; Loc. = LC_X20_Y13_N2; Fanout = 12; COMB Node = 'Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|cs2a\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[1]~COUTCOUT1_30 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[2] } "NODE_NAME" } } { "db/mult_nn01.tdf" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/db/mult_nn01.tdf" 45 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(0.292 ns) 4.484 ns Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|le5a\[5\] 6 COMB LC_X21_Y15_N8 3 " "Info: 6: + IC(1.276 ns) + CELL(0.292 ns) = 4.484 ns; Loc. = LC_X21_Y15_N8; Fanout = 3; COMB Node = 'Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|le5a\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[2] Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[5] } "NODE_NAME" } } { "db/mult_nn01.tdf" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/db/mult_nn01.tdf" 50 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.220 ns) + CELL(0.423 ns) 6.127 ns Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|op_4~34 7 COMB LC_X21_Y14_N3 2 " "Info: 7: + IC(1.220 ns) + CELL(0.423 ns) = 6.127 ns; Loc. = LC_X21_Y14_N3; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|op_4~34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[5] Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 6.305 ns Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|op_4~36 8 COMB LC_X21_Y14_N4 5 " "Info: 8: + IC(0.000 ns) + CELL(0.178 ns) = 6.305 ns; Loc. = LC_X21_Y14_N4; Fanout = 5; COMB Node = 'Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|op_4~36'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~34 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~36 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 6.926 ns Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|op_4~37 9 COMB LC_X21_Y14_N5 3 " "Info: 9: + IC(0.000 ns) + CELL(0.621 ns) = 6.926 ns; Loc. = LC_X21_Y14_N5; Fanout = 3; COMB Node = 'Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|op_4~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~36 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~37 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.205 ns) + CELL(0.432 ns) 8.563 ns Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|op_2~58COUT1_93 10 COMB LC_X22_Y13_N2 2 " "Info: 10: + IC(1.205 ns) + CELL(0.432 ns) = 8.563 ns; Loc. = LC_X22_Y13_N2; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|op_2~58COUT1_93'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~37 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~58COUT1_93 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 9.171 ns Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|op_2~59 11 COMB LC_X22_Y13_N3 2 " "Info: 11: + IC(0.000 ns) + CELL(0.608 ns) = 9.171 ns; Loc. = LC_X22_Y13_N3; Fanout = 2; COMB Node = 'Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|op_2~59'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~58COUT1_93 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~59 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.718 ns) 10.599 ns Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|op_1~70 12 COMB LC_X23_Y13_N4 3 " "Info: 12: + IC(0.710 ns) + CELL(0.718 ns) = 10.599 ns; Loc. = LC_X23_Y13_N4; Fanout = 3; COMB Node = 'Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|op_1~70'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.428 ns" { Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~59 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~70 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 11.220 ns Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|op_1~73 13 COMB LC_X23_Y13_N6 1 " "Info: 13: + IC(0.000 ns) + CELL(0.621 ns) = 11.220 ns; Loc. = LC_X23_Y13_N6; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:b2v_inst4\|lpm_mult:Mult0\|mult_nn01:auto_generated\|op_1~73'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~70 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~73 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.114 ns) 11.757 ns Execution:execution_inst\|ALU:b2v_inst4\|Mux17~3 14 COMB LC_X23_Y13_N9 1 " "Info: 14: + IC(0.423 ns) + CELL(0.114 ns) = 11.757 ns; Loc. = LC_X23_Y13_N9; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:b2v_inst4\|Mux17~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~73 Execution:execution_inst|ALU:b2v_inst4|Mux17~3 } "NODE_NAME" } } { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.114 ns) 13.113 ns Execution:execution_inst\|ALU:b2v_inst4\|Mux17~4 15 COMB LC_X24_Y10_N3 1 " "Info: 15: + IC(1.242 ns) + CELL(0.114 ns) = 13.113 ns; Loc. = LC_X24_Y10_N3; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:b2v_inst4\|Mux17~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { Execution:execution_inst|ALU:b2v_inst4|Mux17~3 Execution:execution_inst|ALU:b2v_inst4|Mux17~4 } "NODE_NAME" } } { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.418 ns) + CELL(0.114 ns) 13.645 ns Execution:execution_inst\|ALU:b2v_inst4\|Mux17~2 16 COMB LC_X24_Y10_N1 17 " "Info: 16: + IC(0.418 ns) + CELL(0.114 ns) = 13.645 ns; Loc. = LC_X24_Y10_N1; Fanout = 17; COMB Node = 'Execution:execution_inst\|ALU:b2v_inst4\|Mux17~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { Execution:execution_inst|ALU:b2v_inst4|Mux17~4 Execution:execution_inst|ALU:b2v_inst4|Mux17~2 } "NODE_NAME" } } { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.894 ns) + CELL(2.124 ns) 18.663 ns Y\[14\] 17 PIN PIN_156 0 " "Info: 17: + IC(2.894 ns) + CELL(2.124 ns) = 18.663 ns; Loc. = PIN_156; Fanout = 0; PIN Node = 'Y\[14\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.018 ns" { Execution:execution_inst|ALU:b2v_inst4|Mux17~2 Y[14] } "NODE_NAME" } } { "src/LC3.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.069 ns ( 43.24 % ) " "Info: Total cell delay = 8.069 ns ( 43.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.594 ns ( 56.76 % ) " "Info: Total interconnect delay = 10.594 ns ( 56.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "18.663 ns" { Registers:registers_inst|register_file:regfile|RS2_DATA[1] Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[0] Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[0]~COUTCOUT1_28 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[1]~COUTCOUT1_30 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[2] Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[5] Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~34 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~36 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~37 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~58COUT1_93 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~59 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~70 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~73 Execution:execution_inst|ALU:b2v_inst4|Mux17~3 Execution:execution_inst|ALU:b2v_inst4|Mux17~4 Execution:execution_inst|ALU:b2v_inst4|Mux17~2 Y[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "18.663 ns" { Registers:registers_inst|register_file:regfile|RS2_DATA[1] {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[0] {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[0]~COUTCOUT1_28 {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[1]~COUTCOUT1_30 {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[2] {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[5] {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~34 {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~36 {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~37 {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~58COUT1_93 {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~59 {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~70 {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~73 {} Execution:execution_inst|ALU:b2v_inst4|Mux17~3 {} Execution:execution_inst|ALU:b2v_inst4|Mux17~4 {} Execution:execution_inst|ALU:b2v_inst4|Mux17~2 {} Y[14] {} } { 0.000ns 0.524ns 0.682ns 0.000ns 0.000ns 1.276ns 1.220ns 0.000ns 0.000ns 1.205ns 0.000ns 0.710ns 0.000ns 0.423ns 1.242ns 0.418ns 2.894ns } { 0.000ns 0.590ns 0.432ns 0.080ns 0.608ns 0.292ns 0.423ns 0.178ns 0.621ns 0.432ns 0.608ns 0.718ns 0.621ns 0.114ns 0.114ns 0.114ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { CLK Registers:registers_inst|register_file:regfile|RS2_DATA[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { CLK {} CLK~out0 {} Registers:registers_inst|register_file:regfile|RS2_DATA[1] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "18.663 ns" { Registers:registers_inst|register_file:regfile|RS2_DATA[1] Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[0] Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[0]~COUTCOUT1_28 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[1]~COUTCOUT1_30 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[2] Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[5] Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~34 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~36 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~37 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~58COUT1_93 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~59 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~70 Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~73 Execution:execution_inst|ALU:b2v_inst4|Mux17~3 Execution:execution_inst|ALU:b2v_inst4|Mux17~4 Execution:execution_inst|ALU:b2v_inst4|Mux17~2 Y[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "18.663 ns" { Registers:registers_inst|register_file:regfile|RS2_DATA[1] {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs1a[0] {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[0]~COUTCOUT1_28 {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[1]~COUTCOUT1_30 {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|cs2a[2] {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|le5a[5] {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~34 {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~36 {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_4~37 {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~58COUT1_93 {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_2~59 {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~70 {} Execution:execution_inst|ALU:b2v_inst4|lpm_mult:Mult0|mult_nn01:auto_generated|op_1~73 {} Execution:execution_inst|ALU:b2v_inst4|Mux17~3 {} Execution:execution_inst|ALU:b2v_inst4|Mux17~4 {} Execution:execution_inst|ALU:b2v_inst4|Mux17~2 {} Y[14] {} } { 0.000ns 0.524ns 0.682ns 0.000ns 0.000ns 1.276ns 1.220ns 0.000ns 0.000ns 1.205ns 0.000ns 0.710ns 0.000ns 0.423ns 1.242ns 0.418ns 2.894ns } { 0.000ns 0.590ns 0.432ns 0.080ns 0.608ns 0.292ns 0.423ns 0.178ns 0.621ns 0.432ns 0.608ns 0.718ns 0.621ns 0.114ns 0.114ns 0.114ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "IR\[3\] Y\[15\] 20.074 ns Longest " "Info: Longest tpd from source pin \"IR\[3\]\" to destination pin \"Y\[15\]\" is 20.074 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns IR\[3\] 1 PIN PIN_38 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_38; Fanout = 2; PIN Node = 'IR\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[3] } "NODE_NAME" } } { "src/LC3.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.311 ns) + CELL(0.590 ns) 9.370 ns control:control_inst\|Mux1~0 2 COMB LC_X21_Y12_N8 20 " "Info: 2: + IC(7.311 ns) + CELL(0.590 ns) = 9.370 ns; Loc. = LC_X21_Y12_N8; Fanout = 20; COMB Node = 'control:control_inst\|Mux1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.901 ns" { IR[3] control:control_inst|Mux1~0 } "NODE_NAME" } } { "src/control.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/control.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.586 ns) + CELL(0.442 ns) 12.398 ns Execution:execution_inst\|ALU:b2v_inst4\|Mux16~1 3 COMB LC_X15_Y13_N8 1 " "Info: 3: + IC(2.586 ns) + CELL(0.442 ns) = 12.398 ns; Loc. = LC_X15_Y13_N8; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:b2v_inst4\|Mux16~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.028 ns" { control:control_inst|Mux1~0 Execution:execution_inst|ALU:b2v_inst4|Mux16~1 } "NODE_NAME" } } { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.641 ns) + CELL(0.590 ns) 15.629 ns Execution:execution_inst\|ALU:b2v_inst4\|Mux16~2 4 COMB LC_X26_Y14_N0 1 " "Info: 4: + IC(2.641 ns) + CELL(0.590 ns) = 15.629 ns; Loc. = LC_X26_Y14_N0; Fanout = 1; COMB Node = 'Execution:execution_inst\|ALU:b2v_inst4\|Mux16~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.231 ns" { Execution:execution_inst|ALU:b2v_inst4|Mux16~1 Execution:execution_inst|ALU:b2v_inst4|Mux16~2 } "NODE_NAME" } } { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.114 ns) 16.177 ns Execution:execution_inst\|ALU:b2v_inst4\|Mux16~3 5 COMB LC_X26_Y14_N5 17 " "Info: 5: + IC(0.434 ns) + CELL(0.114 ns) = 16.177 ns; Loc. = LC_X26_Y14_N5; Fanout = 17; COMB Node = 'Execution:execution_inst\|ALU:b2v_inst4\|Mux16~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.548 ns" { Execution:execution_inst|ALU:b2v_inst4|Mux16~2 Execution:execution_inst|ALU:b2v_inst4|Mux16~3 } "NODE_NAME" } } { "src/ALU.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/ALU.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.789 ns) + CELL(2.108 ns) 20.074 ns Y\[15\] 6 PIN PIN_195 0 " "Info: 6: + IC(1.789 ns) + CELL(2.108 ns) = 20.074 ns; Loc. = PIN_195; Fanout = 0; PIN Node = 'Y\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.897 ns" { Execution:execution_inst|ALU:b2v_inst4|Mux16~3 Y[15] } "NODE_NAME" } } { "src/LC3.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.313 ns ( 26.47 % ) " "Info: Total cell delay = 5.313 ns ( 26.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.761 ns ( 73.53 % ) " "Info: Total interconnect delay = 14.761 ns ( 73.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "20.074 ns" { IR[3] control:control_inst|Mux1~0 Execution:execution_inst|ALU:b2v_inst4|Mux16~1 Execution:execution_inst|ALU:b2v_inst4|Mux16~2 Execution:execution_inst|ALU:b2v_inst4|Mux16~3 Y[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "20.074 ns" { IR[3] {} IR[3]~out0 {} control:control_inst|Mux1~0 {} Execution:execution_inst|ALU:b2v_inst4|Mux16~1 {} Execution:execution_inst|ALU:b2v_inst4|Mux16~2 {} Execution:execution_inst|ALU:b2v_inst4|Mux16~3 {} Y[15] {} } { 0.000ns 0.000ns 7.311ns 2.586ns 2.641ns 0.434ns 1.789ns } { 0.000ns 1.469ns 0.590ns 0.442ns 0.590ns 0.114ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Registers:registers_inst\|register_file:regfile\|RS1_DATA\[11\] IR\[6\] CLK -4.355 ns register " "Info: th for register \"Registers:registers_inst\|register_file:regfile\|RS1_DATA\[11\]\" (data pin = \"IR\[6\]\", clock pin = \"CLK\") is -4.355 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.962 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK 1 CLK PIN_29 162 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 162; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "src/LC3.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.711 ns) 2.962 ns Registers:registers_inst\|register_file:regfile\|RS1_DATA\[11\] 2 REG LC_X23_Y17_N6 14 " "Info: 2: + IC(0.782 ns) + CELL(0.711 ns) = 2.962 ns; Loc. = LC_X23_Y17_N6; Fanout = 14; REG Node = 'Registers:registers_inst\|register_file:regfile\|RS1_DATA\[11\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { CLK Registers:registers_inst|register_file:regfile|RS1_DATA[11] } "NODE_NAME" } } { "src/register_file.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/register_file.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 73.60 % ) " "Info: Total cell delay = 2.180 ns ( 73.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.40 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { CLK Registers:registers_inst|register_file:regfile|RS1_DATA[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { CLK {} CLK~out0 {} Registers:registers_inst|register_file:regfile|RS1_DATA[11] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "src/register_file.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/register_file.v" 22 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.332 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns IR\[6\] 1 PIN PIN_202 16 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_202; Fanout = 16; PIN Node = 'IR\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[6] } "NODE_NAME" } } { "src/LC3.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/LC3.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.119 ns) + CELL(0.738 ns) 7.332 ns Registers:registers_inst\|register_file:regfile\|RS1_DATA\[11\] 2 REG LC_X23_Y17_N6 14 " "Info: 2: + IC(5.119 ns) + CELL(0.738 ns) = 7.332 ns; Loc. = LC_X23_Y17_N6; Fanout = 14; REG Node = 'Registers:registers_inst\|register_file:regfile\|RS1_DATA\[11\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.857 ns" { IR[6] Registers:registers_inst|register_file:regfile|RS1_DATA[11] } "NODE_NAME" } } { "src/register_file.v" "" { Text "C:/Documents and Settings/Greg Mefford/My Documents/My Dropbox/UC Stuff/VLSI System Design/git/vlsi681spring09/projects/LC3/src/register_file.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.213 ns ( 30.18 % ) " "Info: Total cell delay = 2.213 ns ( 30.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.119 ns ( 69.82 % ) " "Info: Total interconnect delay = 5.119 ns ( 69.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.332 ns" { IR[6] Registers:registers_inst|register_file:regfile|RS1_DATA[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.332 ns" { IR[6] {} IR[6]~out0 {} Registers:registers_inst|register_file:regfile|RS1_DATA[11] {} } { 0.000ns 0.000ns 5.119ns } { 0.000ns 1.475ns 0.738ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { CLK Registers:registers_inst|register_file:regfile|RS1_DATA[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { CLK {} CLK~out0 {} Registers:registers_inst|register_file:regfile|RS1_DATA[11] {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.332 ns" { IR[6] Registers:registers_inst|register_file:regfile|RS1_DATA[11] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.332 ns" { IR[6] {} IR[6]~out0 {} Registers:registers_inst|register_file:regfile|RS1_DATA[11] {} } { 0.000ns 0.000ns 5.119ns } { 0.000ns 1.475ns 0.738ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "131 " "Info: Peak virtual memory: 131 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 26 21:22:15 2009 " "Info: Processing ended: Tue May 26 21:22:15 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
