Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Tue Jan 14 11:23:38 2020
| Host             : DESKTOP-AB83B2T running 64-bit major release  (build 9200)
| Command          : report_power -file route_report_power_0.rpt -pb route_report_power_summary_0.pb -rpx route_report_power_0.rpx
| Design           : softmax
| Device           : xc7vx485tffg1761-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 337.615 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 330.972                           |
| Device Static (W)        | 6.643                             |
| Effective TJA (C/W)      | 1.1                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |    95.027 |    28738 |       --- |             --- |
|   LUT as Logic          |    75.890 |     7664 |    303600 |            2.52 |
|   Register              |    10.532 |    13724 |    607200 |            2.26 |
|   CARRY4                |     4.522 |      939 |     75900 |            1.24 |
|   LUT as Shift Register |     4.037 |      435 |    130800 |            0.33 |
|   F7/F8 Muxes           |     0.041 |       20 |    303600 |           <0.01 |
|   BUFG                  |     0.006 |        1 |        32 |            3.13 |
|   Others                |     0.000 |     3988 |       --- |             --- |
| Signals                 |   107.994 |    17037 |       --- |             --- |
| Block RAM               |     2.555 |       10 |      1030 |            0.97 |
| DSPs                    |    25.668 |       28 |      2800 |            1.00 |
| I/O                     |    99.727 |      321 |       700 |           45.86 |
| Static Power            |     6.643 |          |           |                 |
| Total                   |   337.615 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |   237.541 |     231.701 |      5.840 |
| Vccaux    |       1.800 |     8.386 |       8.072 |      0.314 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |    46.973 |      46.972 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.392 |       0.193 |      0.199 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------+-----------+
| Name           | Power (W) |
+----------------+-----------+
| softmax        |   330.972 |
|   addrtodata   |     5.365 |
|     getb_0     |     0.265 |
|       U0       |     0.265 |
|     getb_1     |     0.293 |
|       U0       |     0.293 |
|     getb_2     |     0.269 |
|       U0       |     0.269 |
|     getb_3     |     0.262 |
|       U0       |     0.262 |
|     getb_4     |     0.268 |
|       U0       |     0.268 |
|     getb_5     |     0.271 |
|       U0       |     0.271 |
|     getb_6     |     0.274 |
|       U0       |     0.274 |
|     getb_7     |     0.250 |
|       U0       |     0.250 |
|     getb_8     |     0.261 |
|       U0       |     0.261 |
|     getb_9     |     0.272 |
|       U0       |     0.272 |
|     getk_0     |     0.279 |
|       U0       |     0.279 |
|     getk_1     |     0.281 |
|       U0       |     0.281 |
|     getk_2     |     0.257 |
|       U0       |     0.257 |
|     getk_3     |     0.267 |
|       U0       |     0.267 |
|     getk_4     |     0.260 |
|       U0       |     0.260 |
|     getk_5     |     0.274 |
|       U0       |     0.274 |
|     getk_6     |     0.270 |
|       U0       |     0.270 |
|     getk_7     |     0.259 |
|       U0       |     0.259 |
|     getk_8     |     0.261 |
|       U0       |     0.261 |
|     getk_9     |     0.271 |
|       U0       |     0.271 |
|   getaddr      |     1.622 |
|   getf         |   111.590 |
|     getf       |     5.869 |
|       U0       |     5.869 |
|     getf0      |     5.135 |
|       U0       |     5.135 |
|     getf1      |     5.125 |
|       U0       |     5.125 |
|     getf2      |     4.897 |
|       U0       |     4.897 |
|     getf3      |     4.966 |
|       U0       |     4.966 |
|     getf4      |     5.034 |
|       U0       |     5.034 |
|     getf5      |     4.927 |
|       U0       |     4.927 |
|     getf6      |     4.785 |
|       U0       |     4.785 |
|     getf7      |     4.853 |
|       U0       |     4.853 |
|     getresult0 |     6.269 |
|       U0       |     6.269 |
|     getresult1 |     6.305 |
|       U0       |     6.305 |
|     getresult2 |     6.632 |
|       U0       |     6.632 |
|     getresult3 |     6.318 |
|       U0       |     6.318 |
|     getresult4 |     6.430 |
|       U0       |     6.430 |
|     getresult5 |     6.491 |
|       U0       |     6.491 |
|     getresult6 |     6.670 |
|       U0       |     6.670 |
|     getresult7 |     6.956 |
|       U0       |     6.956 |
|     getresult8 |     6.954 |
|       U0       |     6.954 |
|     getresult9 |     6.975 |
|       U0       |     6.975 |
|   gety         |   110.530 |
|     gety0      |    11.264 |
|       U0       |    11.264 |
|     gety1      |    11.472 |
|       U0       |    11.472 |
|     gety2      |    11.346 |
|       U0       |    11.346 |
|     gety3      |    11.115 |
|       U0       |    11.115 |
|     gety4      |    11.139 |
|       U0       |    11.139 |
|     gety5      |    11.058 |
|       U0       |    11.058 |
|     gety6      |    10.953 |
|       U0       |    10.953 |
|     gety7      |    10.828 |
|       U0       |    10.828 |
|     gety8      |    10.757 |
|       U0       |    10.757 |
|     gety9      |    10.597 |
|       U0       |    10.597 |
+----------------+-----------+


