{
	"cts__timing__setup__tns__pre_repair": -184.356,
	"cts__timing__setup__ws__pre_repair": -51.2567,
	"cts__clock__skew__setup__pre_repair": 1.50851,
	"cts__clock__skew__hold__pre_repair": 1.50851,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.426979,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.77319,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 6,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.000368615,
	"cts__power__switching__total__pre_repair": 0.000257686,
	"cts__power__leakage__total__pre_repair": 2.41765e-08,
	"cts__power__total__pre_repair": 0.000626324,
	"cts__design__io__pre_repair": 54,
	"cts__design__die__area__pre_repair": 262.44,
	"cts__design__core__area__pre_repair": 197.122,
	"cts__design__instance__count__pre_repair": 435,
	"cts__design__instance__area__pre_repair": 42.1508,
	"cts__design__instance__count__stdcell__pre_repair": 435,
	"cts__design__instance__area__stdcell__pre_repair": 42.1508,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.213831,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.213831,
	"cts__timing__setup__tns__post_repair": -184.356,
	"cts__timing__setup__ws__post_repair": -51.2567,
	"cts__clock__skew__setup__post_repair": 1.50851,
	"cts__clock__skew__hold__post_repair": 1.50851,
	"cts__timing__drv__max_slew_limit__post_repair": 0.426979,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.77319,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 6,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.000368615,
	"cts__power__switching__total__post_repair": 0.000257686,
	"cts__power__leakage__total__post_repair": 2.41765e-08,
	"cts__power__total__post_repair": 0.000626324,
	"cts__design__io__post_repair": 54,
	"cts__design__die__area__post_repair": 262.44,
	"cts__design__core__area__post_repair": 197.122,
	"cts__design__instance__count__post_repair": 435,
	"cts__design__instance__area__post_repair": 42.1508,
	"cts__design__instance__count__stdcell__post_repair": 435,
	"cts__design__instance__area__stdcell__post_repair": 42.1508,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.213831,
	"cts__design__instance__utilization__stdcell__post_repair": 0.213831,
	"cts__design__instance__displacement__total": 0.296,
	"cts__design__instance__displacement__mean": 0,
	"cts__design__instance__displacement__max": 0.12,
	"cts__route__wirelength__estimated": 792.58,
	"cts__design__instance__count__setup_buffer": 20,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 7.967,
	"cts__design__instance__displacement__mean": 0.017,
	"cts__design__instance__displacement__max": 0.899,
	"cts__route__wirelength__estimated": 803.685,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": -88.1295,
	"cts__timing__setup__ws": -24.1777,
	"cts__clock__skew__setup": 1.34809,
	"cts__clock__skew__hold": 1.34809,
	"cts__timing__drv__max_slew_limit": 0.430246,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.771177,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 4,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.000368747,
	"cts__power__switching__total": 0.000251169,
	"cts__power__leakage__total": 2.56777e-08,
	"cts__power__total": 0.000619942,
	"cts__design__io": 54,
	"cts__design__die__area": 262.44,
	"cts__design__core__area": 197.122,
	"cts__design__instance__count": 455,
	"cts__design__instance__area": 43.6525,
	"cts__design__instance__count__stdcell": 455,
	"cts__design__instance__area__stdcell": 43.6525,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.22145,
	"cts__design__instance__utilization__stdcell": 0.22145
}