vhdl xil_defaultlib  \
"../../../bd/pynqz2/ip/pynqz2_axi_intc_0_0/sim/pynqz2_axi_intc_0_0.vhd" \
"../../../bd/pynqz2/ip/pynqz2_axi_dma_0_0/sim/pynqz2_axi_dma_0_0.vhd" \
"../../../bd/pynqz2/ip/pynqz2_axi_smc_0/bd_0/ip/ip_1/sim/bd_5356_psr_aclk_0.vhd" \
"../../../bd/pynqz2/ip/pynqz2_rst_ps7_0_49M_0/sim/pynqz2_rst_ps7_0_49M_0.vhd" \
"../../../bd/pynqz2/ip/pynqz2_axi_dma_1_0/sim/pynqz2_axi_dma_1_0.vhd" \
"../../../bd/pynqz2/ip/pynqz2_axi_dma_1_1/sim/pynqz2_axi_dma_1_1.vhd" \
"../../../bd/pynqz2/ip/pynqz2_axi_dma_1_2/sim/pynqz2_axi_dma_1_2.vhd" \
"../../../bd/pynqz2/ip/pynqz2_axis_accelerator_ada_0_0/sim/pynqz2_axis_accelerator_ada_0_0.vhd" \

nosort
