0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/maken/Documents/ELC Lab 2137/DL202010_meyers/Lab09/Lab09_ALU_with_Input_Register/Lab09_ALU_with_Input_Register.sim/sim_2/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/maken/Documents/ELC Lab 2137/DL202010_meyers/Lab09/Lab09_ALU_with_Input_Register/Lab09_ALU_with_Input_Register.srcs/sim_2/new/alu_test.sv,1585841841,systemVerilog,,,,alu_test,,,,,,,,
C:/Users/maken/Documents/ELC Lab 2137/DL202010_meyers/Lab09/Lab09_ALU_with_Input_Register/Lab09_ALU_with_Input_Register.srcs/sources_1/new/alu.sv,1585798724,systemVerilog,,C:/Users/maken/Documents/ELC Lab 2137/DL202010_meyers/Lab09/Lab09_ALU_with_Input_Register/Lab09_ALU_with_Input_Register.srcs/sources_1/new/register.sv,,alu,,,,,,,,
C:/Users/maken/Documents/ELC Lab 2137/DL202010_meyers/Lab09/Lab09_ALU_with_Input_Register/Lab09_ALU_with_Input_Register.srcs/sources_1/new/register.sv,1585795639,systemVerilog,,C:/Users/maken/Documents/ELC Lab 2137/DL202010_meyers/Lab09/Lab09_ALU_with_Input_Register/Lab09_ALU_with_Input_Register.srcs/sources_1/new/top_lab9.sv,,register,,,,,,,,
C:/Users/maken/Documents/ELC Lab 2137/DL202010_meyers/Lab09/Lab09_ALU_with_Input_Register/Lab09_ALU_with_Input_Register.srcs/sources_1/new/top_lab9.sv,1585839083,systemVerilog,,,,top_lab9,,,,,,,,
