Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Oct  8 13:37:17 2024
| Host         : BB_Idea3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.920        0.000                      0                   36        0.308        0.000                      0                   36        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               5.920        0.000                      0                   36        0.308        0.000                      0                   36        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        5.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.920ns  (required time - arrival time)
  Source:                 u0/Z_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/Now_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 2.578ns (64.732%)  route 1.405ns (35.268%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.606     5.127    u0/clock_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  u0/Z_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.581 r  u0/Z_reg_2/DOADO[0]
                         net (fo=1, routed)           1.405     8.985    nolabel_line33/out[4]
    SLICE_X48Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.109 r  nolabel_line33/Now[0]_i_1/O
                         net (fo=1, routed)           0.000     9.109    nolabel_line33/Now[0]_i_1_n_0
    SLICE_X48Y25         FDRE                                         r  nolabel_line33/Now_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.434    14.775    nolabel_line33/clock_IBUF_BUFG
    SLICE_X48Y25         FDRE                                         r  nolabel_line33/Now_reg[0]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X48Y25         FDRE (Setup_fdre_C_D)        0.029    15.029    nolabel_line33/Now_reg[0]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  5.920    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 u0/Z_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/Now_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 2.578ns (64.785%)  route 1.401ns (35.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.606     5.127    u0/clock_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  u0/Z_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.581 r  u0/Z_reg_2/DOADO[1]
                         net (fo=1, routed)           1.401     8.982    nolabel_line33/out[5]
    SLICE_X48Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.106 r  nolabel_line33/Now[1]_i_1/O
                         net (fo=1, routed)           0.000     9.106    nolabel_line33/Now[1]_i_1_n_0
    SLICE_X48Y26         FDRE                                         r  nolabel_line33/Now_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.436    14.777    nolabel_line33/clock_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  nolabel_line33/Now_reg[1]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X48Y26         FDRE (Setup_fdre_C_D)        0.029    15.031    nolabel_line33/Now_reg[1]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.991ns  (required time - arrival time)
  Source:                 u0/Z_reg_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/Now_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 2.578ns (64.661%)  route 1.409ns (35.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.602     5.123    u0/clock_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  u0/Z_reg_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.577 r  u0/Z_reg_7/DOADO[1]
                         net (fo=1, routed)           1.409     8.986    nolabel_line33/out[15]
    SLICE_X58Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.110 r  nolabel_line33/Now[3]_i_1/O
                         net (fo=1, routed)           0.000     9.110    nolabel_line33/Now[3]_i_1_n_0
    SLICE_X58Y22         FDRE                                         r  nolabel_line33/Now_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.504    14.845    nolabel_line33/clock_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  nolabel_line33/Now_reg[3]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X58Y22         FDRE (Setup_fdre_C_D)        0.031    15.101    nolabel_line33/Now_reg[3]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  5.991    

Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 u0/Z_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/Now_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 2.578ns (66.651%)  route 1.290ns (33.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.600     5.121    u0/clock_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  u0/Z_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.575 r  u0/Z_reg_1/DOADO[0]
                         net (fo=1, routed)           1.290     8.865    nolabel_line33/out[2]
    SLICE_X58Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.989 r  nolabel_line33/Now[2]_i_1/O
                         net (fo=1, routed)           0.000     8.989    nolabel_line33/Now[2]_i_1_n_0
    SLICE_X58Y22         FDRE                                         r  nolabel_line33/Now_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.504    14.845    nolabel_line33/clock_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  nolabel_line33/Now_reg[2]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X58Y22         FDRE (Setup_fdre_C_D)        0.029    15.099    nolabel_line33/Now_reg[2]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.989    
  -------------------------------------------------------------------
                         slack                                  6.110    

Slack (MET) :             6.218ns  (required time - arrival time)
  Source:                 nolabel_line33/Count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/Z_reg_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 0.668ns (21.595%)  route 2.425ns (78.405%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.553     5.074    nolabel_line33/clock_IBUF_BUFG
    SLICE_X52Y23         FDRE                                         r  nolabel_line33/Count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  nolabel_line33/Count_reg[17]/Q
                         net (fo=9, routed)           1.498     7.090    u0/pwropt_3
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.150     7.240 r  u0/Z_reg_4_ENARDEN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           0.927     8.168    u0/Z_reg_4_ENARDEN_cooolgate_en_sig_7
    RAMB36_X1Y6          RAMB36E1                                     r  u0/Z_reg_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.487    14.828    u0/clock_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  u0/Z_reg_4/CLKARDCLK
                         clock pessimism              0.260    15.088    
                         clock uncertainty           -0.035    15.052    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.667    14.385    u0/Z_reg_4
  -------------------------------------------------------------------
                         required time                         14.385    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                  6.218    

Slack (MET) :             6.298ns  (required time - arrival time)
  Source:                 nolabel_line33/Count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/Z_reg_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.666ns (21.945%)  route 2.369ns (78.055%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.553     5.074    nolabel_line33/clock_IBUF_BUFG
    SLICE_X52Y23         FDRE                                         r  nolabel_line33/Count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  nolabel_line33/Count_reg[17]/Q
                         net (fo=9, routed)           1.500     7.092    u0/pwropt_3
    SLICE_X54Y23         LUT4 (Prop_lut4_I0_O)        0.148     7.240 r  u0/Z_reg_2_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.869     8.109    u0/Z_reg_2_ENARDEN_cooolgate_en_sig_1
    RAMB36_X2Y6          RAMB36E1                                     r  u0/Z_reg_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.489    14.830    u0/clock_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  u0/Z_reg_2/CLKARDCLK
                         clock pessimism              0.260    15.090    
                         clock uncertainty           -0.035    15.054    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    14.407    u0/Z_reg_2
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.109    
  -------------------------------------------------------------------
                         slack                                  6.298    

Slack (MET) :             6.420ns  (required time - arrival time)
  Source:                 nolabel_line33/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/Z_reg_6/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.670ns (23.087%)  route 2.232ns (76.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.553     5.074    nolabel_line33/clock_IBUF_BUFG
    SLICE_X52Y23         FDRE                                         r  nolabel_line33/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  nolabel_line33/Count_reg[18]/Q
                         net (fo=17, routed)          1.308     6.900    u0/pwropt_1
    SLICE_X48Y23         LUT4 (Prop_lut4_I2_O)        0.152     7.052 r  u0/Z_reg_6_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.924     7.976    u0/Z_reg_6_ENARDEN_cooolgate_en_sig_3
    RAMB36_X1Y5          RAMB36E1                                     r  u0/Z_reg_6/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.482    14.823    u0/clock_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  u0/Z_reg_6/CLKARDCLK
                         clock pessimism              0.260    15.083    
                         clock uncertainty           -0.035    15.047    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651    14.396    u0/Z_reg_6
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -7.976    
  -------------------------------------------------------------------
                         slack                                  6.420    

Slack (MET) :             6.664ns  (required time - arrival time)
  Source:                 nolabel_line33/Count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/Z_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.642ns (22.381%)  route 2.226ns (77.619%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.553     5.074    nolabel_line33/clock_IBUF_BUFG
    SLICE_X52Y23         FDRE                                         r  nolabel_line33/Count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  nolabel_line33/Count_reg[17]/Q
                         net (fo=9, routed)           1.500     7.092    u0/pwropt_3
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.124     7.216 r  u0/Z_reg_1_ENARDEN_cooolgate_en_gate_11/O
                         net (fo=1, routed)           0.726     7.943    u0/Z_reg_1_ENARDEN_cooolgate_en_sig_6
    RAMB36_X2Y5          RAMB36E1                                     r  u0/Z_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.484    14.825    u0/clock_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  u0/Z_reg_1/CLKARDCLK
                         clock pessimism              0.260    15.085    
                         clock uncertainty           -0.035    15.049    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.606    u0/Z_reg_1
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -7.943    
  -------------------------------------------------------------------
                         slack                                  6.664    

Slack (MET) :             6.754ns  (required time - arrival time)
  Source:                 nolabel_line33/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/Z_reg_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.642ns (23.133%)  route 2.133ns (76.867%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.553     5.074    nolabel_line33/clock_IBUF_BUFG
    SLICE_X52Y23         FDRE                                         r  nolabel_line33/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  nolabel_line33/Count_reg[18]/Q
                         net (fo=17, routed)          1.308     6.900    u0/pwropt_1
    SLICE_X48Y23         LUT4 (Prop_lut4_I2_O)        0.124     7.024 r  u0/Z_reg_3_ENARDEN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.825     7.850    u0/Z_reg_3_ENARDEN_cooolgate_en_sig_2
    RAMB36_X2Y4          RAMB36E1                                     r  u0/Z_reg_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.481    14.822    u0/clock_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  u0/Z_reg_3/CLKARDCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.603    u0/Z_reg_3
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                  6.754    

Slack (MET) :             6.832ns  (required time - arrival time)
  Source:                 nolabel_line33/Count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/Z_reg_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.642ns (23.758%)  route 2.060ns (76.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.553     5.074    nolabel_line33/clock_IBUF_BUFG
    SLICE_X52Y23         FDRE                                         r  nolabel_line33/Count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  nolabel_line33/Count_reg[17]/Q
                         net (fo=9, routed)           1.498     7.090    u0/pwropt_3
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.124     7.214 r  u0/Z_reg_5_ENARDEN_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.562     7.776    u0/Z_reg_5_ENARDEN_cooolgate_en_sig_8
    RAMB36_X2Y3          RAMB36E1                                     r  u0/Z_reg_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.486    14.827    u0/clock_IBUF_BUFG
    RAMB36_X2Y3          RAMB36E1                                     r  u0/Z_reg_5/CLKARDCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.608    u0/Z_reg_5
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -7.776    
  -------------------------------------------------------------------
                         slack                                  6.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 nolabel_line33/Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/Count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.441    nolabel_line33/clock_IBUF_BUFG
    SLICE_X52Y19         FDRE                                         r  nolabel_line33/Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.164     1.605 f  nolabel_line33/Count_reg[0]/Q
                         net (fo=1, routed)           0.163     1.768    nolabel_line33/Count_reg_n_0_[0]
    SLICE_X52Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.813 r  nolabel_line33/Count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.813    nolabel_line33/Count[0]_i_2_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.883 r  nolabel_line33/Count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.883    nolabel_line33/Count_reg[0]_i_1_n_7
    SLICE_X52Y19         FDRE                                         r  nolabel_line33/Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.827     1.954    nolabel_line33/clock_IBUF_BUFG
    SLICE_X52Y19         FDRE                                         r  nolabel_line33/Count_reg[0]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X52Y19         FDRE (Hold_fdre_C_D)         0.134     1.575    nolabel_line33/Count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 nolabel_line33/Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/Count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.556     1.439    nolabel_line33/clock_IBUF_BUFG
    SLICE_X52Y22         FDRE                                         r  nolabel_line33/Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  nolabel_line33/Count_reg[15]/Q
                         net (fo=1, routed)           0.173     1.776    nolabel_line33/Count_reg_n_0_[15]
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.885 r  nolabel_line33/Count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    nolabel_line33/Count_reg[12]_i_1_n_4
    SLICE_X52Y22         FDRE                                         r  nolabel_line33/Count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.824     1.951    nolabel_line33/clock_IBUF_BUFG
    SLICE_X52Y22         FDRE                                         r  nolabel_line33/Count_reg[15]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X52Y22         FDRE (Hold_fdre_C_D)         0.134     1.573    nolabel_line33/Count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 nolabel_line33/Count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.441    nolabel_line33/clock_IBUF_BUFG
    SLICE_X52Y19         FDRE                                         r  nolabel_line33/Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  nolabel_line33/Count_reg[3]/Q
                         net (fo=1, routed)           0.173     1.778    nolabel_line33/Count_reg_n_0_[3]
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.887 r  nolabel_line33/Count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    nolabel_line33/Count_reg[0]_i_1_n_4
    SLICE_X52Y19         FDRE                                         r  nolabel_line33/Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.827     1.954    nolabel_line33/clock_IBUF_BUFG
    SLICE_X52Y19         FDRE                                         r  nolabel_line33/Count_reg[3]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X52Y19         FDRE (Hold_fdre_C_D)         0.134     1.575    nolabel_line33/Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 nolabel_line33/Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.557     1.440    nolabel_line33/clock_IBUF_BUFG
    SLICE_X52Y20         FDRE                                         r  nolabel_line33/Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  nolabel_line33/Count_reg[7]/Q
                         net (fo=1, routed)           0.173     1.777    nolabel_line33/Count_reg_n_0_[7]
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.886 r  nolabel_line33/Count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    nolabel_line33/Count_reg[4]_i_1_n_4
    SLICE_X52Y20         FDRE                                         r  nolabel_line33/Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     1.953    nolabel_line33/clock_IBUF_BUFG
    SLICE_X52Y20         FDRE                                         r  nolabel_line33/Count_reg[7]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X52Y20         FDRE (Hold_fdre_C_D)         0.134     1.574    nolabel_line33/Count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 nolabel_line33/Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.556     1.439    nolabel_line33/clock_IBUF_BUFG
    SLICE_X52Y21         FDRE                                         r  nolabel_line33/Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  nolabel_line33/Count_reg[11]/Q
                         net (fo=1, routed)           0.173     1.776    nolabel_line33/Count_reg_n_0_[11]
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.885 r  nolabel_line33/Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    nolabel_line33/Count_reg[8]_i_1_n_4
    SLICE_X52Y21         FDRE                                         r  nolabel_line33/Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.825     1.952    nolabel_line33/clock_IBUF_BUFG
    SLICE_X52Y21         FDRE                                         r  nolabel_line33/Count_reg[11]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X52Y21         FDRE (Hold_fdre_C_D)         0.134     1.573    nolabel_line33/Count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 nolabel_line33/Count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/Count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.273ns (58.080%)  route 0.197ns (41.920%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.554     1.437    nolabel_line33/clock_IBUF_BUFG
    SLICE_X52Y23         FDRE                                         r  nolabel_line33/Count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  nolabel_line33/Count_reg[19]/Q
                         net (fo=17, routed)          0.197     1.798    nolabel_line33/p_0_in[1]
    SLICE_X52Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.907 r  nolabel_line33/Count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.907    nolabel_line33/Count_reg[16]_i_1_n_4
    SLICE_X52Y23         FDRE                                         r  nolabel_line33/Count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.822     1.949    nolabel_line33/clock_IBUF_BUFG
    SLICE_X52Y23         FDRE                                         r  nolabel_line33/Count_reg[19]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X52Y23         FDRE (Hold_fdre_C_D)         0.134     1.571    nolabel_line33/Count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 nolabel_line33/Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.441    nolabel_line33/clock_IBUF_BUFG
    SLICE_X52Y19         FDRE                                         r  nolabel_line33/Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_fdre_C_Q)         0.164     1.605 f  nolabel_line33/Count_reg[0]/Q
                         net (fo=1, routed)           0.163     1.768    nolabel_line33/Count_reg_n_0_[0]
    SLICE_X52Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.813 r  nolabel_line33/Count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.813    nolabel_line33/Count[0]_i_2_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.918 r  nolabel_line33/Count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.918    nolabel_line33/Count_reg[0]_i_1_n_6
    SLICE_X52Y19         FDRE                                         r  nolabel_line33/Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.827     1.954    nolabel_line33/clock_IBUF_BUFG
    SLICE_X52Y19         FDRE                                         r  nolabel_line33/Count_reg[1]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X52Y19         FDRE (Hold_fdre_C_D)         0.134     1.575    nolabel_line33/Count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 nolabel_line33/Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/Count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.279ns (58.377%)  route 0.199ns (41.623%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.556     1.439    nolabel_line33/clock_IBUF_BUFG
    SLICE_X52Y22         FDRE                                         r  nolabel_line33/Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  nolabel_line33/Count_reg[12]/Q
                         net (fo=1, routed)           0.199     1.802    nolabel_line33/Count_reg_n_0_[12]
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.917 r  nolabel_line33/Count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.917    nolabel_line33/Count_reg[12]_i_1_n_7
    SLICE_X52Y22         FDRE                                         r  nolabel_line33/Count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.824     1.951    nolabel_line33/clock_IBUF_BUFG
    SLICE_X52Y22         FDRE                                         r  nolabel_line33/Count_reg[12]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X52Y22         FDRE (Hold_fdre_C_D)         0.134     1.573    nolabel_line33/Count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 nolabel_line33/Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.279ns (58.377%)  route 0.199ns (41.623%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.557     1.440    nolabel_line33/clock_IBUF_BUFG
    SLICE_X52Y20         FDRE                                         r  nolabel_line33/Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  nolabel_line33/Count_reg[4]/Q
                         net (fo=1, routed)           0.199     1.803    nolabel_line33/Count_reg_n_0_[4]
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.918 r  nolabel_line33/Count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.918    nolabel_line33/Count_reg[4]_i_1_n_7
    SLICE_X52Y20         FDRE                                         r  nolabel_line33/Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     1.953    nolabel_line33/clock_IBUF_BUFG
    SLICE_X52Y20         FDRE                                         r  nolabel_line33/Count_reg[4]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X52Y20         FDRE (Hold_fdre_C_D)         0.134     1.574    nolabel_line33/Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 nolabel_line33/Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/Count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.279ns (58.377%)  route 0.199ns (41.623%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.556     1.439    nolabel_line33/clock_IBUF_BUFG
    SLICE_X52Y21         FDRE                                         r  nolabel_line33/Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  nolabel_line33/Count_reg[8]/Q
                         net (fo=1, routed)           0.199     1.802    nolabel_line33/Count_reg_n_0_[8]
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.917 r  nolabel_line33/Count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.917    nolabel_line33/Count_reg[8]_i_1_n_7
    SLICE_X52Y21         FDRE                                         r  nolabel_line33/Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.825     1.952    nolabel_line33/clock_IBUF_BUFG
    SLICE_X52Y21         FDRE                                         r  nolabel_line33/Count_reg[8]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X52Y21         FDRE (Hold_fdre_C_D)         0.134     1.573    nolabel_line33/Count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.344    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4    u0/Z_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5    u0/Z_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6    u0/Z_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4    u0/Z_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6    u0/Z_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3    u0/Z_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5    u0/Z_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3    u0/Z_reg_7/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y25   nolabel_line33/An_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y25   nolabel_line33/An_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y25   nolabel_line33/An_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y26   nolabel_line33/An_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y26   nolabel_line33/An_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y26   nolabel_line33/An_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y26   nolabel_line33/An_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y25   nolabel_line33/An_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y25   nolabel_line33/An_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y19   nolabel_line33/Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y19   nolabel_line33/Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y25   nolabel_line33/An_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y25   nolabel_line33/An_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y26   nolabel_line33/An_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y26   nolabel_line33/An_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y26   nolabel_line33/An_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y26   nolabel_line33/An_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y25   nolabel_line33/An_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y25   nolabel_line33/An_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y19   nolabel_line33/Count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y19   nolabel_line33/Count_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line33/Now_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.757ns  (logic 4.341ns (55.965%)  route 3.416ns (44.035%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.552     5.073    nolabel_line33/clock_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  nolabel_line33/Now_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  nolabel_line33/Now_reg[1]/Q
                         net (fo=7, routed)           1.354     6.884    nolabel_line33/Now_reg_n_0_[1]
    SLICE_X58Y21         LUT4 (Prop_lut4_I3_O)        0.152     7.036 r  nolabel_line33/C_LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.062     9.097    C_LED_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.733    12.831 r  C_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.831    C_LED[0]
    U7                                                                r  C_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/Now_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.526ns  (logic 4.352ns (57.824%)  route 3.174ns (42.176%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.552     5.073    nolabel_line33/clock_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  nolabel_line33/Now_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  nolabel_line33/Now_reg[1]/Q
                         net (fo=7, routed)           1.347     6.877    nolabel_line33/Now_reg_n_0_[1]
    SLICE_X58Y21         LUT4 (Prop_lut4_I3_O)        0.152     7.029 r  nolabel_line33/C_LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.827     8.855    C_LED_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    12.599 r  C_LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.599    C_LED[3]
    V8                                                                r  C_LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/Now_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.368ns  (logic 4.341ns (58.922%)  route 3.027ns (41.078%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.552     5.073    nolabel_line33/clock_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  nolabel_line33/Now_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  nolabel_line33/Now_reg[1]/Q
                         net (fo=7, routed)           1.182     6.711    nolabel_line33/Now_reg_n_0_[1]
    SLICE_X58Y21         LUT4 (Prop_lut4_I3_O)        0.153     6.864 r  nolabel_line33/C_LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.844     8.709    C_LED_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.732    12.441 r  C_LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.441    C_LED[5]
    W6                                                                r  C_LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/Now_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.313ns  (logic 4.100ns (56.066%)  route 3.213ns (43.934%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.552     5.073    nolabel_line33/clock_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  nolabel_line33/Now_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  nolabel_line33/Now_reg[1]/Q
                         net (fo=7, routed)           1.347     6.877    nolabel_line33/Now_reg_n_0_[1]
    SLICE_X58Y21         LUT4 (Prop_lut4_I1_O)        0.124     7.001 r  nolabel_line33/C_LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.865     8.866    C_LED_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.386 r  C_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.386    C_LED[2]
    U5                                                                r  C_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/Now_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.290ns  (logic 4.084ns (56.025%)  route 3.206ns (43.975%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.552     5.073    nolabel_line33/clock_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  nolabel_line33/Now_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  nolabel_line33/Now_reg[1]/Q
                         net (fo=7, routed)           1.354     6.884    nolabel_line33/Now_reg_n_0_[1]
    SLICE_X58Y21         LUT4 (Prop_lut4_I1_O)        0.124     7.008 r  nolabel_line33/C_LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.851     8.859    C_LED_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.364 r  C_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.364    C_LED[1]
    V5                                                                r  C_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/Now_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.132ns  (logic 4.115ns (57.701%)  route 3.017ns (42.299%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.552     5.073    nolabel_line33/clock_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  nolabel_line33/Now_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  nolabel_line33/Now_reg[1]/Q
                         net (fo=7, routed)           1.182     6.711    nolabel_line33/Now_reg_n_0_[1]
    SLICE_X58Y21         LUT4 (Prop_lut4_I2_O)        0.124     6.835 r  nolabel_line33/C_LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.835     8.670    C_LED_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.205 r  C_LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.205    C_LED[4]
    U8                                                                r  C_LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/Now_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.026ns  (logic 4.091ns (58.226%)  route 2.935ns (41.774%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.552     5.073    nolabel_line33/clock_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  nolabel_line33/Now_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  nolabel_line33/Now_reg[1]/Q
                         net (fo=7, routed)           1.100     6.629    nolabel_line33/Now_reg_n_0_[1]
    SLICE_X58Y22         LUT4 (Prop_lut4_I3_O)        0.124     6.753 r  nolabel_line33/C_LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.835     8.588    C_LED_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.099 r  C_LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.099    C_LED[6]
    W7                                                                r  C_LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/An_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.955ns  (logic 4.117ns (69.131%)  route 1.838ns (30.869%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.619     5.140    nolabel_line33/clock_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  nolabel_line33/An_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.419     5.559 r  nolabel_line33/An_reg[2]/Q
                         net (fo=1, routed)           1.838     7.398    An_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.698    11.096 r  An_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.096    An[2]
    V4                                                                r  An[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/An_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.857ns  (logic 3.959ns (67.592%)  route 1.898ns (32.408%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.617     5.138    nolabel_line33/clock_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  nolabel_line33/An_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  nolabel_line33/An_reg[0]/Q
                         net (fo=1, routed)           1.898     7.492    An_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    10.995 r  An_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.995    An[0]
    U2                                                                r  An[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/An_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.799ns  (logic 3.955ns (68.199%)  route 1.844ns (31.801%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.619     5.140    nolabel_line33/clock_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  nolabel_line33/An_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  nolabel_line33/An_reg[1]/Q
                         net (fo=1, routed)           1.844     7.440    An_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    10.940 r  An_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.940    An[1]
    U4                                                                r  An[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line33/An_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.724ns  (logic 1.393ns (80.821%)  route 0.331ns (19.179%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.581     1.464    nolabel_line33/clock_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  nolabel_line33/An_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.128     1.592 r  nolabel_line33/An_reg[3]/Q
                         net (fo=1, routed)           0.331     1.923    An_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.265     3.188 r  An_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.188    An[3]
    W4                                                                r  An[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/An_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.341ns (76.623%)  route 0.409ns (23.377%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.582     1.465    nolabel_line33/clock_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  nolabel_line33/An_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  nolabel_line33/An_reg[1]/Q
                         net (fo=1, routed)           0.409     2.015    An_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.216 r  An_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.216    An[1]
    U4                                                                r  An[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/An_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.777ns  (logic 1.345ns (75.682%)  route 0.432ns (24.318%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.581     1.464    nolabel_line33/clock_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  nolabel_line33/An_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  nolabel_line33/An_reg[0]/Q
                         net (fo=1, routed)           0.432     2.037    An_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.241 r  An_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.241    An[0]
    U2                                                                r  An[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/An_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.786ns  (logic 1.406ns (78.708%)  route 0.380ns (21.292%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.582     1.465    nolabel_line33/clock_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  nolabel_line33/An_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  nolabel_line33/An_reg[2]/Q
                         net (fo=1, routed)           0.380     1.973    An_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.278     3.251 r  An_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.251    An[2]
    V4                                                                r  An[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/Now_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.392ns (70.255%)  route 0.589ns (29.745%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.584     1.467    nolabel_line33/clock_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  nolabel_line33/Now_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  nolabel_line33/Now_reg[2]/Q
                         net (fo=7, routed)           0.185     1.793    nolabel_line33/Now_reg_n_0_[2]
    SLICE_X58Y21         LUT4 (Prop_lut4_I3_O)        0.045     1.838 r  nolabel_line33/C_LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.404     2.242    C_LED_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.448 r  C_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.448    C_LED[1]
    V5                                                                r  C_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/Now_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.025ns  (logic 1.398ns (69.022%)  route 0.627ns (30.978%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.584     1.467    nolabel_line33/clock_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  nolabel_line33/Now_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  nolabel_line33/Now_reg[3]/Q
                         net (fo=7, routed)           0.247     1.855    nolabel_line33/Now_reg_n_0_[3]
    SLICE_X58Y22         LUT4 (Prop_lut4_I0_O)        0.045     1.900 r  nolabel_line33/C_LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.380     2.280    C_LED_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.492 r  C_LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.492    C_LED[6]
    W7                                                                r  C_LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/Now_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.058ns  (logic 1.407ns (68.352%)  route 0.651ns (31.648%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.584     1.467    nolabel_line33/clock_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  nolabel_line33/Now_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  nolabel_line33/Now_reg[2]/Q
                         net (fo=7, routed)           0.246     1.854    nolabel_line33/Now_reg_n_0_[2]
    SLICE_X58Y21         LUT4 (Prop_lut4_I2_O)        0.045     1.899 r  nolabel_line33/C_LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.405     2.305    C_LED_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.525 r  C_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.525    C_LED[2]
    U5                                                                r  C_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/Now_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.108ns  (logic 1.422ns (67.458%)  route 0.686ns (32.542%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.584     1.467    nolabel_line33/clock_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  nolabel_line33/Now_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  nolabel_line33/Now_reg[3]/Q
                         net (fo=7, routed)           0.309     1.918    nolabel_line33/Now_reg_n_0_[3]
    SLICE_X58Y21         LUT4 (Prop_lut4_I0_O)        0.045     1.963 r  nolabel_line33/C_LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.377     2.339    C_LED_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.575 r  C_LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.575    C_LED[4]
    U8                                                                r  C_LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/Now_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.119ns  (logic 1.487ns (70.189%)  route 0.632ns (29.811%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.584     1.467    nolabel_line33/clock_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  nolabel_line33/Now_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  nolabel_line33/Now_reg[2]/Q
                         net (fo=7, routed)           0.246     1.854    nolabel_line33/Now_reg_n_0_[2]
    SLICE_X58Y21         LUT4 (Prop_lut4_I1_O)        0.043     1.897 r  nolabel_line33/C_LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.386     2.283    C_LED_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     3.586 r  C_LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.586    C_LED[3]
    V8                                                                r  C_LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/Now_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.151ns  (logic 1.483ns (68.973%)  route 0.667ns (31.027%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.584     1.467    nolabel_line33/clock_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  nolabel_line33/Now_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  nolabel_line33/Now_reg[2]/Q
                         net (fo=7, routed)           0.185     1.793    nolabel_line33/Now_reg_n_0_[2]
    SLICE_X58Y21         LUT4 (Prop_lut4_I2_O)        0.048     1.841 r  nolabel_line33/C_LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.483     2.323    C_LED_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.294     3.618 r  C_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.618    C_LED[0]
    U7                                                                r  C_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay           112 Endpoints
Min Delay           112 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            u0/Z_reg_2/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.634ns  (logic 1.464ns (25.980%)  route 4.170ns (74.020%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  A_IBUF[2]_inst/O
                         net (fo=8, routed)           4.170     5.634    u0/sel[2]
    RAMB36_X2Y6          RAMB36E1                                     r  u0/Z_reg_2/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.489     4.830    u0/clock_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  u0/Z_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            u0/Z_reg_2/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.601ns  (logic 1.453ns (25.941%)  route 4.148ns (74.059%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  A_IBUF[0]_inst/O
                         net (fo=8, routed)           4.148     5.601    u0/sel[0]
    RAMB36_X2Y6          RAMB36E1                                     r  u0/Z_reg_2/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.489     4.830    u0/clock_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  u0/Z_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 A[5]
                            (input port)
  Destination:            u0/Z_reg_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.529ns  (logic 1.466ns (26.513%)  route 4.063ns (73.487%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  A[5] (IN)
                         net (fo=0)                   0.000     0.000    A[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  A_IBUF[5]_inst/O
                         net (fo=8, routed)           4.063     5.529    u0/sel[5]
    RAMB36_X2Y6          RAMB36E1                                     r  u0/Z_reg_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.489     4.830    u0/clock_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  u0/Z_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            u0/Z_reg_2/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.520ns  (logic 1.448ns (26.241%)  route 4.071ns (73.759%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  A_IBUF[3]_inst/O
                         net (fo=8, routed)           4.071     5.520    u0/sel[3]
    RAMB36_X2Y6          RAMB36E1                                     r  u0/Z_reg_2/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.489     4.830    u0/clock_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  u0/Z_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            u0/Z_reg_2/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.445ns  (logic 1.461ns (26.840%)  route 3.983ns (73.160%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  A_IBUF[1]_inst/O
                         net (fo=8, routed)           3.983     5.445    u0/sel[1]
    RAMB36_X2Y6          RAMB36E1                                     r  u0/Z_reg_2/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.489     4.830    u0/clock_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  u0/Z_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 A[7]
                            (input port)
  Destination:            u0/Z_reg_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.395ns  (logic 1.459ns (27.039%)  route 3.937ns (72.961%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  A[7] (IN)
                         net (fo=0)                   0.000     0.000    A[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  A_IBUF[7]_inst/O
                         net (fo=8, routed)           3.937     5.395    u0/sel[7]
    RAMB36_X2Y6          RAMB36E1                                     r  u0/Z_reg_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.489     4.830    u0/clock_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  u0/Z_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            u0/Z_reg_1/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.296ns  (logic 1.464ns (27.638%)  route 3.832ns (72.362%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  A_IBUF[2]_inst/O
                         net (fo=8, routed)           3.832     5.296    u0/sel[2]
    RAMB36_X2Y5          RAMB36E1                                     r  u0/Z_reg_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.484     4.825    u0/clock_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  u0/Z_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            u0/Z_reg_1/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.263ns  (logic 1.453ns (27.607%)  route 3.810ns (72.393%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  A_IBUF[0]_inst/O
                         net (fo=8, routed)           3.810     5.263    u0/sel[0]
    RAMB36_X2Y5          RAMB36E1                                     r  u0/Z_reg_1/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.484     4.825    u0/clock_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  u0/Z_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 A[6]
                            (input port)
  Destination:            u0/Z_reg_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.257ns  (logic 1.450ns (27.576%)  route 3.807ns (72.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  A[6] (IN)
                         net (fo=0)                   0.000     0.000    A[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  A_IBUF[6]_inst/O
                         net (fo=8, routed)           3.807     5.257    u0/sel[6]
    RAMB36_X2Y6          RAMB36E1                                     r  u0/Z_reg_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.489     4.830    u0/clock_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  u0/Z_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            u0/Z_reg_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.250ns  (logic 1.451ns (27.631%)  route 3.800ns (72.369%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  A_IBUF[4]_inst/O
                         net (fo=8, routed)           3.800     5.250    u0/sel[4]
    RAMB36_X2Y6          RAMB36E1                                     r  u0/Z_reg_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.489     4.830    u0/clock_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  u0/Z_reg_2/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[8]
                            (input port)
  Destination:            u0/Z_reg_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.863ns  (logic 0.223ns (25.805%)  route 0.640ns (74.195%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  A[8] (IN)
                         net (fo=0)                   0.000     0.000    A[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  A_IBUF[8]_inst/O
                         net (fo=8, routed)           0.640     0.863    u0/sel[8]
    RAMB36_X2Y6          RAMB36E1                                     r  u0/Z_reg_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.872     2.000    u0/clock_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  u0/Z_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 A[12]
                            (input port)
  Destination:            u0/Z_reg_2/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.237ns (26.659%)  route 0.651ns (73.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  A[12] (IN)
                         net (fo=0)                   0.000     0.000    A[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  A_IBUF[12]_inst/O
                         net (fo=8, routed)           0.651     0.888    u0/sel[12]
    RAMB36_X2Y6          RAMB36E1                                     r  u0/Z_reg_2/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.872     2.000    u0/clock_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  u0/Z_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 A[9]
                            (input port)
  Destination:            u0/Z_reg_2/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.920ns  (logic 0.220ns (23.941%)  route 0.700ns (76.059%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  A[9] (IN)
                         net (fo=0)                   0.000     0.000    A[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  A_IBUF[9]_inst/O
                         net (fo=8, routed)           0.700     0.920    u0/sel[9]
    RAMB36_X2Y6          RAMB36E1                                     r  u0/Z_reg_2/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.872     2.000    u0/clock_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  u0/Z_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 A[13]
                            (input port)
  Destination:            u0/Z_reg_2/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.221ns (23.443%)  route 0.722ns (76.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  A[13] (IN)
                         net (fo=0)                   0.000     0.000    A[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  A_IBUF[13]_inst/O
                         net (fo=8, routed)           0.722     0.943    u0/sel[13]
    RAMB36_X2Y6          RAMB36E1                                     r  u0/Z_reg_2/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.872     2.000    u0/clock_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  u0/Z_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 A[11]
                            (input port)
  Destination:            u0/Z_reg_2/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.957ns  (logic 0.232ns (24.213%)  route 0.726ns (75.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  A[11] (IN)
                         net (fo=0)                   0.000     0.000    A[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  A_IBUF[11]_inst/O
                         net (fo=8, routed)           0.726     0.957    u0/sel[11]
    RAMB36_X2Y6          RAMB36E1                                     r  u0/Z_reg_2/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.872     2.000    u0/clock_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  u0/Z_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 A[8]
                            (input port)
  Destination:            u0/Z_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.223ns (22.981%)  route 0.746ns (77.019%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  A[8] (IN)
                         net (fo=0)                   0.000     0.000    A[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  A_IBUF[8]_inst/O
                         net (fo=8, routed)           0.746     0.969    u0/sel[8]
    RAMB36_X2Y5          RAMB36E1                                     r  u0/Z_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.867     1.995    u0/clock_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  u0/Z_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 A[12]
                            (input port)
  Destination:            u0/Z_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.237ns (23.815%)  route 0.757ns (76.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  A[12] (IN)
                         net (fo=0)                   0.000     0.000    A[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  A_IBUF[12]_inst/O
                         net (fo=8, routed)           0.757     0.994    u0/sel[12]
    RAMB36_X2Y5          RAMB36E1                                     r  u0/Z_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.867     1.995    u0/clock_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  u0/Z_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 A[10]
                            (input port)
  Destination:            u0/Z_reg_2/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.226ns (22.511%)  route 0.778ns (77.489%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  A[10] (IN)
                         net (fo=0)                   0.000     0.000    A[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  A_IBUF[10]_inst/O
                         net (fo=8, routed)           0.778     1.004    u0/sel[10]
    RAMB36_X2Y6          RAMB36E1                                     r  u0/Z_reg_2/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.872     2.000    u0/clock_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  u0/Z_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 A[8]
                            (input port)
  Destination:            u0/Z_reg_4/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.016ns  (logic 0.223ns (21.907%)  route 0.793ns (78.093%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  A[8] (IN)
                         net (fo=0)                   0.000     0.000    A[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  A_IBUF[8]_inst/O
                         net (fo=8, routed)           0.793     1.016    u0/sel[8]
    RAMB36_X1Y6          RAMB36E1                                     r  u0/Z_reg_4/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.871     1.999    u0/clock_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  u0/Z_reg_4/CLKARDCLK

Slack:                    inf
  Source:                 A[9]
                            (input port)
  Destination:            u0/Z_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.220ns (21.468%)  route 0.806ns (78.532%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  A[9] (IN)
                         net (fo=0)                   0.000     0.000    A[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  A_IBUF[9]_inst/O
                         net (fo=8, routed)           0.806     1.026    u0/sel[9]
    RAMB36_X2Y5          RAMB36E1                                     r  u0/Z_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.867     1.995    u0/clock_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  u0/Z_reg_1/CLKARDCLK





