Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Jan 19 08:46:39 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-330704495.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: netsoc_info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.235        0.000                      0                12310        0.036        0.000                      0                12310        0.264        0.000                       0                  3926  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk100                  {0.000 5.000}        10.000          100.000         
  netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_clocks_rx           {0.000 4.000}        8.000           125.000         
eth_rx_clk              {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx     {0.000 4.000}        8.000           125.000         
  ethphy_pll_clk_tx90   {2.000 6.000}        8.000           125.000         
  ethphy_pll_fb         {0.000 4.000}        8.000           125.000         
eth_tx_clk              {0.000 4.000}        8.000           125.000         
sys_clk                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                    3.000        0.000                       0                     1  
  netsoc_pll_clk200           1.254        0.000                      0                   14        0.122        0.000                      0                   14        0.264        0.000                       0                    11  
  netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_clocks_rx                                                                                                                                                             5.845        0.000                       0                     1  
eth_rx_clk                    0.953        0.000                      0                  399        0.075        0.000                      0                  399        2.000        0.000                       0                   160  
  ethphy_pll_clk_tx                                                                                                                                                       5.845        0.000                       0                     2  
  ethphy_pll_clk_tx90                                                                                                                                                     5.845        0.000                       0                     3  
  ethphy_pll_fb                                                                                                                                                           6.751        0.000                       0                     2  
eth_tx_clk                    0.327        0.000                      0                  227        0.121        0.000                      0                  227        3.500        0.000                       0                   102  
sys_clk                       0.235        0.000                      0                11670        0.036        0.000                      0                11670        3.750        0.000                       0                  3559  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_clk200
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        1.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.091ns
    Source Clock Delay      (SCD):    6.446ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.731     6.446    clk200_clk
    SLICE_X147Y169       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y169       FDPE (Prop_fdpe_C_Q)         0.456     6.902 r  FDPE_2/Q
                         net (fo=1, routed)           0.190     7.092    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X147Y169       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     4.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     4.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     6.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     6.478 r  BUFG_3/O
                         net (fo=9, routed)           1.614     8.091    clk200_clk
    SLICE_X147Y169       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.354     8.446    
                         clock uncertainty           -0.053     8.393    
    SLICE_X147Y169       FDPE (Setup_fdpe_C_D)       -0.047     8.346    FDPE_3
  -------------------------------------------------------------------
                         required time                          8.346    
                         arrival time                          -7.092    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             2.715ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.773ns (36.105%)  route 1.368ns (63.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.091ns = ( 11.091 - 5.000 ) 
    Source Clock Delay      (SCD):    6.446ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.731     6.446    clk200_clk
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y169       FDSE (Prop_fdse_C_Q)         0.478     6.924 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.856     7.780    netsoc_reset_counter[1]
    SLICE_X146Y169       LUT6 (Prop_lut6_I0_O)        0.295     8.075 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.512     8.587    netsoc_ic_reset_i_1_n_0
    SLICE_X145Y169       FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.614    11.091    clk200_clk
    SLICE_X145Y169       FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism              0.330    11.422    
                         clock uncertainty           -0.053    11.369    
    SLICE_X145Y169       FDRE (Setup_fdre_C_D)       -0.067    11.302    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.302    
                         arrival time                          -8.587    
  -------------------------------------------------------------------
                         slack                                  2.715    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.698%)  route 1.208ns (65.302%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.091ns = ( 11.091 - 5.000 ) 
    Source Clock Delay      (SCD):    6.446ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.731     6.446    clk200_clk
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y169       FDSE (Prop_fdse_C_Q)         0.518     6.964 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.793    netsoc_reset_counter[0]
    SLICE_X146Y169       LUT4 (Prop_lut4_I1_O)        0.124     7.917 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.296    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.614    11.091    clk200_clk
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.354    11.446    
                         clock uncertainty           -0.053    11.393    
    SLICE_X146Y169       FDSE (Setup_fdse_C_CE)      -0.169    11.224    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.224    
                         arrival time                          -8.296    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.698%)  route 1.208ns (65.302%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.091ns = ( 11.091 - 5.000 ) 
    Source Clock Delay      (SCD):    6.446ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.731     6.446    clk200_clk
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y169       FDSE (Prop_fdse_C_Q)         0.518     6.964 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.793    netsoc_reset_counter[0]
    SLICE_X146Y169       LUT4 (Prop_lut4_I1_O)        0.124     7.917 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.296    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.614    11.091    clk200_clk
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.354    11.446    
                         clock uncertainty           -0.053    11.393    
    SLICE_X146Y169       FDSE (Setup_fdse_C_CE)      -0.169    11.224    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.224    
                         arrival time                          -8.296    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.698%)  route 1.208ns (65.302%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.091ns = ( 11.091 - 5.000 ) 
    Source Clock Delay      (SCD):    6.446ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.731     6.446    clk200_clk
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y169       FDSE (Prop_fdse_C_Q)         0.518     6.964 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.793    netsoc_reset_counter[0]
    SLICE_X146Y169       LUT4 (Prop_lut4_I1_O)        0.124     7.917 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.296    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.614    11.091    clk200_clk
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.354    11.446    
                         clock uncertainty           -0.053    11.393    
    SLICE_X146Y169       FDSE (Setup_fdse_C_CE)      -0.169    11.224    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.224    
                         arrival time                          -8.296    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.642ns (34.698%)  route 1.208ns (65.302%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.091ns = ( 11.091 - 5.000 ) 
    Source Clock Delay      (SCD):    6.446ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.731     6.446    clk200_clk
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y169       FDSE (Prop_fdse_C_Q)         0.518     6.964 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.829     7.793    netsoc_reset_counter[0]
    SLICE_X146Y169       LUT4 (Prop_lut4_I1_O)        0.124     7.917 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.379     8.296    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.614    11.091    clk200_clk
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.354    11.446    
                         clock uncertainty           -0.053    11.393    
    SLICE_X146Y169       FDSE (Setup_fdse_C_CE)      -0.169    11.224    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.224    
                         arrival time                          -8.296    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.977ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.642ns (31.362%)  route 1.405ns (68.638%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.091ns = ( 11.091 - 5.000 ) 
    Source Clock Delay      (SCD):    6.446ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.731     6.446    clk200_clk
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y169       FDSE (Prop_fdse_C_Q)         0.518     6.964 f  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.405     8.369    netsoc_reset_counter[0]
    SLICE_X146Y169       LUT1 (Prop_lut1_I0_O)        0.124     8.493 r  netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.493    netsoc_reset_counter0[0]
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.614    11.091    clk200_clk
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.354    11.446    
                         clock uncertainty           -0.053    11.393    
    SLICE_X146Y169       FDSE (Setup_fdse_C_D)        0.077    11.470    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.470    
                         arrival time                          -8.493    
  -------------------------------------------------------------------
                         slack                                  2.977    

Slack (MET) :             2.996ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 0.664ns (32.092%)  route 1.405ns (67.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.091ns = ( 11.091 - 5.000 ) 
    Source Clock Delay      (SCD):    6.446ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.731     6.446    clk200_clk
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y169       FDSE (Prop_fdse_C_Q)         0.518     6.964 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.405     8.369    netsoc_reset_counter[0]
    SLICE_X146Y169       LUT2 (Prop_lut2_I0_O)        0.146     8.515 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.515    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.614    11.091    clk200_clk
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.354    11.446    
                         clock uncertainty           -0.053    11.393    
    SLICE_X146Y169       FDSE (Setup_fdse_C_D)        0.118    11.511    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.511    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                  2.996    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.642ns (33.700%)  route 1.263ns (66.300%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.091ns = ( 11.091 - 5.000 ) 
    Source Clock Delay      (SCD):    6.446ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.731     6.446    clk200_clk
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y169       FDSE (Prop_fdse_C_Q)         0.518     6.964 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.263     8.227    netsoc_reset_counter[0]
    SLICE_X146Y169       LUT3 (Prop_lut3_I1_O)        0.124     8.351 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.351    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.614    11.091    clk200_clk
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.354    11.446    
                         clock uncertainty           -0.053    11.393    
    SLICE_X146Y169       FDSE (Setup_fdse_C_D)        0.081    11.474    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.474    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.134ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.668ns (34.593%)  route 1.263ns (65.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.091ns = ( 11.091 - 5.000 ) 
    Source Clock Delay      (SCD):    6.446ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=9, routed)           1.731     6.446    clk200_clk
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y169       FDSE (Prop_fdse_C_Q)         0.518     6.964 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.263     8.227    netsoc_reset_counter[0]
    SLICE_X146Y169       LUT4 (Prop_lut4_I1_O)        0.150     8.377 r  netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.377    netsoc_reset_counter[3]_i_2_n_0
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=9, routed)           1.614    11.091    clk200_clk
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.354    11.446    
                         clock uncertainty           -0.053    11.393    
    SLICE_X146Y169       FDSE (Setup_fdse_C_D)        0.118    11.511    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.511    
                         arrival time                          -8.377    
  -------------------------------------------------------------------
                         slack                                  3.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.610     1.915    clk200_clk
    SLICE_X147Y169       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y169       FDPE (Prop_fdpe_C_Q)         0.141     2.056 r  FDPE_2/Q
                         net (fo=1, routed)           0.056     2.112    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X147Y169       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.879     2.468    clk200_clk
    SLICE_X147Y169       FDPE                                         r  FDPE_3/C
                         clock pessimism             -0.553     1.915    
    SLICE_X147Y169       FDPE (Hold_fdpe_C_D)         0.075     1.990    FDPE_3
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.249ns (58.049%)  route 0.180ns (41.951%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.610     1.915    clk200_clk
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y169       FDSE (Prop_fdse_C_Q)         0.148     2.063 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.180     2.243    netsoc_reset_counter[1]
    SLICE_X146Y169       LUT2 (Prop_lut2_I1_O)        0.101     2.344 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.344    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.879     2.468    clk200_clk
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.553     1.915    
    SLICE_X146Y169       FDSE (Hold_fdse_C_D)         0.131     2.046    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.249ns (57.513%)  route 0.184ns (42.487%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.610     1.915    clk200_clk
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y169       FDSE (Prop_fdse_C_Q)         0.148     2.063 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.184     2.247    netsoc_reset_counter[1]
    SLICE_X146Y169       LUT4 (Prop_lut4_I2_O)        0.101     2.348 r  netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.348    netsoc_reset_counter[3]_i_2_n_0
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.879     2.468    clk200_clk
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.553     1.915    
    SLICE_X146Y169       FDSE (Hold_fdse_C_D)         0.131     2.046    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.246ns (57.216%)  route 0.184ns (42.784%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.610     1.915    clk200_clk
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y169       FDSE (Prop_fdse_C_Q)         0.148     2.063 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.184     2.247    netsoc_reset_counter[1]
    SLICE_X146Y169       LUT3 (Prop_lut3_I0_O)        0.098     2.345 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.345    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.879     2.468    clk200_clk
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.553     1.915    
    SLICE_X146Y169       FDSE (Hold_fdse_C_D)         0.121     2.036    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 netsoc_ic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.531%)  route 0.285ns (60.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.610     1.915    clk200_clk
    SLICE_X145Y169       FDRE                                         r  netsoc_ic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y169       FDRE (Prop_fdre_C_Q)         0.141     2.056 r  netsoc_ic_reset_reg/Q
                         net (fo=3, routed)           0.124     2.180    netsoc_ic_reset
    SLICE_X146Y169       LUT6 (Prop_lut6_I4_O)        0.045     2.225 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.160     2.385    netsoc_ic_reset_i_1_n_0
    SLICE_X145Y169       FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.879     2.468    clk200_clk
    SLICE_X145Y169       FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism             -0.553     1.915    
    SLICE_X145Y169       FDRE (Hold_fdre_C_D)         0.070     1.985    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.128ns (34.480%)  route 0.243ns (65.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.610     1.915    clk200_clk
    SLICE_X147Y169       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y169       FDPE (Prop_fdpe_C_Q)         0.128     2.043 r  FDPE_3/Q
                         net (fo=5, routed)           0.243     2.286    clk200_rst
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.879     2.468    clk200_clk
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.540     1.928    
    SLICE_X146Y169       FDSE (Hold_fdse_C_S)        -0.045     1.883    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.128ns (34.480%)  route 0.243ns (65.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.610     1.915    clk200_clk
    SLICE_X147Y169       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y169       FDPE (Prop_fdpe_C_Q)         0.128     2.043 r  FDPE_3/Q
                         net (fo=5, routed)           0.243     2.286    clk200_rst
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.879     2.468    clk200_clk
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.540     1.928    
    SLICE_X146Y169       FDSE (Hold_fdse_C_S)        -0.045     1.883    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.128ns (34.480%)  route 0.243ns (65.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.610     1.915    clk200_clk
    SLICE_X147Y169       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y169       FDPE (Prop_fdpe_C_Q)         0.128     2.043 r  FDPE_3/Q
                         net (fo=5, routed)           0.243     2.286    clk200_rst
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.879     2.468    clk200_clk
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.540     1.928    
    SLICE_X146Y169       FDSE (Hold_fdse_C_S)        -0.045     1.883    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.128ns (34.480%)  route 0.243ns (65.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.610     1.915    clk200_clk
    SLICE_X147Y169       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y169       FDPE (Prop_fdpe_C_Q)         0.128     2.043 r  FDPE_3/Q
                         net (fo=5, routed)           0.243     2.286    clk200_rst
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.879     2.468    clk200_clk
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.540     1.928    
    SLICE_X146Y169       FDSE (Hold_fdse_C_S)        -0.045     1.883    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.247ns (51.849%)  route 0.229ns (48.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=9, routed)           0.610     1.915    clk200_clk
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y169       FDSE (Prop_fdse_C_Q)         0.148     2.063 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.113     2.176    netsoc_reset_counter[3]
    SLICE_X146Y169       LUT4 (Prop_lut4_I3_O)        0.099     2.275 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.116     2.391    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    netsoc_pll_clk200
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=9, routed)           0.879     2.468    clk200_clk
    SLICE_X146Y169       FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.553     1.915    
    SLICE_X146Y169       FDSE (Hold_fdse_C_CE)       -0.016     1.899    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.492    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y4    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X147Y169   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X147Y169   FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X145Y169   netsoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X146Y169   netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X146Y169   netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X146Y169   netsoc_reset_counter_reg[2]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X147Y169   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X147Y169   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X147Y169   FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X147Y169   FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X145Y169   netsoc_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X145Y169   netsoc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X146Y169   netsoc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X146Y169   netsoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X146Y169   netsoc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X146Y169   netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X147Y169   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X147Y169   FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X145Y169   netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X146Y169   netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X146Y169   netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X146Y169   netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X146Y169   netsoc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X147Y169   FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X147Y169   FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X145Y169   netsoc_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_fb
  To Clock:  netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys
  To Clock:  netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x
  To Clock:  netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x_dqs
  To Clock:  netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y5   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clockdomainsrenamer3_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.544ns  (logic 0.945ns (14.440%)  route 5.599ns (85.560%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 9.513 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=3, routed)           4.687     7.222    ethphy_rx_ctl
    SLICE_X79Y120        LUT5 (Prop_lut5_I1_O)        0.180     7.402 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=10, routed)          0.469     7.870    ethmac_preamble_checker_source_last
    SLICE_X78Y120        LUT6 (Prop_lut6_I5_O)        0.124     7.994 r  clockdomainsrenamer3_state[1]_i_3/O
                         net (fo=1, routed)           0.444     8.438    clockdomainsrenamer3_state[1]_i_3_n_0
    SLICE_X78Y120        LUT5 (Prop_lut5_I3_O)        0.124     8.562 r  clockdomainsrenamer3_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.562    clockdomainsrenamer3_state[1]_i_1_n_0
    SLICE_X78Y120        FDRE                                         r  clockdomainsrenamer3_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.513     9.513    eth_rx_clk
    SLICE_X78Y120        FDRE                                         r  clockdomainsrenamer3_state_reg[1]/C
                         clock pessimism              0.008     9.521    
                         clock uncertainty           -0.035     9.486    
    SLICE_X78Y120        FDRE (Setup_fdre_C_D)        0.029     9.515    clockdomainsrenamer3_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.515    
                         arrival time                          -8.562    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_demux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.430ns  (logic 0.821ns (12.768%)  route 5.609ns (87.232%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 9.515 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=3, routed)           4.687     7.222    ethphy_rx_ctl
    SLICE_X79Y120        LUT5 (Prop_lut5_I1_O)        0.180     7.402 f  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=10, routed)          0.922     8.324    ethmac_preamble_checker_source_last
    SLICE_X84Y121        LUT4 (Prop_lut4_I2_O)        0.124     8.448 r  ethmac_rx_converter_converter_demux[0]_i_1/O
                         net (fo=1, routed)           0.000     8.448    ethmac_rx_converter_converter_demux[0]_i_1_n_0
    SLICE_X84Y121        FDRE                                         r  ethmac_rx_converter_converter_demux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.515     9.515    eth_rx_clk
    SLICE_X84Y121        FDRE                                         r  ethmac_rx_converter_converter_demux_reg[0]/C
                         clock pessimism              0.008     9.523    
                         clock uncertainty           -0.035     9.488    
    SLICE_X84Y121        FDRE (Setup_fdre_C_D)        0.077     9.565    ethmac_rx_converter_converter_demux_reg[0]
  -------------------------------------------------------------------
                         required time                          9.565    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_demux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.456ns  (logic 0.847ns (13.119%)  route 5.609ns (86.881%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 9.515 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=3, routed)           4.687     7.222    ethphy_rx_ctl
    SLICE_X79Y120        LUT5 (Prop_lut5_I1_O)        0.180     7.402 f  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=10, routed)          0.922     8.324    ethmac_preamble_checker_source_last
    SLICE_X84Y121        LUT5 (Prop_lut5_I3_O)        0.150     8.474 r  ethmac_rx_converter_converter_demux[1]_i_1/O
                         net (fo=1, routed)           0.000     8.474    ethmac_rx_converter_converter_demux[1]_i_1_n_0
    SLICE_X84Y121        FDRE                                         r  ethmac_rx_converter_converter_demux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.515     9.515    eth_rx_clk
    SLICE_X84Y121        FDRE                                         r  ethmac_rx_converter_converter_demux_reg[1]/C
                         clock pessimism              0.008     9.523    
                         clock uncertainty           -0.035     9.488    
    SLICE_X84Y121        FDRE (Setup_fdre_C_D)        0.118     9.606    ethmac_rx_converter_converter_demux_reg[1]
  -------------------------------------------------------------------
                         required time                          9.606    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.142ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.314ns  (logic 0.697ns (11.040%)  route 5.617ns (88.960%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 9.528 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=3, routed)           4.687     7.222    ethphy_rx_ctl
    SLICE_X79Y120        LUT5 (Prop_lut5_I1_O)        0.180     7.402 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=10, routed)          0.930     8.331    ethmac_preamble_checker_source_last
    SLICE_X88Y121        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.528     9.528    eth_rx_clk
    SLICE_X88Y121        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[18]/C
                         clock pessimism              0.008     9.536    
                         clock uncertainty           -0.035     9.501    
    SLICE_X88Y121        FDRE (Setup_fdre_C_D)       -0.028     9.473    ethmac_rx_converter_converter_source_payload_data_reg[18]
  -------------------------------------------------------------------
                         required time                          9.473    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.250ns  (logic 0.697ns (11.153%)  route 5.553ns (88.847%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 9.512 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=3, routed)           4.687     7.222    ethphy_rx_ctl
    SLICE_X79Y120        LUT5 (Prop_lut5_I1_O)        0.180     7.402 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=10, routed)          0.866     8.267    ethmac_preamble_checker_source_last
    SLICE_X87Y123        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.512     9.512    eth_rx_clk
    SLICE_X87Y123        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[38]/C
                         clock pessimism              0.008     9.520    
                         clock uncertainty           -0.035     9.485    
    SLICE_X87Y123        FDRE (Setup_fdre_C_D)       -0.067     9.418    ethmac_rx_converter_converter_source_payload_data_reg[38]
  -------------------------------------------------------------------
                         required time                          9.418    
                         arrival time                          -8.267    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clockdomainsrenamer5_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.287ns  (logic 0.847ns (13.473%)  route 5.440ns (86.527%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 9.510 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 r  IDDR/Q1
                         net (fo=3, routed)           4.687     7.222    ethphy_rx_ctl
    SLICE_X79Y120        LUT5 (Prop_lut5_I1_O)        0.180     7.402 f  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=10, routed)          0.753     8.154    ethmac_preamble_checker_source_last
    SLICE_X79Y122        LUT4 (Prop_lut4_I1_O)        0.150     8.304 r  clockdomainsrenamer5_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.304    clockdomainsrenamer5_state[1]_i_1_n_0
    SLICE_X79Y122        FDRE                                         r  clockdomainsrenamer5_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.510     9.510    eth_rx_clk
    SLICE_X79Y122        FDRE                                         r  clockdomainsrenamer5_state_reg[1]/C
                         clock pessimism              0.008     9.518    
                         clock uncertainty           -0.035     9.483    
    SLICE_X79Y122        FDRE (Setup_fdre_C_D)        0.075     9.558    clockdomainsrenamer5_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.558    
                         arrival time                          -8.304    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.272ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         1.650     1.650    eth_rx_clk
    SLICE_X75Y113        FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y113        FDPE (Prop_fdpe_C_Q)         0.456     2.106 r  FDPE_8/Q
                         net (fo=1, routed)           0.190     2.296    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X75Y113        FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 r  BUFG_5/O
                         net (fo=160, routed)         1.530     3.530    eth_rx_clk
    SLICE_X75Y113        FDPE                                         r  FDPE_9/C
                         clock pessimism              0.120     3.650    
                         clock uncertainty           -0.035     3.615    
    SLICE_X75Y113        FDPE (Setup_fdpe_C_D)       -0.047     3.568    FDPE_9
  -------------------------------------------------------------------
                         required time                          3.568    
                         arrival time                          -2.296    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.298ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.113ns  (logic 0.697ns (11.403%)  route 5.416ns (88.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 9.516 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=3, routed)           4.687     7.222    ethphy_rx_ctl
    SLICE_X79Y120        LUT5 (Prop_lut5_I1_O)        0.180     7.402 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=10, routed)          0.729     8.130    ethmac_preamble_checker_source_last
    SLICE_X87Y120        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.516     9.516    eth_rx_clk
    SLICE_X87Y120        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[28]/C
                         clock pessimism              0.008     9.524    
                         clock uncertainty           -0.035     9.489    
    SLICE_X87Y120        FDRE (Setup_fdre_C_D)       -0.061     9.428    ethmac_rx_converter_converter_source_payload_data_reg[28]
  -------------------------------------------------------------------
                         required time                          9.428    
                         arrival time                          -8.130    
  -------------------------------------------------------------------
                         slack                                  1.298    

Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_last_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.216ns  (logic 0.821ns (13.208%)  route 5.395ns (86.792%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 9.512 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=3, routed)           4.687     7.222    ethphy_rx_ctl
    SLICE_X79Y120        LUT5 (Prop_lut5_I1_O)        0.180     7.402 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=10, routed)          0.708     8.110    ethmac_preamble_checker_source_last
    SLICE_X84Y123        LUT5 (Prop_lut5_I1_O)        0.124     8.234 r  ethmac_rx_converter_converter_source_last_i_1/O
                         net (fo=1, routed)           0.000     8.234    ethmac_rx_converter_converter_source_last_i_1_n_0
    SLICE_X84Y123        FDRE                                         r  ethmac_rx_converter_converter_source_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.512     9.512    eth_rx_clk
    SLICE_X84Y123        FDRE                                         r  ethmac_rx_converter_converter_source_last_reg/C
                         clock pessimism              0.008     9.520    
                         clock uncertainty           -0.035     9.485    
    SLICE_X84Y123        FDRE (Setup_fdre_C_D)        0.077     9.562    ethmac_rx_converter_converter_source_last_reg
  -------------------------------------------------------------------
                         required time                          9.562    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 IDDR/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk rise@8.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.973ns  (logic 0.697ns (11.670%)  route 5.276ns (88.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 9.515 - 8.000 ) 
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         2.018     2.018    eth_rx_clk
    ILOGIC_X0Y79         IDDR                                         r  IDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y79         IDDR (Prop_iddr_C_Q1)        0.517     2.535 f  IDDR/Q1
                         net (fo=3, routed)           4.687     7.222    ethphy_rx_ctl
    SLICE_X79Y120        LUT5 (Prop_lut5_I1_O)        0.180     7.402 r  ethmac_rx_converter_converter_source_payload_data[38]_i_1/O
                         net (fo=10, routed)          0.589     7.990    ethmac_preamble_checker_source_last
    SLICE_X87Y121        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     8.000 r  BUFG_5/O
                         net (fo=160, routed)         1.515     9.515    eth_rx_clk
    SLICE_X87Y121        FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[8]/C
                         clock pessimism              0.008     9.523    
                         clock uncertainty           -0.035     9.488    
    SLICE_X87Y121        FDRE (Setup_fdre_C_D)       -0.061     9.427    ethmac_rx_converter_converter_source_payload_data_reg[8]
  -------------------------------------------------------------------
                         required time                          9.427    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                  1.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.709%)  route 0.277ns (66.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.553     0.553    eth_rx_clk
    SLICE_X82Y123        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y123        FDRE (Prop_fdre_C_Q)         0.141     0.694 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.277     0.971    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X80Y124        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.821     0.821    storage_10_reg_0_7_6_7/WCLK
    SLICE_X80Y124        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.234     0.587    
    SLICE_X80Y124        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.896    storage_10_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.709%)  route 0.277ns (66.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.553     0.553    eth_rx_clk
    SLICE_X82Y123        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y123        FDRE (Prop_fdre_C_Q)         0.141     0.694 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.277     0.971    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X80Y124        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.821     0.821    storage_10_reg_0_7_6_7/WCLK
    SLICE_X80Y124        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.234     0.587    
    SLICE_X80Y124        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.896    storage_10_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.709%)  route 0.277ns (66.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.553     0.553    eth_rx_clk
    SLICE_X82Y123        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y123        FDRE (Prop_fdre_C_Q)         0.141     0.694 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.277     0.971    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X80Y124        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.821     0.821    storage_10_reg_0_7_6_7/WCLK
    SLICE_X80Y124        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.234     0.587    
    SLICE_X80Y124        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.896    storage_10_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.709%)  route 0.277ns (66.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.553     0.553    eth_rx_clk
    SLICE_X82Y123        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y123        FDRE (Prop_fdre_C_Q)         0.141     0.694 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.277     0.971    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X80Y124        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.821     0.821    storage_10_reg_0_7_6_7/WCLK
    SLICE_X80Y124        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.234     0.587    
    SLICE_X80Y124        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.896    storage_10_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.709%)  route 0.277ns (66.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.553     0.553    eth_rx_clk
    SLICE_X82Y123        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y123        FDRE (Prop_fdre_C_Q)         0.141     0.694 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.277     0.971    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X80Y124        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.821     0.821    storage_10_reg_0_7_6_7/WCLK
    SLICE_X80Y124        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.234     0.587    
    SLICE_X80Y124        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.896    storage_10_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.709%)  route 0.277ns (66.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.553     0.553    eth_rx_clk
    SLICE_X82Y123        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y123        FDRE (Prop_fdre_C_Q)         0.141     0.694 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.277     0.971    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X80Y124        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.821     0.821    storage_10_reg_0_7_6_7/WCLK
    SLICE_X80Y124        RAMD32                                       r  storage_10_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.234     0.587    
    SLICE_X80Y124        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.896    storage_10_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.709%)  route 0.277ns (66.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.553     0.553    eth_rx_clk
    SLICE_X82Y123        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y123        FDRE (Prop_fdre_C_Q)         0.141     0.694 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.277     0.971    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X80Y124        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.821     0.821    storage_10_reg_0_7_6_7/WCLK
    SLICE_X80Y124        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.234     0.587    
    SLICE_X80Y124        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.896    storage_10_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.709%)  route 0.277ns (66.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.553     0.553    eth_rx_clk
    SLICE_X82Y123        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y123        FDRE (Prop_fdre_C_Q)         0.141     0.694 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.277     0.971    storage_10_reg_0_7_6_7/ADDRD1
    SLICE_X80Y124        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.821     0.821    storage_10_reg_0_7_6_7/WCLK
    SLICE_X80Y124        RAMS32                                       r  storage_10_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.234     0.587    
    SLICE_X80Y124        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.896    storage_10_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (32.996%)  route 0.286ns (67.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.553     0.553    eth_rx_clk
    SLICE_X82Y123        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y123        FDRE (Prop_fdre_C_Q)         0.141     0.694 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.286     0.980    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X80Y123        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.822     0.822    storage_10_reg_0_7_0_5/WCLK
    SLICE_X80Y123        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.234     0.588    
    SLICE_X80Y123        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.897    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (32.996%)  route 0.286ns (67.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.553     0.553    eth_rx_clk
    SLICE_X82Y123        FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y123        FDRE (Prop_fdre_C_Q)         0.141     0.694 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.286     0.980    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X80Y123        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=160, routed)         0.822     0.822    storage_10_reg_0_7_0_5/WCLK
    SLICE_X80Y123        RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.234     0.588    
    SLICE_X80Y123        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.897    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X5Y24    storage_12_reg/CLKBWRCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y79    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y96    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y92    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y91    IDDR_3/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y86    IDDR_4/C
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X75Y113   FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X75Y113   FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X79Y123   clockdomainsrenamer1_state_reg/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y123   storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y123   storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y123   storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y123   storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y123   storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y123   storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y123   storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y123   storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y124   storage_10_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y124   storage_10_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y124   storage_10_reg_0_7_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y124   storage_10_reg_0_7_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y124   storage_10_reg_0_7_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y124   storage_10_reg_0_7_6_7/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y124   storage_10_reg_0_7_6_7/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X80Y124   storage_10_reg_0_7_6_7/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx
  To Clock:  ethphy_pll_clk_tx

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   BUFG_6/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_clk_tx90
  To Clock:  ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y6   BUFG_7/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y89    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ethphy_pll_fb
  To Clock:  ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE_1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  PLLE2_BASE_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 3.026ns (44.288%)  route 3.807ns (55.712%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.811     1.811    eth_tx_clk
    RAMB36_X1Y20         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      2.454     4.265 r  storage_11_reg/DOADO[20]
                         net (fo=1, routed)           1.000     5.265    ethmac_tx_converter_converter_sink_payload_data_reg[24]
    SLICE_X23Y100        LUT6 (Prop_lut6_I1_O)        0.124     5.389 r  ODDR_2_i_9/O
                         net (fo=2, routed)           1.057     6.446    ODDR_2_i_9_n_0
    SLICE_X18Y89         LUT4 (Prop_lut4_I3_O)        0.117     6.563 r  ODDR_2_i_7/O
                         net (fo=1, routed)           0.437     7.000    ODDR_2_i_7_n_0
    SLICE_X16Y89         LUT6 (Prop_lut6_I3_O)        0.331     7.331 r  ODDR_2_i_2/O
                         net (fo=1, routed)           1.313     8.643    ethmac_tx_gap_inserter_source_payload_data[4]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.008     9.873    
                         clock uncertainty           -0.069     9.804    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D2)      -0.834     8.970    ODDR_2
  -------------------------------------------------------------------
                         required time                          8.970    
                         arrival time                          -8.643    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.808ns  (logic 3.022ns (44.392%)  route 3.786ns (55.608%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.811     1.811    eth_tx_clk
    RAMB36_X1Y20         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454     4.265 r  storage_11_reg/DOADO[8]
                         net (fo=1, routed)           1.010     5.275    ethmac_tx_converter_converter_sink_payload_data_reg[10]
    SLICE_X23Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.399 r  ODDR_2_i_8/O
                         net (fo=2, routed)           0.964     6.363    ODDR_2_i_8_n_0
    SLICE_X16Y90         LUT4 (Prop_lut4_I3_O)        0.116     6.479 r  ODDR_2_i_4/O
                         net (fo=1, routed)           0.458     6.937    ODDR_2_i_4_n_0
    SLICE_X14Y89         LUT6 (Prop_lut6_I3_O)        0.328     7.265 r  ODDR_2_i_1/O
                         net (fo=1, routed)           1.353     8.618    ethmac_tx_gap_inserter_source_payload_data[0]
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.008     9.873    
                         clock uncertainty           -0.069     9.804    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D1)      -0.834     8.970    ODDR_2
  -------------------------------------------------------------------
                         required time                          8.970    
                         arrival time                          -8.618    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.749ns  (logic 2.826ns (41.872%)  route 3.923ns (58.128%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.811     1.811    eth_tx_clk
    RAMB36_X1Y20         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      2.454     4.265 r  storage_11_reg/DOADO[14]
                         net (fo=1, routed)           1.144     5.409    ethmac_tx_converter_converter_sink_payload_data_reg[16]
    SLICE_X23Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.533 r  ODDR_4_i_8/O
                         net (fo=1, routed)           0.655     6.188    ODDR_4_i_8_n_0
    SLICE_X20Y95         LUT4 (Prop_lut4_I3_O)        0.124     6.312 r  ODDR_4_i_6/O
                         net (fo=4, routed)           0.820     7.132    ODDR_4_i_6_n_0
    SLICE_X14Y89         LUT6 (Prop_lut6_I3_O)        0.124     7.256 r  ODDR_4_i_2/O
                         net (fo=1, routed)           1.304     8.560    ethmac_tx_gap_inserter_source_payload_data[6]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.008     9.871    
                         clock uncertainty           -0.069     9.802    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D2)      -0.834     8.968    ODDR_4
  -------------------------------------------------------------------
                         required time                          8.968    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.746ns  (logic 3.022ns (44.795%)  route 3.724ns (55.205%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.811     1.811    eth_tx_clk
    RAMB36_X1Y20         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.265 r  storage_11_reg/DOADO[10]
                         net (fo=1, routed)           0.995     5.260    ethmac_tx_converter_converter_sink_payload_data_reg[12]
    SLICE_X23Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.384 r  ODDR_4_i_7/O
                         net (fo=2, routed)           0.983     6.367    ODDR_4_i_7_n_0
    SLICE_X19Y89         LUT4 (Prop_lut4_I3_O)        0.118     6.485 r  ODDR_4_i_4/O
                         net (fo=1, routed)           0.436     6.921    ODDR_4_i_4_n_0
    SLICE_X18Y88         LUT6 (Prop_lut6_I3_O)        0.326     7.247 r  ODDR_4_i_1/O
                         net (fo=1, routed)           1.310     8.557    ethmac_tx_gap_inserter_source_payload_data[2]
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.008     9.871    
                         clock uncertainty           -0.069     9.802    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D1)      -0.834     8.968    ODDR_4
  -------------------------------------------------------------------
                         required time                          8.968    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_5/D2
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 2.826ns (41.941%)  route 3.912ns (58.059%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns = ( 9.865 - 8.000 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.811     1.811    eth_tx_clk
    RAMB36_X1Y20         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[23])
                                                      2.454     4.265 r  storage_11_reg/DOADO[23]
                         net (fo=1, routed)           1.156     5.421    ethmac_tx_converter_converter_sink_payload_data_reg[27]
    SLICE_X23Y103        LUT6 (Prop_lut6_I1_O)        0.124     5.545 r  ODDR_5_i_7/O
                         net (fo=2, routed)           0.864     6.410    ODDR_5_i_7_n_0
    SLICE_X17Y91         LUT6 (Prop_lut6_I1_O)        0.124     6.534 r  ODDR_5_i_5/O
                         net (fo=1, routed)           0.520     7.054    ODDR_5_i_5_n_0
    SLICE_X16Y91         LUT6 (Prop_lut6_I4_O)        0.124     7.178 r  ODDR_5_i_2/O
                         net (fo=1, routed)           1.371     8.549    ethmac_tx_gap_inserter_source_payload_data[7]
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/D2
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.865     9.865    eth_tx_clk
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/C
                         clock pessimism              0.008     9.873    
                         clock uncertainty           -0.069     9.804    
    OLOGIC_X0Y78         ODDR (Setup_oddr_C_D2)      -0.834     8.970    ODDR_5
  -------------------------------------------------------------------
                         required time                          8.970    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl2_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.670ns  (logic 1.708ns (25.608%)  route 4.962ns (74.392%))
  Logic Levels:           9  (LUT2=1 LUT3=3 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 9.691 - 8.000 ) 
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.945     1.945    eth_tx_clk
    SLICE_X21Y98         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y98         FDRE (Prop_fdre_C_Q)         0.419     2.364 r  xilinxmultiregimpl2_regs1_reg[6]/Q
                         net (fo=1, routed)           1.006     3.370    xilinxmultiregimpl2_regs1[6]
    SLICE_X21Y97         LUT6 (Prop_lut6_I0_O)        0.297     3.667 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.338     4.006    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X21Y97         LUT6 (Prop_lut6_I5_O)        0.124     4.130 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.363     4.492    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X20Y97         LUT3 (Prop_lut3_I0_O)        0.124     4.616 f  clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.599     5.215    ethmac_padding_inserter_source_valid
    SLICE_X20Y96         LUT3 (Prop_lut3_I0_O)        0.124     5.339 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.602     5.941    ethmac_crc32_inserter_source_valid
    SLICE_X23Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.065 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.191     6.256    ethmac_preamble_inserter_sink_ready
    SLICE_X23Y96         LUT6 (Prop_lut6_I5_O)        0.124     6.380 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.325     6.705    ethmac_tx_converter_converter_mux0
    SLICE_X20Y96         LUT3 (Prop_lut3_I2_O)        0.124     6.829 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.610     7.440    ethmac_tx_converter_converter_mux__0
    SLICE_X20Y99         LUT6 (Prop_lut6_I2_O)        0.124     7.564 r  storage_11_reg_i_46/O
                         net (fo=3, routed)           0.316     7.879    storage_11_reg_i_46_n_0
    SLICE_X23Y99         LUT2 (Prop_lut2_I0_O)        0.124     8.003 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.612     8.615    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X1Y20         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.691     9.691    eth_tx_clk
    RAMB36_X1Y20         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.008     9.699    
                         clock uncertainty           -0.069     9.630    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     9.064    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.064    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl2_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 1.584ns (24.369%)  route 4.916ns (75.631%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 9.691 - 8.000 ) 
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.945     1.945    eth_tx_clk
    SLICE_X21Y98         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y98         FDRE (Prop_fdre_C_Q)         0.419     2.364 r  xilinxmultiregimpl2_regs1_reg[6]/Q
                         net (fo=1, routed)           1.006     3.370    xilinxmultiregimpl2_regs1[6]
    SLICE_X21Y97         LUT6 (Prop_lut6_I0_O)        0.297     3.667 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.338     4.006    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X21Y97         LUT6 (Prop_lut6_I5_O)        0.124     4.130 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.363     4.492    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X20Y97         LUT3 (Prop_lut3_I0_O)        0.124     4.616 f  clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.599     5.215    ethmac_padding_inserter_source_valid
    SLICE_X20Y96         LUT3 (Prop_lut3_I0_O)        0.124     5.339 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.602     5.941    ethmac_crc32_inserter_source_valid
    SLICE_X23Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.065 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.191     6.256    ethmac_preamble_inserter_sink_ready
    SLICE_X23Y96         LUT6 (Prop_lut6_I5_O)        0.124     6.380 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.325     6.705    ethmac_tx_converter_converter_mux0
    SLICE_X20Y96         LUT3 (Prop_lut3_I2_O)        0.124     6.829 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.750     7.579    ethmac_tx_converter_converter_mux__0
    SLICE_X22Y99         LUT5 (Prop_lut5_I2_O)        0.124     7.703 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.742     8.446    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X1Y20         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.691     9.691    eth_tx_clk
    RAMB36_X1Y20         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.008     9.699    
                         clock uncertainty           -0.069     9.630    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     9.064    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.064    
                         arrival time                          -8.446    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl2_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.491ns  (logic 1.584ns (24.401%)  route 4.907ns (75.599%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 9.691 - 8.000 ) 
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.945     1.945    eth_tx_clk
    SLICE_X21Y98         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y98         FDRE (Prop_fdre_C_Q)         0.419     2.364 r  xilinxmultiregimpl2_regs1_reg[6]/Q
                         net (fo=1, routed)           1.006     3.370    xilinxmultiregimpl2_regs1[6]
    SLICE_X21Y97         LUT6 (Prop_lut6_I0_O)        0.297     3.667 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.338     4.006    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X21Y97         LUT6 (Prop_lut6_I5_O)        0.124     4.130 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.363     4.492    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X20Y97         LUT3 (Prop_lut3_I0_O)        0.124     4.616 f  clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.599     5.215    ethmac_padding_inserter_source_valid
    SLICE_X20Y96         LUT3 (Prop_lut3_I0_O)        0.124     5.339 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.602     5.941    ethmac_crc32_inserter_source_valid
    SLICE_X23Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.065 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.191     6.256    ethmac_preamble_inserter_sink_ready
    SLICE_X23Y96         LUT6 (Prop_lut6_I5_O)        0.124     6.380 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.325     6.705    ethmac_tx_converter_converter_mux0
    SLICE_X20Y96         LUT3 (Prop_lut3_I2_O)        0.124     6.829 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.754     7.583    ethmac_tx_converter_converter_mux__0
    SLICE_X22Y99         LUT3 (Prop_lut3_I1_O)        0.124     7.707 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.730     8.437    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X1Y20         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.691     9.691    eth_tx_clk
    RAMB36_X1Y20         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.008     9.699    
                         clock uncertainty           -0.069     9.630    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     9.064    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.064    
                         arrival time                          -8.437    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl2_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.450ns  (logic 1.584ns (24.559%)  route 4.866ns (75.441%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 9.691 - 8.000 ) 
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.945     1.945    eth_tx_clk
    SLICE_X21Y98         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y98         FDRE (Prop_fdre_C_Q)         0.419     2.364 r  xilinxmultiregimpl2_regs1_reg[6]/Q
                         net (fo=1, routed)           1.006     3.370    xilinxmultiregimpl2_regs1[6]
    SLICE_X21Y97         LUT6 (Prop_lut6_I0_O)        0.297     3.667 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.338     4.006    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X21Y97         LUT6 (Prop_lut6_I5_O)        0.124     4.130 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.363     4.492    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X20Y97         LUT3 (Prop_lut3_I0_O)        0.124     4.616 f  clockdomainsrenamer4_state[1]_i_3/O
                         net (fo=5, routed)           0.599     5.215    ethmac_padding_inserter_source_valid
    SLICE_X20Y96         LUT3 (Prop_lut3_I0_O)        0.124     5.339 f  ODDR_1_i_2/O
                         net (fo=5, routed)           0.602     5.941    ethmac_crc32_inserter_source_valid
    SLICE_X23Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.065 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.191     6.256    ethmac_preamble_inserter_sink_ready
    SLICE_X23Y96         LUT6 (Prop_lut6_I5_O)        0.124     6.380 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=4, routed)           0.325     6.705    ethmac_tx_converter_converter_mux0
    SLICE_X20Y96         LUT3 (Prop_lut3_I2_O)        0.124     6.829 r  storage_11_reg_i_47/O
                         net (fo=11, routed)          0.642     7.471    ethmac_tx_converter_converter_mux__0
    SLICE_X22Y99         LUT6 (Prop_lut6_I1_O)        0.124     7.595 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.800     8.395    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X1Y20         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.691     9.691    eth_tx_clk
    RAMB36_X1Y20         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.008     9.699    
                         clock uncertainty           -0.069     9.630    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     9.064    storage_11_reg
  -------------------------------------------------------------------
                         required time                          9.064    
                         arrival time                          -8.395    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_3/D1
                            (rising edge-triggered cell ODDR clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_tx_clk rise@8.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 2.702ns (41.914%)  route 3.745ns (58.086%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 9.863 - 8.000 ) 
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         1.811     1.811    eth_tx_clk
    RAMB36_X1Y20         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454     4.265 r  storage_11_reg/DOADO[9]
                         net (fo=1, routed)           1.152     5.417    ethmac_tx_converter_converter_sink_payload_data_reg[11]
    SLICE_X23Y102        LUT6 (Prop_lut6_I0_O)        0.124     5.541 r  ODDR_3_i_5/O
                         net (fo=2, routed)           1.206     6.747    ODDR_3_i_5_n_0
    SLICE_X17Y88         LUT6 (Prop_lut6_I2_O)        0.124     6.871 r  ODDR_3_i_1/O
                         net (fo=1, routed)           1.387     8.257    ethmac_tx_gap_inserter_source_payload_data[1]
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/D1
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     8.000 r  BUFG_6/O
                         net (fo=102, routed)         1.863     9.863    eth_tx_clk
    OLOGIC_X0Y75         ODDR                                         r  ODDR_3/C
                         clock pessimism              0.008     9.871    
                         clock uncertainty           -0.069     9.802    
    OLOGIC_X0Y75         ODDR (Setup_oddr_C_D1)      -0.834     8.968    ODDR_3
  -------------------------------------------------------------------
                         required time                          8.968    
                         arrival time                          -8.257    
  -------------------------------------------------------------------
                         slack                                  0.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl2_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl2_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.692     0.692    eth_tx_clk
    SLICE_X21Y98         FDRE                                         r  xilinxmultiregimpl2_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y98         FDRE (Prop_fdre_C_Q)         0.141     0.833 r  xilinxmultiregimpl2_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.889    xilinxmultiregimpl2_regs0[6]
    SLICE_X21Y98         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.969     0.969    eth_tx_clk
    SLICE_X21Y98         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[6]/C
                         clock pessimism             -0.276     0.692    
    SLICE_X21Y98         FDRE (Hold_fdre_C_D)         0.076     0.768    xilinxmultiregimpl2_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl2_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl2_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.692     0.692    eth_tx_clk
    SLICE_X21Y98         FDRE                                         r  xilinxmultiregimpl2_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y98         FDRE (Prop_fdre_C_Q)         0.141     0.833 r  xilinxmultiregimpl2_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.889    xilinxmultiregimpl2_regs0[0]
    SLICE_X21Y98         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.969     0.969    eth_tx_clk
    SLICE_X21Y98         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[0]/C
                         clock pessimism             -0.276     0.692    
    SLICE_X21Y98         FDRE (Hold_fdre_C_D)         0.075     0.767    xilinxmultiregimpl2_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl2_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl2_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.692     0.692    eth_tx_clk
    SLICE_X21Y97         FDRE                                         r  xilinxmultiregimpl2_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y97         FDRE (Prop_fdre_C_Q)         0.141     0.833 r  xilinxmultiregimpl2_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.889    xilinxmultiregimpl2_regs0[1]
    SLICE_X21Y97         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.969     0.969    eth_tx_clk
    SLICE_X21Y97         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[1]/C
                         clock pessimism             -0.276     0.692    
    SLICE_X21Y97         FDRE (Hold_fdre_C_D)         0.075     0.767    xilinxmultiregimpl2_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl2_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl2_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.692     0.692    eth_tx_clk
    SLICE_X21Y98         FDRE                                         r  xilinxmultiregimpl2_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y98         FDRE (Prop_fdre_C_Q)         0.141     0.833 r  xilinxmultiregimpl2_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.889    xilinxmultiregimpl2_regs0[4]
    SLICE_X21Y98         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.969     0.969    eth_tx_clk
    SLICE_X21Y98         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[4]/C
                         clock pessimism             -0.276     0.692    
    SLICE_X21Y98         FDRE (Hold_fdre_C_D)         0.071     0.763    xilinxmultiregimpl2_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ethmac_tx_cdc_graycounter1_q_binary_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.781%)  route 0.381ns (67.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.691     0.691    eth_tx_clk
    SLICE_X23Y99         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y99         FDRE (Prop_fdre_C_Q)         0.141     0.832 r  ethmac_tx_cdc_graycounter1_q_binary_reg[2]/Q
                         net (fo=8, routed)           0.089     0.922    ethmac_tx_cdc_graycounter1_q_binary_reg__0[2]
    SLICE_X22Y99         LUT6 (Prop_lut6_I0_O)        0.045     0.967 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.292     1.259    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X1Y20         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.938     0.938    eth_tx_clk
    RAMB36_X1Y20         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism             -0.005     0.933    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.116    storage_11_reg
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 ethmac_tx_cdc_graycounter1_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.532%)  route 0.386ns (67.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.691     0.691    eth_tx_clk
    SLICE_X23Y99         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y99         FDRE (Prop_fdre_C_Q)         0.141     0.832 r  ethmac_tx_cdc_graycounter1_q_binary_reg[1]/Q
                         net (fo=10, routed)          0.110     0.942    ethmac_tx_cdc_graycounter1_q_binary_reg__0[1]
    SLICE_X22Y99         LUT3 (Prop_lut3_I2_O)        0.045     0.987 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.276     1.263    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X1Y20         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.938     0.938    eth_tx_clk
    RAMB36_X1Y20         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism             -0.005     0.933    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.116    storage_11_reg
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.581     0.581    eth_tx_clk
    SLICE_X62Y106        FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y106        FDPE (Prop_fdpe_C_Q)         0.164     0.745 r  FDPE_6/Q
                         net (fo=1, routed)           0.056     0.800    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X62Y106        FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.852     0.852    eth_tx_clk
    SLICE_X62Y106        FDPE                                         r  FDPE_7/C
                         clock pessimism             -0.271     0.581    
    SLICE_X62Y106        FDPE (Hold_fdpe_C_D)         0.060     0.641    FDPE_7
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl2_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xilinxmultiregimpl2_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.691     0.691    eth_tx_clk
    SLICE_X22Y98         FDRE                                         r  xilinxmultiregimpl2_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y98         FDRE (Prop_fdre_C_Q)         0.164     0.855 r  xilinxmultiregimpl2_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.911    xilinxmultiregimpl2_regs0[5]
    SLICE_X22Y98         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.967     0.967    eth_tx_clk
    SLICE_X22Y98         FDRE                                         r  xilinxmultiregimpl2_regs1_reg[5]/C
                         clock pessimism             -0.275     0.691    
    SLICE_X22Y98         FDRE (Hold_fdre_C_D)         0.060     0.751    xilinxmultiregimpl2_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ethmac_tx_cdc_graycounter1_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.664%)  route 0.401ns (68.336%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.691     0.691    eth_tx_clk
    SLICE_X23Y99         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y99         FDRE (Prop_fdre_C_Q)         0.141     0.832 r  ethmac_tx_cdc_graycounter1_q_binary_reg[1]/Q
                         net (fo=10, routed)          0.112     0.944    ethmac_tx_cdc_graycounter1_q_binary_reg__0[1]
    SLICE_X22Y99         LUT5 (Prop_lut5_I0_O)        0.045     0.989 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.290     1.279    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X1Y20         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.938     0.938    eth_tx_clk
    RAMB36_X1Y20         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism             -0.005     0.933    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.116    storage_11_reg
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ethmac_tx_cdc_graycounter1_q_binary_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.784%)  route 0.153ns (42.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.691     0.691    eth_tx_clk
    SLICE_X22Y99         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y99         FDRE (Prop_fdre_C_Q)         0.164     0.855 r  ethmac_tx_cdc_graycounter1_q_binary_reg[3]/Q
                         net (fo=6, routed)           0.153     1.008    ethmac_tx_cdc_graycounter1_q_binary_reg__0[3]
    SLICE_X21Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.053 r  ethmac_tx_cdc_graycounter1_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.053    ethmac_tx_cdc_graycounter1_q_next[3]
    SLICE_X21Y99         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  BUFG_6/O
                         net (fo=102, routed)         0.969     0.969    eth_tx_clk
    SLICE_X21Y99         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[3]/C
                         clock pessimism             -0.237     0.731    
    SLICE_X21Y99         FDRE (Hold_fdre_C_D)         0.092     0.823    ethmac_tx_cdc_graycounter1_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { BUFG_6/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y20   storage_11_reg/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y80   ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y77   ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y75   ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y76   ODDR_4/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y78   ODDR_5/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X62Y106  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X62Y106  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X18Y91   clockdomainsrenamer0_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X19Y91   clockdomainsrenamer2_state_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X62Y106  FDPE_6/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X62Y106  FDPE_6/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X62Y106  FDPE_7/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X62Y106  FDPE_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y98   xilinxmultiregimpl2_regs0_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y98   xilinxmultiregimpl2_regs1_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y97   ethmac_padding_inserter_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y97   ethmac_padding_inserter_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y97   ethmac_padding_inserter_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X23Y99   ethmac_tx_cdc_graycounter1_q_binary_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X62Y106  FDPE_6/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X62Y106  FDPE_7/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X18Y91   clockdomainsrenamer0_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y91   clockdomainsrenamer2_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y91   clockdomainsrenamer2_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y96   clockdomainsrenamer4_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y94   clockdomainsrenamer4_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X20Y95   clockdomainsrenamer6_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X21Y98   xilinxmultiregimpl2_regs0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X21Y97   xilinxmultiregimpl2_regs0_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine3_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_master_wdata_ready0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.747ns  (logic 3.104ns (31.847%)  route 6.643ns (68.153%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 11.622 - 10.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3560, routed)        1.743     1.743    sys_clk
    SLICE_X149Y157       FDRE                                         r  netsoc_sdram_bankmachine3_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y157       FDRE (Prop_fdre_C_Q)         0.456     2.199 r  netsoc_sdram_bankmachine3_consume_reg[1]/Q
                         net (fo=26, routed)          1.154     3.353    storage_5_reg_0_7_6_11/ADDRB1
    SLICE_X146Y155       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     3.505 r  storage_5_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.817     4.322    p_0_in1_in[0]
    SLICE_X147Y156       LUT6 (Prop_lut6_I1_O)        0.348     4.670 r  bankmachine3_state[2]_i_12/O
                         net (fo=1, routed)           0.000     4.670    bankmachine3_state[2]_i_12_n_0
    SLICE_X147Y156       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.202 r  bankmachine3_state_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.202    bankmachine3_state_reg[2]_i_7_n_0
    SLICE_X147Y157       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.473 f  bankmachine3_state_reg[2]_i_6/CO[0]
                         net (fo=3, routed)           0.466     5.938    netsoc_sdram_bankmachine3_hit
    SLICE_X149Y158       LUT6 (Prop_lut6_I3_O)        0.373     6.311 r  netsoc_sdram_bandwidth_cmd_is_write_i_5/O
                         net (fo=3, routed)           0.656     6.967    netsoc_sdram_bandwidth_cmd_is_write_i_5_n_0
    SLICE_X149Y158       LUT4 (Prop_lut4_I2_O)        0.124     7.091 r  netsoc_sdram_bankmachine6_consume[2]_i_5/O
                         net (fo=1, routed)           0.731     7.822    netsoc_sdram_bankmachine6_consume[2]_i_5_n_0
    SLICE_X144Y158       LUT6 (Prop_lut6_I1_O)        0.124     7.946 f  netsoc_sdram_bankmachine6_consume[2]_i_4/O
                         net (fo=1, routed)           0.574     8.520    netsoc_sdram_bankmachine6_consume[2]_i_4_n_0
    SLICE_X145Y157       LUT6 (Prop_lut6_I2_O)        0.124     8.644 f  netsoc_sdram_bankmachine6_consume[2]_i_3/O
                         net (fo=16, routed)          0.493     9.137    netsoc_sdram_bankmachine6_consume[2]_i_3_n_0
    SLICE_X144Y158       LUT6 (Prop_lut6_I2_O)        0.124     9.261 f  netsoc_sdram_bankmachine6_count[2]_i_4/O
                         net (fo=3, routed)           0.587     9.848    netsoc_sdram_bankmachine6_count[2]_i_4_n_0
    SLICE_X145Y158       LUT2 (Prop_lut2_I1_O)        0.150     9.998 r  netsoc_sdram_bankmachine6_count[2]_i_2/O
                         net (fo=4, routed)           1.166    11.164    netsoc_sdram_bankmachine6_count[2]_i_2_n_0
    SLICE_X146Y161       LUT6 (Prop_lut6_I1_O)        0.326    11.490 r  new_master_wdata_ready0_i_1/O
                         net (fo=1, routed)           0.000    11.490    new_master_wdata_ready00
    SLICE_X146Y161       FDRE                                         r  new_master_wdata_ready0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3560, routed)        1.622    11.622    sys_clk
    SLICE_X146Y161       FDRE                                         r  new_master_wdata_ready0_reg/C
                         clock pessimism              0.078    11.700    
                         clock uncertainty           -0.057    11.643    
    SLICE_X146Y161       FDRE (Setup_fdre_C_D)        0.081    11.724    new_master_wdata_ready0_reg
  -------------------------------------------------------------------
                         required time                         11.724    
                         arrival time                         -11.490    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine3_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.585ns  (logic 2.876ns (30.005%)  route 6.709ns (69.995%))
  Logic Levels:           11  (CARRY4=2 LUT4=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 11.624 - 10.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3560, routed)        1.743     1.743    sys_clk
    SLICE_X149Y157       FDRE                                         r  netsoc_sdram_bankmachine3_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y157       FDRE (Prop_fdre_C_Q)         0.456     2.199 r  netsoc_sdram_bankmachine3_consume_reg[1]/Q
                         net (fo=26, routed)          1.154     3.353    storage_5_reg_0_7_6_11/ADDRB1
    SLICE_X146Y155       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     3.505 r  storage_5_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.817     4.322    p_0_in1_in[0]
    SLICE_X147Y156       LUT6 (Prop_lut6_I1_O)        0.348     4.670 r  bankmachine3_state[2]_i_12/O
                         net (fo=1, routed)           0.000     4.670    bankmachine3_state[2]_i_12_n_0
    SLICE_X147Y156       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.202 r  bankmachine3_state_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.202    bankmachine3_state_reg[2]_i_7_n_0
    SLICE_X147Y157       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.473 f  bankmachine3_state_reg[2]_i_6/CO[0]
                         net (fo=3, routed)           0.466     5.938    netsoc_sdram_bankmachine3_hit
    SLICE_X149Y158       LUT6 (Prop_lut6_I3_O)        0.373     6.311 r  netsoc_sdram_bandwidth_cmd_is_write_i_5/O
                         net (fo=3, routed)           0.656     6.967    netsoc_sdram_bandwidth_cmd_is_write_i_5_n_0
    SLICE_X149Y158       LUT4 (Prop_lut4_I2_O)        0.124     7.091 r  netsoc_sdram_bankmachine6_consume[2]_i_5/O
                         net (fo=1, routed)           0.731     7.822    netsoc_sdram_bankmachine6_consume[2]_i_5_n_0
    SLICE_X144Y158       LUT6 (Prop_lut6_I1_O)        0.124     7.946 f  netsoc_sdram_bankmachine6_consume[2]_i_4/O
                         net (fo=1, routed)           0.574     8.520    netsoc_sdram_bankmachine6_consume[2]_i_4_n_0
    SLICE_X145Y157       LUT6 (Prop_lut6_I2_O)        0.124     8.644 f  netsoc_sdram_bankmachine6_consume[2]_i_3/O
                         net (fo=16, routed)          0.575     9.219    netsoc_sdram_bankmachine6_consume[2]_i_3_n_0
    SLICE_X144Y157       LUT6 (Prop_lut6_I3_O)        0.124     9.343 f  netsoc_sdram_bankmachine5_count[2]_i_4/O
                         net (fo=3, routed)           0.583     9.926    netsoc_sdram_bankmachine5_count[2]_i_4_n_0
    SLICE_X145Y158       LUT4 (Prop_lut4_I0_O)        0.124    10.050 r  new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r_i_3/O
                         net (fo=1, routed)           0.635    10.685    new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r_i_3_n_0
    SLICE_X145Y158       LUT6 (Prop_lut6_I1_O)        0.124    10.809 r  new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r_i_1/O
                         net (fo=1, routed)           0.519    11.328    new_master_rdata_valid00
    SLICE_X144Y158       SRL16E                                       r  new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3560, routed)        1.624    11.624    sys_clk
    SLICE_X144Y158       SRL16E                                       r  new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r/CLK
                         clock pessimism              0.078    11.702    
                         clock uncertainty           -0.057    11.645    
    SLICE_X144Y158       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    11.598    new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r
  -------------------------------------------------------------------
                         required time                         11.598    
                         arrival time                         -11.328    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine3_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine1_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.159ns  (logic 2.744ns (29.960%)  route 6.415ns (70.040%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 11.623 - 10.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3560, routed)        1.743     1.743    sys_clk
    SLICE_X149Y157       FDRE                                         r  netsoc_sdram_bankmachine3_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y157       FDRE (Prop_fdre_C_Q)         0.456     2.199 r  netsoc_sdram_bankmachine3_consume_reg[1]/Q
                         net (fo=26, routed)          1.154     3.353    storage_5_reg_0_7_6_11/ADDRB1
    SLICE_X146Y155       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     3.505 r  storage_5_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.817     4.322    p_0_in1_in[0]
    SLICE_X147Y156       LUT6 (Prop_lut6_I1_O)        0.348     4.670 r  bankmachine3_state[2]_i_12/O
                         net (fo=1, routed)           0.000     4.670    bankmachine3_state[2]_i_12_n_0
    SLICE_X147Y156       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.202 r  bankmachine3_state_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.202    bankmachine3_state_reg[2]_i_7_n_0
    SLICE_X147Y157       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.473 f  bankmachine3_state_reg[2]_i_6/CO[0]
                         net (fo=3, routed)           0.466     5.938    netsoc_sdram_bankmachine3_hit
    SLICE_X149Y158       LUT6 (Prop_lut6_I3_O)        0.373     6.311 r  netsoc_sdram_bandwidth_cmd_is_write_i_5/O
                         net (fo=3, routed)           0.656     6.967    netsoc_sdram_bandwidth_cmd_is_write_i_5_n_0
    SLICE_X149Y158       LUT4 (Prop_lut4_I2_O)        0.124     7.091 r  netsoc_sdram_bankmachine6_consume[2]_i_5/O
                         net (fo=1, routed)           0.731     7.822    netsoc_sdram_bankmachine6_consume[2]_i_5_n_0
    SLICE_X144Y158       LUT6 (Prop_lut6_I1_O)        0.124     7.946 f  netsoc_sdram_bankmachine6_consume[2]_i_4/O
                         net (fo=1, routed)           0.574     8.520    netsoc_sdram_bankmachine6_consume[2]_i_4_n_0
    SLICE_X145Y157       LUT6 (Prop_lut6_I2_O)        0.124     8.644 f  netsoc_sdram_bankmachine6_consume[2]_i_3/O
                         net (fo=16, routed)          0.795     9.439    netsoc_sdram_bankmachine6_consume[2]_i_3_n_0
    SLICE_X144Y156       LUT4 (Prop_lut4_I0_O)        0.124     9.563 r  netsoc_sdram_bankmachine1_consume[2]_i_2/O
                         net (fo=4, routed)           0.881    10.444    lm32_cpu/load_store_unit/netsoc_sdram_bankmachine1_do_read
    SLICE_X142Y153       LUT2 (Prop_lut2_I1_O)        0.116    10.560 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine1_level[3]_i_1/O
                         net (fo=4, routed)           0.342    10.902    lm32_cpu_n_155
    SLICE_X141Y153       FDRE                                         r  netsoc_sdram_bankmachine1_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3560, routed)        1.623    11.623    sys_clk
    SLICE_X141Y153       FDRE                                         r  netsoc_sdram_bankmachine1_level_reg[0]/C
                         clock pessimism              0.078    11.701    
                         clock uncertainty           -0.057    11.644    
    SLICE_X141Y153       FDRE (Setup_fdre_C_CE)      -0.409    11.235    netsoc_sdram_bankmachine1_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.235    
                         arrival time                         -10.902    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine3_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine1_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.159ns  (logic 2.744ns (29.960%)  route 6.415ns (70.040%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 11.623 - 10.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3560, routed)        1.743     1.743    sys_clk
    SLICE_X149Y157       FDRE                                         r  netsoc_sdram_bankmachine3_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y157       FDRE (Prop_fdre_C_Q)         0.456     2.199 r  netsoc_sdram_bankmachine3_consume_reg[1]/Q
                         net (fo=26, routed)          1.154     3.353    storage_5_reg_0_7_6_11/ADDRB1
    SLICE_X146Y155       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     3.505 r  storage_5_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.817     4.322    p_0_in1_in[0]
    SLICE_X147Y156       LUT6 (Prop_lut6_I1_O)        0.348     4.670 r  bankmachine3_state[2]_i_12/O
                         net (fo=1, routed)           0.000     4.670    bankmachine3_state[2]_i_12_n_0
    SLICE_X147Y156       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.202 r  bankmachine3_state_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.202    bankmachine3_state_reg[2]_i_7_n_0
    SLICE_X147Y157       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.473 f  bankmachine3_state_reg[2]_i_6/CO[0]
                         net (fo=3, routed)           0.466     5.938    netsoc_sdram_bankmachine3_hit
    SLICE_X149Y158       LUT6 (Prop_lut6_I3_O)        0.373     6.311 r  netsoc_sdram_bandwidth_cmd_is_write_i_5/O
                         net (fo=3, routed)           0.656     6.967    netsoc_sdram_bandwidth_cmd_is_write_i_5_n_0
    SLICE_X149Y158       LUT4 (Prop_lut4_I2_O)        0.124     7.091 r  netsoc_sdram_bankmachine6_consume[2]_i_5/O
                         net (fo=1, routed)           0.731     7.822    netsoc_sdram_bankmachine6_consume[2]_i_5_n_0
    SLICE_X144Y158       LUT6 (Prop_lut6_I1_O)        0.124     7.946 f  netsoc_sdram_bankmachine6_consume[2]_i_4/O
                         net (fo=1, routed)           0.574     8.520    netsoc_sdram_bankmachine6_consume[2]_i_4_n_0
    SLICE_X145Y157       LUT6 (Prop_lut6_I2_O)        0.124     8.644 f  netsoc_sdram_bankmachine6_consume[2]_i_3/O
                         net (fo=16, routed)          0.795     9.439    netsoc_sdram_bankmachine6_consume[2]_i_3_n_0
    SLICE_X144Y156       LUT4 (Prop_lut4_I0_O)        0.124     9.563 r  netsoc_sdram_bankmachine1_consume[2]_i_2/O
                         net (fo=4, routed)           0.881    10.444    lm32_cpu/load_store_unit/netsoc_sdram_bankmachine1_do_read
    SLICE_X142Y153       LUT2 (Prop_lut2_I1_O)        0.116    10.560 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine1_level[3]_i_1/O
                         net (fo=4, routed)           0.342    10.902    lm32_cpu_n_155
    SLICE_X141Y153       FDRE                                         r  netsoc_sdram_bankmachine1_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3560, routed)        1.623    11.623    sys_clk
    SLICE_X141Y153       FDRE                                         r  netsoc_sdram_bankmachine1_level_reg[1]/C
                         clock pessimism              0.078    11.701    
                         clock uncertainty           -0.057    11.644    
    SLICE_X141Y153       FDRE (Setup_fdre_C_CE)      -0.409    11.235    netsoc_sdram_bankmachine1_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.235    
                         arrival time                         -10.902    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine3_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine1_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.159ns  (logic 2.744ns (29.960%)  route 6.415ns (70.040%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 11.623 - 10.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3560, routed)        1.743     1.743    sys_clk
    SLICE_X149Y157       FDRE                                         r  netsoc_sdram_bankmachine3_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y157       FDRE (Prop_fdre_C_Q)         0.456     2.199 r  netsoc_sdram_bankmachine3_consume_reg[1]/Q
                         net (fo=26, routed)          1.154     3.353    storage_5_reg_0_7_6_11/ADDRB1
    SLICE_X146Y155       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     3.505 r  storage_5_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.817     4.322    p_0_in1_in[0]
    SLICE_X147Y156       LUT6 (Prop_lut6_I1_O)        0.348     4.670 r  bankmachine3_state[2]_i_12/O
                         net (fo=1, routed)           0.000     4.670    bankmachine3_state[2]_i_12_n_0
    SLICE_X147Y156       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.202 r  bankmachine3_state_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.202    bankmachine3_state_reg[2]_i_7_n_0
    SLICE_X147Y157       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.473 f  bankmachine3_state_reg[2]_i_6/CO[0]
                         net (fo=3, routed)           0.466     5.938    netsoc_sdram_bankmachine3_hit
    SLICE_X149Y158       LUT6 (Prop_lut6_I3_O)        0.373     6.311 r  netsoc_sdram_bandwidth_cmd_is_write_i_5/O
                         net (fo=3, routed)           0.656     6.967    netsoc_sdram_bandwidth_cmd_is_write_i_5_n_0
    SLICE_X149Y158       LUT4 (Prop_lut4_I2_O)        0.124     7.091 r  netsoc_sdram_bankmachine6_consume[2]_i_5/O
                         net (fo=1, routed)           0.731     7.822    netsoc_sdram_bankmachine6_consume[2]_i_5_n_0
    SLICE_X144Y158       LUT6 (Prop_lut6_I1_O)        0.124     7.946 f  netsoc_sdram_bankmachine6_consume[2]_i_4/O
                         net (fo=1, routed)           0.574     8.520    netsoc_sdram_bankmachine6_consume[2]_i_4_n_0
    SLICE_X145Y157       LUT6 (Prop_lut6_I2_O)        0.124     8.644 f  netsoc_sdram_bankmachine6_consume[2]_i_3/O
                         net (fo=16, routed)          0.795     9.439    netsoc_sdram_bankmachine6_consume[2]_i_3_n_0
    SLICE_X144Y156       LUT4 (Prop_lut4_I0_O)        0.124     9.563 r  netsoc_sdram_bankmachine1_consume[2]_i_2/O
                         net (fo=4, routed)           0.881    10.444    lm32_cpu/load_store_unit/netsoc_sdram_bankmachine1_do_read
    SLICE_X142Y153       LUT2 (Prop_lut2_I1_O)        0.116    10.560 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine1_level[3]_i_1/O
                         net (fo=4, routed)           0.342    10.902    lm32_cpu_n_155
    SLICE_X141Y153       FDRE                                         r  netsoc_sdram_bankmachine1_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3560, routed)        1.623    11.623    sys_clk
    SLICE_X141Y153       FDRE                                         r  netsoc_sdram_bankmachine1_level_reg[2]/C
                         clock pessimism              0.078    11.701    
                         clock uncertainty           -0.057    11.644    
    SLICE_X141Y153       FDRE (Setup_fdre_C_CE)      -0.409    11.235    netsoc_sdram_bankmachine1_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.235    
                         arrival time                         -10.902    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine3_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine1_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.159ns  (logic 2.744ns (29.960%)  route 6.415ns (70.040%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 11.623 - 10.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3560, routed)        1.743     1.743    sys_clk
    SLICE_X149Y157       FDRE                                         r  netsoc_sdram_bankmachine3_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y157       FDRE (Prop_fdre_C_Q)         0.456     2.199 r  netsoc_sdram_bankmachine3_consume_reg[1]/Q
                         net (fo=26, routed)          1.154     3.353    storage_5_reg_0_7_6_11/ADDRB1
    SLICE_X146Y155       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     3.505 r  storage_5_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.817     4.322    p_0_in1_in[0]
    SLICE_X147Y156       LUT6 (Prop_lut6_I1_O)        0.348     4.670 r  bankmachine3_state[2]_i_12/O
                         net (fo=1, routed)           0.000     4.670    bankmachine3_state[2]_i_12_n_0
    SLICE_X147Y156       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.202 r  bankmachine3_state_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.202    bankmachine3_state_reg[2]_i_7_n_0
    SLICE_X147Y157       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.473 f  bankmachine3_state_reg[2]_i_6/CO[0]
                         net (fo=3, routed)           0.466     5.938    netsoc_sdram_bankmachine3_hit
    SLICE_X149Y158       LUT6 (Prop_lut6_I3_O)        0.373     6.311 r  netsoc_sdram_bandwidth_cmd_is_write_i_5/O
                         net (fo=3, routed)           0.656     6.967    netsoc_sdram_bandwidth_cmd_is_write_i_5_n_0
    SLICE_X149Y158       LUT4 (Prop_lut4_I2_O)        0.124     7.091 r  netsoc_sdram_bankmachine6_consume[2]_i_5/O
                         net (fo=1, routed)           0.731     7.822    netsoc_sdram_bankmachine6_consume[2]_i_5_n_0
    SLICE_X144Y158       LUT6 (Prop_lut6_I1_O)        0.124     7.946 f  netsoc_sdram_bankmachine6_consume[2]_i_4/O
                         net (fo=1, routed)           0.574     8.520    netsoc_sdram_bankmachine6_consume[2]_i_4_n_0
    SLICE_X145Y157       LUT6 (Prop_lut6_I2_O)        0.124     8.644 f  netsoc_sdram_bankmachine6_consume[2]_i_3/O
                         net (fo=16, routed)          0.795     9.439    netsoc_sdram_bankmachine6_consume[2]_i_3_n_0
    SLICE_X144Y156       LUT4 (Prop_lut4_I0_O)        0.124     9.563 r  netsoc_sdram_bankmachine1_consume[2]_i_2/O
                         net (fo=4, routed)           0.881    10.444    lm32_cpu/load_store_unit/netsoc_sdram_bankmachine1_do_read
    SLICE_X142Y153       LUT2 (Prop_lut2_I1_O)        0.116    10.560 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine1_level[3]_i_1/O
                         net (fo=4, routed)           0.342    10.902    lm32_cpu_n_155
    SLICE_X141Y153       FDRE                                         r  netsoc_sdram_bankmachine1_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3560, routed)        1.623    11.623    sys_clk
    SLICE_X141Y153       FDRE                                         r  netsoc_sdram_bankmachine1_level_reg[3]/C
                         clock pessimism              0.078    11.701    
                         clock uncertainty           -0.057    11.644    
    SLICE_X141Y153       FDRE (Setup_fdre_C_CE)      -0.409    11.235    netsoc_sdram_bankmachine1_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.235    
                         arrival time                         -10.902    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine3_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_choose_req_grant_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.538ns  (logic 3.340ns (35.019%)  route 6.198ns (64.981%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.626ns = ( 11.626 - 10.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3560, routed)        1.743     1.743    sys_clk
    SLICE_X149Y157       FDRE                                         r  netsoc_sdram_bankmachine3_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y157       FDRE (Prop_fdre_C_Q)         0.456     2.199 r  netsoc_sdram_bankmachine3_consume_reg[1]/Q
                         net (fo=26, routed)          1.154     3.353    storage_5_reg_0_7_6_11/ADDRB1
    SLICE_X146Y155       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     3.505 r  storage_5_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.817     4.322    p_0_in1_in[0]
    SLICE_X147Y156       LUT6 (Prop_lut6_I1_O)        0.348     4.670 r  bankmachine3_state[2]_i_12/O
                         net (fo=1, routed)           0.000     4.670    bankmachine3_state[2]_i_12_n_0
    SLICE_X147Y156       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.202 r  bankmachine3_state_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.202    bankmachine3_state_reg[2]_i_7_n_0
    SLICE_X147Y157       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.473 r  bankmachine3_state_reg[2]_i_6/CO[0]
                         net (fo=3, routed)           0.466     5.938    netsoc_sdram_bankmachine3_hit
    SLICE_X149Y158       LUT6 (Prop_lut6_I3_O)        0.373     6.311 f  netsoc_sdram_bandwidth_cmd_is_write_i_5/O
                         net (fo=3, routed)           0.656     6.967    netsoc_sdram_bandwidth_cmd_is_write_i_5_n_0
    SLICE_X149Y158       LUT3 (Prop_lut3_I1_O)        0.150     7.117 r  netsoc_sdram_bandwidth_cmd_is_read_i_6/O
                         net (fo=5, routed)           0.342     7.460    netsoc_sdram_bandwidth_cmd_is_read_i_6_n_0
    SLICE_X149Y156       LUT6 (Prop_lut6_I1_O)        0.326     7.786 f  netsoc_sdram_choose_req_grant[2]_i_21/O
                         net (fo=9, routed)           0.830     8.615    netsoc_sdram_choose_req_grant[2]_i_21_n_0
    SLICE_X149Y154       LUT2 (Prop_lut2_I1_O)        0.152     8.767 r  netsoc_sdram_choose_req_grant[0]_i_7/O
                         net (fo=1, routed)           0.597     9.364    netsoc_sdram_choose_req_grant[0]_i_7_n_0
    SLICE_X148Y155       LUT6 (Prop_lut6_I4_O)        0.332     9.696 r  netsoc_sdram_choose_req_grant[0]_i_3/O
                         net (fo=1, routed)           0.675    10.372    netsoc_sdram_choose_req_grant[0]_i_3_n_0
    SLICE_X148Y155       LUT5 (Prop_lut5_I0_O)        0.124    10.496 r  netsoc_sdram_choose_req_grant[0]_i_2/O
                         net (fo=1, routed)           0.661    11.157    netsoc_sdram_choose_req_grant[0]
    SLICE_X148Y155       LUT6 (Prop_lut6_I0_O)        0.124    11.281 r  netsoc_sdram_choose_req_grant[0]_i_1/O
                         net (fo=1, routed)           0.000    11.281    netsoc_sdram_choose_req_grant[0]_i_1_n_0
    SLICE_X148Y155       FDRE                                         r  netsoc_sdram_choose_req_grant_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3560, routed)        1.626    11.626    sys_clk
    SLICE_X148Y155       FDRE                                         r  netsoc_sdram_choose_req_grant_reg[0]/C
                         clock pessimism              0.093    11.719    
                         clock uncertainty           -0.057    11.662    
    SLICE_X148Y155       FDRE (Setup_fdre_C_D)        0.081    11.743    netsoc_sdram_choose_req_grant_reg[0]
  -------------------------------------------------------------------
                         required time                         11.743    
                         arrival time                         -11.281    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine3_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine7_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 2.974ns (32.918%)  route 6.061ns (67.082%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 11.620 - 10.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3560, routed)        1.743     1.743    sys_clk
    SLICE_X149Y157       FDRE                                         r  netsoc_sdram_bankmachine3_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y157       FDRE (Prop_fdre_C_Q)         0.456     2.199 r  netsoc_sdram_bankmachine3_consume_reg[1]/Q
                         net (fo=26, routed)          1.154     3.353    storage_5_reg_0_7_6_11/ADDRB1
    SLICE_X146Y155       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     3.505 r  storage_5_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.817     4.322    p_0_in1_in[0]
    SLICE_X147Y156       LUT6 (Prop_lut6_I1_O)        0.348     4.670 r  bankmachine3_state[2]_i_12/O
                         net (fo=1, routed)           0.000     4.670    bankmachine3_state[2]_i_12_n_0
    SLICE_X147Y156       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.202 r  bankmachine3_state_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.202    bankmachine3_state_reg[2]_i_7_n_0
    SLICE_X147Y157       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.473 f  bankmachine3_state_reg[2]_i_6/CO[0]
                         net (fo=3, routed)           0.466     5.938    netsoc_sdram_bankmachine3_hit
    SLICE_X149Y158       LUT6 (Prop_lut6_I3_O)        0.373     6.311 r  netsoc_sdram_bandwidth_cmd_is_write_i_5/O
                         net (fo=3, routed)           0.656     6.967    netsoc_sdram_bandwidth_cmd_is_write_i_5_n_0
    SLICE_X149Y158       LUT4 (Prop_lut4_I2_O)        0.124     7.091 r  netsoc_sdram_bankmachine6_consume[2]_i_5/O
                         net (fo=1, routed)           0.731     7.822    netsoc_sdram_bankmachine6_consume[2]_i_5_n_0
    SLICE_X144Y158       LUT6 (Prop_lut6_I1_O)        0.124     7.946 f  netsoc_sdram_bankmachine6_consume[2]_i_4/O
                         net (fo=1, routed)           0.574     8.520    netsoc_sdram_bankmachine6_consume[2]_i_4_n_0
    SLICE_X145Y157       LUT6 (Prop_lut6_I2_O)        0.124     8.644 f  netsoc_sdram_bankmachine6_consume[2]_i_3/O
                         net (fo=16, routed)          0.510     9.154    netsoc_sdram_bankmachine6_consume[2]_i_3_n_0
    SLICE_X142Y158       LUT4 (Prop_lut4_I0_O)        0.116     9.270 r  netsoc_sdram_bankmachine7_consume[2]_i_2/O
                         net (fo=4, routed)           0.771    10.041    lm32_cpu/load_store_unit/netsoc_sdram_choose_req_grant_reg[0]
    SLICE_X142Y161       LUT2 (Prop_lut2_I1_O)        0.354    10.395 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine7_level[3]_i_1/O
                         net (fo=4, routed)           0.383    10.778    lm32_cpu_n_139
    SLICE_X142Y161       FDRE                                         r  netsoc_sdram_bankmachine7_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3560, routed)        1.620    11.620    sys_clk
    SLICE_X142Y161       FDRE                                         r  netsoc_sdram_bankmachine7_level_reg[0]/C
                         clock pessimism              0.078    11.698    
                         clock uncertainty           -0.057    11.641    
    SLICE_X142Y161       FDRE (Setup_fdre_C_CE)      -0.393    11.248    netsoc_sdram_bankmachine7_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.248    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine3_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine7_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 2.974ns (32.918%)  route 6.061ns (67.082%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 11.620 - 10.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3560, routed)        1.743     1.743    sys_clk
    SLICE_X149Y157       FDRE                                         r  netsoc_sdram_bankmachine3_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y157       FDRE (Prop_fdre_C_Q)         0.456     2.199 r  netsoc_sdram_bankmachine3_consume_reg[1]/Q
                         net (fo=26, routed)          1.154     3.353    storage_5_reg_0_7_6_11/ADDRB1
    SLICE_X146Y155       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     3.505 r  storage_5_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.817     4.322    p_0_in1_in[0]
    SLICE_X147Y156       LUT6 (Prop_lut6_I1_O)        0.348     4.670 r  bankmachine3_state[2]_i_12/O
                         net (fo=1, routed)           0.000     4.670    bankmachine3_state[2]_i_12_n_0
    SLICE_X147Y156       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.202 r  bankmachine3_state_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.202    bankmachine3_state_reg[2]_i_7_n_0
    SLICE_X147Y157       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.473 f  bankmachine3_state_reg[2]_i_6/CO[0]
                         net (fo=3, routed)           0.466     5.938    netsoc_sdram_bankmachine3_hit
    SLICE_X149Y158       LUT6 (Prop_lut6_I3_O)        0.373     6.311 r  netsoc_sdram_bandwidth_cmd_is_write_i_5/O
                         net (fo=3, routed)           0.656     6.967    netsoc_sdram_bandwidth_cmd_is_write_i_5_n_0
    SLICE_X149Y158       LUT4 (Prop_lut4_I2_O)        0.124     7.091 r  netsoc_sdram_bankmachine6_consume[2]_i_5/O
                         net (fo=1, routed)           0.731     7.822    netsoc_sdram_bankmachine6_consume[2]_i_5_n_0
    SLICE_X144Y158       LUT6 (Prop_lut6_I1_O)        0.124     7.946 f  netsoc_sdram_bankmachine6_consume[2]_i_4/O
                         net (fo=1, routed)           0.574     8.520    netsoc_sdram_bankmachine6_consume[2]_i_4_n_0
    SLICE_X145Y157       LUT6 (Prop_lut6_I2_O)        0.124     8.644 f  netsoc_sdram_bankmachine6_consume[2]_i_3/O
                         net (fo=16, routed)          0.510     9.154    netsoc_sdram_bankmachine6_consume[2]_i_3_n_0
    SLICE_X142Y158       LUT4 (Prop_lut4_I0_O)        0.116     9.270 r  netsoc_sdram_bankmachine7_consume[2]_i_2/O
                         net (fo=4, routed)           0.771    10.041    lm32_cpu/load_store_unit/netsoc_sdram_choose_req_grant_reg[0]
    SLICE_X142Y161       LUT2 (Prop_lut2_I1_O)        0.354    10.395 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine7_level[3]_i_1/O
                         net (fo=4, routed)           0.383    10.778    lm32_cpu_n_139
    SLICE_X142Y161       FDRE                                         r  netsoc_sdram_bankmachine7_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3560, routed)        1.620    11.620    sys_clk
    SLICE_X142Y161       FDRE                                         r  netsoc_sdram_bankmachine7_level_reg[1]/C
                         clock pessimism              0.078    11.698    
                         clock uncertainty           -0.057    11.641    
    SLICE_X142Y161       FDRE (Setup_fdre_C_CE)      -0.393    11.248    netsoc_sdram_bankmachine7_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.248    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine3_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine7_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.035ns  (logic 2.974ns (32.918%)  route 6.061ns (67.082%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 11.620 - 10.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3560, routed)        1.743     1.743    sys_clk
    SLICE_X149Y157       FDRE                                         r  netsoc_sdram_bankmachine3_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y157       FDRE (Prop_fdre_C_Q)         0.456     2.199 r  netsoc_sdram_bankmachine3_consume_reg[1]/Q
                         net (fo=26, routed)          1.154     3.353    storage_5_reg_0_7_6_11/ADDRB1
    SLICE_X146Y155       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     3.505 r  storage_5_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.817     4.322    p_0_in1_in[0]
    SLICE_X147Y156       LUT6 (Prop_lut6_I1_O)        0.348     4.670 r  bankmachine3_state[2]_i_12/O
                         net (fo=1, routed)           0.000     4.670    bankmachine3_state[2]_i_12_n_0
    SLICE_X147Y156       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.202 r  bankmachine3_state_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.202    bankmachine3_state_reg[2]_i_7_n_0
    SLICE_X147Y157       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.473 f  bankmachine3_state_reg[2]_i_6/CO[0]
                         net (fo=3, routed)           0.466     5.938    netsoc_sdram_bankmachine3_hit
    SLICE_X149Y158       LUT6 (Prop_lut6_I3_O)        0.373     6.311 r  netsoc_sdram_bandwidth_cmd_is_write_i_5/O
                         net (fo=3, routed)           0.656     6.967    netsoc_sdram_bandwidth_cmd_is_write_i_5_n_0
    SLICE_X149Y158       LUT4 (Prop_lut4_I2_O)        0.124     7.091 r  netsoc_sdram_bankmachine6_consume[2]_i_5/O
                         net (fo=1, routed)           0.731     7.822    netsoc_sdram_bankmachine6_consume[2]_i_5_n_0
    SLICE_X144Y158       LUT6 (Prop_lut6_I1_O)        0.124     7.946 f  netsoc_sdram_bankmachine6_consume[2]_i_4/O
                         net (fo=1, routed)           0.574     8.520    netsoc_sdram_bankmachine6_consume[2]_i_4_n_0
    SLICE_X145Y157       LUT6 (Prop_lut6_I2_O)        0.124     8.644 f  netsoc_sdram_bankmachine6_consume[2]_i_3/O
                         net (fo=16, routed)          0.510     9.154    netsoc_sdram_bankmachine6_consume[2]_i_3_n_0
    SLICE_X142Y158       LUT4 (Prop_lut4_I0_O)        0.116     9.270 r  netsoc_sdram_bankmachine7_consume[2]_i_2/O
                         net (fo=4, routed)           0.771    10.041    lm32_cpu/load_store_unit/netsoc_sdram_choose_req_grant_reg[0]
    SLICE_X142Y161       LUT2 (Prop_lut2_I1_O)        0.354    10.395 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine7_level[3]_i_1/O
                         net (fo=4, routed)           0.383    10.778    lm32_cpu_n_139
    SLICE_X142Y161       FDRE                                         r  netsoc_sdram_bankmachine7_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3560, routed)        1.620    11.620    sys_clk
    SLICE_X142Y161       FDRE                                         r  netsoc_sdram_bankmachine7_level_reg[2]/C
                         clock pessimism              0.078    11.698    
                         clock uncertainty           -0.057    11.641    
    SLICE_X142Y161       FDRE (Setup_fdre_C_CE)      -0.393    11.248    netsoc_sdram_bankmachine7_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.248    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                  0.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3560, routed)        0.592     0.592    sys_clk
    SLICE_X121Y151       FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y151       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.951    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X120Y151       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3560, routed)        0.863     0.863    storage_1_reg_0_15_0_5/WCLK
    SLICE_X120Y151       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.258     0.605    
    SLICE_X120Y151       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.915    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3560, routed)        0.592     0.592    sys_clk
    SLICE_X121Y151       FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y151       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.951    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X120Y151       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3560, routed)        0.863     0.863    storage_1_reg_0_15_0_5/WCLK
    SLICE_X120Y151       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.258     0.605    
    SLICE_X120Y151       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.915    storage_1_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3560, routed)        0.592     0.592    sys_clk
    SLICE_X121Y151       FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y151       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.951    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X120Y151       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3560, routed)        0.863     0.863    storage_1_reg_0_15_0_5/WCLK
    SLICE_X120Y151       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.258     0.605    
    SLICE_X120Y151       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.915    storage_1_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3560, routed)        0.592     0.592    sys_clk
    SLICE_X121Y151       FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y151       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.951    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X120Y151       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3560, routed)        0.863     0.863    storage_1_reg_0_15_0_5/WCLK
    SLICE_X120Y151       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.258     0.605    
    SLICE_X120Y151       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.915    storage_1_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3560, routed)        0.592     0.592    sys_clk
    SLICE_X121Y151       FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y151       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.951    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X120Y151       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3560, routed)        0.863     0.863    storage_1_reg_0_15_0_5/WCLK
    SLICE_X120Y151       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.258     0.605    
    SLICE_X120Y151       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.915    storage_1_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3560, routed)        0.592     0.592    sys_clk
    SLICE_X121Y151       FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y151       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.951    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X120Y151       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3560, routed)        0.863     0.863    storage_1_reg_0_15_0_5/WCLK
    SLICE_X120Y151       RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.258     0.605    
    SLICE_X120Y151       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.915    storage_1_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3560, routed)        0.592     0.592    sys_clk
    SLICE_X121Y151       FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y151       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.951    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X120Y151       RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3560, routed)        0.863     0.863    storage_1_reg_0_15_0_5/WCLK
    SLICE_X120Y151       RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.258     0.605    
    SLICE_X120Y151       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.915    storage_1_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3560, routed)        0.592     0.592    sys_clk
    SLICE_X121Y151       FDRE                                         r  netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y151       FDRE (Prop_fdre_C_Q)         0.141     0.733 r  netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.951    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X120Y151       RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3560, routed)        0.863     0.863    storage_1_reg_0_15_0_5/WCLK
    SLICE_X120Y151       RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.258     0.605    
    SLICE_X120Y151       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.915    storage_1_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3560, routed)        0.594     0.594    sys_clk
    SLICE_X117Y147       FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y147       FDRE (Prop_fdre_C_Q)         0.141     0.735 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.953    storage_reg_0_15_6_7/ADDRD0
    SLICE_X116Y147       RAMD32                                       r  storage_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3560, routed)        0.865     0.865    storage_reg_0_15_6_7/WCLK
    SLICE_X116Y147       RAMD32                                       r  storage_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.258     0.607    
    SLICE_X116Y147       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.917    storage_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3560, routed)        0.594     0.594    sys_clk
    SLICE_X117Y147       FDRE                                         r  netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y147       FDRE (Prop_fdre_C_Q)         0.141     0.735 r  netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     0.953    storage_reg_0_15_6_7/ADDRD0
    SLICE_X116Y147       RAMD32                                       r  storage_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3560, routed)        0.865     0.865    storage_reg_0_15_6_7/WCLK
    SLICE_X116Y147       RAMD32                                       r  storage_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.258     0.607    
    SLICE_X116Y147       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.917    storage_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y54     lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y52     lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X6Y54    mem_2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X6Y54    mem_2_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y54    mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y54    mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y32    memdat_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y24    storage_12_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y50    mem_grain0_1_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y129  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y129  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y129  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y129  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y129  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y129  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y129  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y129  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y134  lm32_cpu/registers_reg_r1_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y134  lm32_cpu/registers_reg_r1_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y129  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y129  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y129  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y129  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y129  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y129  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y129  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y129  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y130  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y130  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal          |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock             |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
clk100     | cpu_reset        | FDPE           | -        |    -0.220 (r) | FAST    |     3.234 (r) | SLOW    | netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.738 (r) | FAST    |     4.766 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.666 (f) | FAST    |     4.766 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.743 (r) | FAST    |     4.766 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.671 (f) | FAST    |     4.766 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.749 (r) | FAST    |     4.774 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.677 (f) | FAST    |     4.774 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.722 (r) | FAST    |     4.752 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.650 (f) | FAST    |     4.752 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.720 (r) | FAST    |     4.750 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.648 (f) | FAST    |     4.750 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.742 (r) | FAST    |     4.766 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.670 (f) | FAST    |     4.766 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.737 (r) | FAST    |     4.766 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.665 (f) | FAST    |     4.766 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.752 (r) | FAST    |     4.776 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.680 (f) | FAST    |     4.776 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.734 (r) | FAST    |     4.765 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (f) | FAST    |     4.765 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.723 (r) | FAST    |     4.754 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.651 (f) | FAST    |     4.754 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.746 (r) | FAST    |     4.777 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.674 (f) | FAST    |     4.777 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.731 (r) | FAST    |     4.763 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.659 (f) | FAST    |     4.763 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.716 (r) | FAST    |     4.748 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.644 (f) | FAST    |     4.748 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.733 (r) | FAST    |     4.765 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.661 (f) | FAST    |     4.765 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | netsoc_pll_sys4x  |
eth_rx_clk | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (r) | FAST    |     0.346 (r) | FAST    |                   |
eth_rx_clk | eth_rx_ctl       | IDDR (IO)      | FIXED    |     0.392 (f) | FAST    |     0.346 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (r) | FAST    |     0.364 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | IDDR (IO)      | FIXED    |     0.374 (f) | FAST    |     0.364 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (r) | FAST    |     0.367 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | IDDR (IO)      | FIXED    |     0.371 (f) | FAST    |     0.367 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (r) | FAST    |     0.356 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | IDDR (IO)      | FIXED    |     0.383 (f) | FAST    |     0.356 (f) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (r) | FAST    |     0.357 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | IDDR (IO)      | FIXED    |     0.381 (f) | FAST    |     0.357 (f) | FAST    |                   |
sys_clk    | cpu_reset        | FDPE           | -        |     1.995 (r) | SLOW    |    -0.256 (r) | FAST    |                   |
sys_clk    | eth_mdio         | FDRE           | -        |     5.890 (r) | SLOW    |    -2.477 (r) | FAST    |                   |
sys_clk    | serial_rx        | FDRE           | -        |     4.973 (r) | SLOW    |    -1.739 (r) | FAST    |                   |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     5.847 (r) | SLOW    |    -1.700 (r) | FAST    |                   |
sys_clk    | user_sw0         | FDRE           | -        |    10.788 (r) | SLOW    |    -2.582 (r) | FAST    |                   |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal             |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | netsoc_pll_sys4x_dqs |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (r) | SLOW    |      5.703 (r) | FAST    | ethphy_pll_clk_tx90  |
eth_rx_clk | eth_clocks_tx    | ODDR (IO)      | -     |     12.625 (f) | SLOW    |      5.703 (f) | FAST    | ethphy_pll_clk_tx90  |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (r) | SLOW    |      1.969 (r) | FAST    |                      |
eth_tx_clk | eth_tx_ctl       | ODDR (IO)      | -     |      5.633 (f) | SLOW    |      1.969 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (r) | SLOW    |      1.939 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[0]   | ODDR (IO)      | -     |      5.602 (f) | SLOW    |      1.939 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (r) | SLOW    |      1.944 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | ODDR (IO)      | -     |      5.607 (f) | SLOW    |      1.944 (f) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (r) | SLOW    |      1.941 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | ODDR (IO)      | -     |      5.604 (f) | SLOW    |      1.941 (f) | FAST    |                      |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      7.269 (r) | SLOW    |      1.841 (r) | FAST    |                      |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      6.502 (r) | SLOW    |      1.486 (r) | FAST    |                      |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      6.805 (r) | SLOW    |      1.616 (r) | FAST    |                      |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      7.421 (r) | SLOW    |      1.926 (r) | FAST    |                      |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      7.581 (r) | SLOW    |      2.003 (r) | FAST    |                      |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      6.793 (r) | SLOW    |      1.608 (r) | FAST    |                      |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      7.409 (r) | SLOW    |      1.897 (r) | FAST    |                      |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      6.955 (r) | SLOW    |      1.679 (r) | FAST    |                      |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      7.721 (r) | SLOW    |      2.045 (r) | FAST    |                      |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      8.342 (r) | SLOW    |      2.347 (r) | FAST    |                      |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      7.733 (r) | SLOW    |      2.048 (r) | FAST    |                      |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      8.027 (r) | SLOW    |      2.193 (r) | FAST    |                      |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      8.354 (r) | SLOW    |      2.352 (r) | FAST    |                      |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      8.484 (r) | SLOW    |      2.414 (r) | FAST    |                      |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      8.049 (r) | SLOW    |      2.210 (r) | FAST    |                      |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      8.496 (r) | SLOW    |      2.418 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      7.417 (r) | SLOW    |      1.876 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      8.200 (r) | SLOW    |      2.255 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      7.418 (r) | SLOW    |      1.878 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      8.201 (r) | SLOW    |      2.252 (r) | FAST    |                      |
sys_clk    | eth_mdc          | FDRE           | -     |     12.513 (r) | SLOW    |      4.911 (r) | FAST    |                      |
sys_clk    | eth_mdio         | FDRE           | -     |     12.227 (r) | SLOW    |      3.590 (r) | FAST    |                      |
sys_clk    | eth_rst_n        | FDRE           | -     |     13.618 (r) | SLOW    |      4.070 (r) | FAST    |                      |
sys_clk    | oled_dc          | FDRE           | -     |     11.911 (r) | SLOW    |      4.483 (r) | FAST    |                      |
sys_clk    | oled_res         | FDRE           | -     |     11.848 (r) | SLOW    |      4.441 (r) | FAST    |                      |
sys_clk    | oled_sclk        | FDRE           | -     |     10.772 (r) | SLOW    |      3.767 (r) | FAST    |                      |
sys_clk    | oled_sdin        | FDRE           | -     |     11.938 (r) | SLOW    |      4.466 (r) | FAST    |                      |
sys_clk    | oled_vbat        | FDRE           | -     |     11.977 (r) | SLOW    |      4.494 (r) | FAST    |                      |
sys_clk    | oled_vdd         | FDRE           | -     |      9.889 (r) | SLOW    |      3.337 (r) | FAST    |                      |
sys_clk    | serial_tx        | FDSE           | -     |     12.051 (r) | SLOW    |      4.525 (r) | FAST    |                      |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |     13.125 (r) | SLOW    |      4.763 (r) | FAST    |                      |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     11.668 (r) | SLOW    |      3.625 (r) | FAST    |                      |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.285 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         7.047 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         4.817 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |         7.673 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         5.172 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.592 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.808 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.765 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.133 ns
Ideal Clock Offset to Actual Clock: 2.711 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.738 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.666 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.743 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.671 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.749 (r) | FAST    |   4.774 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.677 (f) | FAST    |   4.774 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.722 (r) | FAST    |   4.752 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.650 (f) | FAST    |   4.752 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.720 (r) | FAST    |   4.750 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.648 (f) | FAST    |   4.750 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.742 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.670 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.737 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.665 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.752 (r) | FAST    |   4.776 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.680 (f) | FAST    |   4.776 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.734 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.662 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.723 (r) | FAST    |   4.754 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.651 (f) | FAST    |   4.754 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.746 (r) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.674 (f) | FAST    |   4.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.731 (r) | FAST    |   4.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.659 (f) | FAST    |   4.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.716 (r) | FAST    |   4.748 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.644 (f) | FAST    |   4.748 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.733 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.661 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.644 (f) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 0.750 ns
Ideal Clock Offset to Actual Clock: -0.008 ns
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                   |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |  0.374 (r) | FAST    |  0.364 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[0]     |  0.374 (f) | FAST    |  0.364 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |  0.371 (f) | FAST    |  0.367 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (r) | FAST    |  0.356 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |  0.383 (f) | FAST    |  0.356 (f) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (r) | FAST    |  0.357 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |  0.381 (f) | FAST    |  0.357 (f) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |  0.383 (r) | FAST    |  0.367 (r) | FAST    |       inf |       inf |             - |
-------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.993 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.269 (r) | SLOW    |   1.841 (r) | FAST    |    0.766 |
ddram_dq[1]        |   6.502 (r) | SLOW    |   1.486 (r) | FAST    |    0.000 |
ddram_dq[2]        |   6.805 (r) | SLOW    |   1.616 (r) | FAST    |    0.303 |
ddram_dq[3]        |   7.421 (r) | SLOW    |   1.926 (r) | FAST    |    0.919 |
ddram_dq[4]        |   7.581 (r) | SLOW    |   2.003 (r) | FAST    |    1.079 |
ddram_dq[5]        |   6.793 (r) | SLOW    |   1.608 (r) | FAST    |    0.291 |
ddram_dq[6]        |   7.409 (r) | SLOW    |   1.897 (r) | FAST    |    0.906 |
ddram_dq[7]        |   6.955 (r) | SLOW    |   1.679 (r) | FAST    |    0.453 |
ddram_dq[8]        |   7.721 (r) | SLOW    |   2.045 (r) | FAST    |    1.219 |
ddram_dq[9]        |   8.342 (r) | SLOW    |   2.347 (r) | FAST    |    1.840 |
ddram_dq[10]       |   7.733 (r) | SLOW    |   2.048 (r) | FAST    |    1.231 |
ddram_dq[11]       |   8.027 (r) | SLOW    |   2.193 (r) | FAST    |    1.524 |
ddram_dq[12]       |   8.354 (r) | SLOW    |   2.352 (r) | FAST    |    1.851 |
ddram_dq[13]       |   8.484 (r) | SLOW    |   2.414 (r) | FAST    |    1.982 |
ddram_dq[14]       |   8.049 (r) | SLOW    |   2.210 (r) | FAST    |    1.546 |
ddram_dq[15]       |   8.496 (r) | SLOW    |   2.418 (r) | FAST    |    1.993 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.496 (r) | SLOW    |   1.486 (r) | FAST    |    1.993 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.784 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.417 (r) | SLOW    |   1.876 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   8.200 (r) | SLOW    |   2.255 (r) | FAST    |    0.783 |
ddram_dqs_p[0]     |   7.418 (r) | SLOW    |   1.878 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   8.201 (r) | SLOW    |   2.252 (r) | FAST    |    0.784 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.201 (r) | SLOW    |   1.876 (r) | FAST    |    0.784 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.006 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   5.602 (r) | SLOW    |   1.939 (r) | FAST    |    0.000 |
eth_tx_data[0]     |   5.602 (f) | SLOW    |   1.939 (f) | FAST    |    0.000 |
eth_tx_data[1]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[1]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (r) | SLOW    |   1.944 (r) | FAST    |    0.006 |
eth_tx_data[2]     |   5.607 (f) | SLOW    |   1.944 (f) | FAST    |    0.006 |
eth_tx_data[3]     |   5.604 (r) | SLOW    |   1.941 (r) | FAST    |    0.002 |
eth_tx_data[3]     |   5.604 (f) | SLOW    |   1.941 (f) | FAST    |    0.002 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   5.607 (r) | SLOW    |   1.939 (r) | FAST    |    0.006 |
-------------------+-------------+---------+-------------+---------+----------+




