{
  "Top": "dma_master_driver",
  "RtlTop": "dma_master_driver",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a200t",
    "Package": "sbg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "dma_master_driver",
    "Version": "1.0",
    "DisplayName": "Dma_master_driver",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/..\/dma_driver_hls\/dma_master_driver_hls.cpp"],
    "Vhdl": [
      "impl\/vhdl\/dma_master_driver_dma0_m_axi.vhd",
      "impl\/vhdl\/dma_master_driverbkb.vhd",
      "impl\/vhdl\/dma_master_drivercud.vhd",
      "impl\/vhdl\/transfer.vhd",
      "impl\/vhdl\/transfer_1.vhd",
      "impl\/vhdl\/transfer_chunk.vhd",
      "impl\/vhdl\/transfer_chunk_1.vhd",
      "impl\/vhdl\/dma_master_driver.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/dma_master_driver_dma0_m_axi.v",
      "impl\/verilog\/dma_master_driverbkb.v",
      "impl\/verilog\/dma_master_drivercud.v",
      "impl\/verilog\/transfer.v",
      "impl\/verilog\/transfer_1.v",
      "impl\/verilog\/transfer_chunk.v",
      "impl\/verilog\/transfer_chunk_1.v",
      "impl\/verilog\/dma_master_driver.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "D:\/Xilinx\/repo\/project532\/FPGA-Upscaler\/hdmi_inout\/hls_proj\/solution1\/.autopilot\/db\/dma_master_driver.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "m_axi_dma0 m_axi_dma1",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "frame_trigger_V": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "1"
        }}
    },
    "m_axi_dma0": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_dma0",
      "data_width": "32",
      "param_prefix": "C_M_AXI_DMA0",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "0",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "0",
      "offset_slave_name": "",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "m_axi_dma1": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_dma1",
      "data_width": "32",
      "param_prefix": "C_M_AXI_DMA1",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "0",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "0",
      "offset_slave_name": "",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dma0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dma0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dma0_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_dma0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dma0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_dma0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_dma0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_dma0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_dma0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dma0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_dma0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dma0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dma0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dma0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dma0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dma0_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_dma0_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dma0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dma0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dma0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dma0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dma0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dma0_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_dma0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dma0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_dma0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_dma0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_dma0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_dma0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dma0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_dma0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dma0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dma0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dma0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dma0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dma0_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_dma0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dma0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dma0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dma0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_dma0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dma0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dma0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_dma0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dma0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dma1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dma1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dma1_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_dma1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dma1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_dma1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_dma1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_dma1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_dma1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dma1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_dma1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dma1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dma1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dma1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dma1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dma1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_dma1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dma1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dma1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dma1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dma1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dma1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dma1_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_dma1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dma1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_dma1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_dma1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_dma1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_dma1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dma1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_dma1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dma1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dma1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dma1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dma1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dma1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_dma1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dma1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dma1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dma1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_dma1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dma1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dma1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_dma1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dma1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "frame_trigger_V": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "dma0": {
      "interfaceRef": "m_axi_dma0",
      "dir": "inout"
    },
    "dma1": {
      "interfaceRef": "m_axi_dma1",
      "dir": "inout"
    },
    "frame_trigger_V": {
      "interfaceRef": "frame_trigger_V",
      "dir": "in",
      "dataWidth": "1",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "dma_master_driver",
      "Instances": [
        {
          "ModuleName": "transfer_chunk_1",
          "InstanceName": "grp_transfer_chunk_1_fu_87",
          "Instances": [{
              "ModuleName": "transfer_1",
              "InstanceName": "grp_transfer_1_fu_75"
            }]
        },
        {
          "ModuleName": "transfer_chunk",
          "InstanceName": "grp_transfer_chunk_fu_95",
          "Instances": [{
              "ModuleName": "transfer",
              "InstanceName": "grp_transfer_fu_75"
            }]
        }
      ]
    },
    "Metrics": {
      "transfer_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "8"
          }],
        "Area": {
          "FF": "20",
          "LUT": "205",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "transfer_chunk_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "4",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          }],
        "Area": {
          "FF": "602",
          "LUT": "2565",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "transfer": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "8"
          }],
        "Area": {
          "FF": "20",
          "LUT": "205",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "transfer_chunk": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "4",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          }],
        "Area": {
          "FF": "602",
          "LUT": "2565",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "dma_master_driver": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "inf",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "900",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": ""
              }]
          }],
        "Area": {
          "BRAM_18K": "2",
          "DSP48E": "1",
          "FF": "2018",
          "LUT": "6498"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "dma_master_driver",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2023-03-29 23:24:19 -0400",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
