GAS LISTING /tmp/ccGRdc68.s 			page 1


   1              		.file	"gd32vf103_dma.c"
   2              		.option nopic
   3              		.attribute arch, "rv32i2p0_m2p0_a2p0_c2p0"
   4              		.attribute unaligned_access, 0
   5              		.attribute stack_align, 16
   6              		.text
   7              	.Ltext0:
   8              		.cfi_sections	.debug_frame
   9              		.section	.text.dma_deinit,"ax",@progbits
  10              		.align	1
  11              		.globl	dma_deinit
  13              	dma_deinit:
  14              	.LFB2:
  15              		.file 1 "../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c"
   1:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
   2:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \file    gd32vf103_dma.c
   3:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief   DMA driver
   4:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
   5:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \version 2019-6-5, V1.0.0, firmware for GD32VF103
   6:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
   7:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
   8:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*
   9:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     Copyright (c) 2019, GigaDevice Semiconductor Inc.
  10:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
  11:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     Redistribution and use in source and binary forms, with or without modification, 
  12:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** are permitted provided that the following conditions are met:
  13:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
  14:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  15:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****        list of conditions and the following disclaimer.
  16:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  17:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****        this list of conditions and the following disclaimer in the documentation 
  18:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****        and/or other materials provided with the distribution.
  19:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  20:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****        may be used to endorse or promote products derived from this software without 
  21:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****        specific prior written permission.
  22:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
  23:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  24:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  25:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  26:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  27:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  28:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  29:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  30:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  31:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  32:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** OF SUCH DAMAGE.
  33:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
  34:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
  35:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** #include "gd32vf103_dma.h"
  36:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
  37:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** #define DMA_WRONG_HANDLE        while(1){}
  38:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
  39:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /* check whether peripheral matches channels or not */
  40:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** static ErrStatus dma_periph_and_channel_check(uint32_t dma_periph, dma_channel_enum channelx);
  41:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
  42:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
  43:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      deinitialize DMA a channel registers
GAS LISTING /tmp/ccGRdc68.s 			page 2


  44:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
  45:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
  46:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel is deinitialized
  47:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
  48:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
  49:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
  50:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
  51:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
  52:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_deinit(uint32_t dma_periph, dma_channel_enum channelx)
  53:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
  16              		.loc 1 53 1
  17              		.cfi_startproc
  18              	.LVL0:
  54:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
  19              		.loc 1 54 2
  20              	.LBB46:
  21              	.LBB47:
  55:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		DMA_WRONG_HANDLE
  56:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	}
  57:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
  58:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	/* disable DMA a channel */
  59:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CHEN;
  60:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	/* reset DMA channel registers */
  61:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_CHCTL(dma_periph, channelx) = DMA_CHCTL_RESET_VALUE;
  62:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_CHCNT(dma_periph, channelx) = DMA_CHCNT_RESET_VALUE;
  63:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_CHPADDR(dma_periph, channelx) = DMA_CHPADDR_RESET_VALUE;
  64:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_CHMADDR(dma_periph, channelx) = DMA_CHMADDR_RESET_VALUE;
  65:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_INTC(dma_periph) |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE, channelx);
  66:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
  67:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
  68:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
  69:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      initialize the parameters of DMA struct with the default values
  70:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  init_struct: the initialization data needed to initialize DMA channel
  71:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
  72:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
  73:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
  74:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_struct_para_init(dma_parameter_struct* init_struct)
  75:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
  76:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* set the DMA struct with the default values */
  77:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->periph_addr  = 0U;
  78:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->periph_width = 0U;
  79:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->periph_inc   = DMA_PERIPH_INCREASE_DISABLE;
  80:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->memory_addr  = 0U;
  81:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->memory_width = 0U;
  82:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->memory_inc   = DMA_MEMORY_INCREASE_DISABLE;
  83:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->number       = 0U;
  84:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->direction    = DMA_PERIPHERAL_TO_MEMORY;
  85:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->priority     = DMA_PRIORITY_LOW;
  86:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
  87:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
  88:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
  89:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      initialize DMA channel
  90:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
  91:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
  92:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel is initialized
  93:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
  94:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
GAS LISTING /tmp/ccGRdc68.s 			page 3


  95:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  init_struct: the data needed to initialize DMA channel
  96:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                   periph_addr: peripheral base address
  97:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                   periph_width: DMA_PERIPHERAL_WIDTH_8BIT, DMA_PERIPHERAL_WIDTH_16BIT, DMA_PERIPHER
  98:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                   periph_inc: DMA_PERIPH_INCREASE_ENABLE, DMA_PERIPH_INCREASE_DISABLE
  99:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                   memory_addr: memory base address
 100:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                   memory_width: DMA_MEMORY_WIDTH_8BIT, DMA_MEMORY_WIDTH_16BIT, DMA_MEMORY_WIDTH_32B
 101:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                   memory_inc: DMA_MEMORY_INCREASE_ENABLE, DMA_MEMORY_INCREASE_DISABLE
 102:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                   direction: DMA_PERIPHERAL_TO_MEMORY, DMA_MEMORY_TO_PERIPHERAL
 103:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                   number: the number of remaining data to be transferred by the DMA
 104:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                   priority: DMA_PRIORITY_LOW, DMA_PRIORITY_MEDIUM, DMA_PRIORITY_HIGH, DMA_PRIORITY_
 105:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 106:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 107:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 108:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_init(uint32_t dma_periph, dma_channel_enum channelx, dma_parameter_struct* init_struct)
 109:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 110:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     uint32_t ctl;
 111:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 112:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 113:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 114:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 115:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 116:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* configure peripheral base address */
 117:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = init_struct->periph_addr;
 118:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 119:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* configure memory base address */
 120:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHMADDR(dma_periph, channelx) = init_struct->memory_addr;
 121:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 122:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* configure the number of remaining data to be transferred */
 123:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCNT(dma_periph, channelx) = (init_struct->number & DMA_CHANNEL_CNT_MASK);
 124:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 125:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* configure peripheral transfer width,memory transfer width and priority */
 126:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 127:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
 128:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= (init_struct->periph_width | init_struct->memory_width | init_struct->priority);
 129:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 130:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 131:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* configure peripheral increasing mode */
 132:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(DMA_PERIPH_INCREASE_ENABLE == init_struct->periph_inc){
 133:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 134:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }else{
 135:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 136:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 137:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 138:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* configure memory increasing mode */
 139:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(DMA_MEMORY_INCREASE_ENABLE == init_struct->memory_inc){
 140:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 141:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }else{
 142:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_MNAGA;
 143:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 144:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 145:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* configure the direction of data transfer */
 146:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(DMA_PERIPHERAL_TO_MEMORY == init_struct->direction){
 147:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 148:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }else{
 149:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_DIR;
 150:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 151:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
GAS LISTING /tmp/ccGRdc68.s 			page 4


 152:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 153:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 154:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      enable DMA circulation mode
 155:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 156:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 157:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 158:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 159:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 160:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 161:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 162:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 163:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_circulation_enable(uint32_t dma_periph, dma_channel_enum channelx)
 164:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 165:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 166:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 167:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 168:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 169:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_CMEN;
 170:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 171:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 172:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 173:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      disable DMA circulation mode
 174:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 175:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 176:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 177:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 178:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 179:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 180:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 181:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 182:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_circulation_disable(uint32_t dma_periph, dma_channel_enum channelx)
 183:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 184:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 185:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 186:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 187:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 188:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CMEN;
 189:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 190:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 191:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 192:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      enable memory to memory mode
 193:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 194:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 195:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 196:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 197:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 198:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 199:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 200:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 201:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_memory_to_memory_enable(uint32_t dma_periph, dma_channel_enum channelx)
 202:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 203:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 204:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 205:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 206:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 207:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_M2M;
 208:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
GAS LISTING /tmp/ccGRdc68.s 			page 5


 209:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 210:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 211:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      disable memory to memory mode
 212:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 213:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 214:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 215:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 216:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 217:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 218:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 219:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 220:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_memory_to_memory_disable(uint32_t dma_periph, dma_channel_enum channelx)
 221:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 222:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 223:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 224:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 225:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 226:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_M2M;
 227:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 228:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 229:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 230:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      enable DMA channel
 231:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 232:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 233:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 234:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 235:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 236:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 237:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 238:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 239:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_channel_enable(uint32_t dma_periph, dma_channel_enum channelx)
 240:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 241:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 242:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 243:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 244:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 245:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_CHEN;
 246:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 247:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 248:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 249:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      disable DMA channel
 250:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 251:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 252:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 253:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 254:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 255:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 256:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 257:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 258:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_channel_disable(uint32_t dma_periph, dma_channel_enum channelx)
 259:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 260:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 261:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 262:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 263:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 264:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CHEN;
 265:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
GAS LISTING /tmp/ccGRdc68.s 			page 6


 266:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 267:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 268:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      set DMA peripheral base address
 269:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 270:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 271:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel to set peripheral base address
 272:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 273:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 274:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  address: peripheral base address
 275:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 276:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 277:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 278:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_periph_address_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t address)
 279:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 280:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 281:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 282:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 283:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 284:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = address;
 285:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 286:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 287:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 288:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      set DMA memory base address
 289:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 290:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 291:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel to set memory base address
 292:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 293:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 294:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  address: memory base address
 295:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 296:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 297:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 298:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_memory_address_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t address)
 299:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 300:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 301:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 302:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 303:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 304:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHMADDR(dma_periph, channelx) = address;
 305:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 306:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 307:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 308:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      set the number of remaining data to be transferred by the DMA
 309:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 310:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 311:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel to set number
 312:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 313:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 314:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  number: the number of remaining data to be transferred by the DMA
 315:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 316:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 317:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 318:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_transfer_number_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t number)
 319:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 320:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 321:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 322:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
GAS LISTING /tmp/ccGRdc68.s 			page 7


 323:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 324:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCNT(dma_periph, channelx) = (number & DMA_CHANNEL_CNT_MASK);
 325:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 326:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 327:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 328:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      get the number of remaining data to be transferred by the DMA
 329:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 330:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 331:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel to set number
 332:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 333:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 334:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 335:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     uint32_t: the number of remaining data to be transferred by the DMA
 336:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 337:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** uint32_t dma_transfer_number_get(uint32_t dma_periph, dma_channel_enum channelx)
 338:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 339:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 340:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 341:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 342:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 343:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     return (uint32_t)DMA_CHCNT(dma_periph, channelx);
 344:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 345:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 346:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 347:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      configure priority level of DMA channel
 348:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 349:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 350:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 351:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 352:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 353:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  priority: priority Level of this channel
 354:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 355:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_PRIORITY_LOW: low priority
 356:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_PRIORITY_MEDIUM: medium priority
 357:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_PRIORITY_HIGH: high priority
 358:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_PRIORITY_ULTRA_HIGH: ultra high priority
 359:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 360:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 361:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 362:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_priority_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t priority)
 363:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 364:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     uint32_t ctl;
 365:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 366:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 367:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 368:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 369:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 370:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* acquire DMA_CHxCTL register */
 371:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 372:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* assign regiser */
 373:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl &= ~DMA_CHXCTL_PRIO;
 374:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= priority;
 375:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 376:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 377:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 378:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 379:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      configure transfer data size of memory
GAS LISTING /tmp/ccGRdc68.s 			page 8


 380:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 381:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 382:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 383:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 384:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 385:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  mwidth: transfer data width of memory
 386:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 387:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_MEMORY_WIDTH_8BIT: transfer data width of memory is 8-bit
 388:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_MEMORY_WIDTH_16BIT: transfer data width of memory is 16-bit
 389:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_MEMORY_WIDTH_32BIT: transfer data width of memory is 32-bit
 390:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 391:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 392:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 393:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_memory_width_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t mwidth)
 394:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 395:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     uint32_t ctl;
 396:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 397:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 398:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 399:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 400:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 401:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* acquire DMA_CHxCTL register */
 402:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 403:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* assign regiser */
 404:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl &= ~DMA_CHXCTL_MWIDTH;
 405:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= mwidth;
 406:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 407:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 408:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 409:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 410:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      configure transfer data size of peripheral
 411:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 412:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 413:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 414:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 415:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 416:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  pwidth: transfer data width of peripheral
 417:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 418:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_8BIT: transfer data width of peripheral is 8-bit
 419:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_16BIT: transfer data width of peripheral is 16-bit
 420:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_32BIT: transfer data width of peripheral is 32-bit
 421:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 422:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 423:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 424:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_periph_width_config (uint32_t dma_periph, dma_channel_enum channelx, uint32_t pwidth)
 425:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 426:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     uint32_t ctl;
 427:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 428:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 429:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 430:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 431:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 432:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* acquire DMA_CHxCTL register */
 433:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 434:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* assign regiser */
 435:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl &= ~DMA_CHXCTL_PWIDTH;
 436:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= pwidth;
GAS LISTING /tmp/ccGRdc68.s 			page 9


 437:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 438:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 439:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 440:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 441:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      enable next address increasement algorithm of memory
 442:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 443:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 444:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 445:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 446:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 447:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 448:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 449:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 450:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_memory_increase_enable(uint32_t dma_periph, dma_channel_enum channelx)
 451:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 452:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 453:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 454:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 455:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 456:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 457:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 458:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 459:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 460:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      disable next address increasement algorithm of memory
 461:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 462:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 463:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 464:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 465:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 466:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 467:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 468:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 469:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_memory_increase_disable(uint32_t dma_periph, dma_channel_enum channelx)
 470:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 471:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 472:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 473:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 474:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 475:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_MNAGA;
 476:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 477:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 478:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 479:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      enable next address increasement algorithm of peripheral
 480:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 481:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 482:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 483:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 484:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 485:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 486:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 487:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 488:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_periph_increase_enable(uint32_t dma_periph, dma_channel_enum channelx)
 489:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 490:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 491:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 492:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 493:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
GAS LISTING /tmp/ccGRdc68.s 			page 10


 494:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 495:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 496:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 497:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 498:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      disable next address increasement algorithm of peripheral
 499:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 500:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 501:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 502:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 503:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 504:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 505:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 506:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 507:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_periph_increase_disable(uint32_t dma_periph, dma_channel_enum channelx)
 508:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 509:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 510:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 511:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 512:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 513:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 514:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 515:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 516:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 517:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      configure the direction of data transfer on the channel
 518:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 519:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 520:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 521:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 522:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 523:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  direction: specify the direction of data transfer
 524:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 525:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_PERIPHERAL_TO_MEMORY: read from peripheral and write to memory
 526:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_MEMORY_TO_PERIPHERAL: read from memory and write to peripheral
 527:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 528:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 529:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 530:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_transfer_direction_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t directi
 531:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 532:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 533:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 534:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 535:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 536:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(DMA_PERIPHERAL_TO_MEMORY == direction){
 537:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 538:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     } else {
 539:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_DIR;
 540:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 541:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 542:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 543:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 544:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      check DMA flag is set or not
 545:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 546:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 547:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel to get flag
 548:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 549:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 550:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  flag: specify get which flag
GAS LISTING /tmp/ccGRdc68.s 			page 11


 551:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 552:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_FLAG_G: global interrupt flag of channel
 553:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_FLAG_FTF: full transfer finish flag of channel
 554:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_FLAG_HTF: half transfer finish flag of channel
 555:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_FLAG_ERR: error flag of channel
 556:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 557:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     FlagStatus: SET or RESET
 558:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 559:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** FlagStatus dma_flag_get(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)
 560:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 561:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     FlagStatus reval;
 562:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 563:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(RESET != (DMA_INTF(dma_periph) & DMA_FLAG_ADD(flag, channelx))){
 564:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         reval = SET;
 565:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }else{
 566:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         reval = RESET;
 567:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 568:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 569:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     return reval;
 570:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 571:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 572:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 573:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      clear DMA a channel flag
 574:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 575:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 576:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel to clear flag
 577:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 578:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 579:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  flag: specify get which flag
 580:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 581:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_FLAG_G: global interrupt flag of channel
 582:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_FLAG_FTF: full transfer finish flag of channel
 583:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_FLAG_HTF: half transfer finish flag of channel
 584:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_FLAG_ERR: error flag of channel
 585:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 586:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 587:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 588:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_flag_clear(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)
 589:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 590:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_INTC(dma_periph) |= DMA_FLAG_ADD(flag, channelx);
 591:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 592:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 593:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 594:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      check DMA flag and interrupt enable bit is set or not
 595:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 596:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 597:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel to get flag
 598:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 599:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 600:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  flag: specify get which flag
 601:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 602:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_FLAG_FTF: full transfer finish interrupt flag of channel
 603:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_FLAG_HTF: half transfer finish interrupt flag of channel
 604:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_FLAG_ERR: error interrupt flag of channel
 605:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 606:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     FlagStatus: SET or RESET
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
GAS LISTING /tmp/ccGRdc68.s 			page 12


 608:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** FlagStatus dma_interrupt_flag_get(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)
 609:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 610:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	uint32_t interrupt_enable = 0U, interrupt_flag = 0U;
 611:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 612:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	switch(flag){
 613:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		case DMA_INT_FLAG_FTF:
 614:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			/* check whether the full transfer finish interrupt flag is set and enabled */
 615:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_flag = DMA_INTF(dma_periph) & DMA_FLAG_ADD(flag, channelx);
 616:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 617:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 618:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		case DMA_INT_FLAG_HTF:
 619:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			/* check whether the half transfer finish interrupt flag is set and enabled */
 620:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_flag = DMA_INTF(dma_periph) & DMA_FLAG_ADD(flag, channelx);
 621:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 622:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 623:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		case DMA_INT_FLAG_ERR:
 624:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			/* check whether the error interrupt flag is set and enabled */
 625:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_flag = DMA_INTF(dma_periph) & DMA_FLAG_ADD(flag, channelx);
 626:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_ERRIE;
 627:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 628:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		default:
 629:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			DMA_WRONG_HANDLE
 630:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	}
 631:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 632:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	/* when the interrupt flag is set and enabled, return SET */
 633:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	if(interrupt_flag && interrupt_enable){
 634:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		return SET;
 635:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	}else{
 636:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		return RESET;
 637:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	}
 638:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 639:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 640:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 641:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      clear DMA a channel flag
 642:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 643:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 644:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel to clear flag
 645:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 646:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 647:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  flag: specify get which flag
 648:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 649:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_FLAG_G: global interrupt flag of channel
 650:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_FLAG_FTF: full transfer finish interrupt flag of channel
 651:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_FLAG_HTF: half transfer finish interrupt flag of channel
 652:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_FLAG_ERR: error interrupt flag of channel
 653:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 654:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 655:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 656:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_interrupt_flag_clear(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)
 657:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 658:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_INTC(dma_periph) |= DMA_FLAG_ADD(flag, channelx);
 659:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 660:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 661:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 662:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      enable DMA interrupt
 663:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 664:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
GAS LISTING /tmp/ccGRdc68.s 			page 13


 665:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 666:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 667:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 668:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  source: specify which interrupt to enbale
 669:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 one or more parameters can be selected which are shown as below
 670:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_FTF: channel full transfer finish interrupt
 671:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_HTF: channel half transfer finish interrupt
 672:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_ERR: channel error interrupt
 673:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 674:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 675:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 676:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_interrupt_enable(uint32_t dma_periph, dma_channel_enum channelx, uint32_t source)
 677:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 678:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 679:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 680:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 681:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 682:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= source;
 683:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 684:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 685:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 686:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      disable DMA interrupt
 687:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 688:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 689:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 690:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 691:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA0: DMA_CHx(x=0..6), DMA1: DMA_CHx(x=0..4)
 692:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  source: specify which interrupt to disbale
 693:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 one or more parameters can be selected which are shown as below
 694:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_FTF: channel full transfer finish interrupt
 695:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_HTF: channel half transfer finish interrupt
 696:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_INT_ERR: channel error interrupt
 697:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 698:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 699:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 700:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** void dma_interrupt_disable(uint32_t dma_periph, dma_channel_enum channelx, uint32_t source)
 701:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 702:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 703:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 704:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 705:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 706:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~source;
 707:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 708:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 709:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** /*!
 710:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \brief      check whether peripheral and channels match
 711:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 712:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMAx(x=0,1)
 713:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[in]  channelx: specify which DMA channel
 714:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****                 only one parameter can be selected which is shown as below:
 715:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****       \arg        DMA_CHx(x=0..6)
 716:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \param[out] none
 717:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     \retval     none
 718:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** */
 719:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** static ErrStatus dma_periph_and_channel_check(uint32_t dma_periph, dma_channel_enum channelx)
 720:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** {
 721:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ErrStatus val = SUCCESS;
GAS LISTING /tmp/ccGRdc68.s 			page 14


 722:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(DMA1 == dma_periph){
  22              		.loc 1 723 7 is_stmt 0
  23 0000 B7070240 		li	a5,1073872896
  24 0004 93870740 		addi	a5,a5,1024
  25              	.LVL1:
 721:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
  26              		.loc 1 721 5 is_stmt 1
  27              		.loc 1 723 5
  28              		.loc 1 723 7 is_stmt 0
  29 0008 630AF502 		beq	a0,a5,.L5
  30              	.L2:
  31              	.LVL2:
  32              	.LBE47:
  33              	.LBE46:
  59:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	/* reset DMA channel registers */
  34              		.loc 1 59 2 is_stmt 1
  59:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	/* reset DMA channel registers */
  35              		.loc 1 59 34 is_stmt 0
  36 000c 13962500 		slli	a2,a1,2
  37 0010 B307B600 		add	a5,a2,a1
  38 0014 8A07     		slli	a5,a5,2
  39 0016 AA97     		add	a5,a5,a0
  40 0018 9447     		lw	a3,8(a5)
  65:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
  41              		.loc 1 65 26
  42 001a 3D47     		li	a4,15
  43 001c 3317C700 		sll	a4,a4,a2
  59:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	/* reset DMA channel registers */
  44              		.loc 1 59 34
  45 0020 F99A     		andi	a3,a3,-2
  46 0022 94C7     		sw	a3,8(a5)
  61:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_CHCNT(dma_periph, channelx) = DMA_CHCNT_RESET_VALUE;
  47              		.loc 1 61 2 is_stmt 1
  61:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_CHCNT(dma_periph, channelx) = DMA_CHCNT_RESET_VALUE;
  48              		.loc 1 61 34 is_stmt 0
  49 0024 23A40700 		sw	zero,8(a5)
  62:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_CHPADDR(dma_periph, channelx) = DMA_CHPADDR_RESET_VALUE;
  50              		.loc 1 62 2 is_stmt 1
  62:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_CHPADDR(dma_periph, channelx) = DMA_CHPADDR_RESET_VALUE;
  51              		.loc 1 62 34 is_stmt 0
  52 0028 23A60700 		sw	zero,12(a5)
  63:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_CHMADDR(dma_periph, channelx) = DMA_CHMADDR_RESET_VALUE;
  53              		.loc 1 63 2 is_stmt 1
  63:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_CHMADDR(dma_periph, channelx) = DMA_CHMADDR_RESET_VALUE;
  54              		.loc 1 63 36 is_stmt 0
  55 002c 23A80700 		sw	zero,16(a5)
  64:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_INTC(dma_periph) |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE, channelx);
  56              		.loc 1 64 2 is_stmt 1
  64:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	DMA_INTC(dma_periph) |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE, channelx);
  57              		.loc 1 64 36 is_stmt 0
  58 0030 23AA0700 		sw	zero,20(a5)
  65:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
  59              		.loc 1 65 2 is_stmt 1
  65:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
  60              		.loc 1 65 23 is_stmt 0
  61 0034 5C41     		lw	a5,4(a0)
GAS LISTING /tmp/ccGRdc68.s 			page 15


  62 0036 D98F     		or	a5,a4,a5
  63 0038 5CC1     		sw	a5,4(a0)
  66:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
  64              		.loc 1 66 1
  65 003a 8280     		ret
  66              	.LVL3:
  67              	.L5:
  68              	.LBB49:
  69              	.LBB48:
 724:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 725:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         if(channelx > DMA_CH4){
  70              		.loc 1 725 9 is_stmt 1
  71              		.loc 1 725 11 is_stmt 0
  72 003c 9147     		li	a5,4
  73 003e E3F7B7FC 		bleu	a1,a5,.L2
  74              	.LVL4:
  75              	.L3:
  76              	.LBE48:
  77              	.LBE49:
  55:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	}
  78              		.loc 1 55 3 is_stmt 1 discriminator 1
  55:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	}
  79              		.loc 1 55 3 discriminator 1
  55:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	}
  80              		.loc 1 55 3 discriminator 1
  55:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	}
  81              		.loc 1 55 3 discriminator 1
  55:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	}
  82              		.loc 1 55 3 discriminator 1
  55:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	}
  83              		.loc 1 55 3 discriminator 1
  84 0042 01A0     		j	.L3
  85              		.cfi_endproc
  86              	.LFE2:
  88              		.section	.text.dma_struct_para_init,"ax",@progbits
  89              		.align	1
  90              		.globl	dma_struct_para_init
  92              	dma_struct_para_init:
  93              	.LFB3:
  75:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* set the DMA struct with the default values */
  94              		.loc 1 75 1
  95              		.cfi_startproc
  96              	.LVL5:
  77:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->periph_width = 0U;
  97              		.loc 1 77 5
  78:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->periph_inc   = DMA_PERIPH_INCREASE_DISABLE;
  98              		.loc 1 78 5
  79:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->memory_addr  = 0U;
  99              		.loc 1 79 5
  80:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->memory_width = 0U;
 100              		.loc 1 80 5
  81:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->memory_inc   = DMA_MEMORY_INCREASE_DISABLE;
 101              		.loc 1 81 5
  82:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->number       = 0U;
 102              		.loc 1 82 5
  83:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->direction    = DMA_PERIPHERAL_TO_MEMORY;
 103              		.loc 1 83 5
GAS LISTING /tmp/ccGRdc68.s 			page 16


  84:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->priority     = DMA_PRIORITY_LOW;
 104              		.loc 1 84 5
  85:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 105              		.loc 1 85 5
  77:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->periph_width = 0U;
 106              		.loc 1 77 31 is_stmt 0
 107 0000 23200500 		sw	zero,0(a0)
  78:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->periph_inc   = DMA_PERIPH_INCREASE_DISABLE;
 108              		.loc 1 78 31
 109 0004 23220500 		sw	zero,4(a0)
  80:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->memory_width = 0U;
 110              		.loc 1 80 31
 111 0008 23240500 		sw	zero,8(a0)
  81:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->memory_inc   = DMA_MEMORY_INCREASE_DISABLE;
 112              		.loc 1 81 31
 113 000c 23260500 		sw	zero,12(a0)
  83:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->direction    = DMA_PERIPHERAL_TO_MEMORY;
 114              		.loc 1 83 31
 115 0010 23280500 		sw	zero,16(a0)
  85:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 116              		.loc 1 85 31
 117 0014 232A0500 		sw	zero,20(a0)
  79:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->memory_addr  = 0U;
 118              		.loc 1 79 31
 119 0018 231C0500 		sh	zero,24(a0)
  84:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     init_struct->priority     = DMA_PRIORITY_LOW;
 120              		.loc 1 84 31
 121 001c 230D0500 		sb	zero,26(a0)
  86:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 122              		.loc 1 86 1
 123 0020 8280     		ret
 124              		.cfi_endproc
 125              	.LFE3:
 127              		.section	.text.dma_init,"ax",@progbits
 128              		.align	1
 129              		.globl	dma_init
 131              	dma_init:
 132              	.LFB4:
 109:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     uint32_t ctl;
 133              		.loc 1 109 1 is_stmt 1
 134              		.cfi_startproc
 135              	.LVL6:
 110:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 136              		.loc 1 110 5
 112:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 137              		.loc 1 112 5
 138              	.LBB50:
 139              	.LBB51:
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 140              		.loc 1 723 7 is_stmt 0
 141 0000 B7070240 		li	a5,1073872896
 142 0004 93870740 		addi	a5,a5,1024
 143              	.LVL7:
 721:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 144              		.loc 1 721 5 is_stmt 1
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 145              		.loc 1 723 5
GAS LISTING /tmp/ccGRdc68.s 			page 17


 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 146              		.loc 1 723 7 is_stmt 0
 147 0008 630AF506 		beq	a0,a5,.L16
 148              	.L8:
 149              	.LVL8:
 150              	.LBE51:
 151              	.LBE50:
 117:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 152              		.loc 1 117 5 is_stmt 1
 153 000c 93972500 		slli	a5,a1,2
 117:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 154              		.loc 1 117 52 is_stmt 0
 155 0010 1842     		lw	a4,0(a2)
 117:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 156              		.loc 1 117 5
 157 0012 AE97     		add	a5,a5,a1
 158 0014 8A07     		slli	a5,a5,2
 159 0016 AA97     		add	a5,a5,a0
 117:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 160              		.loc 1 117 39
 161 0018 98CB     		sw	a4,16(a5)
 120:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 162              		.loc 1 120 5 is_stmt 1
 120:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 163              		.loc 1 120 52 is_stmt 0
 164 001a 1846     		lw	a4,8(a2)
 132:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 165              		.loc 1 132 7
 166 001c 0545     		li	a0,1
 167              	.LVL9:
 120:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 168              		.loc 1 120 39
 169 001e D8CB     		sw	a4,20(a5)
 123:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 170              		.loc 1 123 5 is_stmt 1
 123:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 171              		.loc 1 123 60 is_stmt 0
 172 0020 03570601 		lhu	a4,16(a2)
 123:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 173              		.loc 1 123 37
 174 0024 D8C7     		sw	a4,12(a5)
 126:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
 175              		.loc 1 126 5 is_stmt 1
 128:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 176              		.loc 1 128 39 is_stmt 0
 177 0026 4C46     		lw	a1,12(a2)
 178              	.LVL10:
 179 0028 5842     		lw	a4,4(a2)
 126:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO);
 180              		.loc 1 126 9
 181 002a 9447     		lw	a3,8(a5)
 182              	.LVL11:
 127:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= (init_struct->periph_width | init_struct->memory_width | init_struct->priority);
 183              		.loc 1 127 5 is_stmt 1
 128:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 184              		.loc 1 128 67 is_stmt 0
 185 002c 03284601 		lw	a6,20(a2)
GAS LISTING /tmp/ccGRdc68.s 			page 18


 128:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 186              		.loc 1 128 39
 187 0030 4D8F     		or	a4,a4,a1
 127:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= (init_struct->periph_width | init_struct->memory_width | init_struct->priority);
 188              		.loc 1 127 9
 189 0032 F175     		li	a1,-16384
 190 0034 9385F50F 		addi	a1,a1,255
 191 0038 ED8E     		and	a3,a3,a1
 192              	.LVL12:
 128:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 193              		.loc 1 128 5 is_stmt 1
 128:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 194              		.loc 1 128 67 is_stmt 0
 195 003a 33670701 		or	a4,a4,a6
 128:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 196              		.loc 1 128 9
 197 003e 558F     		or	a4,a4,a3
 198              	.LVL13:
 129:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 199              		.loc 1 129 5 is_stmt 1
 129:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 200              		.loc 1 129 37 is_stmt 0
 201 0040 98C7     		sw	a4,8(a5)
 132:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 202              		.loc 1 132 5 is_stmt 1
 132:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 203              		.loc 1 132 7 is_stmt 0
 204 0042 03478601 		lbu	a4,24(a2)
 205              	.LVL14:
 206 0046 6304A704 		beq	a4,a0,.L17
 135:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 207              		.loc 1 135 9 is_stmt 1
 135:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 208              		.loc 1 135 41 is_stmt 0
 209 004a 9847     		lw	a4,8(a5)
 210 004c 1377F7FB 		andi	a4,a4,-65
 211 0050 98C7     		sw	a4,8(a5)
 212              	.LVL15:
 213              	.L11:
 139:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 214              		.loc 1 139 5 is_stmt 1
 139:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 215              		.loc 1 139 7 is_stmt 0
 216 0052 83469601 		lbu	a3,25(a2)
 217 0056 0547     		li	a4,1
 218 0058 6386E602 		beq	a3,a4,.L18
 142:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 219              		.loc 1 142 9 is_stmt 1
 142:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 220              		.loc 1 142 41 is_stmt 0
 221 005c 9847     		lw	a4,8(a5)
 222 005e 1377F7F7 		andi	a4,a4,-129
 223 0062 98C7     		sw	a4,8(a5)
 224              	.L13:
 146:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 225              		.loc 1 146 5 is_stmt 1
 146:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
GAS LISTING /tmp/ccGRdc68.s 			page 19


 226              		.loc 1 146 7 is_stmt 0
 227 0064 0347A601 		lbu	a4,26(a2)
 228 0068 09E7     		bne	a4,zero,.L14
 147:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }else{
 229              		.loc 1 147 9 is_stmt 1
 147:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }else{
 230              		.loc 1 147 41 is_stmt 0
 231 006a 9847     		lw	a4,8(a5)
 232 006c 3D9B     		andi	a4,a4,-17
 233 006e 98C7     		sw	a4,8(a5)
 234 0070 8280     		ret
 235              	.L14:
 149:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 236              		.loc 1 149 9 is_stmt 1
 149:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 237              		.loc 1 149 41 is_stmt 0
 238 0072 9847     		lw	a4,8(a5)
 239 0074 13670701 		ori	a4,a4,16
 240 0078 98C7     		sw	a4,8(a5)
 151:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 241              		.loc 1 151 1
 242 007a 8280     		ret
 243              	.LVL16:
 244              	.L16:
 245              	.LBB53:
 246              	.LBB52:
 247              		.loc 1 725 9 is_stmt 1
 248              		.loc 1 725 11 is_stmt 0
 249 007c 9147     		li	a5,4
 250 007e E3F7B7F8 		bleu	a1,a5,.L8
 251              	.LVL17:
 252              	.L9:
 253              	.LBE52:
 254              	.LBE53:
 113:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 255              		.loc 1 113 9 is_stmt 1 discriminator 1
 113:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 256              		.loc 1 113 9 discriminator 1
 113:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 257              		.loc 1 113 9 discriminator 1
 113:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 258              		.loc 1 113 9 discriminator 1
 113:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 259              		.loc 1 113 9 discriminator 1
 113:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 260              		.loc 1 113 9 discriminator 1
 261 0082 01A0     		j	.L9
 262              	.LVL18:
 263              	.L18:
 140:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }else{
 264              		.loc 1 140 9
 140:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }else{
 265              		.loc 1 140 41 is_stmt 0
 266 0084 9847     		lw	a4,8(a5)
 267 0086 13670708 		ori	a4,a4,128
 268 008a 98C7     		sw	a4,8(a5)
 269 008c E1BF     		j	.L13
GAS LISTING /tmp/ccGRdc68.s 			page 20


 270              	.LVL19:
 271              	.L17:
 133:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }else{
 272              		.loc 1 133 9 is_stmt 1
 133:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }else{
 273              		.loc 1 133 41 is_stmt 0
 274 008e 9847     		lw	a4,8(a5)
 275 0090 13670704 		ori	a4,a4,64
 276 0094 98C7     		sw	a4,8(a5)
 277              	.LVL20:
 278 0096 75BF     		j	.L11
 279              		.cfi_endproc
 280              	.LFE4:
 282              		.section	.text.dma_circulation_enable,"ax",@progbits
 283              		.align	1
 284              		.globl	dma_circulation_enable
 286              	dma_circulation_enable:
 287              	.LFB5:
 164:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 288              		.loc 1 164 1 is_stmt 1
 289              		.cfi_startproc
 290              	.LVL21:
 165:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 291              		.loc 1 165 5
 292              	.LBB54:
 293              	.LBB55:
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 294              		.loc 1 723 7 is_stmt 0
 295 0000 B7070240 		li	a5,1073872896
 296 0004 93870740 		addi	a5,a5,1024
 297              	.LVL22:
 721:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 298              		.loc 1 721 5 is_stmt 1
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 299              		.loc 1 723 5
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 300              		.loc 1 723 7 is_stmt 0
 301 0008 630CF500 		beq	a0,a5,.L22
 302              	.L20:
 303              	.LVL23:
 304              	.LBE55:
 305              	.LBE54:
 169:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 306              		.loc 1 169 5 is_stmt 1
 169:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 307              		.loc 1 169 37 is_stmt 0
 308 000c 93972500 		slli	a5,a1,2
 309 0010 AE97     		add	a5,a5,a1
 310 0012 8A07     		slli	a5,a5,2
 311 0014 AA97     		add	a5,a5,a0
 312 0016 9847     		lw	a4,8(a5)
 313 0018 13670702 		ori	a4,a4,32
 314 001c 98C7     		sw	a4,8(a5)
 170:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 315              		.loc 1 170 1
 316 001e 8280     		ret
 317              	.LVL24:
GAS LISTING /tmp/ccGRdc68.s 			page 21


 318              	.L22:
 319              	.LBB57:
 320              	.LBB56:
 321              		.loc 1 725 9 is_stmt 1
 322              		.loc 1 725 11 is_stmt 0
 323 0020 9147     		li	a5,4
 324 0022 E3F5B7FE 		bleu	a1,a5,.L20
 325              	.LVL25:
 326              	.L21:
 327              	.LBE56:
 328              	.LBE57:
 166:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 329              		.loc 1 166 9 is_stmt 1 discriminator 1
 166:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 330              		.loc 1 166 9 discriminator 1
 166:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 331              		.loc 1 166 9 discriminator 1
 166:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 332              		.loc 1 166 9 discriminator 1
 166:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 333              		.loc 1 166 9 discriminator 1
 166:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 334              		.loc 1 166 9 discriminator 1
 335 0026 01A0     		j	.L21
 336              		.cfi_endproc
 337              	.LFE5:
 339              		.section	.text.dma_circulation_disable,"ax",@progbits
 340              		.align	1
 341              		.globl	dma_circulation_disable
 343              	dma_circulation_disable:
 344              	.LFB6:
 183:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 345              		.loc 1 183 1
 346              		.cfi_startproc
 347              	.LVL26:
 184:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 348              		.loc 1 184 5
 349              	.LBB58:
 350              	.LBB59:
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 351              		.loc 1 723 7 is_stmt 0
 352 0000 B7070240 		li	a5,1073872896
 353 0004 93870740 		addi	a5,a5,1024
 354              	.LVL27:
 721:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 355              		.loc 1 721 5 is_stmt 1
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 356              		.loc 1 723 5
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 357              		.loc 1 723 7 is_stmt 0
 358 0008 630CF500 		beq	a0,a5,.L26
 359              	.L24:
 360              	.LVL28:
 361              	.LBE59:
 362              	.LBE58:
 188:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 363              		.loc 1 188 5 is_stmt 1
GAS LISTING /tmp/ccGRdc68.s 			page 22


 188:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 364              		.loc 1 188 37 is_stmt 0
 365 000c 93972500 		slli	a5,a1,2
 366 0010 AE97     		add	a5,a5,a1
 367 0012 8A07     		slli	a5,a5,2
 368 0014 AA97     		add	a5,a5,a0
 369 0016 9847     		lw	a4,8(a5)
 370 0018 1377F7FD 		andi	a4,a4,-33
 371 001c 98C7     		sw	a4,8(a5)
 189:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 372              		.loc 1 189 1
 373 001e 8280     		ret
 374              	.LVL29:
 375              	.L26:
 376              	.LBB61:
 377              	.LBB60:
 378              		.loc 1 725 9 is_stmt 1
 379              		.loc 1 725 11 is_stmt 0
 380 0020 9147     		li	a5,4
 381 0022 E3F5B7FE 		bleu	a1,a5,.L24
 382              	.LVL30:
 383              	.L25:
 384              	.LBE60:
 385              	.LBE61:
 185:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 386              		.loc 1 185 9 is_stmt 1 discriminator 1
 185:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 387              		.loc 1 185 9 discriminator 1
 185:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 388              		.loc 1 185 9 discriminator 1
 185:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 389              		.loc 1 185 9 discriminator 1
 185:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 390              		.loc 1 185 9 discriminator 1
 185:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 391              		.loc 1 185 9 discriminator 1
 392 0026 01A0     		j	.L25
 393              		.cfi_endproc
 394              	.LFE6:
 396              		.section	.text.dma_memory_to_memory_enable,"ax",@progbits
 397              		.align	1
 398              		.globl	dma_memory_to_memory_enable
 400              	dma_memory_to_memory_enable:
 401              	.LFB7:
 202:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 402              		.loc 1 202 1
 403              		.cfi_startproc
 404              	.LVL31:
 203:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 405              		.loc 1 203 5
 406              	.LBB62:
 407              	.LBB63:
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 408              		.loc 1 723 7 is_stmt 0
 409 0000 B7070240 		li	a5,1073872896
 410 0004 93870740 		addi	a5,a5,1024
 411              	.LVL32:
GAS LISTING /tmp/ccGRdc68.s 			page 23


 721:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 412              		.loc 1 721 5 is_stmt 1
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 413              		.loc 1 723 5
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 414              		.loc 1 723 7 is_stmt 0
 415 0008 630CF500 		beq	a0,a5,.L30
 416              	.L28:
 417              	.LVL33:
 418              	.LBE63:
 419              	.LBE62:
 207:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 420              		.loc 1 207 5 is_stmt 1
 207:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 421              		.loc 1 207 37 is_stmt 0
 422 000c 93972500 		slli	a5,a1,2
 423 0010 AE97     		add	a5,a5,a1
 424 0012 8A07     		slli	a5,a5,2
 425 0014 AA97     		add	a5,a5,a0
 426 0016 9847     		lw	a4,8(a5)
 427 0018 9166     		li	a3,16384
 428 001a 558F     		or	a4,a4,a3
 429 001c 98C7     		sw	a4,8(a5)
 208:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 430              		.loc 1 208 1
 431 001e 8280     		ret
 432              	.LVL34:
 433              	.L30:
 434              	.LBB65:
 435              	.LBB64:
 436              		.loc 1 725 9 is_stmt 1
 437              		.loc 1 725 11 is_stmt 0
 438 0020 9147     		li	a5,4
 439 0022 E3F5B7FE 		bleu	a1,a5,.L28
 440              	.LVL35:
 441              	.L29:
 442              	.LBE64:
 443              	.LBE65:
 204:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 444              		.loc 1 204 9 is_stmt 1 discriminator 1
 204:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 445              		.loc 1 204 9 discriminator 1
 204:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 446              		.loc 1 204 9 discriminator 1
 204:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 447              		.loc 1 204 9 discriminator 1
 204:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 448              		.loc 1 204 9 discriminator 1
 204:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 449              		.loc 1 204 9 discriminator 1
 450 0026 01A0     		j	.L29
 451              		.cfi_endproc
 452              	.LFE7:
 454              		.section	.text.dma_memory_to_memory_disable,"ax",@progbits
 455              		.align	1
 456              		.globl	dma_memory_to_memory_disable
 458              	dma_memory_to_memory_disable:
GAS LISTING /tmp/ccGRdc68.s 			page 24


 459              	.LFB8:
 221:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 460              		.loc 1 221 1
 461              		.cfi_startproc
 462              	.LVL36:
 222:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 463              		.loc 1 222 5
 464              	.LBB66:
 465              	.LBB67:
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 466              		.loc 1 723 7 is_stmt 0
 467 0000 B7070240 		li	a5,1073872896
 468 0004 93870740 		addi	a5,a5,1024
 469              	.LVL37:
 721:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 470              		.loc 1 721 5 is_stmt 1
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 471              		.loc 1 723 5
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 472              		.loc 1 723 7 is_stmt 0
 473 0008 630DF500 		beq	a0,a5,.L34
 474              	.L32:
 475              	.LVL38:
 476              	.LBE67:
 477              	.LBE66:
 226:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 478              		.loc 1 226 5 is_stmt 1
 226:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 479              		.loc 1 226 37 is_stmt 0
 480 000c 93972500 		slli	a5,a1,2
 481 0010 AE97     		add	a5,a5,a1
 482 0012 8A07     		slli	a5,a5,2
 483 0014 AA97     		add	a5,a5,a0
 484 0016 9847     		lw	a4,8(a5)
 485 0018 F176     		li	a3,-16384
 486 001a FD16     		addi	a3,a3,-1
 487 001c 758F     		and	a4,a4,a3
 488 001e 98C7     		sw	a4,8(a5)
 227:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 489              		.loc 1 227 1
 490 0020 8280     		ret
 491              	.LVL39:
 492              	.L34:
 493              	.LBB69:
 494              	.LBB68:
 495              		.loc 1 725 9 is_stmt 1
 496              		.loc 1 725 11 is_stmt 0
 497 0022 9147     		li	a5,4
 498 0024 E3F4B7FE 		bleu	a1,a5,.L32
 499              	.LVL40:
 500              	.L33:
 501              	.LBE68:
 502              	.LBE69:
 223:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 503              		.loc 1 223 9 is_stmt 1 discriminator 1
 223:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 504              		.loc 1 223 9 discriminator 1
GAS LISTING /tmp/ccGRdc68.s 			page 25


 223:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 505              		.loc 1 223 9 discriminator 1
 223:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 506              		.loc 1 223 9 discriminator 1
 223:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 507              		.loc 1 223 9 discriminator 1
 223:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 508              		.loc 1 223 9 discriminator 1
 509 0028 01A0     		j	.L33
 510              		.cfi_endproc
 511              	.LFE8:
 513              		.section	.text.dma_channel_enable,"ax",@progbits
 514              		.align	1
 515              		.globl	dma_channel_enable
 517              	dma_channel_enable:
 518              	.LFB9:
 240:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 519              		.loc 1 240 1
 520              		.cfi_startproc
 521              	.LVL41:
 241:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 522              		.loc 1 241 5
 523              	.LBB70:
 524              	.LBB71:
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 525              		.loc 1 723 7 is_stmt 0
 526 0000 B7070240 		li	a5,1073872896
 527 0004 93870740 		addi	a5,a5,1024
 528              	.LVL42:
 721:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 529              		.loc 1 721 5 is_stmt 1
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 530              		.loc 1 723 5
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 531              		.loc 1 723 7 is_stmt 0
 532 0008 630CF500 		beq	a0,a5,.L38
 533              	.L36:
 534              	.LVL43:
 535              	.LBE71:
 536              	.LBE70:
 245:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 537              		.loc 1 245 5 is_stmt 1
 245:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 538              		.loc 1 245 37 is_stmt 0
 539 000c 93972500 		slli	a5,a1,2
 540 0010 AE97     		add	a5,a5,a1
 541 0012 8A07     		slli	a5,a5,2
 542 0014 AA97     		add	a5,a5,a0
 543 0016 9847     		lw	a4,8(a5)
 544 0018 13671700 		ori	a4,a4,1
 545 001c 98C7     		sw	a4,8(a5)
 246:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 546              		.loc 1 246 1
 547 001e 8280     		ret
 548              	.LVL44:
 549              	.L38:
 550              	.LBB73:
GAS LISTING /tmp/ccGRdc68.s 			page 26


 551              	.LBB72:
 552              		.loc 1 725 9 is_stmt 1
 553              		.loc 1 725 11 is_stmt 0
 554 0020 9147     		li	a5,4
 555 0022 E3F5B7FE 		bleu	a1,a5,.L36
 556              	.LVL45:
 557              	.L37:
 558              	.LBE72:
 559              	.LBE73:
 242:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 560              		.loc 1 242 9 is_stmt 1 discriminator 1
 242:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 561              		.loc 1 242 9 discriminator 1
 242:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 562              		.loc 1 242 9 discriminator 1
 242:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 563              		.loc 1 242 9 discriminator 1
 242:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 564              		.loc 1 242 9 discriminator 1
 242:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 565              		.loc 1 242 9 discriminator 1
 566 0026 01A0     		j	.L37
 567              		.cfi_endproc
 568              	.LFE9:
 570              		.section	.text.dma_channel_disable,"ax",@progbits
 571              		.align	1
 572              		.globl	dma_channel_disable
 574              	dma_channel_disable:
 575              	.LFB10:
 259:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 576              		.loc 1 259 1
 577              		.cfi_startproc
 578              	.LVL46:
 260:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 579              		.loc 1 260 5
 580              	.LBB74:
 581              	.LBB75:
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 582              		.loc 1 723 7 is_stmt 0
 583 0000 B7070240 		li	a5,1073872896
 584 0004 93870740 		addi	a5,a5,1024
 585              	.LVL47:
 721:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 586              		.loc 1 721 5 is_stmt 1
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 587              		.loc 1 723 5
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 588              		.loc 1 723 7 is_stmt 0
 589 0008 630BF500 		beq	a0,a5,.L42
 590              	.L40:
 591              	.LVL48:
 592              	.LBE75:
 593              	.LBE74:
 264:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 594              		.loc 1 264 5 is_stmt 1
 264:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 595              		.loc 1 264 37 is_stmt 0
GAS LISTING /tmp/ccGRdc68.s 			page 27


 596 000c 93972500 		slli	a5,a1,2
 597 0010 AE97     		add	a5,a5,a1
 598 0012 8A07     		slli	a5,a5,2
 599 0014 AA97     		add	a5,a5,a0
 600 0016 9847     		lw	a4,8(a5)
 601 0018 799B     		andi	a4,a4,-2
 602 001a 98C7     		sw	a4,8(a5)
 265:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 603              		.loc 1 265 1
 604 001c 8280     		ret
 605              	.LVL49:
 606              	.L42:
 607              	.LBB77:
 608              	.LBB76:
 609              		.loc 1 725 9 is_stmt 1
 610              		.loc 1 725 11 is_stmt 0
 611 001e 9147     		li	a5,4
 612 0020 E3F6B7FE 		bleu	a1,a5,.L40
 613              	.LVL50:
 614              	.L41:
 615              	.LBE76:
 616              	.LBE77:
 261:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 617              		.loc 1 261 9 is_stmt 1 discriminator 1
 261:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 618              		.loc 1 261 9 discriminator 1
 261:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 619              		.loc 1 261 9 discriminator 1
 261:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 620              		.loc 1 261 9 discriminator 1
 261:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 621              		.loc 1 261 9 discriminator 1
 261:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 622              		.loc 1 261 9 discriminator 1
 623 0024 01A0     		j	.L41
 624              		.cfi_endproc
 625              	.LFE10:
 627              		.section	.text.dma_periph_address_config,"ax",@progbits
 628              		.align	1
 629              		.globl	dma_periph_address_config
 631              	dma_periph_address_config:
 632              	.LFB11:
 279:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 633              		.loc 1 279 1
 634              		.cfi_startproc
 635              	.LVL51:
 280:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 636              		.loc 1 280 5
 637              	.LBB78:
 638              	.LBB79:
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 639              		.loc 1 723 7 is_stmt 0
 640 0000 B7070240 		li	a5,1073872896
 641 0004 93870740 		addi	a5,a5,1024
 642              	.LVL52:
 721:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 643              		.loc 1 721 5 is_stmt 1
GAS LISTING /tmp/ccGRdc68.s 			page 28


 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 644              		.loc 1 723 5
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 645              		.loc 1 723 7 is_stmt 0
 646 0008 6309F500 		beq	a0,a5,.L46
 647              	.L44:
 648              	.LVL53:
 649              	.LBE79:
 650              	.LBE78:
 284:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 651              		.loc 1 284 5 is_stmt 1
 652 000c 93972500 		slli	a5,a1,2
 653 0010 AE97     		add	a5,a5,a1
 654 0012 8A07     		slli	a5,a5,2
 655 0014 AA97     		add	a5,a5,a0
 284:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 656              		.loc 1 284 39 is_stmt 0
 657 0016 90CB     		sw	a2,16(a5)
 285:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 658              		.loc 1 285 1
 659 0018 8280     		ret
 660              	.LVL54:
 661              	.L46:
 662              	.LBB81:
 663              	.LBB80:
 664              		.loc 1 725 9 is_stmt 1
 665              		.loc 1 725 11 is_stmt 0
 666 001a 9147     		li	a5,4
 667 001c E3F8B7FE 		bleu	a1,a5,.L44
 668              	.LVL55:
 669              	.L45:
 670              	.LBE80:
 671              	.LBE81:
 281:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 672              		.loc 1 281 9 is_stmt 1 discriminator 1
 281:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 673              		.loc 1 281 9 discriminator 1
 281:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 674              		.loc 1 281 9 discriminator 1
 281:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 675              		.loc 1 281 9 discriminator 1
 281:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 676              		.loc 1 281 9 discriminator 1
 281:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 677              		.loc 1 281 9 discriminator 1
 678 0020 01A0     		j	.L45
 679              		.cfi_endproc
 680              	.LFE11:
 682              		.section	.text.dma_memory_address_config,"ax",@progbits
 683              		.align	1
 684              		.globl	dma_memory_address_config
 686              	dma_memory_address_config:
 687              	.LFB12:
 299:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 688              		.loc 1 299 1
 689              		.cfi_startproc
 690              	.LVL56:
GAS LISTING /tmp/ccGRdc68.s 			page 29


 300:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 691              		.loc 1 300 5
 692              	.LBB82:
 693              	.LBB83:
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 694              		.loc 1 723 7 is_stmt 0
 695 0000 B7070240 		li	a5,1073872896
 696 0004 93870740 		addi	a5,a5,1024
 697              	.LVL57:
 721:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 698              		.loc 1 721 5 is_stmt 1
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 699              		.loc 1 723 5
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 700              		.loc 1 723 7 is_stmt 0
 701 0008 6309F500 		beq	a0,a5,.L50
 702              	.L48:
 703              	.LVL58:
 704              	.LBE83:
 705              	.LBE82:
 304:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 706              		.loc 1 304 5 is_stmt 1
 707 000c 93972500 		slli	a5,a1,2
 708 0010 AE97     		add	a5,a5,a1
 709 0012 8A07     		slli	a5,a5,2
 710 0014 AA97     		add	a5,a5,a0
 304:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 711              		.loc 1 304 39 is_stmt 0
 712 0016 D0CB     		sw	a2,20(a5)
 305:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 713              		.loc 1 305 1
 714 0018 8280     		ret
 715              	.LVL59:
 716              	.L50:
 717              	.LBB85:
 718              	.LBB84:
 719              		.loc 1 725 9 is_stmt 1
 720              		.loc 1 725 11 is_stmt 0
 721 001a 9147     		li	a5,4
 722 001c E3F8B7FE 		bleu	a1,a5,.L48
 723              	.LVL60:
 724              	.L49:
 725              	.LBE84:
 726              	.LBE85:
 301:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 727              		.loc 1 301 9 is_stmt 1 discriminator 1
 301:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 728              		.loc 1 301 9 discriminator 1
 301:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 729              		.loc 1 301 9 discriminator 1
 301:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 730              		.loc 1 301 9 discriminator 1
 301:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 731              		.loc 1 301 9 discriminator 1
 301:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 732              		.loc 1 301 9 discriminator 1
 733 0020 01A0     		j	.L49
GAS LISTING /tmp/ccGRdc68.s 			page 30


 734              		.cfi_endproc
 735              	.LFE12:
 737              		.section	.text.dma_transfer_number_config,"ax",@progbits
 738              		.align	1
 739              		.globl	dma_transfer_number_config
 741              	dma_transfer_number_config:
 742              	.LFB13:
 319:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 743              		.loc 1 319 1
 744              		.cfi_startproc
 745              	.LVL61:
 320:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 746              		.loc 1 320 5
 747              	.LBB86:
 748              	.LBB87:
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 749              		.loc 1 723 7 is_stmt 0
 750 0000 B7070240 		li	a5,1073872896
 751 0004 93870740 		addi	a5,a5,1024
 752              	.LVL62:
 721:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 753              		.loc 1 721 5 is_stmt 1
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 754              		.loc 1 723 5
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 755              		.loc 1 723 7 is_stmt 0
 756 0008 630BF500 		beq	a0,a5,.L54
 757              	.L52:
 758              	.LVL63:
 759              	.LBE87:
 760              	.LBE86:
 324:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 761              		.loc 1 324 5 is_stmt 1
 762 000c 93972500 		slli	a5,a1,2
 763 0010 AE97     		add	a5,a5,a1
 764 0012 8A07     		slli	a5,a5,2
 324:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 765              		.loc 1 324 47 is_stmt 0
 766 0014 4206     		slli	a2,a2,16
 767              	.LVL64:
 324:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 768              		.loc 1 324 5
 769 0016 AA97     		add	a5,a5,a0
 324:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 770              		.loc 1 324 47
 771 0018 4182     		srli	a2,a2,16
 324:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 772              		.loc 1 324 37
 773 001a D0C7     		sw	a2,12(a5)
 325:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 774              		.loc 1 325 1
 775 001c 8280     		ret
 776              	.LVL65:
 777              	.L54:
 778              	.LBB89:
 779              	.LBB88:
 780              		.loc 1 725 9 is_stmt 1
GAS LISTING /tmp/ccGRdc68.s 			page 31


 781              		.loc 1 725 11 is_stmt 0
 782 001e 9147     		li	a5,4
 783 0020 E3F6B7FE 		bleu	a1,a5,.L52
 784              	.LVL66:
 785              	.L53:
 786              	.LBE88:
 787              	.LBE89:
 321:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 788              		.loc 1 321 9 is_stmt 1 discriminator 1
 321:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 789              		.loc 1 321 9 discriminator 1
 321:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 790              		.loc 1 321 9 discriminator 1
 321:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 791              		.loc 1 321 9 discriminator 1
 321:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 792              		.loc 1 321 9 discriminator 1
 321:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 793              		.loc 1 321 9 discriminator 1
 794 0024 01A0     		j	.L53
 795              		.cfi_endproc
 796              	.LFE13:
 798              		.section	.text.dma_transfer_number_get,"ax",@progbits
 799              		.align	1
 800              		.globl	dma_transfer_number_get
 802              	dma_transfer_number_get:
 803              	.LFB14:
 338:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 804              		.loc 1 338 1
 805              		.cfi_startproc
 806              	.LVL67:
 339:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 807              		.loc 1 339 5
 808              	.LBB90:
 809              	.LBB91:
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 810              		.loc 1 723 7 is_stmt 0
 811 0000 B7070240 		li	a5,1073872896
 812 0004 93870740 		addi	a5,a5,1024
 813              	.LVL68:
 721:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 814              		.loc 1 721 5 is_stmt 1
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 815              		.loc 1 723 5
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 816              		.loc 1 723 7 is_stmt 0
 817 0008 6309F500 		beq	a0,a5,.L58
 818              	.L56:
 819              	.LVL69:
 820              	.LBE91:
 821              	.LBE90:
 343:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 822              		.loc 1 343 5 is_stmt 1
 343:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 823              		.loc 1 343 22 is_stmt 0
 824 000c 93972500 		slli	a5,a1,2
 825 0010 AE97     		add	a5,a5,a1
GAS LISTING /tmp/ccGRdc68.s 			page 32


 826 0012 8A07     		slli	a5,a5,2
 827 0014 AA97     		add	a5,a5,a0
 343:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 828              		.loc 1 343 12
 829 0016 C847     		lw	a0,12(a5)
 830              	.LVL70:
 344:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 831              		.loc 1 344 1
 832 0018 8280     		ret
 833              	.LVL71:
 834              	.L58:
 835              	.LBB93:
 836              	.LBB92:
 837              		.loc 1 725 9 is_stmt 1
 838              		.loc 1 725 11 is_stmt 0
 839 001a 9147     		li	a5,4
 840 001c E3F8B7FE 		bleu	a1,a5,.L56
 841              	.LVL72:
 842              	.L57:
 843              	.LBE92:
 844              	.LBE93:
 340:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 845              		.loc 1 340 9 is_stmt 1 discriminator 1
 340:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 846              		.loc 1 340 9 discriminator 1
 340:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 847              		.loc 1 340 9 discriminator 1
 340:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 848              		.loc 1 340 9 discriminator 1
 340:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 849              		.loc 1 340 9 discriminator 1
 340:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 850              		.loc 1 340 9 discriminator 1
 851 0020 01A0     		j	.L57
 852              		.cfi_endproc
 853              	.LFE14:
 855              		.section	.text.dma_priority_config,"ax",@progbits
 856              		.align	1
 857              		.globl	dma_priority_config
 859              	dma_priority_config:
 860              	.LFB15:
 363:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     uint32_t ctl;
 861              		.loc 1 363 1
 862              		.cfi_startproc
 863              	.LVL73:
 364:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 864              		.loc 1 364 5
 366:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 865              		.loc 1 366 5
 866              	.LBB94:
 867              	.LBB95:
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 868              		.loc 1 723 7 is_stmt 0
 869 0000 B7070240 		li	a5,1073872896
 870 0004 93870740 		addi	a5,a5,1024
 871              	.LVL74:
 721:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
GAS LISTING /tmp/ccGRdc68.s 			page 33


 872              		.loc 1 721 5 is_stmt 1
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 873              		.loc 1 723 5
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 874              		.loc 1 723 7 is_stmt 0
 875 0008 630EF500 		beq	a0,a5,.L62
 876              	.L60:
 877              	.LVL75:
 878              	.LBE95:
 879              	.LBE94:
 371:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* assign regiser */
 880              		.loc 1 371 5 is_stmt 1
 371:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* assign regiser */
 881              		.loc 1 371 11 is_stmt 0
 882 000c 93972500 		slli	a5,a1,2
 883 0010 AE97     		add	a5,a5,a1
 884 0012 8A07     		slli	a5,a5,2
 885 0014 AA97     		add	a5,a5,a0
 371:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* assign regiser */
 886              		.loc 1 371 9
 887 0016 9847     		lw	a4,8(a5)
 888              	.LVL76:
 373:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= priority;
 889              		.loc 1 373 5 is_stmt 1
 373:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= priority;
 890              		.loc 1 373 9 is_stmt 0
 891 0018 F576     		li	a3,-12288
 892 001a FD16     		addi	a3,a3,-1
 893 001c 758F     		and	a4,a4,a3
 894              	.LVL77:
 374:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 895              		.loc 1 374 5 is_stmt 1
 374:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 896              		.loc 1 374 9 is_stmt 0
 897 001e 518F     		or	a4,a4,a2
 898              	.LVL78:
 375:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 899              		.loc 1 375 5 is_stmt 1
 375:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 900              		.loc 1 375 37 is_stmt 0
 901 0020 98C7     		sw	a4,8(a5)
 376:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 902              		.loc 1 376 1
 903 0022 8280     		ret
 904              	.LVL79:
 905              	.L62:
 906              	.LBB97:
 907              	.LBB96:
 908              		.loc 1 725 9 is_stmt 1
 909              		.loc 1 725 11 is_stmt 0
 910 0024 9147     		li	a5,4
 911 0026 E3F3B7FE 		bleu	a1,a5,.L60
 912              	.LVL80:
 913              	.L61:
 914              	.LBE96:
 915              	.LBE97:
 367:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
GAS LISTING /tmp/ccGRdc68.s 			page 34


 916              		.loc 1 367 9 is_stmt 1 discriminator 1
 367:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 917              		.loc 1 367 9 discriminator 1
 367:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 918              		.loc 1 367 9 discriminator 1
 367:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 919              		.loc 1 367 9 discriminator 1
 367:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 920              		.loc 1 367 9 discriminator 1
 367:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 921              		.loc 1 367 9 discriminator 1
 922 002a 01A0     		j	.L61
 923              		.cfi_endproc
 924              	.LFE15:
 926              		.section	.text.dma_memory_width_config,"ax",@progbits
 927              		.align	1
 928              		.globl	dma_memory_width_config
 930              	dma_memory_width_config:
 931              	.LFB16:
 394:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     uint32_t ctl;
 932              		.loc 1 394 1
 933              		.cfi_startproc
 934              	.LVL81:
 395:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 935              		.loc 1 395 5
 397:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 936              		.loc 1 397 5
 937              	.LBB98:
 938              	.LBB99:
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 939              		.loc 1 723 7 is_stmt 0
 940 0000 B7070240 		li	a5,1073872896
 941 0004 93870740 		addi	a5,a5,1024
 942              	.LVL82:
 721:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 943              		.loc 1 721 5 is_stmt 1
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 944              		.loc 1 723 5
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 945              		.loc 1 723 7 is_stmt 0
 946 0008 630FF500 		beq	a0,a5,.L66
 947              	.L64:
 948              	.LVL83:
 949              	.LBE99:
 950              	.LBE98:
 402:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* assign regiser */
 951              		.loc 1 402 5 is_stmt 1
 402:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* assign regiser */
 952              		.loc 1 402 11 is_stmt 0
 953 000c 93972500 		slli	a5,a1,2
 954 0010 AE97     		add	a5,a5,a1
 955 0012 8A07     		slli	a5,a5,2
 956 0014 AA97     		add	a5,a5,a0
 402:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* assign regiser */
 957              		.loc 1 402 9
 958 0016 9847     		lw	a4,8(a5)
 959              	.LVL84:
GAS LISTING /tmp/ccGRdc68.s 			page 35


 404:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= mwidth;
 960              		.loc 1 404 5 is_stmt 1
 404:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= mwidth;
 961              		.loc 1 404 9 is_stmt 0
 962 0018 FD76     		li	a3,-4096
 963 001a 9386F63F 		addi	a3,a3,1023
 964 001e 758F     		and	a4,a4,a3
 965              	.LVL85:
 405:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 966              		.loc 1 405 5 is_stmt 1
 405:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 967              		.loc 1 405 9 is_stmt 0
 968 0020 518F     		or	a4,a4,a2
 969              	.LVL86:
 406:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 970              		.loc 1 406 5 is_stmt 1
 406:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 971              		.loc 1 406 37 is_stmt 0
 972 0022 98C7     		sw	a4,8(a5)
 407:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 973              		.loc 1 407 1
 974 0024 8280     		ret
 975              	.LVL87:
 976              	.L66:
 977              	.LBB101:
 978              	.LBB100:
 979              		.loc 1 725 9 is_stmt 1
 980              		.loc 1 725 11 is_stmt 0
 981 0026 9147     		li	a5,4
 982 0028 E3F2B7FE 		bleu	a1,a5,.L64
 983              	.LVL88:
 984              	.L65:
 985              	.LBE100:
 986              	.LBE101:
 398:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 987              		.loc 1 398 9 is_stmt 1 discriminator 1
 398:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 988              		.loc 1 398 9 discriminator 1
 398:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 989              		.loc 1 398 9 discriminator 1
 398:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 990              		.loc 1 398 9 discriminator 1
 398:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 991              		.loc 1 398 9 discriminator 1
 398:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 992              		.loc 1 398 9 discriminator 1
 993 002c 01A0     		j	.L65
 994              		.cfi_endproc
 995              	.LFE16:
 997              		.section	.text.dma_periph_width_config,"ax",@progbits
 998              		.align	1
 999              		.globl	dma_periph_width_config
 1001              	dma_periph_width_config:
 1002              	.LFB17:
 425:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     uint32_t ctl;
 1003              		.loc 1 425 1
 1004              		.cfi_startproc
GAS LISTING /tmp/ccGRdc68.s 			page 36


 1005              	.LVL89:
 426:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1006              		.loc 1 426 5
 428:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 1007              		.loc 1 428 5
 1008              	.LBB102:
 1009              	.LBB103:
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1010              		.loc 1 723 7 is_stmt 0
 1011 0000 B7070240 		li	a5,1073872896
 1012 0004 93870740 		addi	a5,a5,1024
 1013              	.LVL90:
 721:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1014              		.loc 1 721 5 is_stmt 1
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1015              		.loc 1 723 5
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1016              		.loc 1 723 7 is_stmt 0
 1017 0008 630DF500 		beq	a0,a5,.L70
 1018              	.L68:
 1019              	.LVL91:
 1020              	.LBE103:
 1021              	.LBE102:
 433:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* assign regiser */
 1022              		.loc 1 433 5 is_stmt 1
 433:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* assign regiser */
 1023              		.loc 1 433 11 is_stmt 0
 1024 000c 93972500 		slli	a5,a1,2
 1025 0010 AE97     		add	a5,a5,a1
 1026 0012 8A07     		slli	a5,a5,2
 1027 0014 AA97     		add	a5,a5,a0
 433:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     /* assign regiser */
 1028              		.loc 1 433 9
 1029 0016 9847     		lw	a4,8(a5)
 1030              	.LVL92:
 435:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= pwidth;
 1031              		.loc 1 435 5 is_stmt 1
 435:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     ctl |= pwidth;
 1032              		.loc 1 435 9 is_stmt 0
 1033 0018 1377F7CF 		andi	a4,a4,-769
 1034              	.LVL93:
 436:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 1035              		.loc 1 436 5 is_stmt 1
 436:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 1036              		.loc 1 436 9 is_stmt 0
 1037 001c 518F     		or	a4,a4,a2
 1038              	.LVL94:
 437:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1039              		.loc 1 437 5 is_stmt 1
 437:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1040              		.loc 1 437 37 is_stmt 0
 1041 001e 98C7     		sw	a4,8(a5)
 438:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1042              		.loc 1 438 1
 1043 0020 8280     		ret
 1044              	.LVL95:
 1045              	.L70:
GAS LISTING /tmp/ccGRdc68.s 			page 37


 1046              	.LBB105:
 1047              	.LBB104:
 1048              		.loc 1 725 9 is_stmt 1
 1049              		.loc 1 725 11 is_stmt 0
 1050 0022 9147     		li	a5,4
 1051 0024 E3F4B7FE 		bleu	a1,a5,.L68
 1052              	.LVL96:
 1053              	.L69:
 1054              	.LBE104:
 1055              	.LBE105:
 429:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1056              		.loc 1 429 9 is_stmt 1 discriminator 1
 429:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1057              		.loc 1 429 9 discriminator 1
 429:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1058              		.loc 1 429 9 discriminator 1
 429:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1059              		.loc 1 429 9 discriminator 1
 429:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1060              		.loc 1 429 9 discriminator 1
 429:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1061              		.loc 1 429 9 discriminator 1
 1062 0028 01A0     		j	.L69
 1063              		.cfi_endproc
 1064              	.LFE17:
 1066              		.section	.text.dma_memory_increase_enable,"ax",@progbits
 1067              		.align	1
 1068              		.globl	dma_memory_increase_enable
 1070              	dma_memory_increase_enable:
 1071              	.LFB18:
 451:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1072              		.loc 1 451 1
 1073              		.cfi_startproc
 1074              	.LVL97:
 452:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 1075              		.loc 1 452 5
 1076              	.LBB106:
 1077              	.LBB107:
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1078              		.loc 1 723 7 is_stmt 0
 1079 0000 B7070240 		li	a5,1073872896
 1080 0004 93870740 		addi	a5,a5,1024
 1081              	.LVL98:
 721:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1082              		.loc 1 721 5 is_stmt 1
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1083              		.loc 1 723 5
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1084              		.loc 1 723 7 is_stmt 0
 1085 0008 630CF500 		beq	a0,a5,.L74
 1086              	.L72:
 1087              	.LVL99:
 1088              	.LBE107:
 1089              	.LBE106:
 456:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1090              		.loc 1 456 5 is_stmt 1
 456:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
GAS LISTING /tmp/ccGRdc68.s 			page 38


 1091              		.loc 1 456 37 is_stmt 0
 1092 000c 93972500 		slli	a5,a1,2
 1093 0010 AE97     		add	a5,a5,a1
 1094 0012 8A07     		slli	a5,a5,2
 1095 0014 AA97     		add	a5,a5,a0
 1096 0016 9847     		lw	a4,8(a5)
 1097 0018 13670708 		ori	a4,a4,128
 1098 001c 98C7     		sw	a4,8(a5)
 457:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1099              		.loc 1 457 1
 1100 001e 8280     		ret
 1101              	.LVL100:
 1102              	.L74:
 1103              	.LBB109:
 1104              	.LBB108:
 1105              		.loc 1 725 9 is_stmt 1
 1106              		.loc 1 725 11 is_stmt 0
 1107 0020 9147     		li	a5,4
 1108 0022 E3F5B7FE 		bleu	a1,a5,.L72
 1109              	.LVL101:
 1110              	.L73:
 1111              	.LBE108:
 1112              	.LBE109:
 453:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1113              		.loc 1 453 9 is_stmt 1 discriminator 1
 453:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1114              		.loc 1 453 9 discriminator 1
 453:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1115              		.loc 1 453 9 discriminator 1
 453:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1116              		.loc 1 453 9 discriminator 1
 453:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1117              		.loc 1 453 9 discriminator 1
 453:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1118              		.loc 1 453 9 discriminator 1
 1119 0026 01A0     		j	.L73
 1120              		.cfi_endproc
 1121              	.LFE18:
 1123              		.section	.text.dma_memory_increase_disable,"ax",@progbits
 1124              		.align	1
 1125              		.globl	dma_memory_increase_disable
 1127              	dma_memory_increase_disable:
 1128              	.LFB19:
 470:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1129              		.loc 1 470 1
 1130              		.cfi_startproc
 1131              	.LVL102:
 471:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 1132              		.loc 1 471 5
 1133              	.LBB110:
 1134              	.LBB111:
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1135              		.loc 1 723 7 is_stmt 0
 1136 0000 B7070240 		li	a5,1073872896
 1137 0004 93870740 		addi	a5,a5,1024
 1138              	.LVL103:
 721:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
GAS LISTING /tmp/ccGRdc68.s 			page 39


 1139              		.loc 1 721 5 is_stmt 1
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1140              		.loc 1 723 5
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1141              		.loc 1 723 7 is_stmt 0
 1142 0008 630CF500 		beq	a0,a5,.L78
 1143              	.L76:
 1144              	.LVL104:
 1145              	.LBE111:
 1146              	.LBE110:
 475:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1147              		.loc 1 475 5 is_stmt 1
 475:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1148              		.loc 1 475 37 is_stmt 0
 1149 000c 93972500 		slli	a5,a1,2
 1150 0010 AE97     		add	a5,a5,a1
 1151 0012 8A07     		slli	a5,a5,2
 1152 0014 AA97     		add	a5,a5,a0
 1153 0016 9847     		lw	a4,8(a5)
 1154 0018 1377F7F7 		andi	a4,a4,-129
 1155 001c 98C7     		sw	a4,8(a5)
 476:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1156              		.loc 1 476 1
 1157 001e 8280     		ret
 1158              	.LVL105:
 1159              	.L78:
 1160              	.LBB113:
 1161              	.LBB112:
 1162              		.loc 1 725 9 is_stmt 1
 1163              		.loc 1 725 11 is_stmt 0
 1164 0020 9147     		li	a5,4
 1165 0022 E3F5B7FE 		bleu	a1,a5,.L76
 1166              	.LVL106:
 1167              	.L77:
 1168              	.LBE112:
 1169              	.LBE113:
 472:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1170              		.loc 1 472 9 is_stmt 1 discriminator 1
 472:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1171              		.loc 1 472 9 discriminator 1
 472:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1172              		.loc 1 472 9 discriminator 1
 472:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1173              		.loc 1 472 9 discriminator 1
 472:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1174              		.loc 1 472 9 discriminator 1
 472:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1175              		.loc 1 472 9 discriminator 1
 1176 0026 01A0     		j	.L77
 1177              		.cfi_endproc
 1178              	.LFE19:
 1180              		.section	.text.dma_periph_increase_enable,"ax",@progbits
 1181              		.align	1
 1182              		.globl	dma_periph_increase_enable
 1184              	dma_periph_increase_enable:
 1185              	.LFB20:
 489:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
GAS LISTING /tmp/ccGRdc68.s 			page 40


 1186              		.loc 1 489 1
 1187              		.cfi_startproc
 1188              	.LVL107:
 490:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 1189              		.loc 1 490 5
 1190              	.LBB114:
 1191              	.LBB115:
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1192              		.loc 1 723 7 is_stmt 0
 1193 0000 B7070240 		li	a5,1073872896
 1194 0004 93870740 		addi	a5,a5,1024
 1195              	.LVL108:
 721:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1196              		.loc 1 721 5 is_stmt 1
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1197              		.loc 1 723 5
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1198              		.loc 1 723 7 is_stmt 0
 1199 0008 630CF500 		beq	a0,a5,.L82
 1200              	.L80:
 1201              	.LVL109:
 1202              	.LBE115:
 1203              	.LBE114:
 494:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1204              		.loc 1 494 5 is_stmt 1
 494:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1205              		.loc 1 494 37 is_stmt 0
 1206 000c 93972500 		slli	a5,a1,2
 1207 0010 AE97     		add	a5,a5,a1
 1208 0012 8A07     		slli	a5,a5,2
 1209 0014 AA97     		add	a5,a5,a0
 1210 0016 9847     		lw	a4,8(a5)
 1211 0018 13670704 		ori	a4,a4,64
 1212 001c 98C7     		sw	a4,8(a5)
 495:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1213              		.loc 1 495 1
 1214 001e 8280     		ret
 1215              	.LVL110:
 1216              	.L82:
 1217              	.LBB117:
 1218              	.LBB116:
 1219              		.loc 1 725 9 is_stmt 1
 1220              		.loc 1 725 11 is_stmt 0
 1221 0020 9147     		li	a5,4
 1222 0022 E3F5B7FE 		bleu	a1,a5,.L80
 1223              	.LVL111:
 1224              	.L81:
 1225              	.LBE116:
 1226              	.LBE117:
 491:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1227              		.loc 1 491 9 is_stmt 1 discriminator 1
 491:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1228              		.loc 1 491 9 discriminator 1
 491:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1229              		.loc 1 491 9 discriminator 1
 491:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1230              		.loc 1 491 9 discriminator 1
GAS LISTING /tmp/ccGRdc68.s 			page 41


 491:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1231              		.loc 1 491 9 discriminator 1
 491:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1232              		.loc 1 491 9 discriminator 1
 1233 0026 01A0     		j	.L81
 1234              		.cfi_endproc
 1235              	.LFE20:
 1237              		.section	.text.dma_periph_increase_disable,"ax",@progbits
 1238              		.align	1
 1239              		.globl	dma_periph_increase_disable
 1241              	dma_periph_increase_disable:
 1242              	.LFB21:
 508:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1243              		.loc 1 508 1
 1244              		.cfi_startproc
 1245              	.LVL112:
 509:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 1246              		.loc 1 509 5
 1247              	.LBB118:
 1248              	.LBB119:
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1249              		.loc 1 723 7 is_stmt 0
 1250 0000 B7070240 		li	a5,1073872896
 1251 0004 93870740 		addi	a5,a5,1024
 1252              	.LVL113:
 721:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1253              		.loc 1 721 5 is_stmt 1
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1254              		.loc 1 723 5
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1255              		.loc 1 723 7 is_stmt 0
 1256 0008 630CF500 		beq	a0,a5,.L86
 1257              	.L84:
 1258              	.LVL114:
 1259              	.LBE119:
 1260              	.LBE118:
 513:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1261              		.loc 1 513 5 is_stmt 1
 513:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1262              		.loc 1 513 37 is_stmt 0
 1263 000c 93972500 		slli	a5,a1,2
 1264 0010 AE97     		add	a5,a5,a1
 1265 0012 8A07     		slli	a5,a5,2
 1266 0014 AA97     		add	a5,a5,a0
 1267 0016 9847     		lw	a4,8(a5)
 1268 0018 1377F7FB 		andi	a4,a4,-65
 1269 001c 98C7     		sw	a4,8(a5)
 514:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1270              		.loc 1 514 1
 1271 001e 8280     		ret
 1272              	.LVL115:
 1273              	.L86:
 1274              	.LBB121:
 1275              	.LBB120:
 1276              		.loc 1 725 9 is_stmt 1
 1277              		.loc 1 725 11 is_stmt 0
 1278 0020 9147     		li	a5,4
GAS LISTING /tmp/ccGRdc68.s 			page 42


 1279 0022 E3F5B7FE 		bleu	a1,a5,.L84
 1280              	.LVL116:
 1281              	.L85:
 1282              	.LBE120:
 1283              	.LBE121:
 510:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1284              		.loc 1 510 9 is_stmt 1 discriminator 1
 510:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1285              		.loc 1 510 9 discriminator 1
 510:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1286              		.loc 1 510 9 discriminator 1
 510:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1287              		.loc 1 510 9 discriminator 1
 510:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1288              		.loc 1 510 9 discriminator 1
 510:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1289              		.loc 1 510 9 discriminator 1
 1290 0026 01A0     		j	.L85
 1291              		.cfi_endproc
 1292              	.LFE21:
 1294              		.section	.text.dma_transfer_direction_config,"ax",@progbits
 1295              		.align	1
 1296              		.globl	dma_transfer_direction_config
 1298              	dma_transfer_direction_config:
 1299              	.LFB22:
 531:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1300              		.loc 1 531 1
 1301              		.cfi_startproc
 1302              	.LVL117:
 532:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 1303              		.loc 1 532 5
 1304              	.LBB122:
 1305              	.LBB123:
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1306              		.loc 1 723 7 is_stmt 0
 1307 0000 B7070240 		li	a5,1073872896
 1308 0004 93870740 		addi	a5,a5,1024
 1309              	.LVL118:
 721:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1310              		.loc 1 721 5 is_stmt 1
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1311              		.loc 1 723 5
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1312              		.loc 1 723 7 is_stmt 0
 1313 0008 6300F502 		beq	a0,a5,.L92
 1314              	.L88:
 1315              	.LVL119:
 1316              	.LBE123:
 1317              	.LBE122:
 536:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 1318              		.loc 1 536 5 is_stmt 1
 537:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     } else {
 1319              		.loc 1 537 41 is_stmt 0
 1320 000c 93972500 		slli	a5,a1,2
 1321 0010 AE97     		add	a5,a5,a1
 1322 0012 8A07     		slli	a5,a5,2
 1323 0014 AA97     		add	a5,a5,a0
GAS LISTING /tmp/ccGRdc68.s 			page 43


 1324 0016 9847     		lw	a4,8(a5)
 536:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_DIR;
 1325              		.loc 1 536 7
 1326 0018 01E6     		bne	a2,zero,.L90
 537:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     } else {
 1327              		.loc 1 537 9 is_stmt 1
 537:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     } else {
 1328              		.loc 1 537 41 is_stmt 0
 1329 001a 3D9B     		andi	a4,a4,-17
 1330 001c 98C7     		sw	a4,8(a5)
 1331 001e 8280     		ret
 1332              	.L90:
 539:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1333              		.loc 1 539 9 is_stmt 1
 539:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1334              		.loc 1 539 41 is_stmt 0
 1335 0020 13670701 		ori	a4,a4,16
 1336 0024 98C7     		sw	a4,8(a5)
 541:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1337              		.loc 1 541 1
 1338 0026 8280     		ret
 1339              	.LVL120:
 1340              	.L92:
 1341              	.LBB125:
 1342              	.LBB124:
 1343              		.loc 1 725 9 is_stmt 1
 1344              		.loc 1 725 11 is_stmt 0
 1345 0028 9147     		li	a5,4
 1346 002a E3F1B7FE 		bleu	a1,a5,.L88
 1347              	.LVL121:
 1348              	.L89:
 1349              	.LBE124:
 1350              	.LBE125:
 533:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1351              		.loc 1 533 9 is_stmt 1 discriminator 1
 533:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1352              		.loc 1 533 9 discriminator 1
 533:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1353              		.loc 1 533 9 discriminator 1
 533:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1354              		.loc 1 533 9 discriminator 1
 533:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1355              		.loc 1 533 9 discriminator 1
 533:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1356              		.loc 1 533 9 discriminator 1
 1357 002e 01A0     		j	.L89
 1358              		.cfi_endproc
 1359              	.LFE22:
 1361              		.section	.text.dma_flag_get,"ax",@progbits
 1362              		.align	1
 1363              		.globl	dma_flag_get
 1365              	dma_flag_get:
 1366              	.LFB23:
 560:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     FlagStatus reval;
 1367              		.loc 1 560 1
 1368              		.cfi_startproc
 1369              	.LVL122:
GAS LISTING /tmp/ccGRdc68.s 			page 44


 561:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1370              		.loc 1 561 5
 563:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         reval = SET;
 1371              		.loc 1 563 5
 563:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         reval = SET;
 1372              		.loc 1 563 18 is_stmt 0
 1373 0000 1C41     		lw	a5,0(a0)
 1374              	.LVL123:
 569:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1375              		.loc 1 569 5 is_stmt 1
 563:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         reval = SET;
 1376              		.loc 1 563 41 is_stmt 0
 1377 0002 13952500 		slli	a0,a1,2
 1378              	.LVL124:
 1379 0006 3316A600 		sll	a2,a2,a0
 1380              	.LVL125:
 563:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         reval = SET;
 1381              		.loc 1 563 39
 1382 000a 3375F600 		and	a0,a2,a5
 1383              	.LVL126:
 570:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1384              		.loc 1 570 1
 1385 000e 3335A000 		snez	a0,a0
 1386 0012 8280     		ret
 1387              		.cfi_endproc
 1388              	.LFE23:
 1390              		.section	.text.dma_flag_clear,"ax",@progbits
 1391              		.align	1
 1392              		.globl	dma_flag_clear
 1394              	dma_flag_clear:
 1395              	.LFB24:
 589:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     DMA_INTC(dma_periph) |= DMA_FLAG_ADD(flag, channelx);
 1396              		.loc 1 589 1 is_stmt 1
 1397              		.cfi_startproc
 1398              	.LVL127:
 590:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1399              		.loc 1 590 5
 590:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1400              		.loc 1 590 26 is_stmt 0
 1401 0000 5C41     		lw	a5,4(a0)
 590:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1402              		.loc 1 590 29
 1403 0002 8A05     		slli	a1,a1,2
 1404              	.LVL128:
 1405 0004 3316B600 		sll	a2,a2,a1
 1406              	.LVL129:
 590:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1407              		.loc 1 590 26
 1408 0008 5D8E     		or	a2,a2,a5
 1409 000a 50C1     		sw	a2,4(a0)
 591:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1410              		.loc 1 591 1
 1411 000c 8280     		ret
 1412              		.cfi_endproc
 1413              	.LFE24:
 1415              		.section	.text.dma_interrupt_flag_get,"ax",@progbits
 1416              		.align	1
GAS LISTING /tmp/ccGRdc68.s 			page 45


 1417              		.globl	dma_interrupt_flag_get
 1419              	dma_interrupt_flag_get:
 1420              	.LFB25:
 609:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	uint32_t interrupt_enable = 0U, interrupt_flag = 0U;
 1421              		.loc 1 609 1 is_stmt 1
 1422              		.cfi_startproc
 1423              	.LVL130:
 610:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1424              		.loc 1 610 2
 612:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		case DMA_INT_FLAG_FTF:
 1425              		.loc 1 612 2
 1426 0000 9147     		li	a5,4
 1427 0002 6308F604 		beq	a2,a5,.L96
 1428 0006 A147     		li	a5,8
 1429 0008 6307F602 		beq	a2,a5,.L97
 1430 000c 8947     		li	a5,2
 1431 000e 6303F600 		beq	a2,a5,.L105
 1432              	.L98:
 629:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	}
 1433              		.loc 1 629 4 discriminator 1
 629:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	}
 1434              		.loc 1 629 4 discriminator 1
 629:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	}
 1435              		.loc 1 629 4 discriminator 1
 629:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	}
 1436              		.loc 1 629 4 discriminator 1
 629:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	}
 1437              		.loc 1 629 4 discriminator 1
 629:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 	}
 1438              		.loc 1 629 4 discriminator 1
 1439 0012 01A0     		j	.L98
 1440              	.L105:
 615:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 1441              		.loc 1 615 4
 615:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 1442              		.loc 1 615 44 is_stmt 0
 1443 0014 13972500 		slli	a4,a1,2
 616:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 1444              		.loc 1 616 23
 1445 0018 B307B700 		add	a5,a4,a1
 1446 001c 8A07     		slli	a5,a5,2
 1447 001e A107     		addi	a5,a5,8
 1448 0020 AA97     		add	a5,a5,a0
 615:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 1449              		.loc 1 615 21
 1450 0022 0841     		lw	a0,0(a0)
 1451              	.LVL131:
 616:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 1452              		.loc 1 616 23
 1453 0024 9C43     		lw	a5,0(a5)
 615:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 1454              		.loc 1 615 44
 1455 0026 3317E600 		sll	a4,a2,a4
 615:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 1456              		.loc 1 615 19
 1457 002a 798D     		and	a0,a4,a0
 1458              	.LVL132:
GAS LISTING /tmp/ccGRdc68.s 			page 46


 616:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 1459              		.loc 1 616 4 is_stmt 1
 616:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 1460              		.loc 1 616 21 is_stmt 0
 1461 002c 898B     		andi	a5,a5,2
 1462              	.LVL133:
 617:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		case DMA_INT_FLAG_HTF:
 1463              		.loc 1 617 4 is_stmt 1
 1464              	.L99:
 633:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		return SET;
 1465              		.loc 1 633 2
 633:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		return SET;
 1466              		.loc 1 633 4 is_stmt 0
 1467 002e 19C1     		beq	a0,zero,.L95
 633:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		return SET;
 1468              		.loc 1 633 20 discriminator 1
 1469 0030 3335F000 		snez	a0,a5
 1470              	.LVL134:
 1471              	.L95:
 638:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1472              		.loc 1 638 1
 1473 0034 8280     		ret
 1474              	.LVL135:
 1475              	.L97:
 625:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_ERRIE;
 1476              		.loc 1 625 4 is_stmt 1
 625:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_ERRIE;
 1477              		.loc 1 625 44 is_stmt 0
 1478 0036 13972500 		slli	a4,a1,2
 626:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 1479              		.loc 1 626 23
 1480 003a B307B700 		add	a5,a4,a1
 1481 003e 8A07     		slli	a5,a5,2
 1482 0040 A107     		addi	a5,a5,8
 1483 0042 AA97     		add	a5,a5,a0
 625:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_ERRIE;
 1484              		.loc 1 625 21
 1485 0044 0841     		lw	a0,0(a0)
 1486              	.LVL136:
 626:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 1487              		.loc 1 626 23
 1488 0046 9C43     		lw	a5,0(a5)
 625:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_ERRIE;
 1489              		.loc 1 625 44
 1490 0048 3316E600 		sll	a2,a2,a4
 1491              	.LVL137:
 625:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_ERRIE;
 1492              		.loc 1 625 19
 1493 004c 718D     		and	a0,a2,a0
 1494              	.LVL138:
 626:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 1495              		.loc 1 626 4 is_stmt 1
 626:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 1496              		.loc 1 626 21 is_stmt 0
 1497 004e A18B     		andi	a5,a5,8
 1498              	.LVL139:
 627:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		default:
GAS LISTING /tmp/ccGRdc68.s 			page 47


 1499              		.loc 1 627 4 is_stmt 1
 1500 0050 F9BF     		j	.L99
 1501              	.LVL140:
 1502              	.L96:
 620:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1503              		.loc 1 620 4
 620:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1504              		.loc 1 620 44 is_stmt 0
 1505 0052 13972500 		slli	a4,a1,2
 621:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 1506              		.loc 1 621 23
 1507 0056 B307B700 		add	a5,a4,a1
 1508 005a 8A07     		slli	a5,a5,2
 1509 005c A107     		addi	a5,a5,8
 1510 005e AA97     		add	a5,a5,a0
 620:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1511              		.loc 1 620 21
 1512 0060 0841     		lw	a0,0(a0)
 1513              	.LVL141:
 621:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 1514              		.loc 1 621 23
 1515 0062 9C43     		lw	a5,0(a5)
 620:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1516              		.loc 1 620 44
 1517 0064 3317E600 		sll	a4,a2,a4
 620:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1518              		.loc 1 620 19
 1519 0068 798D     		and	a0,a4,a0
 1520              	.LVL142:
 621:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 1521              		.loc 1 621 4 is_stmt 1
 621:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 			break;
 1522              		.loc 1 621 21 is_stmt 0
 1523 006a 918B     		andi	a5,a5,4
 1524              	.LVL143:
 622:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 		case DMA_INT_FLAG_ERR:
 1525              		.loc 1 622 4 is_stmt 1
 1526 006c C9B7     		j	.L99
 1527              		.cfi_endproc
 1528              	.LFE25:
 1530              		.section	.text.dma_interrupt_flag_clear,"ax",@progbits
 1531              		.align	1
 1532              		.globl	dma_interrupt_flag_clear
 1534              	dma_interrupt_flag_clear:
 1535              	.LFB31:
 1536              		.cfi_startproc
 1537 0000 5C41     		lw	a5,4(a0)
 1538 0002 8A05     		slli	a1,a1,2
 1539 0004 3316B600 		sll	a2,a2,a1
 1540 0008 5D8E     		or	a2,a2,a5
 1541 000a 50C1     		sw	a2,4(a0)
 1542 000c 8280     		ret
 1543              		.cfi_endproc
 1544              	.LFE31:
 1546              		.section	.text.dma_interrupt_enable,"ax",@progbits
 1547              		.align	1
 1548              		.globl	dma_interrupt_enable
GAS LISTING /tmp/ccGRdc68.s 			page 48


 1550              	dma_interrupt_enable:
 1551              	.LFB27:
 677:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1552              		.loc 1 677 1
 1553              		.cfi_startproc
 1554              	.LVL144:
 678:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 1555              		.loc 1 678 5
 1556              	.LBB126:
 1557              	.LBB127:
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1558              		.loc 1 723 7 is_stmt 0
 1559 0000 B7070240 		li	a5,1073872896
 1560 0004 93870740 		addi	a5,a5,1024
 1561              	.LVL145:
 721:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1562              		.loc 1 721 5 is_stmt 1
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1563              		.loc 1 723 5
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1564              		.loc 1 723 7 is_stmt 0
 1565 0008 630BF500 		beq	a0,a5,.L110
 1566              	.L108:
 1567              	.LVL146:
 1568              	.LBE127:
 1569              	.LBE126:
 682:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1570              		.loc 1 682 5 is_stmt 1
 682:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1571              		.loc 1 682 37 is_stmt 0
 1572 000c 93972500 		slli	a5,a1,2
 1573 0010 AE97     		add	a5,a5,a1
 1574 0012 8A07     		slli	a5,a5,2
 1575 0014 AA97     		add	a5,a5,a0
 1576 0016 9847     		lw	a4,8(a5)
 1577 0018 598E     		or	a2,a4,a2
 1578              	.LVL147:
 1579 001a 90C7     		sw	a2,8(a5)
 683:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1580              		.loc 1 683 1
 1581 001c 8280     		ret
 1582              	.LVL148:
 1583              	.L110:
 1584              	.LBB129:
 1585              	.LBB128:
 1586              		.loc 1 725 9 is_stmt 1
 1587              		.loc 1 725 11 is_stmt 0
 1588 001e 9147     		li	a5,4
 1589 0020 E3F6B7FE 		bleu	a1,a5,.L108
 1590              	.LVL149:
 1591              	.L109:
 1592              	.LBE128:
 1593              	.LBE129:
 679:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1594              		.loc 1 679 9 is_stmt 1 discriminator 1
 679:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1595              		.loc 1 679 9 discriminator 1
GAS LISTING /tmp/ccGRdc68.s 			page 49


 679:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1596              		.loc 1 679 9 discriminator 1
 679:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1597              		.loc 1 679 9 discriminator 1
 679:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1598              		.loc 1 679 9 discriminator 1
 679:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1599              		.loc 1 679 9 discriminator 1
 1600 0024 01A0     		j	.L109
 1601              		.cfi_endproc
 1602              	.LFE27:
 1604              		.section	.text.dma_interrupt_disable,"ax",@progbits
 1605              		.align	1
 1606              		.globl	dma_interrupt_disable
 1608              	dma_interrupt_disable:
 1609              	.LFB28:
 701:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     if(ERROR == dma_periph_and_channel_check(dma_periph, channelx)){
 1610              		.loc 1 701 1
 1611              		.cfi_startproc
 1612              	.LVL150:
 702:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         DMA_WRONG_HANDLE
 1613              		.loc 1 702 5
 1614              	.LBB130:
 1615              	.LBB131:
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1616              		.loc 1 723 7 is_stmt 0
 1617 0000 B7070240 		li	a5,1073872896
 1618 0004 93870740 		addi	a5,a5,1024
 1619              	.LVL151:
 721:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1620              		.loc 1 721 5 is_stmt 1
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1621              		.loc 1 723 5
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****         /* for DMA1, the channel is from DMA_CH0 to DMA_CH4 */
 1622              		.loc 1 723 7 is_stmt 0
 1623 0008 630DF500 		beq	a0,a5,.L114
 1624              	.L112:
 1625              	.LVL152:
 1626              	.LBE131:
 1627              	.LBE130:
 706:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1628              		.loc 1 706 5 is_stmt 1
 706:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1629              		.loc 1 706 37 is_stmt 0
 1630 000c 93972500 		slli	a5,a1,2
 1631 0010 AE97     		add	a5,a5,a1
 1632 0012 8A07     		slli	a5,a5,2
 1633 0014 AA97     		add	a5,a5,a0
 1634 0016 9847     		lw	a4,8(a5)
 706:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1635              		.loc 1 706 40
 1636 0018 1346F6FF 		not	a2,a2
 1637              	.LVL153:
 706:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** }
 1638              		.loc 1 706 37
 1639 001c 798E     		and	a2,a2,a4
 1640              	.LVL154:
GAS LISTING /tmp/ccGRdc68.s 			page 50


 1641 001e 90C7     		sw	a2,8(a5)
 707:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c **** 
 1642              		.loc 1 707 1
 1643 0020 8280     		ret
 1644              	.LVL155:
 1645              	.L114:
 1646              	.LBB133:
 1647              	.LBB132:
 1648              		.loc 1 725 9 is_stmt 1
 1649              		.loc 1 725 11 is_stmt 0
 1650 0022 9147     		li	a5,4
 1651 0024 E3F4B7FE 		bleu	a1,a5,.L112
 1652              	.LVL156:
 1653              	.L113:
 1654              	.LBE132:
 1655              	.LBE133:
 703:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1656              		.loc 1 703 9 is_stmt 1 discriminator 1
 703:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1657              		.loc 1 703 9 discriminator 1
 703:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1658              		.loc 1 703 9 discriminator 1
 703:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1659              		.loc 1 703 9 discriminator 1
 703:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1660              		.loc 1 703 9 discriminator 1
 703:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_dma.c ****     }
 1661              		.loc 1 703 9 discriminator 1
 1662 0028 01A0     		j	.L113
 1663              		.cfi_endproc
 1664              	.LFE28:
 1666              		.text
 1667              	.Letext0:
 1668              		.file 2 "/home/johnson/Documents/mpb-toolchain/build/riscv32-mapleboard-elf/include/machine/_defau
 1669              		.file 3 "/home/johnson/Documents/mpb-toolchain/build/riscv32-mapleboard-elf/include/sys/_stdint.h"
 1670              		.file 4 "../Firmware/GD32VF103_standard_peripheral/gd32vf103.h"
 1671              		.file 5 "../Firmware/GD32VF103_standard_peripheral/Include/gd32vf103_dma.h"
GAS LISTING /tmp/ccGRdc68.s 			page 51


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32vf103_dma.c
     /tmp/ccGRdc68.s:13     .text.dma_deinit:0000000000000000 dma_deinit
     /tmp/ccGRdc68.s:17     .text.dma_deinit:0000000000000000 .L0 
     /tmp/ccGRdc68.s:19     .text.dma_deinit:0000000000000000 .L0 
     /tmp/ccGRdc68.s:22     .text.dma_deinit:0000000000000000 .L0 
     /tmp/ccGRdc68.s:23     .text.dma_deinit:0000000000000000 .L0 
     /tmp/ccGRdc68.s:27     .text.dma_deinit:0000000000000008 .L0 
     /tmp/ccGRdc68.s:28     .text.dma_deinit:0000000000000008 .L0 
     /tmp/ccGRdc68.s:29     .text.dma_deinit:0000000000000008 .L0 
     /tmp/ccGRdc68.s:35     .text.dma_deinit:000000000000000c .L0 
     /tmp/ccGRdc68.s:36     .text.dma_deinit:000000000000000c .L0 
     /tmp/ccGRdc68.s:42     .text.dma_deinit:000000000000001a .L0 
     /tmp/ccGRdc68.s:45     .text.dma_deinit:0000000000000020 .L0 
     /tmp/ccGRdc68.s:48     .text.dma_deinit:0000000000000024 .L0 
     /tmp/ccGRdc68.s:49     .text.dma_deinit:0000000000000024 .L0 
     /tmp/ccGRdc68.s:51     .text.dma_deinit:0000000000000028 .L0 
     /tmp/ccGRdc68.s:52     .text.dma_deinit:0000000000000028 .L0 
     /tmp/ccGRdc68.s:54     .text.dma_deinit:000000000000002c .L0 
     /tmp/ccGRdc68.s:55     .text.dma_deinit:000000000000002c .L0 
     /tmp/ccGRdc68.s:57     .text.dma_deinit:0000000000000030 .L0 
     /tmp/ccGRdc68.s:58     .text.dma_deinit:0000000000000030 .L0 
     /tmp/ccGRdc68.s:60     .text.dma_deinit:0000000000000034 .L0 
     /tmp/ccGRdc68.s:61     .text.dma_deinit:0000000000000034 .L0 
     /tmp/ccGRdc68.s:65     .text.dma_deinit:000000000000003a .L0 
     /tmp/ccGRdc68.s:71     .text.dma_deinit:000000000000003c .L0 
     /tmp/ccGRdc68.s:72     .text.dma_deinit:000000000000003c .L0 
     /tmp/ccGRdc68.s:79     .text.dma_deinit:0000000000000042 .L0 
     /tmp/ccGRdc68.s:80     .text.dma_deinit:0000000000000042 .L0 
     /tmp/ccGRdc68.s:81     .text.dma_deinit:0000000000000042 .L0 
     /tmp/ccGRdc68.s:82     .text.dma_deinit:0000000000000042 .L0 
     /tmp/ccGRdc68.s:83     .text.dma_deinit:0000000000000042 .L0 
     /tmp/ccGRdc68.s:84     .text.dma_deinit:0000000000000042 .L0 
     /tmp/ccGRdc68.s:85     .text.dma_deinit:0000000000000044 .L0 
     /tmp/ccGRdc68.s:92     .text.dma_struct_para_init:0000000000000000 dma_struct_para_init
     /tmp/ccGRdc68.s:95     .text.dma_struct_para_init:0000000000000000 .L0 
     /tmp/ccGRdc68.s:97     .text.dma_struct_para_init:0000000000000000 .L0 
     /tmp/ccGRdc68.s:98     .text.dma_struct_para_init:0000000000000000 .L0 
     /tmp/ccGRdc68.s:99     .text.dma_struct_para_init:0000000000000000 .L0 
     /tmp/ccGRdc68.s:100    .text.dma_struct_para_init:0000000000000000 .L0 
     /tmp/ccGRdc68.s:101    .text.dma_struct_para_init:0000000000000000 .L0 
     /tmp/ccGRdc68.s:102    .text.dma_struct_para_init:0000000000000000 .L0 
     /tmp/ccGRdc68.s:103    .text.dma_struct_para_init:0000000000000000 .L0 
     /tmp/ccGRdc68.s:104    .text.dma_struct_para_init:0000000000000000 .L0 
     /tmp/ccGRdc68.s:105    .text.dma_struct_para_init:0000000000000000 .L0 
     /tmp/ccGRdc68.s:106    .text.dma_struct_para_init:0000000000000000 .L0 
     /tmp/ccGRdc68.s:107    .text.dma_struct_para_init:0000000000000000 .L0 
     /tmp/ccGRdc68.s:109    .text.dma_struct_para_init:0000000000000004 .L0 
     /tmp/ccGRdc68.s:111    .text.dma_struct_para_init:0000000000000008 .L0 
     /tmp/ccGRdc68.s:113    .text.dma_struct_para_init:000000000000000c .L0 
     /tmp/ccGRdc68.s:115    .text.dma_struct_para_init:0000000000000010 .L0 
     /tmp/ccGRdc68.s:117    .text.dma_struct_para_init:0000000000000014 .L0 
     /tmp/ccGRdc68.s:119    .text.dma_struct_para_init:0000000000000018 .L0 
     /tmp/ccGRdc68.s:121    .text.dma_struct_para_init:000000000000001c .L0 
     /tmp/ccGRdc68.s:123    .text.dma_struct_para_init:0000000000000020 .L0 
     /tmp/ccGRdc68.s:124    .text.dma_struct_para_init:0000000000000022 .L0 
     /tmp/ccGRdc68.s:131    .text.dma_init:0000000000000000 dma_init
GAS LISTING /tmp/ccGRdc68.s 			page 52


     /tmp/ccGRdc68.s:134    .text.dma_init:0000000000000000 .L0 
     /tmp/ccGRdc68.s:136    .text.dma_init:0000000000000000 .L0 
     /tmp/ccGRdc68.s:137    .text.dma_init:0000000000000000 .L0 
     /tmp/ccGRdc68.s:140    .text.dma_init:0000000000000000 .L0 
     /tmp/ccGRdc68.s:141    .text.dma_init:0000000000000000 .L0 
     /tmp/ccGRdc68.s:145    .text.dma_init:0000000000000008 .L0 
     /tmp/ccGRdc68.s:146    .text.dma_init:0000000000000008 .L0 
     /tmp/ccGRdc68.s:147    .text.dma_init:0000000000000008 .L0 
     /tmp/ccGRdc68.s:153    .text.dma_init:000000000000000c .L0 
     /tmp/ccGRdc68.s:155    .text.dma_init:0000000000000010 .L0 
     /tmp/ccGRdc68.s:157    .text.dma_init:0000000000000012 .L0 
     /tmp/ccGRdc68.s:161    .text.dma_init:0000000000000018 .L0 
     /tmp/ccGRdc68.s:163    .text.dma_init:000000000000001a .L0 
     /tmp/ccGRdc68.s:164    .text.dma_init:000000000000001a .L0 
     /tmp/ccGRdc68.s:166    .text.dma_init:000000000000001c .L0 
     /tmp/ccGRdc68.s:169    .text.dma_init:000000000000001e .L0 
     /tmp/ccGRdc68.s:171    .text.dma_init:0000000000000020 .L0 
     /tmp/ccGRdc68.s:172    .text.dma_init:0000000000000020 .L0 
     /tmp/ccGRdc68.s:174    .text.dma_init:0000000000000024 .L0 
     /tmp/ccGRdc68.s:176    .text.dma_init:0000000000000026 .L0 
     /tmp/ccGRdc68.s:177    .text.dma_init:0000000000000026 .L0 
     /tmp/ccGRdc68.s:181    .text.dma_init:000000000000002a .L0 
     /tmp/ccGRdc68.s:184    .text.dma_init:000000000000002c .L0 
     /tmp/ccGRdc68.s:185    .text.dma_init:000000000000002c .L0 
     /tmp/ccGRdc68.s:187    .text.dma_init:0000000000000030 .L0 
     /tmp/ccGRdc68.s:189    .text.dma_init:0000000000000032 .L0 
     /tmp/ccGRdc68.s:194    .text.dma_init:000000000000003a .L0 
     /tmp/ccGRdc68.s:195    .text.dma_init:000000000000003a .L0 
     /tmp/ccGRdc68.s:197    .text.dma_init:000000000000003e .L0 
     /tmp/ccGRdc68.s:200    .text.dma_init:0000000000000040 .L0 
     /tmp/ccGRdc68.s:201    .text.dma_init:0000000000000040 .L0 
     /tmp/ccGRdc68.s:203    .text.dma_init:0000000000000042 .L0 
     /tmp/ccGRdc68.s:204    .text.dma_init:0000000000000042 .L0 
     /tmp/ccGRdc68.s:208    .text.dma_init:000000000000004a .L0 
     /tmp/ccGRdc68.s:209    .text.dma_init:000000000000004a .L0 
     /tmp/ccGRdc68.s:215    .text.dma_init:0000000000000052 .L0 
     /tmp/ccGRdc68.s:216    .text.dma_init:0000000000000052 .L0 
     /tmp/ccGRdc68.s:220    .text.dma_init:000000000000005c .L0 
     /tmp/ccGRdc68.s:221    .text.dma_init:000000000000005c .L0 
     /tmp/ccGRdc68.s:226    .text.dma_init:0000000000000064 .L0 
     /tmp/ccGRdc68.s:227    .text.dma_init:0000000000000064 .L0 
     /tmp/ccGRdc68.s:230    .text.dma_init:000000000000006a .L0 
     /tmp/ccGRdc68.s:231    .text.dma_init:000000000000006a .L0 
     /tmp/ccGRdc68.s:237    .text.dma_init:0000000000000072 .L0 
     /tmp/ccGRdc68.s:238    .text.dma_init:0000000000000072 .L0 
     /tmp/ccGRdc68.s:242    .text.dma_init:000000000000007a .L0 
     /tmp/ccGRdc68.s:248    .text.dma_init:000000000000007c .L0 
     /tmp/ccGRdc68.s:249    .text.dma_init:000000000000007c .L0 
     /tmp/ccGRdc68.s:256    .text.dma_init:0000000000000082 .L0 
     /tmp/ccGRdc68.s:257    .text.dma_init:0000000000000082 .L0 
     /tmp/ccGRdc68.s:258    .text.dma_init:0000000000000082 .L0 
     /tmp/ccGRdc68.s:259    .text.dma_init:0000000000000082 .L0 
     /tmp/ccGRdc68.s:260    .text.dma_init:0000000000000082 .L0 
     /tmp/ccGRdc68.s:261    .text.dma_init:0000000000000082 .L0 
     /tmp/ccGRdc68.s:265    .text.dma_init:0000000000000084 .L0 
     /tmp/ccGRdc68.s:266    .text.dma_init:0000000000000084 .L0 
     /tmp/ccGRdc68.s:273    .text.dma_init:000000000000008e .L0 
GAS LISTING /tmp/ccGRdc68.s 			page 53


     /tmp/ccGRdc68.s:274    .text.dma_init:000000000000008e .L0 
     /tmp/ccGRdc68.s:279    .text.dma_init:0000000000000098 .L0 
     /tmp/ccGRdc68.s:286    .text.dma_circulation_enable:0000000000000000 dma_circulation_enable
     /tmp/ccGRdc68.s:289    .text.dma_circulation_enable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:291    .text.dma_circulation_enable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:294    .text.dma_circulation_enable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:295    .text.dma_circulation_enable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:299    .text.dma_circulation_enable:0000000000000008 .L0 
     /tmp/ccGRdc68.s:300    .text.dma_circulation_enable:0000000000000008 .L0 
     /tmp/ccGRdc68.s:301    .text.dma_circulation_enable:0000000000000008 .L0 
     /tmp/ccGRdc68.s:307    .text.dma_circulation_enable:000000000000000c .L0 
     /tmp/ccGRdc68.s:308    .text.dma_circulation_enable:000000000000000c .L0 
     /tmp/ccGRdc68.s:316    .text.dma_circulation_enable:000000000000001e .L0 
     /tmp/ccGRdc68.s:322    .text.dma_circulation_enable:0000000000000020 .L0 
     /tmp/ccGRdc68.s:323    .text.dma_circulation_enable:0000000000000020 .L0 
     /tmp/ccGRdc68.s:330    .text.dma_circulation_enable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:331    .text.dma_circulation_enable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:332    .text.dma_circulation_enable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:333    .text.dma_circulation_enable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:334    .text.dma_circulation_enable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:335    .text.dma_circulation_enable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:336    .text.dma_circulation_enable:0000000000000028 .L0 
     /tmp/ccGRdc68.s:343    .text.dma_circulation_disable:0000000000000000 dma_circulation_disable
     /tmp/ccGRdc68.s:346    .text.dma_circulation_disable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:348    .text.dma_circulation_disable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:351    .text.dma_circulation_disable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:352    .text.dma_circulation_disable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:356    .text.dma_circulation_disable:0000000000000008 .L0 
     /tmp/ccGRdc68.s:357    .text.dma_circulation_disable:0000000000000008 .L0 
     /tmp/ccGRdc68.s:358    .text.dma_circulation_disable:0000000000000008 .L0 
     /tmp/ccGRdc68.s:364    .text.dma_circulation_disable:000000000000000c .L0 
     /tmp/ccGRdc68.s:365    .text.dma_circulation_disable:000000000000000c .L0 
     /tmp/ccGRdc68.s:373    .text.dma_circulation_disable:000000000000001e .L0 
     /tmp/ccGRdc68.s:379    .text.dma_circulation_disable:0000000000000020 .L0 
     /tmp/ccGRdc68.s:380    .text.dma_circulation_disable:0000000000000020 .L0 
     /tmp/ccGRdc68.s:387    .text.dma_circulation_disable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:388    .text.dma_circulation_disable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:389    .text.dma_circulation_disable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:390    .text.dma_circulation_disable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:391    .text.dma_circulation_disable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:392    .text.dma_circulation_disable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:393    .text.dma_circulation_disable:0000000000000028 .L0 
     /tmp/ccGRdc68.s:400    .text.dma_memory_to_memory_enable:0000000000000000 dma_memory_to_memory_enable
     /tmp/ccGRdc68.s:403    .text.dma_memory_to_memory_enable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:405    .text.dma_memory_to_memory_enable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:408    .text.dma_memory_to_memory_enable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:409    .text.dma_memory_to_memory_enable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:413    .text.dma_memory_to_memory_enable:0000000000000008 .L0 
     /tmp/ccGRdc68.s:414    .text.dma_memory_to_memory_enable:0000000000000008 .L0 
     /tmp/ccGRdc68.s:415    .text.dma_memory_to_memory_enable:0000000000000008 .L0 
     /tmp/ccGRdc68.s:421    .text.dma_memory_to_memory_enable:000000000000000c .L0 
     /tmp/ccGRdc68.s:422    .text.dma_memory_to_memory_enable:000000000000000c .L0 
     /tmp/ccGRdc68.s:431    .text.dma_memory_to_memory_enable:000000000000001e .L0 
     /tmp/ccGRdc68.s:437    .text.dma_memory_to_memory_enable:0000000000000020 .L0 
     /tmp/ccGRdc68.s:438    .text.dma_memory_to_memory_enable:0000000000000020 .L0 
     /tmp/ccGRdc68.s:445    .text.dma_memory_to_memory_enable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:446    .text.dma_memory_to_memory_enable:0000000000000026 .L0 
GAS LISTING /tmp/ccGRdc68.s 			page 54


     /tmp/ccGRdc68.s:447    .text.dma_memory_to_memory_enable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:448    .text.dma_memory_to_memory_enable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:449    .text.dma_memory_to_memory_enable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:450    .text.dma_memory_to_memory_enable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:451    .text.dma_memory_to_memory_enable:0000000000000028 .L0 
     /tmp/ccGRdc68.s:458    .text.dma_memory_to_memory_disable:0000000000000000 dma_memory_to_memory_disable
     /tmp/ccGRdc68.s:461    .text.dma_memory_to_memory_disable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:463    .text.dma_memory_to_memory_disable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:466    .text.dma_memory_to_memory_disable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:467    .text.dma_memory_to_memory_disable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:471    .text.dma_memory_to_memory_disable:0000000000000008 .L0 
     /tmp/ccGRdc68.s:472    .text.dma_memory_to_memory_disable:0000000000000008 .L0 
     /tmp/ccGRdc68.s:473    .text.dma_memory_to_memory_disable:0000000000000008 .L0 
     /tmp/ccGRdc68.s:479    .text.dma_memory_to_memory_disable:000000000000000c .L0 
     /tmp/ccGRdc68.s:480    .text.dma_memory_to_memory_disable:000000000000000c .L0 
     /tmp/ccGRdc68.s:490    .text.dma_memory_to_memory_disable:0000000000000020 .L0 
     /tmp/ccGRdc68.s:496    .text.dma_memory_to_memory_disable:0000000000000022 .L0 
     /tmp/ccGRdc68.s:497    .text.dma_memory_to_memory_disable:0000000000000022 .L0 
     /tmp/ccGRdc68.s:504    .text.dma_memory_to_memory_disable:0000000000000028 .L0 
     /tmp/ccGRdc68.s:505    .text.dma_memory_to_memory_disable:0000000000000028 .L0 
     /tmp/ccGRdc68.s:506    .text.dma_memory_to_memory_disable:0000000000000028 .L0 
     /tmp/ccGRdc68.s:507    .text.dma_memory_to_memory_disable:0000000000000028 .L0 
     /tmp/ccGRdc68.s:508    .text.dma_memory_to_memory_disable:0000000000000028 .L0 
     /tmp/ccGRdc68.s:509    .text.dma_memory_to_memory_disable:0000000000000028 .L0 
     /tmp/ccGRdc68.s:510    .text.dma_memory_to_memory_disable:000000000000002a .L0 
     /tmp/ccGRdc68.s:517    .text.dma_channel_enable:0000000000000000 dma_channel_enable
     /tmp/ccGRdc68.s:520    .text.dma_channel_enable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:522    .text.dma_channel_enable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:525    .text.dma_channel_enable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:526    .text.dma_channel_enable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:530    .text.dma_channel_enable:0000000000000008 .L0 
     /tmp/ccGRdc68.s:531    .text.dma_channel_enable:0000000000000008 .L0 
     /tmp/ccGRdc68.s:532    .text.dma_channel_enable:0000000000000008 .L0 
     /tmp/ccGRdc68.s:538    .text.dma_channel_enable:000000000000000c .L0 
     /tmp/ccGRdc68.s:539    .text.dma_channel_enable:000000000000000c .L0 
     /tmp/ccGRdc68.s:547    .text.dma_channel_enable:000000000000001e .L0 
     /tmp/ccGRdc68.s:553    .text.dma_channel_enable:0000000000000020 .L0 
     /tmp/ccGRdc68.s:554    .text.dma_channel_enable:0000000000000020 .L0 
     /tmp/ccGRdc68.s:561    .text.dma_channel_enable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:562    .text.dma_channel_enable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:563    .text.dma_channel_enable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:564    .text.dma_channel_enable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:565    .text.dma_channel_enable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:566    .text.dma_channel_enable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:567    .text.dma_channel_enable:0000000000000028 .L0 
     /tmp/ccGRdc68.s:574    .text.dma_channel_disable:0000000000000000 dma_channel_disable
     /tmp/ccGRdc68.s:577    .text.dma_channel_disable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:579    .text.dma_channel_disable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:582    .text.dma_channel_disable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:583    .text.dma_channel_disable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:587    .text.dma_channel_disable:0000000000000008 .L0 
     /tmp/ccGRdc68.s:588    .text.dma_channel_disable:0000000000000008 .L0 
     /tmp/ccGRdc68.s:589    .text.dma_channel_disable:0000000000000008 .L0 
     /tmp/ccGRdc68.s:595    .text.dma_channel_disable:000000000000000c .L0 
     /tmp/ccGRdc68.s:596    .text.dma_channel_disable:000000000000000c .L0 
     /tmp/ccGRdc68.s:604    .text.dma_channel_disable:000000000000001c .L0 
     /tmp/ccGRdc68.s:610    .text.dma_channel_disable:000000000000001e .L0 
GAS LISTING /tmp/ccGRdc68.s 			page 55


     /tmp/ccGRdc68.s:611    .text.dma_channel_disable:000000000000001e .L0 
     /tmp/ccGRdc68.s:618    .text.dma_channel_disable:0000000000000024 .L0 
     /tmp/ccGRdc68.s:619    .text.dma_channel_disable:0000000000000024 .L0 
     /tmp/ccGRdc68.s:620    .text.dma_channel_disable:0000000000000024 .L0 
     /tmp/ccGRdc68.s:621    .text.dma_channel_disable:0000000000000024 .L0 
     /tmp/ccGRdc68.s:622    .text.dma_channel_disable:0000000000000024 .L0 
     /tmp/ccGRdc68.s:623    .text.dma_channel_disable:0000000000000024 .L0 
     /tmp/ccGRdc68.s:624    .text.dma_channel_disable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:631    .text.dma_periph_address_config:0000000000000000 dma_periph_address_config
     /tmp/ccGRdc68.s:634    .text.dma_periph_address_config:0000000000000000 .L0 
     /tmp/ccGRdc68.s:636    .text.dma_periph_address_config:0000000000000000 .L0 
     /tmp/ccGRdc68.s:639    .text.dma_periph_address_config:0000000000000000 .L0 
     /tmp/ccGRdc68.s:640    .text.dma_periph_address_config:0000000000000000 .L0 
     /tmp/ccGRdc68.s:644    .text.dma_periph_address_config:0000000000000008 .L0 
     /tmp/ccGRdc68.s:645    .text.dma_periph_address_config:0000000000000008 .L0 
     /tmp/ccGRdc68.s:646    .text.dma_periph_address_config:0000000000000008 .L0 
     /tmp/ccGRdc68.s:652    .text.dma_periph_address_config:000000000000000c .L0 
     /tmp/ccGRdc68.s:657    .text.dma_periph_address_config:0000000000000016 .L0 
     /tmp/ccGRdc68.s:659    .text.dma_periph_address_config:0000000000000018 .L0 
     /tmp/ccGRdc68.s:665    .text.dma_periph_address_config:000000000000001a .L0 
     /tmp/ccGRdc68.s:666    .text.dma_periph_address_config:000000000000001a .L0 
     /tmp/ccGRdc68.s:673    .text.dma_periph_address_config:0000000000000020 .L0 
     /tmp/ccGRdc68.s:674    .text.dma_periph_address_config:0000000000000020 .L0 
     /tmp/ccGRdc68.s:675    .text.dma_periph_address_config:0000000000000020 .L0 
     /tmp/ccGRdc68.s:676    .text.dma_periph_address_config:0000000000000020 .L0 
     /tmp/ccGRdc68.s:677    .text.dma_periph_address_config:0000000000000020 .L0 
     /tmp/ccGRdc68.s:678    .text.dma_periph_address_config:0000000000000020 .L0 
     /tmp/ccGRdc68.s:679    .text.dma_periph_address_config:0000000000000022 .L0 
     /tmp/ccGRdc68.s:686    .text.dma_memory_address_config:0000000000000000 dma_memory_address_config
     /tmp/ccGRdc68.s:689    .text.dma_memory_address_config:0000000000000000 .L0 
     /tmp/ccGRdc68.s:691    .text.dma_memory_address_config:0000000000000000 .L0 
     /tmp/ccGRdc68.s:694    .text.dma_memory_address_config:0000000000000000 .L0 
     /tmp/ccGRdc68.s:695    .text.dma_memory_address_config:0000000000000000 .L0 
     /tmp/ccGRdc68.s:699    .text.dma_memory_address_config:0000000000000008 .L0 
     /tmp/ccGRdc68.s:700    .text.dma_memory_address_config:0000000000000008 .L0 
     /tmp/ccGRdc68.s:701    .text.dma_memory_address_config:0000000000000008 .L0 
     /tmp/ccGRdc68.s:707    .text.dma_memory_address_config:000000000000000c .L0 
     /tmp/ccGRdc68.s:712    .text.dma_memory_address_config:0000000000000016 .L0 
     /tmp/ccGRdc68.s:714    .text.dma_memory_address_config:0000000000000018 .L0 
     /tmp/ccGRdc68.s:720    .text.dma_memory_address_config:000000000000001a .L0 
     /tmp/ccGRdc68.s:721    .text.dma_memory_address_config:000000000000001a .L0 
     /tmp/ccGRdc68.s:728    .text.dma_memory_address_config:0000000000000020 .L0 
     /tmp/ccGRdc68.s:729    .text.dma_memory_address_config:0000000000000020 .L0 
     /tmp/ccGRdc68.s:730    .text.dma_memory_address_config:0000000000000020 .L0 
     /tmp/ccGRdc68.s:731    .text.dma_memory_address_config:0000000000000020 .L0 
     /tmp/ccGRdc68.s:732    .text.dma_memory_address_config:0000000000000020 .L0 
     /tmp/ccGRdc68.s:733    .text.dma_memory_address_config:0000000000000020 .L0 
     /tmp/ccGRdc68.s:734    .text.dma_memory_address_config:0000000000000022 .L0 
     /tmp/ccGRdc68.s:741    .text.dma_transfer_number_config:0000000000000000 dma_transfer_number_config
     /tmp/ccGRdc68.s:744    .text.dma_transfer_number_config:0000000000000000 .L0 
     /tmp/ccGRdc68.s:746    .text.dma_transfer_number_config:0000000000000000 .L0 
     /tmp/ccGRdc68.s:749    .text.dma_transfer_number_config:0000000000000000 .L0 
     /tmp/ccGRdc68.s:750    .text.dma_transfer_number_config:0000000000000000 .L0 
     /tmp/ccGRdc68.s:754    .text.dma_transfer_number_config:0000000000000008 .L0 
     /tmp/ccGRdc68.s:755    .text.dma_transfer_number_config:0000000000000008 .L0 
     /tmp/ccGRdc68.s:756    .text.dma_transfer_number_config:0000000000000008 .L0 
     /tmp/ccGRdc68.s:762    .text.dma_transfer_number_config:000000000000000c .L0 
GAS LISTING /tmp/ccGRdc68.s 			page 56


     /tmp/ccGRdc68.s:766    .text.dma_transfer_number_config:0000000000000014 .L0 
     /tmp/ccGRdc68.s:769    .text.dma_transfer_number_config:0000000000000016 .L0 
     /tmp/ccGRdc68.s:771    .text.dma_transfer_number_config:0000000000000018 .L0 
     /tmp/ccGRdc68.s:773    .text.dma_transfer_number_config:000000000000001a .L0 
     /tmp/ccGRdc68.s:775    .text.dma_transfer_number_config:000000000000001c .L0 
     /tmp/ccGRdc68.s:781    .text.dma_transfer_number_config:000000000000001e .L0 
     /tmp/ccGRdc68.s:782    .text.dma_transfer_number_config:000000000000001e .L0 
     /tmp/ccGRdc68.s:789    .text.dma_transfer_number_config:0000000000000024 .L0 
     /tmp/ccGRdc68.s:790    .text.dma_transfer_number_config:0000000000000024 .L0 
     /tmp/ccGRdc68.s:791    .text.dma_transfer_number_config:0000000000000024 .L0 
     /tmp/ccGRdc68.s:792    .text.dma_transfer_number_config:0000000000000024 .L0 
     /tmp/ccGRdc68.s:793    .text.dma_transfer_number_config:0000000000000024 .L0 
     /tmp/ccGRdc68.s:794    .text.dma_transfer_number_config:0000000000000024 .L0 
     /tmp/ccGRdc68.s:795    .text.dma_transfer_number_config:0000000000000026 .L0 
     /tmp/ccGRdc68.s:802    .text.dma_transfer_number_get:0000000000000000 dma_transfer_number_get
     /tmp/ccGRdc68.s:805    .text.dma_transfer_number_get:0000000000000000 .L0 
     /tmp/ccGRdc68.s:807    .text.dma_transfer_number_get:0000000000000000 .L0 
     /tmp/ccGRdc68.s:810    .text.dma_transfer_number_get:0000000000000000 .L0 
     /tmp/ccGRdc68.s:811    .text.dma_transfer_number_get:0000000000000000 .L0 
     /tmp/ccGRdc68.s:815    .text.dma_transfer_number_get:0000000000000008 .L0 
     /tmp/ccGRdc68.s:816    .text.dma_transfer_number_get:0000000000000008 .L0 
     /tmp/ccGRdc68.s:817    .text.dma_transfer_number_get:0000000000000008 .L0 
     /tmp/ccGRdc68.s:823    .text.dma_transfer_number_get:000000000000000c .L0 
     /tmp/ccGRdc68.s:824    .text.dma_transfer_number_get:000000000000000c .L0 
     /tmp/ccGRdc68.s:829    .text.dma_transfer_number_get:0000000000000016 .L0 
     /tmp/ccGRdc68.s:832    .text.dma_transfer_number_get:0000000000000018 .L0 
     /tmp/ccGRdc68.s:838    .text.dma_transfer_number_get:000000000000001a .L0 
     /tmp/ccGRdc68.s:839    .text.dma_transfer_number_get:000000000000001a .L0 
     /tmp/ccGRdc68.s:846    .text.dma_transfer_number_get:0000000000000020 .L0 
     /tmp/ccGRdc68.s:847    .text.dma_transfer_number_get:0000000000000020 .L0 
     /tmp/ccGRdc68.s:848    .text.dma_transfer_number_get:0000000000000020 .L0 
     /tmp/ccGRdc68.s:849    .text.dma_transfer_number_get:0000000000000020 .L0 
     /tmp/ccGRdc68.s:850    .text.dma_transfer_number_get:0000000000000020 .L0 
     /tmp/ccGRdc68.s:851    .text.dma_transfer_number_get:0000000000000020 .L0 
     /tmp/ccGRdc68.s:852    .text.dma_transfer_number_get:0000000000000022 .L0 
     /tmp/ccGRdc68.s:859    .text.dma_priority_config:0000000000000000 dma_priority_config
     /tmp/ccGRdc68.s:862    .text.dma_priority_config:0000000000000000 .L0 
     /tmp/ccGRdc68.s:864    .text.dma_priority_config:0000000000000000 .L0 
     /tmp/ccGRdc68.s:865    .text.dma_priority_config:0000000000000000 .L0 
     /tmp/ccGRdc68.s:868    .text.dma_priority_config:0000000000000000 .L0 
     /tmp/ccGRdc68.s:869    .text.dma_priority_config:0000000000000000 .L0 
     /tmp/ccGRdc68.s:873    .text.dma_priority_config:0000000000000008 .L0 
     /tmp/ccGRdc68.s:874    .text.dma_priority_config:0000000000000008 .L0 
     /tmp/ccGRdc68.s:875    .text.dma_priority_config:0000000000000008 .L0 
     /tmp/ccGRdc68.s:881    .text.dma_priority_config:000000000000000c .L0 
     /tmp/ccGRdc68.s:882    .text.dma_priority_config:000000000000000c .L0 
     /tmp/ccGRdc68.s:887    .text.dma_priority_config:0000000000000016 .L0 
     /tmp/ccGRdc68.s:890    .text.dma_priority_config:0000000000000018 .L0 
     /tmp/ccGRdc68.s:891    .text.dma_priority_config:0000000000000018 .L0 
     /tmp/ccGRdc68.s:896    .text.dma_priority_config:000000000000001e .L0 
     /tmp/ccGRdc68.s:897    .text.dma_priority_config:000000000000001e .L0 
     /tmp/ccGRdc68.s:900    .text.dma_priority_config:0000000000000020 .L0 
     /tmp/ccGRdc68.s:901    .text.dma_priority_config:0000000000000020 .L0 
     /tmp/ccGRdc68.s:903    .text.dma_priority_config:0000000000000022 .L0 
     /tmp/ccGRdc68.s:909    .text.dma_priority_config:0000000000000024 .L0 
     /tmp/ccGRdc68.s:910    .text.dma_priority_config:0000000000000024 .L0 
     /tmp/ccGRdc68.s:917    .text.dma_priority_config:000000000000002a .L0 
GAS LISTING /tmp/ccGRdc68.s 			page 57


     /tmp/ccGRdc68.s:918    .text.dma_priority_config:000000000000002a .L0 
     /tmp/ccGRdc68.s:919    .text.dma_priority_config:000000000000002a .L0 
     /tmp/ccGRdc68.s:920    .text.dma_priority_config:000000000000002a .L0 
     /tmp/ccGRdc68.s:921    .text.dma_priority_config:000000000000002a .L0 
     /tmp/ccGRdc68.s:922    .text.dma_priority_config:000000000000002a .L0 
     /tmp/ccGRdc68.s:923    .text.dma_priority_config:000000000000002c .L0 
     /tmp/ccGRdc68.s:930    .text.dma_memory_width_config:0000000000000000 dma_memory_width_config
     /tmp/ccGRdc68.s:933    .text.dma_memory_width_config:0000000000000000 .L0 
     /tmp/ccGRdc68.s:935    .text.dma_memory_width_config:0000000000000000 .L0 
     /tmp/ccGRdc68.s:936    .text.dma_memory_width_config:0000000000000000 .L0 
     /tmp/ccGRdc68.s:939    .text.dma_memory_width_config:0000000000000000 .L0 
     /tmp/ccGRdc68.s:940    .text.dma_memory_width_config:0000000000000000 .L0 
     /tmp/ccGRdc68.s:944    .text.dma_memory_width_config:0000000000000008 .L0 
     /tmp/ccGRdc68.s:945    .text.dma_memory_width_config:0000000000000008 .L0 
     /tmp/ccGRdc68.s:946    .text.dma_memory_width_config:0000000000000008 .L0 
     /tmp/ccGRdc68.s:952    .text.dma_memory_width_config:000000000000000c .L0 
     /tmp/ccGRdc68.s:953    .text.dma_memory_width_config:000000000000000c .L0 
     /tmp/ccGRdc68.s:958    .text.dma_memory_width_config:0000000000000016 .L0 
     /tmp/ccGRdc68.s:961    .text.dma_memory_width_config:0000000000000018 .L0 
     /tmp/ccGRdc68.s:962    .text.dma_memory_width_config:0000000000000018 .L0 
     /tmp/ccGRdc68.s:967    .text.dma_memory_width_config:0000000000000020 .L0 
     /tmp/ccGRdc68.s:968    .text.dma_memory_width_config:0000000000000020 .L0 
     /tmp/ccGRdc68.s:971    .text.dma_memory_width_config:0000000000000022 .L0 
     /tmp/ccGRdc68.s:972    .text.dma_memory_width_config:0000000000000022 .L0 
     /tmp/ccGRdc68.s:974    .text.dma_memory_width_config:0000000000000024 .L0 
     /tmp/ccGRdc68.s:980    .text.dma_memory_width_config:0000000000000026 .L0 
     /tmp/ccGRdc68.s:981    .text.dma_memory_width_config:0000000000000026 .L0 
     /tmp/ccGRdc68.s:988    .text.dma_memory_width_config:000000000000002c .L0 
     /tmp/ccGRdc68.s:989    .text.dma_memory_width_config:000000000000002c .L0 
     /tmp/ccGRdc68.s:990    .text.dma_memory_width_config:000000000000002c .L0 
     /tmp/ccGRdc68.s:991    .text.dma_memory_width_config:000000000000002c .L0 
     /tmp/ccGRdc68.s:992    .text.dma_memory_width_config:000000000000002c .L0 
     /tmp/ccGRdc68.s:993    .text.dma_memory_width_config:000000000000002c .L0 
     /tmp/ccGRdc68.s:994    .text.dma_memory_width_config:000000000000002e .L0 
     /tmp/ccGRdc68.s:1001   .text.dma_periph_width_config:0000000000000000 dma_periph_width_config
     /tmp/ccGRdc68.s:1004   .text.dma_periph_width_config:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1006   .text.dma_periph_width_config:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1007   .text.dma_periph_width_config:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1010   .text.dma_periph_width_config:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1011   .text.dma_periph_width_config:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1015   .text.dma_periph_width_config:0000000000000008 .L0 
     /tmp/ccGRdc68.s:1016   .text.dma_periph_width_config:0000000000000008 .L0 
     /tmp/ccGRdc68.s:1017   .text.dma_periph_width_config:0000000000000008 .L0 
     /tmp/ccGRdc68.s:1023   .text.dma_periph_width_config:000000000000000c .L0 
     /tmp/ccGRdc68.s:1024   .text.dma_periph_width_config:000000000000000c .L0 
     /tmp/ccGRdc68.s:1029   .text.dma_periph_width_config:0000000000000016 .L0 
     /tmp/ccGRdc68.s:1032   .text.dma_periph_width_config:0000000000000018 .L0 
     /tmp/ccGRdc68.s:1033   .text.dma_periph_width_config:0000000000000018 .L0 
     /tmp/ccGRdc68.s:1036   .text.dma_periph_width_config:000000000000001c .L0 
     /tmp/ccGRdc68.s:1037   .text.dma_periph_width_config:000000000000001c .L0 
     /tmp/ccGRdc68.s:1040   .text.dma_periph_width_config:000000000000001e .L0 
     /tmp/ccGRdc68.s:1041   .text.dma_periph_width_config:000000000000001e .L0 
     /tmp/ccGRdc68.s:1043   .text.dma_periph_width_config:0000000000000020 .L0 
     /tmp/ccGRdc68.s:1049   .text.dma_periph_width_config:0000000000000022 .L0 
     /tmp/ccGRdc68.s:1050   .text.dma_periph_width_config:0000000000000022 .L0 
     /tmp/ccGRdc68.s:1057   .text.dma_periph_width_config:0000000000000028 .L0 
     /tmp/ccGRdc68.s:1058   .text.dma_periph_width_config:0000000000000028 .L0 
GAS LISTING /tmp/ccGRdc68.s 			page 58


     /tmp/ccGRdc68.s:1059   .text.dma_periph_width_config:0000000000000028 .L0 
     /tmp/ccGRdc68.s:1060   .text.dma_periph_width_config:0000000000000028 .L0 
     /tmp/ccGRdc68.s:1061   .text.dma_periph_width_config:0000000000000028 .L0 
     /tmp/ccGRdc68.s:1062   .text.dma_periph_width_config:0000000000000028 .L0 
     /tmp/ccGRdc68.s:1063   .text.dma_periph_width_config:000000000000002a .L0 
     /tmp/ccGRdc68.s:1070   .text.dma_memory_increase_enable:0000000000000000 dma_memory_increase_enable
     /tmp/ccGRdc68.s:1073   .text.dma_memory_increase_enable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1075   .text.dma_memory_increase_enable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1078   .text.dma_memory_increase_enable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1079   .text.dma_memory_increase_enable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1083   .text.dma_memory_increase_enable:0000000000000008 .L0 
     /tmp/ccGRdc68.s:1084   .text.dma_memory_increase_enable:0000000000000008 .L0 
     /tmp/ccGRdc68.s:1085   .text.dma_memory_increase_enable:0000000000000008 .L0 
     /tmp/ccGRdc68.s:1091   .text.dma_memory_increase_enable:000000000000000c .L0 
     /tmp/ccGRdc68.s:1092   .text.dma_memory_increase_enable:000000000000000c .L0 
     /tmp/ccGRdc68.s:1100   .text.dma_memory_increase_enable:000000000000001e .L0 
     /tmp/ccGRdc68.s:1106   .text.dma_memory_increase_enable:0000000000000020 .L0 
     /tmp/ccGRdc68.s:1107   .text.dma_memory_increase_enable:0000000000000020 .L0 
     /tmp/ccGRdc68.s:1114   .text.dma_memory_increase_enable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:1115   .text.dma_memory_increase_enable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:1116   .text.dma_memory_increase_enable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:1117   .text.dma_memory_increase_enable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:1118   .text.dma_memory_increase_enable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:1119   .text.dma_memory_increase_enable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:1120   .text.dma_memory_increase_enable:0000000000000028 .L0 
     /tmp/ccGRdc68.s:1127   .text.dma_memory_increase_disable:0000000000000000 dma_memory_increase_disable
     /tmp/ccGRdc68.s:1130   .text.dma_memory_increase_disable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1132   .text.dma_memory_increase_disable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1135   .text.dma_memory_increase_disable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1136   .text.dma_memory_increase_disable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1140   .text.dma_memory_increase_disable:0000000000000008 .L0 
     /tmp/ccGRdc68.s:1141   .text.dma_memory_increase_disable:0000000000000008 .L0 
     /tmp/ccGRdc68.s:1142   .text.dma_memory_increase_disable:0000000000000008 .L0 
     /tmp/ccGRdc68.s:1148   .text.dma_memory_increase_disable:000000000000000c .L0 
     /tmp/ccGRdc68.s:1149   .text.dma_memory_increase_disable:000000000000000c .L0 
     /tmp/ccGRdc68.s:1157   .text.dma_memory_increase_disable:000000000000001e .L0 
     /tmp/ccGRdc68.s:1163   .text.dma_memory_increase_disable:0000000000000020 .L0 
     /tmp/ccGRdc68.s:1164   .text.dma_memory_increase_disable:0000000000000020 .L0 
     /tmp/ccGRdc68.s:1171   .text.dma_memory_increase_disable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:1172   .text.dma_memory_increase_disable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:1173   .text.dma_memory_increase_disable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:1174   .text.dma_memory_increase_disable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:1175   .text.dma_memory_increase_disable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:1176   .text.dma_memory_increase_disable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:1177   .text.dma_memory_increase_disable:0000000000000028 .L0 
     /tmp/ccGRdc68.s:1184   .text.dma_periph_increase_enable:0000000000000000 dma_periph_increase_enable
     /tmp/ccGRdc68.s:1187   .text.dma_periph_increase_enable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1189   .text.dma_periph_increase_enable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1192   .text.dma_periph_increase_enable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1193   .text.dma_periph_increase_enable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1197   .text.dma_periph_increase_enable:0000000000000008 .L0 
     /tmp/ccGRdc68.s:1198   .text.dma_periph_increase_enable:0000000000000008 .L0 
     /tmp/ccGRdc68.s:1199   .text.dma_periph_increase_enable:0000000000000008 .L0 
     /tmp/ccGRdc68.s:1205   .text.dma_periph_increase_enable:000000000000000c .L0 
     /tmp/ccGRdc68.s:1206   .text.dma_periph_increase_enable:000000000000000c .L0 
     /tmp/ccGRdc68.s:1214   .text.dma_periph_increase_enable:000000000000001e .L0 
     /tmp/ccGRdc68.s:1220   .text.dma_periph_increase_enable:0000000000000020 .L0 
GAS LISTING /tmp/ccGRdc68.s 			page 59


     /tmp/ccGRdc68.s:1221   .text.dma_periph_increase_enable:0000000000000020 .L0 
     /tmp/ccGRdc68.s:1228   .text.dma_periph_increase_enable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:1229   .text.dma_periph_increase_enable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:1230   .text.dma_periph_increase_enable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:1231   .text.dma_periph_increase_enable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:1232   .text.dma_periph_increase_enable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:1233   .text.dma_periph_increase_enable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:1234   .text.dma_periph_increase_enable:0000000000000028 .L0 
     /tmp/ccGRdc68.s:1241   .text.dma_periph_increase_disable:0000000000000000 dma_periph_increase_disable
     /tmp/ccGRdc68.s:1244   .text.dma_periph_increase_disable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1246   .text.dma_periph_increase_disable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1249   .text.dma_periph_increase_disable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1250   .text.dma_periph_increase_disable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1254   .text.dma_periph_increase_disable:0000000000000008 .L0 
     /tmp/ccGRdc68.s:1255   .text.dma_periph_increase_disable:0000000000000008 .L0 
     /tmp/ccGRdc68.s:1256   .text.dma_periph_increase_disable:0000000000000008 .L0 
     /tmp/ccGRdc68.s:1262   .text.dma_periph_increase_disable:000000000000000c .L0 
     /tmp/ccGRdc68.s:1263   .text.dma_periph_increase_disable:000000000000000c .L0 
     /tmp/ccGRdc68.s:1271   .text.dma_periph_increase_disable:000000000000001e .L0 
     /tmp/ccGRdc68.s:1277   .text.dma_periph_increase_disable:0000000000000020 .L0 
     /tmp/ccGRdc68.s:1278   .text.dma_periph_increase_disable:0000000000000020 .L0 
     /tmp/ccGRdc68.s:1285   .text.dma_periph_increase_disable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:1286   .text.dma_periph_increase_disable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:1287   .text.dma_periph_increase_disable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:1288   .text.dma_periph_increase_disable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:1289   .text.dma_periph_increase_disable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:1290   .text.dma_periph_increase_disable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:1291   .text.dma_periph_increase_disable:0000000000000028 .L0 
     /tmp/ccGRdc68.s:1298   .text.dma_transfer_direction_config:0000000000000000 dma_transfer_direction_config
     /tmp/ccGRdc68.s:1301   .text.dma_transfer_direction_config:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1303   .text.dma_transfer_direction_config:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1306   .text.dma_transfer_direction_config:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1307   .text.dma_transfer_direction_config:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1311   .text.dma_transfer_direction_config:0000000000000008 .L0 
     /tmp/ccGRdc68.s:1312   .text.dma_transfer_direction_config:0000000000000008 .L0 
     /tmp/ccGRdc68.s:1313   .text.dma_transfer_direction_config:0000000000000008 .L0 
     /tmp/ccGRdc68.s:1319   .text.dma_transfer_direction_config:000000000000000c .L0 
     /tmp/ccGRdc68.s:1320   .text.dma_transfer_direction_config:000000000000000c .L0 
     /tmp/ccGRdc68.s:1326   .text.dma_transfer_direction_config:0000000000000018 .L0 
     /tmp/ccGRdc68.s:1328   .text.dma_transfer_direction_config:000000000000001a .L0 
     /tmp/ccGRdc68.s:1329   .text.dma_transfer_direction_config:000000000000001a .L0 
     /tmp/ccGRdc68.s:1334   .text.dma_transfer_direction_config:0000000000000020 .L0 
     /tmp/ccGRdc68.s:1335   .text.dma_transfer_direction_config:0000000000000020 .L0 
     /tmp/ccGRdc68.s:1338   .text.dma_transfer_direction_config:0000000000000026 .L0 
     /tmp/ccGRdc68.s:1344   .text.dma_transfer_direction_config:0000000000000028 .L0 
     /tmp/ccGRdc68.s:1345   .text.dma_transfer_direction_config:0000000000000028 .L0 
     /tmp/ccGRdc68.s:1352   .text.dma_transfer_direction_config:000000000000002e .L0 
     /tmp/ccGRdc68.s:1353   .text.dma_transfer_direction_config:000000000000002e .L0 
     /tmp/ccGRdc68.s:1354   .text.dma_transfer_direction_config:000000000000002e .L0 
     /tmp/ccGRdc68.s:1355   .text.dma_transfer_direction_config:000000000000002e .L0 
     /tmp/ccGRdc68.s:1356   .text.dma_transfer_direction_config:000000000000002e .L0 
     /tmp/ccGRdc68.s:1357   .text.dma_transfer_direction_config:000000000000002e .L0 
     /tmp/ccGRdc68.s:1358   .text.dma_transfer_direction_config:0000000000000030 .L0 
     /tmp/ccGRdc68.s:1365   .text.dma_flag_get:0000000000000000 dma_flag_get
     /tmp/ccGRdc68.s:1368   .text.dma_flag_get:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1370   .text.dma_flag_get:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1371   .text.dma_flag_get:0000000000000000 .L0 
GAS LISTING /tmp/ccGRdc68.s 			page 60


     /tmp/ccGRdc68.s:1372   .text.dma_flag_get:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1373   .text.dma_flag_get:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1376   .text.dma_flag_get:0000000000000002 .L0 
     /tmp/ccGRdc68.s:1377   .text.dma_flag_get:0000000000000002 .L0 
     /tmp/ccGRdc68.s:1382   .text.dma_flag_get:000000000000000a .L0 
     /tmp/ccGRdc68.s:1385   .text.dma_flag_get:000000000000000e .L0 
     /tmp/ccGRdc68.s:1387   .text.dma_flag_get:0000000000000014 .L0 
     /tmp/ccGRdc68.s:1394   .text.dma_flag_clear:0000000000000000 dma_flag_clear
     /tmp/ccGRdc68.s:1397   .text.dma_flag_clear:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1399   .text.dma_flag_clear:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1400   .text.dma_flag_clear:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1401   .text.dma_flag_clear:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1403   .text.dma_flag_clear:0000000000000002 .L0 
     /tmp/ccGRdc68.s:1408   .text.dma_flag_clear:0000000000000008 .L0 
     /tmp/ccGRdc68.s:1411   .text.dma_flag_clear:000000000000000c .L0 
     /tmp/ccGRdc68.s:1412   .text.dma_flag_clear:000000000000000e .L0 
     /tmp/ccGRdc68.s:1419   .text.dma_interrupt_flag_get:0000000000000000 dma_interrupt_flag_get
     /tmp/ccGRdc68.s:1422   .text.dma_interrupt_flag_get:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1424   .text.dma_interrupt_flag_get:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1425   .text.dma_interrupt_flag_get:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1426   .text.dma_interrupt_flag_get:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1434   .text.dma_interrupt_flag_get:0000000000000012 .L0 
     /tmp/ccGRdc68.s:1435   .text.dma_interrupt_flag_get:0000000000000012 .L0 
     /tmp/ccGRdc68.s:1436   .text.dma_interrupt_flag_get:0000000000000012 .L0 
     /tmp/ccGRdc68.s:1437   .text.dma_interrupt_flag_get:0000000000000012 .L0 
     /tmp/ccGRdc68.s:1438   .text.dma_interrupt_flag_get:0000000000000012 .L0 
     /tmp/ccGRdc68.s:1439   .text.dma_interrupt_flag_get:0000000000000012 .L0 
     /tmp/ccGRdc68.s:1442   .text.dma_interrupt_flag_get:0000000000000014 .L0 
     /tmp/ccGRdc68.s:1443   .text.dma_interrupt_flag_get:0000000000000014 .L0 
     /tmp/ccGRdc68.s:1445   .text.dma_interrupt_flag_get:0000000000000018 .L0 
     /tmp/ccGRdc68.s:1450   .text.dma_interrupt_flag_get:0000000000000022 .L0 
     /tmp/ccGRdc68.s:1453   .text.dma_interrupt_flag_get:0000000000000024 .L0 
     /tmp/ccGRdc68.s:1455   .text.dma_interrupt_flag_get:0000000000000026 .L0 
     /tmp/ccGRdc68.s:1457   .text.dma_interrupt_flag_get:000000000000002a .L0 
     /tmp/ccGRdc68.s:1460   .text.dma_interrupt_flag_get:000000000000002c .L0 
     /tmp/ccGRdc68.s:1461   .text.dma_interrupt_flag_get:000000000000002c .L0 
     /tmp/ccGRdc68.s:1465   .text.dma_interrupt_flag_get:000000000000002e .L0 
     /tmp/ccGRdc68.s:1466   .text.dma_interrupt_flag_get:000000000000002e .L0 
     /tmp/ccGRdc68.s:1467   .text.dma_interrupt_flag_get:000000000000002e .L0 
     /tmp/ccGRdc68.s:1469   .text.dma_interrupt_flag_get:0000000000000030 .L0 
     /tmp/ccGRdc68.s:1473   .text.dma_interrupt_flag_get:0000000000000034 .L0 
     /tmp/ccGRdc68.s:1477   .text.dma_interrupt_flag_get:0000000000000036 .L0 
     /tmp/ccGRdc68.s:1478   .text.dma_interrupt_flag_get:0000000000000036 .L0 
     /tmp/ccGRdc68.s:1480   .text.dma_interrupt_flag_get:000000000000003a .L0 
     /tmp/ccGRdc68.s:1485   .text.dma_interrupt_flag_get:0000000000000044 .L0 
     /tmp/ccGRdc68.s:1488   .text.dma_interrupt_flag_get:0000000000000046 .L0 
     /tmp/ccGRdc68.s:1490   .text.dma_interrupt_flag_get:0000000000000048 .L0 
     /tmp/ccGRdc68.s:1493   .text.dma_interrupt_flag_get:000000000000004c .L0 
     /tmp/ccGRdc68.s:1496   .text.dma_interrupt_flag_get:000000000000004e .L0 
     /tmp/ccGRdc68.s:1497   .text.dma_interrupt_flag_get:000000000000004e .L0 
     /tmp/ccGRdc68.s:1500   .text.dma_interrupt_flag_get:0000000000000050 .L0 
     /tmp/ccGRdc68.s:1504   .text.dma_interrupt_flag_get:0000000000000052 .L0 
     /tmp/ccGRdc68.s:1505   .text.dma_interrupt_flag_get:0000000000000052 .L0 
     /tmp/ccGRdc68.s:1507   .text.dma_interrupt_flag_get:0000000000000056 .L0 
     /tmp/ccGRdc68.s:1512   .text.dma_interrupt_flag_get:0000000000000060 .L0 
     /tmp/ccGRdc68.s:1515   .text.dma_interrupt_flag_get:0000000000000062 .L0 
     /tmp/ccGRdc68.s:1517   .text.dma_interrupt_flag_get:0000000000000064 .L0 
GAS LISTING /tmp/ccGRdc68.s 			page 61


     /tmp/ccGRdc68.s:1519   .text.dma_interrupt_flag_get:0000000000000068 .L0 
     /tmp/ccGRdc68.s:1522   .text.dma_interrupt_flag_get:000000000000006a .L0 
     /tmp/ccGRdc68.s:1523   .text.dma_interrupt_flag_get:000000000000006a .L0 
     /tmp/ccGRdc68.s:1526   .text.dma_interrupt_flag_get:000000000000006c .L0 
     /tmp/ccGRdc68.s:1527   .text.dma_interrupt_flag_get:000000000000006e .L0 
     /tmp/ccGRdc68.s:1534   .text.dma_interrupt_flag_clear:0000000000000000 dma_interrupt_flag_clear
     /tmp/ccGRdc68.s:1536   .text.dma_interrupt_flag_clear:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1543   .text.dma_interrupt_flag_clear:000000000000000e .L0 
     /tmp/ccGRdc68.s:1550   .text.dma_interrupt_enable:0000000000000000 dma_interrupt_enable
     /tmp/ccGRdc68.s:1553   .text.dma_interrupt_enable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1555   .text.dma_interrupt_enable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1558   .text.dma_interrupt_enable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1559   .text.dma_interrupt_enable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1563   .text.dma_interrupt_enable:0000000000000008 .L0 
     /tmp/ccGRdc68.s:1564   .text.dma_interrupt_enable:0000000000000008 .L0 
     /tmp/ccGRdc68.s:1565   .text.dma_interrupt_enable:0000000000000008 .L0 
     /tmp/ccGRdc68.s:1571   .text.dma_interrupt_enable:000000000000000c .L0 
     /tmp/ccGRdc68.s:1572   .text.dma_interrupt_enable:000000000000000c .L0 
     /tmp/ccGRdc68.s:1581   .text.dma_interrupt_enable:000000000000001c .L0 
     /tmp/ccGRdc68.s:1587   .text.dma_interrupt_enable:000000000000001e .L0 
     /tmp/ccGRdc68.s:1588   .text.dma_interrupt_enable:000000000000001e .L0 
     /tmp/ccGRdc68.s:1595   .text.dma_interrupt_enable:0000000000000024 .L0 
     /tmp/ccGRdc68.s:1596   .text.dma_interrupt_enable:0000000000000024 .L0 
     /tmp/ccGRdc68.s:1597   .text.dma_interrupt_enable:0000000000000024 .L0 
     /tmp/ccGRdc68.s:1598   .text.dma_interrupt_enable:0000000000000024 .L0 
     /tmp/ccGRdc68.s:1599   .text.dma_interrupt_enable:0000000000000024 .L0 
     /tmp/ccGRdc68.s:1600   .text.dma_interrupt_enable:0000000000000024 .L0 
     /tmp/ccGRdc68.s:1601   .text.dma_interrupt_enable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:1608   .text.dma_interrupt_disable:0000000000000000 dma_interrupt_disable
     /tmp/ccGRdc68.s:1611   .text.dma_interrupt_disable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1613   .text.dma_interrupt_disable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1616   .text.dma_interrupt_disable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1617   .text.dma_interrupt_disable:0000000000000000 .L0 
     /tmp/ccGRdc68.s:1621   .text.dma_interrupt_disable:0000000000000008 .L0 
     /tmp/ccGRdc68.s:1622   .text.dma_interrupt_disable:0000000000000008 .L0 
     /tmp/ccGRdc68.s:1623   .text.dma_interrupt_disable:0000000000000008 .L0 
     /tmp/ccGRdc68.s:1629   .text.dma_interrupt_disable:000000000000000c .L0 
     /tmp/ccGRdc68.s:1630   .text.dma_interrupt_disable:000000000000000c .L0 
     /tmp/ccGRdc68.s:1636   .text.dma_interrupt_disable:0000000000000018 .L0 
     /tmp/ccGRdc68.s:1639   .text.dma_interrupt_disable:000000000000001c .L0 
     /tmp/ccGRdc68.s:1643   .text.dma_interrupt_disable:0000000000000020 .L0 
     /tmp/ccGRdc68.s:1649   .text.dma_interrupt_disable:0000000000000022 .L0 
     /tmp/ccGRdc68.s:1650   .text.dma_interrupt_disable:0000000000000022 .L0 
     /tmp/ccGRdc68.s:1657   .text.dma_interrupt_disable:0000000000000028 .L0 
     /tmp/ccGRdc68.s:1658   .text.dma_interrupt_disable:0000000000000028 .L0 
     /tmp/ccGRdc68.s:1659   .text.dma_interrupt_disable:0000000000000028 .L0 
     /tmp/ccGRdc68.s:1660   .text.dma_interrupt_disable:0000000000000028 .L0 
     /tmp/ccGRdc68.s:1661   .text.dma_interrupt_disable:0000000000000028 .L0 
     /tmp/ccGRdc68.s:1662   .text.dma_interrupt_disable:0000000000000028 .L0 
     /tmp/ccGRdc68.s:1663   .text.dma_interrupt_disable:000000000000002a .L0 
     /tmp/ccGRdc68.s:88     .text.dma_deinit:0000000000000044 .L0 
     /tmp/ccGRdc68.s:127    .text.dma_struct_para_init:0000000000000022 .L0 
     /tmp/ccGRdc68.s:282    .text.dma_init:0000000000000098 .L0 
     /tmp/ccGRdc68.s:339    .text.dma_circulation_enable:0000000000000028 .L0 
     /tmp/ccGRdc68.s:396    .text.dma_circulation_disable:0000000000000028 .L0 
     /tmp/ccGRdc68.s:454    .text.dma_memory_to_memory_enable:0000000000000028 .L0 
     /tmp/ccGRdc68.s:513    .text.dma_memory_to_memory_disable:000000000000002a .L0 
GAS LISTING /tmp/ccGRdc68.s 			page 62


     /tmp/ccGRdc68.s:570    .text.dma_channel_enable:0000000000000028 .L0 
     /tmp/ccGRdc68.s:627    .text.dma_channel_disable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:682    .text.dma_periph_address_config:0000000000000022 .L0 
     /tmp/ccGRdc68.s:737    .text.dma_memory_address_config:0000000000000022 .L0 
     /tmp/ccGRdc68.s:798    .text.dma_transfer_number_config:0000000000000026 .L0 
     /tmp/ccGRdc68.s:855    .text.dma_transfer_number_get:0000000000000022 .L0 
     /tmp/ccGRdc68.s:926    .text.dma_priority_config:000000000000002c .L0 
     /tmp/ccGRdc68.s:997    .text.dma_memory_width_config:000000000000002e .L0 
     /tmp/ccGRdc68.s:1066   .text.dma_periph_width_config:000000000000002a .L0 
     /tmp/ccGRdc68.s:1123   .text.dma_memory_increase_enable:0000000000000028 .L0 
     /tmp/ccGRdc68.s:1180   .text.dma_memory_increase_disable:0000000000000028 .L0 
     /tmp/ccGRdc68.s:1237   .text.dma_periph_increase_enable:0000000000000028 .L0 
     /tmp/ccGRdc68.s:1294   .text.dma_periph_increase_disable:0000000000000028 .L0 
     /tmp/ccGRdc68.s:1361   .text.dma_transfer_direction_config:0000000000000030 .L0 
     /tmp/ccGRdc68.s:1390   .text.dma_flag_get:0000000000000014 .L0 
     /tmp/ccGRdc68.s:1415   .text.dma_flag_clear:000000000000000e .L0 
     /tmp/ccGRdc68.s:1530   .text.dma_interrupt_flag_get:000000000000006e .L0 
     /tmp/ccGRdc68.s:1604   .text.dma_interrupt_enable:0000000000000026 .L0 
     /tmp/ccGRdc68.s:1666   .text.dma_interrupt_disable:000000000000002a .L0 
                     .debug_frame:0000000000000000 .L0 
     /tmp/ccGRdc68.s:67     .text.dma_deinit:000000000000003c .L5
     /tmp/ccGRdc68.s:30     .text.dma_deinit:000000000000000c .L2
     /tmp/ccGRdc68.s:75     .text.dma_deinit:0000000000000042 .L3
     /tmp/ccGRdc68.s:244    .text.dma_init:000000000000007c .L16
     /tmp/ccGRdc68.s:271    .text.dma_init:000000000000008e .L17
     /tmp/ccGRdc68.s:263    .text.dma_init:0000000000000084 .L18
     /tmp/ccGRdc68.s:235    .text.dma_init:0000000000000072 .L14
     /tmp/ccGRdc68.s:148    .text.dma_init:000000000000000c .L8
     /tmp/ccGRdc68.s:252    .text.dma_init:0000000000000082 .L9
     /tmp/ccGRdc68.s:224    .text.dma_init:0000000000000064 .L13
     /tmp/ccGRdc68.s:213    .text.dma_init:0000000000000052 .L11
     /tmp/ccGRdc68.s:318    .text.dma_circulation_enable:0000000000000020 .L22
     /tmp/ccGRdc68.s:302    .text.dma_circulation_enable:000000000000000c .L20
     /tmp/ccGRdc68.s:326    .text.dma_circulation_enable:0000000000000026 .L21
     /tmp/ccGRdc68.s:375    .text.dma_circulation_disable:0000000000000020 .L26
     /tmp/ccGRdc68.s:359    .text.dma_circulation_disable:000000000000000c .L24
     /tmp/ccGRdc68.s:383    .text.dma_circulation_disable:0000000000000026 .L25
     /tmp/ccGRdc68.s:433    .text.dma_memory_to_memory_enable:0000000000000020 .L30
     /tmp/ccGRdc68.s:416    .text.dma_memory_to_memory_enable:000000000000000c .L28
     /tmp/ccGRdc68.s:441    .text.dma_memory_to_memory_enable:0000000000000026 .L29
     /tmp/ccGRdc68.s:492    .text.dma_memory_to_memory_disable:0000000000000022 .L34
     /tmp/ccGRdc68.s:474    .text.dma_memory_to_memory_disable:000000000000000c .L32
     /tmp/ccGRdc68.s:500    .text.dma_memory_to_memory_disable:0000000000000028 .L33
     /tmp/ccGRdc68.s:549    .text.dma_channel_enable:0000000000000020 .L38
     /tmp/ccGRdc68.s:533    .text.dma_channel_enable:000000000000000c .L36
     /tmp/ccGRdc68.s:557    .text.dma_channel_enable:0000000000000026 .L37
     /tmp/ccGRdc68.s:606    .text.dma_channel_disable:000000000000001e .L42
     /tmp/ccGRdc68.s:590    .text.dma_channel_disable:000000000000000c .L40
     /tmp/ccGRdc68.s:614    .text.dma_channel_disable:0000000000000024 .L41
     /tmp/ccGRdc68.s:661    .text.dma_periph_address_config:000000000000001a .L46
     /tmp/ccGRdc68.s:647    .text.dma_periph_address_config:000000000000000c .L44
     /tmp/ccGRdc68.s:669    .text.dma_periph_address_config:0000000000000020 .L45
     /tmp/ccGRdc68.s:716    .text.dma_memory_address_config:000000000000001a .L50
     /tmp/ccGRdc68.s:702    .text.dma_memory_address_config:000000000000000c .L48
     /tmp/ccGRdc68.s:724    .text.dma_memory_address_config:0000000000000020 .L49
     /tmp/ccGRdc68.s:777    .text.dma_transfer_number_config:000000000000001e .L54
     /tmp/ccGRdc68.s:757    .text.dma_transfer_number_config:000000000000000c .L52
GAS LISTING /tmp/ccGRdc68.s 			page 63


     /tmp/ccGRdc68.s:785    .text.dma_transfer_number_config:0000000000000024 .L53
     /tmp/ccGRdc68.s:834    .text.dma_transfer_number_get:000000000000001a .L58
     /tmp/ccGRdc68.s:818    .text.dma_transfer_number_get:000000000000000c .L56
     /tmp/ccGRdc68.s:842    .text.dma_transfer_number_get:0000000000000020 .L57
     /tmp/ccGRdc68.s:905    .text.dma_priority_config:0000000000000024 .L62
     /tmp/ccGRdc68.s:876    .text.dma_priority_config:000000000000000c .L60
     /tmp/ccGRdc68.s:913    .text.dma_priority_config:000000000000002a .L61
     /tmp/ccGRdc68.s:976    .text.dma_memory_width_config:0000000000000026 .L66
     /tmp/ccGRdc68.s:947    .text.dma_memory_width_config:000000000000000c .L64
     /tmp/ccGRdc68.s:984    .text.dma_memory_width_config:000000000000002c .L65
     /tmp/ccGRdc68.s:1045   .text.dma_periph_width_config:0000000000000022 .L70
     /tmp/ccGRdc68.s:1018   .text.dma_periph_width_config:000000000000000c .L68
     /tmp/ccGRdc68.s:1053   .text.dma_periph_width_config:0000000000000028 .L69
     /tmp/ccGRdc68.s:1102   .text.dma_memory_increase_enable:0000000000000020 .L74
     /tmp/ccGRdc68.s:1086   .text.dma_memory_increase_enable:000000000000000c .L72
     /tmp/ccGRdc68.s:1110   .text.dma_memory_increase_enable:0000000000000026 .L73
     /tmp/ccGRdc68.s:1159   .text.dma_memory_increase_disable:0000000000000020 .L78
     /tmp/ccGRdc68.s:1143   .text.dma_memory_increase_disable:000000000000000c .L76
     /tmp/ccGRdc68.s:1167   .text.dma_memory_increase_disable:0000000000000026 .L77
     /tmp/ccGRdc68.s:1216   .text.dma_periph_increase_enable:0000000000000020 .L82
     /tmp/ccGRdc68.s:1200   .text.dma_periph_increase_enable:000000000000000c .L80
     /tmp/ccGRdc68.s:1224   .text.dma_periph_increase_enable:0000000000000026 .L81
     /tmp/ccGRdc68.s:1273   .text.dma_periph_increase_disable:0000000000000020 .L86
     /tmp/ccGRdc68.s:1257   .text.dma_periph_increase_disable:000000000000000c .L84
     /tmp/ccGRdc68.s:1281   .text.dma_periph_increase_disable:0000000000000026 .L85
     /tmp/ccGRdc68.s:1340   .text.dma_transfer_direction_config:0000000000000028 .L92
     /tmp/ccGRdc68.s:1332   .text.dma_transfer_direction_config:0000000000000020 .L90
     /tmp/ccGRdc68.s:1314   .text.dma_transfer_direction_config:000000000000000c .L88
     /tmp/ccGRdc68.s:1348   .text.dma_transfer_direction_config:000000000000002e .L89
     /tmp/ccGRdc68.s:1502   .text.dma_interrupt_flag_get:0000000000000052 .L96
     /tmp/ccGRdc68.s:1475   .text.dma_interrupt_flag_get:0000000000000036 .L97
     /tmp/ccGRdc68.s:1440   .text.dma_interrupt_flag_get:0000000000000014 .L105
     /tmp/ccGRdc68.s:1432   .text.dma_interrupt_flag_get:0000000000000012 .L98
     /tmp/ccGRdc68.s:1471   .text.dma_interrupt_flag_get:0000000000000034 .L95
     /tmp/ccGRdc68.s:1464   .text.dma_interrupt_flag_get:000000000000002e .L99
     /tmp/ccGRdc68.s:1583   .text.dma_interrupt_enable:000000000000001e .L110
     /tmp/ccGRdc68.s:1566   .text.dma_interrupt_enable:000000000000000c .L108
     /tmp/ccGRdc68.s:1591   .text.dma_interrupt_enable:0000000000000024 .L109
     /tmp/ccGRdc68.s:1645   .text.dma_interrupt_disable:0000000000000022 .L114
     /tmp/ccGRdc68.s:1624   .text.dma_interrupt_disable:000000000000000c .L112
     /tmp/ccGRdc68.s:1653   .text.dma_interrupt_disable:0000000000000028 .L113
     /tmp/ccGRdc68.s:3382   .debug_abbrev:0000000000000000 .Ldebug_abbrev0
     /tmp/ccGRdc68.s:5477   .debug_str:00000000000003e5 .LASF73
     /tmp/ccGRdc68.s:5411   .debug_str:000000000000017a .LASF74
     /tmp/ccGRdc68.s:5475   .debug_str:00000000000003b3 .LASF75
     /tmp/ccGRdc68.s:5169   .debug_ranges:0000000000000000 .Ldebug_ranges0
     /tmp/ccGRdc68.s:5357   .debug_line:0000000000000000 .Ldebug_line0
     /tmp/ccGRdc68.s:5445   .debug_str:00000000000002b2 .LASF0
     /tmp/ccGRdc68.s:5439   .debug_str:0000000000000286 .LASF1
     /tmp/ccGRdc68.s:5515   .debug_str:000000000000058c .LASF6
     /tmp/ccGRdc68.s:5433   .debug_str:0000000000000246 .LASF2
     /tmp/ccGRdc68.s:5379   .debug_str:00000000000000a2 .LASF3
     /tmp/ccGRdc68.s:5449   .debug_str:00000000000002db .LASF4
     /tmp/ccGRdc68.s:5405   .debug_str:0000000000000163 .LASF5
     /tmp/ccGRdc68.s:5463   .debug_str:000000000000036d .LASF7
     /tmp/ccGRdc68.s:5459   .debug_str:0000000000000344 .LASF8
     /tmp/ccGRdc68.s:5373   .debug_str:0000000000000068 .LASF9
GAS LISTING /tmp/ccGRdc68.s 			page 64


     /tmp/ccGRdc68.s:5441   .debug_str:0000000000000292 .LASF10
     /tmp/ccGRdc68.s:5385   .debug_str:00000000000000cd .LASF11
     /tmp/ccGRdc68.s:5443   .debug_str:00000000000002a9 .LASF12
     /tmp/ccGRdc68.s:5473   .debug_str:00000000000003ad .LASF13
     /tmp/ccGRdc68.s:5505   .debug_str:0000000000000545 .LASF14
     /tmp/ccGRdc68.s:5421   .debug_str:00000000000001fa .LASF15
     /tmp/ccGRdc68.s:5403   .debug_str:000000000000015b .LASF16
     /tmp/ccGRdc68.s:5369   .debug_str:0000000000000054 .LASF17
     /tmp/ccGRdc68.s:5431   .debug_str:000000000000023a .LASF18
     /tmp/ccGRdc68.s:5497   .debug_str:0000000000000525 .LASF19
     /tmp/ccGRdc68.s:5499   .debug_str:000000000000052d .LASF20
     /tmp/ccGRdc68.s:5501   .debug_str:0000000000000535 .LASF21
     /tmp/ccGRdc68.s:5503   .debug_str:000000000000053d .LASF22
     /tmp/ccGRdc68.s:5391   .debug_str:0000000000000106 .LASF23
     /tmp/ccGRdc68.s:5507   .debug_str:0000000000000550 .LASF24
     /tmp/ccGRdc68.s:5509   .debug_str:0000000000000558 .LASF25
     /tmp/ccGRdc68.s:5377   .debug_str:0000000000000091 .LASF26
     /tmp/ccGRdc68.s:5367   .debug_str:0000000000000048 .LASF27
     /tmp/ccGRdc68.s:5425   .debug_str:000000000000020b .LASF28
     /tmp/ccGRdc68.s:5465   .debug_str:0000000000000378 .LASF29
     /tmp/ccGRdc68.s:5427   .debug_str:0000000000000218 .LASF30
     /tmp/ccGRdc68.s:5489   .debug_str:00000000000004eb .LASF31
     /tmp/ccGRdc68.s:5363   .debug_str:0000000000000027 .LASF32
     /tmp/ccGRdc68.s:5423   .debug_str:0000000000000200 .LASF33
     /tmp/ccGRdc68.s:5381   .debug_str:00000000000000ac .LASF34
     /tmp/ccGRdc68.s:5371   .debug_str:000000000000005e .LASF35
     /tmp/ccGRdc68.s:5429   .debug_str:0000000000000225 .LASF36
     /tmp/ccGRdc68.s:5389   .debug_str:00000000000000e9 .LASF76
     /tmp/ccGRdc68.s:5491   .debug_str:00000000000004f2 .LASF37
     /tmp/ccGRdc68.s:5453   .debug_str:0000000000000307 .LASF38
     /tmp/ccGRdc68.s:5383   .debug_str:00000000000000b7 .LASF40
     /tmp/ccGRdc68.s:1609   .text.dma_interrupt_disable:0000000000000000 .LFB28
     /tmp/ccGRdc68.s:1664   .text.dma_interrupt_disable:000000000000002a .LFE28
     /tmp/ccGRdc68.s:5419   .debug_str:00000000000001f3 .LASF39
     /tmp/ccGRdc68.s:3907   .debug_loc:0000000000000000 .LLST81
     /tmp/ccGRdc68.s:1614   .text.dma_interrupt_disable:0000000000000000 .LBB130
     /tmp/ccGRdc68.s:3932   .debug_loc:000000000000003a .LLST82
     /tmp/ccGRdc68.s:3943   .debug_loc:0000000000000058 .LLST83
     /tmp/ccGRdc68.s:3954   .debug_loc:0000000000000076 .LLST84
     /tmp/ccGRdc68.s:5493   .debug_str:00000000000004fd .LASF41
     /tmp/ccGRdc68.s:1551   .text.dma_interrupt_enable:0000000000000000 .LFB27
     /tmp/ccGRdc68.s:1602   .text.dma_interrupt_enable:0000000000000026 .LFE27
     /tmp/ccGRdc68.s:3967   .debug_loc:0000000000000096 .LLST77
     /tmp/ccGRdc68.s:1556   .text.dma_interrupt_enable:0000000000000000 .LBB126
     /tmp/ccGRdc68.s:3985   .debug_loc:00000000000000c2 .LLST78
     /tmp/ccGRdc68.s:3996   .debug_loc:00000000000000e0 .LLST79
     /tmp/ccGRdc68.s:4007   .debug_loc:00000000000000fe .LLST80
     /tmp/ccGRdc68.s:5451   .debug_str:00000000000002ee .LASF77
     /tmp/ccGRdc68.s:5487   .debug_str:00000000000004e6 .LASF42
     /tmp/ccGRdc68.s:5399   .debug_str:000000000000013d .LASF45
     /tmp/ccGRdc68.s:1420   .text.dma_interrupt_flag_get:0000000000000000 .LFB25
     /tmp/ccGRdc68.s:1528   .text.dma_interrupt_flag_get:000000000000006e .LFE25
     /tmp/ccGRdc68.s:4020   .debug_loc:000000000000011e .LLST73
     /tmp/ccGRdc68.s:4056   .debug_loc:0000000000000171 .LLST74
     /tmp/ccGRdc68.s:5413   .debug_str:00000000000001bb .LASF43
     /tmp/ccGRdc68.s:4085   .debug_loc:00000000000001b6 .LLST75
     /tmp/ccGRdc68.s:5511   .debug_str:0000000000000560 .LASF44
GAS LISTING /tmp/ccGRdc68.s 			page 65


     /tmp/ccGRdc68.s:4115   .debug_loc:0000000000000203 .LLST76
     /tmp/ccGRdc68.s:5359   .debug_str:0000000000000000 .LASF78
     /tmp/ccGRdc68.s:5395   .debug_str:0000000000000129 .LASF46
     /tmp/ccGRdc68.s:1366   .text.dma_flag_get:0000000000000000 .LFB23
     /tmp/ccGRdc68.s:1388   .text.dma_flag_get:0000000000000014 .LFE23
     /tmp/ccGRdc68.s:4145   .debug_loc:0000000000000250 .LLST68
     /tmp/ccGRdc68.s:4159   .debug_loc:0000000000000271 .LLST69
     /tmp/ccGRdc68.s:5407   .debug_str:000000000000016c .LASF47
     /tmp/ccGRdc68.s:4173   .debug_loc:0000000000000292 .LLST70
     /tmp/ccGRdc68.s:5483   .debug_str:00000000000004ae .LASF48
     /tmp/ccGRdc68.s:1299   .text.dma_transfer_direction_config:0000000000000000 .LFB22
     /tmp/ccGRdc68.s:1359   .text.dma_transfer_direction_config:0000000000000030 .LFE22
     /tmp/ccGRdc68.s:1304   .text.dma_transfer_direction_config:0000000000000000 .LBB122
     /tmp/ccGRdc68.s:4250   .debug_loc:0000000000000300 .LLST65
     /tmp/ccGRdc68.s:4261   .debug_loc:000000000000031e .LLST66
     /tmp/ccGRdc68.s:4272   .debug_loc:000000000000033c .LLST67
     /tmp/ccGRdc68.s:5457   .debug_str:0000000000000328 .LASF49
     /tmp/ccGRdc68.s:1242   .text.dma_periph_increase_disable:0000000000000000 .LFB21
     /tmp/ccGRdc68.s:1292   .text.dma_periph_increase_disable:0000000000000028 .LFE21
     /tmp/ccGRdc68.s:1247   .text.dma_periph_increase_disable:0000000000000000 .LBB118
     /tmp/ccGRdc68.s:4285   .debug_loc:000000000000035c .LLST62
     /tmp/ccGRdc68.s:4296   .debug_loc:000000000000037a .LLST63
     /tmp/ccGRdc68.s:4307   .debug_loc:0000000000000398 .LLST64
     /tmp/ccGRdc68.s:5393   .debug_str:000000000000010e .LASF50
     /tmp/ccGRdc68.s:1185   .text.dma_periph_increase_enable:0000000000000000 .LFB20
     /tmp/ccGRdc68.s:1235   .text.dma_periph_increase_enable:0000000000000028 .LFE20
     /tmp/ccGRdc68.s:1190   .text.dma_periph_increase_enable:0000000000000000 .LBB114
     /tmp/ccGRdc68.s:4320   .debug_loc:00000000000003b8 .LLST59
     /tmp/ccGRdc68.s:4331   .debug_loc:00000000000003d6 .LLST60
     /tmp/ccGRdc68.s:4342   .debug_loc:00000000000003f4 .LLST61
     /tmp/ccGRdc68.s:5417   .debug_str:00000000000001d7 .LASF51
     /tmp/ccGRdc68.s:1128   .text.dma_memory_increase_disable:0000000000000000 .LFB19
     /tmp/ccGRdc68.s:1178   .text.dma_memory_increase_disable:0000000000000028 .LFE19
     /tmp/ccGRdc68.s:1133   .text.dma_memory_increase_disable:0000000000000000 .LBB110
     /tmp/ccGRdc68.s:4355   .debug_loc:0000000000000414 .LLST56
     /tmp/ccGRdc68.s:4366   .debug_loc:0000000000000432 .LLST57
     /tmp/ccGRdc68.s:4377   .debug_loc:0000000000000450 .LLST58
     /tmp/ccGRdc68.s:5375   .debug_str:0000000000000076 .LASF52
     /tmp/ccGRdc68.s:1071   .text.dma_memory_increase_enable:0000000000000000 .LFB18
     /tmp/ccGRdc68.s:1121   .text.dma_memory_increase_enable:0000000000000028 .LFE18
     /tmp/ccGRdc68.s:1076   .text.dma_memory_increase_enable:0000000000000000 .LBB106
     /tmp/ccGRdc68.s:4390   .debug_loc:0000000000000470 .LLST53
     /tmp/ccGRdc68.s:4401   .debug_loc:000000000000048e .LLST54
     /tmp/ccGRdc68.s:4412   .debug_loc:00000000000004ac .LLST55
     /tmp/ccGRdc68.s:5437   .debug_str:000000000000026e .LASF53
     /tmp/ccGRdc68.s:1002   .text.dma_periph_width_config:0000000000000000 .LFB17
     /tmp/ccGRdc68.s:1064   .text.dma_periph_width_config:000000000000002a .LFE17
     /tmp/ccGRdc68.s:5397   .debug_str:0000000000000136 .LASF54
     /tmp/ccGRdc68.s:4425   .debug_loc:00000000000004cc .LLST49
     /tmp/ccGRdc68.s:1008   .text.dma_periph_width_config:0000000000000000 .LBB102
     /tmp/ccGRdc68.s:4432   .debug_loc:00000000000004df .LLST50
     /tmp/ccGRdc68.s:4443   .debug_loc:00000000000004fd .LLST51
     /tmp/ccGRdc68.s:4454   .debug_loc:000000000000051b .LLST52
     /tmp/ccGRdc68.s:5361   .debug_str:000000000000000f .LASF55
     /tmp/ccGRdc68.s:931    .text.dma_memory_width_config:0000000000000000 .LFB16
     /tmp/ccGRdc68.s:995    .text.dma_memory_width_config:000000000000002e .LFE16
     /tmp/ccGRdc68.s:5401   .debug_str:0000000000000154 .LASF56
GAS LISTING /tmp/ccGRdc68.s 			page 66


     /tmp/ccGRdc68.s:4467   .debug_loc:000000000000053b .LLST45
     /tmp/ccGRdc68.s:937    .text.dma_memory_width_config:0000000000000000 .LBB98
     /tmp/ccGRdc68.s:4474   .debug_loc:000000000000054e .LLST46
     /tmp/ccGRdc68.s:4485   .debug_loc:000000000000056c .LLST47
     /tmp/ccGRdc68.s:4496   .debug_loc:000000000000058a .LLST48
     /tmp/ccGRdc68.s:5387   .debug_str:00000000000000d5 .LASF57
     /tmp/ccGRdc68.s:860    .text.dma_priority_config:0000000000000000 .LFB15
     /tmp/ccGRdc68.s:924    .text.dma_priority_config:000000000000002c .LFE15
     /tmp/ccGRdc68.s:4509   .debug_loc:00000000000005aa .LLST41
     /tmp/ccGRdc68.s:866    .text.dma_priority_config:0000000000000000 .LBB94
     /tmp/ccGRdc68.s:4516   .debug_loc:00000000000005bd .LLST42
     /tmp/ccGRdc68.s:4527   .debug_loc:00000000000005db .LLST43
     /tmp/ccGRdc68.s:4538   .debug_loc:00000000000005f9 .LLST44
     /tmp/ccGRdc68.s:5455   .debug_str:0000000000000310 .LASF58
     /tmp/ccGRdc68.s:803    .text.dma_transfer_number_get:0000000000000000 .LFB14
     /tmp/ccGRdc68.s:853    .text.dma_transfer_number_get:0000000000000022 .LFE14
     /tmp/ccGRdc68.s:4551   .debug_loc:0000000000000619 .LLST37
     /tmp/ccGRdc68.s:808    .text.dma_transfer_number_get:0000000000000000 .LBB90
     /tmp/ccGRdc68.s:4569   .debug_loc:0000000000000645 .LLST38
     /tmp/ccGRdc68.s:4580   .debug_loc:0000000000000663 .LLST39
     /tmp/ccGRdc68.s:4591   .debug_loc:0000000000000681 .LLST40
     /tmp/ccGRdc68.s:5479   .debug_str:000000000000047e .LASF59
     /tmp/ccGRdc68.s:742    .text.dma_transfer_number_config:0000000000000000 .LFB13
     /tmp/ccGRdc68.s:796    .text.dma_transfer_number_config:0000000000000026 .LFE13
     /tmp/ccGRdc68.s:4604   .debug_loc:00000000000006a1 .LLST33
     /tmp/ccGRdc68.s:747    .text.dma_transfer_number_config:0000000000000000 .LBB86
     /tmp/ccGRdc68.s:4622   .debug_loc:00000000000006cd .LLST34
     /tmp/ccGRdc68.s:4633   .debug_loc:00000000000006eb .LLST35
     /tmp/ccGRdc68.s:4644   .debug_loc:0000000000000709 .LLST36
     /tmp/ccGRdc68.s:5485   .debug_str:00000000000004cc .LASF60
     /tmp/ccGRdc68.s:687    .text.dma_memory_address_config:0000000000000000 .LFB12
     /tmp/ccGRdc68.s:735    .text.dma_memory_address_config:0000000000000022 .LFE12
     /tmp/ccGRdc68.s:5409   .debug_str:0000000000000172 .LASF61
     /tmp/ccGRdc68.s:692    .text.dma_memory_address_config:0000000000000000 .LBB82
     /tmp/ccGRdc68.s:4657   .debug_loc:0000000000000729 .LLST30
     /tmp/ccGRdc68.s:4668   .debug_loc:0000000000000747 .LLST31
     /tmp/ccGRdc68.s:4679   .debug_loc:0000000000000765 .LLST32
     /tmp/ccGRdc68.s:5435   .debug_str:0000000000000254 .LASF62
     /tmp/ccGRdc68.s:632    .text.dma_periph_address_config:0000000000000000 .LFB11
     /tmp/ccGRdc68.s:680    .text.dma_periph_address_config:0000000000000022 .LFE11
     /tmp/ccGRdc68.s:637    .text.dma_periph_address_config:0000000000000000 .LBB78
     /tmp/ccGRdc68.s:4692   .debug_loc:0000000000000785 .LLST27
     /tmp/ccGRdc68.s:4703   .debug_loc:00000000000007a3 .LLST28
     /tmp/ccGRdc68.s:4714   .debug_loc:00000000000007c1 .LLST29
     /tmp/ccGRdc68.s:5469   .debug_str:000000000000038d .LASF63
     /tmp/ccGRdc68.s:575    .text.dma_channel_disable:0000000000000000 .LFB10
     /tmp/ccGRdc68.s:625    .text.dma_channel_disable:0000000000000026 .LFE10
     /tmp/ccGRdc68.s:580    .text.dma_channel_disable:0000000000000000 .LBB74
     /tmp/ccGRdc68.s:4727   .debug_loc:00000000000007e1 .LLST24
     /tmp/ccGRdc68.s:4738   .debug_loc:00000000000007ff .LLST25
     /tmp/ccGRdc68.s:4749   .debug_loc:000000000000081d .LLST26
     /tmp/ccGRdc68.s:5495   .debug_str:0000000000000512 .LASF64
     /tmp/ccGRdc68.s:518    .text.dma_channel_enable:0000000000000000 .LFB9
     /tmp/ccGRdc68.s:568    .text.dma_channel_enable:0000000000000028 .LFE9
     /tmp/ccGRdc68.s:523    .text.dma_channel_enable:0000000000000000 .LBB70
     /tmp/ccGRdc68.s:4762   .debug_loc:000000000000083d .LLST21
     /tmp/ccGRdc68.s:4773   .debug_loc:000000000000085b .LLST22
GAS LISTING /tmp/ccGRdc68.s 			page 67


     /tmp/ccGRdc68.s:4784   .debug_loc:0000000000000879 .LLST23
     /tmp/ccGRdc68.s:5513   .debug_str:000000000000056f .LASF65
     /tmp/ccGRdc68.s:459    .text.dma_memory_to_memory_disable:0000000000000000 .LFB8
     /tmp/ccGRdc68.s:511    .text.dma_memory_to_memory_disable:000000000000002a .LFE8
     /tmp/ccGRdc68.s:464    .text.dma_memory_to_memory_disable:0000000000000000 .LBB66
     /tmp/ccGRdc68.s:4797   .debug_loc:0000000000000899 .LLST18
     /tmp/ccGRdc68.s:4808   .debug_loc:00000000000008b7 .LLST19
     /tmp/ccGRdc68.s:4819   .debug_loc:00000000000008d5 .LLST20
     /tmp/ccGRdc68.s:5447   .debug_str:00000000000002bf .LASF66
     /tmp/ccGRdc68.s:401    .text.dma_memory_to_memory_enable:0000000000000000 .LFB7
     /tmp/ccGRdc68.s:452    .text.dma_memory_to_memory_enable:0000000000000028 .LFE7
     /tmp/ccGRdc68.s:406    .text.dma_memory_to_memory_enable:0000000000000000 .LBB62
     /tmp/ccGRdc68.s:4832   .debug_loc:00000000000008f5 .LLST15
     /tmp/ccGRdc68.s:4843   .debug_loc:0000000000000913 .LLST16
     /tmp/ccGRdc68.s:4854   .debug_loc:0000000000000931 .LLST17
     /tmp/ccGRdc68.s:5365   .debug_str:0000000000000030 .LASF67
     /tmp/ccGRdc68.s:344    .text.dma_circulation_disable:0000000000000000 .LFB6
     /tmp/ccGRdc68.s:394    .text.dma_circulation_disable:0000000000000028 .LFE6
     /tmp/ccGRdc68.s:349    .text.dma_circulation_disable:0000000000000000 .LBB58
     /tmp/ccGRdc68.s:4867   .debug_loc:0000000000000951 .LLST12
     /tmp/ccGRdc68.s:4878   .debug_loc:000000000000096f .LLST13
     /tmp/ccGRdc68.s:4889   .debug_loc:000000000000098d .LLST14
     /tmp/ccGRdc68.s:5461   .debug_str:0000000000000356 .LASF68
     /tmp/ccGRdc68.s:287    .text.dma_circulation_enable:0000000000000000 .LFB5
     /tmp/ccGRdc68.s:337    .text.dma_circulation_enable:0000000000000028 .LFE5
     /tmp/ccGRdc68.s:292    .text.dma_circulation_enable:0000000000000000 .LBB54
     /tmp/ccGRdc68.s:4902   .debug_loc:00000000000009ad .LLST9
     /tmp/ccGRdc68.s:4913   .debug_loc:00000000000009cb .LLST10
     /tmp/ccGRdc68.s:4924   .debug_loc:00000000000009e9 .LLST11
     /tmp/ccGRdc68.s:5467   .debug_str:0000000000000384 .LASF69
     /tmp/ccGRdc68.s:132    .text.dma_init:0000000000000000 .LFB4
     /tmp/ccGRdc68.s:280    .text.dma_init:0000000000000098 .LFE4
     /tmp/ccGRdc68.s:4937   .debug_loc:0000000000000a09 .LLST3
     /tmp/ccGRdc68.s:4962   .debug_loc:0000000000000a43 .LLST4
     /tmp/ccGRdc68.s:5471   .debug_str:00000000000003a1 .LASF70
     /tmp/ccGRdc68.s:4987   .debug_loc:0000000000000a7d .LLST5
     /tmp/ccGRdc68.s:138    .text.dma_init:0000000000000000 .LBB50
     /tmp/ccGRdc68.s:5008   .debug_loc:0000000000000ab3 .LLST6
     /tmp/ccGRdc68.s:5019   .debug_loc:0000000000000ad1 .LLST7
     /tmp/ccGRdc68.s:5030   .debug_loc:0000000000000aef .LLST8
     /tmp/ccGRdc68.s:5481   .debug_str:0000000000000499 .LASF71
     /tmp/ccGRdc68.s:93     .text.dma_struct_para_init:0000000000000000 .LFB3
     /tmp/ccGRdc68.s:125    .text.dma_struct_para_init:0000000000000022 .LFE3
     /tmp/ccGRdc68.s:5415   .debug_str:00000000000001cc .LASF72
     /tmp/ccGRdc68.s:14     .text.dma_deinit:0000000000000000 .LFB2
     /tmp/ccGRdc68.s:86     .text.dma_deinit:0000000000000044 .LFE2
     /tmp/ccGRdc68.s:20     .text.dma_deinit:0000000000000000 .LBB46
     /tmp/ccGRdc68.s:5043   .debug_loc:0000000000000b0f .LLST0
     /tmp/ccGRdc68.s:5054   .debug_loc:0000000000000b2d .LLST1
     /tmp/ccGRdc68.s:5065   .debug_loc:0000000000000b4b .LLST2
     /tmp/ccGRdc68.s:1395   .text.dma_flag_clear:0000000000000000 .LFB24
     /tmp/ccGRdc68.s:1413   .text.dma_flag_clear:000000000000000e .LFE24
     /tmp/ccGRdc68.s:5078   .debug_loc:0000000000000b6b .LLST71
     /tmp/ccGRdc68.s:5092   .debug_loc:0000000000000b8c .LLST72
     /tmp/ccGRdc68.s:1612   .text.dma_interrupt_disable:0000000000000000 .LVL150
     /tmp/ccGRdc68.s:1637   .text.dma_interrupt_disable:000000000000001c .LVL153
     /tmp/ccGRdc68.s:1640   .text.dma_interrupt_disable:000000000000001e .LVL154
GAS LISTING /tmp/ccGRdc68.s 			page 68


     /tmp/ccGRdc68.s:1644   .text.dma_interrupt_disable:0000000000000022 .LVL155
     /tmp/ccGRdc68.s:1619   .text.dma_interrupt_disable:0000000000000008 .LVL151
     /tmp/ccGRdc68.s:1625   .text.dma_interrupt_disable:000000000000000c .LVL152
     /tmp/ccGRdc68.s:1652   .text.dma_interrupt_disable:0000000000000028 .LVL156
     /tmp/ccGRdc68.s:1554   .text.dma_interrupt_enable:0000000000000000 .LVL144
     /tmp/ccGRdc68.s:1578   .text.dma_interrupt_enable:000000000000001a .LVL147
     /tmp/ccGRdc68.s:1582   .text.dma_interrupt_enable:000000000000001e .LVL148
     /tmp/ccGRdc68.s:1561   .text.dma_interrupt_enable:0000000000000008 .LVL145
     /tmp/ccGRdc68.s:1567   .text.dma_interrupt_enable:000000000000000c .LVL146
     /tmp/ccGRdc68.s:1590   .text.dma_interrupt_enable:0000000000000024 .LVL149
     /tmp/ccGRdc68.s:1423   .text.dma_interrupt_flag_get:0000000000000000 .LVL130
     /tmp/ccGRdc68.s:1451   .text.dma_interrupt_flag_get:0000000000000024 .LVL131
     /tmp/ccGRdc68.s:1474   .text.dma_interrupt_flag_get:0000000000000036 .LVL135
     /tmp/ccGRdc68.s:1486   .text.dma_interrupt_flag_get:0000000000000046 .LVL136
     /tmp/ccGRdc68.s:1501   .text.dma_interrupt_flag_get:0000000000000052 .LVL140
     /tmp/ccGRdc68.s:1513   .text.dma_interrupt_flag_get:0000000000000062 .LVL141
     /tmp/ccGRdc68.s:1462   .text.dma_interrupt_flag_get:000000000000002e .LVL133
     /tmp/ccGRdc68.s:1491   .text.dma_interrupt_flag_get:000000000000004c .LVL137
     /tmp/ccGRdc68.s:1498   .text.dma_interrupt_flag_get:0000000000000050 .LVL139
     /tmp/ccGRdc68.s:1524   .text.dma_interrupt_flag_get:000000000000006c .LVL143
     /tmp/ccGRdc68.s:1458   .text.dma_interrupt_flag_get:000000000000002c .LVL132
     /tmp/ccGRdc68.s:1470   .text.dma_interrupt_flag_get:0000000000000034 .LVL134
     /tmp/ccGRdc68.s:1494   .text.dma_interrupt_flag_get:000000000000004e .LVL138
     /tmp/ccGRdc68.s:1520   .text.dma_interrupt_flag_get:000000000000006a .LVL142
     /tmp/ccGRdc68.s:1369   .text.dma_flag_get:0000000000000000 .LVL122
     /tmp/ccGRdc68.s:1378   .text.dma_flag_get:0000000000000006 .LVL124
     /tmp/ccGRdc68.s:1380   .text.dma_flag_get:000000000000000a .LVL125
     /tmp/ccGRdc68.s:1374   .text.dma_flag_get:0000000000000002 .LVL123
     /tmp/ccGRdc68.s:1383   .text.dma_flag_get:000000000000000e .LVL126
     /tmp/ccGRdc68.s:1309   .text.dma_transfer_direction_config:0000000000000008 .LVL118
     /tmp/ccGRdc68.s:1315   .text.dma_transfer_direction_config:000000000000000c .LVL119
     /tmp/ccGRdc68.s:1339   .text.dma_transfer_direction_config:0000000000000028 .LVL120
     /tmp/ccGRdc68.s:1347   .text.dma_transfer_direction_config:000000000000002e .LVL121
     /tmp/ccGRdc68.s:1302   .text.dma_transfer_direction_config:0000000000000000 .LVL117
     /tmp/ccGRdc68.s:1252   .text.dma_periph_increase_disable:0000000000000008 .LVL113
     /tmp/ccGRdc68.s:1258   .text.dma_periph_increase_disable:000000000000000c .LVL114
     /tmp/ccGRdc68.s:1272   .text.dma_periph_increase_disable:0000000000000020 .LVL115
     /tmp/ccGRdc68.s:1280   .text.dma_periph_increase_disable:0000000000000026 .LVL116
     /tmp/ccGRdc68.s:1245   .text.dma_periph_increase_disable:0000000000000000 .LVL112
     /tmp/ccGRdc68.s:1195   .text.dma_periph_increase_enable:0000000000000008 .LVL108
     /tmp/ccGRdc68.s:1201   .text.dma_periph_increase_enable:000000000000000c .LVL109
     /tmp/ccGRdc68.s:1215   .text.dma_periph_increase_enable:0000000000000020 .LVL110
     /tmp/ccGRdc68.s:1223   .text.dma_periph_increase_enable:0000000000000026 .LVL111
     /tmp/ccGRdc68.s:1188   .text.dma_periph_increase_enable:0000000000000000 .LVL107
     /tmp/ccGRdc68.s:1138   .text.dma_memory_increase_disable:0000000000000008 .LVL103
     /tmp/ccGRdc68.s:1144   .text.dma_memory_increase_disable:000000000000000c .LVL104
     /tmp/ccGRdc68.s:1158   .text.dma_memory_increase_disable:0000000000000020 .LVL105
     /tmp/ccGRdc68.s:1166   .text.dma_memory_increase_disable:0000000000000026 .LVL106
     /tmp/ccGRdc68.s:1131   .text.dma_memory_increase_disable:0000000000000000 .LVL102
     /tmp/ccGRdc68.s:1081   .text.dma_memory_increase_enable:0000000000000008 .LVL98
     /tmp/ccGRdc68.s:1087   .text.dma_memory_increase_enable:000000000000000c .LVL99
     /tmp/ccGRdc68.s:1101   .text.dma_memory_increase_enable:0000000000000020 .LVL100
     /tmp/ccGRdc68.s:1109   .text.dma_memory_increase_enable:0000000000000026 .LVL101
     /tmp/ccGRdc68.s:1074   .text.dma_memory_increase_enable:0000000000000000 .LVL97
     /tmp/ccGRdc68.s:1030   .text.dma_periph_width_config:0000000000000018 .LVL92
     /tmp/ccGRdc68.s:1044   .text.dma_periph_width_config:0000000000000022 .LVL95
     /tmp/ccGRdc68.s:1013   .text.dma_periph_width_config:0000000000000008 .LVL90
GAS LISTING /tmp/ccGRdc68.s 			page 69


     /tmp/ccGRdc68.s:1019   .text.dma_periph_width_config:000000000000000c .LVL91
     /tmp/ccGRdc68.s:1052   .text.dma_periph_width_config:0000000000000028 .LVL96
     /tmp/ccGRdc68.s:1005   .text.dma_periph_width_config:0000000000000000 .LVL89
     /tmp/ccGRdc68.s:959    .text.dma_memory_width_config:0000000000000018 .LVL84
     /tmp/ccGRdc68.s:975    .text.dma_memory_width_config:0000000000000026 .LVL87
     /tmp/ccGRdc68.s:942    .text.dma_memory_width_config:0000000000000008 .LVL82
     /tmp/ccGRdc68.s:948    .text.dma_memory_width_config:000000000000000c .LVL83
     /tmp/ccGRdc68.s:983    .text.dma_memory_width_config:000000000000002c .LVL88
     /tmp/ccGRdc68.s:934    .text.dma_memory_width_config:0000000000000000 .LVL81
     /tmp/ccGRdc68.s:888    .text.dma_priority_config:0000000000000018 .LVL76
     /tmp/ccGRdc68.s:904    .text.dma_priority_config:0000000000000024 .LVL79
     /tmp/ccGRdc68.s:871    .text.dma_priority_config:0000000000000008 .LVL74
     /tmp/ccGRdc68.s:877    .text.dma_priority_config:000000000000000c .LVL75
     /tmp/ccGRdc68.s:912    .text.dma_priority_config:000000000000002a .LVL80
     /tmp/ccGRdc68.s:863    .text.dma_priority_config:0000000000000000 .LVL73
     /tmp/ccGRdc68.s:806    .text.dma_transfer_number_get:0000000000000000 .LVL67
     /tmp/ccGRdc68.s:830    .text.dma_transfer_number_get:0000000000000018 .LVL70
     /tmp/ccGRdc68.s:833    .text.dma_transfer_number_get:000000000000001a .LVL71
     /tmp/ccGRdc68.s:813    .text.dma_transfer_number_get:0000000000000008 .LVL68
     /tmp/ccGRdc68.s:819    .text.dma_transfer_number_get:000000000000000c .LVL69
     /tmp/ccGRdc68.s:841    .text.dma_transfer_number_get:0000000000000020 .LVL72
     /tmp/ccGRdc68.s:745    .text.dma_transfer_number_config:0000000000000000 .LVL61
     /tmp/ccGRdc68.s:767    .text.dma_transfer_number_config:0000000000000016 .LVL64
     /tmp/ccGRdc68.s:776    .text.dma_transfer_number_config:000000000000001e .LVL65
     /tmp/ccGRdc68.s:752    .text.dma_transfer_number_config:0000000000000008 .LVL62
     /tmp/ccGRdc68.s:758    .text.dma_transfer_number_config:000000000000000c .LVL63
     /tmp/ccGRdc68.s:784    .text.dma_transfer_number_config:0000000000000024 .LVL66
     /tmp/ccGRdc68.s:697    .text.dma_memory_address_config:0000000000000008 .LVL57
     /tmp/ccGRdc68.s:703    .text.dma_memory_address_config:000000000000000c .LVL58
     /tmp/ccGRdc68.s:715    .text.dma_memory_address_config:000000000000001a .LVL59
     /tmp/ccGRdc68.s:723    .text.dma_memory_address_config:0000000000000020 .LVL60
     /tmp/ccGRdc68.s:690    .text.dma_memory_address_config:0000000000000000 .LVL56
     /tmp/ccGRdc68.s:642    .text.dma_periph_address_config:0000000000000008 .LVL52
     /tmp/ccGRdc68.s:648    .text.dma_periph_address_config:000000000000000c .LVL53
     /tmp/ccGRdc68.s:660    .text.dma_periph_address_config:000000000000001a .LVL54
     /tmp/ccGRdc68.s:668    .text.dma_periph_address_config:0000000000000020 .LVL55
     /tmp/ccGRdc68.s:635    .text.dma_periph_address_config:0000000000000000 .LVL51
     /tmp/ccGRdc68.s:585    .text.dma_channel_disable:0000000000000008 .LVL47
     /tmp/ccGRdc68.s:591    .text.dma_channel_disable:000000000000000c .LVL48
     /tmp/ccGRdc68.s:605    .text.dma_channel_disable:000000000000001e .LVL49
     /tmp/ccGRdc68.s:613    .text.dma_channel_disable:0000000000000024 .LVL50
     /tmp/ccGRdc68.s:578    .text.dma_channel_disable:0000000000000000 .LVL46
     /tmp/ccGRdc68.s:528    .text.dma_channel_enable:0000000000000008 .LVL42
     /tmp/ccGRdc68.s:534    .text.dma_channel_enable:000000000000000c .LVL43
     /tmp/ccGRdc68.s:548    .text.dma_channel_enable:0000000000000020 .LVL44
     /tmp/ccGRdc68.s:556    .text.dma_channel_enable:0000000000000026 .LVL45
     /tmp/ccGRdc68.s:521    .text.dma_channel_enable:0000000000000000 .LVL41
     /tmp/ccGRdc68.s:469    .text.dma_memory_to_memory_disable:0000000000000008 .LVL37
     /tmp/ccGRdc68.s:475    .text.dma_memory_to_memory_disable:000000000000000c .LVL38
     /tmp/ccGRdc68.s:491    .text.dma_memory_to_memory_disable:0000000000000022 .LVL39
     /tmp/ccGRdc68.s:499    .text.dma_memory_to_memory_disable:0000000000000028 .LVL40
     /tmp/ccGRdc68.s:462    .text.dma_memory_to_memory_disable:0000000000000000 .LVL36
     /tmp/ccGRdc68.s:411    .text.dma_memory_to_memory_enable:0000000000000008 .LVL32
     /tmp/ccGRdc68.s:417    .text.dma_memory_to_memory_enable:000000000000000c .LVL33
     /tmp/ccGRdc68.s:432    .text.dma_memory_to_memory_enable:0000000000000020 .LVL34
     /tmp/ccGRdc68.s:440    .text.dma_memory_to_memory_enable:0000000000000026 .LVL35
     /tmp/ccGRdc68.s:404    .text.dma_memory_to_memory_enable:0000000000000000 .LVL31
GAS LISTING /tmp/ccGRdc68.s 			page 70


     /tmp/ccGRdc68.s:354    .text.dma_circulation_disable:0000000000000008 .LVL27
     /tmp/ccGRdc68.s:360    .text.dma_circulation_disable:000000000000000c .LVL28
     /tmp/ccGRdc68.s:374    .text.dma_circulation_disable:0000000000000020 .LVL29
     /tmp/ccGRdc68.s:382    .text.dma_circulation_disable:0000000000000026 .LVL30
     /tmp/ccGRdc68.s:347    .text.dma_circulation_disable:0000000000000000 .LVL26
     /tmp/ccGRdc68.s:297    .text.dma_circulation_enable:0000000000000008 .LVL22
     /tmp/ccGRdc68.s:303    .text.dma_circulation_enable:000000000000000c .LVL23
     /tmp/ccGRdc68.s:317    .text.dma_circulation_enable:0000000000000020 .LVL24
     /tmp/ccGRdc68.s:325    .text.dma_circulation_enable:0000000000000026 .LVL25
     /tmp/ccGRdc68.s:290    .text.dma_circulation_enable:0000000000000000 .LVL21
     /tmp/ccGRdc68.s:135    .text.dma_init:0000000000000000 .LVL6
     /tmp/ccGRdc68.s:167    .text.dma_init:000000000000001e .LVL9
     /tmp/ccGRdc68.s:243    .text.dma_init:000000000000007c .LVL16
     /tmp/ccGRdc68.s:262    .text.dma_init:0000000000000084 .LVL18
     /tmp/ccGRdc68.s:178    .text.dma_init:0000000000000028 .LVL10
     /tmp/ccGRdc68.s:182    .text.dma_init:000000000000002c .LVL11
     /tmp/ccGRdc68.s:198    .text.dma_init:0000000000000040 .LVL13
     /tmp/ccGRdc68.s:205    .text.dma_init:0000000000000046 .LVL14
     /tmp/ccGRdc68.s:212    .text.dma_init:0000000000000052 .LVL15
     /tmp/ccGRdc68.s:270    .text.dma_init:000000000000008e .LVL19
     /tmp/ccGRdc68.s:277    .text.dma_init:0000000000000096 .LVL20
     /tmp/ccGRdc68.s:143    .text.dma_init:0000000000000008 .LVL7
     /tmp/ccGRdc68.s:149    .text.dma_init:000000000000000c .LVL8
     /tmp/ccGRdc68.s:251    .text.dma_init:0000000000000082 .LVL17
     /tmp/ccGRdc68.s:25     .text.dma_deinit:0000000000000008 .LVL1
     /tmp/ccGRdc68.s:31     .text.dma_deinit:000000000000000c .LVL2
     /tmp/ccGRdc68.s:66     .text.dma_deinit:000000000000003c .LVL3
     /tmp/ccGRdc68.s:74     .text.dma_deinit:0000000000000042 .LVL4
     /tmp/ccGRdc68.s:18     .text.dma_deinit:0000000000000000 .LVL0
     /tmp/ccGRdc68.s:1398   .text.dma_flag_clear:0000000000000000 .LVL127
     /tmp/ccGRdc68.s:1404   .text.dma_flag_clear:0000000000000004 .LVL128
     /tmp/ccGRdc68.s:1406   .text.dma_flag_clear:0000000000000008 .LVL129
     /tmp/ccGRdc68.s:1673   .debug_info:0000000000000000 .Ldebug_info0
     /tmp/ccGRdc68.s:33     .text.dma_deinit:000000000000000c .LBE46
     /tmp/ccGRdc68.s:68     .text.dma_deinit:000000000000003c .LBB49
     /tmp/ccGRdc68.s:77     .text.dma_deinit:0000000000000042 .LBE49
     /tmp/ccGRdc68.s:151    .text.dma_init:000000000000000c .LBE50
     /tmp/ccGRdc68.s:245    .text.dma_init:000000000000007c .LBB53
     /tmp/ccGRdc68.s:254    .text.dma_init:0000000000000082 .LBE53
     /tmp/ccGRdc68.s:305    .text.dma_circulation_enable:000000000000000c .LBE54
     /tmp/ccGRdc68.s:319    .text.dma_circulation_enable:0000000000000020 .LBB57
     /tmp/ccGRdc68.s:328    .text.dma_circulation_enable:0000000000000026 .LBE57
     /tmp/ccGRdc68.s:362    .text.dma_circulation_disable:000000000000000c .LBE58
     /tmp/ccGRdc68.s:376    .text.dma_circulation_disable:0000000000000020 .LBB61
     /tmp/ccGRdc68.s:385    .text.dma_circulation_disable:0000000000000026 .LBE61
     /tmp/ccGRdc68.s:419    .text.dma_memory_to_memory_enable:000000000000000c .LBE62
     /tmp/ccGRdc68.s:434    .text.dma_memory_to_memory_enable:0000000000000020 .LBB65
     /tmp/ccGRdc68.s:443    .text.dma_memory_to_memory_enable:0000000000000026 .LBE65
     /tmp/ccGRdc68.s:477    .text.dma_memory_to_memory_disable:000000000000000c .LBE66
     /tmp/ccGRdc68.s:493    .text.dma_memory_to_memory_disable:0000000000000022 .LBB69
     /tmp/ccGRdc68.s:502    .text.dma_memory_to_memory_disable:0000000000000028 .LBE69
     /tmp/ccGRdc68.s:536    .text.dma_channel_enable:000000000000000c .LBE70
     /tmp/ccGRdc68.s:550    .text.dma_channel_enable:0000000000000020 .LBB73
     /tmp/ccGRdc68.s:559    .text.dma_channel_enable:0000000000000026 .LBE73
     /tmp/ccGRdc68.s:593    .text.dma_channel_disable:000000000000000c .LBE74
     /tmp/ccGRdc68.s:607    .text.dma_channel_disable:000000000000001e .LBB77
     /tmp/ccGRdc68.s:616    .text.dma_channel_disable:0000000000000024 .LBE77
GAS LISTING /tmp/ccGRdc68.s 			page 71


     /tmp/ccGRdc68.s:650    .text.dma_periph_address_config:000000000000000c .LBE78
     /tmp/ccGRdc68.s:662    .text.dma_periph_address_config:000000000000001a .LBB81
     /tmp/ccGRdc68.s:671    .text.dma_periph_address_config:0000000000000020 .LBE81
     /tmp/ccGRdc68.s:705    .text.dma_memory_address_config:000000000000000c .LBE82
     /tmp/ccGRdc68.s:717    .text.dma_memory_address_config:000000000000001a .LBB85
     /tmp/ccGRdc68.s:726    .text.dma_memory_address_config:0000000000000020 .LBE85
     /tmp/ccGRdc68.s:760    .text.dma_transfer_number_config:000000000000000c .LBE86
     /tmp/ccGRdc68.s:778    .text.dma_transfer_number_config:000000000000001e .LBB89
     /tmp/ccGRdc68.s:787    .text.dma_transfer_number_config:0000000000000024 .LBE89
     /tmp/ccGRdc68.s:821    .text.dma_transfer_number_get:000000000000000c .LBE90
     /tmp/ccGRdc68.s:835    .text.dma_transfer_number_get:000000000000001a .LBB93
     /tmp/ccGRdc68.s:844    .text.dma_transfer_number_get:0000000000000020 .LBE93
     /tmp/ccGRdc68.s:879    .text.dma_priority_config:000000000000000c .LBE94
     /tmp/ccGRdc68.s:906    .text.dma_priority_config:0000000000000024 .LBB97
     /tmp/ccGRdc68.s:915    .text.dma_priority_config:000000000000002a .LBE97
     /tmp/ccGRdc68.s:950    .text.dma_memory_width_config:000000000000000c .LBE98
     /tmp/ccGRdc68.s:977    .text.dma_memory_width_config:0000000000000026 .LBB101
     /tmp/ccGRdc68.s:986    .text.dma_memory_width_config:000000000000002c .LBE101
     /tmp/ccGRdc68.s:1021   .text.dma_periph_width_config:000000000000000c .LBE102
     /tmp/ccGRdc68.s:1046   .text.dma_periph_width_config:0000000000000022 .LBB105
     /tmp/ccGRdc68.s:1055   .text.dma_periph_width_config:0000000000000028 .LBE105
     /tmp/ccGRdc68.s:1089   .text.dma_memory_increase_enable:000000000000000c .LBE106
     /tmp/ccGRdc68.s:1103   .text.dma_memory_increase_enable:0000000000000020 .LBB109
     /tmp/ccGRdc68.s:1112   .text.dma_memory_increase_enable:0000000000000026 .LBE109
     /tmp/ccGRdc68.s:1146   .text.dma_memory_increase_disable:000000000000000c .LBE110
     /tmp/ccGRdc68.s:1160   .text.dma_memory_increase_disable:0000000000000020 .LBB113
     /tmp/ccGRdc68.s:1169   .text.dma_memory_increase_disable:0000000000000026 .LBE113
     /tmp/ccGRdc68.s:1203   .text.dma_periph_increase_enable:000000000000000c .LBE114
     /tmp/ccGRdc68.s:1217   .text.dma_periph_increase_enable:0000000000000020 .LBB117
     /tmp/ccGRdc68.s:1226   .text.dma_periph_increase_enable:0000000000000026 .LBE117
     /tmp/ccGRdc68.s:1260   .text.dma_periph_increase_disable:000000000000000c .LBE118
     /tmp/ccGRdc68.s:1274   .text.dma_periph_increase_disable:0000000000000020 .LBB121
     /tmp/ccGRdc68.s:1283   .text.dma_periph_increase_disable:0000000000000026 .LBE121
     /tmp/ccGRdc68.s:1317   .text.dma_transfer_direction_config:000000000000000c .LBE122
     /tmp/ccGRdc68.s:1341   .text.dma_transfer_direction_config:0000000000000028 .LBB125
     /tmp/ccGRdc68.s:1350   .text.dma_transfer_direction_config:000000000000002e .LBE125
     /tmp/ccGRdc68.s:1569   .text.dma_interrupt_enable:000000000000000c .LBE126
     /tmp/ccGRdc68.s:1584   .text.dma_interrupt_enable:000000000000001e .LBB129
     /tmp/ccGRdc68.s:1593   .text.dma_interrupt_enable:0000000000000024 .LBE129
     /tmp/ccGRdc68.s:1627   .text.dma_interrupt_disable:000000000000000c .LBE130
     /tmp/ccGRdc68.s:1646   .text.dma_interrupt_disable:0000000000000022 .LBB133
     /tmp/ccGRdc68.s:1655   .text.dma_interrupt_disable:0000000000000028 .LBE133

NO UNDEFINED SYMBOLS
