// Seed: 1724689993
module module_0 (
    input tri id_0,
    input tri0 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input wire id_4,
    input uwire id_5
);
  logic id_7;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri id_0,
    input tri id_1,
    input wor id_2,
    input supply0 id_3,
    output supply0 id_4,
    input wand id_5,
    output tri1 id_6,
    output wire id_7,
    output wor id_8,
    input supply0 id_9,
    input uwire id_10,
    input supply0 id_11,
    input wire id_12
    , id_14
);
  wire id_15;
  logic [(  1  ) : 1] id_16;
  ;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_2,
      id_5,
      id_1,
      id_3
  );
endmodule
