#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Feb 07 17:37:24 2017
# Process ID: 8644
# Log file: C:/Users/m983a462/project_counterfinal/vivado.log
# Journal file: C:/Users/m983a462/project_counterfinal\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/m983a462/project_counterfinal/project_counterfinal.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ratecounter_sourcef_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/m983a462/project_counterfinal/project_counterfinal.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ratecounter_sourcef_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/m983a462/project_counterfinal/project_counterfinal.srcs/sim_1/new/simfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_sourcef_tb
ERROR: [VRFC 10-91] counter_sourcef is not declared [C:/Users/m983a462/project_counterfinal/project_counterfinal.srcs/sim_1/new/simfile.vhd:30]
ERROR: [VRFC 10-1504] unit bench ignored due to previous errors [C:/Users/m983a462/project_counterfinal/project_counterfinal.srcs/sim_1/new/simfile.vhd:8]
INFO: [VRFC 10-240] VHDL file C:/Users/m983a462/project_counterfinal/project_counterfinal.srcs/sim_1/new/simfile.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/m983a462/project_counterfinal/project_counterfinal.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/m983a462/project_counterfinal/project_counterfinal.srcs/sources_1/new/counter_sourcef.vhd" into library xil_defaultlib [C:/Users/m983a462/project_counterfinal/project_counterfinal.srcs/sources_1/new/counter_sourcef.vhd:1]
[Tue Feb 07 17:40:17 2017] Launched synth_1...
Run output will be captured here: C:/Users/m983a462/project_counterfinal/project_counterfinal.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ratecounter_sourcef_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/m983a462/project_counterfinal/project_counterfinal.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ratecounter_sourcef_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/m983a462/project_counterfinal/project_counterfinal.srcs/sources_1/new/counter_sourcef.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/m983a462/project_counterfinal/project_counterfinal.srcs/sim_1/new/simfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_sourcef_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/m983a462/project_counterfinal/project_counterfinal.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 338c36092a914caca8861412d2bddd65 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ratecounter_sourcef_tb_behav xil_defaultlib.ratecounter_sourcef_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture bench of entity xil_defaultlib.ratecounter_sourcef_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ratecounter_sourcef_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/m983a462/project_counterfinal/project_counterfinal.sim/sim_1/behav/xsim.dir/ratecounter_sourcef_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/m983a462/project_counterfinal/project_counterfinal.sim/sim_1/behav/xsim.dir/ratecounter_sourcef_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 07 17:42:23 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 07 17:42:23 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/m983a462/project_counterfinal/project_counterfinal.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ratecounter_sourcef_tb_behav -key {Behavioral:sim_1:Functional:ratecounter_sourcef_tb} -tclbatch {ratecounter_sourcef_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source ratecounter_sourcef_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ratecounter_sourcef_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 802.004 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 07 17:44:08 2017...
