#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Apr 22 18:33:09 2025
# Process ID: 20748
# Current directory: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27912 D:\UC Files\2025\ENEL373\ThuGroup13\reaction_timer\reaction_timer.xpr
# Log file: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/vivado.log
# Journal file: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer\vivado.jou
# Running On: clucktop, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 12, Host memory: 33657 MB
#-----------------------------------------------------------
start_gui
open_project {D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/phili/UniversityOfCanterbury/UC_25S1/ENEL373/reaction-timer-project/ThuGroup13/reaction_timer' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 1137.211 ; gain = 374.719
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp with file D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Apr 22 18:39:11 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Tue Apr 22 18:39:11 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Apr 22 18:40:17 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Tue Apr 22 18:40:17 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Apr 22 18:42:55 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Tue Apr 22 18:42:55 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp with file D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Apr 22 18:50:57 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Tue Apr 22 18:50:57 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Apr 22 18:51:51 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Tue Apr 22 18:51:51 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp with file D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Apr 22 18:59:22 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Tue Apr 22 18:59:22 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp with file D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Apr 22 19:06:01 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Tue Apr 22 19:06:01 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp with file D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Apr 22 19:15:23 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Tue Apr 22 19:15:23 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Apr 22 19:16:59 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Tue Apr 22 19:16:59 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Apr 22 19:18:03 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Tue Apr 22 19:18:03 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp with file D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Apr 22 19:23:21 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Tue Apr 22 19:23:21 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp with file D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Apr 22 19:30:13 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Tue Apr 22 19:30:13 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp with file D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Apr 22 19:36:38 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Tue Apr 22 19:36:38 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp with file D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Apr 22 20:14:57 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Tue Apr 22 20:14:57 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp with file D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Apr 22 20:23:23 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Tue Apr 22 20:23:23 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp with file D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Apr 22 20:33:29 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Tue Apr 22 20:33:29 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp with file D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Apr 22 20:39:06 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Tue Apr 22 20:39:06 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp with file D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Apr 22 20:43:22 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Tue Apr 22 20:43:22 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp with file D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Apr 22 20:47:24 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Tue Apr 22 20:47:24 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: main
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1959.848 ; gain = 412.680
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/main.vhd:28]
INFO: [Synth 8-3491] module 'fsm' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/fsm.vhd:17' bound to instance 'ff0' of component 'fsm' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/main.vhd:188]
INFO: [Synth 8-638] synthesizing module 'fsm' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/fsm.vhd:33]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/fsm.vhd:61]
WARNING: [Synth 8-614] signal 'last_triggers' is read in the process but is not in the sensitivity list [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/fsm.vhd:61]
WARNING: [Synth 8-614] signal 'CLK_VAR_HZ_IN' is read in the process but is not in the sensitivity list [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/fsm.vhd:61]
WARNING: [Synth 8-614] signal 'clk_cycle_count' is read in the process but is not in the sensitivity list [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/fsm.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'fsm' (0#1) [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/fsm.vhd:33]
INFO: [Synth 8-3491] module 'clk_divider' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/clk_divider.vhd:16' bound to instance 'ff1' of component 'clk_divider' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/main.vhd:201]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/clk_divider.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (0#1) [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/clk_divider.vhd:22]
INFO: [Synth 8-3491] module 'clk_divider' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/clk_divider.vhd:16' bound to instance 'ff2' of component 'clk_divider' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/main.vhd:206]
INFO: [Synth 8-3491] module 'counter_3b' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/counter_3b.vhd:16' bound to instance 'ff3' of component 'counter_3b' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/main.vhd:211]
INFO: [Synth 8-638] synthesizing module 'counter_3b' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/counter_3b.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'counter_3b' (0#1) [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/counter_3b.vhd:21]
INFO: [Synth 8-3491] module 'timer_8_num_selectable' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/timer_8_num_selectable.vhd:15' bound to instance 'ff4' of component 'timer_8_num_selectable' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/main.vhd:215]
INFO: [Synth 8-638] synthesizing module 'timer_8_num_selectable' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/timer_8_num_selectable.vhd:24]
INFO: [Synth 8-3491] module 'counter_decade' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/counter_9i_plus.vhd:16' bound to instance 'ff0' of component 'counter_decade' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/timer_8_num_selectable.vhd:59]
INFO: [Synth 8-638] synthesizing module 'counter_decade' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/counter_9i_plus.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'counter_decade' (0#1) [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/counter_9i_plus.vhd:24]
INFO: [Synth 8-3491] module 'counter_decade' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/counter_9i_plus.vhd:16' bound to instance 'ff1' of component 'counter_decade' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/timer_8_num_selectable.vhd:65]
INFO: [Synth 8-3491] module 'counter_decade' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/counter_9i_plus.vhd:16' bound to instance 'ff2' of component 'counter_decade' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/timer_8_num_selectable.vhd:71]
INFO: [Synth 8-3491] module 'counter_decade' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/counter_9i_plus.vhd:16' bound to instance 'ff3' of component 'counter_decade' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/timer_8_num_selectable.vhd:77]
INFO: [Synth 8-3491] module 'counter_decade' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/counter_9i_plus.vhd:16' bound to instance 'ff4' of component 'counter_decade' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/timer_8_num_selectable.vhd:83]
INFO: [Synth 8-3491] module 'counter_decade' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/counter_9i_plus.vhd:16' bound to instance 'ff5' of component 'counter_decade' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/timer_8_num_selectable.vhd:89]
INFO: [Synth 8-3491] module 'counter_decade' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/counter_9i_plus.vhd:16' bound to instance 'ff6' of component 'counter_decade' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/timer_8_num_selectable.vhd:95]
INFO: [Synth 8-3491] module 'counter_decade' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/counter_9i_plus.vhd:16' bound to instance 'ff7' of component 'counter_decade' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/timer_8_num_selectable.vhd:101]
INFO: [Synth 8-3491] module 'multiplexer_8_1_4b' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/multiplexer_8_1b.vhd:15' bound to instance 'ff8' of component 'multiplexer_8_1_4b' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/timer_8_num_selectable.vhd:107]
INFO: [Synth 8-638] synthesizing module 'multiplexer_8_1_4b' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/multiplexer_8_1b.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'multiplexer_8_1_4b' (0#1) [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/multiplexer_8_1b.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'timer_8_num_selectable' (0#1) [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/timer_8_num_selectable.vhd:24]
INFO: [Synth 8-3491] module 'bcd_8_to_binary' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/bcd_8_to_binary.vhd:15' bound to instance 'ff5' of component 'bcd_8_to_binary' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/main.vhd:223]
INFO: [Synth 8-638] synthesizing module 'bcd_8_to_binary' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/bcd_8_to_binary.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'bcd_8_to_binary' (0#1) [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/bcd_8_to_binary.vhd:20]
INFO: [Synth 8-3491] module 'circular_buffer' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/circular_buffer.vhd:16' bound to instance 'ff6' of component 'circular_buffer' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/main.vhd:227]
INFO: [Synth 8-638] synthesizing module 'circular_buffer' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/circular_buffer.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'circular_buffer' (0#1) [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/circular_buffer.vhd:23]
INFO: [Synth 8-3491] module 'alu' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/alu.vhd:18' bound to instance 'ff7' of component 'alu' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/main.vhd:236]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/alu.vhd:24]
WARNING: [Synth 8-614] signal 'output_max' is read in the process but is not in the sensitivity list [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/alu.vhd:51]
WARNING: [Synth 8-614] signal 'output_min' is read in the process but is not in the sensitivity list [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/alu.vhd:51]
WARNING: [Synth 8-614] signal 'output_avg' is read in the process but is not in the sensitivity list [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/alu.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'alu' (0#1) [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/alu.vhd:24]
INFO: [Synth 8-3491] module 'dotiey' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/dotiey.vhd:17' bound to instance 'ff9' of component 'dotiey' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/main.vhd:244]
INFO: [Synth 8-638] synthesizing module 'dotiey' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/dotiey.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'dotiey' (0#1) [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/dotiey.vhd:25]
INFO: [Synth 8-3491] module 'multiplexer_8_1_4b' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/multiplexer_8_1b.vhd:15' bound to instance 'ff10' of component 'multiplexer_8_1_4b' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/main.vhd:251]
INFO: [Synth 8-3491] module 'selectable_override' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/selectable_override.vhd:16' bound to instance 'ff11' of component 'selectable_override' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/main.vhd:263]
INFO: [Synth 8-638] synthesizing module 'selectable_override' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/selectable_override.vhd:23]
WARNING: [Synth 8-614] signal 'max_text' is read in the process but is not in the sensitivity list [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/selectable_override.vhd:35]
WARNING: [Synth 8-614] signal 'min_text' is read in the process but is not in the sensitivity list [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/selectable_override.vhd:35]
WARNING: [Synth 8-614] signal 'avg_text' is read in the process but is not in the sensitivity list [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/selectable_override.vhd:35]
WARNING: [Synth 8-614] signal 'error_text' is read in the process but is not in the sensitivity list [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/selectable_override.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'selectable_override' (0#1) [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/selectable_override.vhd:23]
INFO: [Synth 8-3491] module 'segment_display' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/segment_display.vhd:15' bound to instance 'ff12' of component 'segment_display' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/main.vhd:269]
INFO: [Synth 8-638] synthesizing module 'segment_display' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/segment_display.vhd:23]
INFO: [Synth 8-3491] module 'decoder_3b' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/decoder_3b.vhd:16' bound to instance 'ff0' of component 'decoder_3b' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/segment_display.vhd:40]
INFO: [Synth 8-638] synthesizing module 'decoder_3b' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/decoder_3b.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'decoder_3b' (0#1) [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/decoder_3b.vhd:21]
INFO: [Synth 8-3491] module 'seven_seg_decoder' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/seven_seg_decoder.vhd:15' bound to instance 'ff1' of component 'seven_seg_decoder' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/segment_display.vhd:43]
INFO: [Synth 8-638] synthesizing module 'seven_seg_decoder' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/seven_seg_decoder.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'seven_seg_decoder' (0#1) [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/seven_seg_decoder.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'segment_display' (0#1) [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/segment_display.vhd:23]
INFO: [Synth 8-3491] module 'lfsr' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/random_number_generator.vhd:15' bound to instance 'ff13' of component 'lfsr' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/main.vhd:275]
INFO: [Synth 8-638] synthesizing module 'lfsr' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/random_number_generator.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'lfsr' (0#1) [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/random_number_generator.vhd:20]
INFO: [Synth 8-3491] module 'clk_divider' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/clk_divider.vhd:16' bound to instance 'ff14' of component 'clk_divider' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/main.vhd:282]
INFO: [Synth 8-3491] module 'binary_to_bcd_8' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/binary_to_bcd_8.vhd:17' bound to instance 'ff15' of component 'binary_to_bcd_8' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/main.vhd:286]
INFO: [Synth 8-638] synthesizing module 'binary_to_bcd_8' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/binary_to_bcd_8.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'binary_to_bcd_8' (0#1) [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/binary_to_bcd_8.vhd:32]
INFO: [Synth 8-3491] module 'multiplexer_8_1_4b' declared at 'D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/multiplexer_8_1b.vhd:15' bound to instance 'ff16' of component 'multiplexer_8_1_4b' [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/main.vhd:298]
INFO: [Synth 8-256] done synthesizing module 'main' (0#1) [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/main.vhd:28]
WARNING: [Synth 8-3848] Net RESET_OUT in module/entity fsm does not have driver. [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/sources_1/new/fsm.vhd:29]
WARNING: [Synth 8-3917] design main has port LED[15] driven by constant 0
WARNING: [Synth 8-3917] design main has port LED[14] driven by constant 0
WARNING: [Synth 8-3917] design main has port LED[13] driven by constant 0
WARNING: [Synth 8-3917] design main has port LED[12] driven by constant 0
WARNING: [Synth 8-3917] design main has port LED[6] driven by constant 0
WARNING: [Synth 8-7129] Port DECIMAL_POINT_IN in module seven_seg_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port BCD_BUS_IN[39] in module bcd_8_to_binary is either unconnected or has no load
WARNING: [Synth 8-7129] Port BCD_BUS_IN[38] in module bcd_8_to_binary is either unconnected or has no load
WARNING: [Synth 8-7129] Port BCD_BUS_IN[37] in module bcd_8_to_binary is either unconnected or has no load
WARNING: [Synth 8-7129] Port BCD_BUS_IN[36] in module bcd_8_to_binary is either unconnected or has no load
WARNING: [Synth 8-7129] Port BCD_BUS_IN[35] in module bcd_8_to_binary is either unconnected or has no load
WARNING: [Synth 8-7129] Port BCD_BUS_IN[34] in module bcd_8_to_binary is either unconnected or has no load
WARNING: [Synth 8-7129] Port BCD_BUS_IN[33] in module bcd_8_to_binary is either unconnected or has no load
WARNING: [Synth 8-7129] Port BCD_BUS_IN[32] in module bcd_8_to_binary is either unconnected or has no load
WARNING: [Synth 8-7129] Port BCD_BUS_IN[31] in module bcd_8_to_binary is either unconnected or has no load
WARNING: [Synth 8-7129] Port BCD_BUS_IN[30] in module bcd_8_to_binary is either unconnected or has no load
WARNING: [Synth 8-7129] Port BCD_BUS_IN[29] in module bcd_8_to_binary is either unconnected or has no load
WARNING: [Synth 8-7129] Port BCD_BUS_IN[28] in module bcd_8_to_binary is either unconnected or has no load
WARNING: [Synth 8-7129] Port BCD_BUS_IN[27] in module bcd_8_to_binary is either unconnected or has no load
WARNING: [Synth 8-7129] Port BCD_BUS_IN[26] in module bcd_8_to_binary is either unconnected or has no load
WARNING: [Synth 8-7129] Port BCD_BUS_IN[25] in module bcd_8_to_binary is either unconnected or has no load
WARNING: [Synth 8-7129] Port RESET_OUT in module fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK_IN in module fsm is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2043.523 ; gain = 496.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2043.523 ; gain = 496.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2043.523 ; gain = 496.355
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2043.523 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/constrs_1/imports/reaction_timer/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.srcs/constrs_1/imports/reaction_timer/Nexys-4-DDR-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2075.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2173.855 ; gain = 626.688
65 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2173.855 ; gain = 986.699
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp with file D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Apr 22 20:54:44 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Tue Apr 22 20:54:44 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp with file D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Apr 22 21:00:41 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Tue Apr 22 21:00:41 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/UC Files/2025/ENEL373/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp with file D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Apr 22 21:07:19 2025] Launched synth_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/synth_1/runme.log
[Tue Apr 22 21:07:19 2025] Launched impl_1...
Run output will be captured here: D:/UC Files/2025/ENEL373/ThuGroup13/reaction_timer/reaction_timer.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 22 21:12:06 2025...
