
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  75037                       # Simulator instruction rate (inst/s)
host_mem_usage                              201489980                       # Number of bytes of host memory used
host_op_rate                                    86934                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 62013.24                       # Real time elapsed on the host
host_tick_rate                               16662646                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4653285677                       # Number of instructions simulated
sim_ops                                    5391035680                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.033305                       # Number of seconds simulated
sim_ticks                                1033304690276                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   147                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2907363                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5814491                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     82.796291                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       210264395                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    253953882                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           12                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      6978765                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    407955967                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     16554165                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     35728800                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     19174635                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       570344902                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        50348287                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          141                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         874017018                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        856816142                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      6977399                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          495430797                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     184022272                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     21767471                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    178176619                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   2653285676                       # Number of instructions committed
system.switch_cpus.commit.committedOps     3073026764                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2453279539                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.252620                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.384855                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1632478323     66.54%     66.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    254520901     10.37%     76.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    150275232      6.13%     83.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     66649591      2.72%     85.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     77805091      3.17%     88.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     25472920      1.04%     89.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     27142977      1.11%     91.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     34912232      1.42%     92.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    184022272      7.50%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2453279539                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     43616388                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        2578642028                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             576546786                       # Number of loads committed
system.switch_cpus.commit.membars            24185673                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1772808362     57.69%     57.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     91848441      2.99%     60.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     40222395      1.31%     61.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     26604660      0.87%     62.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     10949133      0.36%     63.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     36278800      1.18%     64.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     43659594      1.42%     65.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      6109621      0.20%     66.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     37878988      1.23%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     67.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      2418496      0.08%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     67.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       151156      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     67.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    576546786     18.76%     86.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    427550332     13.91%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   3073026764                       # Class of committed instruction
system.switch_cpus.commit.refs             1004097118                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         359715540                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          2653285676                       # Number of Instructions Simulated
system.switch_cpus.committedOps            3073026764                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.933917                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.933917                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1765199409                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1380                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    207319200                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     3348924544                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        194471891                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         405057086                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        7027858                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          5207                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     106191035                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           570344902                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         361527285                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2102934891                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        484009                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             3033289298                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles        14058448                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.230168                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    367983100                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    277166847                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.224113                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2477947282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.409030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.722299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1832993494     73.97%     73.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         75530288      3.05%     77.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         46592382      1.88%     78.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         70493496      2.84%     81.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         57883336      2.34%     84.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         37475830      1.51%     85.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         64501422      2.60%     88.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         34431360      1.39%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        258045674     10.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2477947282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1615                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      7386283                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        511078780                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.296394                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1083533593                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          438869699                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        90983232                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     607159984                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     21845315                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         8061                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    442096676                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   3251163248                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     644663894                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     15469436                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    3212397176                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1865878                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      22487009                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        7027858                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      27441147                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         1535                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     85793585                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          431                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        83347                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     44185756                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     30613165                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     14546313                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        83347                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      5991558                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1394725                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        3190131396                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            3161894171                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.591434                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1886751881                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.276013                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             3164868880                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       3488445905                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2059232947                       # number of integer regfile writes
system.switch_cpus.ipc                       1.070759                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.070759                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           96      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1827601580     56.62%     56.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     91885339      2.85%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     42660780      1.32%     60.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     26605477      0.82%     61.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     11541014      0.36%     61.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     37452900      1.16%     63.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     43659605      1.35%     64.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      7313571      0.23%     64.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     46845444      1.45%     66.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      2418496      0.07%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       151159      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    649531246     20.12%     86.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    440199905     13.64%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3227866612                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            73752967                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.022849                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        10308046     13.98%     13.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        4799590      6.51%     20.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     20.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     20.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     20.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            91      0.00%     20.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      4486793      6.08%     26.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      2825352      3.83%     30.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             1      0.00%     30.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc      1194888      1.62%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     32.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       28492272     38.63%     70.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      21645934     29.35%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2856970799                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   8138750022                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2774012602                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2928631424                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         3229317930                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        3227866612                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     21845318                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    178136328                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        27297                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        77847                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    268379865                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2477947282                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.302637                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.960737                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1410571300     56.92%     56.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    304321191     12.28%     69.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    223891721      9.04%     78.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    159319714      6.43%     84.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    138038457      5.57%     90.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     97251864      3.92%     94.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     80813431      3.26%     97.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     35407729      1.43%     98.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     28331875      1.14%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2477947282                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.302636                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      444648684                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    868710748                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    387881569                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    500750596                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     48448047                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     29510292                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    607159984                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    442096676                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      4516466207                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      250893502                       # number of misc regfile writes
system.switch_cpus.numCycles               2477948897                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       142618704                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    3337195302                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       87072053                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        245432408                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      205633028                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        775667                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    6044055785                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     3284958248                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   3570989286                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         457111694                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      272264498                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        7027858                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     623036855                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        233793841                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   3518436336                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1002719760                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     32184658                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         599955646                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     24264543                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    554524048                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           5520458739                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          6527079829                       # The number of ROB writes
system.switch_cpus.timesIdled                      20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        459329367                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       289552446                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          380                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9557262                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3009                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     19114526                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3009                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2883965                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1585116                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1322015                       # Transaction distribution
system.membus.trans_dist::ReadExReq             23394                       # Transaction distribution
system.membus.trans_dist::ReadExResp            23394                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2883966                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      4365937                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      4355913                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      8721850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8721850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    287774080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    287262720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    575036800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               575036800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2907360                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2907360    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2907360                       # Request fanout histogram
system.membus.reqLayer0.occupancy         10581574194                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         10567013235                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        27657034022                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           9510204                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5652386                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           56                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6813518                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            47059                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           47059                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            57                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9510148                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          168                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     28671619                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              28671787                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        14208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1743932928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1743947136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2908700                       # Total snoops (count)
system.tol2bus.snoopTraffic                 202895104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12465962                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000272                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016486                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               12462573     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3389      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12465962                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14755057110                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       19926774926                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            118845                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    186284160                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         186287232                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    101486848                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      101486848                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1455345                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1455369                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       792866                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            792866                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    180279991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            180282964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      98215801                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            98215801                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      98215801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    180279991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           278498765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1585732.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   2905123.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000207473316                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        89090                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        89090                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            5391681                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1497839                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1455369                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    792866                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2910738                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1585732                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  5567                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           185710                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           160729                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           157097                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           151522                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           153068                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           166959                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           154653                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           137576                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           150566                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           180253                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          215718                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          235161                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          236488                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          199274                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          206083                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          214314                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            93154                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            88386                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            85774                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            87204                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            90290                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           100538                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            92868                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            91038                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            87793                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           102062                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          128806                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          118160                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          121862                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           89764                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           97194                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          110810                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.18                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 74784343012                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               14525855000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           129256299262                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    25741.80                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               44491.80                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1484464                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 760268                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                51.10                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               47.94                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2910738                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1585732                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1452083                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1451882                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    617                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    578                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 74820                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 76380                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 88522                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 88773                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 89142                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 89126                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 89108                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 89114                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 89115                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 89170                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 89391                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 89719                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 90376                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 92288                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 91455                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 89155                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 89100                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 89095                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  1829                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    38                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2246135                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   127.959824                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   124.945141                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    30.250059                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       150786      6.71%      6.71% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      2030692     90.41%     97.12% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        59526      2.65%     99.77% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         4545      0.20%     99.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639          490      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767           59      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895           12      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           20      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2246135                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        89090                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     32.609171                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    30.955325                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    10.417855                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-3              1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7             20      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11           254      0.29%      0.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15         1565      1.76%      2.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         4750      5.33%      7.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         9175     10.30%     17.70% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27        12841     14.41%     32.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31        14054     15.78%     47.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35        13472     15.12%     63.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39        10886     12.22%     75.23% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         8220      9.23%     84.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         5557      6.24%     90.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         3585      4.02%     94.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         2134      2.40%     97.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         1211      1.36%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          678      0.76%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          336      0.38%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          181      0.20%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75           94      0.11%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79           47      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83           13      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87           13      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        89090                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        89090                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.798889                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.777844                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.856190                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           12693     14.25%     14.25% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            1417      1.59%     15.84% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           69857     78.41%     94.25% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            1481      1.66%     95.91% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            3549      3.98%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              69      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              22      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        89090                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             185930944                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 356288                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              101484992                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              186287232                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           101486848                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      179.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       98.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   180.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    98.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        2.17                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.41                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.77                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1033304578293                       # Total gap between requests
system.mem_ctrls0.avgGap                    459607.02                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    185927872                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    101484992                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2972.985634256103                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 179935186.348895698786                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 98214004.983266785741                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      2910690                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1585732                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1804050                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 129254495212                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 23985573125379                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     37584.38                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     44406.82                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  15125868.13                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   49.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          8778744240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          4666001835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        11694298980                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        4470674220                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    379026184830                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     77608929600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      567812478825                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       549.511179                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 198259667205                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 800540943071                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          7258709640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          3858080490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         9048621960                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        3806695440                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    371134217910                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     84254901600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      560928872160                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       542.849440                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 215571786800                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 783228823476                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    185850752                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         185854720                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    101408000                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      101408000                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1451959                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1451990                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       792250                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            792250                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         3840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    179860552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            179864392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         3840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            3840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      98139495                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            98139495                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      98139495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         3840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    179860552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           278003887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1584500.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   2898056.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000213299154                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        89025                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        89025                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            5380611                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1496680                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1451991                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    792250                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2903982                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1584500                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  5864                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           188368                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           159724                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           162029                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           154628                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           151611                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           162464                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           155970                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           134195                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           145141                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           180671                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          214318                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          237320                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          232571                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          198074                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          205003                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          216031                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            95946                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            85460                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            93396                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            88020                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            91516                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            97896                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            95238                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            85424                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            85814                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           103474                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          129220                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          115816                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          111208                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           89920                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          100338                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          115791                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.19                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 74449579889                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               14490590000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           128789292389                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    25688.94                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               44438.94                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1481288                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 760416                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                51.11                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               47.99                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2903982                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1584500                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1448292                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1448090                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    836                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    805                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     47                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     45                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 74792                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 76332                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 88454                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 88702                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 89078                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 89068                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 89049                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 89050                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 89045                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 89098                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 89340                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 89722                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 90382                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 92101                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 91263                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 89106                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 89034                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 89026                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  1806                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    37                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2240882                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   128.023219                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   124.974268                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    30.571955                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       150703      6.73%      6.73% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      2024911     90.36%     97.09% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        59858      2.67%     99.76% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         4685      0.21%     99.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639          629      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           54      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           11      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           28      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2240882                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        89025                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     32.553799                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    30.905605                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    10.390558                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7             18      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11           263      0.30%      0.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15         1607      1.81%      2.12% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         4709      5.29%      7.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         9208     10.34%     17.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27        12897     14.49%     32.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31        14193     15.94%     48.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35        13298     14.94%     63.12% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39        10989     12.34%     75.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         8157      9.16%     84.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         5581      6.27%     90.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         3483      3.91%     94.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         2109      2.37%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         1182      1.33%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          637      0.72%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          333      0.37%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          187      0.21%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75           98      0.11%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79           47      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83           17      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        89025                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        89025                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.798113                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.777137                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.854617                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           12693     14.26%     14.26% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            1367      1.54%     15.79% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           69909     78.53%     94.32% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            1451      1.63%     95.95% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            3507      3.94%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              78      0.09%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              19      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        89025                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             185479552                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 375296                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              101406528                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              185854848                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           101408000                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      179.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       98.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   179.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    98.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        2.17                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.40                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.77                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1033304608317                       # Total gap between requests
system.mem_ctrls1.avgGap                    460424.98                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    185475584                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    101406528                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 3840.106444247467                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 179497476.151452213526                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 98138069.975191831589                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      2903920                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1584500                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      2447018                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 128786845371                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 23989083030896                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     39468.03                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     44349.31                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  15139844.13                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   50.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          8727600420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          4638810660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        11631973920                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        4445252820                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    378806194470                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     77793991200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      567611468610                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       549.316648                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 198743243888                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 800057366388                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          7272361320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          3865336530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         9060581460                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        3825717120                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    371223121380                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     84180036480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      560994799410                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       542.913242                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 215375084594                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 783425525682                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      6649901                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6649901                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      6649901                       # number of overall hits
system.l2.overall_hits::total                 6649901                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           55                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      2907306                       # number of demand (read+write) misses
system.l2.demand_misses::total                2907361                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           55                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      2907306                       # number of overall misses
system.l2.overall_misses::total               2907361                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4981482                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 279576034542                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     279581016024                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4981482                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 279576034542                       # number of overall miss cycles
system.l2.overall_miss_latency::total    279581016024                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           55                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      9557207                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9557262                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           55                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      9557207                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9557262                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.304200                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.304204                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.304200                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.304204                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 90572.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 96163.264047                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96163.158281                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 90572.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 96163.264047                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96163.158281                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1585116                       # number of writebacks
system.l2.writebacks::total                   1585116                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           55                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      2907305                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2907360                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           55                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2907305                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2907360                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4511792                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 254719821280                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 254724333072                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4511792                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 254719821280                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 254724333072                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.304200                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.304204                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.304200                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.304204                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 82032.581818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 87613.725178                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87613.619597                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 82032.581818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 87613.725178                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87613.619597                       # average overall mshr miss latency
system.l2.replacements                        2908698                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4067270                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4067270                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4067270                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4067270                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           56                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               56                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           56                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           56                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1297                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1297                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        23665                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 23665                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        23394                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               23394                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2270301456                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2270301456                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        47059                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             47059                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.497121                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.497121                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 97046.313414                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97046.313414                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        23394                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          23394                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2070275627                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2070275627                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.497121                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.497121                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88496.008677                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88496.008677                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           55                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               55                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4981482                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4981482                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           55                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             55                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 90572.400000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90572.400000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           55                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           55                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4511792                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4511792                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 82032.581818                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82032.581818                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      6626236                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6626236                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2883912                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2883912                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 277305733086                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 277305733086                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      9510148                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9510148                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.303246                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.303246                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 96156.100840                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96156.100840                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2883911                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2883911                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 252649545653                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 252649545653                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.303246                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.303246                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 87606.568182                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87606.568182                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    22433607                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2912794                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.701749                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.410301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       210.465243                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.055510                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3880.068946                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001321                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.051383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.947282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          273                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2296                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1155                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          355                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 308737338                       # Number of tag accesses
system.l2.tags.data_accesses                308737338                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    966695309724                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1033304690276                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204392                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    361527206                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2361731598                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204392                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    361527206                       # number of overall hits
system.cpu.icache.overall_hits::total      2361731598                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          866                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           78                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            944                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          866                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           78                       # number of overall misses
system.cpu.icache.overall_misses::total           944                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6371343                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6371343                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6371343                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6371343                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205258                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    361527284                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2361732542                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205258                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    361527284                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2361732542                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 81683.884615                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6749.304025                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 81683.884615                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6749.304025                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          199                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    49.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          298                       # number of writebacks
system.cpu.icache.writebacks::total               298                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           21                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           21                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           57                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           57                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5057793                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5057793                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5057793                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5057793                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 88733.210526                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88733.210526                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 88733.210526                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88733.210526                       # average overall mshr miss latency
system.cpu.icache.replacements                    298                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204392                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    361527206                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2361731598                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          866                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           78                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           944                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6371343                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6371343                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205258                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    361527284                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2361732542                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 81683.884615                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6749.304025                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           21                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           57                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5057793                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5057793                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 88733.210526                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88733.210526                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.443555                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2361732521                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               923                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2558756.794150                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   596.054105                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    27.389450                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.955215                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.043893                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999108                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          623                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          623                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998397                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       92107570061                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      92107570061                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    718221179                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    869994211                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1588215390                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    718221179                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    869994211                       # number of overall hits
system.cpu.dcache.overall_hits::total      1588215390                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7297184                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     33922826                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       41220010                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7297184                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     33922826                       # number of overall misses
system.cpu.dcache.overall_misses::total      41220010                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1592248537159                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1592248537159                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1592248537159                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1592248537159                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    725518363                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    903917037                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1629435400                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    725518363                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    903917037                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1629435400                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010058                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.037529                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025297                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010058                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.037529                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025297                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 46937.378895                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38628.048299                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 46937.378895                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38628.048299                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        49636                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         5573                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1537                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              49                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.294079                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   113.734694                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      7655509                       # number of writebacks
system.cpu.dcache.writebacks::total           7655509                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     24365727                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     24365727                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     24365727                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     24365727                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      9557099                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9557099                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      9557099                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9557099                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 351717855615                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 351717855615                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 351717855615                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 351717855615                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010573                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005865                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010573                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005865                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 36801.738228                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36801.738228                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 36801.738228                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36801.738228                       # average overall mshr miss latency
system.cpu.dcache.replacements               16854233                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    411968458                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    464368611                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       876337069                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6852228                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     33765418                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      40617646                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1578921425355                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1578921425355                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    418820686                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    498134029                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    916954715                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016361                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.067784                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044296                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 46761.495011                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38872.794976                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     24255377                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     24255377                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      9510041                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      9510041                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 349180508193                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 349180508193                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.019091                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010371                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 36717.034994                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36717.034994                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    306252721                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    405625600                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      711878321                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       444956                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       157408                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       602364                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  13327111804                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13327111804                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    306697677                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    405783008                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    712480685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001451                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000388                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000845                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 84666.038600                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22124.681761                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       110350                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       110350                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        47058                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        47058                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2537347422                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2537347422                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000116                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 53919.576310                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53919.576310                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     16027675                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     21767312                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     37794987                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          220                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          319                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     12038790                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     12038790                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     16027774                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     21767532                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     37795306                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 54721.772727                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 37739.153605                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          112                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          112                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          108                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          108                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      1120062                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1120062                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10370.944444                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10370.944444                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     16027774                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     21767324                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     37795098                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     16027774                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     21767324                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     37795098                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999319                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1680659964                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          16854489                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             99.715866                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   142.147903                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   113.851417                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.555265                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.444732                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       54577680217                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      54577680217                       # Number of data accesses

---------- End Simulation Statistics   ----------
