
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F3)
	S6= FU.OutID1=>A_EX.In                                      Premise(F4)
	S7= LIMMEXT.Out=>B_EX.In                                    Premise(F5)
	S8= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                     Premise(F6)
	S9= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                         Premise(F7)
	S10= FU.Bub_ID=>CU_ID.Bub                                   Premise(F8)
	S11= FU.Halt_ID=>CU_ID.Halt                                 Premise(F9)
	S12= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F10)
	S13= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F11)
	S14= FU.Bub_IF=>CU_IF.Bub                                   Premise(F12)
	S15= FU.Halt_IF=>CU_IF.Halt                                 Premise(F13)
	S16= ICache.Hit=>CU_IF.ICacheHit                            Premise(F14)
	S17= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F15)
	S18= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F16)
	S19= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F17)
	S20= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F18)
	S21= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F19)
	S22= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F20)
	S23= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F21)
	S24= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F22)
	S25= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F23)
	S26= ICache.Hit=>FU.ICacheHit                               Premise(F24)
	S27= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F25)
	S28= IR_ID.Out=>FU.IR_ID                                    Premise(F26)
	S29= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F27)
	S30= IR_WB.Out=>FU.IR_WB                                    Premise(F28)
	S31= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F29)
	S32= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F30)
	S33= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F31)
	S34= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F32)
	S35= GPR.Rdata1=>FU.InID1                                   Premise(F33)
	S36= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F34)
	S37= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F35)
	S38= ALUOut_WB.Out=>FU.InWB                                 Premise(F36)
	S39= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F37)
	S40= IR_ID.Out25_21=>GPR.RReg1                              Premise(F38)
	S41= ALUOut_WB.Out=>GPR.WData                               Premise(F39)
	S42= IR_WB.Out20_16=>GPR.WReg                               Premise(F40)
	S43= IMMU.Addr=>IAddrReg.In                                 Premise(F41)
	S44= PC.Out=>ICache.IEA                                     Premise(F42)
	S45= ICache.IEA=addr                                        Path(S4,S44)
	S46= ICache.Hit=ICacheHit(addr)                             ICache-Search(S45)
	S47= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S46,S16)
	S48= FU.ICacheHit=ICacheHit(addr)                           Path(S46,S26)
	S49= PC.Out=>ICache.IEA                                     Premise(F43)
	S50= IMem.MEM8WordOut=>ICache.WData                         Premise(F44)
	S51= ICache.Out=>ICacheReg.In                               Premise(F45)
	S52= PC.Out=>IMMU.IEA                                       Premise(F46)
	S53= IMMU.IEA=addr                                          Path(S4,S52)
	S54= CP0.ASID=>IMMU.PID                                     Premise(F47)
	S55= IMMU.PID=pid                                           Path(S3,S54)
	S56= IMMU.Addr={pid,addr}                                   IMMU-Search(S55,S53)
	S57= IAddrReg.In={pid,addr}                                 Path(S56,S43)
	S58= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S55,S53)
	S59= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S58,S17)
	S60= IAddrReg.Out=>IMem.RAddr                               Premise(F48)
	S61= ICacheReg.Out=>IRMux.CacheData                         Premise(F49)
	S62= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F50)
	S63= IMem.Out=>IRMux.MemData                                Premise(F51)
	S64= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F52)
	S65= IR_ID.Out=>IR_EX.In                                    Premise(F53)
	S66= ICache.Out=>IR_ID.In                                   Premise(F54)
	S67= IRMux.Out=>IR_ID.In                                    Premise(F55)
	S68= ICache.Out=>IR_IMMU.In                                 Premise(F56)
	S69= IR_DMMU2.Out=>IR_WB.In                                 Premise(F57)
	S70= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F58)
	S71= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F59)
	S72= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F60)
	S73= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F61)
	S74= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F62)
	S75= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F63)
	S76= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F64)
	S77= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F65)
	S78= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F66)
	S79= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F67)
	S80= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F68)
	S81= IR_EX.Out31_26=>CU_EX.Op                               Premise(F69)
	S82= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F70)
	S83= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F71)
	S84= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F72)
	S85= IR_ID.Out31_26=>CU_ID.Op                               Premise(F73)
	S86= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F74)
	S87= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F75)
	S88= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F76)
	S89= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F77)
	S90= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F78)
	S91= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F79)
	S92= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F80)
	S93= IR_WB.Out31_26=>CU_WB.Op                               Premise(F81)
	S94= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F82)
	S95= CtrlA_EX=0                                             Premise(F83)
	S96= CtrlB_EX=0                                             Premise(F84)
	S97= CtrlALUOut_MEM=0                                       Premise(F85)
	S98= CtrlALUOut_DMMU1=0                                     Premise(F86)
	S99= CtrlALUOut_DMMU2=0                                     Premise(F87)
	S100= CtrlALUOut_WB=0                                       Premise(F88)
	S101= CtrlA_MEM=0                                           Premise(F89)
	S102= CtrlA_WB=0                                            Premise(F90)
	S103= CtrlB_MEM=0                                           Premise(F91)
	S104= CtrlB_WB=0                                            Premise(F92)
	S105= CtrlICache=0                                          Premise(F93)
	S106= CtrlIMMU=0                                            Premise(F94)
	S107= CtrlIR_DMMU1=0                                        Premise(F95)
	S108= CtrlIR_DMMU2=0                                        Premise(F96)
	S109= CtrlIR_EX=0                                           Premise(F97)
	S110= CtrlIR_ID=0                                           Premise(F98)
	S111= CtrlIR_IMMU=1                                         Premise(F99)
	S112= CtrlIR_MEM=0                                          Premise(F100)
	S113= CtrlIR_WB=0                                           Premise(F101)
	S114= CtrlGPR=0                                             Premise(F102)
	S115= CtrlIAddrReg=1                                        Premise(F103)
	S116= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S57,S115)
	S117= CtrlPC=0                                              Premise(F104)
	S118= CtrlPCInc=0                                           Premise(F105)
	S119= PC[Out]=addr                                          PC-Hold(S1,S117,S118)
	S120= CtrlIMem=0                                            Premise(F106)
	S121= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S120)
	S122= CtrlICacheReg=1                                       Premise(F107)
	S123= CtrlASIDIn=0                                          Premise(F108)
	S124= CtrlCP0=0                                             Premise(F109)
	S125= CP0[ASID]=pid                                         CP0-Hold(S0,S124)
	S126= CtrlEPCIn=0                                           Premise(F110)
	S127= CtrlExCodeIn=0                                        Premise(F111)
	S128= CtrlIRMux=0                                           Premise(F112)
	S129= GPR[rS]=a                                             Premise(F113)

IMMU	S130= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S116)
	S131= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S116)
	S132= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S116)
	S133= PC.Out=addr                                           PC-Out(S119)
	S134= CP0.ASID=pid                                          CP0-Read-ASID(S125)
	S135= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F114)
	S136= FU.OutID1=>A_EX.In                                    Premise(F115)
	S137= LIMMEXT.Out=>B_EX.In                                  Premise(F116)
	S138= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F117)
	S139= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F118)
	S140= FU.Bub_ID=>CU_ID.Bub                                  Premise(F119)
	S141= FU.Halt_ID=>CU_ID.Halt                                Premise(F120)
	S142= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F121)
	S143= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F122)
	S144= FU.Bub_IF=>CU_IF.Bub                                  Premise(F123)
	S145= FU.Halt_IF=>CU_IF.Halt                                Premise(F124)
	S146= ICache.Hit=>CU_IF.ICacheHit                           Premise(F125)
	S147= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F126)
	S148= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F127)
	S149= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F128)
	S150= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F129)
	S151= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F130)
	S152= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F131)
	S153= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F132)
	S154= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F133)
	S155= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F134)
	S156= ICache.Hit=>FU.ICacheHit                              Premise(F135)
	S157= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F136)
	S158= IR_ID.Out=>FU.IR_ID                                   Premise(F137)
	S159= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F138)
	S160= IR_WB.Out=>FU.IR_WB                                   Premise(F139)
	S161= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F140)
	S162= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F141)
	S163= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F142)
	S164= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F143)
	S165= GPR.Rdata1=>FU.InID1                                  Premise(F144)
	S166= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F145)
	S167= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F146)
	S168= ALUOut_WB.Out=>FU.InWB                                Premise(F147)
	S169= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F148)
	S170= IR_ID.Out25_21=>GPR.RReg1                             Premise(F149)
	S171= ALUOut_WB.Out=>GPR.WData                              Premise(F150)
	S172= IR_WB.Out20_16=>GPR.WReg                              Premise(F151)
	S173= IMMU.Addr=>IAddrReg.In                                Premise(F152)
	S174= PC.Out=>ICache.IEA                                    Premise(F153)
	S175= ICache.IEA=addr                                       Path(S133,S174)
	S176= ICache.Hit=ICacheHit(addr)                            ICache-Search(S175)
	S177= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S176,S146)
	S178= FU.ICacheHit=ICacheHit(addr)                          Path(S176,S156)
	S179= PC.Out=>ICache.IEA                                    Premise(F154)
	S180= IMem.MEM8WordOut=>ICache.WData                        Premise(F155)
	S181= ICache.Out=>ICacheReg.In                              Premise(F156)
	S182= PC.Out=>IMMU.IEA                                      Premise(F157)
	S183= IMMU.IEA=addr                                         Path(S133,S182)
	S184= CP0.ASID=>IMMU.PID                                    Premise(F158)
	S185= IMMU.PID=pid                                          Path(S134,S184)
	S186= IMMU.Addr={pid,addr}                                  IMMU-Search(S185,S183)
	S187= IAddrReg.In={pid,addr}                                Path(S186,S173)
	S188= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S185,S183)
	S189= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S188,S147)
	S190= IAddrReg.Out=>IMem.RAddr                              Premise(F159)
	S191= IMem.RAddr={pid,addr}                                 Path(S130,S190)
	S192= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S191,S121)
	S193= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S191,S121)
	S194= ICache.WData=IMemGet8Word({pid,addr})                 Path(S193,S180)
	S195= ICacheReg.Out=>IRMux.CacheData                        Premise(F160)
	S196= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F161)
	S197= IMem.Out=>IRMux.MemData                               Premise(F162)
	S198= IRMux.MemData={12,rS,rD,UIMM}                         Path(S192,S197)
	S199= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S198)
	S200= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F163)
	S201= IR_ID.Out=>IR_EX.In                                   Premise(F164)
	S202= ICache.Out=>IR_ID.In                                  Premise(F165)
	S203= IRMux.Out=>IR_ID.In                                   Premise(F166)
	S204= IR_ID.In={12,rS,rD,UIMM}                              Path(S199,S203)
	S205= ICache.Out=>IR_IMMU.In                                Premise(F167)
	S206= IR_DMMU2.Out=>IR_WB.In                                Premise(F168)
	S207= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F169)
	S208= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F170)
	S209= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F171)
	S210= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F172)
	S211= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F173)
	S212= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F174)
	S213= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F175)
	S214= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F176)
	S215= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F177)
	S216= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F178)
	S217= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F179)
	S218= IR_EX.Out31_26=>CU_EX.Op                              Premise(F180)
	S219= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F181)
	S220= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F182)
	S221= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F183)
	S222= IR_ID.Out31_26=>CU_ID.Op                              Premise(F184)
	S223= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F185)
	S224= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F186)
	S225= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F187)
	S226= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F188)
	S227= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F189)
	S228= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F190)
	S229= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F191)
	S230= IR_WB.Out31_26=>CU_WB.Op                              Premise(F192)
	S231= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F193)
	S232= CtrlA_EX=0                                            Premise(F194)
	S233= CtrlB_EX=0                                            Premise(F195)
	S234= CtrlALUOut_MEM=0                                      Premise(F196)
	S235= CtrlALUOut_DMMU1=0                                    Premise(F197)
	S236= CtrlALUOut_DMMU2=0                                    Premise(F198)
	S237= CtrlALUOut_WB=0                                       Premise(F199)
	S238= CtrlA_MEM=0                                           Premise(F200)
	S239= CtrlA_WB=0                                            Premise(F201)
	S240= CtrlB_MEM=0                                           Premise(F202)
	S241= CtrlB_WB=0                                            Premise(F203)
	S242= CtrlICache=1                                          Premise(F204)
	S243= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S175,S194,S242)
	S244= CtrlIMMU=0                                            Premise(F205)
	S245= CtrlIR_DMMU1=0                                        Premise(F206)
	S246= CtrlIR_DMMU2=0                                        Premise(F207)
	S247= CtrlIR_EX=0                                           Premise(F208)
	S248= CtrlIR_ID=1                                           Premise(F209)
	S249= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S204,S248)
	S250= CtrlIR_IMMU=0                                         Premise(F210)
	S251= CtrlIR_MEM=0                                          Premise(F211)
	S252= CtrlIR_WB=0                                           Premise(F212)
	S253= CtrlGPR=0                                             Premise(F213)
	S254= GPR[rS]=a                                             GPR-Hold(S129,S253)
	S255= CtrlIAddrReg=0                                        Premise(F214)
	S256= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S116,S255)
	S257= CtrlPC=0                                              Premise(F215)
	S258= CtrlPCInc=1                                           Premise(F216)
	S259= PC[Out]=addr+4                                        PC-Inc(S119,S257,S258)
	S260= PC[CIA]=addr                                          PC-Inc(S119,S257,S258)
	S261= CtrlIMem=0                                            Premise(F217)
	S262= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S121,S261)
	S263= CtrlICacheReg=0                                       Premise(F218)
	S264= CtrlASIDIn=0                                          Premise(F219)
	S265= CtrlCP0=0                                             Premise(F220)
	S266= CP0[ASID]=pid                                         CP0-Hold(S125,S265)
	S267= CtrlEPCIn=0                                           Premise(F221)
	S268= CtrlExCodeIn=0                                        Premise(F222)
	S269= CtrlIRMux=0                                           Premise(F223)

ID	S270= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S249)
	S271= IR_ID.Out31_26=12                                     IR-Out(S249)
	S272= IR_ID.Out25_21=rS                                     IR-Out(S249)
	S273= IR_ID.Out20_16=rD                                     IR-Out(S249)
	S274= IR_ID.Out15_0=UIMM                                    IR-Out(S249)
	S275= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S256)
	S276= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S256)
	S277= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S256)
	S278= PC.Out=addr+4                                         PC-Out(S259)
	S279= PC.CIA=addr                                           PC-Out(S260)
	S280= PC.CIA31_28=addr[31:28]                               PC-Out(S260)
	S281= CP0.ASID=pid                                          CP0-Read-ASID(S266)
	S282= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F224)
	S283= FU.OutID1=>A_EX.In                                    Premise(F225)
	S284= LIMMEXT.Out=>B_EX.In                                  Premise(F226)
	S285= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F227)
	S286= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F228)
	S287= FU.Bub_ID=>CU_ID.Bub                                  Premise(F229)
	S288= FU.Halt_ID=>CU_ID.Halt                                Premise(F230)
	S289= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F231)
	S290= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F232)
	S291= FU.Bub_IF=>CU_IF.Bub                                  Premise(F233)
	S292= FU.Halt_IF=>CU_IF.Halt                                Premise(F234)
	S293= ICache.Hit=>CU_IF.ICacheHit                           Premise(F235)
	S294= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F236)
	S295= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F237)
	S296= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F238)
	S297= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F239)
	S298= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F240)
	S299= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F241)
	S300= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F242)
	S301= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F243)
	S302= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F244)
	S303= ICache.Hit=>FU.ICacheHit                              Premise(F245)
	S304= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F246)
	S305= IR_ID.Out=>FU.IR_ID                                   Premise(F247)
	S306= FU.IR_ID={12,rS,rD,UIMM}                              Path(S270,S305)
	S307= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F248)
	S308= IR_WB.Out=>FU.IR_WB                                   Premise(F249)
	S309= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F250)
	S310= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F251)
	S311= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F252)
	S312= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F253)
	S313= GPR.Rdata1=>FU.InID1                                  Premise(F254)
	S314= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F255)
	S315= FU.InID1_RReg=rS                                      Path(S272,S314)
	S316= FU.InID2_RReg=5'b00000                                Premise(F256)
	S317= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F257)
	S318= ALUOut_WB.Out=>FU.InWB                                Premise(F258)
	S319= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F259)
	S320= IR_ID.Out25_21=>GPR.RReg1                             Premise(F260)
	S321= GPR.RReg1=rS                                          Path(S272,S320)
	S322= GPR.Rdata1=a                                          GPR-Read(S321,S254)
	S323= FU.InID1=a                                            Path(S322,S313)
	S324= FU.OutID1=FU(a)                                       FU-Forward(S323)
	S325= A_EX.In=FU(a)                                         Path(S324,S283)
	S326= ALUOut_WB.Out=>GPR.WData                              Premise(F261)
	S327= IR_WB.Out20_16=>GPR.WReg                              Premise(F262)
	S328= IMMU.Addr=>IAddrReg.In                                Premise(F263)
	S329= PC.Out=>ICache.IEA                                    Premise(F264)
	S330= ICache.IEA=addr+4                                     Path(S278,S329)
	S331= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S330)
	S332= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S331,S293)
	S333= FU.ICacheHit=ICacheHit(addr+4)                        Path(S331,S303)
	S334= PC.Out=>ICache.IEA                                    Premise(F265)
	S335= IMem.MEM8WordOut=>ICache.WData                        Premise(F266)
	S336= ICache.Out=>ICacheReg.In                              Premise(F267)
	S337= PC.Out=>IMMU.IEA                                      Premise(F268)
	S338= IMMU.IEA=addr+4                                       Path(S278,S337)
	S339= CP0.ASID=>IMMU.PID                                    Premise(F269)
	S340= IMMU.PID=pid                                          Path(S281,S339)
	S341= IMMU.Addr={pid,addr+4}                                IMMU-Search(S340,S338)
	S342= IAddrReg.In={pid,addr+4}                              Path(S341,S328)
	S343= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S340,S338)
	S344= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S343,S294)
	S345= IAddrReg.Out=>IMem.RAddr                              Premise(F270)
	S346= IMem.RAddr={pid,addr}                                 Path(S275,S345)
	S347= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S346,S262)
	S348= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S346,S262)
	S349= ICache.WData=IMemGet8Word({pid,addr})                 Path(S348,S335)
	S350= ICacheReg.Out=>IRMux.CacheData                        Premise(F271)
	S351= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F272)
	S352= IMem.Out=>IRMux.MemData                               Premise(F273)
	S353= IRMux.MemData={12,rS,rD,UIMM}                         Path(S347,S352)
	S354= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S353)
	S355= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F274)
	S356= IR_ID.Out=>IR_EX.In                                   Premise(F275)
	S357= IR_EX.In={12,rS,rD,UIMM}                              Path(S270,S356)
	S358= ICache.Out=>IR_ID.In                                  Premise(F276)
	S359= IRMux.Out=>IR_ID.In                                   Premise(F277)
	S360= IR_ID.In={12,rS,rD,UIMM}                              Path(S354,S359)
	S361= ICache.Out=>IR_IMMU.In                                Premise(F278)
	S362= IR_DMMU2.Out=>IR_WB.In                                Premise(F279)
	S363= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F280)
	S364= LIMMEXT.In=UIMM                                       Path(S274,S363)
	S365= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S364)
	S366= B_EX.In={16{0},UIMM}                                  Path(S365,S284)
	S367= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F281)
	S368= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F282)
	S369= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F283)
	S370= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F284)
	S371= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F285)
	S372= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F286)
	S373= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F287)
	S374= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F288)
	S375= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F289)
	S376= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F290)
	S377= IR_EX.Out31_26=>CU_EX.Op                              Premise(F291)
	S378= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F292)
	S379= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F293)
	S380= CU_ID.IRFunc1=rD                                      Path(S273,S379)
	S381= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F294)
	S382= CU_ID.IRFunc2=rS                                      Path(S272,S381)
	S383= IR_ID.Out31_26=>CU_ID.Op                              Premise(F295)
	S384= CU_ID.Op=12                                           Path(S271,S383)
	S385= CU_ID.Func=alu_add                                    CU_ID(S384)
	S386= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F296)
	S387= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F297)
	S388= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F298)
	S389= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F299)
	S390= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F300)
	S391= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F301)
	S392= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F302)
	S393= IR_WB.Out31_26=>CU_WB.Op                              Premise(F303)
	S394= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F304)
	S395= CtrlA_EX=1                                            Premise(F305)
	S396= [A_EX]=FU(a)                                          A_EX-Write(S325,S395)
	S397= CtrlB_EX=1                                            Premise(F306)
	S398= [B_EX]={16{0},UIMM}                                   B_EX-Write(S366,S397)
	S399= CtrlALUOut_MEM=0                                      Premise(F307)
	S400= CtrlALUOut_DMMU1=0                                    Premise(F308)
	S401= CtrlALUOut_DMMU2=0                                    Premise(F309)
	S402= CtrlALUOut_WB=0                                       Premise(F310)
	S403= CtrlA_MEM=0                                           Premise(F311)
	S404= CtrlA_WB=0                                            Premise(F312)
	S405= CtrlB_MEM=0                                           Premise(F313)
	S406= CtrlB_WB=0                                            Premise(F314)
	S407= CtrlICache=0                                          Premise(F315)
	S408= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S243,S407)
	S409= CtrlIMMU=0                                            Premise(F316)
	S410= CtrlIR_DMMU1=0                                        Premise(F317)
	S411= CtrlIR_DMMU2=0                                        Premise(F318)
	S412= CtrlIR_EX=1                                           Premise(F319)
	S413= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Write(S357,S412)
	S414= CtrlIR_ID=0                                           Premise(F320)
	S415= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S249,S414)
	S416= CtrlIR_IMMU=0                                         Premise(F321)
	S417= CtrlIR_MEM=0                                          Premise(F322)
	S418= CtrlIR_WB=0                                           Premise(F323)
	S419= CtrlGPR=0                                             Premise(F324)
	S420= GPR[rS]=a                                             GPR-Hold(S254,S419)
	S421= CtrlIAddrReg=0                                        Premise(F325)
	S422= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S256,S421)
	S423= CtrlPC=0                                              Premise(F326)
	S424= CtrlPCInc=0                                           Premise(F327)
	S425= PC[CIA]=addr                                          PC-Hold(S260,S424)
	S426= PC[Out]=addr+4                                        PC-Hold(S259,S423,S424)
	S427= CtrlIMem=0                                            Premise(F328)
	S428= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S262,S427)
	S429= CtrlICacheReg=0                                       Premise(F329)
	S430= CtrlASIDIn=0                                          Premise(F330)
	S431= CtrlCP0=0                                             Premise(F331)
	S432= CP0[ASID]=pid                                         CP0-Hold(S266,S431)
	S433= CtrlEPCIn=0                                           Premise(F332)
	S434= CtrlExCodeIn=0                                        Premise(F333)
	S435= CtrlIRMux=0                                           Premise(F334)

EX	S436= A_EX.Out=FU(a)                                        A_EX-Out(S396)
	S437= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S396)
	S438= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S396)
	S439= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S398)
	S440= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S398)
	S441= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S398)
	S442= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S413)
	S443= IR_EX.Out31_26=12                                     IR_EX-Out(S413)
	S444= IR_EX.Out25_21=rS                                     IR_EX-Out(S413)
	S445= IR_EX.Out20_16=rD                                     IR_EX-Out(S413)
	S446= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S413)
	S447= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S415)
	S448= IR_ID.Out31_26=12                                     IR-Out(S415)
	S449= IR_ID.Out25_21=rS                                     IR-Out(S415)
	S450= IR_ID.Out20_16=rD                                     IR-Out(S415)
	S451= IR_ID.Out15_0=UIMM                                    IR-Out(S415)
	S452= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S422)
	S453= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S422)
	S454= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S422)
	S455= PC.CIA=addr                                           PC-Out(S425)
	S456= PC.CIA31_28=addr[31:28]                               PC-Out(S425)
	S457= PC.Out=addr+4                                         PC-Out(S426)
	S458= CP0.ASID=pid                                          CP0-Read-ASID(S432)
	S459= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F335)
	S460= FU.OutID1=>A_EX.In                                    Premise(F336)
	S461= LIMMEXT.Out=>B_EX.In                                  Premise(F337)
	S462= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F338)
	S463= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F339)
	S464= FU.Bub_ID=>CU_ID.Bub                                  Premise(F340)
	S465= FU.Halt_ID=>CU_ID.Halt                                Premise(F341)
	S466= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F342)
	S467= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F343)
	S468= FU.Bub_IF=>CU_IF.Bub                                  Premise(F344)
	S469= FU.Halt_IF=>CU_IF.Halt                                Premise(F345)
	S470= ICache.Hit=>CU_IF.ICacheHit                           Premise(F346)
	S471= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F347)
	S472= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F348)
	S473= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F349)
	S474= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F350)
	S475= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F351)
	S476= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F352)
	S477= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F353)
	S478= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F354)
	S479= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F355)
	S480= ICache.Hit=>FU.ICacheHit                              Premise(F356)
	S481= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F357)
	S482= IR_ID.Out=>FU.IR_ID                                   Premise(F358)
	S483= FU.IR_ID={12,rS,rD,UIMM}                              Path(S447,S482)
	S484= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F359)
	S485= IR_WB.Out=>FU.IR_WB                                   Premise(F360)
	S486= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F361)
	S487= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F362)
	S488= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F363)
	S489= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F364)
	S490= FU.InEX_WReg=rD                                       Path(S445,S489)
	S491= GPR.Rdata1=>FU.InID1                                  Premise(F365)
	S492= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F366)
	S493= FU.InID1_RReg=rS                                      Path(S449,S492)
	S494= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F367)
	S495= ALUOut_WB.Out=>FU.InWB                                Premise(F368)
	S496= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F369)
	S497= IR_ID.Out25_21=>GPR.RReg1                             Premise(F370)
	S498= GPR.RReg1=rS                                          Path(S449,S497)
	S499= GPR.Rdata1=a                                          GPR-Read(S498,S420)
	S500= FU.InID1=a                                            Path(S499,S491)
	S501= FU.OutID1=FU(a)                                       FU-Forward(S500)
	S502= A_EX.In=FU(a)                                         Path(S501,S460)
	S503= ALUOut_WB.Out=>GPR.WData                              Premise(F371)
	S504= IR_WB.Out20_16=>GPR.WReg                              Premise(F372)
	S505= IMMU.Addr=>IAddrReg.In                                Premise(F373)
	S506= PC.Out=>ICache.IEA                                    Premise(F374)
	S507= ICache.IEA=addr+4                                     Path(S457,S506)
	S508= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S507)
	S509= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S508,S470)
	S510= FU.ICacheHit=ICacheHit(addr+4)                        Path(S508,S480)
	S511= PC.Out=>ICache.IEA                                    Premise(F375)
	S512= IMem.MEM8WordOut=>ICache.WData                        Premise(F376)
	S513= ICache.Out=>ICacheReg.In                              Premise(F377)
	S514= PC.Out=>IMMU.IEA                                      Premise(F378)
	S515= IMMU.IEA=addr+4                                       Path(S457,S514)
	S516= CP0.ASID=>IMMU.PID                                    Premise(F379)
	S517= IMMU.PID=pid                                          Path(S458,S516)
	S518= IMMU.Addr={pid,addr+4}                                IMMU-Search(S517,S515)
	S519= IAddrReg.In={pid,addr+4}                              Path(S518,S505)
	S520= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S517,S515)
	S521= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S520,S471)
	S522= IAddrReg.Out=>IMem.RAddr                              Premise(F380)
	S523= IMem.RAddr={pid,addr}                                 Path(S452,S522)
	S524= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S523,S428)
	S525= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S523,S428)
	S526= ICache.WData=IMemGet8Word({pid,addr})                 Path(S525,S512)
	S527= ICacheReg.Out=>IRMux.CacheData                        Premise(F381)
	S528= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F382)
	S529= IMem.Out=>IRMux.MemData                               Premise(F383)
	S530= IRMux.MemData={12,rS,rD,UIMM}                         Path(S524,S529)
	S531= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S530)
	S532= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F384)
	S533= IR_ID.Out=>IR_EX.In                                   Premise(F385)
	S534= IR_EX.In={12,rS,rD,UIMM}                              Path(S447,S533)
	S535= ICache.Out=>IR_ID.In                                  Premise(F386)
	S536= IRMux.Out=>IR_ID.In                                   Premise(F387)
	S537= IR_ID.In={12,rS,rD,UIMM}                              Path(S531,S536)
	S538= ICache.Out=>IR_IMMU.In                                Premise(F388)
	S539= IR_DMMU2.Out=>IR_WB.In                                Premise(F389)
	S540= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F390)
	S541= LIMMEXT.In=UIMM                                       Path(S451,S540)
	S542= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S541)
	S543= B_EX.In={16{0},UIMM}                                  Path(S542,S461)
	S544= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F391)
	S545= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F392)
	S546= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F393)
	S547= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F394)
	S548= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F395)
	S549= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F396)
	S550= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F397)
	S551= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F398)
	S552= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F399)
	S553= CU_EX.IRFunc1=rD                                      Path(S445,S552)
	S554= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F400)
	S555= CU_EX.IRFunc2=rS                                      Path(S444,S554)
	S556= IR_EX.Out31_26=>CU_EX.Op                              Premise(F401)
	S557= CU_EX.Op=12                                           Path(S443,S556)
	S558= CU_EX.Func=alu_add                                    CU_EX(S557)
	S559= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F402)
	S560= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F403)
	S561= CU_ID.IRFunc1=rD                                      Path(S450,S560)
	S562= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F404)
	S563= CU_ID.IRFunc2=rS                                      Path(S449,S562)
	S564= IR_ID.Out31_26=>CU_ID.Op                              Premise(F405)
	S565= CU_ID.Op=12                                           Path(S448,S564)
	S566= CU_ID.Func=alu_add                                    CU_ID(S565)
	S567= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F406)
	S568= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F407)
	S569= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F408)
	S570= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F409)
	S571= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F410)
	S572= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F411)
	S573= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F412)
	S574= IR_WB.Out31_26=>CU_WB.Op                              Premise(F413)
	S575= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F414)
	S576= CtrlA_EX=0                                            Premise(F415)
	S577= [A_EX]=FU(a)                                          A_EX-Hold(S396,S576)
	S578= CtrlB_EX=0                                            Premise(F416)
	S579= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S398,S578)
	S580= CtrlALUOut_MEM=1                                      Premise(F417)
	S581= CtrlALUOut_DMMU1=0                                    Premise(F418)
	S582= CtrlALUOut_DMMU2=0                                    Premise(F419)
	S583= CtrlALUOut_WB=0                                       Premise(F420)
	S584= CtrlA_MEM=0                                           Premise(F421)
	S585= CtrlA_WB=0                                            Premise(F422)
	S586= CtrlB_MEM=0                                           Premise(F423)
	S587= CtrlB_WB=0                                            Premise(F424)
	S588= CtrlICache=0                                          Premise(F425)
	S589= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S408,S588)
	S590= CtrlIMMU=0                                            Premise(F426)
	S591= CtrlIR_DMMU1=0                                        Premise(F427)
	S592= CtrlIR_DMMU2=0                                        Premise(F428)
	S593= CtrlIR_EX=0                                           Premise(F429)
	S594= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S413,S593)
	S595= CtrlIR_ID=0                                           Premise(F430)
	S596= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S415,S595)
	S597= CtrlIR_IMMU=0                                         Premise(F431)
	S598= CtrlIR_MEM=1                                          Premise(F432)
	S599= CtrlIR_WB=0                                           Premise(F433)
	S600= CtrlGPR=0                                             Premise(F434)
	S601= GPR[rS]=a                                             GPR-Hold(S420,S600)
	S602= CtrlIAddrReg=0                                        Premise(F435)
	S603= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S422,S602)
	S604= CtrlPC=0                                              Premise(F436)
	S605= CtrlPCInc=0                                           Premise(F437)
	S606= PC[CIA]=addr                                          PC-Hold(S425,S605)
	S607= PC[Out]=addr+4                                        PC-Hold(S426,S604,S605)
	S608= CtrlIMem=0                                            Premise(F438)
	S609= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S428,S608)
	S610= CtrlICacheReg=0                                       Premise(F439)
	S611= CtrlASIDIn=0                                          Premise(F440)
	S612= CtrlCP0=0                                             Premise(F441)
	S613= CP0[ASID]=pid                                         CP0-Hold(S432,S612)
	S614= CtrlEPCIn=0                                           Premise(F442)
	S615= CtrlExCodeIn=0                                        Premise(F443)
	S616= CtrlIRMux=0                                           Premise(F444)

MEM	S617= A_EX.Out=FU(a)                                        A_EX-Out(S577)
	S618= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S577)
	S619= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S577)
	S620= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S579)
	S621= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S579)
	S622= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S579)
	S623= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S594)
	S624= IR_EX.Out31_26=12                                     IR_EX-Out(S594)
	S625= IR_EX.Out25_21=rS                                     IR_EX-Out(S594)
	S626= IR_EX.Out20_16=rD                                     IR_EX-Out(S594)
	S627= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S594)
	S628= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S596)
	S629= IR_ID.Out31_26=12                                     IR-Out(S596)
	S630= IR_ID.Out25_21=rS                                     IR-Out(S596)
	S631= IR_ID.Out20_16=rD                                     IR-Out(S596)
	S632= IR_ID.Out15_0=UIMM                                    IR-Out(S596)
	S633= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S603)
	S634= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S603)
	S635= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S603)
	S636= PC.CIA=addr                                           PC-Out(S606)
	S637= PC.CIA31_28=addr[31:28]                               PC-Out(S606)
	S638= PC.Out=addr+4                                         PC-Out(S607)
	S639= CP0.ASID=pid                                          CP0-Read-ASID(S613)
	S640= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F445)
	S641= FU.OutID1=>A_EX.In                                    Premise(F446)
	S642= LIMMEXT.Out=>B_EX.In                                  Premise(F447)
	S643= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F448)
	S644= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F449)
	S645= FU.Bub_ID=>CU_ID.Bub                                  Premise(F450)
	S646= FU.Halt_ID=>CU_ID.Halt                                Premise(F451)
	S647= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F452)
	S648= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F453)
	S649= FU.Bub_IF=>CU_IF.Bub                                  Premise(F454)
	S650= FU.Halt_IF=>CU_IF.Halt                                Premise(F455)
	S651= ICache.Hit=>CU_IF.ICacheHit                           Premise(F456)
	S652= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F457)
	S653= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F458)
	S654= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F459)
	S655= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F460)
	S656= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F461)
	S657= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F462)
	S658= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F463)
	S659= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F464)
	S660= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F465)
	S661= ICache.Hit=>FU.ICacheHit                              Premise(F466)
	S662= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F467)
	S663= IR_ID.Out=>FU.IR_ID                                   Premise(F468)
	S664= FU.IR_ID={12,rS,rD,UIMM}                              Path(S628,S663)
	S665= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F469)
	S666= IR_WB.Out=>FU.IR_WB                                   Premise(F470)
	S667= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F471)
	S668= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F472)
	S669= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F473)
	S670= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F474)
	S671= FU.InEX_WReg=rD                                       Path(S626,S670)
	S672= GPR.Rdata1=>FU.InID1                                  Premise(F475)
	S673= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F476)
	S674= FU.InID1_RReg=rS                                      Path(S630,S673)
	S675= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F477)
	S676= ALUOut_WB.Out=>FU.InWB                                Premise(F478)
	S677= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F479)
	S678= IR_ID.Out25_21=>GPR.RReg1                             Premise(F480)
	S679= GPR.RReg1=rS                                          Path(S630,S678)
	S680= GPR.Rdata1=a                                          GPR-Read(S679,S601)
	S681= FU.InID1=a                                            Path(S680,S672)
	S682= FU.OutID1=FU(a)                                       FU-Forward(S681)
	S683= A_EX.In=FU(a)                                         Path(S682,S641)
	S684= ALUOut_WB.Out=>GPR.WData                              Premise(F481)
	S685= IR_WB.Out20_16=>GPR.WReg                              Premise(F482)
	S686= IMMU.Addr=>IAddrReg.In                                Premise(F483)
	S687= PC.Out=>ICache.IEA                                    Premise(F484)
	S688= ICache.IEA=addr+4                                     Path(S638,S687)
	S689= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S688)
	S690= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S689,S651)
	S691= FU.ICacheHit=ICacheHit(addr+4)                        Path(S689,S661)
	S692= PC.Out=>ICache.IEA                                    Premise(F485)
	S693= IMem.MEM8WordOut=>ICache.WData                        Premise(F486)
	S694= ICache.Out=>ICacheReg.In                              Premise(F487)
	S695= PC.Out=>IMMU.IEA                                      Premise(F488)
	S696= IMMU.IEA=addr+4                                       Path(S638,S695)
	S697= CP0.ASID=>IMMU.PID                                    Premise(F489)
	S698= IMMU.PID=pid                                          Path(S639,S697)
	S699= IMMU.Addr={pid,addr+4}                                IMMU-Search(S698,S696)
	S700= IAddrReg.In={pid,addr+4}                              Path(S699,S686)
	S701= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S698,S696)
	S702= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S701,S652)
	S703= IAddrReg.Out=>IMem.RAddr                              Premise(F490)
	S704= IMem.RAddr={pid,addr}                                 Path(S633,S703)
	S705= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S704,S609)
	S706= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S704,S609)
	S707= ICache.WData=IMemGet8Word({pid,addr})                 Path(S706,S693)
	S708= ICacheReg.Out=>IRMux.CacheData                        Premise(F491)
	S709= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F492)
	S710= IMem.Out=>IRMux.MemData                               Premise(F493)
	S711= IRMux.MemData={12,rS,rD,UIMM}                         Path(S705,S710)
	S712= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S711)
	S713= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F494)
	S714= IR_ID.Out=>IR_EX.In                                   Premise(F495)
	S715= IR_EX.In={12,rS,rD,UIMM}                              Path(S628,S714)
	S716= ICache.Out=>IR_ID.In                                  Premise(F496)
	S717= IRMux.Out=>IR_ID.In                                   Premise(F497)
	S718= IR_ID.In={12,rS,rD,UIMM}                              Path(S712,S717)
	S719= ICache.Out=>IR_IMMU.In                                Premise(F498)
	S720= IR_DMMU2.Out=>IR_WB.In                                Premise(F499)
	S721= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F500)
	S722= LIMMEXT.In=UIMM                                       Path(S632,S721)
	S723= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S722)
	S724= B_EX.In={16{0},UIMM}                                  Path(S723,S642)
	S725= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F501)
	S726= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F502)
	S727= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F503)
	S728= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F504)
	S729= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F505)
	S730= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F506)
	S731= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F507)
	S732= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F508)
	S733= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F509)
	S734= CU_EX.IRFunc1=rD                                      Path(S626,S733)
	S735= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F510)
	S736= CU_EX.IRFunc2=rS                                      Path(S625,S735)
	S737= IR_EX.Out31_26=>CU_EX.Op                              Premise(F511)
	S738= CU_EX.Op=12                                           Path(S624,S737)
	S739= CU_EX.Func=alu_add                                    CU_EX(S738)
	S740= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F512)
	S741= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F513)
	S742= CU_ID.IRFunc1=rD                                      Path(S631,S741)
	S743= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F514)
	S744= CU_ID.IRFunc2=rS                                      Path(S630,S743)
	S745= IR_ID.Out31_26=>CU_ID.Op                              Premise(F515)
	S746= CU_ID.Op=12                                           Path(S629,S745)
	S747= CU_ID.Func=alu_add                                    CU_ID(S746)
	S748= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F516)
	S749= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F517)
	S750= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F518)
	S751= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F519)
	S752= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F520)
	S753= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F521)
	S754= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F522)
	S755= IR_WB.Out31_26=>CU_WB.Op                              Premise(F523)
	S756= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F524)
	S757= CtrlA_EX=0                                            Premise(F525)
	S758= [A_EX]=FU(a)                                          A_EX-Hold(S577,S757)
	S759= CtrlB_EX=0                                            Premise(F526)
	S760= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S579,S759)
	S761= CtrlALUOut_MEM=0                                      Premise(F527)
	S762= CtrlALUOut_DMMU1=1                                    Premise(F528)
	S763= CtrlALUOut_DMMU2=0                                    Premise(F529)
	S764= CtrlALUOut_WB=1                                       Premise(F530)
	S765= CtrlA_MEM=0                                           Premise(F531)
	S766= CtrlA_WB=1                                            Premise(F532)
	S767= CtrlB_MEM=0                                           Premise(F533)
	S768= CtrlB_WB=1                                            Premise(F534)
	S769= CtrlICache=0                                          Premise(F535)
	S770= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S589,S769)
	S771= CtrlIMMU=0                                            Premise(F536)
	S772= CtrlIR_DMMU1=1                                        Premise(F537)
	S773= CtrlIR_DMMU2=0                                        Premise(F538)
	S774= CtrlIR_EX=0                                           Premise(F539)
	S775= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S594,S774)
	S776= CtrlIR_ID=0                                           Premise(F540)
	S777= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S596,S776)
	S778= CtrlIR_IMMU=0                                         Premise(F541)
	S779= CtrlIR_MEM=0                                          Premise(F542)
	S780= CtrlIR_WB=1                                           Premise(F543)
	S781= CtrlGPR=0                                             Premise(F544)
	S782= GPR[rS]=a                                             GPR-Hold(S601,S781)
	S783= CtrlIAddrReg=0                                        Premise(F545)
	S784= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S603,S783)
	S785= CtrlPC=0                                              Premise(F546)
	S786= CtrlPCInc=0                                           Premise(F547)
	S787= PC[CIA]=addr                                          PC-Hold(S606,S786)
	S788= PC[Out]=addr+4                                        PC-Hold(S607,S785,S786)
	S789= CtrlIMem=0                                            Premise(F548)
	S790= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S609,S789)
	S791= CtrlICacheReg=0                                       Premise(F549)
	S792= CtrlASIDIn=0                                          Premise(F550)
	S793= CtrlCP0=0                                             Premise(F551)
	S794= CP0[ASID]=pid                                         CP0-Hold(S613,S793)
	S795= CtrlEPCIn=0                                           Premise(F552)
	S796= CtrlExCodeIn=0                                        Premise(F553)
	S797= CtrlIRMux=0                                           Premise(F554)

WB	S798= A_EX.Out=FU(a)                                        A_EX-Out(S758)
	S799= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S758)
	S800= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S758)
	S801= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S760)
	S802= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S760)
	S803= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S760)
	S804= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S775)
	S805= IR_EX.Out31_26=12                                     IR_EX-Out(S775)
	S806= IR_EX.Out25_21=rS                                     IR_EX-Out(S775)
	S807= IR_EX.Out20_16=rD                                     IR_EX-Out(S775)
	S808= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S775)
	S809= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S777)
	S810= IR_ID.Out31_26=12                                     IR-Out(S777)
	S811= IR_ID.Out25_21=rS                                     IR-Out(S777)
	S812= IR_ID.Out20_16=rD                                     IR-Out(S777)
	S813= IR_ID.Out15_0=UIMM                                    IR-Out(S777)
	S814= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S784)
	S815= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S784)
	S816= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S784)
	S817= PC.CIA=addr                                           PC-Out(S787)
	S818= PC.CIA31_28=addr[31:28]                               PC-Out(S787)
	S819= PC.Out=addr+4                                         PC-Out(S788)
	S820= CP0.ASID=pid                                          CP0-Read-ASID(S794)
	S821= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F775)
	S822= FU.OutID1=>A_EX.In                                    Premise(F776)
	S823= LIMMEXT.Out=>B_EX.In                                  Premise(F777)
	S824= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F778)
	S825= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F779)
	S826= FU.Bub_ID=>CU_ID.Bub                                  Premise(F780)
	S827= FU.Halt_ID=>CU_ID.Halt                                Premise(F781)
	S828= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F782)
	S829= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F783)
	S830= FU.Bub_IF=>CU_IF.Bub                                  Premise(F784)
	S831= FU.Halt_IF=>CU_IF.Halt                                Premise(F785)
	S832= ICache.Hit=>CU_IF.ICacheHit                           Premise(F786)
	S833= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F787)
	S834= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F788)
	S835= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F789)
	S836= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F790)
	S837= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F791)
	S838= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F792)
	S839= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F793)
	S840= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F794)
	S841= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F795)
	S842= ICache.Hit=>FU.ICacheHit                              Premise(F796)
	S843= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F797)
	S844= IR_ID.Out=>FU.IR_ID                                   Premise(F798)
	S845= FU.IR_ID={12,rS,rD,UIMM}                              Path(S809,S844)
	S846= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F799)
	S847= IR_WB.Out=>FU.IR_WB                                   Premise(F800)
	S848= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F801)
	S849= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F802)
	S850= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F803)
	S851= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F804)
	S852= FU.InEX_WReg=rD                                       Path(S807,S851)
	S853= GPR.Rdata1=>FU.InID1                                  Premise(F805)
	S854= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F806)
	S855= FU.InID1_RReg=rS                                      Path(S811,S854)
	S856= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F807)
	S857= ALUOut_WB.Out=>FU.InWB                                Premise(F808)
	S858= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F809)
	S859= IR_ID.Out25_21=>GPR.RReg1                             Premise(F810)
	S860= GPR.RReg1=rS                                          Path(S811,S859)
	S861= GPR.Rdata1=a                                          GPR-Read(S860,S782)
	S862= FU.InID1=a                                            Path(S861,S853)
	S863= FU.OutID1=FU(a)                                       FU-Forward(S862)
	S864= A_EX.In=FU(a)                                         Path(S863,S822)
	S865= ALUOut_WB.Out=>GPR.WData                              Premise(F811)
	S866= IR_WB.Out20_16=>GPR.WReg                              Premise(F812)
	S867= IMMU.Addr=>IAddrReg.In                                Premise(F813)
	S868= PC.Out=>ICache.IEA                                    Premise(F814)
	S869= ICache.IEA=addr+4                                     Path(S819,S868)
	S870= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S869)
	S871= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S870,S832)
	S872= FU.ICacheHit=ICacheHit(addr+4)                        Path(S870,S842)
	S873= PC.Out=>ICache.IEA                                    Premise(F815)
	S874= IMem.MEM8WordOut=>ICache.WData                        Premise(F816)
	S875= ICache.Out=>ICacheReg.In                              Premise(F817)
	S876= PC.Out=>IMMU.IEA                                      Premise(F818)
	S877= IMMU.IEA=addr+4                                       Path(S819,S876)
	S878= CP0.ASID=>IMMU.PID                                    Premise(F819)
	S879= IMMU.PID=pid                                          Path(S820,S878)
	S880= IMMU.Addr={pid,addr+4}                                IMMU-Search(S879,S877)
	S881= IAddrReg.In={pid,addr+4}                              Path(S880,S867)
	S882= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S879,S877)
	S883= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S882,S833)
	S884= IAddrReg.Out=>IMem.RAddr                              Premise(F820)
	S885= IMem.RAddr={pid,addr}                                 Path(S814,S884)
	S886= IMem.Out={12,rS,rD,UIMM}                              IMem-Read(S885,S790)
	S887= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S885,S790)
	S888= ICache.WData=IMemGet8Word({pid,addr})                 Path(S887,S874)
	S889= ICacheReg.Out=>IRMux.CacheData                        Premise(F821)
	S890= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F822)
	S891= IMem.Out=>IRMux.MemData                               Premise(F823)
	S892= IRMux.MemData={12,rS,rD,UIMM}                         Path(S886,S891)
	S893= IRMux.Out={12,rS,rD,UIMM}                             IRMux-Select2(S892)
	S894= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F824)
	S895= IR_ID.Out=>IR_EX.In                                   Premise(F825)
	S896= IR_EX.In={12,rS,rD,UIMM}                              Path(S809,S895)
	S897= ICache.Out=>IR_ID.In                                  Premise(F826)
	S898= IRMux.Out=>IR_ID.In                                   Premise(F827)
	S899= IR_ID.In={12,rS,rD,UIMM}                              Path(S893,S898)
	S900= ICache.Out=>IR_IMMU.In                                Premise(F828)
	S901= IR_DMMU2.Out=>IR_WB.In                                Premise(F829)
	S902= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F830)
	S903= LIMMEXT.In=UIMM                                       Path(S813,S902)
	S904= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S903)
	S905= B_EX.In={16{0},UIMM}                                  Path(S904,S823)
	S906= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F831)
	S907= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F832)
	S908= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F833)
	S909= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F834)
	S910= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F835)
	S911= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F836)
	S912= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F837)
	S913= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F838)
	S914= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F839)
	S915= CU_EX.IRFunc1=rD                                      Path(S807,S914)
	S916= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F840)
	S917= CU_EX.IRFunc2=rS                                      Path(S806,S916)
	S918= IR_EX.Out31_26=>CU_EX.Op                              Premise(F841)
	S919= CU_EX.Op=12                                           Path(S805,S918)
	S920= CU_EX.Func=alu_add                                    CU_EX(S919)
	S921= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F842)
	S922= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F843)
	S923= CU_ID.IRFunc1=rD                                      Path(S812,S922)
	S924= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F844)
	S925= CU_ID.IRFunc2=rS                                      Path(S811,S924)
	S926= IR_ID.Out31_26=>CU_ID.Op                              Premise(F845)
	S927= CU_ID.Op=12                                           Path(S810,S926)
	S928= CU_ID.Func=alu_add                                    CU_ID(S927)
	S929= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F846)
	S930= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F847)
	S931= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F848)
	S932= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F849)
	S933= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F850)
	S934= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F851)
	S935= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F852)
	S936= IR_WB.Out31_26=>CU_WB.Op                              Premise(F853)
	S937= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F854)
	S938= CtrlA_EX=0                                            Premise(F855)
	S939= [A_EX]=FU(a)                                          A_EX-Hold(S758,S938)
	S940= CtrlB_EX=0                                            Premise(F856)
	S941= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S760,S940)
	S942= CtrlALUOut_MEM=0                                      Premise(F857)
	S943= CtrlALUOut_DMMU1=0                                    Premise(F858)
	S944= CtrlALUOut_DMMU2=0                                    Premise(F859)
	S945= CtrlALUOut_WB=0                                       Premise(F860)
	S946= CtrlA_MEM=0                                           Premise(F861)
	S947= CtrlA_WB=0                                            Premise(F862)
	S948= CtrlB_MEM=0                                           Premise(F863)
	S949= CtrlB_WB=0                                            Premise(F864)
	S950= CtrlICache=0                                          Premise(F865)
	S951= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S770,S950)
	S952= CtrlIMMU=0                                            Premise(F866)
	S953= CtrlIR_DMMU1=0                                        Premise(F867)
	S954= CtrlIR_DMMU2=0                                        Premise(F868)
	S955= CtrlIR_EX=0                                           Premise(F869)
	S956= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S775,S955)
	S957= CtrlIR_ID=0                                           Premise(F870)
	S958= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S777,S957)
	S959= CtrlIR_IMMU=0                                         Premise(F871)
	S960= CtrlIR_MEM=0                                          Premise(F872)
	S961= CtrlIR_WB=0                                           Premise(F873)
	S962= CtrlGPR=1                                             Premise(F874)
	S963= CtrlIAddrReg=0                                        Premise(F875)
	S964= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S784,S963)
	S965= CtrlPC=0                                              Premise(F876)
	S966= CtrlPCInc=0                                           Premise(F877)
	S967= PC[CIA]=addr                                          PC-Hold(S787,S966)
	S968= PC[Out]=addr+4                                        PC-Hold(S788,S965,S966)
	S969= CtrlIMem=0                                            Premise(F878)
	S970= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S790,S969)
	S971= CtrlICacheReg=0                                       Premise(F879)
	S972= CtrlASIDIn=0                                          Premise(F880)
	S973= CtrlCP0=0                                             Premise(F881)
	S974= CP0[ASID]=pid                                         CP0-Hold(S794,S973)
	S975= CtrlEPCIn=0                                           Premise(F882)
	S976= CtrlExCodeIn=0                                        Premise(F883)
	S977= CtrlIRMux=0                                           Premise(F884)

POST	S939= [A_EX]=FU(a)                                          A_EX-Hold(S758,S938)
	S941= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S760,S940)
	S951= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S770,S950)
	S956= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S775,S955)
	S958= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S777,S957)
	S964= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S784,S963)
	S967= PC[CIA]=addr                                          PC-Hold(S787,S966)
	S968= PC[Out]=addr+4                                        PC-Hold(S788,S965,S966)
	S970= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S790,S969)
	S974= CP0[ASID]=pid                                         CP0-Hold(S794,S973)

