
---------- Begin Simulation Statistics ----------
final_tick                               560740943133000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  43328                       # Simulator instruction rate (inst/s)
host_mem_usage                                 880204                       # Number of bytes of host memory used
host_op_rate                                    97390                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   230.80                       # Real time elapsed on the host
host_tick_rate                               29964318                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000008                       # Number of instructions simulated
sim_ops                                      22477347                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006916                       # Number of seconds simulated
sim_ticks                                  6915683000                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           4                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   32                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  12                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          4                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         2     12.50%     12.50% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   6     37.50%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     12.50%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     12.50%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  4     25.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        67019                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        142518                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35111                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          789                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40200                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28186                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35111                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6925                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45686                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5112                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           52                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196501                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329314                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          789                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1522629                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       468873                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477331                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     13735614                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.636427                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.765209                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      8991219     65.46%     65.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       722925      5.26%     70.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       841486      6.13%     76.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       277567      2.02%     78.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       570194      4.15%     83.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       277434      2.02%     85.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       335365      2.44%     87.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       196795      1.43%     88.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1522629     11.09%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     13735614                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302745                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363713                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651132                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034804     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47726      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476711     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002296     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657014      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6994118     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477331                       # Class of committed instruction
system.switch_cpus.commit.refs                9902731                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477331                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.383134                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.383134                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       9982124                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23108091                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           718679                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2431143                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6068                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        658843                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7786237                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1494                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2366376                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   569                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45686                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1084027                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12684610                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           125                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10473091                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12136                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.003303                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1106521                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33298                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.757200                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     13797199                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.689044                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.103383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         10313131     74.75%     74.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           104236      0.76%     75.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           216220      1.57%     77.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           170213      1.23%     78.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           183324      1.33%     79.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           146194      1.06%     80.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           221493      1.61%     82.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            75561      0.55%     82.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2366827     17.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     13797199                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35987991                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19171300                       # number of floating regfile writes
system.switch_cpus.idleCycles                   34146                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          819                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            36999                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.672842                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10320173                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2366376                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          322858                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789827                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           12                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2418862                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042290                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7953797                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4653                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23137648                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3543                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3345166                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6068                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3352742                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        31140                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       612544                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          247                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138674                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167255                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          247                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          127                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          692                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28729744                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22917384                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606999                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17438938                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.656917                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22960426                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21313417                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1345070                       # number of integer regfile writes
system.switch_cpus.ipc                       0.722995                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.722995                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41150      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237355     13.99%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2679      0.01%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47764      0.21%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5476932     23.67%     38.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002391     17.29%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       765734      3.31%     58.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94677      0.41%     59.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7189660     31.07%     90.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2271867      9.82%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23142307                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22506052                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44083472                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21441342                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21671026                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1028790                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044455                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             756      0.07%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       119768     11.64%     11.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.72% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       268116     26.06%     37.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          87559      8.51%     46.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11379      1.11%     47.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       489345     47.57%     94.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        51867      5.04%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1623895                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     17027722                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1476042                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1936418                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038445                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23142307                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3845                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       564907                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          597                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3525                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       282693                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     13797199                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.677319                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.489143                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      8373863     60.69%     60.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       701244      5.08%     65.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       740840      5.37%     71.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       626826      4.54%     75.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       907451      6.58%     82.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       704486      5.11%     87.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       772045      5.60%     92.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       469151      3.40%     96.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       501293      3.63%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     13797199                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.673178                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1084027                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        22170                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        94420                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789827                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2418862                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10627910                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 13831345                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         3736249                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390922                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          91072                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1019231                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1621067                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         34197                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67937645                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23064494                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20906055                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2782464                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4396581                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6068                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6252845                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           515077                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36040488                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21167906                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4024192                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             35092629                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45954060                       # The number of ROB writes
system.switch_cpus.timesIdled                     372                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       110723                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5042                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       222751                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5042                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 560740943133000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              53105                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        22984                       # Transaction distribution
system.membus.trans_dist::CleanEvict            44035                       # Transaction distribution
system.membus.trans_dist::ReadExReq             22394                       # Transaction distribution
system.membus.trans_dist::ReadExResp            22394                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         53105                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       218017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       218017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 218017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6302912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6302912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6302912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             75499                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   75499    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               75499                       # Request fanout histogram
system.membus.reqLayer2.occupancy           248316000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          417745500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   6915683000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560740943133000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 560740943133000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 560740943133000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             81118                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        73770                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          105703                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30910                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30910                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           397                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        80721                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       333869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                334779                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10394688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10427520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           68866                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1470976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           180894                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.027873                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.164608                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 175852     97.21%     97.21% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5042      2.79%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             180894                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          162275000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         167442000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            592500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 560740943133000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           49                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        36480                       # number of demand (read+write) hits
system.l2.demand_hits::total                    36529                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           49                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        36480                       # number of overall hits
system.l2.overall_hits::total                   36529                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          346                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        75148                       # number of demand (read+write) misses
system.l2.demand_misses::total                  75499                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          346                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        75148                       # number of overall misses
system.l2.overall_misses::total                 75499                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     26714500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   7662261000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7688975500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     26714500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   7662261000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7688975500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          395                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       111628                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112028                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          395                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       111628                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112028                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.875949                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.673200                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.673930                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.875949                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.673200                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.673930                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 77209.537572                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101962.274445                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101842.084001                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 77209.537572                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101962.274445                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101842.084001                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               22984                       # number of writebacks
system.l2.writebacks::total                     22984                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          346                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        75148                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             75494                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          346                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        75148                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            75494                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     23254500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   6910781000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6934035500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     23254500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   6910781000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6934035500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.875949                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.673200                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.673885                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.875949                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.673200                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.673885                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 67209.537572                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91962.274445                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91848.829046                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 67209.537572                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91962.274445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91848.829046                       # average overall mshr miss latency
system.l2.replacements                          68866                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        50786                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            50786                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        50786                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        50786                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3195                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3195                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         8516                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8516                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        22392                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               22394                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2209168000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2209168000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        30908                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30910                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.724473                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.724490                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98658.806717                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98649.995535                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        22392                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          22392                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1985248000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1985248000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.724473                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.724426                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88658.806717                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88658.806717                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           49                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 49                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          346                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              348                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     26714500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     26714500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.875949                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.876574                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 77209.537572                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76765.804598                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          346                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          346                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     23254500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     23254500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.875949                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.871537                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 67209.537572                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67209.537572                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        27964                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             27964                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        52756                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           52757                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   5453093000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5453093000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        80720                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         80721                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.653568                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.653572                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103364.413526                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103362.454271                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        52756                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        52756                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   4925533000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4925533000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.653568                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.653560                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93364.413526                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93364.413526                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 560740943133000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7726.469080                       # Cycle average of tags in use
system.l2.tags.total_refs                      166608                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     68866                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.419307                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              560734027450500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     107.846095                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.019871                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.886793                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    17.838774                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7599.877546                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.013165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.927719                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.943172                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          696                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4647                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2780                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    522560                       # Number of tag accesses
system.l2.tags.data_accesses                   522560                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 560740943133000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        22144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      4809472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4831936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        22144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1470976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1470976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          346                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        75148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               75499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        22984                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              22984                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             18509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             27763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3201998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    695444253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             698692522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        18509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3201998                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3220506                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      212701479                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            212701479                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      212701479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            18509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            27763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3201998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    695444253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            911394001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     22984.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     75143.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000151960250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1399                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1399                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              154888                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              21573                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       75494                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      22984                       # Number of write requests accepted
system.mem_ctrls.readBursts                     75494                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    22984                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1734                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2389383750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  377445000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3804802500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31652.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50402.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    10250                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   16863                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 13.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.37                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 75494                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                22984                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   41496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   15710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        71324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     88.328865                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.456472                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    78.934096                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        61528     86.27%     86.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5736      8.04%     94.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2309      3.24%     97.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1232      1.73%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          301      0.42%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          136      0.19%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           42      0.06%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           16      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           24      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        71324                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1399                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.934239                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     48.920711                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     81.294929                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1381     98.71%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           14      1.00%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.14%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1399                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1399                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.406004                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.384360                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.869689                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1135     81.13%     81.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      0.71%     81.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              209     14.94%     96.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               41      2.93%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.21%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1399                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4831296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1468928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4831616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1470976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       698.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       212.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    698.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    212.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6914866500                       # Total gap between requests
system.mem_ctrls.avgGap                      70217.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        22144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      4809152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1468928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3201997.546735441778                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 695397981.659945964813                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 212405340.152230829000                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          346                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        75148                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        22984                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      9032000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   3795770500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 164322988000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     26104.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50510.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7149451.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    27.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            277603200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            147538215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           298509120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           68361120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     545800320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3099166950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         45770400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4482749325                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        648.200521                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     94125250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    230880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6590667250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            231678720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            123136365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           240482340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           51448320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     545800320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3066210120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         73522080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4332278265                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        626.442575                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    166402250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    230880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6518390250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     6915672500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560740943133000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083623                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083634                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083623                       # number of overall hits
system.cpu.icache.overall_hits::total         1083634                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          404                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            406                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          404                       # number of overall misses
system.cpu.icache.overall_misses::total           406                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     28760000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     28760000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     28760000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     28760000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1084027                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084040                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1084027                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084040                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000373                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000375                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000373                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000375                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 71188.118812                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70837.438424                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 71188.118812                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70837.438424                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            9                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          395                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          395                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     27833500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27833500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     27833500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27833500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000364                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000364                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 70464.556962                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70464.556962                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 70464.556962                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70464.556962                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083623                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083634                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          404                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           406                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     28760000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     28760000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1084027                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084040                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000373                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000375                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 71188.118812                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70837.438424                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     27833500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27833500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 70464.556962                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70464.556962                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560740943133000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003449                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               44764                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            385.896552                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000025                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003424                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          281                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.548828                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168477                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168477                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560740943133000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560740943133000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560740943133000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560740943133000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560740943133000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560740943133000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560740943133000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9242855                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9242858                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9256565                       # number of overall hits
system.cpu.dcache.overall_hits::total         9256568                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       164862                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         164865                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       168526                       # number of overall misses
system.cpu.dcache.overall_misses::total        168529                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  11561114671                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11561114671                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  11561114671                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11561114671                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9407717                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9407723                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9425091                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9425097                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017524                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017524                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017881                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017881                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 70126.012489                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70124.736427                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68601.371130                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68600.149950                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1782712                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           84                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             31909                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    55.868626                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           84                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        50786                       # number of writebacks
system.cpu.dcache.writebacks::total             50786                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        54513                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        54513                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        54513                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        54513                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       110349                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       110349                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       111628                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       111628                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   8114435671                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8114435671                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   8221560171                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8221560171                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011730                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011730                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011844                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011844                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 73534.292753                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73534.292753                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 73651.415156                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73651.415156                       # average overall mshr miss latency
system.cpu.dcache.replacements                 110607                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7022209                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7022210                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       133928                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        133929                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   9183112500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9183112500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7156137                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7156139                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018715                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018715                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 68567.532555                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68567.020586                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        54487                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        54487                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79441                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79441                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   5767727500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5767727500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011101                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011101                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 72603.913596                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72603.913596                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2220646                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2220648                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        30934                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        30936                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2378002171                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2378002171                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251580                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251584                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013739                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013740                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 76873.413429                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76868.443593                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        30908                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        30908                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2346708171                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2346708171                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013727                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013727                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 75925.591141                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75925.591141                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        13710                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         13710                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3664                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3664                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17374                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17374                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.210890                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.210890                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1279                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1279                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    107124500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    107124500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073616                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073616                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 83756.450352                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 83756.450352                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560740943133000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.012510                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8052298                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            110607                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             72.800980                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.012508                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000012                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000012                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          584                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          308                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18961825                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18961825                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               560761653723000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57377                       # Simulator instruction rate (inst/s)
host_mem_usage                                 899496                       # Number of bytes of host memory used
host_op_rate                                   128820                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   697.15                       # Real time elapsed on the host
host_tick_rate                               29707615                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      89806643                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020711                       # Number of seconds simulated
sim_ticks                                 20710590000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       225300                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        450832                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       198392                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           29                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7769                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       228258                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       126719                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       198392                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        71673                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          270559                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           28286                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4179                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           1114248                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          1273007                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         7914                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             145138                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4540020                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         1045                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1728748                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67329296                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     41082111                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.638896                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.760944                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     26770640     65.16%     65.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2233637      5.44%     70.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2547215      6.20%     76.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       864653      2.10%     78.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1704609      4.15%     83.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       835405      2.03%     85.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1009875      2.46%     87.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       576057      1.40%     88.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4540020     11.05%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     41082111                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63164629                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8882                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31443551                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22809050                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         4522      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9509813     14.12%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1963      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1260      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       151235      0.22%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.01%     14.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.01%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16215859     24.08%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        33835      0.05%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11859929     17.61%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2070834      3.08%     59.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       188850      0.28%     59.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20738216     30.80%     90.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6542268      9.72%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67329296                       # Class of committed instruction
system.switch_cpus.commit.refs               29540168                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67329296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.380706                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.380706                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      29798942                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69648535                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2178742                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7293908                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          25062                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2014825                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23265595                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4834                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7108702                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1867                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              270559                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3289738                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              37914962                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2208                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31688437                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          148                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          997                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           50124                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.006532                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3370278                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       155005                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.765030                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     41311479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.702268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.110266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         30786148     74.52%     74.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           319395      0.77%     75.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           645035      1.56%     76.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           517365      1.25%     78.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           565053      1.37%     79.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           446893      1.08%     80.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           670691      1.62%     82.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           244358      0.59%     82.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7116541     17.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     41311479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         106671643                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         56830298                       # number of floating regfile writes
system.switch_cpus.idleCycles                  109701                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        10178                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           212590                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.679079                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30865466                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7108702                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          981547                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23287340                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            9                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          405                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7282590                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69365615                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23756764                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        26259                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69549446                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           9857                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      10094540                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          25062                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      10116193                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        95192                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1839113                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          118                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          777                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       478307                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       551480                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          777                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         7135                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         3043                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86070836                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68883709                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.607464                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52284952                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.663007                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               69025157                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         64620743                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4736045                       # number of integer regfile writes
system.switch_cpus.ipc                       0.724267                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.724267                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       137271      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10279652     14.77%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1975      0.00%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         8734      0.01%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          803      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       152192      0.22%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         5027      0.01%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5100      0.01%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           78      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16216413     23.31%     38.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            1      0.00%     38.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        33835      0.05%     38.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11860201     17.05%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2435418      3.50%     59.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       320723      0.46%     59.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21328718     30.66%     90.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6789421      9.76%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69575702                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        66753824                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    130767523                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     63618476                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     64365157                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3054864                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.043907                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           15558      0.51%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            688      0.02%      0.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           363      0.01%      0.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       351731     11.51%     12.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       792955     25.96%     38.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     38.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     38.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     38.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     38.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     38.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     38.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     38.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     38.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     38.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     38.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     38.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     38.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     38.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     38.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     38.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         260673      8.53%     46.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         36975      1.21%     47.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1441519     47.19%     94.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       154402      5.05%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        5739471                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     52755272                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      5265233                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      7037558                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69353118                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69575702                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        12497                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2036334                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         5045                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        11452                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1170423                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     41311479                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.684174                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.487262                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     24949086     60.39%     60.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2127733      5.15%     65.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2262223      5.48%     71.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1897022      4.59%     75.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2738479      6.63%     82.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2117536      5.13%     87.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2334736      5.65%     93.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1394867      3.38%     96.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1489797      3.61%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     41311479                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.679713                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3289906                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   239                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        57724                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       297844                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23287340                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7282590                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31990573                       # number of misc regfile reads
system.switch_cpus.numCycles                 41421180                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        11280936                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61225031                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         206688                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3093904                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        4203251                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         69456                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     204303975                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69482745                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63167420                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8372082                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       13629155                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          25062                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      18539385                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1942394                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    106842190                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     64452730                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          110                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           16                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12236929                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           16                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            105383815                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           138345737                       # The number of ROB writes
system.switch_cpus.timesIdled                    1335                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       339256                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        17835                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       678743                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          17835                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  20710590000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             157182                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        78369                       # Transaction distribution
system.membus.trans_dist::CleanEvict           146931                       # Transaction distribution
system.membus.trans_dist::ReadExReq             68350                       # Transaction distribution
system.membus.trans_dist::ReadExResp            68350                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        157182                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       676364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       676364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 676364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19449664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     19449664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19449664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            225532                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  225532    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              225532                       # Request fanout histogram
system.membus.reqLayer2.occupancy           805976000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1247829000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  20710590000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20710590000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  20710590000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  20710590000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            242632                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       243472                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2016                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          325806                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            96854                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           96854                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2246                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240386                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6507                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1011722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1018229                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       272704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     32149952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               32422656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          232039                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5015680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           571525                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.031211                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.173888                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 553687     96.88%     96.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  17838      3.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             571525                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          506490500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         505860500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3370996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  20710590000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1038                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       112915                       # number of demand (read+write) hits
system.l2.demand_hits::total                   113953                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1038                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       112915                       # number of overall hits
system.l2.overall_hits::total                  113953                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1207                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       224325                       # number of demand (read+write) misses
system.l2.demand_misses::total                 225532                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1207                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       224325                       # number of overall misses
system.l2.overall_misses::total                225532                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    101236000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  23133620000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      23234856000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    101236000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  23133620000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     23234856000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2245                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       337240                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               339485                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2245                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       337240                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              339485                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.537639                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.665179                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.664336                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.537639                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.665179                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.664336                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83874.067937                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 103125.465285                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103022.435841                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83874.067937                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 103125.465285                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103022.435841                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               78369                       # number of writebacks
system.l2.writebacks::total                     78369                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1207                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       224325                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            225532                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1207                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       224325                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           225532                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     89166000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  20890370000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20979536000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     89166000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  20890370000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  20979536000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.537639                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.665179                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.664336                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.537639                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.665179                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.664336                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73874.067937                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 93125.465285                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93022.435841                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73874.067937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 93125.465285                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93022.435841                       # average overall mshr miss latency
system.l2.replacements                         232038                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       165103                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           165103                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       165103                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       165103                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2015                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2015                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2015                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2015                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        11096                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         11096                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        28504                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 28504                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        68350                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               68350                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   6716597500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6716597500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        96854                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             96854                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.705701                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.705701                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98267.702999                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98267.702999                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        68350                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          68350                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   6033097500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6033097500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.705701                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.705701                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88267.702999                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88267.702999                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1038                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1038                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1207                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1207                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    101236000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    101236000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2245                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2245                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.537639                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.537639                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83874.067937                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83874.067937                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1207                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1207                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     89166000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     89166000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.537639                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.537639                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73874.067937                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73874.067937                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        84411                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             84411                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       155975                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          155975                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  16417022500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  16417022500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240386                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240386                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.648852                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.648852                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 105254.191377                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105254.191377                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       155975                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       155975                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  14857272500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  14857272500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.648852                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.648852                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 95254.191377                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95254.191377                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  20710590000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                      720593                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    240230                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.999596                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     119.023713                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    16.833526                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8056.142761                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.014529                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.983416                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          704                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4767                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1450                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1193                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1589520                       # Number of tag accesses
system.l2.tags.data_accesses                  1589520                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20710590000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        77248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     14356800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14434048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        77248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         77248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5015616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5015616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       224325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              225532                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        78369                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              78369                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      3729879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    693210575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             696940454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3729879                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3729879                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      242176394                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            242176394                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      242176394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3729879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    693210575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            939116848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     78369.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    224063.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000107039250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4742                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4742                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              470341                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              73731                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      225532                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      78369                       # Number of write requests accepted
system.mem_ctrls.readBursts                    225532                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    78369                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    262                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5615                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.43                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7404943750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1126350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             11628756250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32871.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51621.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    30175                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   55885                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 13.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.31                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                225532                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                78369                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  121074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   35316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   22505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       217590                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     89.312928                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.134646                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    78.269336                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       186057     85.51%     85.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18248      8.39%     93.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8022      3.69%     97.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3760      1.73%     99.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          959      0.44%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          371      0.17%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           98      0.05%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           44      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           31      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       217590                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4742                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.509490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     46.005781                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.568975                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              8      0.17%      0.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            11      0.23%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           275      5.80%      6.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           888     18.73%     24.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          1478     31.17%     56.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55          1113     23.47%     79.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           513     10.82%     90.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           262      5.53%     95.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           101      2.13%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            52      1.10%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            21      0.44%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            6      0.13%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            3      0.06%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            4      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4742                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.528258                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.499606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.004705                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3618     76.30%     76.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               80      1.69%     77.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              780     16.45%     94.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              202      4.26%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               51      1.08%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               11      0.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4742                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14417280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5016128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14434048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5015616                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       696.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       242.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    696.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    242.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20710721500                       # Total gap between requests
system.mem_ctrls.avgGap                      68149.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        77248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     14340032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5016128                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3729879.255009151995                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 692400940.774743676186                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 242201115.467980384827                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1207                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       224325                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        78369                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     39483500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  11589272750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 504752475000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32712.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     51662.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6440716.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    28.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            875578200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            465388440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           911071140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          234284040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1634942400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       9282036750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        136414560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        13539715530                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        653.758079                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    278607750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    691600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  19740382250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            677992980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            360365610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           697356660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          174843900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1634942400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       9135746250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        259606560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12940854360                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        624.842381                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    599395500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    691600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  19419594500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    27626262500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560761653723000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4370832                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4370843                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4370832                       # number of overall hits
system.cpu.icache.overall_hits::total         4370843                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2933                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2935                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2933                       # number of overall misses
system.cpu.icache.overall_misses::total          2935                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    159796998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    159796998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    159796998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    159796998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4373765                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4373778                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4373765                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4373778                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000671                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000671                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000671                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000671                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 54482.440505                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54445.314480                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 54482.440505                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54445.314480                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          206                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    22.888889                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2132                       # number of writebacks
system.cpu.icache.writebacks::total              2132                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          292                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          292                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          292                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          292                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2641                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2641                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2641                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2641                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    143410999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    143410999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    143410999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    143410999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000604                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000604                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000604                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000604                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 54301.779250                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54301.779250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 54301.779250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54301.779250                       # average overall mshr miss latency
system.cpu.icache.replacements                   2132                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4370832                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4370843                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2933                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2935                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    159796998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    159796998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4373765                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4373778                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000671                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000671                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 54482.440505                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54445.314480                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          292                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          292                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2641                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2641                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    143410999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    143410999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000604                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000604                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 54301.779250                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54301.779250                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560761653723000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.018791                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4373486                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2643                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1654.743095                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000055                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.018736                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000037                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000037                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8750199                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8750199                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560761653723000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560761653723000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560761653723000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560761653723000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560761653723000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560761653723000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560761653723000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     36846297                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36846300                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     36904046                       # number of overall hits
system.cpu.dcache.overall_hits::total        36904049                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       661987                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         661990                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       677808                       # number of overall misses
system.cpu.dcache.overall_misses::total        677811                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  46567359870                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  46567359870                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  46567359870                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  46567359870                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37508284                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37508290                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37581854                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37581860                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017649                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017649                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018036                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018036                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 70344.825306                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70344.506518                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68702.877319                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68702.573239                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7583659                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          404                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            129492                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.564691                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          101                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       215889                       # number of writebacks
system.cpu.dcache.writebacks::total            215889                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       218558                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       218558                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       218558                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       218558                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       443429                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       443429                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       448869                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       448869                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  32603646870                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32603646870                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  33075422370                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33075422370                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011822                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011822                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011944                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011944                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 73526.194430                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73526.194430                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 73686.136423                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73686.136423                       # average overall mshr miss latency
system.cpu.dcache.replacements                 447847                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     27991451                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27991452                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       534116                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        534117                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  36925773000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  36925773000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28525567                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28525569                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018724                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018724                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 69134.369687                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69134.240251                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       218449                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       218449                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       315667                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       315667                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  23091329000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  23091329000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011066                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011066                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 73150.912195                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73150.912195                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854846                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854848                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       127871                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       127873                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   9641586870                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9641586870                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014235                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014235                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 75400.887379                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75399.708070                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          109                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          109                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       127762                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127762                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   9512317870                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9512317870                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014223                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014223                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 74453.420188                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74453.420188                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        57749                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         57749                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        15821                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        15821                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73570                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73570                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.215047                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.215047                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5440                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5440                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    471775500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    471775500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073943                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073943                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 86723.437500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 86723.437500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560761653723000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.050329                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37352921                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            448871                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.215269                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.050327                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000049                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000049                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          602                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          280                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          75612591                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         75612591                       # Number of data accesses

---------- End Simulation Statistics   ----------
