## Introduction



<b>Discipline | <b>Computer Science & Engineering
:--|:--|
<b> Lab | <b> Computer Organisation & Architecture
<b> Experiment|     <b> Combinational Multipliers

### About the Experiment 

Objective of Associative Cache design:

To show that it is possible to construct a 4x4 combinational multiplier from an array of AND gates, half-adders and full-adders.

1. Understanding behaviour of associative cache from working module
2. Designing a associative cache for given parameters

### Subject Matter Expert
| SNo. | Name | Email | Department | Institute | 
| :---: | :---: | :---: | :---: | :---: |
| 1 | Dr. Chittaranjan Mandal | chitta@iitkgp.ac.in | Department of Computer Science and Engineering | Indian Institute of Technology, Kharagpur

### Contributors List

| SNo. | Name | Designation | Institute | 
| :---: | :---: | :---: | :---: | 
| 1 | Gargi Roy | Junior Project Assistant | Indian Institute of Technology, Kharagpur
| 2 | Devleena Ghosh | Junior Project Assistant | Indian Institute of Technology, Kharagpur
| 3 | Saptarshi Mondal | Junior Project Scientist | Indian Institute of Technology, Kharagpur
| 4 | Aditya Kameswara Rao Nandula | Senior Research Fellow | Indian Institute of Technology, Kharagpur
| 5 | Sanhati Mallik | Project Assistant | Indian Institute of Technology, Kharagpur





