

================================================================
== Vitis HLS Report for 'load_input'
================================================================
* Date:           Wed May  7 22:03:03 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        krnl_vadd
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4173|     4173|  20.865 us|  20.865 us|  4173|  4173|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+----------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |                                      |                            |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
        |               Instance               |           Module           |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
        +--------------------------------------+----------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |grp_load_input_Pipeline_mem_rd_fu_82  |load_input_Pipeline_mem_rd  |     4098|     4098|  20.490 us|  20.490 us|  4097|  4097|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +--------------------------------------+----------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|      57|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|       34|     157|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        0|     568|    -|
|Register         |        -|     -|      141|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|      175|     782|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------+---------+----+----+-----+-----+
    |               Instance               |           Module           | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------------------+----------------------------+---------+----+----+-----+-----+
    |grp_load_input_Pipeline_mem_rd_fu_82  |load_input_Pipeline_mem_rd  |        0|   0|  34|  157|    0|
    +--------------------------------------+----------------------------+---------+----+----+-----+-----+
    |Total                                 |                            |        0|   0|  34|  157|    0|
    +--------------------------------------+----------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |ap_ext_blocking_cur_n  |       and|   0|  0|   2|           1|           0|
    |ap_ext_blocking_n      |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_cur_n  |       and|   0|  0|   2|           1|           0|
    |ap_int_blocking_n      |       and|   0|  0|   2|           1|           1|
    |ap_str_blocking_n      |       and|   0|  0|   2|           1|           2|
    |icmp_ln93_fu_100_p2    |      icmp|   0|  0|  16|          32|           1|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |empty_fu_131_p3        |    select|   0|  0|  29|           1|          31|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  57|          39|          37|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  344|         77|    1|         77|
    |ap_done               |    8|          2|    1|          2|
    |gmem0_blk_n_AR        |    8|          2|    1|          2|
    |in1_stream_write      |    8|          2|    1|          2|
    |m_axi_gmem0_ARADDR    |   64|          3|   64|        192|
    |m_axi_gmem0_ARBURST   |    8|          2|    2|          4|
    |m_axi_gmem0_ARCACHE   |    8|          2|    4|          8|
    |m_axi_gmem0_ARID      |    8|          2|    1|          2|
    |m_axi_gmem0_ARLEN     |   32|          3|   32|         96|
    |m_axi_gmem0_ARLOCK    |    8|          2|    2|          4|
    |m_axi_gmem0_ARPROT    |    8|          2|    3|          6|
    |m_axi_gmem0_ARQOS     |    8|          2|    4|          8|
    |m_axi_gmem0_ARREGION  |    8|          2|    4|          8|
    |m_axi_gmem0_ARSIZE    |    8|          2|    3|          6|
    |m_axi_gmem0_ARUSER    |    8|          2|    1|          2|
    |m_axi_gmem0_ARVALID   |    8|          3|    1|          3|
    |m_axi_gmem0_RREADY    |    8|          2|    1|          2|
    |real_start            |    8|          2|    1|          2|
    |size_c1_blk_n         |    8|          2|    1|          2|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  568|        116|  128|        428|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                          |  76|   0|   76|          0|
    |ap_done_reg                                        |   1|   0|    1|          0|
    |grp_load_input_Pipeline_mem_rd_fu_82_ap_start_reg  |   1|   0|    1|          0|
    |start_once_reg                                     |   1|   0|    1|          0|
    |trunc_ln93_2_reg_149                               |  62|   0|   62|          0|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              | 141|   0|  141|          0|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|    load_input|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|    load_input|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|    load_input|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|    load_input|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|    load_input|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|    load_input|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|    load_input|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|    load_input|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|    load_input|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|    load_input|  return value|
|ap_ext_blocking_n          |  out|    1|  ap_ctrl_hs|    load_input|  return value|
|ap_str_blocking_n          |  out|    1|  ap_ctrl_hs|    load_input|  return value|
|ap_int_blocking_n          |  out|    1|  ap_ctrl_hs|    load_input|  return value|
|m_axi_gmem0_AWVALID        |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR         |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID           |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN          |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE         |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST        |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK         |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE        |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT         |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS          |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION       |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER         |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID         |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY         |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA          |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB          |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST          |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID            |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER          |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID        |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR         |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID           |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN          |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE         |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST        |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK         |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE        |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT         |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS          |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION       |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER         |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID         |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY         |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA          |   in|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST          |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID            |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RFIFONUM       |   in|    9|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER          |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP          |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID         |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY         |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP          |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID            |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER          |   in|    1|       m_axi|         gmem0|       pointer|
|in_r                       |   in|   64|     ap_none|          in_r|        scalar|
|size                       |   in|   32|     ap_none|          size|        scalar|
|size_c1_din                |  out|   32|     ap_fifo|       size_c1|       pointer|
|size_c1_num_data_valid     |   in|    3|     ap_fifo|       size_c1|       pointer|
|size_c1_fifo_cap           |   in|    3|     ap_fifo|       size_c1|       pointer|
|size_c1_full_n             |   in|    1|     ap_fifo|       size_c1|       pointer|
|size_c1_write              |  out|    1|     ap_fifo|       size_c1|       pointer|
|in1_stream_din             |  out|   32|     ap_fifo|    in1_stream|       pointer|
|in1_stream_num_data_valid  |   in|    3|     ap_fifo|    in1_stream|       pointer|
|in1_stream_fifo_cap        |   in|    3|     ap_fifo|    in1_stream|       pointer|
|in1_stream_full_n          |   in|    1|     ap_fifo|    in1_stream|       pointer|
|in1_stream_write           |  out|    1|     ap_fifo|    in1_stream|       pointer|
+---------------------------+-----+-----+------------+--------------+--------------+

