-- -------------------------------------------------------------
-- 
-- File Name: D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\control_path\ur_ear_fpga_sim_control_path_control_path.vhd
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: ur_ear_fpga_sim_control_path_control_path
-- Source Path: control_path
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY ur_ear_fpga_sim_control_path_control_path IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb_1_2048_0                      :   IN    std_logic;
        control_path_in                   :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        rsigma                            :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
        control_path_out                  :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
        );
END ur_ear_fpga_sim_control_path_control_path;


ARCHITECTURE rtl OF ur_ear_fpga_sim_control_path_control_path IS

  ATTRIBUTE multstyle : string;

  -- Component Declarations
  COMPONENT cp_wideband_gammatone_filter
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_2048_0                    :   IN    std_logic;
          wbgain                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          tauwb                           :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          cp_wbgt_in                      :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          cp_wbgt_out                     :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  COMPONENT outer_hair_cell
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_2048_0                    :   IN    std_logic;
          ohc_in                          :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          ohc_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  COMPONENT calc_tau
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_2048_0                    :   IN    std_logic;
          Calc_Tau_In                     :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          rsigma                          :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          wbgain                          :   OUT   std_logic_vector(31 DOWNTO 0);  -- single
          tauwb                           :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : cp_wideband_gammatone_filter
    USE ENTITY work.ur_ear_fpga_sim_cp_wideband_gammatone_filter_cp_wideband_gammatone_filter(rtl);

  FOR ALL : outer_hair_cell
    USE ENTITY work.ur_ear_fpga_sim_outer_hair_cell_outer_hair_cell(rtl);

  FOR ALL : calc_tau
    USE ENTITY work.ur_ear_fpga_sim_calc_tau_calc_tau(rtl);

  -- Signals
  SIGNAL Delay2_out1                      : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Delay1_out1                      : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL wbout                            : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Model1_out1                      : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Model2_out1                      : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Model2_out2                      : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL tauwb                            : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Delay2_ctrl_const_out            : std_logic;
  SIGNAL Delay2_ctrl_const_out_1          : std_logic;
  SIGNAL Delay2_Initial_Val_out           : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Delay1_ctrl_const_out            : std_logic;
  SIGNAL Delay1_ctrl_const_out_1          : std_logic;
  SIGNAL Delay1_Initial_Val_out           : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Delay1_out                       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Delay2_out                       : std_logic_vector(31 DOWNTO 0);  -- ufix32

BEGIN
  u_Model : cp_wideband_gammatone_filter
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_2048_0 => enb_1_2048_0,
              wbgain => Delay2_out1,  -- single
              tauwb => Delay1_out1,  -- single
              cp_wbgt_in => control_path_in,  -- single
              cp_wbgt_out => wbout  -- single
              );

  u_Model1 : outer_hair_cell
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_2048_0 => enb_1_2048_0,
              ohc_in => wbout,  -- single
              ohc_out => Model1_out1  -- single
              );

  u_Model2 : calc_tau
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_2048_0 => enb_1_2048_0,
              Calc_Tau_In => Model1_out1,  -- single
              rsigma => Model2_out1,  -- single
              wbgain => Model2_out2,  -- single
              tauwb => tauwb  -- single
              );

  Delay2_ctrl_const_out <= '1';

  delayMatch_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay2_ctrl_const_out_1 <= '0';
    ELSIF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        Delay2_ctrl_const_out_1 <= Delay2_ctrl_const_out;
      END IF;
    END IF;
  END PROCESS delayMatch_process;


  Delay2_Initial_Val_out <= X"3fb74c96";

  Delay1_ctrl_const_out <= '1';

  delayMatch1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay1_ctrl_const_out_1 <= '0';
    ELSIF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        Delay1_ctrl_const_out_1 <= Delay1_ctrl_const_out;
      END IF;
    END IF;
  END PROCESS delayMatch1_process;


  Delay1_Initial_Val_out <= X"3a4b640d";

  Delay1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay1_out <= X"00000000";
    ELSIF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        Delay1_out <= tauwb;
      END IF;
    END IF;
  END PROCESS Delay1_process;


  
  Delay1_out1 <= Delay1_Initial_Val_out WHEN Delay1_ctrl_const_out_1 = '0' ELSE
      Delay1_out;

  Delay2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay2_out <= X"00000000";
    ELSIF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        Delay2_out <= Model2_out2;
      END IF;
    END IF;
  END PROCESS Delay2_process;


  
  Delay2_out1 <= Delay2_Initial_Val_out WHEN Delay2_ctrl_const_out_1 = '0' ELSE
      Delay2_out;

  rsigma <= Model2_out1;

  control_path_out <= control_path_in;

END rtl;

