URL: http://vlsicad.cs.ucla.edu/~abk/papers/conference/c22.ps
Refering-URL: http://vlsicad.cs.ucla.edu/~abk/publications.html
Root-URL: http://www.cs.ucla.edu
Title: Standard FM MBC RW-ST Benchmark Size Areas Net cut Areas Net cut Areas Net cut
Author: T. N. Bui, S. Chaudhuri, F. T. Leighton and M. Sipser, T. N. Bui, C. K. Cheng and E. S. Kuh, (), pp. -. [] J. Cong, L. Hagen and A. B. Kahng, D. Coppersmith, P. Tetali and P. Winkler, B. Preas and M. Lorenzetti, J. Garbers, H. J. Promel and A. Steger, [] L. Hagen and A. B. Kahng, L. Hagen and A. B. Kahng, [] J. D. Kahn, N. Linial, N. Nisan and M. E. Saks, B. W. Kernighan and S. Lin, C. Sechen and K. W. Lee, R. S. Tsay and E. S. Kuh, [] Y. C. Wei and C. K. Cheng, Y.C. Wei and C.K. Cheng, 
Keyword: Acknowledgements  
Affiliation: Inf. and  
Address: PrimGA1  PrimSC1  PrimGA2  PrimSC2  Test02  Test03  Test04  Test05  Test06  Comp., 1986.  
Note: 19ks  References [1]  Combinatorica 7(2) (1987), pp. 171-191. [2]  Proc. ACM/IEEE Design Automation Conf., 1989, pp. 775-778. [3]  Proc. IEEE Intl. Conf. on ASIC, June 1991, pp. 14.2.1 14.2.4. [5]  to appear in SIAM J. Discrete Math..  eds., Benjamin/Cummings, 1988, pp. 65-86. [7]  (preliminary version of paper in) Proc. IEEE Intl. Conf. on Computer-Aided Design, 1990, pp. 520-523. Also personal communication, A. Steger,  Proc. IEEE Intl. Conf. on Computer-Aided Design, 1991, pp. 10-13. [9]  J. of Theoretical Probability 2(1) (1989), pp. 121-128. [11]  Bell Syst. Tech. J. 49(2) (1970), pp.291-307. [12]  Proc. IEEE Intl. Conf. on Computer-Aided Design, 1987, pp. 478-481. [13]  in Proc. Princeton Conf. on  in Proc. IEEE Intl. Conf. on Computer-Aided Design, 1989, pp. 298-301. [15]  Proc. IEEE Intl. Conf. on Computer-Aided Design, 1990, pp. 516-519.  
Pubnum: technical report UCLA CSD TR-920041, 1992.  
Phone: 2844 5501:5501 151 (1.000) 5501:5501 156 (1.033) 5501:5501 146 (0.967)  833 1716:1715 66 (1.000) 1718:1713 48 (0.727) 1716:1715 47 (0.712)  833 1377:1376 59 (1.000) 1377:1376 61 (1.034) 1377:1376 58 (0.983)  3014 4187:4186 242 (1.000) 4187:4186 187 (0.773) 4187:4186 165 (0.682)  3014 3853:3853 235 (1.000) 3858:3848 175 (0.745) 3853:3853 159 (0.677)  1663 37132:19918 42 (1.000) 37132:19918 42 (1.000) 37132:19918 42 (1.000)  1607 11115:11114 84 (1.000) 13729:8500 59 (0.702) 13188:9041 71 (0.845)  1515 40732:1308 12 (1.000) 40938:1102 20 (1.667) 40932:1108 14 (1.167)  2595 38753:33845 24 (1.000) 62586:10012 4 (0.167) 39089:33509 5 (0.208)  1752 8484:8484 87 (1.000) 8484:8484 83 (0.954) 8484:8484 82 (0.943)  
Date: April  
Abstract: Table 3: Comparison of two-phase Fiduccia-Mattheyses partitioning of random walk clusterings and random matching based clusterings. Standard Fiduccia-Mattheyses partitioning results are included as a control. RW-ST clusterings lead to a 17% improvement in net cut over standard FM. We also hope to use the DS quality measure as the basis of other "implicitly global" clustering methods. Certainly, standard combinatorial methods and direct epitaxial-growth approaches can both be modified to incorporate the DS criterion within the clustering objective. Finally, the concept of a "natural clustering" one that is independent of both the number and size of the clusters gives rise to new and interesting layout problems. In particular, the placement phase of layout becomes one of placing malleable, variable-size clusters which are of varying DS quality; this is certainly of independent research interest. Following the basic premise of our work, the natural clustering will also enable use of more sophisticated optimizations such as the spectral and relaxation methods in the context of "fast placement" for the next generation standard-cell and sea of gates designs. Fiduccia-Mattheyses code was provided by J. Cong and M. Smith. We are also grateful to A. Steger for providing access to the preliminary results of [7]. 
Abstract-found: 1
Intro-found: 1
Reference: [1] <author> T. N. Bui, S. Chaudhuri, F. T. Leighton and M. Sipser, </author> <title> "Graph Bisection Algorithms with Good Average Case Behavior", </title> <booktitle> Combinatorica 7(2) (1987), </booktitle> <pages> pp. 171-191. </pages>
Reference: [2] <author> T. N. Bui, </author> <title> "Improving the Performance of the Kernighan-Lin and Simulated Annealing Graph Bisection Algorithms", </title> <booktitle> Proc. ACM/IEEE Design Automation Conf., </booktitle> <year> 1989, </year> <pages> pp. 775-778. </pages>
Reference: [3] <author> C. K. Cheng and E. S. Kuh, </author> <title> "Module Placement Based on Resistive Network Optimization", </title> <journal> IEEE Trans. on CAD 3(1984), </journal> <pages> pp. 218-225. </pages>
Reference: [4] <author> J. Cong, L. Hagen and A. B. Kahng, </author> <title> "Random Walks for Circuit Clustering", </title> <booktitle> Proc. IEEE Intl. Conf. on ASIC, </booktitle> <month> June </month> <year> 1991, </year> <pages> pp. </pages> <address> 14.2.1 - 14.2.4. </address>
Reference: [5] <author> D. Coppersmith, P. Tetali and P. Winkler, </author> <title> "Collisions Among Random Walks on a Graph", </title> <note> to appear in SIAM J. Discrete Math.. </note>
Reference: [6] <author> W.E. Donath, </author> <title> "Logic Partitioning", in Physical Design Automation of VLSI Systems, </title> <editor> B. Preas and M. Lorenzetti, eds., Benjamin/Cummings, </editor> <year> 1988, </year> <pages> pp. 65-86. </pages>
Reference: [7] <author> J. Garbers, H. J. Promel and A. Steger, </author> <title> "Finding Clusters in VLSI Circuits", (preliminary version of paper in) Proc. </title> <booktitle> IEEE Intl. Conf. on Computer-Aided Design, </booktitle> <year> 1990, </year> <pages> pp. 520-523. </pages> <note> Also personal communication, </note> <author> A. Steger, </author> <month> April </month> <year> 1992. </year>
Reference: [8] <author> L. Hagen and A. B. Kahng, </author> <title> "Fast Spectral Methods for Ratio Cut Partitioning and Clustering", </title> <booktitle> Proc. IEEE Intl. Conf. on Computer-Aided Design, </booktitle> <year> 1991, </year> <pages> pp. 10-13. </pages>
Reference: [9] <author> L. Hagen and A. B. Kahng, </author> <title> "A New Approach to Effective Circuit Clustering", </title> <type> technical report UCLA CSD TR-920041, </type> <year> 1992. </year>
Reference: [10] <author> J. D. Kahn, N. Linial, N. Nisan and M. E. Saks, </author> <title> "On the Cover Time of Random Walks on Graphs", </title> <editor> J. </editor> <booktitle> of Theoretical Probability 2(1) (1989), </booktitle> <pages> pp. 121-128. </pages>
Reference: [11] <author> B. W. Kernighan and S. Lin, </author> <title> "An efficient heuristic for partitioning graphs", </title> <institution> Bell Syst. Tech. J. </institution> <month> 49(2) </month> <year> (1970), </year> <month> pp.291-307. </month>
Reference: [12] <author> C. Sechen and K. W. Lee, </author> <title> "An Improved Simulated Annealing Algorithm for Row-Based Placement", </title> <booktitle> Proc. IEEE Intl. Conf. on Computer-Aided Design, </booktitle> <year> 1987, </year> <pages> pp. 478-481. </pages>
Reference: [13] <author> R. S. Tsay and E. S. Kuh, </author> <title> "A unified approach to partitioning and placement" in Proc. </title> <booktitle> Princeton Conf. on Inf. and Comp., </booktitle> <year> 1986. </year>
Reference: [14] <author> Y. C. Wei and C. K. Cheng, </author> <title> "Towards efficient hierarchical designs by ratio cut partitioning", </title> <booktitle> in Proc. IEEE Intl. Conf. on Computer-Aided Design, </booktitle> <year> 1989, </year> <pages> pp. 298-301. </pages>

References-found: 14

