
    file_format_version 1.1;
    timeset tset0;

    pattern endurance_set (WL_SEL, BL_EN, WL_EN, BL_SEL_0, SL_SEL, addr:u)
    {
    repeat(5)							tset0       1       0       0       0       0       .d27648;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27648;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27648;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27649;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27649;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27649;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27650;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27650;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27650;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27651;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27651;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27651;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27652;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27652;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27652;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27653;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27653;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27653;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27654;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27654;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27654;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27655;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27655;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27655;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27656;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27656;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27656;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27657;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27657;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27657;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27658;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27658;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27658;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27659;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27659;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27659;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27660;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27660;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27660;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27661;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27661;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27661;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27662;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27662;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27662;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27663;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27663;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27663;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27664;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27664;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27664;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27665;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27665;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27665;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27666;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27666;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27666;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27667;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27667;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27667;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27668;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27668;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27668;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27669;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27669;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27669;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27670;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27670;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27670;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27671;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27671;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27671;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27672;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27672;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27672;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27673;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27673;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27673;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27674;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27674;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27674;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27675;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27675;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27675;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27676;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27676;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27676;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27677;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27677;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27677;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27678;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27678;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27678;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27679;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27679;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27679;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27680;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27680;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27680;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27681;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27681;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27681;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27682;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27682;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27682;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27683;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27683;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27683;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27684;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27684;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27684;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27685;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27685;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27685;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27686;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27686;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27686;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27687;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27687;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27687;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27688;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27688;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27688;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27689;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27689;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27689;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27690;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27690;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27690;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27691;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27691;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27691;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27692;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27692;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27692;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27693;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27693;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27693;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27694;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27694;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27694;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27695;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27695;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27695;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27696;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27696;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27696;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27697;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27697;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27697;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27698;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27698;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27698;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27699;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27699;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27699;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27700;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27700;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27700;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27701;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27701;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27701;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27702;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27702;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27702;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27703;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27703;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27703;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27704;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27704;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27704;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27705;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27705;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27705;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27706;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27706;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27706;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27707;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27707;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27707;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27708;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27708;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27708;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27709;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27709;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27709;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27710;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27710;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27710;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27711;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27711;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27711;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27712;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27712;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27712;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27713;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27713;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27713;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27714;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27714;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27714;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27715;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27715;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27715;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27716;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27716;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27716;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27717;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27717;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27717;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27718;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27718;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27718;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27719;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27719;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27719;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27720;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27720;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27720;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27721;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27721;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27721;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27722;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27722;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27722;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27723;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27723;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27723;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27724;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27724;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27724;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27725;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27725;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27725;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27726;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27726;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27726;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27727;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27727;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27727;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27728;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27728;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27728;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27729;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27729;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27729;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27730;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27730;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27730;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27731;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27731;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27731;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27732;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27732;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27732;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27733;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27733;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27733;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27734;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27734;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27734;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27735;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27735;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27735;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27736;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27736;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27736;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27737;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27737;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27737;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27738;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27738;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27738;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27739;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27739;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27739;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27740;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27740;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27740;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27741;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27741;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27741;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27742;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27742;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27742;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27743;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27743;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27743;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27744;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27744;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27744;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27745;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27745;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27745;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27746;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27746;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27746;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27747;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27747;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27747;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27748;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27748;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27748;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27749;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27749;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27749;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27750;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27750;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27750;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27751;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27751;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27751;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27752;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27752;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27752;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27753;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27753;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27753;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27754;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27754;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27754;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27755;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27755;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27755;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27756;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27756;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27756;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27757;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27757;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27757;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27758;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27758;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27758;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27759;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27759;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27759;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27760;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27760;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27760;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27761;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27761;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27761;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27762;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27762;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27762;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27763;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27763;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27763;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27764;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27764;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27764;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27765;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27765;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27765;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27766;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27766;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27766;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27767;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27767;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27767;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27768;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27768;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27768;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27769;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27769;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27769;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27770;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27770;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27770;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27771;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27771;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27771;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27772;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27772;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27772;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27773;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27773;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27773;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27774;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27774;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27774;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27775;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27775;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27775;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27776;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27776;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27776;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27777;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27777;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27777;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27778;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27778;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27778;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27779;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27779;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27779;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27780;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27780;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27780;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27781;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27781;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27781;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27782;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27782;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27782;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27783;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27783;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27783;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27784;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27784;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27784;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27785;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27785;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27785;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27786;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27786;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27786;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27787;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27787;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27787;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27788;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27788;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27788;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27789;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27789;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27789;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27790;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27790;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27790;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27791;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27791;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27791;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27792;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27792;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27792;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27793;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27793;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27793;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27794;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27794;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27794;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27795;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27795;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27795;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27796;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27796;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27796;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27797;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27797;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27797;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27798;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27798;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27798;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27799;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27799;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27799;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27800;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27800;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27800;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27801;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27801;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27801;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27802;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27802;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27802;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27803;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27803;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27803;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27804;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27804;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27804;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27805;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27805;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27805;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27806;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27806;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27806;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27807;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27807;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27807;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27808;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27808;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27808;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27809;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27809;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27809;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27810;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27810;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27810;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27811;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27811;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27811;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27812;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27812;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27812;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27813;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27813;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27813;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27814;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27814;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27814;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27815;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27815;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27815;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27816;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27816;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27816;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27817;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27817;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27817;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27818;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27818;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27818;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27819;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27819;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27819;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27820;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27820;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27820;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27821;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27821;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27821;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27822;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27822;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27822;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27823;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27823;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27823;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27824;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27824;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27824;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27825;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27825;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27825;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27826;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27826;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27826;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27827;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27827;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27827;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27828;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27828;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27828;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27829;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27829;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27829;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27830;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27830;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27830;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27831;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27831;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27831;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27832;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27832;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27832;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27833;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27833;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27833;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27834;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27834;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27834;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27835;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27835;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27835;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27836;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27836;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27836;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27837;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27837;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27837;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27838;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27838;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27838;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27839;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27839;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27839;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27840;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27840;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27840;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27841;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27841;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27841;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27842;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27842;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27842;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27843;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27843;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27843;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27844;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27844;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27844;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27845;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27845;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27845;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27846;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27846;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27846;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27847;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27847;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27847;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27848;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27848;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27848;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27849;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27849;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27849;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27850;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27850;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27850;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27851;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27851;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27851;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27852;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27852;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27852;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27853;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27853;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27853;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27854;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27854;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27854;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27855;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27855;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27855;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27856;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27856;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27856;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27857;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27857;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27857;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27858;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27858;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27858;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27859;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27859;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27859;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27860;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27860;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27860;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27861;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27861;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27861;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27862;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27862;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27862;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27863;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27863;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27863;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27864;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27864;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27864;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27865;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27865;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27865;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27866;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27866;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27866;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27867;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27867;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27867;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27868;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27868;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27868;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27869;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27869;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27869;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27870;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27870;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27870;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27871;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27871;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27871;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27872;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27872;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27872;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27873;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27873;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27873;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27874;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27874;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27874;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27875;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27875;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27875;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27876;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27876;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27876;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27877;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27877;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27877;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27878;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27878;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27878;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27879;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27879;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27879;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27880;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27880;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27880;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27881;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27881;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27881;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27882;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27882;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27882;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27883;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27883;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27883;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27884;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27884;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27884;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27885;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27885;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27885;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27886;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27886;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27886;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27887;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27887;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27887;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27888;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27888;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27888;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27889;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27889;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27889;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27890;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27890;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27890;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27891;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27891;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27891;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27892;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27892;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27892;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27893;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27893;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27893;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27894;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27894;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27894;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27895;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27895;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27895;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27896;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27896;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27896;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27897;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27897;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27897;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27898;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27898;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27898;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27899;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27899;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27899;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27900;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27900;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27900;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27901;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27901;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27901;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27902;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27902;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27902;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27903;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27903;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27903;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27904;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27904;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27904;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27905;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27905;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27905;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27906;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27906;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27906;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27907;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27907;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27907;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27908;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27908;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27908;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27909;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27909;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27909;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27910;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27910;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27910;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27911;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27911;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27911;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27912;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27912;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27912;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27913;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27913;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27913;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27914;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27914;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27914;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27915;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27915;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27915;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27916;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27916;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27916;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27917;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27917;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27917;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27918;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27918;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27918;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27919;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27919;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27919;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27920;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27920;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27920;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27921;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27921;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27921;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27922;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27922;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27922;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27923;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27923;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27923;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27924;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27924;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27924;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27925;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27925;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27925;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27926;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27926;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27926;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27927;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27927;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27927;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27928;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27928;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27928;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27929;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27929;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27929;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27930;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27930;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27930;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27931;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27931;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27931;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27932;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27932;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27932;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27933;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27933;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27933;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27934;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27934;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27934;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27935;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27935;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27935;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27936;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27936;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27936;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27937;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27937;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27937;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27938;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27938;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27938;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27939;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27939;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27939;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27940;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27940;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27940;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27941;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27941;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27941;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27942;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27942;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27942;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27943;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27943;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27943;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27944;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27944;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27944;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27945;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27945;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27945;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27946;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27946;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27946;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27947;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27947;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27947;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27948;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27948;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27948;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27949;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27949;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27949;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27950;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27950;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27950;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27951;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27951;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27951;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27952;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27952;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27952;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27953;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27953;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27953;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27954;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27954;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27954;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27955;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27955;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27955;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27956;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27956;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27956;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27957;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27957;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27957;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27958;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27958;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27958;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27959;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27959;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27959;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27960;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27960;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27960;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27961;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27961;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27961;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27962;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27962;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27962;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27963;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27963;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27963;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27964;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27964;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27964;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27965;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27965;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27965;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27966;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27966;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27966;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27967;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27967;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27967;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27968;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27968;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27968;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27969;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27969;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27969;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27970;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27970;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27970;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27971;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27971;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27971;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27972;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27972;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27972;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27973;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27973;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27973;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27974;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27974;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27974;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27975;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27975;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27975;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27976;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27976;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27976;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27977;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27977;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27977;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27978;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27978;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27978;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27979;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27979;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27979;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27980;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27980;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27980;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27981;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27981;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27981;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27982;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27982;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27982;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27983;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27983;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27983;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27984;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27984;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27984;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27985;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27985;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27985;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27986;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27986;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27986;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27987;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27987;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27987;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27988;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27988;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27988;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27989;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27989;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27989;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27990;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27990;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27990;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27991;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27991;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27991;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27992;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27992;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27992;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27993;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27993;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27993;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27994;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27994;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27994;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27995;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27995;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27995;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27996;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27996;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27996;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27997;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27997;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27997;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27998;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27998;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27998;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d27999;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d27999;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d27999;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28000;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28000;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28000;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28001;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28001;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28001;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28002;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28002;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28002;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28003;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28003;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28003;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28004;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28004;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28004;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28005;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28005;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28005;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28006;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28006;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28006;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28007;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28007;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28007;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28008;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28008;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28008;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28009;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28009;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28009;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28010;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28010;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28010;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28011;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28011;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28011;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28012;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28012;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28012;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28013;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28013;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28013;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28014;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28014;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28014;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28015;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28015;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28015;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28016;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28016;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28016;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28017;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28017;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28017;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28018;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28018;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28018;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28019;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28019;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28019;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28020;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28020;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28020;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28021;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28021;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28021;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28022;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28022;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28022;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28023;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28023;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28023;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28024;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28024;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28024;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28025;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28025;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28025;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28026;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28026;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28026;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28027;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28027;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28027;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28028;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28028;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28028;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28029;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28029;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28029;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28030;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28030;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28030;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28031;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28031;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28031;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28032;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28032;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28032;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28033;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28033;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28033;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28034;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28034;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28034;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28035;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28035;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28035;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28036;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28036;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28036;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28037;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28037;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28037;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28038;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28038;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28038;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28039;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28039;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28039;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28040;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28040;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28040;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28041;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28041;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28041;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28042;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28042;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28042;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28043;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28043;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28043;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28044;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28044;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28044;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28045;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28045;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28045;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28046;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28046;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28046;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28047;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28047;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28047;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28048;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28048;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28048;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28049;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28049;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28049;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28050;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28050;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28050;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28051;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28051;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28051;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28052;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28052;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28052;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28053;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28053;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28053;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28054;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28054;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28054;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28055;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28055;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28055;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28056;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28056;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28056;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28057;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28057;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28057;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28058;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28058;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28058;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28059;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28059;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28059;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28060;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28060;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28060;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28061;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28061;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28061;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28062;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28062;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28062;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28063;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28063;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28063;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28064;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28064;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28064;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28065;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28065;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28065;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28066;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28066;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28066;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28067;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28067;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28067;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28068;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28068;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28068;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28069;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28069;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28069;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28070;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28070;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28070;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28071;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28071;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28071;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28072;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28072;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28072;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28073;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28073;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28073;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28074;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28074;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28074;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28075;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28075;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28075;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28076;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28076;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28076;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28077;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28077;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28077;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28078;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28078;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28078;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28079;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28079;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28079;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28080;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28080;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28080;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28081;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28081;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28081;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28082;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28082;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28082;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28083;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28083;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28083;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28084;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28084;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28084;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28085;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28085;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28085;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28086;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28086;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28086;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28087;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28087;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28087;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28088;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28088;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28088;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28089;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28089;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28089;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28090;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28090;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28090;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28091;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28091;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28091;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28092;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28092;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28092;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28093;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28093;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28093;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28094;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28094;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28094;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28095;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28095;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28095;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28096;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28096;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28096;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28097;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28097;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28097;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28098;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28098;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28098;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28099;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28099;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28099;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28100;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28100;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28100;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28101;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28101;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28101;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28102;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28102;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28102;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28103;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28103;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28103;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28104;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28104;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28104;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28105;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28105;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28105;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28106;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28106;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28106;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28107;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28107;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28107;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28108;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28108;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28108;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28109;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28109;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28109;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28110;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28110;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28110;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28111;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28111;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28111;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28112;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28112;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28112;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28113;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28113;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28113;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28114;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28114;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28114;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28115;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28115;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28115;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28116;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28116;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28116;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28117;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28117;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28117;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28118;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28118;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28118;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28119;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28119;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28119;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28120;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28120;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28120;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28121;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28121;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28121;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28122;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28122;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28122;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28123;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28123;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28123;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28124;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28124;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28124;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28125;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28125;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28125;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28126;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28126;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28126;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28127;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28127;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28127;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28128;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28128;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28128;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28129;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28129;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28129;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28130;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28130;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28130;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28131;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28131;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28131;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28132;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28132;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28132;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28133;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28133;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28133;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28134;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28134;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28134;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28135;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28135;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28135;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28136;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28136;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28136;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28137;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28137;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28137;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28138;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28138;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28138;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28139;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28139;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28139;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28140;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28140;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28140;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28141;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28141;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28141;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28142;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28142;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28142;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28143;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28143;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28143;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28144;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28144;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28144;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28145;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28145;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28145;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28146;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28146;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28146;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28147;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28147;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28147;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28148;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28148;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28148;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28149;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28149;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28149;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28150;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28150;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28150;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28151;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28151;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28151;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28152;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28152;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28152;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28153;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28153;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28153;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28154;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28154;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28154;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28155;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28155;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28155;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28156;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28156;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28156;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28157;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28157;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28157;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28158;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28158;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28158;            // set addr and hold for 100ns
    repeat(5)							tset0       1       0       0       0       0       .d28159;            // set addr and hold for 100ns
    repeat(5)							-			1		1		1		1		0		.d28159;			 // pulse set 100ns
    repeat(5)							-           1       0       0       0       0       .d28159;            // set addr and hold for 100ns
    halt								-			0		0		0		0		0		.d0;
    }
