// Seed: 3640271086
module module_0 ();
  logic id_1;
  assign id_1[-1] = -1;
  generate
    logic id_2;
  endgenerate
endmodule
module module_1 #(
    parameter id_1 = 32'd55
) (
    output logic id_0,
    input  wand  _id_1,
    input  tri   id_2,
    input  wand  id_3
);
  wire id_5;
  bit  id_6;
  wire id_7;
  task id_8;
    if (1) id_0 <= id_3 - -1;
    if (1) begin : LABEL_0
      begin : LABEL_1
        id_0 <= !(id_2 == -1);
      end
    end
  endtask
  parameter id_9 = 1;
  tri id_10, id_11;
  localparam id_12 = id_9, id_13 = id_1, id_14 = 1, id_15 = id_5;
  logic id_16;
  ;
  initial id_6 = (id_9 & id_15);
  always @(posedge -1 or(-1'b0), -1) $signed(id_13);
  ;
  assign id_11 = -1;
  wire id_17;
  ;
  struct packed {
    logic   id_18;
    integer id_19;
    struct packed {
      logic id_20;
      logic id_21[id_1 : 1];
      logic id_22;
    } id_23;
  } id_24;
  ;
  initial $clog2(id_13);
  ;
  assign id_10 = id_15;
  module_0 modCall_1 ();
  assign modCall_1.type_4 = 0;
endmodule
