#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed May 11 09:34:41 2022
# Process ID: 5304
# Current directory: C:/Users/usuario/Desktop/GIT/Proyecto_prueba2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3444 C:\Users\usuario\Desktop\GIT\Proyecto_prueba2\Proyecto_prueba2.xpr
# Log file: C:/Users/usuario/Desktop/GIT/Proyecto_prueba2/vivado.log
# Journal file: C:/Users/usuario/Desktop/GIT/Proyecto_prueba2\vivado.jou
# Running On: Tatos-Laptop, OS: Windows, CPU Frequency: 2808 MHz, CPU Physical cores: 2, Host memory: 7961 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project C:/Users/usuario/Desktop/GIT/Proyecto_prueba2/Proyecto_prueba2.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/usuario/Desktop/GIT/Proyecto_prueba2/Proyecto_prueba2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1615.191 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/usuario/Desktop/GIT/Proyecto_prueba2/Proyecto_prueba2.srcs/utils_1/imports/synth_1/Register.dcp with file C:/Users/usuario/Desktop/GIT/Proyecto_prueba2/Proyecto_prueba2.runs/synth_1/ALU_suma.dcp
launch_runs synth_1 -jobs 4
[Wed May 11 09:38:13 2022] Launched synth_1...
Run output will be captured here: C:/Users/usuario/Desktop/GIT/Proyecto_prueba2/Proyecto_prueba2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed May 11 09:40:04 2022] Launched impl_1...
Run output will be captured here: C:/Users/usuario/Desktop/GIT/Proyecto_prueba2/Proyecto_prueba2.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/usuario/Desktop/GIT/Proyecto_prueba2/Proyecto_prueba2.srcs/sources_1/new/Instruct_Mem.v] -no_script -reset -force -quiet
remove_files  C:/Users/usuario/Desktop/GIT/Proyecto_prueba2/Proyecto_prueba2.srcs/sources_1/new/Instruct_Mem.v
file delete -force C:/Users/usuario/Desktop/GIT/Proyecto_prueba2/Proyecto_prueba2.srcs/sources_1/new/Instruct_Mem.v
close [ open C:/Users/usuario/Desktop/GIT/Proyecto_prueba2/Proyecto_prueba2.srcs/sources_1/new/Instruction_Mem.v w ]
add_files C:/Users/usuario/Desktop/GIT/Proyecto_prueba2/Proyecto_prueba2.srcs/sources_1/new/Instruction_Mem.v
update_compile_order -fileset sources_1
set_property top Instruction_Mem [current_fileset]
update_compile_order -fileset sources_1
