#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e3b38f60a0 .scope module, "test" "test" 2 3;
 .timescale -9 -9;
v000001e3b3969350_0 .net "A", 0 0, L_000001e3b398cd00;  1 drivers
v000001e3b396a2f0_0 .net "B", 0 0, L_000001e3b398cda0;  1 drivers
v000001e3b3969a30_0 .net "C", 0 0, L_000001e3b398ce40;  1 drivers
v000001e3b396a570_0 .net "D", 0 0, L_000001e3b398c4e0;  1 drivers
v000001e3b39689f0_0 .net "D1", 0 0, v000001e3b3964bc0_0;  1 drivers
v000001e3b3968b30_0 .net "D2", 0 0, v000001e3b3964760_0;  1 drivers
v000001e3b3967f50_0 .net "D3", 0 0, v000001e3b39650c0_0;  1 drivers
v000001e3b3967ff0_0 .net "D4", 0 0, v000001e3b3966100_0;  1 drivers
v000001e3b3968090_0 .net "Dp", 0 0, v000001e3b3965160_0;  1 drivers
v000001e3b3968130_0 .net "E", 0 0, L_000001e3b398cee0;  1 drivers
v000001e3b39681d0_0 .net "F", 0 0, L_000001e3b398b220;  1 drivers
v000001e3b3969990_0 .net "G", 0 0, L_000001e3b398b7c0;  1 drivers
v000001e3b3969ad0_0 .var "btn1", 0 0;
v000001e3b39684f0_0 .var "btn2", 0 0;
v000001e3b3968450_0 .var "clk", 0 0;
v000001e3b3968770_0 .var/i "i", 31 0;
v000001e3b39688b0_0 .net "io_scl", 0 0, L_000001e3b36ceb80;  1 drivers
v000001e3b3968950_0 .net "io_sda", 0 0, L_000001e3b398ab40;  1 drivers
v000001e3b3969c10_0 .net "led", 5 0, v000001e3b3969f30_0;  1 drivers
v000001e3b39690d0_0 .var "reset", 0 0;
S_000001e3b3778470 .scope module, "TOP" "top" 2 13, 3 3 0, S_000001e3b38f60a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "led";
    .port_info 2 /INOUT 1 "io_sda";
    .port_info 3 /OUTPUT 1 "io_scl";
    .port_info 4 /OUTPUT 1 "D1";
    .port_info 5 /OUTPUT 1 "D2";
    .port_info 6 /OUTPUT 1 "D3";
    .port_info 7 /OUTPUT 1 "D4";
    .port_info 8 /OUTPUT 1 "Dp";
    .port_info 9 /OUTPUT 1 "A";
    .port_info 10 /OUTPUT 1 "B";
    .port_info 11 /OUTPUT 1 "C";
    .port_info 12 /OUTPUT 1 "D";
    .port_info 13 /OUTPUT 1 "E";
    .port_info 14 /OUTPUT 1 "F";
    .port_info 15 /OUTPUT 1 "G";
    .port_info 16 /INPUT 1 "btn1";
    .port_info 17 /INPUT 1 "btn2";
P_000001e3b379bed0 .param/l "STATE_DEBOUNCE" 1 3 153, +C4<00000000000000000000000000000010>;
P_000001e3b379bf08 .param/l "STATE_INIT" 1 3 151, +C4<00000000000000000000000000000000>;
P_000001e3b379bf40 .param/l "STATE_START" 1 3 154, +C4<00000000000000000000000000000011>;
P_000001e3b379bf78 .param/l "STATE_WAITING_BUTTON" 1 3 152, +C4<00000000000000000000000000000001>;
L_000001e3b38cac10 .functor BUFZ 1, v000001e3b3968450_0, C4<0>, C4<0>, C4<0>;
L_000001e3b38ca970 .functor BUFZ 128, L_000001e3b3968bd0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_000001e3b39a00d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001e3b38cacf0 .functor XNOR 1, v000001e3b3968590_0, L_000001e3b39a00d0, C4<0>, C4<0>;
L_000001e3b39a1630 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001e3b3857940 .functor XNOR 1, L_000001e3b398bf40, L_000001e3b39a1630, C4<0>, C4<0>;
L_000001e3b39a1678 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001e3b3857780 .functor XNOR 1, L_000001e3b398c6c0, L_000001e3b39a1678, C4<0>, C4<0>;
L_000001e3b39a16c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001e3b38579b0 .functor XNOR 1, L_000001e3b398cc60, L_000001e3b39a16c0, C4<0>, C4<0>;
v000001e3b3966ce0_0 .net "A", 0 0, L_000001e3b398cd00;  alias, 1 drivers
v000001e3b3967140_0 .net "B", 0 0, L_000001e3b398cda0;  alias, 1 drivers
v000001e3b3966920_0 .net "C", 0 0, L_000001e3b398ce40;  alias, 1 drivers
v000001e3b39667e0_0 .net "D", 0 0, L_000001e3b398c4e0;  alias, 1 drivers
v000001e3b39671e0_0 .net "D1", 0 0, v000001e3b3964bc0_0;  alias, 1 drivers
v000001e3b39670a0_0 .net "D2", 0 0, v000001e3b3964760_0;  alias, 1 drivers
v000001e3b3967820_0 .net "D3", 0 0, v000001e3b39650c0_0;  alias, 1 drivers
v000001e3b39673c0_0 .net "D4", 0 0, v000001e3b3966100_0;  alias, 1 drivers
v000001e3b39669c0_0 .net "Dp", 0 0, v000001e3b3965160_0;  alias, 1 drivers
v000001e3b3966a60_0 .net "E", 0 0, L_000001e3b398cee0;  alias, 1 drivers
v000001e3b3967460_0 .net "F", 0 0, L_000001e3b398b220;  alias, 1 drivers
v000001e3b3966c40_0 .net "G", 0 0, L_000001e3b398b7c0;  alias, 1 drivers
v000001e3b3967500_0 .net "PC", 31 0, L_000001e3b38ca890;  1 drivers
v000001e3b3967be0_0 .net/2u *"_ivl_10", 0 0, L_000001e3b39a00d0;  1 drivers
v000001e3b39675a0_0 .net *"_ivl_12", 0 0, L_000001e3b38cacf0;  1 drivers
v000001e3b3966b00_0 .net *"_ivl_2", 127 0, L_000001e3b3968bd0;  1 drivers
v000001e3b3967b40_0 .net *"_ivl_23", 0 0, L_000001e3b398bf40;  1 drivers
v000001e3b3966d80_0 .net/2u *"_ivl_24", 0 0, L_000001e3b39a1630;  1 drivers
v000001e3b3967dc0_0 .net *"_ivl_26", 0 0, L_000001e3b3857940;  1 drivers
v000001e3b3967280_0 .net *"_ivl_29", 7 0, L_000001e3b398cb20;  1 drivers
v000001e3b3967640_0 .net *"_ivl_31", 0 0, L_000001e3b398c6c0;  1 drivers
v000001e3b39676e0_0 .net/2u *"_ivl_32", 0 0, L_000001e3b39a1678;  1 drivers
v000001e3b3967780_0 .net *"_ivl_34", 0 0, L_000001e3b3857780;  1 drivers
v000001e3b3966ec0_0 .net *"_ivl_37", 7 0, L_000001e3b398c940;  1 drivers
v000001e3b39678c0_0 .net *"_ivl_39", 0 0, L_000001e3b398cc60;  1 drivers
v000001e3b3966f60_0 .net *"_ivl_4", 8 0, L_000001e3b3968ef0;  1 drivers
v000001e3b3967320_0 .net/2u *"_ivl_40", 0 0, L_000001e3b39a16c0;  1 drivers
v000001e3b3967960_0 .net *"_ivl_42", 0 0, L_000001e3b38579b0;  1 drivers
v000001e3b3967a00_0 .net *"_ivl_45", 7 0, L_000001e3b398c760;  1 drivers
v000001e3b3967aa0_0 .net *"_ivl_47", 7 0, L_000001e3b398b0e0;  1 drivers
v000001e3b3967c80_0 .net *"_ivl_48", 7 0, L_000001e3b398c580;  1 drivers
v000001e3b3967d20_0 .net *"_ivl_50", 7 0, L_000001e3b398b680;  1 drivers
L_000001e3b39a0088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e3b3969cb0_0 .net *"_ivl_7", 0 0, L_000001e3b39a0088;  1 drivers
v000001e3b39695d0_0 .net "btn1", 0 0, v000001e3b3969ad0_0;  1 drivers
v000001e3b3968db0_0 .net "btn2", 0 0, v000001e3b39684f0_0;  1 drivers
v000001e3b3968f90_0 .net "btn_out", 0 0, v000001e3b38e4970_0;  1 drivers
v000001e3b396a070_0 .net "btn_ren", 0 0, v000001e3b38e4830_0;  1 drivers
v000001e3b3969fd0_0 .net "byte_select", 3 0, L_000001e3b38cac80;  1 drivers
v000001e3b3969490_0 .net "charMem", 0 127, L_000001e3b38ca970;  1 drivers
v000001e3b3969530_0 .var "char_g", 0 127;
v000001e3b3969670_0 .net "clk", 0 0, v000001e3b3968450_0;  1 drivers
v000001e3b3968590_0 .var "clk_btn", 0 0;
v000001e3b396a250_0 .net "clkout", 0 0, L_000001e3b38cac10;  1 drivers
v000001e3b3969210_0 .var "counter", 23 0;
v000001e3b396a1b0_0 .net "cpu_clk", 0 0, L_000001e3b39693f0;  1 drivers
v000001e3b3968a90_0 .var "cpuclk", 0 0;
v000001e3b396a6b0_0 .net "data_addr", 31 0, L_000001e3b396b010;  1 drivers
v000001e3b3968c70_0 .net "data_read", 31 0, v000001e3b38e4a10_0;  1 drivers
v000001e3b396a4d0_0 .net "data_to_write", 31 0, L_000001e3b38ca7b0;  1 drivers
o000001e3b3906308 .functor BUFZ 1, C4<z>; HiZ drive
v000001e3b3969710_0 .net "debug", 0 0, o000001e3b3906308;  0 drivers
v000001e3b3969d50_0 .net "error", 0 0, v000001e3b3964800_0;  1 drivers
v000001e3b39692b0 .array "fontMem", 127 0, 0 127;
v000001e3b396a430_0 .var "holdWEN", 4 0;
v000001e3b3968270_0 .net "instr", 31 0, v000001e3b395db90_0;  1 drivers
v000001e3b39697b0_0 .net "io_scl", 0 0, L_000001e3b36ceb80;  alias, 1 drivers
v000001e3b3969850_0 .net "io_sda", 0 0, L_000001e3b398ab40;  alias, 1 drivers
v000001e3b3969f30_0 .var "led", 5 0;
v000001e3b3968810_0 .net "memReady", 0 0, v000001e3b395d550_0;  1 drivers
v000001e3b3969170_0 .net "mem_ren", 0 0, v000001e3b38e4650_0;  1 drivers
v000001e3b3969df0_0 .net "mem_wen", 0 0, v000001e3b38e4470_0;  1 drivers
v000001e3b3968d10_0 .net "memory_out", 31 0, v000001e3b395f030_0;  1 drivers
v000001e3b3969e90_0 .net "overflow", 0 0, L_000001e3b396e2b0;  1 drivers
v000001e3b3968e50_0 .net "pixelAddress", 9 0, L_000001e3b398aaa0;  1 drivers
v000001e3b396a390_0 .net "pixelData", 7 0, L_000001e3b38cb380;  1 drivers
v000001e3b396a110_0 .net "ren", 0 0, L_000001e3b38c9780;  1 drivers
v000001e3b39698f0_0 .var "reset", 0 0;
v000001e3b3969030_0 .net "screen_ren", 0 0, v000001e3b38e3610_0;  1 drivers
v000001e3b3969b70_0 .net "screen_wen", 0 0, v000001e3b38e3750_0;  1 drivers
v000001e3b3968310_0 .var "selectedChar", 7 0;
v000001e3b39686d0_0 .var "state", 2 0;
v000001e3b396a610_0 .var "txCounter", 22 0;
v000001e3b3968630_0 .net "wen", 0 0, L_000001e3b38c9940;  1 drivers
E_000001e3b38c4de0 .event posedge, v000001e3b396a250_0;
L_000001e3b3968bd0 .array/port v000001e3b39692b0, L_000001e3b3968ef0;
L_000001e3b3968ef0 .concat [ 8 1 0 0], v000001e3b3968310_0, L_000001e3b39a0088;
L_000001e3b39693f0 .functor MUXZ 1, L_000001e3b38cac10, v000001e3b3968a90_0, L_000001e3b38cacf0, C4<>;
L_000001e3b398c3a0 .part L_000001e3b38ca890, 2, 18;
L_000001e3b398cbc0 .part L_000001e3b396b010, 2, 18;
L_000001e3b398bd60 .part L_000001e3b396b010, 0, 6;
L_000001e3b398bf40 .part L_000001e3b38cac80, 0, 1;
L_000001e3b398cb20 .part L_000001e3b38ca7b0, 0, 8;
L_000001e3b398c6c0 .part L_000001e3b38cac80, 1, 1;
L_000001e3b398c940 .part L_000001e3b38ca7b0, 8, 8;
L_000001e3b398cc60 .part L_000001e3b38cac80, 2, 1;
L_000001e3b398c760 .part L_000001e3b38ca7b0, 16, 8;
L_000001e3b398b0e0 .part L_000001e3b38ca7b0, 24, 8;
L_000001e3b398c580 .functor MUXZ 8, L_000001e3b398b0e0, L_000001e3b398c760, L_000001e3b38579b0, C4<>;
L_000001e3b398b680 .functor MUXZ 8, L_000001e3b398c580, L_000001e3b398c940, L_000001e3b3857780, C4<>;
L_000001e3b398b720 .functor MUXZ 8, L_000001e3b398b680, L_000001e3b398cb20, L_000001e3b3857940, C4<>;
L_000001e3b398a820 .part L_000001e3b38ca890, 2, 16;
S_000001e3b3778730 .scope module, "bm" "buttonModule" 3 103, 4 1 0, S_000001e3b3778470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "btn1";
    .port_info 2 /INPUT 1 "btn2";
    .port_info 3 /INPUT 1 "ren";
    .port_info 4 /INPUT 32 "address";
    .port_info 5 /OUTPUT 1 "data_out";
P_000001e3b3799b80 .param/l "STATE_DEBOUNCE" 1 4 10, C4<01>;
P_000001e3b3799bb8 .param/l "STATE_IDLE" 1 4 9, C4<00>;
v000001e3b38e40b0_0 .net "address", 31 0, L_000001e3b396b010;  alias, 1 drivers
v000001e3b38e4290_0 .net "btn1", 0 0, v000001e3b3969ad0_0;  alias, 1 drivers
v000001e3b38e34d0_0 .var "btn1reg", 0 0;
v000001e3b38e4e70_0 .net "btn2", 0 0, v000001e3b39684f0_0;  alias, 1 drivers
v000001e3b38e4010_0 .var "btn2reg", 0 0;
v000001e3b38e4150_0 .net "clk", 0 0, L_000001e3b39693f0;  alias, 1 drivers
v000001e3b38e4970_0 .var "data_out", 0 0;
v000001e3b38e5370_0 .net "ren", 0 0, v000001e3b38e4830_0;  alias, 1 drivers
v000001e3b38e4fb0_0 .var "state", 1 0;
v000001e3b38e5050_0 .var "txCounter", 21 0;
E_000001e3b38c6320 .event posedge, v000001e3b38e4150_0;
S_000001e3b394ecd0 .scope module, "bu" "bus" 3 74, 5 3 0, S_000001e3b3778470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 32 "data_addr";
    .port_info 3 /INPUT 1 "ren";
    .port_info 4 /INPUT 1 "wen";
    .port_info 5 /INPUT 1 "btn_out";
    .port_info 6 /INPUT 32 "memory_out";
    .port_info 7 /OUTPUT 1 "mem_ren";
    .port_info 8 /OUTPUT 1 "mem_wen";
    .port_info 9 /OUTPUT 1 "screen_ren";
    .port_info 10 /OUTPUT 1 "screen_wen";
    .port_info 11 /OUTPUT 1 "btn_ren";
    .port_info 12 /OUTPUT 32 "data_out";
v000001e3b38e4330_0 .net "PC", 31 0, L_000001e3b38ca890;  alias, 1 drivers
v000001e3b38e3e30_0 .net "btn_out", 0 0, v000001e3b38e4970_0;  alias, 1 drivers
v000001e3b38e4830_0 .var "btn_ren", 0 0;
v000001e3b38e43d0_0 .net "clk", 0 0, L_000001e3b39693f0;  alias, 1 drivers
v000001e3b38e50f0_0 .net "data_addr", 31 0, L_000001e3b396b010;  alias, 1 drivers
v000001e3b38e4a10_0 .var "data_out", 31 0;
v000001e3b38e4650_0 .var "mem_ren", 0 0;
v000001e3b38e4470_0 .var "mem_wen", 0 0;
v000001e3b38e45b0_0 .net "memory_out", 31 0, v000001e3b395f030_0;  alias, 1 drivers
v000001e3b38e5190_0 .net "ren", 0 0, L_000001e3b38c9780;  alias, 1 drivers
v000001e3b38e3610_0 .var "screen_ren", 0 0;
v000001e3b38e3750_0 .var "screen_wen", 0 0;
v000001e3b38e37f0_0 .net "wen", 0 0, L_000001e3b38c9940;  alias, 1 drivers
E_000001e3b38c5060/0 .event anyedge, v000001e3b38e40b0_0, v000001e3b38e5190_0, v000001e3b38e37f0_0, v000001e3b38e45b0_0;
E_000001e3b38c5060/1 .event anyedge, v000001e3b38e4970_0;
E_000001e3b38c5060 .event/or E_000001e3b38c5060/0, E_000001e3b38c5060/1;
S_000001e3b376ffe0 .scope module, "cpu_1" "cpu" 3 55, 6 9 0, S_000001e3b3778470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "overflow";
    .port_info 3 /OUTPUT 32 "PC_out";
    .port_info 4 /INPUT 32 "instr_in";
    .port_info 5 /OUTPUT 32 "data_addr";
    .port_info 6 /OUTPUT 1 "ren";
    .port_info 7 /OUTPUT 1 "wen";
    .port_info 8 /OUTPUT 32 "data_out";
    .port_info 9 /INPUT 32 "data_in";
    .port_info 10 /OUTPUT 4 "byte_select";
    .port_info 11 /INPUT 1 "memReady";
L_000001e3b38ca890 .functor BUFZ 32, v000001e3b3959c20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e3b38ca740 .functor BUFZ 32, v000001e3b395db90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e3b39a0118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001e3b38cab30 .functor XNOR 1, L_000001e3b38c9780, L_000001e3b39a0118, C4<0>, C4<0>;
L_000001e3b38c9780 .functor BUFZ 1, v000001e3b3959ea0_0, C4<0>, C4<0>, C4<0>;
L_000001e3b38c9940 .functor BUFZ 1, v000001e3b395a440_0, C4<0>, C4<0>, C4<0>;
L_000001e3b38ca7b0 .functor BUFZ 32, v000001e3b39571f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e3b38c9630 .functor BUFZ 32, v000001e3b38e4a10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e3b38cac80 .functor BUFZ 4, v000001e3b39569d0_0, C4<0000>, C4<0000>, C4<0000>;
L_000001e3b39a01a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001e3b38c9be0 .functor XNOR 1, L_000001e3b396fd90, L_000001e3b39a01a8, C4<0>, C4<0>;
L_000001e3b39a01f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001e3b38c9a20 .functor XNOR 1, v000001e3b394f770_0, L_000001e3b39a01f0, C4<0>, C4<0>;
L_000001e3b39a05e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001e3b38caeb0 .functor XNOR 1, v000001e3b395a120_0, L_000001e3b39a05e0, C4<0>, C4<0>;
L_000001e3b39a0628 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001e3b38ca9e0 .functor XNOR 1, v000001e3b395af80_0, L_000001e3b39a0628, C4<0>, C4<0>;
L_000001e3b39a0670 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001e3b38c9c50 .functor XNOR 1, v000001e3b3959ae0_0, L_000001e3b39a0670, C4<0>, C4<0>;
L_000001e3b38c9a90 .functor OR 1, L_000001e3b38ca9e0, L_000001e3b38c9c50, C4<0>, C4<0>;
L_000001e3b39a0700 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001e3b38c9710 .functor XNOR 1, v000001e3b3959fe0_0, L_000001e3b39a0700, C4<0>, C4<0>;
L_000001e3b39a0748 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001e3b38c9b00 .functor XNOR 1, v000001e3b3959ae0_0, L_000001e3b39a0748, C4<0>, C4<0>;
L_000001e3b39a1288 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001e3b38cb310 .functor XNOR 1, v000001e3b39595e0_0, L_000001e3b39a1288, C4<0>, C4<0>;
L_000001e3b39a1438 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001e3b38cb2a0 .functor XNOR 1, v000001e3b3959720_0, L_000001e3b39a1438, C4<0>, C4<0>;
v000001e3b3957dd0_0 .net "ALUInA", 31 0, L_000001e3b396caf0;  1 drivers
v000001e3b3958870_0 .net "ALUInB", 31 0, L_000001e3b396cc30;  1 drivers
v000001e3b3958050_0 .net "ALUOp", 3 0, v000001e3b389ffa0_0;  1 drivers
v000001e3b3958410_0 .net "ALUOut", 31 0, L_000001e3b396f750;  1 drivers
v000001e3b3958910_0 .net "ALUSrc", 0 0, v000001e3b394ff90_0;  1 drivers
v000001e3b3958af0_0 .net "ALUcntrl", 2 0, v000001e3b3950030_0;  1 drivers
v000001e3b3958cd0_0 .net "Branch", 0 0, v000001e3b3950170_0;  1 drivers
v000001e3b39576f0_0 .net "BranchALUOut", 31 0, L_000001e3b396af70;  1 drivers
v000001e3b39589b0_0 .net "BranchInA", 31 0, L_000001e3b396c2d0;  1 drivers
v000001e3b3957790_0 .net "DMemOut", 31 0, L_000001e3b38c9630;  1 drivers
v000001e3b39580f0_0 .var "EXMEM_ALUOut", 31 0;
v000001e3b3958190_0 .var "EXMEM_Branch", 0 0;
v000001e3b3958230_0 .var "EXMEM_BranchALUOut", 31 0;
v000001e3b395ac60_0 .var "EXMEM_JumpJALR", 0 0;
v000001e3b395b480_0 .var "EXMEM_MemRead", 0 0;
v000001e3b395a580_0 .var "EXMEM_MemToReg", 0 0;
v000001e3b395a440_0 .var "EXMEM_MemWrite", 0 0;
v000001e3b3959e00_0 .var "EXMEM_MemWriteData", 31 0;
v000001e3b395b200_0 .var "EXMEM_RegWrite", 0 0;
v000001e3b3959680_0 .var "EXMEM_RegWriteAddr", 4 0;
v000001e3b3959400_0 .var "EXMEM_Zero", 0 0;
v000001e3b395abc0_0 .var "EXMEM_funct3", 2 0;
v000001e3b3959fe0_0 .var "IDEX_ALUSrc", 0 0;
v000001e3b395b0c0_0 .var "IDEX_ALUcntrl", 2 0;
v000001e3b39594a0_0 .var "IDEX_Branch", 0 0;
v000001e3b395af80_0 .var "IDEX_Jump", 0 0;
v000001e3b3959ae0_0 .var "IDEX_JumpJALR", 0 0;
v000001e3b3959ea0_0 .var "IDEX_MemRead", 0 0;
v000001e3b395a4e0_0 .var "IDEX_MemToReg", 0 0;
v000001e3b395a080_0 .var "IDEX_MemWrite", 0 0;
v000001e3b395ad00_0 .var "IDEX_PC", 31 0;
v000001e3b39595e0_0 .var "IDEX_RegDst", 0 0;
v000001e3b39590e0_0 .var "IDEX_RegWrite", 0 0;
v000001e3b3959540_0 .var "IDEX_funct3", 2 0;
v000001e3b3959f40_0 .var "IDEX_funct7", 6 0;
v000001e3b395a120_0 .var "IDEX_inA_is_PC", 0 0;
v000001e3b395b520_0 .var "IDEX_instr_rd", 4 0;
v000001e3b395b340_0 .var "IDEX_instr_rs1", 4 0;
v000001e3b3959cc0_0 .var "IDEX_instr_rs2", 4 0;
v000001e3b395a1c0_0 .var "IDEX_rdA", 31 0;
v000001e3b395ada0_0 .var "IDEX_rdB", 31 0;
v000001e3b395a260_0 .var "IDEX_signExtend", 31 0;
v000001e3b39599a0_0 .var "IFID_PC", 31 0;
v000001e3b395b020_0 .var "IFID_instr", 31 0;
v000001e3b395ab20_0 .var "IFID_instrColdStart", 0 0;
v000001e3b395b5c0_0 .net "Jump", 0 0, v000001e3b394f770_0;  1 drivers
v000001e3b3959360_0 .net "JumpAddress", 31 0, L_000001e3b396c690;  1 drivers
v000001e3b395a300_0 .net "JumpJALR", 0 0, v000001e3b394f8b0_0;  1 drivers
v000001e3b3958f00_0 .var "MEMWB_ALUOut", 31 0;
v000001e3b3958fa0_0 .var "MEMWB_DMemOut", 31 0;
v000001e3b3959720_0 .var "MEMWB_MemToReg", 0 0;
v000001e3b39597c0_0 .var "MEMWB_RegWrite", 0 0;
v000001e3b3959860_0 .var "MEMWB_RegWriteAddr", 4 0;
v000001e3b395a800_0 .var "MEMWB_funct3", 2 0;
v000001e3b395aa80_0 .net "MemOut", 31 0, v000001e3b39570b0_0;  1 drivers
v000001e3b395a620_0 .net "MemRead", 0 0, v000001e3b39502b0_0;  1 drivers
v000001e3b395a3a0_0 .net "MemToReg", 0 0, v000001e3b3950a30_0;  1 drivers
v000001e3b395b660_0 .net "MemWrite", 0 0, v000001e3b3950cb0_0;  1 drivers
v000001e3b395b160_0 .net "MemWriteData", 31 0, v000001e3b39571f0_0;  1 drivers
v000001e3b3959c20_0 .var "PC", 31 0;
v000001e3b3959a40_0 .net "PCSrc", 0 0, L_000001e3b396fd90;  1 drivers
v000001e3b395a6c0_0 .var "PC_OLD", 31 0;
v000001e3b395a760_0 .net "PC_new", 31 0, L_000001e3b396a9d0;  1 drivers
v000001e3b395a8a0_0 .net "PC_out", 31 0, L_000001e3b38ca890;  alias, 1 drivers
v000001e3b395a940_0 .net "PCplus4", 31 0, L_000001e3b396be70;  1 drivers
v000001e3b395b2a0_0 .net "RegDst", 0 0, v000001e3b394eff0_0;  1 drivers
v000001e3b395ae40_0 .net "RegWrite", 0 0, v000001e3b394fa90_0;  1 drivers
v000001e3b3959900_0 .net "RegWriteAddr", 4 0, L_000001e3b396fcf0;  1 drivers
v000001e3b395aee0_0 .net "Zero", 0 0, L_000001e3b396d310;  1 drivers
v000001e3b395a9e0_0 .net/2u *"_ivl_102", 0 0, L_000001e3b39a0748;  1 drivers
v000001e3b395b3e0_0 .net *"_ivl_104", 0 0, L_000001e3b38c9b00;  1 drivers
v000001e3b3959040_0 .net/2u *"_ivl_110", 0 0, L_000001e3b39a1288;  1 drivers
v000001e3b3959180_0 .net *"_ivl_112", 0 0, L_000001e3b38cb310;  1 drivers
L_000001e3b39a12d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e3b3959d60_0 .net/2u *"_ivl_120", 0 0, L_000001e3b39a12d0;  1 drivers
v000001e3b3959220_0 .net/2u *"_ivl_126", 0 0, L_000001e3b39a1438;  1 drivers
v000001e3b39592c0_0 .net *"_ivl_128", 0 0, L_000001e3b38cb2a0;  1 drivers
L_000001e3b39a0160 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001e3b3959b80_0 .net/2u *"_ivl_20", 31 0, L_000001e3b39a0160;  1 drivers
v000001e3b395c7e0_0 .net/2u *"_ivl_24", 0 0, L_000001e3b39a01a8;  1 drivers
v000001e3b395c1a0_0 .net *"_ivl_26", 0 0, L_000001e3b38c9be0;  1 drivers
v000001e3b395c560_0 .net/2u *"_ivl_28", 0 0, L_000001e3b39a01f0;  1 drivers
v000001e3b395c2e0_0 .net *"_ivl_30", 0 0, L_000001e3b38c9a20;  1 drivers
v000001e3b395c100_0 .net *"_ivl_32", 31 0, L_000001e3b396c870;  1 drivers
v000001e3b395b700_0 .net/2u *"_ivl_4", 0 0, L_000001e3b39a0118;  1 drivers
L_000001e3b39a04c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e3b395c420_0 .net/2u *"_ivl_52", 1 0, L_000001e3b39a04c0;  1 drivers
v000001e3b395b7a0_0 .net *"_ivl_54", 0 0, L_000001e3b396c9b0;  1 drivers
L_000001e3b39a0508 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001e3b395c380_0 .net/2u *"_ivl_56", 1 0, L_000001e3b39a0508;  1 drivers
v000001e3b395c240_0 .net *"_ivl_58", 0 0, L_000001e3b396b510;  1 drivers
v000001e3b395c060_0 .net *"_ivl_6", 0 0, L_000001e3b38cab30;  1 drivers
v000001e3b395b840_0 .net *"_ivl_60", 31 0, L_000001e3b396abb0;  1 drivers
L_000001e3b39a0550 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e3b395b8e0_0 .net/2u *"_ivl_64", 1 0, L_000001e3b39a0550;  1 drivers
v000001e3b395be80_0 .net *"_ivl_66", 0 0, L_000001e3b396b470;  1 drivers
L_000001e3b39a0598 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001e3b395b980_0 .net/2u *"_ivl_68", 1 0, L_000001e3b39a0598;  1 drivers
v000001e3b395c4c0_0 .net *"_ivl_70", 0 0, L_000001e3b396acf0;  1 drivers
v000001e3b395c600_0 .net *"_ivl_72", 31 0, L_000001e3b396c4b0;  1 drivers
v000001e3b395c6a0_0 .net/2u *"_ivl_76", 0 0, L_000001e3b39a05e0;  1 drivers
v000001e3b395ba20_0 .net *"_ivl_78", 0 0, L_000001e3b38caeb0;  1 drivers
v000001e3b395bca0_0 .net/2u *"_ivl_82", 0 0, L_000001e3b39a0628;  1 drivers
v000001e3b395c920_0 .net *"_ivl_84", 0 0, L_000001e3b38ca9e0;  1 drivers
v000001e3b395c740_0 .net/2u *"_ivl_86", 0 0, L_000001e3b39a0670;  1 drivers
v000001e3b395c880_0 .net *"_ivl_88", 0 0, L_000001e3b38c9c50;  1 drivers
v000001e3b395bde0_0 .net *"_ivl_91", 0 0, L_000001e3b38c9a90;  1 drivers
L_000001e3b39a06b8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001e3b395bf20_0 .net/2u *"_ivl_92", 31 0, L_000001e3b39a06b8;  1 drivers
v000001e3b395bac0_0 .net/2u *"_ivl_94", 0 0, L_000001e3b39a0700;  1 drivers
v000001e3b395bfc0_0 .net *"_ivl_96", 0 0, L_000001e3b38c9710;  1 drivers
v000001e3b395c9c0_0 .net *"_ivl_98", 31 0, L_000001e3b396cb90;  1 drivers
v000001e3b395ca60_0 .net "branch_taken", 0 0, v000001e3b38a09a0_0;  1 drivers
v000001e3b395cb00_0 .net "bubble_exmem", 0 0, v000001e3b3950210_0;  1 drivers
v000001e3b395bb60_0 .net "bubble_idex", 0 0, v000001e3b394f310_0;  1 drivers
v000001e3b395cba0_0 .net "bubble_ifid", 0 0, v000001e3b394f3b0_0;  1 drivers
v000001e3b395cc40_0 .net "bypassA", 1 0, v000001e3b38a0fe0_0;  1 drivers
v000001e3b395cce0_0 .net "bypassB", 1 0, v000001e3b394f950_0;  1 drivers
v000001e3b395cd80_0 .net "bypassOutA", 31 0, L_000001e3b396ac50;  1 drivers
v000001e3b395bc00_0 .net "bypassOutB", 31 0, L_000001e3b396bdd0;  1 drivers
v000001e3b395bd40_0 .net "byte_select", 3 0, L_000001e3b38cac80;  alias, 1 drivers
v000001e3b39601b0_0 .net "byte_select_vector", 3 0, v000001e3b39569d0_0;  1 drivers
v000001e3b395fd50_0 .net "clock", 0 0, L_000001e3b39693f0;  alias, 1 drivers
v000001e3b395fcb0_0 .net "data_addr", 31 0, L_000001e3b396b010;  alias, 1 drivers
v000001e3b3960750_0 .net "data_in", 31 0, v000001e3b38e4a10_0;  alias, 1 drivers
v000001e3b3960890_0 .net "data_out", 31 0, L_000001e3b38ca7b0;  alias, 1 drivers
v000001e3b3960110_0 .var "delayed_instr", 31 0;
v000001e3b395f850_0 .net "funct3", 2 0, L_000001e3b396cd70;  1 drivers
v000001e3b3960430_0 .net "funct7", 6 0, L_000001e3b396c910;  1 drivers
v000001e3b3960b10_0 .net "imm_b", 31 0, L_000001e3b396a750;  1 drivers
v000001e3b39609d0_0 .net "imm_i", 31 0, L_000001e3b396ad90;  1 drivers
v000001e3b395fe90_0 .net "imm_j", 31 0, L_000001e3b396c550;  1 drivers
v000001e3b3960930_0 .net "imm_s", 31 0, L_000001e3b396bab0;  1 drivers
v000001e3b39607f0_0 .net "imm_u", 31 0, L_000001e3b396aa70;  1 drivers
v000001e3b3960070_0 .net "inA_is_PC", 0 0, v000001e3b394f090_0;  1 drivers
v000001e3b3960a70_0 .net "instr", 31 0, L_000001e3b38ca740;  1 drivers
v000001e3b395f990_0 .net "instr_in", 31 0, v000001e3b395db90_0;  alias, 1 drivers
v000001e3b39602f0_0 .net "instr_rd", 4 0, L_000001e3b396c370;  1 drivers
v000001e3b395ffd0_0 .net "instr_rs1", 4 0, L_000001e3b396ccd0;  1 drivers
v000001e3b395ff30_0 .net "instr_rs2", 4 0, L_000001e3b396bf10;  1 drivers
v000001e3b3960bb0_0 .var "keepDelayInstr", 0 0;
v000001e3b395fa30_0 .net "memReady", 0 0, v000001e3b395d550_0;  alias, 1 drivers
v000001e3b395f710_0 .net "opcode", 6 0, L_000001e3b396a930;  1 drivers
v000001e3b395fb70_0 .net "overflow", 0 0, L_000001e3b396e2b0;  alias, 1 drivers
v000001e3b395fdf0_0 .net "rdA", 31 0, L_000001e3b396bd30;  1 drivers
v000001e3b395f7b0_0 .net "rdB", 31 0, L_000001e3b396b830;  1 drivers
v000001e3b395f8f0_0 .net "ren", 0 0, L_000001e3b38c9780;  alias, 1 drivers
v000001e3b3960250_0 .net "reset", 0 0, v000001e3b39698f0_0;  1 drivers
v000001e3b3960d90_0 .net "signExtend", 31 0, v000001e3b389faa0_0;  1 drivers
v000001e3b395fc10_0 .net "wRegData", 31 0, L_000001e3b398b2c0;  1 drivers
v000001e3b3960c50_0 .net "wen", 0 0, L_000001e3b38c9940;  alias, 1 drivers
v000001e3b3960cf0_0 .net "write_exmem", 0 0, v000001e3b3950d50_0;  1 drivers
v000001e3b395fad0_0 .net "write_idex", 0 0, v000001e3b394fb30_0;  1 drivers
v000001e3b3960390_0 .net "write_ifid", 0 0, v000001e3b3950990_0;  1 drivers
v000001e3b39604d0_0 .net "write_memwb", 0 0, v000001e3b394fbd0_0;  1 drivers
v000001e3b3960570_0 .net "write_pc", 0 0, v000001e3b3950490_0;  1 drivers
L_000001e3b396b010 .functor MUXZ 32, v000001e3b39580f0_0, L_000001e3b396f750, L_000001e3b38cab30, C4<>;
L_000001e3b396be70 .arith/sum 32, v000001e3b3959c20_0, L_000001e3b39a0160;
L_000001e3b396c870 .functor MUXZ 32, L_000001e3b396c690, L_000001e3b396be70, L_000001e3b38c9a20, C4<>;
L_000001e3b396a9d0 .functor MUXZ 32, v000001e3b3958230_0, L_000001e3b396c870, L_000001e3b38c9be0, C4<>;
L_000001e3b396c690 .arith/sum 32, v000001e3b39599a0_0, v000001e3b389faa0_0;
L_000001e3b396a930 .part v000001e3b395b020_0, 0, 7;
L_000001e3b396cd70 .part v000001e3b395b020_0, 12, 3;
L_000001e3b396c910 .part v000001e3b395b020_0, 25, 7;
L_000001e3b396ccd0 .part v000001e3b395b020_0, 15, 5;
L_000001e3b396bf10 .part v000001e3b395b020_0, 20, 5;
L_000001e3b396c370 .part v000001e3b395b020_0, 7, 5;
L_000001e3b396ceb0 .part v000001e3b395b020_0, 7, 25;
L_000001e3b396c9b0 .cmp/eq 2, v000001e3b38a0fe0_0, L_000001e3b39a04c0;
L_000001e3b396b510 .cmp/eq 2, v000001e3b38a0fe0_0, L_000001e3b39a0508;
L_000001e3b396abb0 .functor MUXZ 32, v000001e3b39580f0_0, L_000001e3b398b2c0, L_000001e3b396b510, C4<>;
L_000001e3b396ac50 .functor MUXZ 32, L_000001e3b396abb0, v000001e3b395a1c0_0, L_000001e3b396c9b0, C4<>;
L_000001e3b396b470 .cmp/eq 2, v000001e3b394f950_0, L_000001e3b39a0550;
L_000001e3b396acf0 .cmp/eq 2, v000001e3b394f950_0, L_000001e3b39a0598;
L_000001e3b396c4b0 .functor MUXZ 32, v000001e3b39580f0_0, L_000001e3b398b2c0, L_000001e3b396acf0, C4<>;
L_000001e3b396bdd0 .functor MUXZ 32, L_000001e3b396c4b0, v000001e3b395ada0_0, L_000001e3b396b470, C4<>;
L_000001e3b396caf0 .functor MUXZ 32, L_000001e3b396ac50, v000001e3b395ad00_0, L_000001e3b38caeb0, C4<>;
L_000001e3b396cb90 .functor MUXZ 32, v000001e3b395a260_0, L_000001e3b396bdd0, L_000001e3b38c9710, C4<>;
L_000001e3b396cc30 .functor MUXZ 32, L_000001e3b396cb90, L_000001e3b39a06b8, L_000001e3b38c9a90, C4<>;
L_000001e3b396c2d0 .functor MUXZ 32, v000001e3b395ad00_0, L_000001e3b396ac50, L_000001e3b38c9b00, C4<>;
L_000001e3b396af70 .arith/sum 32, L_000001e3b396c2d0, v000001e3b395a260_0;
L_000001e3b396fcf0 .functor MUXZ 5, v000001e3b395b520_0, v000001e3b3959cc0_0, L_000001e3b38cb310, C4<>;
L_000001e3b396f7f0 .part v000001e3b39580f0_0, 0, 2;
L_000001e3b396fc50 .part v000001e3b39580f0_0, 31, 1;
L_000001e3b396fd90 .functor MUXZ 1, v000001e3b38a09a0_0, L_000001e3b39a12d0, v000001e3b395ac60_0, C4<>;
L_000001e3b398c440 .part v000001e3b3958f00_0, 0, 2;
L_000001e3b398b2c0 .functor MUXZ 32, v000001e3b39570b0_0, v000001e3b3958f00_0, L_000001e3b38cb2a0, C4<>;
S_000001e3b3770170 .scope module, "SignExtendSelector" "SignExtendSelector" 6 209, 7 4 0, S_000001e3b376ffe0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "imm_i";
    .port_info 2 /INPUT 32 "imm_s";
    .port_info 3 /INPUT 32 "imm_b";
    .port_info 4 /INPUT 32 "imm_u";
    .port_info 5 /INPUT 32 "imm_j";
    .port_info 6 /INPUT 7 "opcode";
v000001e3b38e3b10_0 .net "imm_b", 31 0, L_000001e3b396a750;  alias, 1 drivers
v000001e3b38e3bb0_0 .net "imm_i", 31 0, L_000001e3b396ad90;  alias, 1 drivers
v000001e3b38e3890_0 .net "imm_j", 31 0, L_000001e3b396c550;  alias, 1 drivers
v000001e3b38e3d90_0 .net "imm_s", 31 0, L_000001e3b396bab0;  alias, 1 drivers
v000001e3b38e3930_0 .net "imm_u", 31 0, L_000001e3b396aa70;  alias, 1 drivers
v000001e3b389f960_0 .net "opcode", 6 0, L_000001e3b396a930;  alias, 1 drivers
v000001e3b389faa0_0 .var "out", 31 0;
E_000001e3b38c6460/0 .event anyedge, v000001e3b389f960_0, v000001e3b38e3bb0_0, v000001e3b38e3d90_0, v000001e3b38e3b10_0;
E_000001e3b38c6460/1 .event anyedge, v000001e3b38e3890_0, v000001e3b38e3930_0;
E_000001e3b38c6460 .event/or E_000001e3b38c6460/0, E_000001e3b38c6460/1;
S_000001e3b376db40 .scope module, "control_alu" "control_alu" 6 408, 8 5 0, S_000001e3b376ffe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "ALUOp";
    .port_info 1 /INPUT 3 "ALUcntrl";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 7 "funct7";
v000001e3b389ffa0_0 .var "ALUOp", 3 0;
v000001e3b38a0040_0 .net "ALUcntrl", 2 0, v000001e3b395b0c0_0;  1 drivers
v000001e3b38a0180_0 .net "funct3", 2 0, v000001e3b3959540_0;  1 drivers
v000001e3b38a0720_0 .net "funct7", 6 0, v000001e3b3959f40_0;  1 drivers
E_000001e3b38c63a0 .event anyedge, v000001e3b38a0720_0, v000001e3b38a0180_0, v000001e3b38a0040_0;
S_000001e3b376dcd0 .scope module, "control_branch" "control_branch" 6 471, 9 4 0, S_000001e3b376ffe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "branch_taken";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "Branch";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /INPUT 1 "sign";
v000001e3b38a07c0_0 .net "Branch", 0 0, v000001e3b3958190_0;  1 drivers
v000001e3b38a09a0_0 .var "branch_taken", 0 0;
v000001e3b38a0f40_0 .net "funct3", 2 0, v000001e3b395abc0_0;  1 drivers
v000001e3b38a0ae0_0 .net "sign", 0 0, L_000001e3b396fc50;  1 drivers
v000001e3b38a0cc0_0 .net "zero", 0 0, v000001e3b3959400_0;  1 drivers
E_000001e3b38c6aa0 .event anyedge, v000001e3b38a07c0_0, v000001e3b38a0f40_0, v000001e3b38a0cc0_0, v000001e3b38a0ae0_0;
S_000001e3b375e9d0 .scope module, "control_bypass_ex" "control_bypass_ex" 6 416, 10 5 0, S_000001e3b376ffe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "bypassA";
    .port_info 1 /OUTPUT 2 "bypassB";
    .port_info 2 /INPUT 5 "idex_rs1";
    .port_info 3 /INPUT 5 "idex_rs2";
    .port_info 4 /INPUT 5 "exmem_rd";
    .port_info 5 /INPUT 5 "memwb_rd";
    .port_info 6 /INPUT 1 "exmem_regwrite";
    .port_info 7 /INPUT 1 "memwb_regwrite";
v000001e3b38a0fe0_0 .var "bypassA", 1 0;
v000001e3b394f950_0 .var "bypassB", 1 0;
v000001e3b394f9f0_0 .net "exmem_rd", 4 0, v000001e3b3959680_0;  1 drivers
v000001e3b39500d0_0 .net "exmem_regwrite", 0 0, v000001e3b395b200_0;  1 drivers
v000001e3b39505d0_0 .net "idex_rs1", 4 0, v000001e3b395b340_0;  1 drivers
v000001e3b394fef0_0 .net "idex_rs2", 4 0, v000001e3b3959cc0_0;  1 drivers
v000001e3b394f6d0_0 .net "memwb_rd", 4 0, v000001e3b3959860_0;  1 drivers
v000001e3b394f1d0_0 .net "memwb_regwrite", 0 0, v000001e3b39597c0_0;  1 drivers
E_000001e3b38c6ae0/0 .event anyedge, v000001e3b39500d0_0, v000001e3b394f9f0_0, v000001e3b394fef0_0, v000001e3b394f1d0_0;
E_000001e3b38c6ae0/1 .event anyedge, v000001e3b394f6d0_0;
E_000001e3b38c6ae0 .event/or E_000001e3b38c6ae0/0, E_000001e3b38c6ae0/1;
E_000001e3b38c6b20/0 .event anyedge, v000001e3b39500d0_0, v000001e3b394f9f0_0, v000001e3b39505d0_0, v000001e3b394f1d0_0;
E_000001e3b38c6b20/1 .event anyedge, v000001e3b394f6d0_0;
E_000001e3b38c6b20 .event/or E_000001e3b38c6b20/0, E_000001e3b38c6b20/1;
S_000001e3b375eb60 .scope module, "control_main" "control_main" 6 295, 11 5 0, S_000001e3b376ffe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "RegDst";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "MemToReg";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "Jump";
    .port_info 8 /OUTPUT 1 "JumpJALR";
    .port_info 9 /OUTPUT 1 "inA_is_PC";
    .port_info 10 /OUTPUT 3 "ALUcntrl";
    .port_info 11 /INPUT 7 "opcode";
v000001e3b394ff90_0 .var "ALUSrc", 0 0;
v000001e3b3950030_0 .var "ALUcntrl", 2 0;
v000001e3b3950170_0 .var "Branch", 0 0;
v000001e3b394f770_0 .var "Jump", 0 0;
v000001e3b394f8b0_0 .var "JumpJALR", 0 0;
v000001e3b39502b0_0 .var "MemRead", 0 0;
v000001e3b3950a30_0 .var "MemToReg", 0 0;
v000001e3b3950cb0_0 .var "MemWrite", 0 0;
v000001e3b394eff0_0 .var "RegDst", 0 0;
v000001e3b394fa90_0 .var "RegWrite", 0 0;
v000001e3b394f090_0 .var "inA_is_PC", 0 0;
v000001e3b394fd10_0 .net "opcode", 6 0, L_000001e3b396a930;  alias, 1 drivers
E_000001e3b38c6e60 .event anyedge, v000001e3b389f960_0;
S_000001e3b3743440 .scope module, "control_stall_id" "control_stall_id" 6 311, 12 6 0, S_000001e3b376ffe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "bubble_ifid";
    .port_info 1 /OUTPUT 1 "bubble_idex";
    .port_info 2 /OUTPUT 1 "bubble_exmem";
    .port_info 3 /OUTPUT 1 "write_ifid";
    .port_info 4 /OUTPUT 1 "write_idex";
    .port_info 5 /OUTPUT 1 "write_exmem";
    .port_info 6 /OUTPUT 1 "write_memwb";
    .port_info 7 /OUTPUT 1 "write_pc";
    .port_info 8 /INPUT 5 "ifid_rs";
    .port_info 9 /INPUT 5 "ifid_rt";
    .port_info 10 /INPUT 5 "idex_rd";
    .port_info 11 /INPUT 1 "idex_memread";
    .port_info 12 /INPUT 1 "memReady";
    .port_info 13 /INPUT 1 "Jump";
    .port_info 14 /INPUT 1 "PCSrc";
v000001e3b39508f0_0 .net "Jump", 0 0, v000001e3b394f770_0;  alias, 1 drivers
v000001e3b394f270_0 .net "PCSrc", 0 0, L_000001e3b396fd90;  alias, 1 drivers
v000001e3b3950210_0 .var "bubble_exmem", 0 0;
v000001e3b394f310_0 .var "bubble_idex", 0 0;
v000001e3b394f3b0_0 .var "bubble_ifid", 0 0;
v000001e3b3950350_0 .net "idex_memread", 0 0, v000001e3b3959ea0_0;  1 drivers
v000001e3b394f450_0 .net "idex_rd", 4 0, v000001e3b395b520_0;  1 drivers
v000001e3b394eeb0_0 .net "ifid_rs", 4 0, L_000001e3b396ccd0;  alias, 1 drivers
v000001e3b394f4f0_0 .net "ifid_rt", 4 0, L_000001e3b396bf10;  alias, 1 drivers
v000001e3b39503f0_0 .net "memReady", 0 0, v000001e3b395d550_0;  alias, 1 drivers
v000001e3b394fdb0_0 .var "memStalled", 0 0;
v000001e3b3950d50_0 .var "write_exmem", 0 0;
v000001e3b394fb30_0 .var "write_idex", 0 0;
v000001e3b3950990_0 .var "write_ifid", 0 0;
v000001e3b394fbd0_0 .var "write_memwb", 0 0;
v000001e3b3950490_0 .var "write_pc", 0 0;
E_000001e3b38c6da0/0 .event anyedge, v000001e3b39503f0_0, v000001e3b394fdb0_0, v000001e3b3950350_0, v000001e3b394f450_0;
E_000001e3b38c6da0/1 .event anyedge, v000001e3b394eeb0_0, v000001e3b394f4f0_0, v000001e3b394f770_0, v000001e3b394f270_0;
E_000001e3b38c6da0 .event/or E_000001e3b38c6da0/0, E_000001e3b38c6da0/1;
S_000001e3b37435d0 .scope module, "cpu_alu" "ALUCPU" 6 348, 13 4 0, S_000001e3b376ffe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "overflow";
    .port_info 3 /INPUT 32 "inA";
    .port_info 4 /INPUT 32 "inB";
    .port_info 5 /INPUT 4 "op";
P_000001e3b38c6de0 .param/l "N" 0 13 4, +C4<00000000000000000000000000100000>;
L_000001e3b38cb230 .functor XOR 32, L_000001e3b396caf0, L_000001e3b396cc30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e3b38cb1c0 .functor OR 32, L_000001e3b396caf0, L_000001e3b396cc30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e3b38cb070 .functor AND 32, L_000001e3b396caf0, L_000001e3b396cc30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001e3b39a0790 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e3b394ef50_0 .net/2u *"_ivl_0", 0 0, L_000001e3b39a0790;  1 drivers
L_000001e3b39a0ce8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e3b394f590_0 .net/2u *"_ivl_101", 0 0, L_000001e3b39a0ce8;  1 drivers
v000001e3b394f630_0 .net *"_ivl_104", 4 0, L_000001e3b396e850;  1 drivers
v000001e3b394fc70_0 .net *"_ivl_105", 31 0, L_000001e3b396e170;  1 drivers
v000001e3b3950ad0_0 .net *"_ivl_107", 31 0, L_000001e3b396dbd0;  1 drivers
v000001e3b3950530_0 .net *"_ivl_109", 32 0, L_000001e3b396e210;  1 drivers
L_000001e3b39a0d30 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v000001e3b394fe50_0 .net/2u *"_ivl_111", 3 0, L_000001e3b39a0d30;  1 drivers
v000001e3b3950b70_0 .net *"_ivl_113", 0 0, L_000001e3b396ea30;  1 drivers
L_000001e3b39a0d78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e3b394f130_0 .net/2u *"_ivl_115", 0 0, L_000001e3b39a0d78;  1 drivers
v000001e3b3950670_0 .net *"_ivl_117", 0 0, L_000001e3b396e3f0;  1 drivers
L_000001e3b39a0dc0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e3b3950710_0 .net/2u *"_ivl_119", 31 0, L_000001e3b39a0dc0;  1 drivers
L_000001e3b39a0e08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e3b3950c10_0 .net/2u *"_ivl_121", 31 0, L_000001e3b39a0e08;  1 drivers
v000001e3b394f810_0 .net *"_ivl_123", 31 0, L_000001e3b396f2f0;  1 drivers
v000001e3b39507b0_0 .net *"_ivl_125", 32 0, L_000001e3b396d9f0;  1 drivers
L_000001e3b39a0e50 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v000001e3b3950850_0 .net/2u *"_ivl_127", 3 0, L_000001e3b39a0e50;  1 drivers
v000001e3b3951460_0 .net *"_ivl_129", 0 0, L_000001e3b396efd0;  1 drivers
L_000001e3b39a0e98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e3b3951f00_0 .net/2u *"_ivl_131", 0 0, L_000001e3b39a0e98;  1 drivers
v000001e3b3951320_0 .net *"_ivl_133", 0 0, L_000001e3b396da90;  1 drivers
L_000001e3b39a0ee0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e3b39529a0_0 .net/2u *"_ivl_135", 31 0, L_000001e3b39a0ee0;  1 drivers
L_000001e3b39a0f28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e3b3952860_0 .net/2u *"_ivl_137", 31 0, L_000001e3b39a0f28;  1 drivers
v000001e3b3951780_0 .net *"_ivl_139", 31 0, L_000001e3b396d630;  1 drivers
v000001e3b3952720_0 .net *"_ivl_141", 32 0, L_000001e3b396dc70;  1 drivers
L_000001e3b39a0f70 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v000001e3b3951820_0 .net/2u *"_ivl_143", 3 0, L_000001e3b39a0f70;  1 drivers
v000001e3b3951500_0 .net *"_ivl_145", 0 0, L_000001e3b396edf0;  1 drivers
L_000001e3b39a0fb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e3b3951be0_0 .net/2u *"_ivl_147", 0 0, L_000001e3b39a0fb8;  1 drivers
L_000001e3b39a0820 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001e3b3951dc0_0 .net/2u *"_ivl_15", 3 0, L_000001e3b39a0820;  1 drivers
v000001e3b3952220_0 .net *"_ivl_150", 31 0, L_000001e3b396dd10;  1 drivers
v000001e3b3951fa0_0 .net *"_ivl_151", 32 0, L_000001e3b396f070;  1 drivers
L_000001e3b39a1000 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v000001e3b3950ec0_0 .net/2u *"_ivl_153", 3 0, L_000001e3b39a1000;  1 drivers
v000001e3b3950f60_0 .net *"_ivl_155", 0 0, L_000001e3b396ddb0;  1 drivers
L_000001e3b39a1048 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e3b39520e0_0 .net/2u *"_ivl_157", 0 0, L_000001e3b39a1048;  1 drivers
v000001e3b3951000_0 .net *"_ivl_160", 19 0, L_000001e3b396de50;  1 drivers
L_000001e3b39a1090 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001e3b3951b40_0 .net/2u *"_ivl_161", 11 0, L_000001e3b39a1090;  1 drivers
v000001e3b39518c0_0 .net *"_ivl_163", 32 0, L_000001e3b396f110;  1 drivers
L_000001e3b39a10d8 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v000001e3b39522c0_0 .net/2u *"_ivl_165", 3 0, L_000001e3b39a10d8;  1 drivers
v000001e3b3952b80_0 .net *"_ivl_167", 0 0, L_000001e3b396f1b0;  1 drivers
v000001e3b39527c0_0 .net *"_ivl_169", 32 0, L_000001e3b396e5d0;  1 drivers
v000001e3b3951960_0 .net *"_ivl_17", 0 0, L_000001e3b396d810;  1 drivers
L_000001e3b39a1120 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e3b3952360_0 .net *"_ivl_172", 0 0, L_000001e3b39a1120;  1 drivers
v000001e3b3951280_0 .net *"_ivl_174", 19 0, L_000001e3b396def0;  1 drivers
L_000001e3b39a1168 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001e3b3951640_0 .net/2u *"_ivl_175", 11 0, L_000001e3b39a1168;  1 drivers
v000001e3b39510a0_0 .net *"_ivl_177", 31 0, L_000001e3b396d450;  1 drivers
v000001e3b39515a0_0 .net *"_ivl_179", 32 0, L_000001e3b396df90;  1 drivers
L_000001e3b39a11b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e3b3952180_0 .net *"_ivl_182", 0 0, L_000001e3b39a11b0;  1 drivers
v000001e3b3952400_0 .net *"_ivl_183", 32 0, L_000001e3b396e670;  1 drivers
L_000001e3b39a11f8 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e3b39524a0_0 .net/2u *"_ivl_185", 32 0, L_000001e3b39a11f8;  1 drivers
v000001e3b3952540_0 .net *"_ivl_187", 32 0, L_000001e3b396e710;  1 drivers
v000001e3b3951140_0 .net *"_ivl_189", 32 0, L_000001e3b396f390;  1 drivers
v000001e3b3952900_0 .net *"_ivl_19", 32 0, L_000001e3b396e350;  1 drivers
v000001e3b3951c80_0 .net *"_ivl_191", 32 0, L_000001e3b396f430;  1 drivers
v000001e3b39525e0_0 .net *"_ivl_193", 32 0, L_000001e3b396f4d0;  1 drivers
v000001e3b3952c20_0 .net *"_ivl_195", 32 0, L_000001e3b396f570;  1 drivers
v000001e3b39513c0_0 .net *"_ivl_197", 32 0, L_000001e3b396f610;  1 drivers
v000001e3b3951d20_0 .net *"_ivl_199", 32 0, L_000001e3b396d4f0;  1 drivers
v000001e3b39511e0_0 .net *"_ivl_2", 32 0, L_000001e3b396b0b0;  1 drivers
v000001e3b3951a00_0 .net *"_ivl_201", 32 0, L_000001e3b396f6b0;  1 drivers
v000001e3b3951e60_0 .net *"_ivl_203", 32 0, L_000001e3b396cf50;  1 drivers
v000001e3b3951aa0_0 .net *"_ivl_205", 32 0, L_000001e3b396cff0;  1 drivers
v000001e3b3952040_0 .net *"_ivl_207", 32 0, L_000001e3b396d090;  1 drivers
v000001e3b3952680_0 .net *"_ivl_209", 32 0, L_000001e3b396d130;  1 drivers
v000001e3b3952a40_0 .net *"_ivl_211", 32 0, L_000001e3b396d1d0;  1 drivers
L_000001e3b39a1240 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e3b3952ae0_0 .net/2u *"_ivl_213", 31 0, L_000001e3b39a1240;  1 drivers
v000001e3b3952cc0_0 .net *"_ivl_218", 0 0, L_000001e3b396d3b0;  1 drivers
L_000001e3b39a0868 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e3b39516e0_0 .net *"_ivl_22", 0 0, L_000001e3b39a0868;  1 drivers
v000001e3b3952d60_0 .net *"_ivl_23", 32 0, L_000001e3b396eb70;  1 drivers
L_000001e3b39a08b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e3b3953970_0 .net *"_ivl_26", 0 0, L_000001e3b39a08b0;  1 drivers
v000001e3b39544b0_0 .net *"_ivl_27", 32 0, L_000001e3b396e8f0;  1 drivers
L_000001e3b39a08f8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000001e3b39533d0_0 .net/2u *"_ivl_29", 3 0, L_000001e3b39a08f8;  1 drivers
v000001e3b3953a10_0 .net *"_ivl_31", 0 0, L_000001e3b396ecb0;  1 drivers
v000001e3b3953010_0 .net *"_ivl_33", 32 0, L_000001e3b396e7b0;  1 drivers
L_000001e3b39a0940 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e3b3954230_0 .net *"_ivl_36", 0 0, L_000001e3b39a0940;  1 drivers
v000001e3b3954550_0 .net *"_ivl_37", 32 0, L_000001e3b396d6d0;  1 drivers
L_000001e3b39a07d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e3b3953ab0_0 .net/2u *"_ivl_4", 0 0, L_000001e3b39a07d8;  1 drivers
L_000001e3b39a0988 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e3b3953bf0_0 .net *"_ivl_40", 0 0, L_000001e3b39a0988;  1 drivers
v000001e3b3953f10_0 .net *"_ivl_41", 32 0, L_000001e3b396ead0;  1 drivers
L_000001e3b39a09d0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000001e3b39542d0_0 .net/2u *"_ivl_43", 3 0, L_000001e3b39a09d0;  1 drivers
v000001e3b3952ed0_0 .net *"_ivl_45", 0 0, L_000001e3b396e990;  1 drivers
L_000001e3b39a0a18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e3b3953fb0_0 .net/2u *"_ivl_47", 0 0, L_000001e3b39a0a18;  1 drivers
v000001e3b3953790_0 .net *"_ivl_49", 31 0, L_000001e3b38cb230;  1 drivers
v000001e3b3952f70_0 .net *"_ivl_51", 32 0, L_000001e3b396ed50;  1 drivers
L_000001e3b39a0a60 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v000001e3b39545f0_0 .net/2u *"_ivl_53", 3 0, L_000001e3b39a0a60;  1 drivers
v000001e3b3953470_0 .net *"_ivl_55", 0 0, L_000001e3b396ee90;  1 drivers
L_000001e3b39a0aa8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e3b39549b0_0 .net/2u *"_ivl_57", 0 0, L_000001e3b39a0aa8;  1 drivers
v000001e3b39530b0_0 .net *"_ivl_59", 31 0, L_000001e3b38cb1c0;  1 drivers
v000001e3b39531f0_0 .net *"_ivl_6", 32 0, L_000001e3b396b650;  1 drivers
v000001e3b39535b0_0 .net *"_ivl_61", 32 0, L_000001e3b396d950;  1 drivers
L_000001e3b39a0af0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v000001e3b3953b50_0 .net/2u *"_ivl_63", 3 0, L_000001e3b39a0af0;  1 drivers
v000001e3b3953c90_0 .net *"_ivl_65", 0 0, L_000001e3b396ec10;  1 drivers
L_000001e3b39a0b38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e3b3953510_0 .net/2u *"_ivl_67", 0 0, L_000001e3b39a0b38;  1 drivers
v000001e3b3953290_0 .net *"_ivl_69", 31 0, L_000001e3b38cb070;  1 drivers
v000001e3b3953150_0 .net *"_ivl_71", 32 0, L_000001e3b396f250;  1 drivers
L_000001e3b39a0b80 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v000001e3b3953330_0 .net/2u *"_ivl_73", 3 0, L_000001e3b39a0b80;  1 drivers
v000001e3b3954370_0 .net *"_ivl_75", 0 0, L_000001e3b396d770;  1 drivers
L_000001e3b39a0bc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e3b3954050_0 .net/2u *"_ivl_77", 0 0, L_000001e3b39a0bc8;  1 drivers
v000001e3b3953e70_0 .net *"_ivl_8", 32 0, L_000001e3b396b150;  1 drivers
v000001e3b39540f0_0 .net *"_ivl_80", 4 0, L_000001e3b396d8b0;  1 drivers
v000001e3b3954190_0 .net *"_ivl_81", 31 0, L_000001e3b396e030;  1 drivers
v000001e3b3954c30_0 .net *"_ivl_83", 32 0, L_000001e3b396ef30;  1 drivers
L_000001e3b39a0c10 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v000001e3b3953650_0 .net/2u *"_ivl_85", 3 0, L_000001e3b39a0c10;  1 drivers
v000001e3b3954690_0 .net *"_ivl_87", 0 0, L_000001e3b396db30;  1 drivers
L_000001e3b39a0c58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e3b3954730_0 .net/2u *"_ivl_89", 0 0, L_000001e3b39a0c58;  1 drivers
v000001e3b39547d0_0 .net *"_ivl_92", 4 0, L_000001e3b396e530;  1 drivers
v000001e3b3954910_0 .net *"_ivl_93", 31 0, L_000001e3b396e0d0;  1 drivers
v000001e3b39536f0_0 .net *"_ivl_95", 32 0, L_000001e3b396d270;  1 drivers
L_000001e3b39a0ca0 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v000001e3b3953830_0 .net/2u *"_ivl_97", 3 0, L_000001e3b39a0ca0;  1 drivers
v000001e3b3954410_0 .net *"_ivl_99", 0 0, L_000001e3b396d590;  1 drivers
v000001e3b39538d0_0 .net/s "inA", 31 0, L_000001e3b396caf0;  alias, 1 drivers
v000001e3b3954870_0 .net/s "inB", 31 0, L_000001e3b396cc30;  alias, 1 drivers
v000001e3b3953d30_0 .net "op", 3 0, v000001e3b389ffa0_0;  alias, 1 drivers
v000001e3b3954af0_0 .net "out", 31 0, L_000001e3b396f750;  alias, 1 drivers
v000001e3b3954cd0_0 .net "out_val", 31 0, L_000001e3b396e490;  1 drivers
v000001e3b3953dd0_0 .net "overflow", 0 0, L_000001e3b396e2b0;  alias, 1 drivers
v000001e3b3954a50_0 .net "unsigned_sub", 32 0, L_000001e3b396b6f0;  1 drivers
v000001e3b3954b90_0 .net "zero", 0 0, L_000001e3b396d310;  alias, 1 drivers
L_000001e3b396b0b0 .concat [ 32 1 0 0], L_000001e3b396caf0, L_000001e3b39a0790;
L_000001e3b396b650 .concat [ 32 1 0 0], L_000001e3b396cc30, L_000001e3b39a07d8;
L_000001e3b396b150 .arith/sub 33, L_000001e3b396b0b0, L_000001e3b396b650;
L_000001e3b396b6f0 .concat [ 33 0 0 0], L_000001e3b396b150;
L_000001e3b396e2b0 .part L_000001e3b396d1d0, 32, 1;
L_000001e3b396e490 .part L_000001e3b396d1d0, 0, 32;
L_000001e3b396d810 .cmp/eq 4, v000001e3b389ffa0_0, L_000001e3b39a0820;
L_000001e3b396e350 .concat [ 32 1 0 0], L_000001e3b396caf0, L_000001e3b39a0868;
L_000001e3b396eb70 .concat [ 32 1 0 0], L_000001e3b396cc30, L_000001e3b39a08b0;
L_000001e3b396e8f0 .arith/sum 33, L_000001e3b396e350, L_000001e3b396eb70;
L_000001e3b396ecb0 .cmp/eq 4, v000001e3b389ffa0_0, L_000001e3b39a08f8;
L_000001e3b396e7b0 .concat [ 32 1 0 0], L_000001e3b396caf0, L_000001e3b39a0940;
L_000001e3b396d6d0 .concat [ 32 1 0 0], L_000001e3b396cc30, L_000001e3b39a0988;
L_000001e3b396ead0 .arith/sub 33, L_000001e3b396e7b0, L_000001e3b396d6d0;
L_000001e3b396e990 .cmp/eq 4, v000001e3b389ffa0_0, L_000001e3b39a09d0;
L_000001e3b396ed50 .concat [ 32 1 0 0], L_000001e3b38cb230, L_000001e3b39a0a18;
L_000001e3b396ee90 .cmp/eq 4, v000001e3b389ffa0_0, L_000001e3b39a0a60;
L_000001e3b396d950 .concat [ 32 1 0 0], L_000001e3b38cb1c0, L_000001e3b39a0aa8;
L_000001e3b396ec10 .cmp/eq 4, v000001e3b389ffa0_0, L_000001e3b39a0af0;
L_000001e3b396f250 .concat [ 32 1 0 0], L_000001e3b38cb070, L_000001e3b39a0b38;
L_000001e3b396d770 .cmp/eq 4, v000001e3b389ffa0_0, L_000001e3b39a0b80;
L_000001e3b396d8b0 .part L_000001e3b396cc30, 0, 5;
L_000001e3b396e030 .shift/l 32, L_000001e3b396caf0, L_000001e3b396d8b0;
L_000001e3b396ef30 .concat [ 32 1 0 0], L_000001e3b396e030, L_000001e3b39a0bc8;
L_000001e3b396db30 .cmp/eq 4, v000001e3b389ffa0_0, L_000001e3b39a0c10;
L_000001e3b396e530 .part L_000001e3b396cc30, 0, 5;
L_000001e3b396e0d0 .shift/r 32, L_000001e3b396caf0, L_000001e3b396e530;
L_000001e3b396d270 .concat [ 32 1 0 0], L_000001e3b396e0d0, L_000001e3b39a0c58;
L_000001e3b396d590 .cmp/eq 4, v000001e3b389ffa0_0, L_000001e3b39a0ca0;
L_000001e3b396e850 .part L_000001e3b396cc30, 0, 5;
L_000001e3b396e170 .shift/rs 32, L_000001e3b396caf0, L_000001e3b396e850;
L_000001e3b396dbd0 .concat [ 32 0 0 0], L_000001e3b396e170;
L_000001e3b396e210 .concat [ 32 1 0 0], L_000001e3b396dbd0, L_000001e3b39a0ce8;
L_000001e3b396ea30 .cmp/eq 4, v000001e3b389ffa0_0, L_000001e3b39a0d30;
L_000001e3b396e3f0 .cmp/gt.s 32, L_000001e3b396cc30, L_000001e3b396caf0;
L_000001e3b396f2f0 .functor MUXZ 32, L_000001e3b39a0e08, L_000001e3b39a0dc0, L_000001e3b396e3f0, C4<>;
L_000001e3b396d9f0 .concat [ 32 1 0 0], L_000001e3b396f2f0, L_000001e3b39a0d78;
L_000001e3b396efd0 .cmp/eq 4, v000001e3b389ffa0_0, L_000001e3b39a0e50;
L_000001e3b396da90 .cmp/gt 32, L_000001e3b396cc30, L_000001e3b396caf0;
L_000001e3b396d630 .functor MUXZ 32, L_000001e3b39a0f28, L_000001e3b39a0ee0, L_000001e3b396da90, C4<>;
L_000001e3b396dc70 .concat [ 32 1 0 0], L_000001e3b396d630, L_000001e3b39a0e98;
L_000001e3b396edf0 .cmp/eq 4, v000001e3b389ffa0_0, L_000001e3b39a0f70;
L_000001e3b396dd10 .part L_000001e3b396b6f0, 1, 32;
L_000001e3b396f070 .concat [ 32 1 0 0], L_000001e3b396dd10, L_000001e3b39a0fb8;
L_000001e3b396ddb0 .cmp/eq 4, v000001e3b389ffa0_0, L_000001e3b39a1000;
L_000001e3b396de50 .part L_000001e3b396cc30, 12, 20;
L_000001e3b396f110 .concat [ 12 20 1 0], L_000001e3b39a1090, L_000001e3b396de50, L_000001e3b39a1048;
L_000001e3b396f1b0 .cmp/eq 4, v000001e3b389ffa0_0, L_000001e3b39a10d8;
L_000001e3b396e5d0 .concat [ 32 1 0 0], L_000001e3b396caf0, L_000001e3b39a1120;
L_000001e3b396def0 .part L_000001e3b396cc30, 12, 20;
L_000001e3b396d450 .concat [ 12 20 0 0], L_000001e3b39a1168, L_000001e3b396def0;
L_000001e3b396df90 .concat [ 32 1 0 0], L_000001e3b396d450, L_000001e3b39a11b0;
L_000001e3b396e670 .arith/sum 33, L_000001e3b396e5d0, L_000001e3b396df90;
L_000001e3b396e710 .functor MUXZ 33, L_000001e3b39a11f8, L_000001e3b396e670, L_000001e3b396f1b0, C4<>;
L_000001e3b396f390 .functor MUXZ 33, L_000001e3b396e710, L_000001e3b396f110, L_000001e3b396ddb0, C4<>;
L_000001e3b396f430 .functor MUXZ 33, L_000001e3b396f390, L_000001e3b396f070, L_000001e3b396edf0, C4<>;
L_000001e3b396f4d0 .functor MUXZ 33, L_000001e3b396f430, L_000001e3b396dc70, L_000001e3b396efd0, C4<>;
L_000001e3b396f570 .functor MUXZ 33, L_000001e3b396f4d0, L_000001e3b396d9f0, L_000001e3b396ea30, C4<>;
L_000001e3b396f610 .functor MUXZ 33, L_000001e3b396f570, L_000001e3b396e210, L_000001e3b396d590, C4<>;
L_000001e3b396d4f0 .functor MUXZ 33, L_000001e3b396f610, L_000001e3b396d270, L_000001e3b396db30, C4<>;
L_000001e3b396f6b0 .functor MUXZ 33, L_000001e3b396d4f0, L_000001e3b396ef30, L_000001e3b396d770, C4<>;
L_000001e3b396cf50 .functor MUXZ 33, L_000001e3b396f6b0, L_000001e3b396f250, L_000001e3b396ec10, C4<>;
L_000001e3b396cff0 .functor MUXZ 33, L_000001e3b396cf50, L_000001e3b396d950, L_000001e3b396ee90, C4<>;
L_000001e3b396d090 .functor MUXZ 33, L_000001e3b396cff0, L_000001e3b396ed50, L_000001e3b396e990, C4<>;
L_000001e3b396d130 .functor MUXZ 33, L_000001e3b396d090, L_000001e3b396ead0, L_000001e3b396ecb0, C4<>;
L_000001e3b396d1d0 .functor MUXZ 33, L_000001e3b396d130, L_000001e3b396e8f0, L_000001e3b396d810, C4<>;
L_000001e3b396d310 .cmp/eq 32, L_000001e3b396f750, L_000001e3b39a1240;
L_000001e3b396d3b0 .part L_000001e3b396e490, 31, 1;
L_000001e3b396f750 .concat [ 32 0 0 0], L_000001e3b396e490;
S_000001e3b370f550 .scope module, "cpu_regs" "RegFile" 6 196, 14 7 0, S_000001e3b376ffe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "raA";
    .port_info 3 /INPUT 5 "raB";
    .port_info 4 /INPUT 5 "wa";
    .port_info 5 /INPUT 1 "wen";
    .port_info 6 /INPUT 32 "wd";
    .port_info 7 /OUTPUT 32 "rdA";
    .port_info 8 /OUTPUT 32 "rdB";
L_000001e3b39a0310 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001e3b38caa50 .functor XNOR 1, v000001e3b39597c0_0, L_000001e3b39a0310, C4<0>, C4<0>;
L_000001e3b38c96a0 .functor AND 1, L_000001e3b38caa50, L_000001e3b396c410, C4<1>, C4<1>;
L_000001e3b38ca0b0 .functor AND 1, L_000001e3b38c96a0, L_000001e3b396aed0, C4<1>, C4<1>;
L_000001e3b39a03e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001e3b38ca270 .functor XNOR 1, v000001e3b39597c0_0, L_000001e3b39a03e8, C4<0>, C4<0>;
L_000001e3b38caac0 .functor AND 1, L_000001e3b38ca270, L_000001e3b396b3d0, C4<1>, C4<1>;
L_000001e3b38cadd0 .functor AND 1, L_000001e3b38caac0, L_000001e3b396a890, C4<1>, C4<1>;
v000001e3b3955d50_0 .net/2u *"_ivl_0", 0 0, L_000001e3b39a0310;  1 drivers
v000001e3b3957330_0 .net *"_ivl_10", 0 0, L_000001e3b396aed0;  1 drivers
v000001e3b3956c50_0 .net *"_ivl_13", 0 0, L_000001e3b38ca0b0;  1 drivers
v000001e3b39558f0_0 .net *"_ivl_14", 31 0, L_000001e3b396c230;  1 drivers
v000001e3b3956b10_0 .net *"_ivl_16", 6 0, L_000001e3b396b330;  1 drivers
L_000001e3b39a03a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e3b3955030_0 .net *"_ivl_19", 1 0, L_000001e3b39a03a0;  1 drivers
v000001e3b3955990_0 .net *"_ivl_2", 0 0, L_000001e3b38caa50;  1 drivers
v000001e3b3955170_0 .net/2u *"_ivl_22", 0 0, L_000001e3b39a03e8;  1 drivers
v000001e3b3955c10_0 .net *"_ivl_24", 0 0, L_000001e3b38ca270;  1 drivers
v000001e3b3955710_0 .net *"_ivl_26", 0 0, L_000001e3b396b3d0;  1 drivers
v000001e3b39566b0_0 .net *"_ivl_29", 0 0, L_000001e3b38caac0;  1 drivers
L_000001e3b39a0430 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e3b3956890_0 .net/2u *"_ivl_30", 4 0, L_000001e3b39a0430;  1 drivers
v000001e3b3955210_0 .net *"_ivl_32", 0 0, L_000001e3b396a890;  1 drivers
v000001e3b3955fd0_0 .net *"_ivl_35", 0 0, L_000001e3b38cadd0;  1 drivers
v000001e3b3955df0_0 .net *"_ivl_36", 31 0, L_000001e3b396ca50;  1 drivers
v000001e3b3957470_0 .net *"_ivl_38", 6 0, L_000001e3b396c730;  1 drivers
v000001e3b39550d0_0 .net *"_ivl_4", 0 0, L_000001e3b396c410;  1 drivers
L_000001e3b39a0478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e3b3955490_0 .net *"_ivl_41", 1 0, L_000001e3b39a0478;  1 drivers
v000001e3b39553f0_0 .net *"_ivl_7", 0 0, L_000001e3b38c96a0;  1 drivers
L_000001e3b39a0358 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e3b3955cb0_0 .net/2u *"_ivl_8", 4 0, L_000001e3b39a0358;  1 drivers
v000001e3b3956e30_0 .net "clock", 0 0, L_000001e3b39693f0;  alias, 1 drivers
v000001e3b3955a30 .array "data", 0 31, 31 0;
v000001e3b3955670_0 .var/i "i", 31 0;
v000001e3b3956610_0 .net "raA", 4 0, L_000001e3b396ccd0;  alias, 1 drivers
v000001e3b3956570_0 .net "raB", 4 0, L_000001e3b396bf10;  alias, 1 drivers
v000001e3b3956f70_0 .net "rdA", 31 0, L_000001e3b396bd30;  alias, 1 drivers
v000001e3b39561b0_0 .net "rdB", 31 0, L_000001e3b396b830;  alias, 1 drivers
v000001e3b3956430_0 .net "reset", 0 0, v000001e3b39698f0_0;  alias, 1 drivers
v000001e3b3956070_0 .net "wa", 4 0, v000001e3b3959860_0;  alias, 1 drivers
v000001e3b39552b0_0 .net "wd", 31 0, L_000001e3b398b2c0;  alias, 1 drivers
v000001e3b3954ef0_0 .net "wen", 0 0, v000001e3b39597c0_0;  alias, 1 drivers
E_000001e3b38c70a0/0 .event negedge, v000001e3b3956430_0;
E_000001e3b38c70a0/1 .event posedge, v000001e3b38e4150_0;
E_000001e3b38c70a0 .event/or E_000001e3b38c70a0/0, E_000001e3b38c70a0/1;
L_000001e3b396c410 .cmp/eq 5, v000001e3b3959860_0, L_000001e3b396ccd0;
L_000001e3b396aed0 .cmp/ne 5, v000001e3b3959860_0, L_000001e3b39a0358;
L_000001e3b396c230 .array/port v000001e3b3955a30, L_000001e3b396b330;
L_000001e3b396b330 .concat [ 5 2 0 0], L_000001e3b396ccd0, L_000001e3b39a03a0;
L_000001e3b396bd30 .functor MUXZ 32, L_000001e3b396c230, L_000001e3b398b2c0, L_000001e3b38ca0b0, C4<>;
L_000001e3b396b3d0 .cmp/eq 5, v000001e3b3959860_0, L_000001e3b396bf10;
L_000001e3b396a890 .cmp/ne 5, v000001e3b3959860_0, L_000001e3b39a0430;
L_000001e3b396ca50 .array/port v000001e3b3955a30, L_000001e3b396c730;
L_000001e3b396c730 .concat [ 5 2 0 0], L_000001e3b396bf10, L_000001e3b39a0478;
L_000001e3b396b830 .functor MUXZ 32, L_000001e3b396ca50, L_000001e3b398b2c0, L_000001e3b38cadd0, C4<>;
S_000001e3b370f6e0 .scope module, "mem_read_selector" "mem_read_selector" 6 482, 15 4 0, S_000001e3b376ffe0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "mem_select";
    .port_info 1 /INPUT 32 "DMemOut";
    .port_info 2 /INPUT 2 "byte_index";
    .port_info 3 /OUTPUT 32 "out";
L_000001e3b39a13f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001e3b38cb150 .functor XNOR 1, L_000001e3b398a8c0, L_000001e3b39a13f0, C4<0>, C4<0>;
v000001e3b39564d0_0 .net "DMemOut", 31 0, v000001e3b3958fa0_0;  1 drivers
L_000001e3b39a1318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e3b3956cf0_0 .net/2u *"_ivl_0", 1 0, L_000001e3b39a1318;  1 drivers
v000001e3b3956750_0 .net *"_ivl_11", 7 0, L_000001e3b396f9d0;  1 drivers
L_000001e3b39a13a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001e3b3956250_0 .net/2u *"_ivl_12", 1 0, L_000001e3b39a13a8;  1 drivers
v000001e3b39562f0_0 .net *"_ivl_14", 0 0, L_000001e3b396fa70;  1 drivers
v000001e3b3957510_0 .net *"_ivl_17", 7 0, L_000001e3b396fb10;  1 drivers
v000001e3b39555d0_0 .net *"_ivl_19", 7 0, L_000001e3b396fbb0;  1 drivers
v000001e3b39567f0_0 .net *"_ivl_2", 0 0, L_000001e3b396fe30;  1 drivers
v000001e3b3955ad0_0 .net *"_ivl_20", 7 0, L_000001e3b38e52d0;  1 drivers
v000001e3b3955e90_0 .net *"_ivl_22", 7 0, L_000001e3b398c080;  1 drivers
v000001e3b3955530_0 .net *"_ivl_27", 0 0, L_000001e3b398a8c0;  1 drivers
v000001e3b3956ed0_0 .net/2u *"_ivl_28", 0 0, L_000001e3b39a13f0;  1 drivers
v000001e3b39557b0_0 .net *"_ivl_30", 0 0, L_000001e3b38cb150;  1 drivers
v000001e3b3956a70_0 .net *"_ivl_33", 15 0, L_000001e3b398be00;  1 drivers
v000001e3b3956930_0 .net *"_ivl_35", 15 0, L_000001e3b398c800;  1 drivers
v000001e3b3955b70_0 .net *"_ivl_5", 7 0, L_000001e3b396f890;  1 drivers
L_000001e3b39a1360 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001e3b3957010_0 .net/2u *"_ivl_6", 1 0, L_000001e3b39a1360;  1 drivers
v000001e3b3954f90_0 .net *"_ivl_8", 0 0, L_000001e3b396f930;  1 drivers
v000001e3b3955f30_0 .net "byte_index", 1 0, L_000001e3b398c440;  1 drivers
v000001e3b3956110_0 .net "byte_sel", 7 0, L_000001e3b398ca80;  1 drivers
v000001e3b3956390_0 .net "half", 15 0, L_000001e3b398ba40;  1 drivers
v000001e3b3956bb0_0 .net "mem_select", 2 0, v000001e3b395a800_0;  1 drivers
v000001e3b39570b0_0 .var "out", 31 0;
E_000001e3b38c71e0 .event anyedge, v000001e3b3956bb0_0, v000001e3b3956110_0, v000001e3b3956390_0, v000001e3b39564d0_0;
L_000001e3b396fe30 .cmp/eq 2, L_000001e3b398c440, L_000001e3b39a1318;
L_000001e3b396f890 .part v000001e3b3958fa0_0, 0, 8;
L_000001e3b396f930 .cmp/eq 2, L_000001e3b398c440, L_000001e3b39a1360;
L_000001e3b396f9d0 .part v000001e3b3958fa0_0, 8, 8;
L_000001e3b396fa70 .cmp/eq 2, L_000001e3b398c440, L_000001e3b39a13a8;
L_000001e3b396fb10 .part v000001e3b3958fa0_0, 16, 8;
L_000001e3b396fbb0 .part v000001e3b3958fa0_0, 24, 8;
L_000001e3b38e52d0 .functor MUXZ 8, L_000001e3b396fbb0, L_000001e3b396fb10, L_000001e3b396fa70, C4<>;
L_000001e3b398c080 .functor MUXZ 8, L_000001e3b38e52d0, L_000001e3b396f9d0, L_000001e3b396f930, C4<>;
L_000001e3b398ca80 .functor MUXZ 8, L_000001e3b398c080, L_000001e3b396f890, L_000001e3b396fe30, C4<>;
L_000001e3b398a8c0 .part L_000001e3b398c440, 1, 1;
L_000001e3b398be00 .part v000001e3b3958fa0_0, 0, 16;
L_000001e3b398c800 .part v000001e3b3958fa0_0, 16, 16;
L_000001e3b398ba40 .functor MUXZ 16, L_000001e3b398c800, L_000001e3b398be00, L_000001e3b38cb150, C4<>;
S_000001e3b36f09a0 .scope module, "mem_write_selector" "mem_write_selector" 6 429, 16 4 0, S_000001e3b376ffe0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "mem_select";
    .port_info 1 /INPUT 32 "ALUin";
    .port_info 2 /INPUT 2 "offset";
    .port_info 3 /OUTPUT 4 "byte_select_vector";
    .port_info 4 /OUTPUT 32 "out";
v000001e3b3957150_0 .net "ALUin", 31 0, v000001e3b3959e00_0;  1 drivers
v000001e3b39569d0_0 .var "byte_select_vector", 3 0;
v000001e3b3956d90_0 .net "mem_select", 2 0, v000001e3b395abc0_0;  alias, 1 drivers
v000001e3b3955850_0 .net "offset", 1 0, L_000001e3b396f7f0;  1 drivers
v000001e3b39571f0_0 .var "out", 31 0;
E_000001e3b38c72e0 .event anyedge, v000001e3b38a0f40_0, v000001e3b3955850_0, v000001e3b3957150_0;
E_000001e3b38c7320 .event anyedge, v000001e3b38a0f40_0, v000001e3b3955850_0;
S_000001e3b36f0b30 .scope module, "signExtendUnit" "signExtend" 6 186, 17 4 0, S_000001e3b376ffe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /OUTPUT 32 "imm_i";
    .port_info 2 /OUTPUT 32 "imm_s";
    .port_info 3 /OUTPUT 32 "imm_b";
    .port_info 4 /OUTPUT 32 "imm_u";
    .port_info 5 /OUTPUT 32 "imm_j";
v000001e3b3955350_0 .net *"_ivl_1", 0 0, L_000001e3b396ae30;  1 drivers
v000001e3b3957290_0 .net *"_ivl_11", 0 0, L_000001e3b396c7d0;  1 drivers
v000001e3b39573d0_0 .net *"_ivl_12", 19 0, L_000001e3b396b290;  1 drivers
v000001e3b39575b0_0 .net *"_ivl_15", 6 0, L_000001e3b396ce10;  1 drivers
v000001e3b3957650_0 .net *"_ivl_17", 4 0, L_000001e3b396b8d0;  1 drivers
v000001e3b39578d0_0 .net *"_ivl_2", 0 0, L_000001e3b396b5b0;  1 drivers
v000001e3b3958550_0 .net *"_ivl_21", 0 0, L_000001e3b396ba10;  1 drivers
v000001e3b39584b0_0 .net *"_ivl_22", 19 0, L_000001e3b396c0f0;  1 drivers
v000001e3b3957830_0 .net *"_ivl_25", 0 0, L_000001e3b396b970;  1 drivers
v000001e3b3957970_0 .net *"_ivl_27", 5 0, L_000001e3b396bb50;  1 drivers
v000001e3b3957a10_0 .net *"_ivl_29", 3 0, L_000001e3b396c5f0;  1 drivers
L_000001e3b39a0238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e3b3957e70_0 .net/2u *"_ivl_30", 0 0, L_000001e3b39a0238;  1 drivers
v000001e3b3957b50_0 .net *"_ivl_35", 19 0, L_000001e3b396b790;  1 drivers
L_000001e3b39a0280 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001e3b39585f0_0 .net/2u *"_ivl_36", 11 0, L_000001e3b39a0280;  1 drivers
v000001e3b3957ab0_0 .net *"_ivl_4", 19 0, L_000001e3b396ab10;  1 drivers
v000001e3b39582d0_0 .net *"_ivl_41", 0 0, L_000001e3b396b1f0;  1 drivers
v000001e3b3958690_0 .net *"_ivl_42", 11 0, L_000001e3b396bfb0;  1 drivers
v000001e3b3958a50_0 .net *"_ivl_45", 7 0, L_000001e3b396c050;  1 drivers
v000001e3b3958c30_0 .net *"_ivl_47", 0 0, L_000001e3b396a7f0;  1 drivers
v000001e3b3958370_0 .net *"_ivl_49", 5 0, L_000001e3b396c190;  1 drivers
v000001e3b3957d30_0 .net *"_ivl_51", 3 0, L_000001e3b396bbf0;  1 drivers
L_000001e3b39a02c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e3b3958d70_0 .net/2u *"_ivl_52", 0 0, L_000001e3b39a02c8;  1 drivers
v000001e3b3957f10_0 .net *"_ivl_7", 11 0, L_000001e3b396bc90;  1 drivers
v000001e3b3957fb0_0 .net "imm_b", 31 0, L_000001e3b396a750;  alias, 1 drivers
v000001e3b3958b90_0 .net "imm_i", 31 0, L_000001e3b396ad90;  alias, 1 drivers
v000001e3b39587d0_0 .net "imm_j", 31 0, L_000001e3b396c550;  alias, 1 drivers
v000001e3b3957c90_0 .net "imm_s", 31 0, L_000001e3b396bab0;  alias, 1 drivers
v000001e3b3958730_0 .net "imm_u", 31 0, L_000001e3b396aa70;  alias, 1 drivers
v000001e3b3957bf0_0 .net "instr", 24 0, L_000001e3b396ceb0;  1 drivers
L_000001e3b396ae30 .part L_000001e3b396ceb0, 24, 1;
L_000001e3b396b5b0 .concat [ 1 0 0 0], L_000001e3b396ae30;
LS_000001e3b396ab10_0_0 .concat [ 1 1 1 1], L_000001e3b396b5b0, L_000001e3b396b5b0, L_000001e3b396b5b0, L_000001e3b396b5b0;
LS_000001e3b396ab10_0_4 .concat [ 1 1 1 1], L_000001e3b396b5b0, L_000001e3b396b5b0, L_000001e3b396b5b0, L_000001e3b396b5b0;
LS_000001e3b396ab10_0_8 .concat [ 1 1 1 1], L_000001e3b396b5b0, L_000001e3b396b5b0, L_000001e3b396b5b0, L_000001e3b396b5b0;
LS_000001e3b396ab10_0_12 .concat [ 1 1 1 1], L_000001e3b396b5b0, L_000001e3b396b5b0, L_000001e3b396b5b0, L_000001e3b396b5b0;
LS_000001e3b396ab10_0_16 .concat [ 1 1 1 1], L_000001e3b396b5b0, L_000001e3b396b5b0, L_000001e3b396b5b0, L_000001e3b396b5b0;
LS_000001e3b396ab10_1_0 .concat [ 4 4 4 4], LS_000001e3b396ab10_0_0, LS_000001e3b396ab10_0_4, LS_000001e3b396ab10_0_8, LS_000001e3b396ab10_0_12;
LS_000001e3b396ab10_1_4 .concat [ 4 0 0 0], LS_000001e3b396ab10_0_16;
L_000001e3b396ab10 .concat [ 16 4 0 0], LS_000001e3b396ab10_1_0, LS_000001e3b396ab10_1_4;
L_000001e3b396bc90 .part L_000001e3b396ceb0, 13, 12;
L_000001e3b396ad90 .concat [ 12 20 0 0], L_000001e3b396bc90, L_000001e3b396ab10;
L_000001e3b396c7d0 .part L_000001e3b396ceb0, 24, 1;
LS_000001e3b396b290_0_0 .concat [ 1 1 1 1], L_000001e3b396c7d0, L_000001e3b396c7d0, L_000001e3b396c7d0, L_000001e3b396c7d0;
LS_000001e3b396b290_0_4 .concat [ 1 1 1 1], L_000001e3b396c7d0, L_000001e3b396c7d0, L_000001e3b396c7d0, L_000001e3b396c7d0;
LS_000001e3b396b290_0_8 .concat [ 1 1 1 1], L_000001e3b396c7d0, L_000001e3b396c7d0, L_000001e3b396c7d0, L_000001e3b396c7d0;
LS_000001e3b396b290_0_12 .concat [ 1 1 1 1], L_000001e3b396c7d0, L_000001e3b396c7d0, L_000001e3b396c7d0, L_000001e3b396c7d0;
LS_000001e3b396b290_0_16 .concat [ 1 1 1 1], L_000001e3b396c7d0, L_000001e3b396c7d0, L_000001e3b396c7d0, L_000001e3b396c7d0;
LS_000001e3b396b290_1_0 .concat [ 4 4 4 4], LS_000001e3b396b290_0_0, LS_000001e3b396b290_0_4, LS_000001e3b396b290_0_8, LS_000001e3b396b290_0_12;
LS_000001e3b396b290_1_4 .concat [ 4 0 0 0], LS_000001e3b396b290_0_16;
L_000001e3b396b290 .concat [ 16 4 0 0], LS_000001e3b396b290_1_0, LS_000001e3b396b290_1_4;
L_000001e3b396ce10 .part L_000001e3b396ceb0, 18, 7;
L_000001e3b396b8d0 .part L_000001e3b396ceb0, 0, 5;
L_000001e3b396bab0 .concat [ 5 7 20 0], L_000001e3b396b8d0, L_000001e3b396ce10, L_000001e3b396b290;
L_000001e3b396ba10 .part L_000001e3b396ceb0, 24, 1;
LS_000001e3b396c0f0_0_0 .concat [ 1 1 1 1], L_000001e3b396ba10, L_000001e3b396ba10, L_000001e3b396ba10, L_000001e3b396ba10;
LS_000001e3b396c0f0_0_4 .concat [ 1 1 1 1], L_000001e3b396ba10, L_000001e3b396ba10, L_000001e3b396ba10, L_000001e3b396ba10;
LS_000001e3b396c0f0_0_8 .concat [ 1 1 1 1], L_000001e3b396ba10, L_000001e3b396ba10, L_000001e3b396ba10, L_000001e3b396ba10;
LS_000001e3b396c0f0_0_12 .concat [ 1 1 1 1], L_000001e3b396ba10, L_000001e3b396ba10, L_000001e3b396ba10, L_000001e3b396ba10;
LS_000001e3b396c0f0_0_16 .concat [ 1 1 1 1], L_000001e3b396ba10, L_000001e3b396ba10, L_000001e3b396ba10, L_000001e3b396ba10;
LS_000001e3b396c0f0_1_0 .concat [ 4 4 4 4], LS_000001e3b396c0f0_0_0, LS_000001e3b396c0f0_0_4, LS_000001e3b396c0f0_0_8, LS_000001e3b396c0f0_0_12;
LS_000001e3b396c0f0_1_4 .concat [ 4 0 0 0], LS_000001e3b396c0f0_0_16;
L_000001e3b396c0f0 .concat [ 16 4 0 0], LS_000001e3b396c0f0_1_0, LS_000001e3b396c0f0_1_4;
L_000001e3b396b970 .part L_000001e3b396ceb0, 0, 1;
L_000001e3b396bb50 .part L_000001e3b396ceb0, 18, 6;
L_000001e3b396c5f0 .part L_000001e3b396ceb0, 1, 4;
LS_000001e3b396a750_0_0 .concat [ 1 4 6 1], L_000001e3b39a0238, L_000001e3b396c5f0, L_000001e3b396bb50, L_000001e3b396b970;
LS_000001e3b396a750_0_4 .concat [ 20 0 0 0], L_000001e3b396c0f0;
L_000001e3b396a750 .concat [ 12 20 0 0], LS_000001e3b396a750_0_0, LS_000001e3b396a750_0_4;
L_000001e3b396b790 .part L_000001e3b396ceb0, 5, 20;
L_000001e3b396aa70 .concat [ 12 20 0 0], L_000001e3b39a0280, L_000001e3b396b790;
L_000001e3b396b1f0 .part L_000001e3b396ceb0, 24, 1;
LS_000001e3b396bfb0_0_0 .concat [ 1 1 1 1], L_000001e3b396b1f0, L_000001e3b396b1f0, L_000001e3b396b1f0, L_000001e3b396b1f0;
LS_000001e3b396bfb0_0_4 .concat [ 1 1 1 1], L_000001e3b396b1f0, L_000001e3b396b1f0, L_000001e3b396b1f0, L_000001e3b396b1f0;
LS_000001e3b396bfb0_0_8 .concat [ 1 1 1 1], L_000001e3b396b1f0, L_000001e3b396b1f0, L_000001e3b396b1f0, L_000001e3b396b1f0;
L_000001e3b396bfb0 .concat [ 4 4 4 0], LS_000001e3b396bfb0_0_0, LS_000001e3b396bfb0_0_4, LS_000001e3b396bfb0_0_8;
L_000001e3b396c050 .part L_000001e3b396ceb0, 5, 8;
L_000001e3b396a7f0 .part L_000001e3b396ceb0, 13, 1;
L_000001e3b396c190 .part L_000001e3b396ceb0, 18, 6;
L_000001e3b396bbf0 .part L_000001e3b396ceb0, 14, 4;
LS_000001e3b396c550_0_0 .concat [ 1 4 6 1], L_000001e3b39a02c8, L_000001e3b396bbf0, L_000001e3b396c190, L_000001e3b396a7f0;
LS_000001e3b396c550_0_4 .concat [ 8 12 0 0], L_000001e3b396c050, L_000001e3b396bfb0;
L_000001e3b396c550 .concat [ 12 20 0 0], LS_000001e3b396c550_0_0, LS_000001e3b396c550_0_4;
S_000001e3b36e5eb0 .scope module, "mem" "memory" 3 89, 18 3 0, S_000001e3b3778470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 18 "PC";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "instr";
    .port_info 4 /INPUT 18 "data_addr";
    .port_info 5 /INPUT 1 "ren";
    .port_info 6 /INPUT 1 "wen";
    .port_info 7 /INPUT 32 "data_in";
    .port_info 8 /OUTPUT 32 "data_out";
    .port_info 9 /INPUT 4 "byte_select_vector";
    .port_info 10 /OUTPUT 1 "ready";
P_000001e3b38e0030 .param/l "STATE_FINISHED" 1 18 35, C4<11>;
P_000001e3b38e0068 .param/l "STATE_IDLE" 1 18 32, C4<00>;
P_000001e3b38e00a0 .param/l "STATE_READING" 1 18 33, C4<01>;
P_000001e3b38e00d8 .param/l "STATE_WRITING" 1 18 34, C4<10>;
P_000001e3b38e0110 .param/l "text_size" 1 18 14, +C4<00000000000000000000001000000000>;
v000001e3b3960610_0 .net "PC", 17 0, L_000001e3b398c3a0;  1 drivers
v000001e3b39606b0_0 .net "byte_select_vector", 3 0, L_000001e3b38cac80;  alias, 1 drivers
v000001e3b395dc30_0 .net "clk", 0 0, L_000001e3b39693f0;  alias, 1 drivers
v000001e3b395d9b0_0 .var "cnt", 4 0;
v000001e3b395daf0_0 .net "data_addr", 17 0, L_000001e3b398cbc0;  1 drivers
v000001e3b395deb0_0 .net "data_in", 31 0, L_000001e3b38ca7b0;  alias, 1 drivers
v000001e3b395f3f0 .array "data_mem", 0 31, 31 0;
v000001e3b395f030_0 .var "data_out", 31 0;
v000001e3b395e270_0 .var/i "i", 31 0;
v000001e3b395db90_0 .var "instr", 31 0;
v000001e3b395d5f0 .array "instr_mem", 0 511, 31 0;
v000001e3b395d550_0 .var "ready", 0 0;
v000001e3b395f210_0 .net "ren", 0 0, v000001e3b38e4650_0;  alias, 1 drivers
v000001e3b395e1d0_0 .net "reset", 0 0, v000001e3b39698f0_0;  alias, 1 drivers
v000001e3b395da50_0 .var "saved_data_addr", 19 0;
v000001e3b395dcd0_0 .var "state", 1 0;
v000001e3b395dd70_0 .net "wen", 0 0, v000001e3b38e4470_0;  alias, 1 drivers
S_000001e3b3961550 .scope module, "scr" "screen" 3 126, 19 2 0, S_000001e3b3778470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 10 "pixelAddress";
    .port_info 2 /INPUT 8 "pixelData";
    .port_info 3 /INOUT 1 "io_sda";
    .port_info 4 /OUTPUT 1 "io_scl";
P_000001e3b36e97e0 .param/l "INST_READ_BYTE" 1 19 17, +C4<00000000000000000000000000000010>;
P_000001e3b36e9818 .param/l "INST_START_TX" 1 19 15, +C4<00000000000000000000000000000000>;
P_000001e3b36e9850 .param/l "INST_STOP_TX" 1 19 16, +C4<00000000000000000000000000000001>;
P_000001e3b36e9888 .param/l "INST_WRITE_BYTE" 1 19 18, +C4<00000000000000000000000000000011>;
P_000001e3b36e98c0 .param/l "STARTUP_WAIT" 0 19 4, C4<00000000100110001001011010000000>;
P_000001e3b36e98f8 .param/l "STATE_CHECK_FINISHED_INIT" 1 19 85, C4<011>;
P_000001e3b36e9930 .param/l "STATE_CHECK_IMG_FINISH" 1 19 87, C4<101>;
P_000001e3b36e9968 .param/l "STATE_DEBOUNCE" 1 19 88, C4<110>;
P_000001e3b36e99a0 .param/l "STATE_ERROR" 1 19 89, C4<111>;
P_000001e3b36e99d8 .param/l "STATE_IDLE" 1 19 82, C4<000>;
P_000001e3b36e9a10 .param/l "STATE_INIT" 1 19 83, C4<001>;
P_000001e3b36e9a48 .param/l "STATE_LOAD_IMAGE" 1 19 86, C4<100>;
P_000001e3b36e9a80 .param/l "STATE_WAIT_API" 1 19 84, C4<010>;
P_000001e3b36e9ab8 .param/l "address" 0 19 5, C4<0111100>;
L_000001e3b36ceb80 .functor BUFZ 1, v000001e3b395d050_0, C4<0>, C4<0>, C4<0>;
L_000001e3b39a1708 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e3b395d870_0 .net/2u *"_ivl_2", 0 0, L_000001e3b39a1708;  1 drivers
L_000001e3b39a1750 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e3b395d910_0 .net/2u *"_ivl_6", 0 0, L_000001e3b39a1750;  1 drivers
L_000001e3b39a1798 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e3b395e9f0_0 .net/2u *"_ivl_8", 0 0, L_000001e3b39a1798;  1 drivers
v000001e3b395ed10_0 .net "api_complete", 0 0, v000001e3b395e310_0;  1 drivers
v000001e3b395ea90_0 .net "api_error", 0 0, v000001e3b395e810_0;  1 drivers
v000001e3b395edb0_0 .net "clk", 0 0, v000001e3b3968450_0;  alias, 1 drivers
v000001e3b395eb30_0 .var "cmd", 7 0;
v000001e3b395ebd0_0 .var "commandIndex", 7 0;
v000001e3b395f530_0 .var "data", 7 0;
v000001e3b395f350_0 .var "data2", 7 0;
v000001e3b395dff0_0 .net "dataToSend", 7 0, v000001e3b395e3b0_0;  1 drivers
v000001e3b395eef0_0 .var "doubleData", 0 0;
v000001e3b395f170_0 .var "en_api", 0 0;
v000001e3b395f670_0 .net "enableI2C", 0 0, v000001e3b395ee50_0;  1 drivers
v000001e3b395d190_0 .net "i2c_complete", 0 0, v000001e3b395d7d0_0;  1 drivers
v000001e3b395d2d0_0 .net "i2c_error", 0 0, v000001e3b395e6d0_0;  1 drivers
v000001e3b395d370_0 .var "initiated", 0 0;
v000001e3b395d410_0 .net "instructionI2C", 1 0, v000001e3b395e590_0;  1 drivers
v000001e3b3965a20_0 .net "io_scl", 0 0, L_000001e3b36ceb80;  alias, 1 drivers
v000001e3b3964120_0 .net "io_sda", 0 0, L_000001e3b398ab40;  alias, 1 drivers
v000001e3b3965e80_0 .net "isSending", 0 0, v000001e3b395df50_0;  1 drivers
v000001e3b3964580_0 .var "next_state", 2 0;
v000001e3b3963fe0_0 .net "pixelAddress", 9 0, L_000001e3b398aaa0;  alias, 1 drivers
v000001e3b3964620_0 .var "pixelCounter", 10 0;
v000001e3b3964c60_0 .net "pixelData", 7 0, L_000001e3b38cb380;  alias, 1 drivers
v000001e3b3964a80_0 .var "processStarted", 0 0;
v000001e3b3964440_0 .net "sdaIn", 0 0, L_000001e3b398c620;  1 drivers
v000001e3b3965ac0_0 .net "sdaOut", 0 0, v000001e3b395ec70_0;  1 drivers
v000001e3b3965de0_0 .var "state", 2 0;
v000001e3b3964e40_0 .net "testscl", 0 0, v000001e3b395d050_0;  1 drivers
v000001e3b39666a0_0 .var "txCounter", 24 0;
L_000001e3b398aaa0 .part v000001e3b3964620_0, 0, 10;
L_000001e3b398ab40 .functor MUXZ 1, L_000001e3b39a1708, v000001e3b395ec70_0, v000001e3b395df50_0, C4<>;
L_000001e3b398c620 .functor MUXZ 1, L_000001e3b39a1798, L_000001e3b39a1750, L_000001e3b398ab40, C4<>;
S_000001e3b39610a0 .scope module, "i2c_api_inst" "i2c_api" 19 64, 20 1 0, S_000001e3b3961550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 8 "data2";
    .port_info 3 /INPUT 7 "address";
    .port_info 4 /INPUT 8 "cmd";
    .port_info 5 /INPUT 1 "enable";
    .port_info 6 /INPUT 1 "doubleData";
    .port_info 7 /OUTPUT 2 "instruction";
    .port_info 8 /OUTPUT 1 "enable_i2c";
    .port_info 9 /OUTPUT 1 "api_complete";
    .port_info 10 /OUTPUT 8 "byteToSend";
    .port_info 11 /INPUT 1 "i2c_error";
    .port_info 12 /OUTPUT 1 "error";
    .port_info 13 /INPUT 1 "i2c_complete";
P_000001e3b36e6040 .param/l "INST_READ_BYTE" 1 20 20, +C4<00000000000000000000000000000010>;
P_000001e3b36e6078 .param/l "INST_START_TX" 1 20 18, +C4<00000000000000000000000000000000>;
P_000001e3b36e60b0 .param/l "INST_STOP_TX" 1 20 19, +C4<00000000000000000000000000000001>;
P_000001e3b36e60e8 .param/l "INST_WRITE_BYTE" 1 20 21, +C4<00000000000000000000000000000011>;
P_000001e3b36e6120 .param/l "STATE_ADDR" 1 20 26, +C4<00000000000000000000000000000010>;
P_000001e3b36e6158 .param/l "STATE_CMD" 1 20 27, +C4<00000000000000000000000000000011>;
P_000001e3b36e6190 .param/l "STATE_DATA" 1 20 28, +C4<00000000000000000000000000000100>;
P_000001e3b36e61c8 .param/l "STATE_DATA2" 1 20 31, +C4<00000000000000000000000000000111>;
P_000001e3b36e6200 .param/l "STATE_IDLE" 1 20 24, +C4<00000000000000000000000000000000>;
P_000001e3b36e6238 .param/l "STATE_START_TX" 1 20 25, +C4<00000000000000000000000000000001>;
P_000001e3b36e6270 .param/l "STATE_STOP" 1 20 29, +C4<00000000000000000000000000000101>;
P_000001e3b36e62a8 .param/l "STATE_WAIT_FOR_I2C" 1 20 30, +C4<00000000000000000000000000000110>;
L_000001e3b39a17e0 .functor BUFT 1, C4<0111100>, C4<0>, C4<0>, C4<0>;
v000001e3b395e450_0 .net "address", 6 0, L_000001e3b39a17e0;  1 drivers
v000001e3b395e310_0 .var "api_complete", 0 0;
v000001e3b395e3b0_0 .var "byteToSend", 7 0;
v000001e3b395e4f0_0 .net "clk", 0 0, v000001e3b3968450_0;  alias, 1 drivers
v000001e3b395d690_0 .net "cmd", 7 0, v000001e3b395eb30_0;  1 drivers
v000001e3b395cf10_0 .net "data", 7 0, v000001e3b395f530_0;  1 drivers
v000001e3b395cfb0_0 .net "data2", 7 0, v000001e3b395f350_0;  1 drivers
v000001e3b395d730_0 .net "doubleData", 0 0, v000001e3b395eef0_0;  1 drivers
v000001e3b395d4b0_0 .net "enable", 0 0, v000001e3b395f170_0;  1 drivers
v000001e3b395ee50_0 .var "enable_i2c", 0 0;
v000001e3b395e810_0 .var "error", 0 0;
v000001e3b395ef90_0 .net "i2c_complete", 0 0, v000001e3b395d7d0_0;  alias, 1 drivers
v000001e3b395d0f0_0 .net "i2c_error", 0 0, v000001e3b395e6d0_0;  alias, 1 drivers
v000001e3b395e590_0 .var "instruction", 1 0;
v000001e3b395de10_0 .var "next_state", 3 0;
v000001e3b395f0d0_0 .var "processStarted", 0 0;
v000001e3b395f490_0 .var "state", 3 0;
E_000001e3b38c7360 .event posedge, v000001e3b395e4f0_0;
S_000001e3b39616e0 .scope module, "i2c_inst" "i2c" 19 43, 21 2 0, S_000001e3b3961550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sdaIn";
    .port_info 2 /OUTPUT 1 "sdaOutReg";
    .port_info 3 /OUTPUT 1 "isSending";
    .port_info 4 /OUTPUT 1 "scl";
    .port_info 5 /INPUT 2 "instruction";
    .port_info 6 /INPUT 1 "enable";
    .port_info 7 /INPUT 8 "byteToSend";
    .port_info 8 /OUTPUT 8 "byteReceived";
    .port_info 9 /OUTPUT 1 "error";
    .port_info 10 /OUTPUT 1 "complete";
P_000001e3b36db4a0 .param/l "INST_READ_BYTE" 1 21 17, +C4<00000000000000000000000000000010>;
P_000001e3b36db4d8 .param/l "INST_START_TX" 1 21 15, +C4<00000000000000000000000000000000>;
P_000001e3b36db510 .param/l "INST_STOP_TX" 1 21 16, +C4<00000000000000000000000000000001>;
P_000001e3b36db548 .param/l "INST_WRITE_BYTE" 1 21 18, +C4<00000000000000000000000000000011>;
P_000001e3b36db580 .param/l "STATE_DONE" 1 21 20, +C4<00000000000000000000000000000101>;
P_000001e3b36db5b8 .param/l "STATE_IDLE" 1 21 19, +C4<00000000000000000000000000000100>;
P_000001e3b36db5f0 .param/l "STATE_RCV_ACK" 1 21 22, +C4<00000000000000000000000000000111>;
P_000001e3b36db628 .param/l "STATE_SEND_ACK" 1 21 21, +C4<00000000000000000000000000000110>;
v000001e3b395e090_0 .var "bitToSend", 2 0;
v000001e3b395e130_0 .var "byteReceived", 7 0;
v000001e3b395d230_0 .net "byteToSend", 7 0, v000001e3b395e3b0_0;  alias, 1 drivers
v000001e3b395e8b0_0 .net "clk", 0 0, v000001e3b3968450_0;  alias, 1 drivers
v000001e3b395e630_0 .var "clockDivider", 6 0;
v000001e3b395d7d0_0 .var "complete", 0 0;
v000001e3b395f5d0_0 .net "enable", 0 0, v000001e3b395ee50_0;  alias, 1 drivers
v000001e3b395e6d0_0 .var "error", 0 0;
v000001e3b395e770_0 .net "instruction", 1 0, v000001e3b395e590_0;  alias, 1 drivers
v000001e3b395df50_0 .var "isSending", 0 0;
v000001e3b395d050_0 .var "scl", 0 0;
v000001e3b395f2b0_0 .net "sdaIn", 0 0, L_000001e3b398c620;  alias, 1 drivers
v000001e3b395ec70_0 .var "sdaOutReg", 0 0;
v000001e3b395e950_0 .var "state", 2 0;
S_000001e3b3961a00 .scope module, "ssd" "SSD" 3 133, 22 57 0, S_000001e3b3778470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "data";
    .port_info 2 /OUTPUT 1 "D1";
    .port_info 3 /OUTPUT 1 "D2";
    .port_info 4 /OUTPUT 1 "D3";
    .port_info 5 /OUTPUT 1 "D4";
    .port_info 6 /OUTPUT 1 "Dp";
    .port_info 7 /OUTPUT 1 "A";
    .port_info 8 /OUTPUT 1 "B";
    .port_info 9 /OUTPUT 1 "C";
    .port_info 10 /OUTPUT 1 "D";
    .port_info 11 /OUTPUT 1 "E";
    .port_info 12 /OUTPUT 1 "F";
    .port_info 13 /OUTPUT 1 "G";
v000001e3b3965ca0_0 .net "A", 0 0, L_000001e3b398cd00;  alias, 1 drivers
v000001e3b3964b20_0 .net "B", 0 0, L_000001e3b398cda0;  alias, 1 drivers
v000001e3b3964d00_0 .net "C", 0 0, L_000001e3b398ce40;  alias, 1 drivers
v000001e3b3964da0_0 .net "D", 0 0, L_000001e3b398c4e0;  alias, 1 drivers
v000001e3b3964bc0_0 .var "D1", 0 0;
v000001e3b3964760_0 .var "D2", 0 0;
v000001e3b39650c0_0 .var "D3", 0 0;
v000001e3b3966100_0 .var "D4", 0 0;
v000001e3b3965160_0 .var "Dp", 0 0;
v000001e3b3965b60_0 .net "E", 0 0, L_000001e3b398cee0;  alias, 1 drivers
v000001e3b3965200_0 .net "F", 0 0, L_000001e3b398b220;  alias, 1 drivers
v000001e3b3965660_0 .net "G", 0 0, L_000001e3b398b7c0;  alias, 1 drivers
v000001e3b3965520_0 .net "clk", 0 0, v000001e3b3968450_0;  alias, 1 drivers
v000001e3b39655c0_0 .var "counter", 7 0;
v000001e3b3965700_0 .net "data", 15 0, L_000001e3b398a820;  1 drivers
v000001e3b3966600_0 .var "display", 1 0;
v000001e3b3964ee0_0 .var "number", 3 0;
L_000001e3b398cd00 .part v000001e3b3965480_0, 6, 1;
L_000001e3b398cda0 .part v000001e3b3965480_0, 5, 1;
L_000001e3b398ce40 .part v000001e3b3965480_0, 4, 1;
L_000001e3b398c4e0 .part v000001e3b3965480_0, 3, 1;
L_000001e3b398cee0 .part v000001e3b3965480_0, 2, 1;
L_000001e3b398b220 .part v000001e3b3965480_0, 1, 1;
L_000001e3b398b7c0 .part v000001e3b3965480_0, 0, 1;
S_000001e3b3961870 .scope module, "LEDdecoder_inst" "LEDdecoder" 22 76, 22 3 0, S_000001e3b3961a00;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "char";
    .port_info 1 /OUTPUT 7 "LED";
v000001e3b3966060_0 .net "LED", 6 0, v000001e3b3965480_0;  1 drivers
v000001e3b3965f20_0 .net "char", 3 0, v000001e3b3964ee0_0;  1 drivers
v000001e3b3965480_0 .var "regLED", 6 0;
E_000001e3b38c7420 .event anyedge, v000001e3b3965f20_0;
S_000001e3b3960f10 .scope module, "text" "textEngine" 3 114, 23 1 0, S_000001e3b3778470;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 10 "pixelAddress";
    .port_info 3 /INPUT 6 "char_write_addr";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /INPUT 1 "wen";
    .port_info 6 /INPUT 8 "char_write";
    .port_info 7 /OUTPUT 8 "pixelData";
    .port_info 8 /OUTPUT 1 "error";
L_000001e3b38cb0e0 .functor BUFZ 8, L_000001e3b398b540, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001e3b38cb380 .functor BUFZ 8, v000001e3b39648a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001e3b38578d0 .functor AND 1, L_000001e3b398c8a0, L_000001e3b398c9e0, C4<1>, C4<1>;
v000001e3b3964260_0 .net *"_ivl_0", 7 0, L_000001e3b398b540;  1 drivers
v000001e3b39657a0_0 .net *"_ivl_11", 3 0, L_000001e3b398afa0;  1 drivers
v000001e3b39664c0_0 .net *"_ivl_17", 0 0, L_000001e3b398b5e0;  1 drivers
v000001e3b3965840_0 .net *"_ivl_2", 7 0, L_000001e3b398bea0;  1 drivers
v000001e3b39644e0_0 .net *"_ivl_22", 31 0, L_000001e3b398c300;  1 drivers
L_000001e3b39a14c8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e3b39653e0_0 .net *"_ivl_25", 23 0, L_000001e3b39a14c8;  1 drivers
L_000001e3b39a1510 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v000001e3b3965d40_0 .net/2u *"_ivl_26", 31 0, L_000001e3b39a1510;  1 drivers
v000001e3b39661a0_0 .net *"_ivl_28", 0 0, L_000001e3b398c8a0;  1 drivers
v000001e3b39658e0_0 .net *"_ivl_30", 31 0, L_000001e3b398a780;  1 drivers
L_000001e3b39a1558 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e3b3965980_0 .net *"_ivl_33", 23 0, L_000001e3b39a1558;  1 drivers
L_000001e3b39a15a0 .functor BUFT 1, C4<00000000000000000000000001111110>, C4<0>, C4<0>, C4<0>;
v000001e3b39652a0_0 .net/2u *"_ivl_34", 31 0, L_000001e3b39a15a0;  1 drivers
v000001e3b39649e0_0 .net *"_ivl_36", 0 0, L_000001e3b398c9e0;  1 drivers
v000001e3b3964f80_0 .net *"_ivl_39", 0 0, L_000001e3b38578d0;  1 drivers
L_000001e3b39a15e8 .functor BUFT 1, C4<00100000>, C4<0>, C4<0>, C4<0>;
v000001e3b3965c00_0 .net/2u *"_ivl_40", 7 0, L_000001e3b39a15e8;  1 drivers
L_000001e3b39a1480 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e3b3965fc0_0 .net *"_ivl_5", 1 0, L_000001e3b39a1480;  1 drivers
v000001e3b3965340_0 .net *"_ivl_9", 1 0, L_000001e3b398b900;  1 drivers
v000001e3b39641c0_0 .net "charAddress", 5 0, L_000001e3b398aa00;  1 drivers
v000001e3b3964080 .array "charMemory", 0 63, 7 0;
v000001e3b3966240_0 .net "charOutput", 7 0, L_000001e3b38cb0e0;  1 drivers
v000001e3b39662e0_0 .net "char_write", 7 0, L_000001e3b398b720;  1 drivers
v000001e3b3965020_0 .net "char_write_addr", 5 0, L_000001e3b398bd60;  1 drivers
v000001e3b3966380_0 .net "chosenChar", 7 0, L_000001e3b398bcc0;  1 drivers
v000001e3b3966420_0 .net "clk", 0 0, v000001e3b3968450_0;  alias, 1 drivers
v000001e3b3966560_0 .net "columnAddress", 2 0, L_000001e3b398b040;  1 drivers
v000001e3b3963f40_0 .var "counter", 23 0;
v000001e3b3964800_0 .var "error", 0 0;
v000001e3b3964300 .array "fontBuffer", 0 1519, 7 0;
v000001e3b39643a0_0 .var/i "i", 31 0;
v000001e3b39648a0_0 .var "outputBuffer", 7 0;
v000001e3b3964940_0 .net "pixelAddress", 9 0, L_000001e3b398aaa0;  alias, 1 drivers
v000001e3b3966880_0 .net "pixelData", 7 0, L_000001e3b38cb380;  alias, 1 drivers
v000001e3b3966740_0 .net "ren", 0 0, v000001e3b38e3610_0;  alias, 1 drivers
v000001e3b3967000_0 .net "reset", 0 0, v000001e3b39698f0_0;  alias, 1 drivers
v000001e3b3966ba0_0 .net "topRow", 0 0, L_000001e3b398ad20;  1 drivers
v000001e3b3966e20_0 .net "wen", 0 0, v000001e3b38e3750_0;  alias, 1 drivers
L_000001e3b398b540 .array/port v000001e3b3964080, L_000001e3b398bea0;
L_000001e3b398bea0 .concat [ 6 2 0 0], L_000001e3b398aa00, L_000001e3b39a1480;
L_000001e3b398b900 .part L_000001e3b398aaa0, 8, 2;
L_000001e3b398afa0 .part L_000001e3b398aaa0, 3, 4;
L_000001e3b398aa00 .concat [ 4 2 0 0], L_000001e3b398afa0, L_000001e3b398b900;
L_000001e3b398b040 .part L_000001e3b398aaa0, 0, 3;
L_000001e3b398b5e0 .part L_000001e3b398aaa0, 7, 1;
L_000001e3b398ad20 .reduce/nor L_000001e3b398b5e0;
L_000001e3b398c300 .concat [ 8 24 0 0], L_000001e3b38cb0e0, L_000001e3b39a14c8;
L_000001e3b398c8a0 .cmp/ge 32, L_000001e3b398c300, L_000001e3b39a1510;
L_000001e3b398a780 .concat [ 8 24 0 0], L_000001e3b38cb0e0, L_000001e3b39a1558;
L_000001e3b398c9e0 .cmp/ge 32, L_000001e3b39a15a0, L_000001e3b398a780;
L_000001e3b398bcc0 .functor MUXZ 8, L_000001e3b39a15e8, L_000001e3b38cb0e0, L_000001e3b38578d0, C4<>;
    .scope S_000001e3b370f550;
T_0 ;
    %wait E_000001e3b38c70a0;
    %load/vec4 v000001e3b3956430_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e3b3955670_0, 0, 32;
T_0.2 ;
    %load/vec4 v000001e3b3955670_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e3b3955670_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3b3955a30, 0, 4;
    %load/vec4 v000001e3b3955670_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e3b3955670_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e3b3954ef0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001e3b3956070_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001e3b39552b0_0;
    %load/vec4 v000001e3b3956070_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3b3955a30, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001e3b3770170;
T_1 ;
    %wait E_000001e3b38c6460;
    %load/vec4 v000001e3b389f960_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e3b389faa0_0, 0, 32;
    %jmp T_1.9;
T_1.0 ;
    %load/vec4 v000001e3b38e3bb0_0;
    %store/vec4 v000001e3b389faa0_0, 0, 32;
    %jmp T_1.9;
T_1.1 ;
    %load/vec4 v000001e3b38e3bb0_0;
    %store/vec4 v000001e3b389faa0_0, 0, 32;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v000001e3b38e3bb0_0;
    %store/vec4 v000001e3b389faa0_0, 0, 32;
    %jmp T_1.9;
T_1.3 ;
    %load/vec4 v000001e3b38e3d90_0;
    %store/vec4 v000001e3b389faa0_0, 0, 32;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v000001e3b38e3b10_0;
    %store/vec4 v000001e3b389faa0_0, 0, 32;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v000001e3b38e3890_0;
    %store/vec4 v000001e3b389faa0_0, 0, 32;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v000001e3b38e3930_0;
    %store/vec4 v000001e3b389faa0_0, 0, 32;
    %jmp T_1.9;
T_1.7 ;
    %load/vec4 v000001e3b38e3930_0;
    %store/vec4 v000001e3b389faa0_0, 0, 32;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001e3b375eb60;
T_2 ;
    %wait E_000001e3b38c6e60;
    %load/vec4 v000001e3b394fd10_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394eff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b39502b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3950cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3950a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394ff90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394fa90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3950170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394f770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394f8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394f090_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e3b3950030_0, 0, 3;
    %jmp T_2.10;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b394eff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b39502b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3950cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3950a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394ff90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b394fa90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3950170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394f770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394f8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394f090_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e3b3950030_0, 0, 3;
    %jmp T_2.10;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b394eff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b39502b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3950cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3950a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b394ff90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b394fa90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3950170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394f770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394f8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394f090_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001e3b3950030_0, 0, 3;
    %jmp T_2.10;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b394eff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b39502b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3950cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b3950a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b394ff90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b394fa90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3950170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394f770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394f8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394f090_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001e3b3950030_0, 0, 3;
    %jmp T_2.10;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b394eff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b39502b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3950cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3950a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394ff90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b394fa90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3950170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394f770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b394f8b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b394f090_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001e3b3950030_0, 0, 3;
    %jmp T_2.10;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394eff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b39502b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b3950cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3950a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b394ff90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394fa90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3950170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394f770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394f8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394f090_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001e3b3950030_0, 0, 3;
    %jmp T_2.10;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394eff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b39502b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3950cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3950a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394ff90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394fa90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b3950170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394f770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394f8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394f090_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001e3b3950030_0, 0, 3;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b394eff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b39502b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3950cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3950a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394ff90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b394fa90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3950170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b394f770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394f8b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b394f090_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001e3b3950030_0, 0, 3;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b394eff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b39502b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3950cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3950a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b394ff90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b394fa90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3950170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394f770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394f8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394f090_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001e3b3950030_0, 0, 3;
    %jmp T_2.10;
T_2.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b394eff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b39502b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3950cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3950a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b394ff90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b394fa90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3950170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394f770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394f8b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b394f090_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001e3b3950030_0, 0, 3;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001e3b3743440;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394fdb0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000001e3b3743440;
T_4 ;
    %wait E_000001e3b38c6da0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394f3b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394f310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3950210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b3950490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b3950990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b394fb30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b3950d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b394fbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394fdb0_0, 0, 1;
    %load/vec4 v000001e3b39503f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b394fdb0_0, 0, 1;
    %load/vec4 v000001e3b394fdb0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3950d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394fb30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b3950990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3950490_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394fbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3950d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b394fb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3950990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3950490_0, 0, 1;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001e3b3950350_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_4.6, 4;
    %load/vec4 v000001e3b394f450_0;
    %load/vec4 v000001e3b394eeb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_4.7, 4;
    %load/vec4 v000001e3b394f450_0;
    %load/vec4 v000001e3b394f4f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_4.7;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b394f310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3950990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3950490_0, 0, 1;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v000001e3b39508f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b394f3b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b3950490_0, 0, 1;
T_4.8 ;
T_4.5 ;
T_4.1 ;
    %load/vec4 v000001e3b394f270_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b394f3b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b394f310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b3950210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b3950490_0, 0, 1;
T_4.10 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001e3b376db40;
T_5 ;
    %wait E_000001e3b38c63a0;
    %load/vec4 v000001e3b38a0040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e3b389ffa0_0, 0, 4;
    %jmp T_5.8;
T_5.0 ;
    %load/vec4 v000001e3b38a0180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e3b389ffa0_0, 0, 4;
    %jmp T_5.18;
T_5.9 ;
    %load/vec4 v000001e3b38a0720_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_5.19, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %store/vec4 v000001e3b389ffa0_0, 0, 4;
    %jmp T_5.18;
T_5.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e3b389ffa0_0, 0, 4;
    %jmp T_5.18;
T_5.11 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001e3b389ffa0_0, 0, 4;
    %jmp T_5.18;
T_5.12 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001e3b389ffa0_0, 0, 4;
    %jmp T_5.18;
T_5.13 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001e3b389ffa0_0, 0, 4;
    %jmp T_5.18;
T_5.14 ;
    %load/vec4 v000001e3b38a0720_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_5.21, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_5.22, 8;
T_5.21 ; End of true expr.
    %pushi/vec4 7, 0, 4;
    %jmp/0 T_5.22, 8;
 ; End of false expr.
    %blend;
T_5.22;
    %store/vec4 v000001e3b389ffa0_0, 0, 4;
    %jmp T_5.18;
T_5.15 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001e3b389ffa0_0, 0, 4;
    %jmp T_5.18;
T_5.16 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001e3b389ffa0_0, 0, 4;
    %jmp T_5.18;
T_5.18 ;
    %pop/vec4 1;
    %jmp T_5.8;
T_5.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e3b389ffa0_0, 0, 4;
    %jmp T_5.8;
T_5.2 ;
    %load/vec4 v000001e3b38a0180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.24, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.28, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e3b389ffa0_0, 0, 4;
    %jmp T_5.30;
T_5.23 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e3b389ffa0_0, 0, 4;
    %jmp T_5.30;
T_5.24 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e3b389ffa0_0, 0, 4;
    %jmp T_5.30;
T_5.25 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e3b389ffa0_0, 0, 4;
    %jmp T_5.30;
T_5.26 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e3b389ffa0_0, 0, 4;
    %jmp T_5.30;
T_5.27 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001e3b389ffa0_0, 0, 4;
    %jmp T_5.30;
T_5.28 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001e3b389ffa0_0, 0, 4;
    %jmp T_5.30;
T_5.30 ;
    %pop/vec4 1;
    %jmp T_5.8;
T_5.3 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001e3b389ffa0_0, 0, 4;
    %jmp T_5.8;
T_5.4 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001e3b389ffa0_0, 0, 4;
    %jmp T_5.8;
T_5.5 ;
    %load/vec4 v000001e3b38a0180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.31, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.32, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.33, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.35, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.36, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.37, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.38, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e3b389ffa0_0, 0, 4;
    %jmp T_5.40;
T_5.31 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e3b389ffa0_0, 0, 4;
    %jmp T_5.40;
T_5.32 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e3b389ffa0_0, 0, 4;
    %jmp T_5.40;
T_5.33 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001e3b389ffa0_0, 0, 4;
    %jmp T_5.40;
T_5.34 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001e3b389ffa0_0, 0, 4;
    %jmp T_5.40;
T_5.35 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001e3b389ffa0_0, 0, 4;
    %jmp T_5.40;
T_5.36 ;
    %load/vec4 v000001e3b38a0720_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_5.41, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_5.42, 8;
T_5.41 ; End of true expr.
    %pushi/vec4 7, 0, 4;
    %jmp/0 T_5.42, 8;
 ; End of false expr.
    %blend;
T_5.42;
    %store/vec4 v000001e3b389ffa0_0, 0, 4;
    %jmp T_5.40;
T_5.37 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001e3b389ffa0_0, 0, 4;
    %jmp T_5.40;
T_5.38 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001e3b389ffa0_0, 0, 4;
    %jmp T_5.40;
T_5.40 ;
    %pop/vec4 1;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e3b389ffa0_0, 0, 4;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001e3b375e9d0;
T_6 ;
    %wait E_000001e3b38c6b20;
    %load/vec4 v000001e3b39500d0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.3, 4;
    %load/vec4 v000001e3b394f9f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v000001e3b394f9f0_0;
    %load/vec4 v000001e3b39505d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e3b38a0fe0_0, 0, 2;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001e3b394f1d0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.7, 4;
    %load/vec4 v000001e3b394f6d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.6, 9;
    %load/vec4 v000001e3b394f6d0_0;
    %load/vec4 v000001e3b39505d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e3b38a0fe0_0, 0, 2;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e3b38a0fe0_0, 0, 2;
T_6.5 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001e3b375e9d0;
T_7 ;
    %wait E_000001e3b38c6ae0;
    %load/vec4 v000001e3b39500d0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.3, 4;
    %load/vec4 v000001e3b394f9f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v000001e3b394f9f0_0;
    %load/vec4 v000001e3b394fef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e3b394f950_0, 0, 2;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001e3b394f1d0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.7, 4;
    %load/vec4 v000001e3b394f6d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v000001e3b394f6d0_0;
    %load/vec4 v000001e3b394fef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e3b394f950_0, 0, 2;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e3b394f950_0, 0, 2;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001e3b36f09a0;
T_8 ;
    %wait E_000001e3b38c7320;
    %load/vec4 v000001e3b3956d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001e3b39569d0_0, 0, 4;
    %jmp T_8.3;
T_8.0 ;
    %pushi/vec4 1, 0, 4;
    %ix/getv 4, v000001e3b3955850_0;
    %shiftl 4;
    %store/vec4 v000001e3b39569d0_0, 0, 4;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v000001e3b3955850_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_8.4, 8;
    %pushi/vec4 12, 0, 4;
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %pushi/vec4 3, 0, 4;
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %store/vec4 v000001e3b39569d0_0, 0, 4;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001e3b36f09a0;
T_9 ;
    %wait E_000001e3b38c72e0;
    %load/vec4 v000001e3b3956d90_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v000001e3b3955850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v000001e3b3957150_0;
    %store/vec4 v000001e3b39571f0_0, 0, 32;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v000001e3b3957150_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001e3b39571f0_0, 0, 32;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v000001e3b3957150_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001e3b39571f0_0, 0, 32;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v000001e3b3957150_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001e3b39571f0_0, 0, 32;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001e3b3956d90_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_9.7, 4;
    %load/vec4 v000001e3b3955850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e3b39571f0_0, 0, 32;
    %jmp T_9.12;
T_9.9 ;
    %load/vec4 v000001e3b3957150_0;
    %store/vec4 v000001e3b39571f0_0, 0, 32;
    %jmp T_9.12;
T_9.10 ;
    %load/vec4 v000001e3b3957150_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001e3b39571f0_0, 0, 32;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v000001e3b3957150_0;
    %store/vec4 v000001e3b39571f0_0, 0, 32;
T_9.8 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001e3b376dcd0;
T_10 ;
    %wait E_000001e3b38c6aa0;
    %load/vec4 v000001e3b38a07c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001e3b38a0f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b38a09a0_0, 0, 1;
    %jmp T_10.9;
T_10.2 ;
    %load/vec4 v000001e3b38a0cc0_0;
    %store/vec4 v000001e3b38a09a0_0, 0, 1;
    %jmp T_10.9;
T_10.3 ;
    %load/vec4 v000001e3b38a0cc0_0;
    %inv;
    %store/vec4 v000001e3b38a09a0_0, 0, 1;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v000001e3b38a0ae0_0;
    %store/vec4 v000001e3b38a09a0_0, 0, 1;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v000001e3b38a0ae0_0;
    %store/vec4 v000001e3b38a09a0_0, 0, 1;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v000001e3b38a0ae0_0;
    %inv;
    %store/vec4 v000001e3b38a09a0_0, 0, 1;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v000001e3b38a0ae0_0;
    %inv;
    %store/vec4 v000001e3b38a09a0_0, 0, 1;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b38a09a0_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001e3b370f6e0;
T_11 ;
    %wait E_000001e3b38c71e0;
    %load/vec4 v000001e3b3956bb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %load/vec4 v000001e3b39564d0_0;
    %store/vec4 v000001e3b39570b0_0, 0, 32;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v000001e3b3956110_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v000001e3b3956110_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e3b39570b0_0, 0, 32;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v000001e3b3956390_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000001e3b3956390_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e3b39570b0_0, 0, 32;
    %jmp T_11.5;
T_11.2 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001e3b3956110_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e3b39570b0_0, 0, 32;
    %jmp T_11.5;
T_11.3 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001e3b3956390_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e3b39570b0_0, 0, 32;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001e3b376ffe0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3960bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b395ab20_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_000001e3b376ffe0;
T_13 ;
    %wait E_000001e3b38c70a0;
    %load/vec4 v000001e3b3960250_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 4194304, 0, 32;
    %assign/vec4 v000001e3b3959c20_0, 0;
    %load/vec4 v000001e3b3959c20_0;
    %assign/vec4 v000001e3b395a6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b3960bb0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001e3b3960570_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b3960bb0_0, 0;
    %load/vec4 v000001e3b395a760_0;
    %assign/vec4 v000001e3b3959c20_0, 0;
    %load/vec4 v000001e3b3959c20_0;
    %assign/vec4 v000001e3b395a6c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e3b3960110_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v000001e3b3960bb0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v000001e3b3960a70_0;
    %assign/vec4 v000001e3b3960110_0, 0;
T_13.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b3960bb0_0, 0;
    %load/vec4 v000001e3b3959c20_0;
    %assign/vec4 v000001e3b3959c20_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001e3b376ffe0;
T_14 ;
    %wait E_000001e3b38c70a0;
    %load/vec4 v000001e3b3960250_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e3b39599a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e3b395b020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395ab20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001e3b395cba0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395ab20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e3b39599a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e3b395b020_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v000001e3b3960390_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v000001e3b395ab20_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.6, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e3b39599a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e3b395b020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b395ab20_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v000001e3b395a6c0_0;
    %assign/vec4 v000001e3b39599a0_0, 0;
    %load/vec4 v000001e3b3960110_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.8, 4;
    %load/vec4 v000001e3b3960110_0;
    %assign/vec4 v000001e3b395b020_0, 0;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v000001e3b3960a70_0;
    %assign/vec4 v000001e3b395b020_0, 0;
T_14.9 ;
T_14.7 ;
T_14.4 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001e3b376ffe0;
T_15 ;
    %wait E_000001e3b38c70a0;
    %load/vec4 v000001e3b3960250_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395a120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395af80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b3959ae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e3b395a260_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e3b395b520_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e3b395b340_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e3b3959cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b39595e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e3b395b0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b3959fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b39594a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b3959ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395a080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395a4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b39590e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e3b3959540_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001e3b3959f40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e3b395ad00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e3b395a1c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e3b395ada0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001e3b395bb60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395a120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395af80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b3959ae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e3b395a260_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e3b395b520_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e3b395b340_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e3b3959cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b39595e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e3b395b0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b3959fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b39594a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b3959ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395a080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395a4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b39590e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e3b3959540_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001e3b3959f40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e3b395ad00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e3b395a1c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e3b395ada0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v000001e3b395fad0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v000001e3b3960070_0;
    %assign/vec4 v000001e3b395a120_0, 0;
    %load/vec4 v000001e3b395b5c0_0;
    %assign/vec4 v000001e3b395af80_0, 0;
    %load/vec4 v000001e3b395a300_0;
    %assign/vec4 v000001e3b3959ae0_0, 0;
    %load/vec4 v000001e3b3960d90_0;
    %assign/vec4 v000001e3b395a260_0, 0;
    %load/vec4 v000001e3b39602f0_0;
    %assign/vec4 v000001e3b395b520_0, 0;
    %load/vec4 v000001e3b395ffd0_0;
    %assign/vec4 v000001e3b395b340_0, 0;
    %load/vec4 v000001e3b395ff30_0;
    %assign/vec4 v000001e3b3959cc0_0, 0;
    %load/vec4 v000001e3b395b2a0_0;
    %assign/vec4 v000001e3b39595e0_0, 0;
    %load/vec4 v000001e3b3958af0_0;
    %assign/vec4 v000001e3b395b0c0_0, 0;
    %load/vec4 v000001e3b3958910_0;
    %assign/vec4 v000001e3b3959fe0_0, 0;
    %load/vec4 v000001e3b3958cd0_0;
    %assign/vec4 v000001e3b39594a0_0, 0;
    %load/vec4 v000001e3b395a620_0;
    %assign/vec4 v000001e3b3959ea0_0, 0;
    %load/vec4 v000001e3b395b660_0;
    %assign/vec4 v000001e3b395a080_0, 0;
    %load/vec4 v000001e3b395a3a0_0;
    %assign/vec4 v000001e3b395a4e0_0, 0;
    %load/vec4 v000001e3b395ae40_0;
    %assign/vec4 v000001e3b39590e0_0, 0;
    %load/vec4 v000001e3b395f850_0;
    %assign/vec4 v000001e3b3959540_0, 0;
    %load/vec4 v000001e3b3960430_0;
    %assign/vec4 v000001e3b3959f40_0, 0;
    %load/vec4 v000001e3b39599a0_0;
    %assign/vec4 v000001e3b395ad00_0, 0;
    %load/vec4 v000001e3b395fdf0_0;
    %assign/vec4 v000001e3b395a1c0_0, 0;
    %load/vec4 v000001e3b395f7b0_0;
    %assign/vec4 v000001e3b395ada0_0, 0;
T_15.4 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001e3b376ffe0;
T_16 ;
    %wait E_000001e3b38c70a0;
    %load/vec4 v000001e3b3960250_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e3b39580f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395ac60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e3b3958230_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e3b3959680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e3b3959e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b3959400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b3958190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395b480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395a440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395a580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395b200_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001e3b395abc0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001e3b395cb00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e3b39580f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395ac60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e3b3958230_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e3b3959680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e3b3959e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b3959400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b3958190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395b480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395a440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395a580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395b200_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001e3b395abc0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v000001e3b3960cf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.4, 4;
    %load/vec4 v000001e3b3958410_0;
    %assign/vec4 v000001e3b39580f0_0, 0;
    %load/vec4 v000001e3b3959ae0_0;
    %assign/vec4 v000001e3b395ac60_0, 0;
    %load/vec4 v000001e3b39576f0_0;
    %assign/vec4 v000001e3b3958230_0, 0;
    %load/vec4 v000001e3b3959900_0;
    %assign/vec4 v000001e3b3959680_0, 0;
    %load/vec4 v000001e3b395bc00_0;
    %assign/vec4 v000001e3b3959e00_0, 0;
    %load/vec4 v000001e3b395aee0_0;
    %assign/vec4 v000001e3b3959400_0, 0;
    %load/vec4 v000001e3b39594a0_0;
    %assign/vec4 v000001e3b3958190_0, 0;
    %load/vec4 v000001e3b3959ea0_0;
    %assign/vec4 v000001e3b395b480_0, 0;
    %load/vec4 v000001e3b395a080_0;
    %assign/vec4 v000001e3b395a440_0, 0;
    %load/vec4 v000001e3b395a4e0_0;
    %assign/vec4 v000001e3b395a580_0, 0;
    %load/vec4 v000001e3b39590e0_0;
    %assign/vec4 v000001e3b395b200_0, 0;
    %load/vec4 v000001e3b3959540_0;
    %assign/vec4 v000001e3b395abc0_0, 0;
T_16.4 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001e3b376ffe0;
T_17 ;
    %wait E_000001e3b38c70a0;
    %load/vec4 v000001e3b3960250_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e3b3958fa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e3b3958f00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e3b3959860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b3959720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b39597c0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001e3b395a800_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001e3b39604d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v000001e3b3957790_0;
    %assign/vec4 v000001e3b3958fa0_0, 0;
    %load/vec4 v000001e3b39580f0_0;
    %assign/vec4 v000001e3b3958f00_0, 0;
    %load/vec4 v000001e3b3959680_0;
    %assign/vec4 v000001e3b3959860_0, 0;
    %load/vec4 v000001e3b395a580_0;
    %assign/vec4 v000001e3b3959720_0, 0;
    %load/vec4 v000001e3b395b200_0;
    %assign/vec4 v000001e3b39597c0_0, 0;
    %load/vec4 v000001e3b395abc0_0;
    %assign/vec4 v000001e3b395a800_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001e3b394ecd0;
T_18 ;
    %wait E_000001e3b38c5060;
    %load/vec4 v000001e3b38e50f0_0;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz  T_18.0, 5;
    %load/vec4 v000001e3b38e5190_0;
    %assign/vec4 v000001e3b38e4650_0, 0;
    %load/vec4 v000001e3b38e37f0_0;
    %assign/vec4 v000001e3b38e4470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b38e3610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b38e3750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b38e4830_0, 0;
    %load/vec4 v000001e3b38e45b0_0;
    %assign/vec4 v000001e3b38e4a10_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001e3b38e50f0_0;
    %cmpi/u 1024, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_18.4, 5;
    %load/vec4 v000001e3b38e50f0_0;
    %cmpi/u 1088, 0, 32;
    %flag_get/vec4 5;
    %and;
T_18.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b38e4650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b38e4470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b38e4830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b38e3610_0, 0;
    %load/vec4 v000001e3b38e37f0_0;
    %assign/vec4 v000001e3b38e3750_0, 0;
    %load/vec4 v000001e3b38e45b0_0;
    %assign/vec4 v000001e3b38e4a10_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v000001e3b38e50f0_0;
    %cmpi/u 2048, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_18.7, 5;
    %load/vec4 v000001e3b38e50f0_0;
    %cmpi/u 2052, 0, 32;
    %flag_get/vec4 5;
    %and;
T_18.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b38e4650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b38e4470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b38e3610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b38e3750_0, 0;
    %load/vec4 v000001e3b38e5190_0;
    %assign/vec4 v000001e3b38e4830_0, 0;
    %load/vec4 v000001e3b38e3e30_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_18.8, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_18.9, 8;
T_18.8 ; End of true expr.
    %pushi/vec4 16843009, 0, 32;
    %jmp/0 T_18.9, 8;
 ; End of false expr.
    %blend;
T_18.9;
    %assign/vec4 v000001e3b38e4a10_0, 0;
    %jmp T_18.6;
T_18.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b38e4650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b38e4470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b38e3610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b38e3750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b38e4830_0, 0;
T_18.6 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001e3b36e5eb0;
T_19 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e3b395dcd0_0, 0, 2;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001e3b395d9b0_0, 0, 5;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v000001e3b395da50_0, 0, 20;
    %end;
    .thread T_19;
    .scope S_000001e3b36e5eb0;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e3b395e270_0, 0, 32;
T_20.0 ;
    %load/vec4 v000001e3b395e270_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v000001e3b395e270_0;
    %store/vec4a v000001e3b395d5f0, 4, 0;
    %load/vec4 v000001e3b395e270_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e3b395e270_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e3b395e270_0, 0, 32;
T_20.2 ;
    %load/vec4 v000001e3b395e270_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_20.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001e3b395e270_0;
    %store/vec4a v000001e3b395f3f0, 4, 0;
    %load/vec4 v000001e3b395e270_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e3b395e270_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %vpi_call 18 28 "$readmemh", "text.hex", v000001e3b395d5f0 {0 0 0};
    %vpi_call 18 29 "$readmemh", "data.hex", v000001e3b395f3f0 {0 0 0};
    %end;
    .thread T_20;
    .scope S_000001e3b36e5eb0;
T_21 ;
    %wait E_000001e3b38c6320;
    %load/vec4 v000001e3b3960610_0;
    %pad/u 32;
    %cmpi/u 512, 0, 32;
    %jmp/0xz  T_21.0, 5;
    %ix/getv 4, v000001e3b3960610_0;
    %load/vec4a v000001e3b395d5f0, 4;
    %assign/vec4 v000001e3b395db90_0, 0;
T_21.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b395d550_0, 0;
    %load/vec4 v000001e3b395dcd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %jmp T_21.6;
T_21.2 ;
    %load/vec4 v000001e3b395daf0_0;
    %pad/u 32;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz  T_21.7, 5;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e3b395d9b0_0, 0;
    %load/vec4 v000001e3b395daf0_0;
    %pad/u 20;
    %assign/vec4 v000001e3b395da50_0, 0;
    %load/vec4 v000001e3b395dd70_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_21.11, 4;
    %load/vec4 v000001e3b395f210_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.9, 8;
    %load/vec4 v000001e3b395deb0_0;
    %assign/vec4 v000001e3b395f030_0, 0;
    %jmp T_21.10;
T_21.9 ;
    %load/vec4 v000001e3b395dd70_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_21.14, 4;
    %load/vec4 v000001e3b395f210_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.12, 8;
    %load/vec4 v000001e3b39606b0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.15, 4;
    %load/vec4 v000001e3b395deb0_0;
    %parti/s 8, 24, 6;
    %ix/getv 3, v000001e3b395daf0_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3b395f3f0, 4, 5;
T_21.15 ;
    %load/vec4 v000001e3b39606b0_0;
    %parti/s 1, 2, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.17, 4;
    %load/vec4 v000001e3b395deb0_0;
    %parti/s 8, 16, 6;
    %ix/getv 3, v000001e3b395daf0_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3b395f3f0, 4, 5;
T_21.17 ;
    %load/vec4 v000001e3b39606b0_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.19, 4;
    %load/vec4 v000001e3b395deb0_0;
    %parti/s 8, 8, 5;
    %ix/getv 3, v000001e3b395daf0_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3b395f3f0, 4, 5;
T_21.19 ;
    %load/vec4 v000001e3b39606b0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.21, 4;
    %load/vec4 v000001e3b395deb0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v000001e3b395daf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3b395f3f0, 0, 4;
T_21.21 ;
    %jmp T_21.13;
T_21.12 ;
    %load/vec4 v000001e3b395f210_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_21.25, 4;
    %load/vec4 v000001e3b395dd70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395d550_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e3b395dcd0_0, 0;
    %jmp T_21.24;
T_21.23 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e3b395f030_0, 0;
T_21.24 ;
T_21.13 ;
T_21.10 ;
    %jmp T_21.8;
T_21.7 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e3b395f030_0, 0;
T_21.8 ;
    %jmp T_21.6;
T_21.3 ;
    %load/vec4 v000001e3b395d9b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001e3b395d9b0_0, 0;
    %load/vec4 v000001e3b395d9b0_0;
    %cmpi/u 5, 0, 5;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_21.26, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b395d550_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e3b395dcd0_0, 0;
    %ix/getv 4, v000001e3b395da50_0;
    %load/vec4a v000001e3b395f3f0, 4;
    %assign/vec4 v000001e3b395f030_0, 0;
    %jmp T_21.27;
T_21.26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395d550_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e3b395dcd0_0, 0;
T_21.27 ;
    %jmp T_21.6;
T_21.4 ;
    %jmp T_21.6;
T_21.5 ;
    %jmp T_21.6;
T_21.6 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21;
    .scope S_000001e3b3778730;
T_22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b38e34d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b38e4010_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001e3b3778730;
T_23 ;
    %wait E_000001e3b38c6320;
    %load/vec4 v000001e3b38e5370_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v000001e3b38e40b0_0;
    %dup/vec4;
    %pushi/vec4 2048, 0, 32;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 2049, 0, 32;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 2050, 0, 32;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 2051, 0, 32;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b38e4970_0, 0, 1;
    %jmp T_23.7;
T_23.2 ;
    %load/vec4 v000001e3b38e34d0_0;
    %store/vec4 v000001e3b38e4970_0, 0, 1;
    %jmp T_23.7;
T_23.3 ;
    %load/vec4 v000001e3b38e4010_0;
    %store/vec4 v000001e3b38e4970_0, 0, 1;
    %jmp T_23.7;
T_23.4 ;
    %load/vec4 v000001e3b38e4290_0;
    %store/vec4 v000001e3b38e4970_0, 0, 1;
    %jmp T_23.7;
T_23.5 ;
    %load/vec4 v000001e3b38e4e70_0;
    %store/vec4 v000001e3b38e4970_0, 0, 1;
    %jmp T_23.7;
T_23.7 ;
    %pop/vec4 1;
T_23.0 ;
    %load/vec4 v000001e3b38e4fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %jmp T_23.10;
T_23.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b38e34d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b38e4010_0, 0;
    %load/vec4 v000001e3b38e4290_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b38e34d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e3b38e4fb0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v000001e3b38e5050_0, 0;
T_23.11 ;
    %load/vec4 v000001e3b38e4e70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.13, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b38e4010_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e3b38e4fb0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v000001e3b38e5050_0, 0;
T_23.13 ;
    %jmp T_23.10;
T_23.9 ;
    %load/vec4 v000001e3b38e5050_0;
    %addi 1, 0, 22;
    %assign/vec4 v000001e3b38e5050_0, 0;
    %load/vec4 v000001e3b38e5050_0;
    %cmpi/e 255, 0, 22;
    %jmp/0xz  T_23.15, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b38e34d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b38e4010_0, 0;
T_23.15 ;
    %load/vec4 v000001e3b38e5050_0;
    %cmpi/e 4194303, 0, 22;
    %jmp/0xz  T_23.17, 4;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v000001e3b38e5050_0, 0;
    %load/vec4 v000001e3b38e4290_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_23.21, 4;
    %load/vec4 v000001e3b38e4e70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.19, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e3b38e4fb0_0, 0;
T_23.19 ;
    %jmp T_23.18;
T_23.17 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e3b38e4fb0_0, 0;
T_23.18 ;
    %jmp T_23.10;
T_23.10 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23;
    .scope S_000001e3b3960f10;
T_24 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001e3b3963f40_0, 0, 24;
    %end;
    .thread T_24;
    .scope S_000001e3b3960f10;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e3b39643a0_0, 0, 32;
T_25.0 ;
    %load/vec4 v000001e3b39643a0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_25.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001e3b39643a0_0;
    %store/vec4a v000001e3b3964080, 4, 0;
    %load/vec4 v000001e3b39643a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e3b39643a0_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %pushi/vec4 87, 0, 8; draw_string_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3b3964080, 4, 0;
    %pushi/vec4 97, 0, 8; draw_string_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3b3964080, 4, 0;
    %pushi/vec4 105, 0, 8; draw_string_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3b3964080, 4, 0;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3b3964080, 4, 0;
    %pushi/vec4 105, 0, 8; draw_string_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3b3964080, 4, 0;
    %pushi/vec4 110, 0, 8; draw_string_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3b3964080, 4, 0;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3b3964080, 4, 0;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3b3964080, 4, 0;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3b3964080, 4, 0;
    %pushi/vec4 111, 0, 8; draw_string_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3b3964080, 4, 0;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3b3964080, 4, 0;
    %pushi/vec4 115, 0, 8; draw_string_vec4
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3b3964080, 4, 0;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3b3964080, 4, 0;
    %pushi/vec4 97, 0, 8; draw_string_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3b3964080, 4, 0;
    %pushi/vec4 114, 0, 8; draw_string_vec4
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3b3964080, 4, 0;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3b3964080, 4, 0;
    %pushi/vec4 67, 0, 8; draw_string_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3b3964080, 4, 0;
    %pushi/vec4 108, 0, 8; draw_string_vec4
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3b3964080, 4, 0;
    %pushi/vec4 105, 0, 8; draw_string_vec4
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3b3964080, 4, 0;
    %pushi/vec4 99, 0, 8; draw_string_vec4
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3b3964080, 4, 0;
    %pushi/vec4 107, 0, 8; draw_string_vec4
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3b3964080, 4, 0;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3b3964080, 4, 0;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3b3964080, 4, 0;
    %pushi/vec4 104, 0, 8; draw_string_vec4
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3b3964080, 4, 0;
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3b3964080, 4, 0;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3b3964080, 4, 0;
    %pushi/vec4 98, 0, 8; draw_string_vec4
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3b3964080, 4, 0;
    %pushi/vec4 117, 0, 8; draw_string_vec4
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3b3964080, 4, 0;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3b3964080, 4, 0;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3b3964080, 4, 0;
    %pushi/vec4 111, 0, 8; draw_string_vec4
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3b3964080, 4, 0;
    %pushi/vec4 110, 0, 8; draw_string_vec4
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001e3b3964080, 4, 0;
    %end;
    .thread T_25;
    .scope S_000001e3b3960f10;
T_26 ;
    %vpi_call 23 58 "$readmemh", "font.hex", v000001e3b3964300 {0 0 0};
    %end;
    .thread T_26;
    .scope S_000001e3b3960f10;
T_27 ;
    %wait E_000001e3b38c7360;
    %load/vec4 v000001e3b3967000_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e3b39648a0_0, 0;
    %pushi/vec4 76, 0, 8; draw_string_vec4
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3b3964080, 0, 4;
    %pushi/vec4 111, 0, 8; draw_string_vec4
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3b3964080, 0, 4;
    %pushi/vec4 97, 0, 8; draw_string_vec4
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3b3964080, 0, 4;
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3b3964080, 0, 4;
    %pushi/vec4 105, 0, 8; draw_string_vec4
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3b3964080, 0, 4;
    %pushi/vec4 110, 0, 8; draw_string_vec4
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3b3964080, 0, 4;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3b3964080, 0, 4;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3b3964080, 0, 4;
    %pushi/vec4 97, 0, 8; draw_string_vec4
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3b3964080, 0, 4;
    %pushi/vec4 110, 0, 8; draw_string_vec4
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3b3964080, 0, 4;
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3b3964080, 0, 4;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3b3964080, 0, 4;
    %pushi/vec4 114, 0, 8; draw_string_vec4
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3b3964080, 0, 4;
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3b3964080, 0, 4;
    %pushi/vec4 115, 0, 8; draw_string_vec4
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3b3964080, 0, 4;
    %pushi/vec4 115, 0, 8; draw_string_vec4
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3b3964080, 0, 4;
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3b3964080, 0, 4;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3b3964080, 0, 4;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3b3964080, 0, 4;
    %pushi/vec4 105, 0, 8; draw_string_vec4
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3b3964080, 0, 4;
    %pushi/vec4 110, 0, 8; draw_string_vec4
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3b3964080, 0, 4;
    %pushi/vec4 103, 0, 8; draw_string_vec4
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3b3964080, 0, 4;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3b3964080, 0, 4;
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3b3964080, 0, 4;
    %pushi/vec4 104, 0, 8; draw_string_vec4
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3b3964080, 0, 4;
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3b3964080, 0, 4;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3b3964080, 0, 4;
    %pushi/vec4 67, 0, 8; draw_string_vec4
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3b3964080, 0, 4;
    %pushi/vec4 80, 0, 8; draw_string_vec4
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3b3964080, 0, 4;
    %pushi/vec4 85, 0, 8; draw_string_vec4
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3b3964080, 0, 4;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v000001e3b3966740_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_27.4, 4;
    %load/vec4 v000001e3b3966e20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v000001e3b3966e20_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_27.7, 4;
    %load/vec4 v000001e3b3966740_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.5, 8;
    %load/vec4 v000001e3b39662e0_0;
    %load/vec4 v000001e3b3965020_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3b3964080, 0, 4;
    %jmp T_27.6;
T_27.5 ;
    %load/vec4 v000001e3b3966740_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/1 T_27.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001e3b3966e20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
T_27.10;
    %jmp/0xz  T_27.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b3964800_0, 0;
    %jmp T_27.9;
T_27.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b3964800_0, 0;
T_27.9 ;
T_27.6 ;
T_27.3 ;
T_27.1 ;
    %load/vec4 v000001e3b3966380_0;
    %pad/u 32;
    %subi 32, 0, 32;
    %ix/load 5, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %load/vec4 v000001e3b3966560_0;
    %pad/u 32;
    %ix/load 5, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 5;
    %add;
    %load/vec4 v000001e3b3966ba0_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.11, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_27.12, 8;
T_27.11 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_27.12, 8;
 ; End of false expr.
    %blend;
T_27.12;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001e3b3964300, 4;
    %assign/vec4 v000001e3b39648a0_0, 0;
    %load/vec4 v000001e3b3963f40_0;
    %addi 1, 0, 24;
    %assign/vec4 v000001e3b3963f40_0, 0;
    %load/vec4 v000001e3b3963f40_0;
    %cmpi/e 16777215, 0, 24;
    %jmp/0xz  T_27.13, 4;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001e3b3963f40_0, 0;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001e3b3964080, 4;
    %addi 1, 0, 8;
    %ix/load 3, 63, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e3b3964080, 0, 4;
T_27.13 ;
    %jmp T_27;
    .thread T_27;
    .scope S_000001e3b39616e0;
T_28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b395ec70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b395df50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b395d050_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e3b395e130_0, 0, 8;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001e3b395e630_0, 0, 7;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001e3b395e950_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e3b395e090_0, 0, 3;
    %end;
    .thread T_28;
    .scope S_000001e3b39616e0;
T_29 ;
    %wait E_000001e3b38c7360;
    %load/vec4 v000001e3b395e950_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %jmp T_29.8;
T_29.0 ;
    %load/vec4 v000001e3b395f5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395d7d0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001e3b395e630_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e3b395e090_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001e3b395e770_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e3b395e950_0, 0;
T_29.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395e6d0_0, 0;
    %jmp T_29.8;
T_29.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b395df50_0, 0;
    %load/vec4 v000001e3b395e630_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001e3b395e630_0, 0;
    %load/vec4 v000001e3b395e630_0;
    %parti/s 2, 5, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_29.11, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b395d050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b395ec70_0, 0;
    %jmp T_29.12;
T_29.11 ;
    %load/vec4 v000001e3b395e630_0;
    %parti/s 2, 5, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_29.13, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395ec70_0, 0;
    %jmp T_29.14;
T_29.13 ;
    %load/vec4 v000001e3b395e630_0;
    %parti/s 2, 5, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_29.15, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395d050_0, 0;
    %jmp T_29.16;
T_29.15 ;
    %load/vec4 v000001e3b395e630_0;
    %parti/s 2, 5, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_29.17, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001e3b395e950_0, 0;
T_29.17 ;
T_29.16 ;
T_29.14 ;
T_29.12 ;
    %jmp T_29.8;
T_29.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b395df50_0, 0;
    %load/vec4 v000001e3b395e630_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001e3b395e630_0, 0;
    %load/vec4 v000001e3b395e630_0;
    %parti/s 2, 5, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_29.19, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395d050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395ec70_0, 0;
    %jmp T_29.20;
T_29.19 ;
    %load/vec4 v000001e3b395e630_0;
    %parti/s 2, 5, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_29.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b395d050_0, 0;
    %jmp T_29.22;
T_29.21 ;
    %load/vec4 v000001e3b395e630_0;
    %parti/s 2, 5, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_29.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b395ec70_0, 0;
    %jmp T_29.24;
T_29.23 ;
    %load/vec4 v000001e3b395e630_0;
    %parti/s 2, 5, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_29.25, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001e3b395e950_0, 0;
T_29.25 ;
T_29.24 ;
T_29.22 ;
T_29.20 ;
    %jmp T_29.8;
T_29.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395df50_0, 0;
    %load/vec4 v000001e3b395e630_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001e3b395e630_0, 0;
    %load/vec4 v000001e3b395e630_0;
    %parti/s 2, 5, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_29.27, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395d050_0, 0;
    %jmp T_29.28;
T_29.27 ;
    %load/vec4 v000001e3b395e630_0;
    %parti/s 2, 5, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_29.29, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b395d050_0, 0;
    %jmp T_29.30;
T_29.29 ;
    %load/vec4 v000001e3b395e630_0;
    %cmpi/e 64, 0, 7;
    %jmp/0xz  T_29.31, 4;
    %load/vec4 v000001e3b395e130_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001e3b395f2b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.33, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_29.34, 8;
T_29.33 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_29.34, 8;
 ; End of false expr.
    %blend;
T_29.34;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e3b395e130_0, 0;
    %jmp T_29.32;
T_29.31 ;
    %load/vec4 v000001e3b395e630_0;
    %cmpi/e 127, 0, 7;
    %jmp/0xz  T_29.35, 4;
    %load/vec4 v000001e3b395e090_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e3b395e090_0, 0;
    %load/vec4 v000001e3b395e090_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_29.37, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001e3b395e950_0, 0;
T_29.37 ;
    %jmp T_29.36;
T_29.35 ;
    %load/vec4 v000001e3b395e630_0;
    %parti/s 2, 5, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_29.39, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395d050_0, 0;
T_29.39 ;
T_29.36 ;
T_29.32 ;
T_29.30 ;
T_29.28 ;
    %jmp T_29.8;
T_29.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b395df50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395ec70_0, 0;
    %load/vec4 v000001e3b395e630_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001e3b395e630_0, 0;
    %load/vec4 v000001e3b395e630_0;
    %parti/s 2, 5, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_29.41, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b395d050_0, 0;
    %jmp T_29.42;
T_29.41 ;
    %load/vec4 v000001e3b395e630_0;
    %cmpi/e 127, 0, 7;
    %jmp/0xz  T_29.43, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001e3b395e950_0, 0;
    %jmp T_29.44;
T_29.43 ;
    %load/vec4 v000001e3b395e630_0;
    %parti/s 2, 5, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_29.45, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395d050_0, 0;
T_29.45 ;
T_29.44 ;
T_29.42 ;
    %jmp T_29.8;
T_29.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b395df50_0, 0;
    %load/vec4 v000001e3b395e630_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001e3b395e630_0, 0;
    %load/vec4 v000001e3b395d230_0;
    %pushi/vec4 7, 0, 3;
    %load/vec4 v000001e3b395e090_0;
    %sub;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_29.47, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_29.48, 8;
T_29.47 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_29.48, 8;
 ; End of false expr.
    %blend;
T_29.48;
    %assign/vec4 v000001e3b395ec70_0, 0;
    %load/vec4 v000001e3b395e630_0;
    %parti/s 2, 5, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_29.49, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395d050_0, 0;
    %jmp T_29.50;
T_29.49 ;
    %load/vec4 v000001e3b395e630_0;
    %parti/s 2, 5, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_29.51, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b395d050_0, 0;
    %jmp T_29.52;
T_29.51 ;
    %load/vec4 v000001e3b395e630_0;
    %cmpi/e 127, 0, 7;
    %jmp/0xz  T_29.53, 4;
    %load/vec4 v000001e3b395e090_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001e3b395e090_0, 0;
    %load/vec4 v000001e3b395e090_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_29.55, 4;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001e3b395e950_0, 0;
T_29.55 ;
    %jmp T_29.54;
T_29.53 ;
    %load/vec4 v000001e3b395e630_0;
    %parti/s 2, 5, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_29.57, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395d050_0, 0;
T_29.57 ;
T_29.54 ;
T_29.52 ;
T_29.50 ;
    %jmp T_29.8;
T_29.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395df50_0, 0;
    %load/vec4 v000001e3b395e630_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001e3b395e630_0, 0;
    %load/vec4 v000001e3b395e630_0;
    %parti/s 2, 5, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_29.59, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b395d050_0, 0;
    %jmp T_29.60;
T_29.59 ;
    %load/vec4 v000001e3b395e630_0;
    %cmpi/e 127, 0, 7;
    %jmp/0xz  T_29.61, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001e3b395e950_0, 0;
    %jmp T_29.62;
T_29.61 ;
    %load/vec4 v000001e3b395e630_0;
    %parti/s 2, 5, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_29.63, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395d050_0, 0;
    %jmp T_29.64;
T_29.63 ;
    %load/vec4 v000001e3b395e630_0;
    %cmpi/e 64, 0, 7;
    %jmp/0xz  T_29.65, 4;
    %load/vec4 v000001e3b395f2b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_29.67, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b395e6d0_0, 0;
    %jmp T_29.68;
T_29.67 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395e6d0_0, 0;
T_29.68 ;
T_29.65 ;
T_29.64 ;
T_29.62 ;
T_29.60 ;
    %jmp T_29.8;
T_29.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b395d7d0_0, 0;
    %load/vec4 v000001e3b395f5d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.69, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001e3b395e950_0, 0;
T_29.69 ;
    %jmp T_29.8;
T_29.8 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29;
    .scope S_000001e3b39610a0;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b395e810_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e3b395f490_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e3b395de10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b395f0d0_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_000001e3b39610a0;
T_31 ;
    %wait E_000001e3b38c7360;
    %load/vec4 v000001e3b395f490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %jmp T_31.8;
T_31.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b395e310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395ee50_0, 0;
    %load/vec4 v000001e3b395d4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.9, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e3b395f490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395e810_0, 0;
T_31.9 ;
    %jmp T_31.8;
T_31.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395e310_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e3b395e590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b395ee50_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e3b395f490_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001e3b395de10_0, 0;
    %jmp T_31.8;
T_31.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395e310_0, 0;
    %load/vec4 v000001e3b395d0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.11, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e3b395f490_0, 0;
    %jmp T_31.12;
T_31.11 ;
    %load/vec4 v000001e3b395f0d0_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.15, 9;
    %load/vec4 v000001e3b395ef90_0;
    %inv;
    %and;
T_31.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b395f0d0_0, 0;
    %jmp T_31.14;
T_31.13 ;
    %load/vec4 v000001e3b395ef90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.18, 9;
    %load/vec4 v000001e3b395f0d0_0;
    %and;
T_31.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.16, 8;
    %load/vec4 v000001e3b395de10_0;
    %assign/vec4 v000001e3b395f490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395f0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395ee50_0, 0;
T_31.16 ;
T_31.14 ;
T_31.12 ;
    %jmp T_31.8;
T_31.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395e310_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001e3b395e590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b395ee50_0, 0;
    %load/vec4 v000001e3b395e450_0;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395e3b0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e3b395f490_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001e3b395de10_0, 0;
    %jmp T_31.8;
T_31.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395e310_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001e3b395e590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b395ee50_0, 0;
    %load/vec4 v000001e3b395d690_0;
    %assign/vec4 v000001e3b395e3b0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e3b395f490_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001e3b395de10_0, 0;
    %jmp T_31.8;
T_31.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395e310_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001e3b395e590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b395ee50_0, 0;
    %load/vec4 v000001e3b395cf10_0;
    %assign/vec4 v000001e3b395e3b0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e3b395f490_0, 0;
    %load/vec4 v000001e3b395d730_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_31.19, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001e3b395de10_0, 0;
    %jmp T_31.20;
T_31.19 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001e3b395de10_0, 0;
T_31.20 ;
    %jmp T_31.8;
T_31.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395e310_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001e3b395e590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b395ee50_0, 0;
    %load/vec4 v000001e3b395cfb0_0;
    %assign/vec4 v000001e3b395e3b0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e3b395f490_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001e3b395de10_0, 0;
    %jmp T_31.8;
T_31.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395e310_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e3b395e590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b395ee50_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e3b395f490_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e3b395de10_0, 0;
    %jmp T_31.8;
T_31.8 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31;
    .scope S_000001e3b3961550;
T_32 ;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v000001e3b395ebd0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e3b3965de0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e3b3964580_0, 0, 3;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000001e3b3964620_0, 0, 11;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b395eef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3964a80_0, 0, 1;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v000001e3b39666a0_0, 0, 25;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b395d370_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_000001e3b3961550;
T_33 ;
    %wait E_000001e3b38c7360;
    %load/vec4 v000001e3b3965de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %jmp T_33.8;
T_33.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395f170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395eef0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001e3b3964620_0, 0;
    %load/vec4 v000001e3b395d370_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_33.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b395d370_0, 0;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v000001e3b395ebd0_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001e3b3965de0_0, 0;
T_33.9 ;
    %jmp T_33.8;
T_33.1 ;
    %load/vec4 v000001e3b395ebd0_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_33.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_33.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_33.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_33.16, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_33.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_33.18, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_33.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_33.20, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_33.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_33.22, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_33.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_33.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.26, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.27, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e3b3965de0_0, 0;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v000001e3b395ebd0_0, 0;
    %jmp T_33.28;
T_33.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b395eef0_0, 0, 1;
    %pushi/vec4 174, 0, 8;
    %assign/vec4 v000001e3b395f530_0, 0;
    %jmp T_33.28;
T_33.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b395eef0_0, 0, 1;
    %pushi/vec4 213, 0, 8;
    %assign/vec4 v000001e3b395f530_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v000001e3b395f350_0, 0;
    %jmp T_33.28;
T_33.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b395eef0_0, 0, 1;
    %pushi/vec4 168, 0, 8;
    %assign/vec4 v000001e3b395f530_0, 0;
    %pushi/vec4 63, 0, 8;
    %assign/vec4 v000001e3b395f350_0, 0;
    %jmp T_33.28;
T_33.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b395eef0_0, 0, 1;
    %pushi/vec4 211, 0, 8;
    %assign/vec4 v000001e3b395f530_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e3b395f350_0, 0;
    %jmp T_33.28;
T_33.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b395eef0_0, 0, 1;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v000001e3b395f530_0, 0;
    %jmp T_33.28;
T_33.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b395eef0_0, 0, 1;
    %pushi/vec4 141, 0, 8;
    %assign/vec4 v000001e3b395f530_0, 0;
    %pushi/vec4 20, 0, 8;
    %assign/vec4 v000001e3b395f350_0, 0;
    %jmp T_33.28;
T_33.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b395eef0_0, 0, 1;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v000001e3b395f530_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e3b395f350_0, 0;
    %jmp T_33.28;
T_33.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b395eef0_0, 0, 1;
    %pushi/vec4 161, 0, 8;
    %assign/vec4 v000001e3b395f530_0, 0;
    %jmp T_33.28;
T_33.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b395eef0_0, 0, 1;
    %pushi/vec4 200, 0, 8;
    %assign/vec4 v000001e3b395f530_0, 0;
    %jmp T_33.28;
T_33.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b395eef0_0, 0, 1;
    %pushi/vec4 218, 0, 8;
    %assign/vec4 v000001e3b395f530_0, 0;
    %pushi/vec4 18, 0, 8;
    %assign/vec4 v000001e3b395f350_0, 0;
    %jmp T_33.28;
T_33.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b395eef0_0, 0, 1;
    %pushi/vec4 129, 0, 8;
    %assign/vec4 v000001e3b395f530_0, 0;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v000001e3b395f350_0, 0;
    %jmp T_33.28;
T_33.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b395eef0_0, 0, 1;
    %pushi/vec4 219, 0, 8;
    %assign/vec4 v000001e3b395f530_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v000001e3b395f350_0, 0;
    %jmp T_33.28;
T_33.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b395eef0_0, 0, 1;
    %pushi/vec4 164, 0, 8;
    %assign/vec4 v000001e3b395f530_0, 0;
    %jmp T_33.28;
T_33.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b395eef0_0, 0, 1;
    %pushi/vec4 166, 0, 8;
    %assign/vec4 v000001e3b395f530_0, 0;
    %jmp T_33.28;
T_33.26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b395eef0_0, 0, 1;
    %pushi/vec4 175, 0, 8;
    %assign/vec4 v000001e3b395f530_0, 0;
    %jmp T_33.28;
T_33.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b395eef0_0, 0;
    %pushi/vec4 129, 0, 8;
    %assign/vec4 v000001e3b395f530_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v000001e3b395f350_0, 0;
    %jmp T_33.28;
T_33.28 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e3b395eb30_0, 0;
    %load/vec4 v000001e3b395ebd0_0;
    %subi 1, 0, 8;
    %assign/vec4 v000001e3b395ebd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b395f170_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001e3b3965de0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001e3b3964580_0, 0;
    %jmp T_33.8;
T_33.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395f170_0, 0;
    %load/vec4 v000001e3b395d2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.29, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001e3b3965de0_0, 0;
    %jmp T_33.30;
T_33.29 ;
    %load/vec4 v000001e3b3964a80_0;
    %inv;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_33.33, 9;
    %load/vec4 v000001e3b395ed10_0;
    %inv;
    %and;
T_33.33;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b3964a80_0, 0;
    %jmp T_33.32;
T_33.31 ;
    %load/vec4 v000001e3b395ed10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_33.36, 9;
    %load/vec4 v000001e3b3964a80_0;
    %and;
T_33.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.34, 8;
    %load/vec4 v000001e3b3964580_0;
    %assign/vec4 v000001e3b3965de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b3964a80_0, 0;
T_33.34 ;
T_33.32 ;
T_33.30 ;
    %jmp T_33.8;
T_33.3 ;
    %load/vec4 v000001e3b395ebd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_33.37, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001e3b3965de0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001e3b3964620_0, 0;
    %jmp T_33.38;
T_33.37 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001e3b3965de0_0, 0;
T_33.38 ;
    %jmp T_33.8;
T_33.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b395f170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b395eef0_0, 0;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v000001e3b395eb30_0, 0;
    %load/vec4 v000001e3b3964620_0;
    %addi 1, 0, 11;
    %assign/vec4 v000001e3b3964620_0, 0;
    %load/vec4 v000001e3b3964c60_0;
    %assign/vec4 v000001e3b395f530_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001e3b3965de0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001e3b3964580_0, 0;
    %jmp T_33.8;
T_33.5 ;
    %load/vec4 v000001e3b3964620_0;
    %cmpi/e 0, 0, 11;
    %jmp/0xz  T_33.39, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001e3b3965de0_0, 0;
    %jmp T_33.40;
T_33.39 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001e3b3965de0_0, 0;
T_33.40 ;
    %jmp T_33.8;
T_33.6 ;
    %load/vec4 v000001e3b39666a0_0;
    %cmpi/e 262143, 0, 25;
    %jmp/0xz  T_33.41, 4;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v000001e3b39666a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e3b3965de0_0, 0;
    %jmp T_33.42;
T_33.41 ;
    %load/vec4 v000001e3b39666a0_0;
    %addi 1, 0, 25;
    %assign/vec4 v000001e3b39666a0_0, 0;
T_33.42 ;
    %jmp T_33.8;
T_33.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e3b3965de0_0, 0;
    %jmp T_33.8;
T_33.8 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33;
    .scope S_000001e3b3961870;
T_34 ;
    %wait E_000001e3b38c7420;
    %load/vec4 v000001e3b3965f20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_34.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_34.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_34.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_34.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_34.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_34.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_34.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_34.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_34.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_34.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_34.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_34.15, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001e3b3965480_0, 0, 7;
    %jmp T_34.17;
T_34.0 ;
    %pushi/vec4 126, 0, 7;
    %store/vec4 v000001e3b3965480_0, 0, 7;
    %jmp T_34.17;
T_34.1 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v000001e3b3965480_0, 0, 7;
    %jmp T_34.17;
T_34.2 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v000001e3b3965480_0, 0, 7;
    %jmp T_34.17;
T_34.3 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v000001e3b3965480_0, 0, 7;
    %jmp T_34.17;
T_34.4 ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v000001e3b3965480_0, 0, 7;
    %jmp T_34.17;
T_34.5 ;
    %pushi/vec4 91, 0, 7;
    %store/vec4 v000001e3b3965480_0, 0, 7;
    %jmp T_34.17;
T_34.6 ;
    %pushi/vec4 95, 0, 7;
    %store/vec4 v000001e3b3965480_0, 0, 7;
    %jmp T_34.17;
T_34.7 ;
    %pushi/vec4 112, 0, 7;
    %store/vec4 v000001e3b3965480_0, 0, 7;
    %jmp T_34.17;
T_34.8 ;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v000001e3b3965480_0, 0, 7;
    %jmp T_34.17;
T_34.9 ;
    %pushi/vec4 123, 0, 7;
    %store/vec4 v000001e3b3965480_0, 0, 7;
    %jmp T_34.17;
T_34.10 ;
    %pushi/vec4 119, 0, 7;
    %store/vec4 v000001e3b3965480_0, 0, 7;
    %jmp T_34.17;
T_34.11 ;
    %pushi/vec4 31, 0, 7;
    %store/vec4 v000001e3b3965480_0, 0, 7;
    %jmp T_34.17;
T_34.12 ;
    %pushi/vec4 78, 0, 7;
    %store/vec4 v000001e3b3965480_0, 0, 7;
    %jmp T_34.17;
T_34.13 ;
    %pushi/vec4 61, 0, 7;
    %store/vec4 v000001e3b3965480_0, 0, 7;
    %jmp T_34.17;
T_34.14 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v000001e3b3965480_0, 0, 7;
    %jmp T_34.17;
T_34.15 ;
    %pushi/vec4 71, 0, 7;
    %store/vec4 v000001e3b3965480_0, 0, 7;
    %jmp T_34.17;
T_34.17 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_000001e3b3961a00;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3965160_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e3b3966600_0, 0, 2;
    %end;
    .thread T_35;
    .scope S_000001e3b3961a00;
T_36 ;
    %wait E_000001e3b38c7360;
    %load/vec4 v000001e3b39655c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001e3b39655c0_0, 0;
    %load/vec4 v000001e3b3966600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %jmp T_36.4;
T_36.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b3964bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b3964760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b39650c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3966100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3965160_0, 0, 1;
    %jmp T_36.4;
T_36.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b3964bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b3964760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b39650c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b3966100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3965160_0, 0, 1;
    %jmp T_36.4;
T_36.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b3964bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3964760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b39650c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b3966100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3965160_0, 0, 1;
    %jmp T_36.4;
T_36.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3964bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b3964760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b39650c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b3966100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3965160_0, 0, 1;
    %jmp T_36.4;
T_36.4 ;
    %pop/vec4 1;
    %load/vec4 v000001e3b39655c0_0;
    %dup/vec4;
    %pushi/vec4 0, 63, 8;
    %cmp/z;
    %jmp/1 T_36.5, 4;
    %dup/vec4;
    %pushi/vec4 64, 63, 8;
    %cmp/z;
    %jmp/1 T_36.6, 4;
    %dup/vec4;
    %pushi/vec4 128, 63, 8;
    %cmp/z;
    %jmp/1 T_36.7, 4;
    %dup/vec4;
    %pushi/vec4 192, 63, 8;
    %cmp/z;
    %jmp/1 T_36.8, 4;
    %jmp T_36.9;
T_36.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e3b3966600_0, 0, 2;
    %load/vec4 v000001e3b3965700_0;
    %parti/s 4, 0, 2;
    %store/vec4 v000001e3b3964ee0_0, 0, 4;
    %jmp T_36.9;
T_36.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e3b3966600_0, 0, 2;
    %load/vec4 v000001e3b3965700_0;
    %parti/s 4, 4, 4;
    %store/vec4 v000001e3b3964ee0_0, 0, 4;
    %jmp T_36.9;
T_36.7 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e3b3966600_0, 0, 2;
    %load/vec4 v000001e3b3965700_0;
    %parti/s 4, 8, 5;
    %store/vec4 v000001e3b3964ee0_0, 0, 4;
    %jmp T_36.9;
T_36.8 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001e3b3966600_0, 0, 2;
    %load/vec4 v000001e3b3965700_0;
    %parti/s 4, 12, 5;
    %store/vec4 v000001e3b3964ee0_0, 0, 4;
    %jmp T_36.9;
T_36.9 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36;
    .scope S_000001e3b3778470;
T_37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b3968a90_0, 0, 1;
    %pushi/vec4 65, 0, 8; draw_string_vec4
    %store/vec4 v000001e3b3968310_0, 0, 8;
    %pushi/vec4 4244851459, 0, 49;
    %concati/vec4 3737960640, 0, 38;
    %concati/vec4 3204448256, 0, 32;
    %concati/vec4 0, 0, 9;
    %store/vec4 v000001e3b3969530_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3968590_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e3b39686d0_0, 0, 3;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v000001e3b396a610_0, 0, 23;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001e3b396a430_0, 0, 5;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001e3b3969210_0, 0, 24;
    %end;
    .thread T_37;
    .scope S_000001e3b3778470;
T_38 ;
    %vpi_call 3 37 "$readmemh", "font2.hex", v000001e3b39692b0 {0 0 0};
    %end;
    .thread T_38;
    .scope S_000001e3b3778470;
T_39 ;
    %wait E_000001e3b38c4de0;
    %load/vec4 v000001e3b3967500_0;
    %parti/s 5, 2, 3;
    %inv;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e3b3969f30_0, 4, 5;
    %load/vec4 v000001e3b3969710_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e3b3969f30_0, 4, 5;
    %load/vec4 v000001e3b3969210_0;
    %addi 1, 0, 24;
    %assign/vec4 v000001e3b3969210_0, 0;
    %load/vec4 v000001e3b39686d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %jmp T_39.4;
T_39.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e3b39698f0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001e3b39686d0_0, 0;
    %jmp T_39.4;
T_39.1 ;
    %load/vec4 v000001e3b39695d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b39698f0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001e3b39686d0_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v000001e3b396a610_0, 0;
T_39.5 ;
    %jmp T_39.4;
T_39.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3968a90_0, 0, 1;
    %load/vec4 v000001e3b396a610_0;
    %addi 1, 0, 23;
    %assign/vec4 v000001e3b396a610_0, 0;
    %load/vec4 v000001e3b396a610_0;
    %cmpi/e 255, 0, 23;
    %jmp/0xz  T_39.7, 4;
T_39.7 ;
    %load/vec4 v000001e3b396a610_0;
    %cmpi/e 4194303, 0, 23;
    %jmp/0xz  T_39.9, 4;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v000001e3b396a610_0, 0;
    %load/vec4 v000001e3b39695d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_39.13, 4;
    %load/vec4 v000001e3b3968db0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_39.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.11, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001e3b39686d0_0, 0;
T_39.11 ;
    %jmp T_39.10;
T_39.9 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001e3b39686d0_0, 0;
T_39.10 ;
    %jmp T_39.4;
T_39.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b3968a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e3b39698f0_0, 0;
    %load/vec4 v000001e3b39695d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.14, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001e3b39686d0_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v000001e3b396a610_0, 0;
T_39.14 ;
    %load/vec4 v000001e3b3968db0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.16, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001e3b39686d0_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v000001e3b396a610_0, 0;
T_39.16 ;
    %jmp T_39.4;
T_39.4 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39;
    .scope S_000001e3b38f60a0;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3968450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b3969ad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b39684f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b39690d0_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_000001e3b38f60a0;
T_41 ;
    %delay 1000, 0;
    %load/vec4 v000001e3b3968450_0;
    %inv;
    %store/vec4 v000001e3b3968450_0, 0, 1;
    %jmp T_41;
    .thread T_41;
    .scope S_000001e3b38f60a0;
T_42 ;
    %vpi_call 2 38 "$display", "Starting TESTBENCH" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3b39690d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3b3969ad0_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 42 "$display", "REG 1 is %d", &A<v000001e3b3955a30, 1> {0 0 0};
    %vpi_call 2 43 "$display", "REG 2 is %d", &A<v000001e3b3955a30, 2> {0 0 0};
    %vpi_call 2 44 "$display", "REG 3 is %d", &A<v000001e3b3955a30, 3> {0 0 0};
    %vpi_call 2 45 "$display", "REG 4 is %d", &A<v000001e3b3955a30, 4> {0 0 0};
    %vpi_call 2 46 "$display", "REG 5 is %d", &A<v000001e3b3955a30, 5> {0 0 0};
    %delay 1000000, 0;
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_42;
    .scope S_000001e3b38f60a0;
T_43 ;
    %vpi_call 2 52 "$dumpfile", "ZSOC.vcd" {0 0 0};
    %vpi_call 2 53 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e3b38f60a0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e3b3968770_0, 0, 32;
T_43.0 ;
    %load/vec4 v000001e3b3968770_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_43.1, 5;
    %vpi_call 2 55 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v000001e3b3955a30, v000001e3b3968770_0 > {0 0 0};
    %load/vec4 v000001e3b3968770_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e3b3968770_0, 0, 32;
    %jmp T_43.0;
T_43.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e3b3968770_0, 0, 32;
T_43.2 ;
    %load/vec4 v000001e3b3968770_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_43.3, 5;
    %vpi_call 2 58 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v000001e3b3964080, v000001e3b3968770_0 > {0 0 0};
    %load/vec4 v000001e3b3968770_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e3b3968770_0, 0, 32;
    %jmp T_43.2;
T_43.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e3b3968770_0, 0, 32;
T_43.4 ;
    %load/vec4 v000001e3b3968770_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_43.5, 5;
    %vpi_call 2 61 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v000001e3b395f3f0, v000001e3b3968770_0 > {0 0 0};
    %load/vec4 v000001e3b3968770_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e3b3968770_0, 0, 32;
    %jmp T_43.4;
T_43.5 ;
    %end;
    .thread T_43;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "soctb.v";
    "soc.v";
    "buttonModule.v";
    "bus.v";
    "cpu.v";
    "SignExtendSelector.v";
    "control_alu.v";
    "control_branch.v";
    "control_bypass_ex.v";
    "control_main.v";
    "control_stall_id.v";
    "ALUCPU.v";
    "RegFile.v";
    "mem_read_selector.v";
    "mem_write_selector.v";
    "signExtend.v";
    "memory.v";
    "screen.v";
    "i2capi.v";
    "i2c.v";
    "seven_segment.v";
    "textEngine.v";
