
RTOS_day4a1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003380  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08003510  08003510  00004510  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003548  08003548  00005060  2**0
                  CONTENTS
  4 .ARM          00000008  08003548  08003548  00004548  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003550  08003550  00005060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003550  08003550  00004550  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003554  08003554  00004554  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08003558  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00005060  2**0
                  CONTENTS
 10 .bss          0000419c  20000060  20000060  00005060  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200041fc  200041fc  00005060  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00005060  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c91e  00000000  00000000  00005090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000021e3  00000000  00000000  000119ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c70  00000000  00000000  00013b98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000098c  00000000  00000000  00014808  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021803  00000000  00000000  00015194  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000dec3  00000000  00000000  00036997  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ce888  00000000  00000000  0004485a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001130e2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003570  00000000  00000000  00113128  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  00116698  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080034f8 	.word	0x080034f8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	080034f8 	.word	0x080034f8

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001e4:	f000 b96a 	b.w	80004bc <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	460c      	mov	r4, r1
 8000208:	2b00      	cmp	r3, #0
 800020a:	d14e      	bne.n	80002aa <__udivmoddi4+0xaa>
 800020c:	4694      	mov	ip, r2
 800020e:	458c      	cmp	ip, r1
 8000210:	4686      	mov	lr, r0
 8000212:	fab2 f282 	clz	r2, r2
 8000216:	d962      	bls.n	80002de <__udivmoddi4+0xde>
 8000218:	b14a      	cbz	r2, 800022e <__udivmoddi4+0x2e>
 800021a:	f1c2 0320 	rsb	r3, r2, #32
 800021e:	4091      	lsls	r1, r2
 8000220:	fa20 f303 	lsr.w	r3, r0, r3
 8000224:	fa0c fc02 	lsl.w	ip, ip, r2
 8000228:	4319      	orrs	r1, r3
 800022a:	fa00 fe02 	lsl.w	lr, r0, r2
 800022e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000232:	fa1f f68c 	uxth.w	r6, ip
 8000236:	fbb1 f4f7 	udiv	r4, r1, r7
 800023a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800023e:	fb07 1114 	mls	r1, r7, r4, r1
 8000242:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000246:	fb04 f106 	mul.w	r1, r4, r6
 800024a:	4299      	cmp	r1, r3
 800024c:	d90a      	bls.n	8000264 <__udivmoddi4+0x64>
 800024e:	eb1c 0303 	adds.w	r3, ip, r3
 8000252:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000256:	f080 8112 	bcs.w	800047e <__udivmoddi4+0x27e>
 800025a:	4299      	cmp	r1, r3
 800025c:	f240 810f 	bls.w	800047e <__udivmoddi4+0x27e>
 8000260:	3c02      	subs	r4, #2
 8000262:	4463      	add	r3, ip
 8000264:	1a59      	subs	r1, r3, r1
 8000266:	fa1f f38e 	uxth.w	r3, lr
 800026a:	fbb1 f0f7 	udiv	r0, r1, r7
 800026e:	fb07 1110 	mls	r1, r7, r0, r1
 8000272:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000276:	fb00 f606 	mul.w	r6, r0, r6
 800027a:	429e      	cmp	r6, r3
 800027c:	d90a      	bls.n	8000294 <__udivmoddi4+0x94>
 800027e:	eb1c 0303 	adds.w	r3, ip, r3
 8000282:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000286:	f080 80fc 	bcs.w	8000482 <__udivmoddi4+0x282>
 800028a:	429e      	cmp	r6, r3
 800028c:	f240 80f9 	bls.w	8000482 <__udivmoddi4+0x282>
 8000290:	4463      	add	r3, ip
 8000292:	3802      	subs	r0, #2
 8000294:	1b9b      	subs	r3, r3, r6
 8000296:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800029a:	2100      	movs	r1, #0
 800029c:	b11d      	cbz	r5, 80002a6 <__udivmoddi4+0xa6>
 800029e:	40d3      	lsrs	r3, r2
 80002a0:	2200      	movs	r2, #0
 80002a2:	e9c5 3200 	strd	r3, r2, [r5]
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d905      	bls.n	80002ba <__udivmoddi4+0xba>
 80002ae:	b10d      	cbz	r5, 80002b4 <__udivmoddi4+0xb4>
 80002b0:	e9c5 0100 	strd	r0, r1, [r5]
 80002b4:	2100      	movs	r1, #0
 80002b6:	4608      	mov	r0, r1
 80002b8:	e7f5      	b.n	80002a6 <__udivmoddi4+0xa6>
 80002ba:	fab3 f183 	clz	r1, r3
 80002be:	2900      	cmp	r1, #0
 80002c0:	d146      	bne.n	8000350 <__udivmoddi4+0x150>
 80002c2:	42a3      	cmp	r3, r4
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xcc>
 80002c6:	4290      	cmp	r0, r2
 80002c8:	f0c0 80f0 	bcc.w	80004ac <__udivmoddi4+0x2ac>
 80002cc:	1a86      	subs	r6, r0, r2
 80002ce:	eb64 0303 	sbc.w	r3, r4, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	2d00      	cmp	r5, #0
 80002d6:	d0e6      	beq.n	80002a6 <__udivmoddi4+0xa6>
 80002d8:	e9c5 6300 	strd	r6, r3, [r5]
 80002dc:	e7e3      	b.n	80002a6 <__udivmoddi4+0xa6>
 80002de:	2a00      	cmp	r2, #0
 80002e0:	f040 8090 	bne.w	8000404 <__udivmoddi4+0x204>
 80002e4:	eba1 040c 	sub.w	r4, r1, ip
 80002e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002ec:	fa1f f78c 	uxth.w	r7, ip
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb4 f6f8 	udiv	r6, r4, r8
 80002f6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fa:	fb08 4416 	mls	r4, r8, r6, r4
 80002fe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000302:	fb07 f006 	mul.w	r0, r7, r6
 8000306:	4298      	cmp	r0, r3
 8000308:	d908      	bls.n	800031c <__udivmoddi4+0x11c>
 800030a:	eb1c 0303 	adds.w	r3, ip, r3
 800030e:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x11a>
 8000314:	4298      	cmp	r0, r3
 8000316:	f200 80cd 	bhi.w	80004b4 <__udivmoddi4+0x2b4>
 800031a:	4626      	mov	r6, r4
 800031c:	1a1c      	subs	r4, r3, r0
 800031e:	fa1f f38e 	uxth.w	r3, lr
 8000322:	fbb4 f0f8 	udiv	r0, r4, r8
 8000326:	fb08 4410 	mls	r4, r8, r0, r4
 800032a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800032e:	fb00 f707 	mul.w	r7, r0, r7
 8000332:	429f      	cmp	r7, r3
 8000334:	d908      	bls.n	8000348 <__udivmoddi4+0x148>
 8000336:	eb1c 0303 	adds.w	r3, ip, r3
 800033a:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x146>
 8000340:	429f      	cmp	r7, r3
 8000342:	f200 80b0 	bhi.w	80004a6 <__udivmoddi4+0x2a6>
 8000346:	4620      	mov	r0, r4
 8000348:	1bdb      	subs	r3, r3, r7
 800034a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800034e:	e7a5      	b.n	800029c <__udivmoddi4+0x9c>
 8000350:	f1c1 0620 	rsb	r6, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 f706 	lsr.w	r7, r2, r6
 800035a:	431f      	orrs	r7, r3
 800035c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000360:	fa04 f301 	lsl.w	r3, r4, r1
 8000364:	ea43 030c 	orr.w	r3, r3, ip
 8000368:	40f4      	lsrs	r4, r6
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	0c38      	lsrs	r0, r7, #16
 8000370:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000374:	fbb4 fef0 	udiv	lr, r4, r0
 8000378:	fa1f fc87 	uxth.w	ip, r7
 800037c:	fb00 441e 	mls	r4, r0, lr, r4
 8000380:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000384:	fb0e f90c 	mul.w	r9, lr, ip
 8000388:	45a1      	cmp	r9, r4
 800038a:	fa02 f201 	lsl.w	r2, r2, r1
 800038e:	d90a      	bls.n	80003a6 <__udivmoddi4+0x1a6>
 8000390:	193c      	adds	r4, r7, r4
 8000392:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000396:	f080 8084 	bcs.w	80004a2 <__udivmoddi4+0x2a2>
 800039a:	45a1      	cmp	r9, r4
 800039c:	f240 8081 	bls.w	80004a2 <__udivmoddi4+0x2a2>
 80003a0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003a4:	443c      	add	r4, r7
 80003a6:	eba4 0409 	sub.w	r4, r4, r9
 80003aa:	fa1f f983 	uxth.w	r9, r3
 80003ae:	fbb4 f3f0 	udiv	r3, r4, r0
 80003b2:	fb00 4413 	mls	r4, r0, r3, r4
 80003b6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003ba:	fb03 fc0c 	mul.w	ip, r3, ip
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d907      	bls.n	80003d2 <__udivmoddi4+0x1d2>
 80003c2:	193c      	adds	r4, r7, r4
 80003c4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80003c8:	d267      	bcs.n	800049a <__udivmoddi4+0x29a>
 80003ca:	45a4      	cmp	ip, r4
 80003cc:	d965      	bls.n	800049a <__udivmoddi4+0x29a>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	443c      	add	r4, r7
 80003d2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003d6:	fba0 9302 	umull	r9, r3, r0, r2
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	429c      	cmp	r4, r3
 80003e0:	46ce      	mov	lr, r9
 80003e2:	469c      	mov	ip, r3
 80003e4:	d351      	bcc.n	800048a <__udivmoddi4+0x28a>
 80003e6:	d04e      	beq.n	8000486 <__udivmoddi4+0x286>
 80003e8:	b155      	cbz	r5, 8000400 <__udivmoddi4+0x200>
 80003ea:	ebb8 030e 	subs.w	r3, r8, lr
 80003ee:	eb64 040c 	sbc.w	r4, r4, ip
 80003f2:	fa04 f606 	lsl.w	r6, r4, r6
 80003f6:	40cb      	lsrs	r3, r1
 80003f8:	431e      	orrs	r6, r3
 80003fa:	40cc      	lsrs	r4, r1
 80003fc:	e9c5 6400 	strd	r6, r4, [r5]
 8000400:	2100      	movs	r1, #0
 8000402:	e750      	b.n	80002a6 <__udivmoddi4+0xa6>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f103 	lsr.w	r1, r0, r3
 800040c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000410:	fa24 f303 	lsr.w	r3, r4, r3
 8000414:	4094      	lsls	r4, r2
 8000416:	430c      	orrs	r4, r1
 8000418:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800041c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000420:	fa1f f78c 	uxth.w	r7, ip
 8000424:	fbb3 f0f8 	udiv	r0, r3, r8
 8000428:	fb08 3110 	mls	r1, r8, r0, r3
 800042c:	0c23      	lsrs	r3, r4, #16
 800042e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000432:	fb00 f107 	mul.w	r1, r0, r7
 8000436:	4299      	cmp	r1, r3
 8000438:	d908      	bls.n	800044c <__udivmoddi4+0x24c>
 800043a:	eb1c 0303 	adds.w	r3, ip, r3
 800043e:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000442:	d22c      	bcs.n	800049e <__udivmoddi4+0x29e>
 8000444:	4299      	cmp	r1, r3
 8000446:	d92a      	bls.n	800049e <__udivmoddi4+0x29e>
 8000448:	3802      	subs	r0, #2
 800044a:	4463      	add	r3, ip
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b2a4      	uxth	r4, r4
 8000450:	fbb3 f1f8 	udiv	r1, r3, r8
 8000454:	fb08 3311 	mls	r3, r8, r1, r3
 8000458:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800045c:	fb01 f307 	mul.w	r3, r1, r7
 8000460:	42a3      	cmp	r3, r4
 8000462:	d908      	bls.n	8000476 <__udivmoddi4+0x276>
 8000464:	eb1c 0404 	adds.w	r4, ip, r4
 8000468:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800046c:	d213      	bcs.n	8000496 <__udivmoddi4+0x296>
 800046e:	42a3      	cmp	r3, r4
 8000470:	d911      	bls.n	8000496 <__udivmoddi4+0x296>
 8000472:	3902      	subs	r1, #2
 8000474:	4464      	add	r4, ip
 8000476:	1ae4      	subs	r4, r4, r3
 8000478:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800047c:	e739      	b.n	80002f2 <__udivmoddi4+0xf2>
 800047e:	4604      	mov	r4, r0
 8000480:	e6f0      	b.n	8000264 <__udivmoddi4+0x64>
 8000482:	4608      	mov	r0, r1
 8000484:	e706      	b.n	8000294 <__udivmoddi4+0x94>
 8000486:	45c8      	cmp	r8, r9
 8000488:	d2ae      	bcs.n	80003e8 <__udivmoddi4+0x1e8>
 800048a:	ebb9 0e02 	subs.w	lr, r9, r2
 800048e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000492:	3801      	subs	r0, #1
 8000494:	e7a8      	b.n	80003e8 <__udivmoddi4+0x1e8>
 8000496:	4631      	mov	r1, r6
 8000498:	e7ed      	b.n	8000476 <__udivmoddi4+0x276>
 800049a:	4603      	mov	r3, r0
 800049c:	e799      	b.n	80003d2 <__udivmoddi4+0x1d2>
 800049e:	4630      	mov	r0, r6
 80004a0:	e7d4      	b.n	800044c <__udivmoddi4+0x24c>
 80004a2:	46d6      	mov	lr, sl
 80004a4:	e77f      	b.n	80003a6 <__udivmoddi4+0x1a6>
 80004a6:	4463      	add	r3, ip
 80004a8:	3802      	subs	r0, #2
 80004aa:	e74d      	b.n	8000348 <__udivmoddi4+0x148>
 80004ac:	4606      	mov	r6, r0
 80004ae:	4623      	mov	r3, r4
 80004b0:	4608      	mov	r0, r1
 80004b2:	e70f      	b.n	80002d4 <__udivmoddi4+0xd4>
 80004b4:	3e02      	subs	r6, #2
 80004b6:	4463      	add	r3, ip
 80004b8:	e730      	b.n	800031c <__udivmoddi4+0x11c>
 80004ba:	bf00      	nop

080004bc <__aeabi_idiv0>:
 80004bc:	4770      	bx	lr
 80004be:	bf00      	nop

080004c0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80004c0:	b480      	push	{r7}
 80004c2:	b085      	sub	sp, #20
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	60f8      	str	r0, [r7, #12]
 80004c8:	60b9      	str	r1, [r7, #8]
 80004ca:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80004cc:	68fb      	ldr	r3, [r7, #12]
 80004ce:	4a07      	ldr	r2, [pc, #28]	@ (80004ec <vApplicationGetIdleTaskMemory+0x2c>)
 80004d0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80004d2:	68bb      	ldr	r3, [r7, #8]
 80004d4:	4a06      	ldr	r2, [pc, #24]	@ (80004f0 <vApplicationGetIdleTaskMemory+0x30>)
 80004d6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	2280      	movs	r2, #128	@ 0x80
 80004dc:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80004de:	bf00      	nop
 80004e0:	3714      	adds	r7, #20
 80004e2:	46bd      	mov	sp, r7
 80004e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e8:	4770      	bx	lr
 80004ea:	bf00      	nop
 80004ec:	2000007c 	.word	0x2000007c
 80004f0:	2000011c 	.word	0x2000011c

080004f4 <vPeriodicTask1>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void vPeriodicTask1(void *pvParam)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b084      	sub	sp, #16
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
	portTickType wakeupTime = xTaskGetTickCount();
 80004fc:	f002 f8b2 	bl	8002664 <xTaskGetTickCount>
 8000500:	4603      	mov	r3, r0
 8000502:	60fb      	str	r3, [r7, #12]
		while(1)
		{
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8000504:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000508:	4805      	ldr	r0, [pc, #20]	@ (8000520 <vPeriodicTask1+0x2c>)
 800050a:	f000 fd3e 	bl	8000f8a <HAL_GPIO_TogglePin>
			vTaskDelayUntil(&wakeupTime ,1000 / portTICK_RATE_MS);
 800050e:	f107 030c 	add.w	r3, r7, #12
 8000512:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000516:	4618      	mov	r0, r3
 8000518:	f001 ff0e 	bl	8002338 <vTaskDelayUntil>
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 800051c:	bf00      	nop
 800051e:	e7f1      	b.n	8000504 <vPeriodicTask1+0x10>
 8000520:	40020c00 	.word	0x40020c00

08000524 <vPeriodicTask2>:
		}
}

void vPeriodicTask2(void *pvParam)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	b084      	sub	sp, #16
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]
	portTickType wakeupTime = xTaskGetTickCount();
 800052c:	f002 f89a 	bl	8002664 <xTaskGetTickCount>
 8000530:	4603      	mov	r3, r0
 8000532:	60fb      	str	r3, [r7, #12]
		while(1)
		{
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 8000534:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000538:	4805      	ldr	r0, [pc, #20]	@ (8000550 <vPeriodicTask2+0x2c>)
 800053a:	f000 fd26 	bl	8000f8a <HAL_GPIO_TogglePin>
			vTaskDelayUntil(&wakeupTime ,2000 / portTICK_RATE_MS);
 800053e:	f107 030c 	add.w	r3, r7, #12
 8000542:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8000546:	4618      	mov	r0, r3
 8000548:	f001 fef6 	bl	8002338 <vTaskDelayUntil>
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 800054c:	bf00      	nop
 800054e:	e7f1      	b.n	8000534 <vPeriodicTask2+0x10>
 8000550:	40020c00 	.word	0x40020c00

08000554 <vPeriodicTask3>:
		}
}

void vPeriodicTask3(void *pvParam)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b084      	sub	sp, #16
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
	portTickType wakeupTime = xTaskGetTickCount();
 800055c:	f002 f882 	bl	8002664 <xTaskGetTickCount>
 8000560:	4603      	mov	r3, r0
 8000562:	60fb      	str	r3, [r7, #12]
		while(1)
		{
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 8000564:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000568:	4805      	ldr	r0, [pc, #20]	@ (8000580 <vPeriodicTask3+0x2c>)
 800056a:	f000 fd0e 	bl	8000f8a <HAL_GPIO_TogglePin>
			vTaskDelayUntil(&wakeupTime ,4000 / portTICK_RATE_MS);
 800056e:	f107 030c 	add.w	r3, r7, #12
 8000572:	f44f 617a 	mov.w	r1, #4000	@ 0xfa0
 8000576:	4618      	mov	r0, r3
 8000578:	f001 fede 	bl	8002338 <vTaskDelayUntil>
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 800057c:	bf00      	nop
 800057e:	e7f1      	b.n	8000564 <vPeriodicTask3+0x10>
 8000580:	40020c00 	.word	0x40020c00

08000584 <vPeriodicTask4>:
		}
}

void vPeriodicTask4(void *pvParam)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b084      	sub	sp, #16
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
	portTickType wakeupTime = xTaskGetTickCount();
 800058c:	f002 f86a 	bl	8002664 <xTaskGetTickCount>
 8000590:	4603      	mov	r3, r0
 8000592:	60fb      	str	r3, [r7, #12]
		while(1)
		{
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 8000594:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000598:	4805      	ldr	r0, [pc, #20]	@ (80005b0 <vPeriodicTask4+0x2c>)
 800059a:	f000 fcf6 	bl	8000f8a <HAL_GPIO_TogglePin>
			vTaskDelayUntil(&wakeupTime ,6000 / portTICK_RATE_MS);
 800059e:	f107 030c 	add.w	r3, r7, #12
 80005a2:	f241 7170 	movw	r1, #6000	@ 0x1770
 80005a6:	4618      	mov	r0, r3
 80005a8:	f001 fec6 	bl	8002338 <vTaskDelayUntil>
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 80005ac:	bf00      	nop
 80005ae:	e7f1      	b.n	8000594 <vPeriodicTask4+0x10>
 80005b0:	40020c00 	.word	0x40020c00

080005b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b084      	sub	sp, #16
 80005b8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ba:	f000 fa0d 	bl	80009d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005be:	f000 f853 	bl	8000668 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005c2:	f000 f8bb 	bl	800073c <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  ret = xTaskCreate(vPeriodicTask1, "Periodic", configMINIMAL_STACK_SIZE, NULL, 2, NULL);
 80005c6:	2300      	movs	r3, #0
 80005c8:	9301      	str	r3, [sp, #4]
 80005ca:	2302      	movs	r3, #2
 80005cc:	9300      	str	r3, [sp, #0]
 80005ce:	2300      	movs	r3, #0
 80005d0:	2280      	movs	r2, #128	@ 0x80
 80005d2:	491f      	ldr	r1, [pc, #124]	@ (8000650 <main+0x9c>)
 80005d4:	481f      	ldr	r0, [pc, #124]	@ (8000654 <main+0xa0>)
 80005d6:	f001 fd5f 	bl	8002098 <xTaskCreate>
 80005da:	6078      	str	r0, [r7, #4]
    if(ret != pdTRUE)
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	2b01      	cmp	r3, #1
 80005e0:	d001      	beq.n	80005e6 <main+0x32>
  	  Error_Handler();
 80005e2:	f000 f8f1 	bl	80007c8 <Error_Handler>
    ret = xTaskCreate(vPeriodicTask2, "periodic", configMINIMAL_STACK_SIZE, NULL, 2, NULL);
 80005e6:	2300      	movs	r3, #0
 80005e8:	9301      	str	r3, [sp, #4]
 80005ea:	2302      	movs	r3, #2
 80005ec:	9300      	str	r3, [sp, #0]
 80005ee:	2300      	movs	r3, #0
 80005f0:	2280      	movs	r2, #128	@ 0x80
 80005f2:	4919      	ldr	r1, [pc, #100]	@ (8000658 <main+0xa4>)
 80005f4:	4819      	ldr	r0, [pc, #100]	@ (800065c <main+0xa8>)
 80005f6:	f001 fd4f 	bl	8002098 <xTaskCreate>
 80005fa:	6078      	str	r0, [r7, #4]
    if(ret != pdTRUE)
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	2b01      	cmp	r3, #1
 8000600:	d001      	beq.n	8000606 <main+0x52>
    	  Error_Handler();
 8000602:	f000 f8e1 	bl	80007c8 <Error_Handler>

    ret = xTaskCreate(vPeriodicTask3, "Periodic", configMINIMAL_STACK_SIZE, NULL, 2, NULL);
 8000606:	2300      	movs	r3, #0
 8000608:	9301      	str	r3, [sp, #4]
 800060a:	2302      	movs	r3, #2
 800060c:	9300      	str	r3, [sp, #0]
 800060e:	2300      	movs	r3, #0
 8000610:	2280      	movs	r2, #128	@ 0x80
 8000612:	490f      	ldr	r1, [pc, #60]	@ (8000650 <main+0x9c>)
 8000614:	4812      	ldr	r0, [pc, #72]	@ (8000660 <main+0xac>)
 8000616:	f001 fd3f 	bl	8002098 <xTaskCreate>
 800061a:	6078      	str	r0, [r7, #4]
      if(ret != pdTRUE)
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	2b01      	cmp	r3, #1
 8000620:	d001      	beq.n	8000626 <main+0x72>
    	  Error_Handler();
 8000622:	f000 f8d1 	bl	80007c8 <Error_Handler>
      ret = xTaskCreate(vPeriodicTask4, "periodic", configMINIMAL_STACK_SIZE, NULL, 2, NULL);
 8000626:	2300      	movs	r3, #0
 8000628:	9301      	str	r3, [sp, #4]
 800062a:	2302      	movs	r3, #2
 800062c:	9300      	str	r3, [sp, #0]
 800062e:	2300      	movs	r3, #0
 8000630:	2280      	movs	r2, #128	@ 0x80
 8000632:	4909      	ldr	r1, [pc, #36]	@ (8000658 <main+0xa4>)
 8000634:	480b      	ldr	r0, [pc, #44]	@ (8000664 <main+0xb0>)
 8000636:	f001 fd2f 	bl	8002098 <xTaskCreate>
 800063a:	6078      	str	r0, [r7, #4]
      if(ret != pdTRUE)
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	2b01      	cmp	r3, #1
 8000640:	d001      	beq.n	8000646 <main+0x92>
      	  Error_Handler();
 8000642:	f000 f8c1 	bl	80007c8 <Error_Handler>

    vTaskStartScheduler();
 8000646:	f001 fef7 	bl	8002438 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800064a:	bf00      	nop
 800064c:	e7fd      	b.n	800064a <main+0x96>
 800064e:	bf00      	nop
 8000650:	08003510 	.word	0x08003510
 8000654:	080004f5 	.word	0x080004f5
 8000658:	0800351c 	.word	0x0800351c
 800065c:	08000525 	.word	0x08000525
 8000660:	08000555 	.word	0x08000555
 8000664:	08000585 	.word	0x08000585

08000668 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b094      	sub	sp, #80	@ 0x50
 800066c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800066e:	f107 0320 	add.w	r3, r7, #32
 8000672:	2230      	movs	r2, #48	@ 0x30
 8000674:	2100      	movs	r1, #0
 8000676:	4618      	mov	r0, r3
 8000678:	f002 fe64 	bl	8003344 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800067c:	f107 030c 	add.w	r3, r7, #12
 8000680:	2200      	movs	r2, #0
 8000682:	601a      	str	r2, [r3, #0]
 8000684:	605a      	str	r2, [r3, #4]
 8000686:	609a      	str	r2, [r3, #8]
 8000688:	60da      	str	r2, [r3, #12]
 800068a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800068c:	2300      	movs	r3, #0
 800068e:	60bb      	str	r3, [r7, #8]
 8000690:	4b28      	ldr	r3, [pc, #160]	@ (8000734 <SystemClock_Config+0xcc>)
 8000692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000694:	4a27      	ldr	r2, [pc, #156]	@ (8000734 <SystemClock_Config+0xcc>)
 8000696:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800069a:	6413      	str	r3, [r2, #64]	@ 0x40
 800069c:	4b25      	ldr	r3, [pc, #148]	@ (8000734 <SystemClock_Config+0xcc>)
 800069e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006a4:	60bb      	str	r3, [r7, #8]
 80006a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006a8:	2300      	movs	r3, #0
 80006aa:	607b      	str	r3, [r7, #4]
 80006ac:	4b22      	ldr	r3, [pc, #136]	@ (8000738 <SystemClock_Config+0xd0>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4a21      	ldr	r2, [pc, #132]	@ (8000738 <SystemClock_Config+0xd0>)
 80006b2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006b6:	6013      	str	r3, [r2, #0]
 80006b8:	4b1f      	ldr	r3, [pc, #124]	@ (8000738 <SystemClock_Config+0xd0>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80006c0:	607b      	str	r3, [r7, #4]
 80006c2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006c4:	2302      	movs	r3, #2
 80006c6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006c8:	2301      	movs	r3, #1
 80006ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006cc:	2310      	movs	r3, #16
 80006ce:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006d0:	2302      	movs	r3, #2
 80006d2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006d4:	2300      	movs	r3, #0
 80006d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006d8:	2308      	movs	r3, #8
 80006da:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 80006dc:	2332      	movs	r3, #50	@ 0x32
 80006de:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006e0:	2304      	movs	r3, #4
 80006e2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80006e4:	2307      	movs	r3, #7
 80006e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006e8:	f107 0320 	add.w	r3, r7, #32
 80006ec:	4618      	mov	r0, r3
 80006ee:	f000 fc67 	bl	8000fc0 <HAL_RCC_OscConfig>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d001      	beq.n	80006fc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80006f8:	f000 f866 	bl	80007c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006fc:	230f      	movs	r3, #15
 80006fe:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000700:	2302      	movs	r3, #2
 8000702:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000704:	2300      	movs	r3, #0
 8000706:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000708:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800070c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800070e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000712:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000714:	f107 030c 	add.w	r3, r7, #12
 8000718:	2100      	movs	r1, #0
 800071a:	4618      	mov	r0, r3
 800071c:	f000 fec8 	bl	80014b0 <HAL_RCC_ClockConfig>
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	d001      	beq.n	800072a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000726:	f000 f84f 	bl	80007c8 <Error_Handler>
  }
}
 800072a:	bf00      	nop
 800072c:	3750      	adds	r7, #80	@ 0x50
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	40023800 	.word	0x40023800
 8000738:	40007000 	.word	0x40007000

0800073c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b086      	sub	sp, #24
 8000740:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000742:	1d3b      	adds	r3, r7, #4
 8000744:	2200      	movs	r2, #0
 8000746:	601a      	str	r2, [r3, #0]
 8000748:	605a      	str	r2, [r3, #4]
 800074a:	609a      	str	r2, [r3, #8]
 800074c:	60da      	str	r2, [r3, #12]
 800074e:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000750:	2300      	movs	r3, #0
 8000752:	603b      	str	r3, [r7, #0]
 8000754:	4b11      	ldr	r3, [pc, #68]	@ (800079c <MX_GPIO_Init+0x60>)
 8000756:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000758:	4a10      	ldr	r2, [pc, #64]	@ (800079c <MX_GPIO_Init+0x60>)
 800075a:	f043 0308 	orr.w	r3, r3, #8
 800075e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000760:	4b0e      	ldr	r3, [pc, #56]	@ (800079c <MX_GPIO_Init+0x60>)
 8000762:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000764:	f003 0308 	and.w	r3, r3, #8
 8000768:	603b      	str	r3, [r7, #0]
 800076a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800076c:	2200      	movs	r2, #0
 800076e:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8000772:	480b      	ldr	r0, [pc, #44]	@ (80007a0 <MX_GPIO_Init+0x64>)
 8000774:	f000 fbf0 	bl	8000f58 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000778:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800077c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800077e:	2301      	movs	r3, #1
 8000780:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000782:	2300      	movs	r3, #0
 8000784:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000786:	2300      	movs	r3, #0
 8000788:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800078a:	1d3b      	adds	r3, r7, #4
 800078c:	4619      	mov	r1, r3
 800078e:	4804      	ldr	r0, [pc, #16]	@ (80007a0 <MX_GPIO_Init+0x64>)
 8000790:	f000 fa46 	bl	8000c20 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000794:	bf00      	nop
 8000796:	3718      	adds	r7, #24
 8000798:	46bd      	mov	sp, r7
 800079a:	bd80      	pop	{r7, pc}
 800079c:	40023800 	.word	0x40023800
 80007a0:	40020c00 	.word	0x40020c00

080007a4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b082      	sub	sp, #8
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	4a04      	ldr	r2, [pc, #16]	@ (80007c4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80007b2:	4293      	cmp	r3, r2
 80007b4:	d101      	bne.n	80007ba <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80007b6:	f000 f931 	bl	8000a1c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80007ba:	bf00      	nop
 80007bc:	3708      	adds	r7, #8
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	40010000 	.word	0x40010000

080007c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007cc:	b672      	cpsid	i
}
 80007ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007d0:	bf00      	nop
 80007d2:	e7fd      	b.n	80007d0 <Error_Handler+0x8>

080007d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b082      	sub	sp, #8
 80007d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007da:	2300      	movs	r3, #0
 80007dc:	607b      	str	r3, [r7, #4]
 80007de:	4b12      	ldr	r3, [pc, #72]	@ (8000828 <HAL_MspInit+0x54>)
 80007e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007e2:	4a11      	ldr	r2, [pc, #68]	@ (8000828 <HAL_MspInit+0x54>)
 80007e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80007ea:	4b0f      	ldr	r3, [pc, #60]	@ (8000828 <HAL_MspInit+0x54>)
 80007ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80007f2:	607b      	str	r3, [r7, #4]
 80007f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007f6:	2300      	movs	r3, #0
 80007f8:	603b      	str	r3, [r7, #0]
 80007fa:	4b0b      	ldr	r3, [pc, #44]	@ (8000828 <HAL_MspInit+0x54>)
 80007fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007fe:	4a0a      	ldr	r2, [pc, #40]	@ (8000828 <HAL_MspInit+0x54>)
 8000800:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000804:	6413      	str	r3, [r2, #64]	@ 0x40
 8000806:	4b08      	ldr	r3, [pc, #32]	@ (8000828 <HAL_MspInit+0x54>)
 8000808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800080a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800080e:	603b      	str	r3, [r7, #0]
 8000810:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000812:	2200      	movs	r2, #0
 8000814:	210f      	movs	r1, #15
 8000816:	f06f 0001 	mvn.w	r0, #1
 800081a:	f000 f9d7 	bl	8000bcc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800081e:	bf00      	nop
 8000820:	3708      	adds	r7, #8
 8000822:	46bd      	mov	sp, r7
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	40023800 	.word	0x40023800

0800082c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b08c      	sub	sp, #48	@ 0x30
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000834:	2300      	movs	r3, #0
 8000836:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000838:	2300      	movs	r3, #0
 800083a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800083c:	2300      	movs	r3, #0
 800083e:	60bb      	str	r3, [r7, #8]
 8000840:	4b2f      	ldr	r3, [pc, #188]	@ (8000900 <HAL_InitTick+0xd4>)
 8000842:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000844:	4a2e      	ldr	r2, [pc, #184]	@ (8000900 <HAL_InitTick+0xd4>)
 8000846:	f043 0301 	orr.w	r3, r3, #1
 800084a:	6453      	str	r3, [r2, #68]	@ 0x44
 800084c:	4b2c      	ldr	r3, [pc, #176]	@ (8000900 <HAL_InitTick+0xd4>)
 800084e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000850:	f003 0301 	and.w	r3, r3, #1
 8000854:	60bb      	str	r3, [r7, #8]
 8000856:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000858:	f107 020c 	add.w	r2, r7, #12
 800085c:	f107 0310 	add.w	r3, r7, #16
 8000860:	4611      	mov	r1, r2
 8000862:	4618      	mov	r0, r3
 8000864:	f001 f830 	bl	80018c8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8000868:	f001 f81a 	bl	80018a0 <HAL_RCC_GetPCLK2Freq>
 800086c:	4603      	mov	r3, r0
 800086e:	005b      	lsls	r3, r3, #1
 8000870:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000872:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000874:	4a23      	ldr	r2, [pc, #140]	@ (8000904 <HAL_InitTick+0xd8>)
 8000876:	fba2 2303 	umull	r2, r3, r2, r3
 800087a:	0c9b      	lsrs	r3, r3, #18
 800087c:	3b01      	subs	r3, #1
 800087e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000880:	4b21      	ldr	r3, [pc, #132]	@ (8000908 <HAL_InitTick+0xdc>)
 8000882:	4a22      	ldr	r2, [pc, #136]	@ (800090c <HAL_InitTick+0xe0>)
 8000884:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000886:	4b20      	ldr	r3, [pc, #128]	@ (8000908 <HAL_InitTick+0xdc>)
 8000888:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800088c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800088e:	4a1e      	ldr	r2, [pc, #120]	@ (8000908 <HAL_InitTick+0xdc>)
 8000890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000892:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000894:	4b1c      	ldr	r3, [pc, #112]	@ (8000908 <HAL_InitTick+0xdc>)
 8000896:	2200      	movs	r2, #0
 8000898:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800089a:	4b1b      	ldr	r3, [pc, #108]	@ (8000908 <HAL_InitTick+0xdc>)
 800089c:	2200      	movs	r2, #0
 800089e:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008a0:	4b19      	ldr	r3, [pc, #100]	@ (8000908 <HAL_InitTick+0xdc>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80008a6:	4818      	ldr	r0, [pc, #96]	@ (8000908 <HAL_InitTick+0xdc>)
 80008a8:	f001 f840 	bl	800192c <HAL_TIM_Base_Init>
 80008ac:	4603      	mov	r3, r0
 80008ae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80008b2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d11b      	bne.n	80008f2 <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80008ba:	4813      	ldr	r0, [pc, #76]	@ (8000908 <HAL_InitTick+0xdc>)
 80008bc:	f001 f890 	bl	80019e0 <HAL_TIM_Base_Start_IT>
 80008c0:	4603      	mov	r3, r0
 80008c2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80008c6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d111      	bne.n	80008f2 <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80008ce:	2019      	movs	r0, #25
 80008d0:	f000 f998 	bl	8000c04 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	2b0f      	cmp	r3, #15
 80008d8:	d808      	bhi.n	80008ec <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80008da:	2200      	movs	r2, #0
 80008dc:	6879      	ldr	r1, [r7, #4]
 80008de:	2019      	movs	r0, #25
 80008e0:	f000 f974 	bl	8000bcc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80008e4:	4a0a      	ldr	r2, [pc, #40]	@ (8000910 <HAL_InitTick+0xe4>)
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	6013      	str	r3, [r2, #0]
 80008ea:	e002      	b.n	80008f2 <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 80008ec:	2301      	movs	r3, #1
 80008ee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80008f2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80008f6:	4618      	mov	r0, r3
 80008f8:	3730      	adds	r7, #48	@ 0x30
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	40023800 	.word	0x40023800
 8000904:	431bde83 	.word	0x431bde83
 8000908:	2000031c 	.word	0x2000031c
 800090c:	40010000 	.word	0x40010000
 8000910:	20000004 	.word	0x20000004

08000914 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000914:	b480      	push	{r7}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000918:	bf00      	nop
 800091a:	e7fd      	b.n	8000918 <NMI_Handler+0x4>

0800091c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000920:	bf00      	nop
 8000922:	e7fd      	b.n	8000920 <HardFault_Handler+0x4>

08000924 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000924:	b480      	push	{r7}
 8000926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000928:	bf00      	nop
 800092a:	e7fd      	b.n	8000928 <MemManage_Handler+0x4>

0800092c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800092c:	b480      	push	{r7}
 800092e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000930:	bf00      	nop
 8000932:	e7fd      	b.n	8000930 <BusFault_Handler+0x4>

08000934 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000938:	bf00      	nop
 800093a:	e7fd      	b.n	8000938 <UsageFault_Handler+0x4>

0800093c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000940:	bf00      	nop
 8000942:	46bd      	mov	sp, r7
 8000944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000948:	4770      	bx	lr
	...

0800094c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000950:	4802      	ldr	r0, [pc, #8]	@ (800095c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000952:	f001 f8b5 	bl	8001ac0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000956:	bf00      	nop
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	2000031c 	.word	0x2000031c

08000960 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000960:	b480      	push	{r7}
 8000962:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000964:	4b06      	ldr	r3, [pc, #24]	@ (8000980 <SystemInit+0x20>)
 8000966:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800096a:	4a05      	ldr	r2, [pc, #20]	@ (8000980 <SystemInit+0x20>)
 800096c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000970:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000974:	bf00      	nop
 8000976:	46bd      	mov	sp, r7
 8000978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop
 8000980:	e000ed00 	.word	0xe000ed00

08000984 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000984:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80009bc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000988:	f7ff ffea 	bl	8000960 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800098c:	480c      	ldr	r0, [pc, #48]	@ (80009c0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800098e:	490d      	ldr	r1, [pc, #52]	@ (80009c4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000990:	4a0d      	ldr	r2, [pc, #52]	@ (80009c8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000992:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000994:	e002      	b.n	800099c <LoopCopyDataInit>

08000996 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000996:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000998:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800099a:	3304      	adds	r3, #4

0800099c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800099c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800099e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009a0:	d3f9      	bcc.n	8000996 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009a2:	4a0a      	ldr	r2, [pc, #40]	@ (80009cc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80009a4:	4c0a      	ldr	r4, [pc, #40]	@ (80009d0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80009a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009a8:	e001      	b.n	80009ae <LoopFillZerobss>

080009aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009ac:	3204      	adds	r2, #4

080009ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009b0:	d3fb      	bcc.n	80009aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009b2:	f002 fd25 	bl	8003400 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009b6:	f7ff fdfd 	bl	80005b4 <main>
  bx  lr    
 80009ba:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80009bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80009c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009c4:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80009c8:	08003558 	.word	0x08003558
  ldr r2, =_sbss
 80009cc:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80009d0:	200041fc 	.word	0x200041fc

080009d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80009d4:	e7fe      	b.n	80009d4 <ADC_IRQHandler>
	...

080009d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80009dc:	4b0e      	ldr	r3, [pc, #56]	@ (8000a18 <HAL_Init+0x40>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	4a0d      	ldr	r2, [pc, #52]	@ (8000a18 <HAL_Init+0x40>)
 80009e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80009e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80009e8:	4b0b      	ldr	r3, [pc, #44]	@ (8000a18 <HAL_Init+0x40>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	4a0a      	ldr	r2, [pc, #40]	@ (8000a18 <HAL_Init+0x40>)
 80009ee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80009f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009f4:	4b08      	ldr	r3, [pc, #32]	@ (8000a18 <HAL_Init+0x40>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	4a07      	ldr	r2, [pc, #28]	@ (8000a18 <HAL_Init+0x40>)
 80009fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80009fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a00:	2003      	movs	r0, #3
 8000a02:	f000 f8d8 	bl	8000bb6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a06:	200f      	movs	r0, #15
 8000a08:	f7ff ff10 	bl	800082c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a0c:	f7ff fee2 	bl	80007d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a10:	2300      	movs	r3, #0
}
 8000a12:	4618      	mov	r0, r3
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	40023c00 	.word	0x40023c00

08000a1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a20:	4b06      	ldr	r3, [pc, #24]	@ (8000a3c <HAL_IncTick+0x20>)
 8000a22:	781b      	ldrb	r3, [r3, #0]
 8000a24:	461a      	mov	r2, r3
 8000a26:	4b06      	ldr	r3, [pc, #24]	@ (8000a40 <HAL_IncTick+0x24>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	4413      	add	r3, r2
 8000a2c:	4a04      	ldr	r2, [pc, #16]	@ (8000a40 <HAL_IncTick+0x24>)
 8000a2e:	6013      	str	r3, [r2, #0]
}
 8000a30:	bf00      	nop
 8000a32:	46bd      	mov	sp, r7
 8000a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a38:	4770      	bx	lr
 8000a3a:	bf00      	nop
 8000a3c:	20000008 	.word	0x20000008
 8000a40:	20000364 	.word	0x20000364

08000a44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
  return uwTick;
 8000a48:	4b03      	ldr	r3, [pc, #12]	@ (8000a58 <HAL_GetTick+0x14>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
}
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop
 8000a58:	20000364 	.word	0x20000364

08000a5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	b085      	sub	sp, #20
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	f003 0307 	and.w	r3, r3, #7
 8000a6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a6c:	4b0c      	ldr	r3, [pc, #48]	@ (8000aa0 <__NVIC_SetPriorityGrouping+0x44>)
 8000a6e:	68db      	ldr	r3, [r3, #12]
 8000a70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a72:	68ba      	ldr	r2, [r7, #8]
 8000a74:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000a78:	4013      	ands	r3, r2
 8000a7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a80:	68bb      	ldr	r3, [r7, #8]
 8000a82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a84:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000a88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a8e:	4a04      	ldr	r2, [pc, #16]	@ (8000aa0 <__NVIC_SetPriorityGrouping+0x44>)
 8000a90:	68bb      	ldr	r3, [r7, #8]
 8000a92:	60d3      	str	r3, [r2, #12]
}
 8000a94:	bf00      	nop
 8000a96:	3714      	adds	r7, #20
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9e:	4770      	bx	lr
 8000aa0:	e000ed00 	.word	0xe000ed00

08000aa4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000aa8:	4b04      	ldr	r3, [pc, #16]	@ (8000abc <__NVIC_GetPriorityGrouping+0x18>)
 8000aaa:	68db      	ldr	r3, [r3, #12]
 8000aac:	0a1b      	lsrs	r3, r3, #8
 8000aae:	f003 0307 	and.w	r3, r3, #7
}
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aba:	4770      	bx	lr
 8000abc:	e000ed00 	.word	0xe000ed00

08000ac0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	b083      	sub	sp, #12
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000aca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	db0b      	blt.n	8000aea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ad2:	79fb      	ldrb	r3, [r7, #7]
 8000ad4:	f003 021f 	and.w	r2, r3, #31
 8000ad8:	4907      	ldr	r1, [pc, #28]	@ (8000af8 <__NVIC_EnableIRQ+0x38>)
 8000ada:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ade:	095b      	lsrs	r3, r3, #5
 8000ae0:	2001      	movs	r0, #1
 8000ae2:	fa00 f202 	lsl.w	r2, r0, r2
 8000ae6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000aea:	bf00      	nop
 8000aec:	370c      	adds	r7, #12
 8000aee:	46bd      	mov	sp, r7
 8000af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop
 8000af8:	e000e100 	.word	0xe000e100

08000afc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000afc:	b480      	push	{r7}
 8000afe:	b083      	sub	sp, #12
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	4603      	mov	r3, r0
 8000b04:	6039      	str	r1, [r7, #0]
 8000b06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	db0a      	blt.n	8000b26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b10:	683b      	ldr	r3, [r7, #0]
 8000b12:	b2da      	uxtb	r2, r3
 8000b14:	490c      	ldr	r1, [pc, #48]	@ (8000b48 <__NVIC_SetPriority+0x4c>)
 8000b16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b1a:	0112      	lsls	r2, r2, #4
 8000b1c:	b2d2      	uxtb	r2, r2
 8000b1e:	440b      	add	r3, r1
 8000b20:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b24:	e00a      	b.n	8000b3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	b2da      	uxtb	r2, r3
 8000b2a:	4908      	ldr	r1, [pc, #32]	@ (8000b4c <__NVIC_SetPriority+0x50>)
 8000b2c:	79fb      	ldrb	r3, [r7, #7]
 8000b2e:	f003 030f 	and.w	r3, r3, #15
 8000b32:	3b04      	subs	r3, #4
 8000b34:	0112      	lsls	r2, r2, #4
 8000b36:	b2d2      	uxtb	r2, r2
 8000b38:	440b      	add	r3, r1
 8000b3a:	761a      	strb	r2, [r3, #24]
}
 8000b3c:	bf00      	nop
 8000b3e:	370c      	adds	r7, #12
 8000b40:	46bd      	mov	sp, r7
 8000b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b46:	4770      	bx	lr
 8000b48:	e000e100 	.word	0xe000e100
 8000b4c:	e000ed00 	.word	0xe000ed00

08000b50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b089      	sub	sp, #36	@ 0x24
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	60f8      	str	r0, [r7, #12]
 8000b58:	60b9      	str	r1, [r7, #8]
 8000b5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	f003 0307 	and.w	r3, r3, #7
 8000b62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b64:	69fb      	ldr	r3, [r7, #28]
 8000b66:	f1c3 0307 	rsb	r3, r3, #7
 8000b6a:	2b04      	cmp	r3, #4
 8000b6c:	bf28      	it	cs
 8000b6e:	2304      	movcs	r3, #4
 8000b70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b72:	69fb      	ldr	r3, [r7, #28]
 8000b74:	3304      	adds	r3, #4
 8000b76:	2b06      	cmp	r3, #6
 8000b78:	d902      	bls.n	8000b80 <NVIC_EncodePriority+0x30>
 8000b7a:	69fb      	ldr	r3, [r7, #28]
 8000b7c:	3b03      	subs	r3, #3
 8000b7e:	e000      	b.n	8000b82 <NVIC_EncodePriority+0x32>
 8000b80:	2300      	movs	r3, #0
 8000b82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b84:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000b88:	69bb      	ldr	r3, [r7, #24]
 8000b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b8e:	43da      	mvns	r2, r3
 8000b90:	68bb      	ldr	r3, [r7, #8]
 8000b92:	401a      	ands	r2, r3
 8000b94:	697b      	ldr	r3, [r7, #20]
 8000b96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b98:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000b9c:	697b      	ldr	r3, [r7, #20]
 8000b9e:	fa01 f303 	lsl.w	r3, r1, r3
 8000ba2:	43d9      	mvns	r1, r3
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ba8:	4313      	orrs	r3, r2
         );
}
 8000baa:	4618      	mov	r0, r3
 8000bac:	3724      	adds	r7, #36	@ 0x24
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr

08000bb6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bb6:	b580      	push	{r7, lr}
 8000bb8:	b082      	sub	sp, #8
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000bbe:	6878      	ldr	r0, [r7, #4]
 8000bc0:	f7ff ff4c 	bl	8000a5c <__NVIC_SetPriorityGrouping>
}
 8000bc4:	bf00      	nop
 8000bc6:	3708      	adds	r7, #8
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}

08000bcc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b086      	sub	sp, #24
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	60b9      	str	r1, [r7, #8]
 8000bd6:	607a      	str	r2, [r7, #4]
 8000bd8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000bde:	f7ff ff61 	bl	8000aa4 <__NVIC_GetPriorityGrouping>
 8000be2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000be4:	687a      	ldr	r2, [r7, #4]
 8000be6:	68b9      	ldr	r1, [r7, #8]
 8000be8:	6978      	ldr	r0, [r7, #20]
 8000bea:	f7ff ffb1 	bl	8000b50 <NVIC_EncodePriority>
 8000bee:	4602      	mov	r2, r0
 8000bf0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000bf4:	4611      	mov	r1, r2
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f7ff ff80 	bl	8000afc <__NVIC_SetPriority>
}
 8000bfc:	bf00      	nop
 8000bfe:	3718      	adds	r7, #24
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}

08000c04 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b082      	sub	sp, #8
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c12:	4618      	mov	r0, r3
 8000c14:	f7ff ff54 	bl	8000ac0 <__NVIC_EnableIRQ>
}
 8000c18:	bf00      	nop
 8000c1a:	3708      	adds	r7, #8
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bd80      	pop	{r7, pc}

08000c20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b089      	sub	sp, #36	@ 0x24
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
 8000c28:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000c32:	2300      	movs	r3, #0
 8000c34:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000c36:	2300      	movs	r3, #0
 8000c38:	61fb      	str	r3, [r7, #28]
 8000c3a:	e16b      	b.n	8000f14 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	69fb      	ldr	r3, [r7, #28]
 8000c40:	fa02 f303 	lsl.w	r3, r2, r3
 8000c44:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c46:	683b      	ldr	r3, [r7, #0]
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	697a      	ldr	r2, [r7, #20]
 8000c4c:	4013      	ands	r3, r2
 8000c4e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000c50:	693a      	ldr	r2, [r7, #16]
 8000c52:	697b      	ldr	r3, [r7, #20]
 8000c54:	429a      	cmp	r2, r3
 8000c56:	f040 815a 	bne.w	8000f0e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000c5a:	683b      	ldr	r3, [r7, #0]
 8000c5c:	685b      	ldr	r3, [r3, #4]
 8000c5e:	f003 0303 	and.w	r3, r3, #3
 8000c62:	2b01      	cmp	r3, #1
 8000c64:	d005      	beq.n	8000c72 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	685b      	ldr	r3, [r3, #4]
 8000c6a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000c6e:	2b02      	cmp	r3, #2
 8000c70:	d130      	bne.n	8000cd4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	689b      	ldr	r3, [r3, #8]
 8000c76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000c78:	69fb      	ldr	r3, [r7, #28]
 8000c7a:	005b      	lsls	r3, r3, #1
 8000c7c:	2203      	movs	r2, #3
 8000c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c82:	43db      	mvns	r3, r3
 8000c84:	69ba      	ldr	r2, [r7, #24]
 8000c86:	4013      	ands	r3, r2
 8000c88:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000c8a:	683b      	ldr	r3, [r7, #0]
 8000c8c:	68da      	ldr	r2, [r3, #12]
 8000c8e:	69fb      	ldr	r3, [r7, #28]
 8000c90:	005b      	lsls	r3, r3, #1
 8000c92:	fa02 f303 	lsl.w	r3, r2, r3
 8000c96:	69ba      	ldr	r2, [r7, #24]
 8000c98:	4313      	orrs	r3, r2
 8000c9a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	69ba      	ldr	r2, [r7, #24]
 8000ca0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	685b      	ldr	r3, [r3, #4]
 8000ca6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ca8:	2201      	movs	r2, #1
 8000caa:	69fb      	ldr	r3, [r7, #28]
 8000cac:	fa02 f303 	lsl.w	r3, r2, r3
 8000cb0:	43db      	mvns	r3, r3
 8000cb2:	69ba      	ldr	r2, [r7, #24]
 8000cb4:	4013      	ands	r3, r2
 8000cb6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000cb8:	683b      	ldr	r3, [r7, #0]
 8000cba:	685b      	ldr	r3, [r3, #4]
 8000cbc:	091b      	lsrs	r3, r3, #4
 8000cbe:	f003 0201 	and.w	r2, r3, #1
 8000cc2:	69fb      	ldr	r3, [r7, #28]
 8000cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc8:	69ba      	ldr	r2, [r7, #24]
 8000cca:	4313      	orrs	r3, r2
 8000ccc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	69ba      	ldr	r2, [r7, #24]
 8000cd2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000cd4:	683b      	ldr	r3, [r7, #0]
 8000cd6:	685b      	ldr	r3, [r3, #4]
 8000cd8:	f003 0303 	and.w	r3, r3, #3
 8000cdc:	2b03      	cmp	r3, #3
 8000cde:	d017      	beq.n	8000d10 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	68db      	ldr	r3, [r3, #12]
 8000ce4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000ce6:	69fb      	ldr	r3, [r7, #28]
 8000ce8:	005b      	lsls	r3, r3, #1
 8000cea:	2203      	movs	r2, #3
 8000cec:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf0:	43db      	mvns	r3, r3
 8000cf2:	69ba      	ldr	r2, [r7, #24]
 8000cf4:	4013      	ands	r3, r2
 8000cf6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000cf8:	683b      	ldr	r3, [r7, #0]
 8000cfa:	689a      	ldr	r2, [r3, #8]
 8000cfc:	69fb      	ldr	r3, [r7, #28]
 8000cfe:	005b      	lsls	r3, r3, #1
 8000d00:	fa02 f303 	lsl.w	r3, r2, r3
 8000d04:	69ba      	ldr	r2, [r7, #24]
 8000d06:	4313      	orrs	r3, r2
 8000d08:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	69ba      	ldr	r2, [r7, #24]
 8000d0e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d10:	683b      	ldr	r3, [r7, #0]
 8000d12:	685b      	ldr	r3, [r3, #4]
 8000d14:	f003 0303 	and.w	r3, r3, #3
 8000d18:	2b02      	cmp	r3, #2
 8000d1a:	d123      	bne.n	8000d64 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000d1c:	69fb      	ldr	r3, [r7, #28]
 8000d1e:	08da      	lsrs	r2, r3, #3
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	3208      	adds	r2, #8
 8000d24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d28:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000d2a:	69fb      	ldr	r3, [r7, #28]
 8000d2c:	f003 0307 	and.w	r3, r3, #7
 8000d30:	009b      	lsls	r3, r3, #2
 8000d32:	220f      	movs	r2, #15
 8000d34:	fa02 f303 	lsl.w	r3, r2, r3
 8000d38:	43db      	mvns	r3, r3
 8000d3a:	69ba      	ldr	r2, [r7, #24]
 8000d3c:	4013      	ands	r3, r2
 8000d3e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000d40:	683b      	ldr	r3, [r7, #0]
 8000d42:	691a      	ldr	r2, [r3, #16]
 8000d44:	69fb      	ldr	r3, [r7, #28]
 8000d46:	f003 0307 	and.w	r3, r3, #7
 8000d4a:	009b      	lsls	r3, r3, #2
 8000d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d50:	69ba      	ldr	r2, [r7, #24]
 8000d52:	4313      	orrs	r3, r2
 8000d54:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000d56:	69fb      	ldr	r3, [r7, #28]
 8000d58:	08da      	lsrs	r2, r3, #3
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	3208      	adds	r2, #8
 8000d5e:	69b9      	ldr	r1, [r7, #24]
 8000d60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000d6a:	69fb      	ldr	r3, [r7, #28]
 8000d6c:	005b      	lsls	r3, r3, #1
 8000d6e:	2203      	movs	r2, #3
 8000d70:	fa02 f303 	lsl.w	r3, r2, r3
 8000d74:	43db      	mvns	r3, r3
 8000d76:	69ba      	ldr	r2, [r7, #24]
 8000d78:	4013      	ands	r3, r2
 8000d7a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d7c:	683b      	ldr	r3, [r7, #0]
 8000d7e:	685b      	ldr	r3, [r3, #4]
 8000d80:	f003 0203 	and.w	r2, r3, #3
 8000d84:	69fb      	ldr	r3, [r7, #28]
 8000d86:	005b      	lsls	r3, r3, #1
 8000d88:	fa02 f303 	lsl.w	r3, r2, r3
 8000d8c:	69ba      	ldr	r2, [r7, #24]
 8000d8e:	4313      	orrs	r3, r2
 8000d90:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	69ba      	ldr	r2, [r7, #24]
 8000d96:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000d98:	683b      	ldr	r3, [r7, #0]
 8000d9a:	685b      	ldr	r3, [r3, #4]
 8000d9c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	f000 80b4 	beq.w	8000f0e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000da6:	2300      	movs	r3, #0
 8000da8:	60fb      	str	r3, [r7, #12]
 8000daa:	4b60      	ldr	r3, [pc, #384]	@ (8000f2c <HAL_GPIO_Init+0x30c>)
 8000dac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dae:	4a5f      	ldr	r2, [pc, #380]	@ (8000f2c <HAL_GPIO_Init+0x30c>)
 8000db0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000db4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000db6:	4b5d      	ldr	r3, [pc, #372]	@ (8000f2c <HAL_GPIO_Init+0x30c>)
 8000db8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000dbe:	60fb      	str	r3, [r7, #12]
 8000dc0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000dc2:	4a5b      	ldr	r2, [pc, #364]	@ (8000f30 <HAL_GPIO_Init+0x310>)
 8000dc4:	69fb      	ldr	r3, [r7, #28]
 8000dc6:	089b      	lsrs	r3, r3, #2
 8000dc8:	3302      	adds	r3, #2
 8000dca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000dce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000dd0:	69fb      	ldr	r3, [r7, #28]
 8000dd2:	f003 0303 	and.w	r3, r3, #3
 8000dd6:	009b      	lsls	r3, r3, #2
 8000dd8:	220f      	movs	r2, #15
 8000dda:	fa02 f303 	lsl.w	r3, r2, r3
 8000dde:	43db      	mvns	r3, r3
 8000de0:	69ba      	ldr	r2, [r7, #24]
 8000de2:	4013      	ands	r3, r2
 8000de4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	4a52      	ldr	r2, [pc, #328]	@ (8000f34 <HAL_GPIO_Init+0x314>)
 8000dea:	4293      	cmp	r3, r2
 8000dec:	d02b      	beq.n	8000e46 <HAL_GPIO_Init+0x226>
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	4a51      	ldr	r2, [pc, #324]	@ (8000f38 <HAL_GPIO_Init+0x318>)
 8000df2:	4293      	cmp	r3, r2
 8000df4:	d025      	beq.n	8000e42 <HAL_GPIO_Init+0x222>
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	4a50      	ldr	r2, [pc, #320]	@ (8000f3c <HAL_GPIO_Init+0x31c>)
 8000dfa:	4293      	cmp	r3, r2
 8000dfc:	d01f      	beq.n	8000e3e <HAL_GPIO_Init+0x21e>
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	4a4f      	ldr	r2, [pc, #316]	@ (8000f40 <HAL_GPIO_Init+0x320>)
 8000e02:	4293      	cmp	r3, r2
 8000e04:	d019      	beq.n	8000e3a <HAL_GPIO_Init+0x21a>
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	4a4e      	ldr	r2, [pc, #312]	@ (8000f44 <HAL_GPIO_Init+0x324>)
 8000e0a:	4293      	cmp	r3, r2
 8000e0c:	d013      	beq.n	8000e36 <HAL_GPIO_Init+0x216>
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	4a4d      	ldr	r2, [pc, #308]	@ (8000f48 <HAL_GPIO_Init+0x328>)
 8000e12:	4293      	cmp	r3, r2
 8000e14:	d00d      	beq.n	8000e32 <HAL_GPIO_Init+0x212>
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	4a4c      	ldr	r2, [pc, #304]	@ (8000f4c <HAL_GPIO_Init+0x32c>)
 8000e1a:	4293      	cmp	r3, r2
 8000e1c:	d007      	beq.n	8000e2e <HAL_GPIO_Init+0x20e>
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	4a4b      	ldr	r2, [pc, #300]	@ (8000f50 <HAL_GPIO_Init+0x330>)
 8000e22:	4293      	cmp	r3, r2
 8000e24:	d101      	bne.n	8000e2a <HAL_GPIO_Init+0x20a>
 8000e26:	2307      	movs	r3, #7
 8000e28:	e00e      	b.n	8000e48 <HAL_GPIO_Init+0x228>
 8000e2a:	2308      	movs	r3, #8
 8000e2c:	e00c      	b.n	8000e48 <HAL_GPIO_Init+0x228>
 8000e2e:	2306      	movs	r3, #6
 8000e30:	e00a      	b.n	8000e48 <HAL_GPIO_Init+0x228>
 8000e32:	2305      	movs	r3, #5
 8000e34:	e008      	b.n	8000e48 <HAL_GPIO_Init+0x228>
 8000e36:	2304      	movs	r3, #4
 8000e38:	e006      	b.n	8000e48 <HAL_GPIO_Init+0x228>
 8000e3a:	2303      	movs	r3, #3
 8000e3c:	e004      	b.n	8000e48 <HAL_GPIO_Init+0x228>
 8000e3e:	2302      	movs	r3, #2
 8000e40:	e002      	b.n	8000e48 <HAL_GPIO_Init+0x228>
 8000e42:	2301      	movs	r3, #1
 8000e44:	e000      	b.n	8000e48 <HAL_GPIO_Init+0x228>
 8000e46:	2300      	movs	r3, #0
 8000e48:	69fa      	ldr	r2, [r7, #28]
 8000e4a:	f002 0203 	and.w	r2, r2, #3
 8000e4e:	0092      	lsls	r2, r2, #2
 8000e50:	4093      	lsls	r3, r2
 8000e52:	69ba      	ldr	r2, [r7, #24]
 8000e54:	4313      	orrs	r3, r2
 8000e56:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000e58:	4935      	ldr	r1, [pc, #212]	@ (8000f30 <HAL_GPIO_Init+0x310>)
 8000e5a:	69fb      	ldr	r3, [r7, #28]
 8000e5c:	089b      	lsrs	r3, r3, #2
 8000e5e:	3302      	adds	r3, #2
 8000e60:	69ba      	ldr	r2, [r7, #24]
 8000e62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000e66:	4b3b      	ldr	r3, [pc, #236]	@ (8000f54 <HAL_GPIO_Init+0x334>)
 8000e68:	689b      	ldr	r3, [r3, #8]
 8000e6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e6c:	693b      	ldr	r3, [r7, #16]
 8000e6e:	43db      	mvns	r3, r3
 8000e70:	69ba      	ldr	r2, [r7, #24]
 8000e72:	4013      	ands	r3, r2
 8000e74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	685b      	ldr	r3, [r3, #4]
 8000e7a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d003      	beq.n	8000e8a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000e82:	69ba      	ldr	r2, [r7, #24]
 8000e84:	693b      	ldr	r3, [r7, #16]
 8000e86:	4313      	orrs	r3, r2
 8000e88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000e8a:	4a32      	ldr	r2, [pc, #200]	@ (8000f54 <HAL_GPIO_Init+0x334>)
 8000e8c:	69bb      	ldr	r3, [r7, #24]
 8000e8e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000e90:	4b30      	ldr	r3, [pc, #192]	@ (8000f54 <HAL_GPIO_Init+0x334>)
 8000e92:	68db      	ldr	r3, [r3, #12]
 8000e94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e96:	693b      	ldr	r3, [r7, #16]
 8000e98:	43db      	mvns	r3, r3
 8000e9a:	69ba      	ldr	r2, [r7, #24]
 8000e9c:	4013      	ands	r3, r2
 8000e9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	685b      	ldr	r3, [r3, #4]
 8000ea4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d003      	beq.n	8000eb4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000eac:	69ba      	ldr	r2, [r7, #24]
 8000eae:	693b      	ldr	r3, [r7, #16]
 8000eb0:	4313      	orrs	r3, r2
 8000eb2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000eb4:	4a27      	ldr	r2, [pc, #156]	@ (8000f54 <HAL_GPIO_Init+0x334>)
 8000eb6:	69bb      	ldr	r3, [r7, #24]
 8000eb8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000eba:	4b26      	ldr	r3, [pc, #152]	@ (8000f54 <HAL_GPIO_Init+0x334>)
 8000ebc:	685b      	ldr	r3, [r3, #4]
 8000ebe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ec0:	693b      	ldr	r3, [r7, #16]
 8000ec2:	43db      	mvns	r3, r3
 8000ec4:	69ba      	ldr	r2, [r7, #24]
 8000ec6:	4013      	ands	r3, r2
 8000ec8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d003      	beq.n	8000ede <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8000ed6:	69ba      	ldr	r2, [r7, #24]
 8000ed8:	693b      	ldr	r3, [r7, #16]
 8000eda:	4313      	orrs	r3, r2
 8000edc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000ede:	4a1d      	ldr	r2, [pc, #116]	@ (8000f54 <HAL_GPIO_Init+0x334>)
 8000ee0:	69bb      	ldr	r3, [r7, #24]
 8000ee2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000ee4:	4b1b      	ldr	r3, [pc, #108]	@ (8000f54 <HAL_GPIO_Init+0x334>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000eea:	693b      	ldr	r3, [r7, #16]
 8000eec:	43db      	mvns	r3, r3
 8000eee:	69ba      	ldr	r2, [r7, #24]
 8000ef0:	4013      	ands	r3, r2
 8000ef2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	685b      	ldr	r3, [r3, #4]
 8000ef8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d003      	beq.n	8000f08 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8000f00:	69ba      	ldr	r2, [r7, #24]
 8000f02:	693b      	ldr	r3, [r7, #16]
 8000f04:	4313      	orrs	r3, r2
 8000f06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000f08:	4a12      	ldr	r2, [pc, #72]	@ (8000f54 <HAL_GPIO_Init+0x334>)
 8000f0a:	69bb      	ldr	r3, [r7, #24]
 8000f0c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f0e:	69fb      	ldr	r3, [r7, #28]
 8000f10:	3301      	adds	r3, #1
 8000f12:	61fb      	str	r3, [r7, #28]
 8000f14:	69fb      	ldr	r3, [r7, #28]
 8000f16:	2b0f      	cmp	r3, #15
 8000f18:	f67f ae90 	bls.w	8000c3c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000f1c:	bf00      	nop
 8000f1e:	bf00      	nop
 8000f20:	3724      	adds	r7, #36	@ 0x24
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop
 8000f2c:	40023800 	.word	0x40023800
 8000f30:	40013800 	.word	0x40013800
 8000f34:	40020000 	.word	0x40020000
 8000f38:	40020400 	.word	0x40020400
 8000f3c:	40020800 	.word	0x40020800
 8000f40:	40020c00 	.word	0x40020c00
 8000f44:	40021000 	.word	0x40021000
 8000f48:	40021400 	.word	0x40021400
 8000f4c:	40021800 	.word	0x40021800
 8000f50:	40021c00 	.word	0x40021c00
 8000f54:	40013c00 	.word	0x40013c00

08000f58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b083      	sub	sp, #12
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
 8000f60:	460b      	mov	r3, r1
 8000f62:	807b      	strh	r3, [r7, #2]
 8000f64:	4613      	mov	r3, r2
 8000f66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000f68:	787b      	ldrb	r3, [r7, #1]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d003      	beq.n	8000f76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000f6e:	887a      	ldrh	r2, [r7, #2]
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000f74:	e003      	b.n	8000f7e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000f76:	887b      	ldrh	r3, [r7, #2]
 8000f78:	041a      	lsls	r2, r3, #16
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	619a      	str	r2, [r3, #24]
}
 8000f7e:	bf00      	nop
 8000f80:	370c      	adds	r7, #12
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr

08000f8a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000f8a:	b480      	push	{r7}
 8000f8c:	b085      	sub	sp, #20
 8000f8e:	af00      	add	r7, sp, #0
 8000f90:	6078      	str	r0, [r7, #4]
 8000f92:	460b      	mov	r3, r1
 8000f94:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	695b      	ldr	r3, [r3, #20]
 8000f9a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000f9c:	887a      	ldrh	r2, [r7, #2]
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	4013      	ands	r3, r2
 8000fa2:	041a      	lsls	r2, r3, #16
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	43d9      	mvns	r1, r3
 8000fa8:	887b      	ldrh	r3, [r7, #2]
 8000faa:	400b      	ands	r3, r1
 8000fac:	431a      	orrs	r2, r3
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	619a      	str	r2, [r3, #24]
}
 8000fb2:	bf00      	nop
 8000fb4:	3714      	adds	r7, #20
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr
	...

08000fc0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b086      	sub	sp, #24
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d101      	bne.n	8000fd2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	e267      	b.n	80014a2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	f003 0301 	and.w	r3, r3, #1
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d075      	beq.n	80010ca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000fde:	4b88      	ldr	r3, [pc, #544]	@ (8001200 <HAL_RCC_OscConfig+0x240>)
 8000fe0:	689b      	ldr	r3, [r3, #8]
 8000fe2:	f003 030c 	and.w	r3, r3, #12
 8000fe6:	2b04      	cmp	r3, #4
 8000fe8:	d00c      	beq.n	8001004 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000fea:	4b85      	ldr	r3, [pc, #532]	@ (8001200 <HAL_RCC_OscConfig+0x240>)
 8000fec:	689b      	ldr	r3, [r3, #8]
 8000fee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000ff2:	2b08      	cmp	r3, #8
 8000ff4:	d112      	bne.n	800101c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000ff6:	4b82      	ldr	r3, [pc, #520]	@ (8001200 <HAL_RCC_OscConfig+0x240>)
 8000ff8:	685b      	ldr	r3, [r3, #4]
 8000ffa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000ffe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001002:	d10b      	bne.n	800101c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001004:	4b7e      	ldr	r3, [pc, #504]	@ (8001200 <HAL_RCC_OscConfig+0x240>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800100c:	2b00      	cmp	r3, #0
 800100e:	d05b      	beq.n	80010c8 <HAL_RCC_OscConfig+0x108>
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	2b00      	cmp	r3, #0
 8001016:	d157      	bne.n	80010c8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001018:	2301      	movs	r3, #1
 800101a:	e242      	b.n	80014a2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001024:	d106      	bne.n	8001034 <HAL_RCC_OscConfig+0x74>
 8001026:	4b76      	ldr	r3, [pc, #472]	@ (8001200 <HAL_RCC_OscConfig+0x240>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	4a75      	ldr	r2, [pc, #468]	@ (8001200 <HAL_RCC_OscConfig+0x240>)
 800102c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001030:	6013      	str	r3, [r2, #0]
 8001032:	e01d      	b.n	8001070 <HAL_RCC_OscConfig+0xb0>
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	685b      	ldr	r3, [r3, #4]
 8001038:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800103c:	d10c      	bne.n	8001058 <HAL_RCC_OscConfig+0x98>
 800103e:	4b70      	ldr	r3, [pc, #448]	@ (8001200 <HAL_RCC_OscConfig+0x240>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	4a6f      	ldr	r2, [pc, #444]	@ (8001200 <HAL_RCC_OscConfig+0x240>)
 8001044:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001048:	6013      	str	r3, [r2, #0]
 800104a:	4b6d      	ldr	r3, [pc, #436]	@ (8001200 <HAL_RCC_OscConfig+0x240>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	4a6c      	ldr	r2, [pc, #432]	@ (8001200 <HAL_RCC_OscConfig+0x240>)
 8001050:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001054:	6013      	str	r3, [r2, #0]
 8001056:	e00b      	b.n	8001070 <HAL_RCC_OscConfig+0xb0>
 8001058:	4b69      	ldr	r3, [pc, #420]	@ (8001200 <HAL_RCC_OscConfig+0x240>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4a68      	ldr	r2, [pc, #416]	@ (8001200 <HAL_RCC_OscConfig+0x240>)
 800105e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001062:	6013      	str	r3, [r2, #0]
 8001064:	4b66      	ldr	r3, [pc, #408]	@ (8001200 <HAL_RCC_OscConfig+0x240>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	4a65      	ldr	r2, [pc, #404]	@ (8001200 <HAL_RCC_OscConfig+0x240>)
 800106a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800106e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	685b      	ldr	r3, [r3, #4]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d013      	beq.n	80010a0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001078:	f7ff fce4 	bl	8000a44 <HAL_GetTick>
 800107c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800107e:	e008      	b.n	8001092 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001080:	f7ff fce0 	bl	8000a44 <HAL_GetTick>
 8001084:	4602      	mov	r2, r0
 8001086:	693b      	ldr	r3, [r7, #16]
 8001088:	1ad3      	subs	r3, r2, r3
 800108a:	2b64      	cmp	r3, #100	@ 0x64
 800108c:	d901      	bls.n	8001092 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800108e:	2303      	movs	r3, #3
 8001090:	e207      	b.n	80014a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001092:	4b5b      	ldr	r3, [pc, #364]	@ (8001200 <HAL_RCC_OscConfig+0x240>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800109a:	2b00      	cmp	r3, #0
 800109c:	d0f0      	beq.n	8001080 <HAL_RCC_OscConfig+0xc0>
 800109e:	e014      	b.n	80010ca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010a0:	f7ff fcd0 	bl	8000a44 <HAL_GetTick>
 80010a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010a6:	e008      	b.n	80010ba <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80010a8:	f7ff fccc 	bl	8000a44 <HAL_GetTick>
 80010ac:	4602      	mov	r2, r0
 80010ae:	693b      	ldr	r3, [r7, #16]
 80010b0:	1ad3      	subs	r3, r2, r3
 80010b2:	2b64      	cmp	r3, #100	@ 0x64
 80010b4:	d901      	bls.n	80010ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80010b6:	2303      	movs	r3, #3
 80010b8:	e1f3      	b.n	80014a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010ba:	4b51      	ldr	r3, [pc, #324]	@ (8001200 <HAL_RCC_OscConfig+0x240>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d1f0      	bne.n	80010a8 <HAL_RCC_OscConfig+0xe8>
 80010c6:	e000      	b.n	80010ca <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f003 0302 	and.w	r3, r3, #2
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d063      	beq.n	800119e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80010d6:	4b4a      	ldr	r3, [pc, #296]	@ (8001200 <HAL_RCC_OscConfig+0x240>)
 80010d8:	689b      	ldr	r3, [r3, #8]
 80010da:	f003 030c 	and.w	r3, r3, #12
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d00b      	beq.n	80010fa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80010e2:	4b47      	ldr	r3, [pc, #284]	@ (8001200 <HAL_RCC_OscConfig+0x240>)
 80010e4:	689b      	ldr	r3, [r3, #8]
 80010e6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80010ea:	2b08      	cmp	r3, #8
 80010ec:	d11c      	bne.n	8001128 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80010ee:	4b44      	ldr	r3, [pc, #272]	@ (8001200 <HAL_RCC_OscConfig+0x240>)
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d116      	bne.n	8001128 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010fa:	4b41      	ldr	r3, [pc, #260]	@ (8001200 <HAL_RCC_OscConfig+0x240>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f003 0302 	and.w	r3, r3, #2
 8001102:	2b00      	cmp	r3, #0
 8001104:	d005      	beq.n	8001112 <HAL_RCC_OscConfig+0x152>
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	68db      	ldr	r3, [r3, #12]
 800110a:	2b01      	cmp	r3, #1
 800110c:	d001      	beq.n	8001112 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800110e:	2301      	movs	r3, #1
 8001110:	e1c7      	b.n	80014a2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001112:	4b3b      	ldr	r3, [pc, #236]	@ (8001200 <HAL_RCC_OscConfig+0x240>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	691b      	ldr	r3, [r3, #16]
 800111e:	00db      	lsls	r3, r3, #3
 8001120:	4937      	ldr	r1, [pc, #220]	@ (8001200 <HAL_RCC_OscConfig+0x240>)
 8001122:	4313      	orrs	r3, r2
 8001124:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001126:	e03a      	b.n	800119e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	68db      	ldr	r3, [r3, #12]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d020      	beq.n	8001172 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001130:	4b34      	ldr	r3, [pc, #208]	@ (8001204 <HAL_RCC_OscConfig+0x244>)
 8001132:	2201      	movs	r2, #1
 8001134:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001136:	f7ff fc85 	bl	8000a44 <HAL_GetTick>
 800113a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800113c:	e008      	b.n	8001150 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800113e:	f7ff fc81 	bl	8000a44 <HAL_GetTick>
 8001142:	4602      	mov	r2, r0
 8001144:	693b      	ldr	r3, [r7, #16]
 8001146:	1ad3      	subs	r3, r2, r3
 8001148:	2b02      	cmp	r3, #2
 800114a:	d901      	bls.n	8001150 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800114c:	2303      	movs	r3, #3
 800114e:	e1a8      	b.n	80014a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001150:	4b2b      	ldr	r3, [pc, #172]	@ (8001200 <HAL_RCC_OscConfig+0x240>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	f003 0302 	and.w	r3, r3, #2
 8001158:	2b00      	cmp	r3, #0
 800115a:	d0f0      	beq.n	800113e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800115c:	4b28      	ldr	r3, [pc, #160]	@ (8001200 <HAL_RCC_OscConfig+0x240>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	691b      	ldr	r3, [r3, #16]
 8001168:	00db      	lsls	r3, r3, #3
 800116a:	4925      	ldr	r1, [pc, #148]	@ (8001200 <HAL_RCC_OscConfig+0x240>)
 800116c:	4313      	orrs	r3, r2
 800116e:	600b      	str	r3, [r1, #0]
 8001170:	e015      	b.n	800119e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001172:	4b24      	ldr	r3, [pc, #144]	@ (8001204 <HAL_RCC_OscConfig+0x244>)
 8001174:	2200      	movs	r2, #0
 8001176:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001178:	f7ff fc64 	bl	8000a44 <HAL_GetTick>
 800117c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800117e:	e008      	b.n	8001192 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001180:	f7ff fc60 	bl	8000a44 <HAL_GetTick>
 8001184:	4602      	mov	r2, r0
 8001186:	693b      	ldr	r3, [r7, #16]
 8001188:	1ad3      	subs	r3, r2, r3
 800118a:	2b02      	cmp	r3, #2
 800118c:	d901      	bls.n	8001192 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800118e:	2303      	movs	r3, #3
 8001190:	e187      	b.n	80014a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001192:	4b1b      	ldr	r3, [pc, #108]	@ (8001200 <HAL_RCC_OscConfig+0x240>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	f003 0302 	and.w	r3, r3, #2
 800119a:	2b00      	cmp	r3, #0
 800119c:	d1f0      	bne.n	8001180 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f003 0308 	and.w	r3, r3, #8
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d036      	beq.n	8001218 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	695b      	ldr	r3, [r3, #20]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d016      	beq.n	80011e0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80011b2:	4b15      	ldr	r3, [pc, #84]	@ (8001208 <HAL_RCC_OscConfig+0x248>)
 80011b4:	2201      	movs	r2, #1
 80011b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011b8:	f7ff fc44 	bl	8000a44 <HAL_GetTick>
 80011bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011be:	e008      	b.n	80011d2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011c0:	f7ff fc40 	bl	8000a44 <HAL_GetTick>
 80011c4:	4602      	mov	r2, r0
 80011c6:	693b      	ldr	r3, [r7, #16]
 80011c8:	1ad3      	subs	r3, r2, r3
 80011ca:	2b02      	cmp	r3, #2
 80011cc:	d901      	bls.n	80011d2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80011ce:	2303      	movs	r3, #3
 80011d0:	e167      	b.n	80014a2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011d2:	4b0b      	ldr	r3, [pc, #44]	@ (8001200 <HAL_RCC_OscConfig+0x240>)
 80011d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80011d6:	f003 0302 	and.w	r3, r3, #2
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d0f0      	beq.n	80011c0 <HAL_RCC_OscConfig+0x200>
 80011de:	e01b      	b.n	8001218 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80011e0:	4b09      	ldr	r3, [pc, #36]	@ (8001208 <HAL_RCC_OscConfig+0x248>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011e6:	f7ff fc2d 	bl	8000a44 <HAL_GetTick>
 80011ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011ec:	e00e      	b.n	800120c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011ee:	f7ff fc29 	bl	8000a44 <HAL_GetTick>
 80011f2:	4602      	mov	r2, r0
 80011f4:	693b      	ldr	r3, [r7, #16]
 80011f6:	1ad3      	subs	r3, r2, r3
 80011f8:	2b02      	cmp	r3, #2
 80011fa:	d907      	bls.n	800120c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80011fc:	2303      	movs	r3, #3
 80011fe:	e150      	b.n	80014a2 <HAL_RCC_OscConfig+0x4e2>
 8001200:	40023800 	.word	0x40023800
 8001204:	42470000 	.word	0x42470000
 8001208:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800120c:	4b88      	ldr	r3, [pc, #544]	@ (8001430 <HAL_RCC_OscConfig+0x470>)
 800120e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001210:	f003 0302 	and.w	r3, r3, #2
 8001214:	2b00      	cmp	r3, #0
 8001216:	d1ea      	bne.n	80011ee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	f003 0304 	and.w	r3, r3, #4
 8001220:	2b00      	cmp	r3, #0
 8001222:	f000 8097 	beq.w	8001354 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001226:	2300      	movs	r3, #0
 8001228:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800122a:	4b81      	ldr	r3, [pc, #516]	@ (8001430 <HAL_RCC_OscConfig+0x470>)
 800122c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800122e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001232:	2b00      	cmp	r3, #0
 8001234:	d10f      	bne.n	8001256 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001236:	2300      	movs	r3, #0
 8001238:	60bb      	str	r3, [r7, #8]
 800123a:	4b7d      	ldr	r3, [pc, #500]	@ (8001430 <HAL_RCC_OscConfig+0x470>)
 800123c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800123e:	4a7c      	ldr	r2, [pc, #496]	@ (8001430 <HAL_RCC_OscConfig+0x470>)
 8001240:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001244:	6413      	str	r3, [r2, #64]	@ 0x40
 8001246:	4b7a      	ldr	r3, [pc, #488]	@ (8001430 <HAL_RCC_OscConfig+0x470>)
 8001248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800124a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800124e:	60bb      	str	r3, [r7, #8]
 8001250:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001252:	2301      	movs	r3, #1
 8001254:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001256:	4b77      	ldr	r3, [pc, #476]	@ (8001434 <HAL_RCC_OscConfig+0x474>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800125e:	2b00      	cmp	r3, #0
 8001260:	d118      	bne.n	8001294 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001262:	4b74      	ldr	r3, [pc, #464]	@ (8001434 <HAL_RCC_OscConfig+0x474>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	4a73      	ldr	r2, [pc, #460]	@ (8001434 <HAL_RCC_OscConfig+0x474>)
 8001268:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800126c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800126e:	f7ff fbe9 	bl	8000a44 <HAL_GetTick>
 8001272:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001274:	e008      	b.n	8001288 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001276:	f7ff fbe5 	bl	8000a44 <HAL_GetTick>
 800127a:	4602      	mov	r2, r0
 800127c:	693b      	ldr	r3, [r7, #16]
 800127e:	1ad3      	subs	r3, r2, r3
 8001280:	2b02      	cmp	r3, #2
 8001282:	d901      	bls.n	8001288 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001284:	2303      	movs	r3, #3
 8001286:	e10c      	b.n	80014a2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001288:	4b6a      	ldr	r3, [pc, #424]	@ (8001434 <HAL_RCC_OscConfig+0x474>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001290:	2b00      	cmp	r3, #0
 8001292:	d0f0      	beq.n	8001276 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	689b      	ldr	r3, [r3, #8]
 8001298:	2b01      	cmp	r3, #1
 800129a:	d106      	bne.n	80012aa <HAL_RCC_OscConfig+0x2ea>
 800129c:	4b64      	ldr	r3, [pc, #400]	@ (8001430 <HAL_RCC_OscConfig+0x470>)
 800129e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80012a0:	4a63      	ldr	r2, [pc, #396]	@ (8001430 <HAL_RCC_OscConfig+0x470>)
 80012a2:	f043 0301 	orr.w	r3, r3, #1
 80012a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80012a8:	e01c      	b.n	80012e4 <HAL_RCC_OscConfig+0x324>
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	689b      	ldr	r3, [r3, #8]
 80012ae:	2b05      	cmp	r3, #5
 80012b0:	d10c      	bne.n	80012cc <HAL_RCC_OscConfig+0x30c>
 80012b2:	4b5f      	ldr	r3, [pc, #380]	@ (8001430 <HAL_RCC_OscConfig+0x470>)
 80012b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80012b6:	4a5e      	ldr	r2, [pc, #376]	@ (8001430 <HAL_RCC_OscConfig+0x470>)
 80012b8:	f043 0304 	orr.w	r3, r3, #4
 80012bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80012be:	4b5c      	ldr	r3, [pc, #368]	@ (8001430 <HAL_RCC_OscConfig+0x470>)
 80012c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80012c2:	4a5b      	ldr	r2, [pc, #364]	@ (8001430 <HAL_RCC_OscConfig+0x470>)
 80012c4:	f043 0301 	orr.w	r3, r3, #1
 80012c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80012ca:	e00b      	b.n	80012e4 <HAL_RCC_OscConfig+0x324>
 80012cc:	4b58      	ldr	r3, [pc, #352]	@ (8001430 <HAL_RCC_OscConfig+0x470>)
 80012ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80012d0:	4a57      	ldr	r2, [pc, #348]	@ (8001430 <HAL_RCC_OscConfig+0x470>)
 80012d2:	f023 0301 	bic.w	r3, r3, #1
 80012d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80012d8:	4b55      	ldr	r3, [pc, #340]	@ (8001430 <HAL_RCC_OscConfig+0x470>)
 80012da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80012dc:	4a54      	ldr	r2, [pc, #336]	@ (8001430 <HAL_RCC_OscConfig+0x470>)
 80012de:	f023 0304 	bic.w	r3, r3, #4
 80012e2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	689b      	ldr	r3, [r3, #8]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d015      	beq.n	8001318 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012ec:	f7ff fbaa 	bl	8000a44 <HAL_GetTick>
 80012f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012f2:	e00a      	b.n	800130a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80012f4:	f7ff fba6 	bl	8000a44 <HAL_GetTick>
 80012f8:	4602      	mov	r2, r0
 80012fa:	693b      	ldr	r3, [r7, #16]
 80012fc:	1ad3      	subs	r3, r2, r3
 80012fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001302:	4293      	cmp	r3, r2
 8001304:	d901      	bls.n	800130a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001306:	2303      	movs	r3, #3
 8001308:	e0cb      	b.n	80014a2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800130a:	4b49      	ldr	r3, [pc, #292]	@ (8001430 <HAL_RCC_OscConfig+0x470>)
 800130c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800130e:	f003 0302 	and.w	r3, r3, #2
 8001312:	2b00      	cmp	r3, #0
 8001314:	d0ee      	beq.n	80012f4 <HAL_RCC_OscConfig+0x334>
 8001316:	e014      	b.n	8001342 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001318:	f7ff fb94 	bl	8000a44 <HAL_GetTick>
 800131c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800131e:	e00a      	b.n	8001336 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001320:	f7ff fb90 	bl	8000a44 <HAL_GetTick>
 8001324:	4602      	mov	r2, r0
 8001326:	693b      	ldr	r3, [r7, #16]
 8001328:	1ad3      	subs	r3, r2, r3
 800132a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800132e:	4293      	cmp	r3, r2
 8001330:	d901      	bls.n	8001336 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001332:	2303      	movs	r3, #3
 8001334:	e0b5      	b.n	80014a2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001336:	4b3e      	ldr	r3, [pc, #248]	@ (8001430 <HAL_RCC_OscConfig+0x470>)
 8001338:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800133a:	f003 0302 	and.w	r3, r3, #2
 800133e:	2b00      	cmp	r3, #0
 8001340:	d1ee      	bne.n	8001320 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001342:	7dfb      	ldrb	r3, [r7, #23]
 8001344:	2b01      	cmp	r3, #1
 8001346:	d105      	bne.n	8001354 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001348:	4b39      	ldr	r3, [pc, #228]	@ (8001430 <HAL_RCC_OscConfig+0x470>)
 800134a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800134c:	4a38      	ldr	r2, [pc, #224]	@ (8001430 <HAL_RCC_OscConfig+0x470>)
 800134e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001352:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	699b      	ldr	r3, [r3, #24]
 8001358:	2b00      	cmp	r3, #0
 800135a:	f000 80a1 	beq.w	80014a0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800135e:	4b34      	ldr	r3, [pc, #208]	@ (8001430 <HAL_RCC_OscConfig+0x470>)
 8001360:	689b      	ldr	r3, [r3, #8]
 8001362:	f003 030c 	and.w	r3, r3, #12
 8001366:	2b08      	cmp	r3, #8
 8001368:	d05c      	beq.n	8001424 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	699b      	ldr	r3, [r3, #24]
 800136e:	2b02      	cmp	r3, #2
 8001370:	d141      	bne.n	80013f6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001372:	4b31      	ldr	r3, [pc, #196]	@ (8001438 <HAL_RCC_OscConfig+0x478>)
 8001374:	2200      	movs	r2, #0
 8001376:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001378:	f7ff fb64 	bl	8000a44 <HAL_GetTick>
 800137c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800137e:	e008      	b.n	8001392 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001380:	f7ff fb60 	bl	8000a44 <HAL_GetTick>
 8001384:	4602      	mov	r2, r0
 8001386:	693b      	ldr	r3, [r7, #16]
 8001388:	1ad3      	subs	r3, r2, r3
 800138a:	2b02      	cmp	r3, #2
 800138c:	d901      	bls.n	8001392 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800138e:	2303      	movs	r3, #3
 8001390:	e087      	b.n	80014a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001392:	4b27      	ldr	r3, [pc, #156]	@ (8001430 <HAL_RCC_OscConfig+0x470>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800139a:	2b00      	cmp	r3, #0
 800139c:	d1f0      	bne.n	8001380 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	69da      	ldr	r2, [r3, #28]
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	6a1b      	ldr	r3, [r3, #32]
 80013a6:	431a      	orrs	r2, r3
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013ac:	019b      	lsls	r3, r3, #6
 80013ae:	431a      	orrs	r2, r3
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013b4:	085b      	lsrs	r3, r3, #1
 80013b6:	3b01      	subs	r3, #1
 80013b8:	041b      	lsls	r3, r3, #16
 80013ba:	431a      	orrs	r2, r3
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013c0:	061b      	lsls	r3, r3, #24
 80013c2:	491b      	ldr	r1, [pc, #108]	@ (8001430 <HAL_RCC_OscConfig+0x470>)
 80013c4:	4313      	orrs	r3, r2
 80013c6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80013c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001438 <HAL_RCC_OscConfig+0x478>)
 80013ca:	2201      	movs	r2, #1
 80013cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013ce:	f7ff fb39 	bl	8000a44 <HAL_GetTick>
 80013d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013d4:	e008      	b.n	80013e8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013d6:	f7ff fb35 	bl	8000a44 <HAL_GetTick>
 80013da:	4602      	mov	r2, r0
 80013dc:	693b      	ldr	r3, [r7, #16]
 80013de:	1ad3      	subs	r3, r2, r3
 80013e0:	2b02      	cmp	r3, #2
 80013e2:	d901      	bls.n	80013e8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80013e4:	2303      	movs	r3, #3
 80013e6:	e05c      	b.n	80014a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013e8:	4b11      	ldr	r3, [pc, #68]	@ (8001430 <HAL_RCC_OscConfig+0x470>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d0f0      	beq.n	80013d6 <HAL_RCC_OscConfig+0x416>
 80013f4:	e054      	b.n	80014a0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013f6:	4b10      	ldr	r3, [pc, #64]	@ (8001438 <HAL_RCC_OscConfig+0x478>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013fc:	f7ff fb22 	bl	8000a44 <HAL_GetTick>
 8001400:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001402:	e008      	b.n	8001416 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001404:	f7ff fb1e 	bl	8000a44 <HAL_GetTick>
 8001408:	4602      	mov	r2, r0
 800140a:	693b      	ldr	r3, [r7, #16]
 800140c:	1ad3      	subs	r3, r2, r3
 800140e:	2b02      	cmp	r3, #2
 8001410:	d901      	bls.n	8001416 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001412:	2303      	movs	r3, #3
 8001414:	e045      	b.n	80014a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001416:	4b06      	ldr	r3, [pc, #24]	@ (8001430 <HAL_RCC_OscConfig+0x470>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800141e:	2b00      	cmp	r3, #0
 8001420:	d1f0      	bne.n	8001404 <HAL_RCC_OscConfig+0x444>
 8001422:	e03d      	b.n	80014a0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	699b      	ldr	r3, [r3, #24]
 8001428:	2b01      	cmp	r3, #1
 800142a:	d107      	bne.n	800143c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800142c:	2301      	movs	r3, #1
 800142e:	e038      	b.n	80014a2 <HAL_RCC_OscConfig+0x4e2>
 8001430:	40023800 	.word	0x40023800
 8001434:	40007000 	.word	0x40007000
 8001438:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800143c:	4b1b      	ldr	r3, [pc, #108]	@ (80014ac <HAL_RCC_OscConfig+0x4ec>)
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	699b      	ldr	r3, [r3, #24]
 8001446:	2b01      	cmp	r3, #1
 8001448:	d028      	beq.n	800149c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001454:	429a      	cmp	r2, r3
 8001456:	d121      	bne.n	800149c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001462:	429a      	cmp	r2, r3
 8001464:	d11a      	bne.n	800149c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001466:	68fa      	ldr	r2, [r7, #12]
 8001468:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800146c:	4013      	ands	r3, r2
 800146e:	687a      	ldr	r2, [r7, #4]
 8001470:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001472:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001474:	4293      	cmp	r3, r2
 8001476:	d111      	bne.n	800149c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001482:	085b      	lsrs	r3, r3, #1
 8001484:	3b01      	subs	r3, #1
 8001486:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001488:	429a      	cmp	r2, r3
 800148a:	d107      	bne.n	800149c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001496:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001498:	429a      	cmp	r2, r3
 800149a:	d001      	beq.n	80014a0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800149c:	2301      	movs	r3, #1
 800149e:	e000      	b.n	80014a2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80014a0:	2300      	movs	r3, #0
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	3718      	adds	r7, #24
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	40023800 	.word	0x40023800

080014b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b084      	sub	sp, #16
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
 80014b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d101      	bne.n	80014c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80014c0:	2301      	movs	r3, #1
 80014c2:	e0cc      	b.n	800165e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80014c4:	4b68      	ldr	r3, [pc, #416]	@ (8001668 <HAL_RCC_ClockConfig+0x1b8>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f003 0307 	and.w	r3, r3, #7
 80014cc:	683a      	ldr	r2, [r7, #0]
 80014ce:	429a      	cmp	r2, r3
 80014d0:	d90c      	bls.n	80014ec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014d2:	4b65      	ldr	r3, [pc, #404]	@ (8001668 <HAL_RCC_ClockConfig+0x1b8>)
 80014d4:	683a      	ldr	r2, [r7, #0]
 80014d6:	b2d2      	uxtb	r2, r2
 80014d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80014da:	4b63      	ldr	r3, [pc, #396]	@ (8001668 <HAL_RCC_ClockConfig+0x1b8>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f003 0307 	and.w	r3, r3, #7
 80014e2:	683a      	ldr	r2, [r7, #0]
 80014e4:	429a      	cmp	r2, r3
 80014e6:	d001      	beq.n	80014ec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80014e8:	2301      	movs	r3, #1
 80014ea:	e0b8      	b.n	800165e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f003 0302 	and.w	r3, r3, #2
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d020      	beq.n	800153a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f003 0304 	and.w	r3, r3, #4
 8001500:	2b00      	cmp	r3, #0
 8001502:	d005      	beq.n	8001510 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001504:	4b59      	ldr	r3, [pc, #356]	@ (800166c <HAL_RCC_ClockConfig+0x1bc>)
 8001506:	689b      	ldr	r3, [r3, #8]
 8001508:	4a58      	ldr	r2, [pc, #352]	@ (800166c <HAL_RCC_ClockConfig+0x1bc>)
 800150a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800150e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f003 0308 	and.w	r3, r3, #8
 8001518:	2b00      	cmp	r3, #0
 800151a:	d005      	beq.n	8001528 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800151c:	4b53      	ldr	r3, [pc, #332]	@ (800166c <HAL_RCC_ClockConfig+0x1bc>)
 800151e:	689b      	ldr	r3, [r3, #8]
 8001520:	4a52      	ldr	r2, [pc, #328]	@ (800166c <HAL_RCC_ClockConfig+0x1bc>)
 8001522:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001526:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001528:	4b50      	ldr	r3, [pc, #320]	@ (800166c <HAL_RCC_ClockConfig+0x1bc>)
 800152a:	689b      	ldr	r3, [r3, #8]
 800152c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	689b      	ldr	r3, [r3, #8]
 8001534:	494d      	ldr	r1, [pc, #308]	@ (800166c <HAL_RCC_ClockConfig+0x1bc>)
 8001536:	4313      	orrs	r3, r2
 8001538:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f003 0301 	and.w	r3, r3, #1
 8001542:	2b00      	cmp	r3, #0
 8001544:	d044      	beq.n	80015d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	2b01      	cmp	r3, #1
 800154c:	d107      	bne.n	800155e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800154e:	4b47      	ldr	r3, [pc, #284]	@ (800166c <HAL_RCC_ClockConfig+0x1bc>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001556:	2b00      	cmp	r3, #0
 8001558:	d119      	bne.n	800158e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800155a:	2301      	movs	r3, #1
 800155c:	e07f      	b.n	800165e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	2b02      	cmp	r3, #2
 8001564:	d003      	beq.n	800156e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800156a:	2b03      	cmp	r3, #3
 800156c:	d107      	bne.n	800157e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800156e:	4b3f      	ldr	r3, [pc, #252]	@ (800166c <HAL_RCC_ClockConfig+0x1bc>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001576:	2b00      	cmp	r3, #0
 8001578:	d109      	bne.n	800158e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800157a:	2301      	movs	r3, #1
 800157c:	e06f      	b.n	800165e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800157e:	4b3b      	ldr	r3, [pc, #236]	@ (800166c <HAL_RCC_ClockConfig+0x1bc>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f003 0302 	and.w	r3, r3, #2
 8001586:	2b00      	cmp	r3, #0
 8001588:	d101      	bne.n	800158e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800158a:	2301      	movs	r3, #1
 800158c:	e067      	b.n	800165e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800158e:	4b37      	ldr	r3, [pc, #220]	@ (800166c <HAL_RCC_ClockConfig+0x1bc>)
 8001590:	689b      	ldr	r3, [r3, #8]
 8001592:	f023 0203 	bic.w	r2, r3, #3
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	4934      	ldr	r1, [pc, #208]	@ (800166c <HAL_RCC_ClockConfig+0x1bc>)
 800159c:	4313      	orrs	r3, r2
 800159e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80015a0:	f7ff fa50 	bl	8000a44 <HAL_GetTick>
 80015a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015a6:	e00a      	b.n	80015be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015a8:	f7ff fa4c 	bl	8000a44 <HAL_GetTick>
 80015ac:	4602      	mov	r2, r0
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	1ad3      	subs	r3, r2, r3
 80015b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d901      	bls.n	80015be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80015ba:	2303      	movs	r3, #3
 80015bc:	e04f      	b.n	800165e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015be:	4b2b      	ldr	r3, [pc, #172]	@ (800166c <HAL_RCC_ClockConfig+0x1bc>)
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	f003 020c 	and.w	r2, r3, #12
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	009b      	lsls	r3, r3, #2
 80015cc:	429a      	cmp	r2, r3
 80015ce:	d1eb      	bne.n	80015a8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80015d0:	4b25      	ldr	r3, [pc, #148]	@ (8001668 <HAL_RCC_ClockConfig+0x1b8>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f003 0307 	and.w	r3, r3, #7
 80015d8:	683a      	ldr	r2, [r7, #0]
 80015da:	429a      	cmp	r2, r3
 80015dc:	d20c      	bcs.n	80015f8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015de:	4b22      	ldr	r3, [pc, #136]	@ (8001668 <HAL_RCC_ClockConfig+0x1b8>)
 80015e0:	683a      	ldr	r2, [r7, #0]
 80015e2:	b2d2      	uxtb	r2, r2
 80015e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015e6:	4b20      	ldr	r3, [pc, #128]	@ (8001668 <HAL_RCC_ClockConfig+0x1b8>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f003 0307 	and.w	r3, r3, #7
 80015ee:	683a      	ldr	r2, [r7, #0]
 80015f0:	429a      	cmp	r2, r3
 80015f2:	d001      	beq.n	80015f8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80015f4:	2301      	movs	r3, #1
 80015f6:	e032      	b.n	800165e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f003 0304 	and.w	r3, r3, #4
 8001600:	2b00      	cmp	r3, #0
 8001602:	d008      	beq.n	8001616 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001604:	4b19      	ldr	r3, [pc, #100]	@ (800166c <HAL_RCC_ClockConfig+0x1bc>)
 8001606:	689b      	ldr	r3, [r3, #8]
 8001608:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	68db      	ldr	r3, [r3, #12]
 8001610:	4916      	ldr	r1, [pc, #88]	@ (800166c <HAL_RCC_ClockConfig+0x1bc>)
 8001612:	4313      	orrs	r3, r2
 8001614:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f003 0308 	and.w	r3, r3, #8
 800161e:	2b00      	cmp	r3, #0
 8001620:	d009      	beq.n	8001636 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001622:	4b12      	ldr	r3, [pc, #72]	@ (800166c <HAL_RCC_ClockConfig+0x1bc>)
 8001624:	689b      	ldr	r3, [r3, #8]
 8001626:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	691b      	ldr	r3, [r3, #16]
 800162e:	00db      	lsls	r3, r3, #3
 8001630:	490e      	ldr	r1, [pc, #56]	@ (800166c <HAL_RCC_ClockConfig+0x1bc>)
 8001632:	4313      	orrs	r3, r2
 8001634:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001636:	f000 f821 	bl	800167c <HAL_RCC_GetSysClockFreq>
 800163a:	4602      	mov	r2, r0
 800163c:	4b0b      	ldr	r3, [pc, #44]	@ (800166c <HAL_RCC_ClockConfig+0x1bc>)
 800163e:	689b      	ldr	r3, [r3, #8]
 8001640:	091b      	lsrs	r3, r3, #4
 8001642:	f003 030f 	and.w	r3, r3, #15
 8001646:	490a      	ldr	r1, [pc, #40]	@ (8001670 <HAL_RCC_ClockConfig+0x1c0>)
 8001648:	5ccb      	ldrb	r3, [r1, r3]
 800164a:	fa22 f303 	lsr.w	r3, r2, r3
 800164e:	4a09      	ldr	r2, [pc, #36]	@ (8001674 <HAL_RCC_ClockConfig+0x1c4>)
 8001650:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001652:	4b09      	ldr	r3, [pc, #36]	@ (8001678 <HAL_RCC_ClockConfig+0x1c8>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4618      	mov	r0, r3
 8001658:	f7ff f8e8 	bl	800082c <HAL_InitTick>

  return HAL_OK;
 800165c:	2300      	movs	r3, #0
}
 800165e:	4618      	mov	r0, r3
 8001660:	3710      	adds	r7, #16
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	40023c00 	.word	0x40023c00
 800166c:	40023800 	.word	0x40023800
 8001670:	08003530 	.word	0x08003530
 8001674:	20000000 	.word	0x20000000
 8001678:	20000004 	.word	0x20000004

0800167c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800167c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001680:	b094      	sub	sp, #80	@ 0x50
 8001682:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001684:	2300      	movs	r3, #0
 8001686:	647b      	str	r3, [r7, #68]	@ 0x44
 8001688:	2300      	movs	r3, #0
 800168a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800168c:	2300      	movs	r3, #0
 800168e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001690:	2300      	movs	r3, #0
 8001692:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001694:	4b79      	ldr	r3, [pc, #484]	@ (800187c <HAL_RCC_GetSysClockFreq+0x200>)
 8001696:	689b      	ldr	r3, [r3, #8]
 8001698:	f003 030c 	and.w	r3, r3, #12
 800169c:	2b08      	cmp	r3, #8
 800169e:	d00d      	beq.n	80016bc <HAL_RCC_GetSysClockFreq+0x40>
 80016a0:	2b08      	cmp	r3, #8
 80016a2:	f200 80e1 	bhi.w	8001868 <HAL_RCC_GetSysClockFreq+0x1ec>
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d002      	beq.n	80016b0 <HAL_RCC_GetSysClockFreq+0x34>
 80016aa:	2b04      	cmp	r3, #4
 80016ac:	d003      	beq.n	80016b6 <HAL_RCC_GetSysClockFreq+0x3a>
 80016ae:	e0db      	b.n	8001868 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80016b0:	4b73      	ldr	r3, [pc, #460]	@ (8001880 <HAL_RCC_GetSysClockFreq+0x204>)
 80016b2:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 80016b4:	e0db      	b.n	800186e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80016b6:	4b73      	ldr	r3, [pc, #460]	@ (8001884 <HAL_RCC_GetSysClockFreq+0x208>)
 80016b8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80016ba:	e0d8      	b.n	800186e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80016bc:	4b6f      	ldr	r3, [pc, #444]	@ (800187c <HAL_RCC_GetSysClockFreq+0x200>)
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80016c4:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80016c6:	4b6d      	ldr	r3, [pc, #436]	@ (800187c <HAL_RCC_GetSysClockFreq+0x200>)
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d063      	beq.n	800179a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016d2:	4b6a      	ldr	r3, [pc, #424]	@ (800187c <HAL_RCC_GetSysClockFreq+0x200>)
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	099b      	lsrs	r3, r3, #6
 80016d8:	2200      	movs	r2, #0
 80016da:	63bb      	str	r3, [r7, #56]	@ 0x38
 80016dc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80016de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80016e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80016e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80016e6:	2300      	movs	r3, #0
 80016e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80016ea:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80016ee:	4622      	mov	r2, r4
 80016f0:	462b      	mov	r3, r5
 80016f2:	f04f 0000 	mov.w	r0, #0
 80016f6:	f04f 0100 	mov.w	r1, #0
 80016fa:	0159      	lsls	r1, r3, #5
 80016fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001700:	0150      	lsls	r0, r2, #5
 8001702:	4602      	mov	r2, r0
 8001704:	460b      	mov	r3, r1
 8001706:	4621      	mov	r1, r4
 8001708:	1a51      	subs	r1, r2, r1
 800170a:	6139      	str	r1, [r7, #16]
 800170c:	4629      	mov	r1, r5
 800170e:	eb63 0301 	sbc.w	r3, r3, r1
 8001712:	617b      	str	r3, [r7, #20]
 8001714:	f04f 0200 	mov.w	r2, #0
 8001718:	f04f 0300 	mov.w	r3, #0
 800171c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001720:	4659      	mov	r1, fp
 8001722:	018b      	lsls	r3, r1, #6
 8001724:	4651      	mov	r1, sl
 8001726:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800172a:	4651      	mov	r1, sl
 800172c:	018a      	lsls	r2, r1, #6
 800172e:	4651      	mov	r1, sl
 8001730:	ebb2 0801 	subs.w	r8, r2, r1
 8001734:	4659      	mov	r1, fp
 8001736:	eb63 0901 	sbc.w	r9, r3, r1
 800173a:	f04f 0200 	mov.w	r2, #0
 800173e:	f04f 0300 	mov.w	r3, #0
 8001742:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001746:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800174a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800174e:	4690      	mov	r8, r2
 8001750:	4699      	mov	r9, r3
 8001752:	4623      	mov	r3, r4
 8001754:	eb18 0303 	adds.w	r3, r8, r3
 8001758:	60bb      	str	r3, [r7, #8]
 800175a:	462b      	mov	r3, r5
 800175c:	eb49 0303 	adc.w	r3, r9, r3
 8001760:	60fb      	str	r3, [r7, #12]
 8001762:	f04f 0200 	mov.w	r2, #0
 8001766:	f04f 0300 	mov.w	r3, #0
 800176a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800176e:	4629      	mov	r1, r5
 8001770:	024b      	lsls	r3, r1, #9
 8001772:	4621      	mov	r1, r4
 8001774:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001778:	4621      	mov	r1, r4
 800177a:	024a      	lsls	r2, r1, #9
 800177c:	4610      	mov	r0, r2
 800177e:	4619      	mov	r1, r3
 8001780:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001782:	2200      	movs	r2, #0
 8001784:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001786:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001788:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800178c:	f7fe fd20 	bl	80001d0 <__aeabi_uldivmod>
 8001790:	4602      	mov	r2, r0
 8001792:	460b      	mov	r3, r1
 8001794:	4613      	mov	r3, r2
 8001796:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001798:	e058      	b.n	800184c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800179a:	4b38      	ldr	r3, [pc, #224]	@ (800187c <HAL_RCC_GetSysClockFreq+0x200>)
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	099b      	lsrs	r3, r3, #6
 80017a0:	2200      	movs	r2, #0
 80017a2:	4618      	mov	r0, r3
 80017a4:	4611      	mov	r1, r2
 80017a6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80017aa:	623b      	str	r3, [r7, #32]
 80017ac:	2300      	movs	r3, #0
 80017ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80017b0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80017b4:	4642      	mov	r2, r8
 80017b6:	464b      	mov	r3, r9
 80017b8:	f04f 0000 	mov.w	r0, #0
 80017bc:	f04f 0100 	mov.w	r1, #0
 80017c0:	0159      	lsls	r1, r3, #5
 80017c2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80017c6:	0150      	lsls	r0, r2, #5
 80017c8:	4602      	mov	r2, r0
 80017ca:	460b      	mov	r3, r1
 80017cc:	4641      	mov	r1, r8
 80017ce:	ebb2 0a01 	subs.w	sl, r2, r1
 80017d2:	4649      	mov	r1, r9
 80017d4:	eb63 0b01 	sbc.w	fp, r3, r1
 80017d8:	f04f 0200 	mov.w	r2, #0
 80017dc:	f04f 0300 	mov.w	r3, #0
 80017e0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80017e4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80017e8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80017ec:	ebb2 040a 	subs.w	r4, r2, sl
 80017f0:	eb63 050b 	sbc.w	r5, r3, fp
 80017f4:	f04f 0200 	mov.w	r2, #0
 80017f8:	f04f 0300 	mov.w	r3, #0
 80017fc:	00eb      	lsls	r3, r5, #3
 80017fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001802:	00e2      	lsls	r2, r4, #3
 8001804:	4614      	mov	r4, r2
 8001806:	461d      	mov	r5, r3
 8001808:	4643      	mov	r3, r8
 800180a:	18e3      	adds	r3, r4, r3
 800180c:	603b      	str	r3, [r7, #0]
 800180e:	464b      	mov	r3, r9
 8001810:	eb45 0303 	adc.w	r3, r5, r3
 8001814:	607b      	str	r3, [r7, #4]
 8001816:	f04f 0200 	mov.w	r2, #0
 800181a:	f04f 0300 	mov.w	r3, #0
 800181e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001822:	4629      	mov	r1, r5
 8001824:	028b      	lsls	r3, r1, #10
 8001826:	4621      	mov	r1, r4
 8001828:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800182c:	4621      	mov	r1, r4
 800182e:	028a      	lsls	r2, r1, #10
 8001830:	4610      	mov	r0, r2
 8001832:	4619      	mov	r1, r3
 8001834:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001836:	2200      	movs	r2, #0
 8001838:	61bb      	str	r3, [r7, #24]
 800183a:	61fa      	str	r2, [r7, #28]
 800183c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001840:	f7fe fcc6 	bl	80001d0 <__aeabi_uldivmod>
 8001844:	4602      	mov	r2, r0
 8001846:	460b      	mov	r3, r1
 8001848:	4613      	mov	r3, r2
 800184a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800184c:	4b0b      	ldr	r3, [pc, #44]	@ (800187c <HAL_RCC_GetSysClockFreq+0x200>)
 800184e:	685b      	ldr	r3, [r3, #4]
 8001850:	0c1b      	lsrs	r3, r3, #16
 8001852:	f003 0303 	and.w	r3, r3, #3
 8001856:	3301      	adds	r3, #1
 8001858:	005b      	lsls	r3, r3, #1
 800185a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 800185c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800185e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001860:	fbb2 f3f3 	udiv	r3, r2, r3
 8001864:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001866:	e002      	b.n	800186e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001868:	4b05      	ldr	r3, [pc, #20]	@ (8001880 <HAL_RCC_GetSysClockFreq+0x204>)
 800186a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800186c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800186e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001870:	4618      	mov	r0, r3
 8001872:	3750      	adds	r7, #80	@ 0x50
 8001874:	46bd      	mov	sp, r7
 8001876:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800187a:	bf00      	nop
 800187c:	40023800 	.word	0x40023800
 8001880:	00f42400 	.word	0x00f42400
 8001884:	007a1200 	.word	0x007a1200

08001888 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001888:	b480      	push	{r7}
 800188a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800188c:	4b03      	ldr	r3, [pc, #12]	@ (800189c <HAL_RCC_GetHCLKFreq+0x14>)
 800188e:	681b      	ldr	r3, [r3, #0]
}
 8001890:	4618      	mov	r0, r3
 8001892:	46bd      	mov	sp, r7
 8001894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001898:	4770      	bx	lr
 800189a:	bf00      	nop
 800189c:	20000000 	.word	0x20000000

080018a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80018a4:	f7ff fff0 	bl	8001888 <HAL_RCC_GetHCLKFreq>
 80018a8:	4602      	mov	r2, r0
 80018aa:	4b05      	ldr	r3, [pc, #20]	@ (80018c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80018ac:	689b      	ldr	r3, [r3, #8]
 80018ae:	0b5b      	lsrs	r3, r3, #13
 80018b0:	f003 0307 	and.w	r3, r3, #7
 80018b4:	4903      	ldr	r1, [pc, #12]	@ (80018c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80018b6:	5ccb      	ldrb	r3, [r1, r3]
 80018b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80018bc:	4618      	mov	r0, r3
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	40023800 	.word	0x40023800
 80018c4:	08003540 	.word	0x08003540

080018c8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
 80018d0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	220f      	movs	r2, #15
 80018d6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80018d8:	4b12      	ldr	r3, [pc, #72]	@ (8001924 <HAL_RCC_GetClockConfig+0x5c>)
 80018da:	689b      	ldr	r3, [r3, #8]
 80018dc:	f003 0203 	and.w	r2, r3, #3
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80018e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001924 <HAL_RCC_GetClockConfig+0x5c>)
 80018e6:	689b      	ldr	r3, [r3, #8]
 80018e8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80018f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001924 <HAL_RCC_GetClockConfig+0x5c>)
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80018fc:	4b09      	ldr	r3, [pc, #36]	@ (8001924 <HAL_RCC_GetClockConfig+0x5c>)
 80018fe:	689b      	ldr	r3, [r3, #8]
 8001900:	08db      	lsrs	r3, r3, #3
 8001902:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800190a:	4b07      	ldr	r3, [pc, #28]	@ (8001928 <HAL_RCC_GetClockConfig+0x60>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f003 0207 	and.w	r2, r3, #7
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	601a      	str	r2, [r3, #0]
}
 8001916:	bf00      	nop
 8001918:	370c      	adds	r7, #12
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr
 8001922:	bf00      	nop
 8001924:	40023800 	.word	0x40023800
 8001928:	40023c00 	.word	0x40023c00

0800192c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b082      	sub	sp, #8
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2b00      	cmp	r3, #0
 8001938:	d101      	bne.n	800193e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800193a:	2301      	movs	r3, #1
 800193c:	e041      	b.n	80019c2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001944:	b2db      	uxtb	r3, r3
 8001946:	2b00      	cmp	r3, #0
 8001948:	d106      	bne.n	8001958 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	2200      	movs	r2, #0
 800194e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001952:	6878      	ldr	r0, [r7, #4]
 8001954:	f000 f839 	bl	80019ca <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2202      	movs	r2, #2
 800195c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681a      	ldr	r2, [r3, #0]
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	3304      	adds	r3, #4
 8001968:	4619      	mov	r1, r3
 800196a:	4610      	mov	r0, r2
 800196c:	f000 f9c0 	bl	8001cf0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	2201      	movs	r2, #1
 8001974:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2201      	movs	r2, #1
 800197c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2201      	movs	r2, #1
 8001984:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	2201      	movs	r2, #1
 800198c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2201      	movs	r2, #1
 8001994:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2201      	movs	r2, #1
 800199c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2201      	movs	r2, #1
 80019a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2201      	movs	r2, #1
 80019ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2201      	movs	r2, #1
 80019b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2201      	movs	r2, #1
 80019bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80019c0:	2300      	movs	r3, #0
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	3708      	adds	r7, #8
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}

080019ca <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80019ca:	b480      	push	{r7}
 80019cc:	b083      	sub	sp, #12
 80019ce:	af00      	add	r7, sp, #0
 80019d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80019d2:	bf00      	nop
 80019d4:	370c      	adds	r7, #12
 80019d6:	46bd      	mov	sp, r7
 80019d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019dc:	4770      	bx	lr
	...

080019e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80019e0:	b480      	push	{r7}
 80019e2:	b085      	sub	sp, #20
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80019ee:	b2db      	uxtb	r3, r3
 80019f0:	2b01      	cmp	r3, #1
 80019f2:	d001      	beq.n	80019f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80019f4:	2301      	movs	r3, #1
 80019f6:	e04e      	b.n	8001a96 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	2202      	movs	r2, #2
 80019fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	68da      	ldr	r2, [r3, #12]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f042 0201 	orr.w	r2, r2, #1
 8001a0e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4a23      	ldr	r2, [pc, #140]	@ (8001aa4 <HAL_TIM_Base_Start_IT+0xc4>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d022      	beq.n	8001a60 <HAL_TIM_Base_Start_IT+0x80>
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a22:	d01d      	beq.n	8001a60 <HAL_TIM_Base_Start_IT+0x80>
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a1f      	ldr	r2, [pc, #124]	@ (8001aa8 <HAL_TIM_Base_Start_IT+0xc8>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d018      	beq.n	8001a60 <HAL_TIM_Base_Start_IT+0x80>
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4a1e      	ldr	r2, [pc, #120]	@ (8001aac <HAL_TIM_Base_Start_IT+0xcc>)
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d013      	beq.n	8001a60 <HAL_TIM_Base_Start_IT+0x80>
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4a1c      	ldr	r2, [pc, #112]	@ (8001ab0 <HAL_TIM_Base_Start_IT+0xd0>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d00e      	beq.n	8001a60 <HAL_TIM_Base_Start_IT+0x80>
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4a1b      	ldr	r2, [pc, #108]	@ (8001ab4 <HAL_TIM_Base_Start_IT+0xd4>)
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d009      	beq.n	8001a60 <HAL_TIM_Base_Start_IT+0x80>
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4a19      	ldr	r2, [pc, #100]	@ (8001ab8 <HAL_TIM_Base_Start_IT+0xd8>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d004      	beq.n	8001a60 <HAL_TIM_Base_Start_IT+0x80>
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4a18      	ldr	r2, [pc, #96]	@ (8001abc <HAL_TIM_Base_Start_IT+0xdc>)
 8001a5c:	4293      	cmp	r3, r2
 8001a5e:	d111      	bne.n	8001a84 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	689b      	ldr	r3, [r3, #8]
 8001a66:	f003 0307 	and.w	r3, r3, #7
 8001a6a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	2b06      	cmp	r3, #6
 8001a70:	d010      	beq.n	8001a94 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	681a      	ldr	r2, [r3, #0]
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f042 0201 	orr.w	r2, r2, #1
 8001a80:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a82:	e007      	b.n	8001a94 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	681a      	ldr	r2, [r3, #0]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f042 0201 	orr.w	r2, r2, #1
 8001a92:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001a94:	2300      	movs	r3, #0
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	3714      	adds	r7, #20
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa0:	4770      	bx	lr
 8001aa2:	bf00      	nop
 8001aa4:	40010000 	.word	0x40010000
 8001aa8:	40000400 	.word	0x40000400
 8001aac:	40000800 	.word	0x40000800
 8001ab0:	40000c00 	.word	0x40000c00
 8001ab4:	40010400 	.word	0x40010400
 8001ab8:	40014000 	.word	0x40014000
 8001abc:	40001800 	.word	0x40001800

08001ac0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b084      	sub	sp, #16
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	68db      	ldr	r3, [r3, #12]
 8001ace:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	691b      	ldr	r3, [r3, #16]
 8001ad6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001ad8:	68bb      	ldr	r3, [r7, #8]
 8001ada:	f003 0302 	and.w	r3, r3, #2
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d020      	beq.n	8001b24 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	f003 0302 	and.w	r3, r3, #2
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d01b      	beq.n	8001b24 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f06f 0202 	mvn.w	r2, #2
 8001af4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	2201      	movs	r2, #1
 8001afa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	699b      	ldr	r3, [r3, #24]
 8001b02:	f003 0303 	and.w	r3, r3, #3
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d003      	beq.n	8001b12 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001b0a:	6878      	ldr	r0, [r7, #4]
 8001b0c:	f000 f8d2 	bl	8001cb4 <HAL_TIM_IC_CaptureCallback>
 8001b10:	e005      	b.n	8001b1e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b12:	6878      	ldr	r0, [r7, #4]
 8001b14:	f000 f8c4 	bl	8001ca0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b18:	6878      	ldr	r0, [r7, #4]
 8001b1a:	f000 f8d5 	bl	8001cc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2200      	movs	r2, #0
 8001b22:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001b24:	68bb      	ldr	r3, [r7, #8]
 8001b26:	f003 0304 	and.w	r3, r3, #4
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d020      	beq.n	8001b70 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	f003 0304 	and.w	r3, r3, #4
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d01b      	beq.n	8001b70 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f06f 0204 	mvn.w	r2, #4
 8001b40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2202      	movs	r2, #2
 8001b46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	699b      	ldr	r3, [r3, #24]
 8001b4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d003      	beq.n	8001b5e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b56:	6878      	ldr	r0, [r7, #4]
 8001b58:	f000 f8ac 	bl	8001cb4 <HAL_TIM_IC_CaptureCallback>
 8001b5c:	e005      	b.n	8001b6a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b5e:	6878      	ldr	r0, [r7, #4]
 8001b60:	f000 f89e 	bl	8001ca0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b64:	6878      	ldr	r0, [r7, #4]
 8001b66:	f000 f8af 	bl	8001cc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001b70:	68bb      	ldr	r3, [r7, #8]
 8001b72:	f003 0308 	and.w	r3, r3, #8
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d020      	beq.n	8001bbc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	f003 0308 	and.w	r3, r3, #8
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d01b      	beq.n	8001bbc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f06f 0208 	mvn.w	r2, #8
 8001b8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	2204      	movs	r2, #4
 8001b92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	69db      	ldr	r3, [r3, #28]
 8001b9a:	f003 0303 	and.w	r3, r3, #3
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d003      	beq.n	8001baa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ba2:	6878      	ldr	r0, [r7, #4]
 8001ba4:	f000 f886 	bl	8001cb4 <HAL_TIM_IC_CaptureCallback>
 8001ba8:	e005      	b.n	8001bb6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001baa:	6878      	ldr	r0, [r7, #4]
 8001bac:	f000 f878 	bl	8001ca0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001bb0:	6878      	ldr	r0, [r7, #4]
 8001bb2:	f000 f889 	bl	8001cc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	2200      	movs	r2, #0
 8001bba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001bbc:	68bb      	ldr	r3, [r7, #8]
 8001bbe:	f003 0310 	and.w	r3, r3, #16
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d020      	beq.n	8001c08 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	f003 0310 	and.w	r3, r3, #16
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d01b      	beq.n	8001c08 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f06f 0210 	mvn.w	r2, #16
 8001bd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2208      	movs	r2, #8
 8001bde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	69db      	ldr	r3, [r3, #28]
 8001be6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d003      	beq.n	8001bf6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001bee:	6878      	ldr	r0, [r7, #4]
 8001bf0:	f000 f860 	bl	8001cb4 <HAL_TIM_IC_CaptureCallback>
 8001bf4:	e005      	b.n	8001c02 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001bf6:	6878      	ldr	r0, [r7, #4]
 8001bf8:	f000 f852 	bl	8001ca0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001bfc:	6878      	ldr	r0, [r7, #4]
 8001bfe:	f000 f863 	bl	8001cc8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2200      	movs	r2, #0
 8001c06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001c08:	68bb      	ldr	r3, [r7, #8]
 8001c0a:	f003 0301 	and.w	r3, r3, #1
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d00c      	beq.n	8001c2c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	f003 0301 	and.w	r3, r3, #1
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d007      	beq.n	8001c2c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f06f 0201 	mvn.w	r2, #1
 8001c24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001c26:	6878      	ldr	r0, [r7, #4]
 8001c28:	f7fe fdbc 	bl	80007a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001c2c:	68bb      	ldr	r3, [r7, #8]
 8001c2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d00c      	beq.n	8001c50 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d007      	beq.n	8001c50 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001c48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001c4a:	6878      	ldr	r0, [r7, #4]
 8001c4c:	f000 f906 	bl	8001e5c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001c50:	68bb      	ldr	r3, [r7, #8]
 8001c52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d00c      	beq.n	8001c74 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d007      	beq.n	8001c74 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001c6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001c6e:	6878      	ldr	r0, [r7, #4]
 8001c70:	f000 f834 	bl	8001cdc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001c74:	68bb      	ldr	r3, [r7, #8]
 8001c76:	f003 0320 	and.w	r3, r3, #32
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d00c      	beq.n	8001c98 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	f003 0320 	and.w	r3, r3, #32
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d007      	beq.n	8001c98 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f06f 0220 	mvn.w	r2, #32
 8001c90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001c92:	6878      	ldr	r0, [r7, #4]
 8001c94:	f000 f8d8 	bl	8001e48 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001c98:	bf00      	nop
 8001c9a:	3710      	adds	r7, #16
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}

08001ca0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b083      	sub	sp, #12
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001ca8:	bf00      	nop
 8001caa:	370c      	adds	r7, #12
 8001cac:	46bd      	mov	sp, r7
 8001cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb2:	4770      	bx	lr

08001cb4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001cbc:	bf00      	nop
 8001cbe:	370c      	adds	r7, #12
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr

08001cc8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b083      	sub	sp, #12
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001cd0:	bf00      	nop
 8001cd2:	370c      	adds	r7, #12
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cda:	4770      	bx	lr

08001cdc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b083      	sub	sp, #12
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001ce4:	bf00      	nop
 8001ce6:	370c      	adds	r7, #12
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cee:	4770      	bx	lr

08001cf0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b085      	sub	sp, #20
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
 8001cf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	4a46      	ldr	r2, [pc, #280]	@ (8001e1c <TIM_Base_SetConfig+0x12c>)
 8001d04:	4293      	cmp	r3, r2
 8001d06:	d013      	beq.n	8001d30 <TIM_Base_SetConfig+0x40>
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d0e:	d00f      	beq.n	8001d30 <TIM_Base_SetConfig+0x40>
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	4a43      	ldr	r2, [pc, #268]	@ (8001e20 <TIM_Base_SetConfig+0x130>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d00b      	beq.n	8001d30 <TIM_Base_SetConfig+0x40>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	4a42      	ldr	r2, [pc, #264]	@ (8001e24 <TIM_Base_SetConfig+0x134>)
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d007      	beq.n	8001d30 <TIM_Base_SetConfig+0x40>
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	4a41      	ldr	r2, [pc, #260]	@ (8001e28 <TIM_Base_SetConfig+0x138>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d003      	beq.n	8001d30 <TIM_Base_SetConfig+0x40>
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	4a40      	ldr	r2, [pc, #256]	@ (8001e2c <TIM_Base_SetConfig+0x13c>)
 8001d2c:	4293      	cmp	r3, r2
 8001d2e:	d108      	bne.n	8001d42 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001d36:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	68fa      	ldr	r2, [r7, #12]
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	4a35      	ldr	r2, [pc, #212]	@ (8001e1c <TIM_Base_SetConfig+0x12c>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d02b      	beq.n	8001da2 <TIM_Base_SetConfig+0xb2>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d50:	d027      	beq.n	8001da2 <TIM_Base_SetConfig+0xb2>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	4a32      	ldr	r2, [pc, #200]	@ (8001e20 <TIM_Base_SetConfig+0x130>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d023      	beq.n	8001da2 <TIM_Base_SetConfig+0xb2>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	4a31      	ldr	r2, [pc, #196]	@ (8001e24 <TIM_Base_SetConfig+0x134>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d01f      	beq.n	8001da2 <TIM_Base_SetConfig+0xb2>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	4a30      	ldr	r2, [pc, #192]	@ (8001e28 <TIM_Base_SetConfig+0x138>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d01b      	beq.n	8001da2 <TIM_Base_SetConfig+0xb2>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	4a2f      	ldr	r2, [pc, #188]	@ (8001e2c <TIM_Base_SetConfig+0x13c>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d017      	beq.n	8001da2 <TIM_Base_SetConfig+0xb2>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	4a2e      	ldr	r2, [pc, #184]	@ (8001e30 <TIM_Base_SetConfig+0x140>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d013      	beq.n	8001da2 <TIM_Base_SetConfig+0xb2>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	4a2d      	ldr	r2, [pc, #180]	@ (8001e34 <TIM_Base_SetConfig+0x144>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d00f      	beq.n	8001da2 <TIM_Base_SetConfig+0xb2>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	4a2c      	ldr	r2, [pc, #176]	@ (8001e38 <TIM_Base_SetConfig+0x148>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d00b      	beq.n	8001da2 <TIM_Base_SetConfig+0xb2>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	4a2b      	ldr	r2, [pc, #172]	@ (8001e3c <TIM_Base_SetConfig+0x14c>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d007      	beq.n	8001da2 <TIM_Base_SetConfig+0xb2>
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	4a2a      	ldr	r2, [pc, #168]	@ (8001e40 <TIM_Base_SetConfig+0x150>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d003      	beq.n	8001da2 <TIM_Base_SetConfig+0xb2>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	4a29      	ldr	r2, [pc, #164]	@ (8001e44 <TIM_Base_SetConfig+0x154>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d108      	bne.n	8001db4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001da8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	68db      	ldr	r3, [r3, #12]
 8001dae:	68fa      	ldr	r2, [r7, #12]
 8001db0:	4313      	orrs	r3, r2
 8001db2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	695b      	ldr	r3, [r3, #20]
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	68fa      	ldr	r2, [r7, #12]
 8001dc6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	689a      	ldr	r2, [r3, #8]
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	681a      	ldr	r2, [r3, #0]
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	4a10      	ldr	r2, [pc, #64]	@ (8001e1c <TIM_Base_SetConfig+0x12c>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d003      	beq.n	8001de8 <TIM_Base_SetConfig+0xf8>
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	4a12      	ldr	r2, [pc, #72]	@ (8001e2c <TIM_Base_SetConfig+0x13c>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d103      	bne.n	8001df0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	691a      	ldr	r2, [r3, #16]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2201      	movs	r2, #1
 8001df4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	691b      	ldr	r3, [r3, #16]
 8001dfa:	f003 0301 	and.w	r3, r3, #1
 8001dfe:	2b01      	cmp	r3, #1
 8001e00:	d105      	bne.n	8001e0e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	691b      	ldr	r3, [r3, #16]
 8001e06:	f023 0201 	bic.w	r2, r3, #1
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	611a      	str	r2, [r3, #16]
  }
}
 8001e0e:	bf00      	nop
 8001e10:	3714      	adds	r7, #20
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop
 8001e1c:	40010000 	.word	0x40010000
 8001e20:	40000400 	.word	0x40000400
 8001e24:	40000800 	.word	0x40000800
 8001e28:	40000c00 	.word	0x40000c00
 8001e2c:	40010400 	.word	0x40010400
 8001e30:	40014000 	.word	0x40014000
 8001e34:	40014400 	.word	0x40014400
 8001e38:	40014800 	.word	0x40014800
 8001e3c:	40001800 	.word	0x40001800
 8001e40:	40001c00 	.word	0x40001c00
 8001e44:	40002000 	.word	0x40002000

08001e48 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b083      	sub	sp, #12
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001e50:	bf00      	nop
 8001e52:	370c      	adds	r7, #12
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr

08001e5c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001e64:	bf00      	nop
 8001e66:	370c      	adds	r7, #12
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr

08001e70 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001e70:	b480      	push	{r7}
 8001e72:	b083      	sub	sp, #12
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	f103 0208 	add.w	r2, r3, #8
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001e88:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	f103 0208 	add.w	r2, r3, #8
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	f103 0208 	add.w	r2, r3, #8
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001ea4:	bf00      	nop
 8001ea6:	370c      	adds	r7, #12
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eae:	4770      	bx	lr

08001eb0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b083      	sub	sp, #12
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2200      	movs	r2, #0
 8001ebc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001ebe:	bf00      	nop
 8001ec0:	370c      	adds	r7, #12
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr

08001eca <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001eca:	b480      	push	{r7}
 8001ecc:	b085      	sub	sp, #20
 8001ece:	af00      	add	r7, sp, #0
 8001ed0:	6078      	str	r0, [r7, #4]
 8001ed2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	68fa      	ldr	r2, [r7, #12]
 8001ede:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	689a      	ldr	r2, [r3, #8]
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	689b      	ldr	r3, [r3, #8]
 8001eec:	683a      	ldr	r2, [r7, #0]
 8001eee:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	683a      	ldr	r2, [r7, #0]
 8001ef4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	687a      	ldr	r2, [r7, #4]
 8001efa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	1c5a      	adds	r2, r3, #1
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	601a      	str	r2, [r3, #0]
}
 8001f06:	bf00      	nop
 8001f08:	3714      	adds	r7, #20
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr

08001f12 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001f12:	b480      	push	{r7}
 8001f14:	b085      	sub	sp, #20
 8001f16:	af00      	add	r7, sp, #0
 8001f18:	6078      	str	r0, [r7, #4]
 8001f1a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001f22:	68bb      	ldr	r3, [r7, #8]
 8001f24:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001f28:	d103      	bne.n	8001f32 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	691b      	ldr	r3, [r3, #16]
 8001f2e:	60fb      	str	r3, [r7, #12]
 8001f30:	e00c      	b.n	8001f4c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	3308      	adds	r3, #8
 8001f36:	60fb      	str	r3, [r7, #12]
 8001f38:	e002      	b.n	8001f40 <vListInsert+0x2e>
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	60fb      	str	r3, [r7, #12]
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	68ba      	ldr	r2, [r7, #8]
 8001f48:	429a      	cmp	r2, r3
 8001f4a:	d2f6      	bcs.n	8001f3a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	685a      	ldr	r2, [r3, #4]
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	683a      	ldr	r2, [r7, #0]
 8001f5a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	68fa      	ldr	r2, [r7, #12]
 8001f60:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	683a      	ldr	r2, [r7, #0]
 8001f66:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	687a      	ldr	r2, [r7, #4]
 8001f6c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	1c5a      	adds	r2, r3, #1
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	601a      	str	r2, [r3, #0]
}
 8001f78:	bf00      	nop
 8001f7a:	3714      	adds	r7, #20
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr

08001f84 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001f84:	b480      	push	{r7}
 8001f86:	b085      	sub	sp, #20
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	691b      	ldr	r3, [r3, #16]
 8001f90:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	687a      	ldr	r2, [r7, #4]
 8001f98:	6892      	ldr	r2, [r2, #8]
 8001f9a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	689b      	ldr	r3, [r3, #8]
 8001fa0:	687a      	ldr	r2, [r7, #4]
 8001fa2:	6852      	ldr	r2, [r2, #4]
 8001fa4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	687a      	ldr	r2, [r7, #4]
 8001fac:	429a      	cmp	r2, r3
 8001fae:	d103      	bne.n	8001fb8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	689a      	ldr	r2, [r3, #8]
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2200      	movs	r2, #0
 8001fbc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	1e5a      	subs	r2, r3, #1
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	681b      	ldr	r3, [r3, #0]
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	3714      	adds	r7, #20
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd6:	4770      	bx	lr

08001fd8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b08e      	sub	sp, #56	@ 0x38
 8001fdc:	af04      	add	r7, sp, #16
 8001fde:	60f8      	str	r0, [r7, #12]
 8001fe0:	60b9      	str	r1, [r7, #8]
 8001fe2:	607a      	str	r2, [r7, #4]
 8001fe4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8001fe6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d10b      	bne.n	8002004 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001fec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001ff0:	f383 8811 	msr	BASEPRI, r3
 8001ff4:	f3bf 8f6f 	isb	sy
 8001ff8:	f3bf 8f4f 	dsb	sy
 8001ffc:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001ffe:	bf00      	nop
 8002000:	bf00      	nop
 8002002:	e7fd      	b.n	8002000 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8002004:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002006:	2b00      	cmp	r3, #0
 8002008:	d10b      	bne.n	8002022 <xTaskCreateStatic+0x4a>
	__asm volatile
 800200a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800200e:	f383 8811 	msr	BASEPRI, r3
 8002012:	f3bf 8f6f 	isb	sy
 8002016:	f3bf 8f4f 	dsb	sy
 800201a:	61fb      	str	r3, [r7, #28]
}
 800201c:	bf00      	nop
 800201e:	bf00      	nop
 8002020:	e7fd      	b.n	800201e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002022:	23a0      	movs	r3, #160	@ 0xa0
 8002024:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002026:	693b      	ldr	r3, [r7, #16]
 8002028:	2ba0      	cmp	r3, #160	@ 0xa0
 800202a:	d00b      	beq.n	8002044 <xTaskCreateStatic+0x6c>
	__asm volatile
 800202c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002030:	f383 8811 	msr	BASEPRI, r3
 8002034:	f3bf 8f6f 	isb	sy
 8002038:	f3bf 8f4f 	dsb	sy
 800203c:	61bb      	str	r3, [r7, #24]
}
 800203e:	bf00      	nop
 8002040:	bf00      	nop
 8002042:	e7fd      	b.n	8002040 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8002044:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002046:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002048:	2b00      	cmp	r3, #0
 800204a:	d01e      	beq.n	800208a <xTaskCreateStatic+0xb2>
 800204c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800204e:	2b00      	cmp	r3, #0
 8002050:	d01b      	beq.n	800208a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002052:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002054:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002058:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800205a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800205c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800205e:	2202      	movs	r2, #2
 8002060:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002064:	2300      	movs	r3, #0
 8002066:	9303      	str	r3, [sp, #12]
 8002068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800206a:	9302      	str	r3, [sp, #8]
 800206c:	f107 0314 	add.w	r3, r7, #20
 8002070:	9301      	str	r3, [sp, #4]
 8002072:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002074:	9300      	str	r3, [sp, #0]
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	68b9      	ldr	r1, [r7, #8]
 800207c:	68f8      	ldr	r0, [r7, #12]
 800207e:	f000 f851 	bl	8002124 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002082:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002084:	f000 f8ee 	bl	8002264 <prvAddNewTaskToReadyList>
 8002088:	e001      	b.n	800208e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800208a:	2300      	movs	r3, #0
 800208c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800208e:	697b      	ldr	r3, [r7, #20]
	}
 8002090:	4618      	mov	r0, r3
 8002092:	3728      	adds	r7, #40	@ 0x28
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}

08002098 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002098:	b580      	push	{r7, lr}
 800209a:	b08c      	sub	sp, #48	@ 0x30
 800209c:	af04      	add	r7, sp, #16
 800209e:	60f8      	str	r0, [r7, #12]
 80020a0:	60b9      	str	r1, [r7, #8]
 80020a2:	603b      	str	r3, [r7, #0]
 80020a4:	4613      	mov	r3, r2
 80020a6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80020a8:	88fb      	ldrh	r3, [r7, #6]
 80020aa:	009b      	lsls	r3, r3, #2
 80020ac:	4618      	mov	r0, r3
 80020ae:	f000 ff5b 	bl	8002f68 <pvPortMalloc>
 80020b2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d00e      	beq.n	80020d8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80020ba:	20a0      	movs	r0, #160	@ 0xa0
 80020bc:	f000 ff54 	bl	8002f68 <pvPortMalloc>
 80020c0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80020c2:	69fb      	ldr	r3, [r7, #28]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d003      	beq.n	80020d0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80020c8:	69fb      	ldr	r3, [r7, #28]
 80020ca:	697a      	ldr	r2, [r7, #20]
 80020cc:	631a      	str	r2, [r3, #48]	@ 0x30
 80020ce:	e005      	b.n	80020dc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80020d0:	6978      	ldr	r0, [r7, #20]
 80020d2:	f001 f817 	bl	8003104 <vPortFree>
 80020d6:	e001      	b.n	80020dc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80020d8:	2300      	movs	r3, #0
 80020da:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80020dc:	69fb      	ldr	r3, [r7, #28]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d017      	beq.n	8002112 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80020e2:	69fb      	ldr	r3, [r7, #28]
 80020e4:	2200      	movs	r2, #0
 80020e6:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80020ea:	88fa      	ldrh	r2, [r7, #6]
 80020ec:	2300      	movs	r3, #0
 80020ee:	9303      	str	r3, [sp, #12]
 80020f0:	69fb      	ldr	r3, [r7, #28]
 80020f2:	9302      	str	r3, [sp, #8]
 80020f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020f6:	9301      	str	r3, [sp, #4]
 80020f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020fa:	9300      	str	r3, [sp, #0]
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	68b9      	ldr	r1, [r7, #8]
 8002100:	68f8      	ldr	r0, [r7, #12]
 8002102:	f000 f80f 	bl	8002124 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002106:	69f8      	ldr	r0, [r7, #28]
 8002108:	f000 f8ac 	bl	8002264 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800210c:	2301      	movs	r3, #1
 800210e:	61bb      	str	r3, [r7, #24]
 8002110:	e002      	b.n	8002118 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002112:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002116:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002118:	69bb      	ldr	r3, [r7, #24]
	}
 800211a:	4618      	mov	r0, r3
 800211c:	3720      	adds	r7, #32
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}
	...

08002124 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b088      	sub	sp, #32
 8002128:	af00      	add	r7, sp, #0
 800212a:	60f8      	str	r0, [r7, #12]
 800212c:	60b9      	str	r1, [r7, #8]
 800212e:	607a      	str	r2, [r7, #4]
 8002130:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002132:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002134:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800213c:	3b01      	subs	r3, #1
 800213e:	009b      	lsls	r3, r3, #2
 8002140:	4413      	add	r3, r2
 8002142:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002144:	69bb      	ldr	r3, [r7, #24]
 8002146:	f023 0307 	bic.w	r3, r3, #7
 800214a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800214c:	69bb      	ldr	r3, [r7, #24]
 800214e:	f003 0307 	and.w	r3, r3, #7
 8002152:	2b00      	cmp	r3, #0
 8002154:	d00b      	beq.n	800216e <prvInitialiseNewTask+0x4a>
	__asm volatile
 8002156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800215a:	f383 8811 	msr	BASEPRI, r3
 800215e:	f3bf 8f6f 	isb	sy
 8002162:	f3bf 8f4f 	dsb	sy
 8002166:	617b      	str	r3, [r7, #20]
}
 8002168:	bf00      	nop
 800216a:	bf00      	nop
 800216c:	e7fd      	b.n	800216a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800216e:	68bb      	ldr	r3, [r7, #8]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d01f      	beq.n	80021b4 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002174:	2300      	movs	r3, #0
 8002176:	61fb      	str	r3, [r7, #28]
 8002178:	e012      	b.n	80021a0 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800217a:	68ba      	ldr	r2, [r7, #8]
 800217c:	69fb      	ldr	r3, [r7, #28]
 800217e:	4413      	add	r3, r2
 8002180:	7819      	ldrb	r1, [r3, #0]
 8002182:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002184:	69fb      	ldr	r3, [r7, #28]
 8002186:	4413      	add	r3, r2
 8002188:	3334      	adds	r3, #52	@ 0x34
 800218a:	460a      	mov	r2, r1
 800218c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800218e:	68ba      	ldr	r2, [r7, #8]
 8002190:	69fb      	ldr	r3, [r7, #28]
 8002192:	4413      	add	r3, r2
 8002194:	781b      	ldrb	r3, [r3, #0]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d006      	beq.n	80021a8 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800219a:	69fb      	ldr	r3, [r7, #28]
 800219c:	3301      	adds	r3, #1
 800219e:	61fb      	str	r3, [r7, #28]
 80021a0:	69fb      	ldr	r3, [r7, #28]
 80021a2:	2b0f      	cmp	r3, #15
 80021a4:	d9e9      	bls.n	800217a <prvInitialiseNewTask+0x56>
 80021a6:	e000      	b.n	80021aa <prvInitialiseNewTask+0x86>
			{
				break;
 80021a8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80021aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021ac:	2200      	movs	r2, #0
 80021ae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80021b2:	e003      	b.n	80021bc <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80021b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021b6:	2200      	movs	r2, #0
 80021b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80021bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021be:	2b06      	cmp	r3, #6
 80021c0:	d901      	bls.n	80021c6 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80021c2:	2306      	movs	r3, #6
 80021c4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80021c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80021ca:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80021cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80021d0:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80021d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021d4:	2200      	movs	r2, #0
 80021d6:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80021d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021da:	3304      	adds	r3, #4
 80021dc:	4618      	mov	r0, r3
 80021de:	f7ff fe67 	bl	8001eb0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80021e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021e4:	3318      	adds	r3, #24
 80021e6:	4618      	mov	r0, r3
 80021e8:	f7ff fe62 	bl	8001eb0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80021ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80021f0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80021f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021f4:	f1c3 0207 	rsb	r2, r3, #7
 80021f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021fa:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80021fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80021fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002200:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002204:	2200      	movs	r2, #0
 8002206:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800220a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800220c:	2200      	movs	r2, #0
 800220e:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8002212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002214:	334c      	adds	r3, #76	@ 0x4c
 8002216:	224c      	movs	r2, #76	@ 0x4c
 8002218:	2100      	movs	r1, #0
 800221a:	4618      	mov	r0, r3
 800221c:	f001 f892 	bl	8003344 <memset>
 8002220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002222:	4a0d      	ldr	r2, [pc, #52]	@ (8002258 <prvInitialiseNewTask+0x134>)
 8002224:	651a      	str	r2, [r3, #80]	@ 0x50
 8002226:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002228:	4a0c      	ldr	r2, [pc, #48]	@ (800225c <prvInitialiseNewTask+0x138>)
 800222a:	655a      	str	r2, [r3, #84]	@ 0x54
 800222c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800222e:	4a0c      	ldr	r2, [pc, #48]	@ (8002260 <prvInitialiseNewTask+0x13c>)
 8002230:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002232:	683a      	ldr	r2, [r7, #0]
 8002234:	68f9      	ldr	r1, [r7, #12]
 8002236:	69b8      	ldr	r0, [r7, #24]
 8002238:	f000 fc84 	bl	8002b44 <pxPortInitialiseStack>
 800223c:	4602      	mov	r2, r0
 800223e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002240:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8002242:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002244:	2b00      	cmp	r3, #0
 8002246:	d002      	beq.n	800224e <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800224a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800224c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800224e:	bf00      	nop
 8002250:	3720      	adds	r7, #32
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	200040bc 	.word	0x200040bc
 800225c:	20004124 	.word	0x20004124
 8002260:	2000418c 	.word	0x2000418c

08002264 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b082      	sub	sp, #8
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800226c:	f000 fd9c 	bl	8002da8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002270:	4b2a      	ldr	r3, [pc, #168]	@ (800231c <prvAddNewTaskToReadyList+0xb8>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	3301      	adds	r3, #1
 8002276:	4a29      	ldr	r2, [pc, #164]	@ (800231c <prvAddNewTaskToReadyList+0xb8>)
 8002278:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800227a:	4b29      	ldr	r3, [pc, #164]	@ (8002320 <prvAddNewTaskToReadyList+0xbc>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d109      	bne.n	8002296 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002282:	4a27      	ldr	r2, [pc, #156]	@ (8002320 <prvAddNewTaskToReadyList+0xbc>)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002288:	4b24      	ldr	r3, [pc, #144]	@ (800231c <prvAddNewTaskToReadyList+0xb8>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	2b01      	cmp	r3, #1
 800228e:	d110      	bne.n	80022b2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002290:	f000 fb2e 	bl	80028f0 <prvInitialiseTaskLists>
 8002294:	e00d      	b.n	80022b2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002296:	4b23      	ldr	r3, [pc, #140]	@ (8002324 <prvAddNewTaskToReadyList+0xc0>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d109      	bne.n	80022b2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800229e:	4b20      	ldr	r3, [pc, #128]	@ (8002320 <prvAddNewTaskToReadyList+0xbc>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022a8:	429a      	cmp	r2, r3
 80022aa:	d802      	bhi.n	80022b2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80022ac:	4a1c      	ldr	r2, [pc, #112]	@ (8002320 <prvAddNewTaskToReadyList+0xbc>)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80022b2:	4b1d      	ldr	r3, [pc, #116]	@ (8002328 <prvAddNewTaskToReadyList+0xc4>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	3301      	adds	r3, #1
 80022b8:	4a1b      	ldr	r2, [pc, #108]	@ (8002328 <prvAddNewTaskToReadyList+0xc4>)
 80022ba:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022c0:	2201      	movs	r2, #1
 80022c2:	409a      	lsls	r2, r3
 80022c4:	4b19      	ldr	r3, [pc, #100]	@ (800232c <prvAddNewTaskToReadyList+0xc8>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4313      	orrs	r3, r2
 80022ca:	4a18      	ldr	r2, [pc, #96]	@ (800232c <prvAddNewTaskToReadyList+0xc8>)
 80022cc:	6013      	str	r3, [r2, #0]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022d2:	4613      	mov	r3, r2
 80022d4:	009b      	lsls	r3, r3, #2
 80022d6:	4413      	add	r3, r2
 80022d8:	009b      	lsls	r3, r3, #2
 80022da:	4a15      	ldr	r2, [pc, #84]	@ (8002330 <prvAddNewTaskToReadyList+0xcc>)
 80022dc:	441a      	add	r2, r3
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	3304      	adds	r3, #4
 80022e2:	4619      	mov	r1, r3
 80022e4:	4610      	mov	r0, r2
 80022e6:	f7ff fdf0 	bl	8001eca <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80022ea:	f000 fd8f 	bl	8002e0c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80022ee:	4b0d      	ldr	r3, [pc, #52]	@ (8002324 <prvAddNewTaskToReadyList+0xc0>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d00e      	beq.n	8002314 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80022f6:	4b0a      	ldr	r3, [pc, #40]	@ (8002320 <prvAddNewTaskToReadyList+0xbc>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002300:	429a      	cmp	r2, r3
 8002302:	d207      	bcs.n	8002314 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002304:	4b0b      	ldr	r3, [pc, #44]	@ (8002334 <prvAddNewTaskToReadyList+0xd0>)
 8002306:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800230a:	601a      	str	r2, [r3, #0]
 800230c:	f3bf 8f4f 	dsb	sy
 8002310:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002314:	bf00      	nop
 8002316:	3708      	adds	r7, #8
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}
 800231c:	20000468 	.word	0x20000468
 8002320:	20000368 	.word	0x20000368
 8002324:	20000474 	.word	0x20000474
 8002328:	20000484 	.word	0x20000484
 800232c:	20000470 	.word	0x20000470
 8002330:	2000036c 	.word	0x2000036c
 8002334:	e000ed04 	.word	0xe000ed04

08002338 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8002338:	b580      	push	{r7, lr}
 800233a:	b08a      	sub	sp, #40	@ 0x28
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
 8002340:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8002342:	2300      	movs	r3, #0
 8002344:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d10b      	bne.n	8002364 <vTaskDelayUntil+0x2c>
	__asm volatile
 800234c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002350:	f383 8811 	msr	BASEPRI, r3
 8002354:	f3bf 8f6f 	isb	sy
 8002358:	f3bf 8f4f 	dsb	sy
 800235c:	617b      	str	r3, [r7, #20]
}
 800235e:	bf00      	nop
 8002360:	bf00      	nop
 8002362:	e7fd      	b.n	8002360 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d10b      	bne.n	8002382 <vTaskDelayUntil+0x4a>
	__asm volatile
 800236a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800236e:	f383 8811 	msr	BASEPRI, r3
 8002372:	f3bf 8f6f 	isb	sy
 8002376:	f3bf 8f4f 	dsb	sy
 800237a:	613b      	str	r3, [r7, #16]
}
 800237c:	bf00      	nop
 800237e:	bf00      	nop
 8002380:	e7fd      	b.n	800237e <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8002382:	4b2a      	ldr	r3, [pc, #168]	@ (800242c <vTaskDelayUntil+0xf4>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d00b      	beq.n	80023a2 <vTaskDelayUntil+0x6a>
	__asm volatile
 800238a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800238e:	f383 8811 	msr	BASEPRI, r3
 8002392:	f3bf 8f6f 	isb	sy
 8002396:	f3bf 8f4f 	dsb	sy
 800239a:	60fb      	str	r3, [r7, #12]
}
 800239c:	bf00      	nop
 800239e:	bf00      	nop
 80023a0:	e7fd      	b.n	800239e <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 80023a2:	f000 f8b3 	bl	800250c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 80023a6:	4b22      	ldr	r3, [pc, #136]	@ (8002430 <vTaskDelayUntil+0xf8>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	683a      	ldr	r2, [r7, #0]
 80023b2:	4413      	add	r3, r2
 80023b4:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	6a3a      	ldr	r2, [r7, #32]
 80023bc:	429a      	cmp	r2, r3
 80023be:	d20b      	bcs.n	80023d8 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	69fa      	ldr	r2, [r7, #28]
 80023c6:	429a      	cmp	r2, r3
 80023c8:	d211      	bcs.n	80023ee <vTaskDelayUntil+0xb6>
 80023ca:	69fa      	ldr	r2, [r7, #28]
 80023cc:	6a3b      	ldr	r3, [r7, #32]
 80023ce:	429a      	cmp	r2, r3
 80023d0:	d90d      	bls.n	80023ee <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80023d2:	2301      	movs	r3, #1
 80023d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80023d6:	e00a      	b.n	80023ee <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	69fa      	ldr	r2, [r7, #28]
 80023de:	429a      	cmp	r2, r3
 80023e0:	d303      	bcc.n	80023ea <vTaskDelayUntil+0xb2>
 80023e2:	69fa      	ldr	r2, [r7, #28]
 80023e4:	6a3b      	ldr	r3, [r7, #32]
 80023e6:	429a      	cmp	r2, r3
 80023e8:	d901      	bls.n	80023ee <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80023ea:	2301      	movs	r3, #1
 80023ec:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	69fa      	ldr	r2, [r7, #28]
 80023f2:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 80023f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d006      	beq.n	8002408 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80023fa:	69fa      	ldr	r2, [r7, #28]
 80023fc:	6a3b      	ldr	r3, [r7, #32]
 80023fe:	1ad3      	subs	r3, r2, r3
 8002400:	2100      	movs	r1, #0
 8002402:	4618      	mov	r0, r3
 8002404:	f000 fb38 	bl	8002a78 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8002408:	f000 f88e 	bl	8002528 <xTaskResumeAll>
 800240c:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800240e:	69bb      	ldr	r3, [r7, #24]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d107      	bne.n	8002424 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8002414:	4b07      	ldr	r3, [pc, #28]	@ (8002434 <vTaskDelayUntil+0xfc>)
 8002416:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800241a:	601a      	str	r2, [r3, #0]
 800241c:	f3bf 8f4f 	dsb	sy
 8002420:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002424:	bf00      	nop
 8002426:	3728      	adds	r7, #40	@ 0x28
 8002428:	46bd      	mov	sp, r7
 800242a:	bd80      	pop	{r7, pc}
 800242c:	20000490 	.word	0x20000490
 8002430:	2000046c 	.word	0x2000046c
 8002434:	e000ed04 	.word	0xe000ed04

08002438 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b08a      	sub	sp, #40	@ 0x28
 800243c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800243e:	2300      	movs	r3, #0
 8002440:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8002442:	2300      	movs	r3, #0
 8002444:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002446:	463a      	mov	r2, r7
 8002448:	1d39      	adds	r1, r7, #4
 800244a:	f107 0308 	add.w	r3, r7, #8
 800244e:	4618      	mov	r0, r3
 8002450:	f7fe f836 	bl	80004c0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002454:	6839      	ldr	r1, [r7, #0]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	68ba      	ldr	r2, [r7, #8]
 800245a:	9202      	str	r2, [sp, #8]
 800245c:	9301      	str	r3, [sp, #4]
 800245e:	2300      	movs	r3, #0
 8002460:	9300      	str	r3, [sp, #0]
 8002462:	2300      	movs	r3, #0
 8002464:	460a      	mov	r2, r1
 8002466:	4921      	ldr	r1, [pc, #132]	@ (80024ec <vTaskStartScheduler+0xb4>)
 8002468:	4821      	ldr	r0, [pc, #132]	@ (80024f0 <vTaskStartScheduler+0xb8>)
 800246a:	f7ff fdb5 	bl	8001fd8 <xTaskCreateStatic>
 800246e:	4603      	mov	r3, r0
 8002470:	4a20      	ldr	r2, [pc, #128]	@ (80024f4 <vTaskStartScheduler+0xbc>)
 8002472:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8002474:	4b1f      	ldr	r3, [pc, #124]	@ (80024f4 <vTaskStartScheduler+0xbc>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d002      	beq.n	8002482 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800247c:	2301      	movs	r3, #1
 800247e:	617b      	str	r3, [r7, #20]
 8002480:	e001      	b.n	8002486 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8002482:	2300      	movs	r3, #0
 8002484:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	2b01      	cmp	r3, #1
 800248a:	d11b      	bne.n	80024c4 <vTaskStartScheduler+0x8c>
	__asm volatile
 800248c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002490:	f383 8811 	msr	BASEPRI, r3
 8002494:	f3bf 8f6f 	isb	sy
 8002498:	f3bf 8f4f 	dsb	sy
 800249c:	613b      	str	r3, [r7, #16]
}
 800249e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80024a0:	4b15      	ldr	r3, [pc, #84]	@ (80024f8 <vTaskStartScheduler+0xc0>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	334c      	adds	r3, #76	@ 0x4c
 80024a6:	4a15      	ldr	r2, [pc, #84]	@ (80024fc <vTaskStartScheduler+0xc4>)
 80024a8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80024aa:	4b15      	ldr	r3, [pc, #84]	@ (8002500 <vTaskStartScheduler+0xc8>)
 80024ac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80024b0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80024b2:	4b14      	ldr	r3, [pc, #80]	@ (8002504 <vTaskStartScheduler+0xcc>)
 80024b4:	2201      	movs	r2, #1
 80024b6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80024b8:	4b13      	ldr	r3, [pc, #76]	@ (8002508 <vTaskStartScheduler+0xd0>)
 80024ba:	2200      	movs	r2, #0
 80024bc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80024be:	f000 fbcf 	bl	8002c60 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80024c2:	e00f      	b.n	80024e4 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80024ca:	d10b      	bne.n	80024e4 <vTaskStartScheduler+0xac>
	__asm volatile
 80024cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024d0:	f383 8811 	msr	BASEPRI, r3
 80024d4:	f3bf 8f6f 	isb	sy
 80024d8:	f3bf 8f4f 	dsb	sy
 80024dc:	60fb      	str	r3, [r7, #12]
}
 80024de:	bf00      	nop
 80024e0:	bf00      	nop
 80024e2:	e7fd      	b.n	80024e0 <vTaskStartScheduler+0xa8>
}
 80024e4:	bf00      	nop
 80024e6:	3718      	adds	r7, #24
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}
 80024ec:	08003528 	.word	0x08003528
 80024f0:	080028c1 	.word	0x080028c1
 80024f4:	2000048c 	.word	0x2000048c
 80024f8:	20000368 	.word	0x20000368
 80024fc:	20000010 	.word	0x20000010
 8002500:	20000488 	.word	0x20000488
 8002504:	20000474 	.word	0x20000474
 8002508:	2000046c 	.word	0x2000046c

0800250c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800250c:	b480      	push	{r7}
 800250e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8002510:	4b04      	ldr	r3, [pc, #16]	@ (8002524 <vTaskSuspendAll+0x18>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	3301      	adds	r3, #1
 8002516:	4a03      	ldr	r2, [pc, #12]	@ (8002524 <vTaskSuspendAll+0x18>)
 8002518:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800251a:	bf00      	nop
 800251c:	46bd      	mov	sp, r7
 800251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002522:	4770      	bx	lr
 8002524:	20000490 	.word	0x20000490

08002528 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b084      	sub	sp, #16
 800252c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800252e:	2300      	movs	r3, #0
 8002530:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8002532:	2300      	movs	r3, #0
 8002534:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002536:	4b42      	ldr	r3, [pc, #264]	@ (8002640 <xTaskResumeAll+0x118>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d10b      	bne.n	8002556 <xTaskResumeAll+0x2e>
	__asm volatile
 800253e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002542:	f383 8811 	msr	BASEPRI, r3
 8002546:	f3bf 8f6f 	isb	sy
 800254a:	f3bf 8f4f 	dsb	sy
 800254e:	603b      	str	r3, [r7, #0]
}
 8002550:	bf00      	nop
 8002552:	bf00      	nop
 8002554:	e7fd      	b.n	8002552 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002556:	f000 fc27 	bl	8002da8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800255a:	4b39      	ldr	r3, [pc, #228]	@ (8002640 <xTaskResumeAll+0x118>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	3b01      	subs	r3, #1
 8002560:	4a37      	ldr	r2, [pc, #220]	@ (8002640 <xTaskResumeAll+0x118>)
 8002562:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002564:	4b36      	ldr	r3, [pc, #216]	@ (8002640 <xTaskResumeAll+0x118>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d161      	bne.n	8002630 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800256c:	4b35      	ldr	r3, [pc, #212]	@ (8002644 <xTaskResumeAll+0x11c>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d05d      	beq.n	8002630 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002574:	e02e      	b.n	80025d4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002576:	4b34      	ldr	r3, [pc, #208]	@ (8002648 <xTaskResumeAll+0x120>)
 8002578:	68db      	ldr	r3, [r3, #12]
 800257a:	68db      	ldr	r3, [r3, #12]
 800257c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	3318      	adds	r3, #24
 8002582:	4618      	mov	r0, r3
 8002584:	f7ff fcfe 	bl	8001f84 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	3304      	adds	r3, #4
 800258c:	4618      	mov	r0, r3
 800258e:	f7ff fcf9 	bl	8001f84 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002596:	2201      	movs	r2, #1
 8002598:	409a      	lsls	r2, r3
 800259a:	4b2c      	ldr	r3, [pc, #176]	@ (800264c <xTaskResumeAll+0x124>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4313      	orrs	r3, r2
 80025a0:	4a2a      	ldr	r2, [pc, #168]	@ (800264c <xTaskResumeAll+0x124>)
 80025a2:	6013      	str	r3, [r2, #0]
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025a8:	4613      	mov	r3, r2
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	4413      	add	r3, r2
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	4a27      	ldr	r2, [pc, #156]	@ (8002650 <xTaskResumeAll+0x128>)
 80025b2:	441a      	add	r2, r3
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	3304      	adds	r3, #4
 80025b8:	4619      	mov	r1, r3
 80025ba:	4610      	mov	r0, r2
 80025bc:	f7ff fc85 	bl	8001eca <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025c4:	4b23      	ldr	r3, [pc, #140]	@ (8002654 <xTaskResumeAll+0x12c>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025ca:	429a      	cmp	r2, r3
 80025cc:	d302      	bcc.n	80025d4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80025ce:	4b22      	ldr	r3, [pc, #136]	@ (8002658 <xTaskResumeAll+0x130>)
 80025d0:	2201      	movs	r2, #1
 80025d2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80025d4:	4b1c      	ldr	r3, [pc, #112]	@ (8002648 <xTaskResumeAll+0x120>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d1cc      	bne.n	8002576 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d001      	beq.n	80025e6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80025e2:	f000 fa29 	bl	8002a38 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80025e6:	4b1d      	ldr	r3, [pc, #116]	@ (800265c <xTaskResumeAll+0x134>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d010      	beq.n	8002614 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80025f2:	f000 f847 	bl	8002684 <xTaskIncrementTick>
 80025f6:	4603      	mov	r3, r0
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d002      	beq.n	8002602 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80025fc:	4b16      	ldr	r3, [pc, #88]	@ (8002658 <xTaskResumeAll+0x130>)
 80025fe:	2201      	movs	r2, #1
 8002600:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	3b01      	subs	r3, #1
 8002606:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d1f1      	bne.n	80025f2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800260e:	4b13      	ldr	r3, [pc, #76]	@ (800265c <xTaskResumeAll+0x134>)
 8002610:	2200      	movs	r2, #0
 8002612:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002614:	4b10      	ldr	r3, [pc, #64]	@ (8002658 <xTaskResumeAll+0x130>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d009      	beq.n	8002630 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800261c:	2301      	movs	r3, #1
 800261e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002620:	4b0f      	ldr	r3, [pc, #60]	@ (8002660 <xTaskResumeAll+0x138>)
 8002622:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002626:	601a      	str	r2, [r3, #0]
 8002628:	f3bf 8f4f 	dsb	sy
 800262c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002630:	f000 fbec 	bl	8002e0c <vPortExitCritical>

	return xAlreadyYielded;
 8002634:	68bb      	ldr	r3, [r7, #8]
}
 8002636:	4618      	mov	r0, r3
 8002638:	3710      	adds	r7, #16
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}
 800263e:	bf00      	nop
 8002640:	20000490 	.word	0x20000490
 8002644:	20000468 	.word	0x20000468
 8002648:	20000428 	.word	0x20000428
 800264c:	20000470 	.word	0x20000470
 8002650:	2000036c 	.word	0x2000036c
 8002654:	20000368 	.word	0x20000368
 8002658:	2000047c 	.word	0x2000047c
 800265c:	20000478 	.word	0x20000478
 8002660:	e000ed04 	.word	0xe000ed04

08002664 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002664:	b480      	push	{r7}
 8002666:	b083      	sub	sp, #12
 8002668:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800266a:	4b05      	ldr	r3, [pc, #20]	@ (8002680 <xTaskGetTickCount+0x1c>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8002670:	687b      	ldr	r3, [r7, #4]
}
 8002672:	4618      	mov	r0, r3
 8002674:	370c      	adds	r7, #12
 8002676:	46bd      	mov	sp, r7
 8002678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267c:	4770      	bx	lr
 800267e:	bf00      	nop
 8002680:	2000046c 	.word	0x2000046c

08002684 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b086      	sub	sp, #24
 8002688:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800268a:	2300      	movs	r3, #0
 800268c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800268e:	4b4f      	ldr	r3, [pc, #316]	@ (80027cc <xTaskIncrementTick+0x148>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	2b00      	cmp	r3, #0
 8002694:	f040 808f 	bne.w	80027b6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002698:	4b4d      	ldr	r3, [pc, #308]	@ (80027d0 <xTaskIncrementTick+0x14c>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	3301      	adds	r3, #1
 800269e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80026a0:	4a4b      	ldr	r2, [pc, #300]	@ (80027d0 <xTaskIncrementTick+0x14c>)
 80026a2:	693b      	ldr	r3, [r7, #16]
 80026a4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80026a6:	693b      	ldr	r3, [r7, #16]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d121      	bne.n	80026f0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80026ac:	4b49      	ldr	r3, [pc, #292]	@ (80027d4 <xTaskIncrementTick+0x150>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d00b      	beq.n	80026ce <xTaskIncrementTick+0x4a>
	__asm volatile
 80026b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80026ba:	f383 8811 	msr	BASEPRI, r3
 80026be:	f3bf 8f6f 	isb	sy
 80026c2:	f3bf 8f4f 	dsb	sy
 80026c6:	603b      	str	r3, [r7, #0]
}
 80026c8:	bf00      	nop
 80026ca:	bf00      	nop
 80026cc:	e7fd      	b.n	80026ca <xTaskIncrementTick+0x46>
 80026ce:	4b41      	ldr	r3, [pc, #260]	@ (80027d4 <xTaskIncrementTick+0x150>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	60fb      	str	r3, [r7, #12]
 80026d4:	4b40      	ldr	r3, [pc, #256]	@ (80027d8 <xTaskIncrementTick+0x154>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a3e      	ldr	r2, [pc, #248]	@ (80027d4 <xTaskIncrementTick+0x150>)
 80026da:	6013      	str	r3, [r2, #0]
 80026dc:	4a3e      	ldr	r2, [pc, #248]	@ (80027d8 <xTaskIncrementTick+0x154>)
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	6013      	str	r3, [r2, #0]
 80026e2:	4b3e      	ldr	r3, [pc, #248]	@ (80027dc <xTaskIncrementTick+0x158>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	3301      	adds	r3, #1
 80026e8:	4a3c      	ldr	r2, [pc, #240]	@ (80027dc <xTaskIncrementTick+0x158>)
 80026ea:	6013      	str	r3, [r2, #0]
 80026ec:	f000 f9a4 	bl	8002a38 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80026f0:	4b3b      	ldr	r3, [pc, #236]	@ (80027e0 <xTaskIncrementTick+0x15c>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	693a      	ldr	r2, [r7, #16]
 80026f6:	429a      	cmp	r2, r3
 80026f8:	d348      	bcc.n	800278c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80026fa:	4b36      	ldr	r3, [pc, #216]	@ (80027d4 <xTaskIncrementTick+0x150>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d104      	bne.n	800270e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002704:	4b36      	ldr	r3, [pc, #216]	@ (80027e0 <xTaskIncrementTick+0x15c>)
 8002706:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800270a:	601a      	str	r2, [r3, #0]
					break;
 800270c:	e03e      	b.n	800278c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800270e:	4b31      	ldr	r3, [pc, #196]	@ (80027d4 <xTaskIncrementTick+0x150>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	68db      	ldr	r3, [r3, #12]
 8002714:	68db      	ldr	r3, [r3, #12]
 8002716:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002718:	68bb      	ldr	r3, [r7, #8]
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800271e:	693a      	ldr	r2, [r7, #16]
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	429a      	cmp	r2, r3
 8002724:	d203      	bcs.n	800272e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002726:	4a2e      	ldr	r2, [pc, #184]	@ (80027e0 <xTaskIncrementTick+0x15c>)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800272c:	e02e      	b.n	800278c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	3304      	adds	r3, #4
 8002732:	4618      	mov	r0, r3
 8002734:	f7ff fc26 	bl	8001f84 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800273c:	2b00      	cmp	r3, #0
 800273e:	d004      	beq.n	800274a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	3318      	adds	r3, #24
 8002744:	4618      	mov	r0, r3
 8002746:	f7ff fc1d 	bl	8001f84 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800274e:	2201      	movs	r2, #1
 8002750:	409a      	lsls	r2, r3
 8002752:	4b24      	ldr	r3, [pc, #144]	@ (80027e4 <xTaskIncrementTick+0x160>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4313      	orrs	r3, r2
 8002758:	4a22      	ldr	r2, [pc, #136]	@ (80027e4 <xTaskIncrementTick+0x160>)
 800275a:	6013      	str	r3, [r2, #0]
 800275c:	68bb      	ldr	r3, [r7, #8]
 800275e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002760:	4613      	mov	r3, r2
 8002762:	009b      	lsls	r3, r3, #2
 8002764:	4413      	add	r3, r2
 8002766:	009b      	lsls	r3, r3, #2
 8002768:	4a1f      	ldr	r2, [pc, #124]	@ (80027e8 <xTaskIncrementTick+0x164>)
 800276a:	441a      	add	r2, r3
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	3304      	adds	r3, #4
 8002770:	4619      	mov	r1, r3
 8002772:	4610      	mov	r0, r2
 8002774:	f7ff fba9 	bl	8001eca <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002778:	68bb      	ldr	r3, [r7, #8]
 800277a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800277c:	4b1b      	ldr	r3, [pc, #108]	@ (80027ec <xTaskIncrementTick+0x168>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002782:	429a      	cmp	r2, r3
 8002784:	d3b9      	bcc.n	80026fa <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8002786:	2301      	movs	r3, #1
 8002788:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800278a:	e7b6      	b.n	80026fa <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800278c:	4b17      	ldr	r3, [pc, #92]	@ (80027ec <xTaskIncrementTick+0x168>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002792:	4915      	ldr	r1, [pc, #84]	@ (80027e8 <xTaskIncrementTick+0x164>)
 8002794:	4613      	mov	r3, r2
 8002796:	009b      	lsls	r3, r3, #2
 8002798:	4413      	add	r3, r2
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	440b      	add	r3, r1
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	2b01      	cmp	r3, #1
 80027a2:	d901      	bls.n	80027a8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80027a4:	2301      	movs	r3, #1
 80027a6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80027a8:	4b11      	ldr	r3, [pc, #68]	@ (80027f0 <xTaskIncrementTick+0x16c>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d007      	beq.n	80027c0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80027b0:	2301      	movs	r3, #1
 80027b2:	617b      	str	r3, [r7, #20]
 80027b4:	e004      	b.n	80027c0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80027b6:	4b0f      	ldr	r3, [pc, #60]	@ (80027f4 <xTaskIncrementTick+0x170>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	3301      	adds	r3, #1
 80027bc:	4a0d      	ldr	r2, [pc, #52]	@ (80027f4 <xTaskIncrementTick+0x170>)
 80027be:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80027c0:	697b      	ldr	r3, [r7, #20]
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	3718      	adds	r7, #24
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	bf00      	nop
 80027cc:	20000490 	.word	0x20000490
 80027d0:	2000046c 	.word	0x2000046c
 80027d4:	20000420 	.word	0x20000420
 80027d8:	20000424 	.word	0x20000424
 80027dc:	20000480 	.word	0x20000480
 80027e0:	20000488 	.word	0x20000488
 80027e4:	20000470 	.word	0x20000470
 80027e8:	2000036c 	.word	0x2000036c
 80027ec:	20000368 	.word	0x20000368
 80027f0:	2000047c 	.word	0x2000047c
 80027f4:	20000478 	.word	0x20000478

080027f8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80027f8:	b480      	push	{r7}
 80027fa:	b087      	sub	sp, #28
 80027fc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80027fe:	4b2a      	ldr	r3, [pc, #168]	@ (80028a8 <vTaskSwitchContext+0xb0>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d003      	beq.n	800280e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002806:	4b29      	ldr	r3, [pc, #164]	@ (80028ac <vTaskSwitchContext+0xb4>)
 8002808:	2201      	movs	r2, #1
 800280a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800280c:	e045      	b.n	800289a <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800280e:	4b27      	ldr	r3, [pc, #156]	@ (80028ac <vTaskSwitchContext+0xb4>)
 8002810:	2200      	movs	r2, #0
 8002812:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002814:	4b26      	ldr	r3, [pc, #152]	@ (80028b0 <vTaskSwitchContext+0xb8>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	fab3 f383 	clz	r3, r3
 8002820:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8002822:	7afb      	ldrb	r3, [r7, #11]
 8002824:	f1c3 031f 	rsb	r3, r3, #31
 8002828:	617b      	str	r3, [r7, #20]
 800282a:	4922      	ldr	r1, [pc, #136]	@ (80028b4 <vTaskSwitchContext+0xbc>)
 800282c:	697a      	ldr	r2, [r7, #20]
 800282e:	4613      	mov	r3, r2
 8002830:	009b      	lsls	r3, r3, #2
 8002832:	4413      	add	r3, r2
 8002834:	009b      	lsls	r3, r3, #2
 8002836:	440b      	add	r3, r1
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d10b      	bne.n	8002856 <vTaskSwitchContext+0x5e>
	__asm volatile
 800283e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002842:	f383 8811 	msr	BASEPRI, r3
 8002846:	f3bf 8f6f 	isb	sy
 800284a:	f3bf 8f4f 	dsb	sy
 800284e:	607b      	str	r3, [r7, #4]
}
 8002850:	bf00      	nop
 8002852:	bf00      	nop
 8002854:	e7fd      	b.n	8002852 <vTaskSwitchContext+0x5a>
 8002856:	697a      	ldr	r2, [r7, #20]
 8002858:	4613      	mov	r3, r2
 800285a:	009b      	lsls	r3, r3, #2
 800285c:	4413      	add	r3, r2
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	4a14      	ldr	r2, [pc, #80]	@ (80028b4 <vTaskSwitchContext+0xbc>)
 8002862:	4413      	add	r3, r2
 8002864:	613b      	str	r3, [r7, #16]
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	685a      	ldr	r2, [r3, #4]
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	605a      	str	r2, [r3, #4]
 8002870:	693b      	ldr	r3, [r7, #16]
 8002872:	685a      	ldr	r2, [r3, #4]
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	3308      	adds	r3, #8
 8002878:	429a      	cmp	r2, r3
 800287a:	d104      	bne.n	8002886 <vTaskSwitchContext+0x8e>
 800287c:	693b      	ldr	r3, [r7, #16]
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	685a      	ldr	r2, [r3, #4]
 8002882:	693b      	ldr	r3, [r7, #16]
 8002884:	605a      	str	r2, [r3, #4]
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	68db      	ldr	r3, [r3, #12]
 800288c:	4a0a      	ldr	r2, [pc, #40]	@ (80028b8 <vTaskSwitchContext+0xc0>)
 800288e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8002890:	4b09      	ldr	r3, [pc, #36]	@ (80028b8 <vTaskSwitchContext+0xc0>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	334c      	adds	r3, #76	@ 0x4c
 8002896:	4a09      	ldr	r2, [pc, #36]	@ (80028bc <vTaskSwitchContext+0xc4>)
 8002898:	6013      	str	r3, [r2, #0]
}
 800289a:	bf00      	nop
 800289c:	371c      	adds	r7, #28
 800289e:	46bd      	mov	sp, r7
 80028a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a4:	4770      	bx	lr
 80028a6:	bf00      	nop
 80028a8:	20000490 	.word	0x20000490
 80028ac:	2000047c 	.word	0x2000047c
 80028b0:	20000470 	.word	0x20000470
 80028b4:	2000036c 	.word	0x2000036c
 80028b8:	20000368 	.word	0x20000368
 80028bc:	20000010 	.word	0x20000010

080028c0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b082      	sub	sp, #8
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80028c8:	f000 f852 	bl	8002970 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80028cc:	4b06      	ldr	r3, [pc, #24]	@ (80028e8 <prvIdleTask+0x28>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	2b01      	cmp	r3, #1
 80028d2:	d9f9      	bls.n	80028c8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80028d4:	4b05      	ldr	r3, [pc, #20]	@ (80028ec <prvIdleTask+0x2c>)
 80028d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80028da:	601a      	str	r2, [r3, #0]
 80028dc:	f3bf 8f4f 	dsb	sy
 80028e0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80028e4:	e7f0      	b.n	80028c8 <prvIdleTask+0x8>
 80028e6:	bf00      	nop
 80028e8:	2000036c 	.word	0x2000036c
 80028ec:	e000ed04 	.word	0xe000ed04

080028f0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80028f6:	2300      	movs	r3, #0
 80028f8:	607b      	str	r3, [r7, #4]
 80028fa:	e00c      	b.n	8002916 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80028fc:	687a      	ldr	r2, [r7, #4]
 80028fe:	4613      	mov	r3, r2
 8002900:	009b      	lsls	r3, r3, #2
 8002902:	4413      	add	r3, r2
 8002904:	009b      	lsls	r3, r3, #2
 8002906:	4a12      	ldr	r2, [pc, #72]	@ (8002950 <prvInitialiseTaskLists+0x60>)
 8002908:	4413      	add	r3, r2
 800290a:	4618      	mov	r0, r3
 800290c:	f7ff fab0 	bl	8001e70 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	3301      	adds	r3, #1
 8002914:	607b      	str	r3, [r7, #4]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2b06      	cmp	r3, #6
 800291a:	d9ef      	bls.n	80028fc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800291c:	480d      	ldr	r0, [pc, #52]	@ (8002954 <prvInitialiseTaskLists+0x64>)
 800291e:	f7ff faa7 	bl	8001e70 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002922:	480d      	ldr	r0, [pc, #52]	@ (8002958 <prvInitialiseTaskLists+0x68>)
 8002924:	f7ff faa4 	bl	8001e70 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002928:	480c      	ldr	r0, [pc, #48]	@ (800295c <prvInitialiseTaskLists+0x6c>)
 800292a:	f7ff faa1 	bl	8001e70 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800292e:	480c      	ldr	r0, [pc, #48]	@ (8002960 <prvInitialiseTaskLists+0x70>)
 8002930:	f7ff fa9e 	bl	8001e70 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002934:	480b      	ldr	r0, [pc, #44]	@ (8002964 <prvInitialiseTaskLists+0x74>)
 8002936:	f7ff fa9b 	bl	8001e70 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800293a:	4b0b      	ldr	r3, [pc, #44]	@ (8002968 <prvInitialiseTaskLists+0x78>)
 800293c:	4a05      	ldr	r2, [pc, #20]	@ (8002954 <prvInitialiseTaskLists+0x64>)
 800293e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002940:	4b0a      	ldr	r3, [pc, #40]	@ (800296c <prvInitialiseTaskLists+0x7c>)
 8002942:	4a05      	ldr	r2, [pc, #20]	@ (8002958 <prvInitialiseTaskLists+0x68>)
 8002944:	601a      	str	r2, [r3, #0]
}
 8002946:	bf00      	nop
 8002948:	3708      	adds	r7, #8
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}
 800294e:	bf00      	nop
 8002950:	2000036c 	.word	0x2000036c
 8002954:	200003f8 	.word	0x200003f8
 8002958:	2000040c 	.word	0x2000040c
 800295c:	20000428 	.word	0x20000428
 8002960:	2000043c 	.word	0x2000043c
 8002964:	20000454 	.word	0x20000454
 8002968:	20000420 	.word	0x20000420
 800296c:	20000424 	.word	0x20000424

08002970 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b082      	sub	sp, #8
 8002974:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002976:	e019      	b.n	80029ac <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8002978:	f000 fa16 	bl	8002da8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800297c:	4b10      	ldr	r3, [pc, #64]	@ (80029c0 <prvCheckTasksWaitingTermination+0x50>)
 800297e:	68db      	ldr	r3, [r3, #12]
 8002980:	68db      	ldr	r3, [r3, #12]
 8002982:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	3304      	adds	r3, #4
 8002988:	4618      	mov	r0, r3
 800298a:	f7ff fafb 	bl	8001f84 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800298e:	4b0d      	ldr	r3, [pc, #52]	@ (80029c4 <prvCheckTasksWaitingTermination+0x54>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	3b01      	subs	r3, #1
 8002994:	4a0b      	ldr	r2, [pc, #44]	@ (80029c4 <prvCheckTasksWaitingTermination+0x54>)
 8002996:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002998:	4b0b      	ldr	r3, [pc, #44]	@ (80029c8 <prvCheckTasksWaitingTermination+0x58>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	3b01      	subs	r3, #1
 800299e:	4a0a      	ldr	r2, [pc, #40]	@ (80029c8 <prvCheckTasksWaitingTermination+0x58>)
 80029a0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80029a2:	f000 fa33 	bl	8002e0c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80029a6:	6878      	ldr	r0, [r7, #4]
 80029a8:	f000 f810 	bl	80029cc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80029ac:	4b06      	ldr	r3, [pc, #24]	@ (80029c8 <prvCheckTasksWaitingTermination+0x58>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d1e1      	bne.n	8002978 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80029b4:	bf00      	nop
 80029b6:	bf00      	nop
 80029b8:	3708      	adds	r7, #8
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	2000043c 	.word	0x2000043c
 80029c4:	20000468 	.word	0x20000468
 80029c8:	20000450 	.word	0x20000450

080029cc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b084      	sub	sp, #16
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	334c      	adds	r3, #76	@ 0x4c
 80029d8:	4618      	mov	r0, r3
 80029da:	f000 fcbb 	bl	8003354 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d108      	bne.n	80029fa <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ec:	4618      	mov	r0, r3
 80029ee:	f000 fb89 	bl	8003104 <vPortFree>
				vPortFree( pxTCB );
 80029f2:	6878      	ldr	r0, [r7, #4]
 80029f4:	f000 fb86 	bl	8003104 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80029f8:	e019      	b.n	8002a2e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8002a00:	2b01      	cmp	r3, #1
 8002a02:	d103      	bne.n	8002a0c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8002a04:	6878      	ldr	r0, [r7, #4]
 8002a06:	f000 fb7d 	bl	8003104 <vPortFree>
	}
 8002a0a:	e010      	b.n	8002a2e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8002a12:	2b02      	cmp	r3, #2
 8002a14:	d00b      	beq.n	8002a2e <prvDeleteTCB+0x62>
	__asm volatile
 8002a16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a1a:	f383 8811 	msr	BASEPRI, r3
 8002a1e:	f3bf 8f6f 	isb	sy
 8002a22:	f3bf 8f4f 	dsb	sy
 8002a26:	60fb      	str	r3, [r7, #12]
}
 8002a28:	bf00      	nop
 8002a2a:	bf00      	nop
 8002a2c:	e7fd      	b.n	8002a2a <prvDeleteTCB+0x5e>
	}
 8002a2e:	bf00      	nop
 8002a30:	3710      	adds	r7, #16
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}
	...

08002a38 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b083      	sub	sp, #12
 8002a3c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002a3e:	4b0c      	ldr	r3, [pc, #48]	@ (8002a70 <prvResetNextTaskUnblockTime+0x38>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d104      	bne.n	8002a52 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002a48:	4b0a      	ldr	r3, [pc, #40]	@ (8002a74 <prvResetNextTaskUnblockTime+0x3c>)
 8002a4a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002a4e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002a50:	e008      	b.n	8002a64 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002a52:	4b07      	ldr	r3, [pc, #28]	@ (8002a70 <prvResetNextTaskUnblockTime+0x38>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	68db      	ldr	r3, [r3, #12]
 8002a58:	68db      	ldr	r3, [r3, #12]
 8002a5a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	4a04      	ldr	r2, [pc, #16]	@ (8002a74 <prvResetNextTaskUnblockTime+0x3c>)
 8002a62:	6013      	str	r3, [r2, #0]
}
 8002a64:	bf00      	nop
 8002a66:	370c      	adds	r7, #12
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6e:	4770      	bx	lr
 8002a70:	20000420 	.word	0x20000420
 8002a74:	20000488 	.word	0x20000488

08002a78 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	b084      	sub	sp, #16
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
 8002a80:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8002a82:	4b29      	ldr	r3, [pc, #164]	@ (8002b28 <prvAddCurrentTaskToDelayedList+0xb0>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002a88:	4b28      	ldr	r3, [pc, #160]	@ (8002b2c <prvAddCurrentTaskToDelayedList+0xb4>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	3304      	adds	r3, #4
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f7ff fa78 	bl	8001f84 <uxListRemove>
 8002a94:	4603      	mov	r3, r0
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d10b      	bne.n	8002ab2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8002a9a:	4b24      	ldr	r3, [pc, #144]	@ (8002b2c <prvAddCurrentTaskToDelayedList+0xb4>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aa0:	2201      	movs	r2, #1
 8002aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa6:	43da      	mvns	r2, r3
 8002aa8:	4b21      	ldr	r3, [pc, #132]	@ (8002b30 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4013      	ands	r3, r2
 8002aae:	4a20      	ldr	r2, [pc, #128]	@ (8002b30 <prvAddCurrentTaskToDelayedList+0xb8>)
 8002ab0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002ab8:	d10a      	bne.n	8002ad0 <prvAddCurrentTaskToDelayedList+0x58>
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d007      	beq.n	8002ad0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002ac0:	4b1a      	ldr	r3, [pc, #104]	@ (8002b2c <prvAddCurrentTaskToDelayedList+0xb4>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	3304      	adds	r3, #4
 8002ac6:	4619      	mov	r1, r3
 8002ac8:	481a      	ldr	r0, [pc, #104]	@ (8002b34 <prvAddCurrentTaskToDelayedList+0xbc>)
 8002aca:	f7ff f9fe 	bl	8001eca <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8002ace:	e026      	b.n	8002b1e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8002ad0:	68fa      	ldr	r2, [r7, #12]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	4413      	add	r3, r2
 8002ad6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002ad8:	4b14      	ldr	r3, [pc, #80]	@ (8002b2c <prvAddCurrentTaskToDelayedList+0xb4>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	68ba      	ldr	r2, [r7, #8]
 8002ade:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8002ae0:	68ba      	ldr	r2, [r7, #8]
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	429a      	cmp	r2, r3
 8002ae6:	d209      	bcs.n	8002afc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002ae8:	4b13      	ldr	r3, [pc, #76]	@ (8002b38 <prvAddCurrentTaskToDelayedList+0xc0>)
 8002aea:	681a      	ldr	r2, [r3, #0]
 8002aec:	4b0f      	ldr	r3, [pc, #60]	@ (8002b2c <prvAddCurrentTaskToDelayedList+0xb4>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	3304      	adds	r3, #4
 8002af2:	4619      	mov	r1, r3
 8002af4:	4610      	mov	r0, r2
 8002af6:	f7ff fa0c 	bl	8001f12 <vListInsert>
}
 8002afa:	e010      	b.n	8002b1e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002afc:	4b0f      	ldr	r3, [pc, #60]	@ (8002b3c <prvAddCurrentTaskToDelayedList+0xc4>)
 8002afe:	681a      	ldr	r2, [r3, #0]
 8002b00:	4b0a      	ldr	r3, [pc, #40]	@ (8002b2c <prvAddCurrentTaskToDelayedList+0xb4>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	3304      	adds	r3, #4
 8002b06:	4619      	mov	r1, r3
 8002b08:	4610      	mov	r0, r2
 8002b0a:	f7ff fa02 	bl	8001f12 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8002b0e:	4b0c      	ldr	r3, [pc, #48]	@ (8002b40 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	68ba      	ldr	r2, [r7, #8]
 8002b14:	429a      	cmp	r2, r3
 8002b16:	d202      	bcs.n	8002b1e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8002b18:	4a09      	ldr	r2, [pc, #36]	@ (8002b40 <prvAddCurrentTaskToDelayedList+0xc8>)
 8002b1a:	68bb      	ldr	r3, [r7, #8]
 8002b1c:	6013      	str	r3, [r2, #0]
}
 8002b1e:	bf00      	nop
 8002b20:	3710      	adds	r7, #16
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}
 8002b26:	bf00      	nop
 8002b28:	2000046c 	.word	0x2000046c
 8002b2c:	20000368 	.word	0x20000368
 8002b30:	20000470 	.word	0x20000470
 8002b34:	20000454 	.word	0x20000454
 8002b38:	20000424 	.word	0x20000424
 8002b3c:	20000420 	.word	0x20000420
 8002b40:	20000488 	.word	0x20000488

08002b44 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8002b44:	b480      	push	{r7}
 8002b46:	b085      	sub	sp, #20
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	60f8      	str	r0, [r7, #12]
 8002b4c:	60b9      	str	r1, [r7, #8]
 8002b4e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	3b04      	subs	r3, #4
 8002b54:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002b5c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	3b04      	subs	r3, #4
 8002b62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	f023 0201 	bic.w	r2, r3, #1
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	3b04      	subs	r3, #4
 8002b72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8002b74:	4a0c      	ldr	r2, [pc, #48]	@ (8002ba8 <pxPortInitialiseStack+0x64>)
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	3b14      	subs	r3, #20
 8002b7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8002b80:	687a      	ldr	r2, [r7, #4]
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	3b04      	subs	r3, #4
 8002b8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	f06f 0202 	mvn.w	r2, #2
 8002b92:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	3b20      	subs	r3, #32
 8002b98:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
}
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	3714      	adds	r7, #20
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba6:	4770      	bx	lr
 8002ba8:	08002bad 	.word	0x08002bad

08002bac <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002bac:	b480      	push	{r7}
 8002bae:	b085      	sub	sp, #20
 8002bb0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8002bb6:	4b13      	ldr	r3, [pc, #76]	@ (8002c04 <prvTaskExitError+0x58>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002bbe:	d00b      	beq.n	8002bd8 <prvTaskExitError+0x2c>
	__asm volatile
 8002bc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002bc4:	f383 8811 	msr	BASEPRI, r3
 8002bc8:	f3bf 8f6f 	isb	sy
 8002bcc:	f3bf 8f4f 	dsb	sy
 8002bd0:	60fb      	str	r3, [r7, #12]
}
 8002bd2:	bf00      	nop
 8002bd4:	bf00      	nop
 8002bd6:	e7fd      	b.n	8002bd4 <prvTaskExitError+0x28>
	__asm volatile
 8002bd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002bdc:	f383 8811 	msr	BASEPRI, r3
 8002be0:	f3bf 8f6f 	isb	sy
 8002be4:	f3bf 8f4f 	dsb	sy
 8002be8:	60bb      	str	r3, [r7, #8]
}
 8002bea:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8002bec:	bf00      	nop
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d0fc      	beq.n	8002bee <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8002bf4:	bf00      	nop
 8002bf6:	bf00      	nop
 8002bf8:	3714      	adds	r7, #20
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c00:	4770      	bx	lr
 8002c02:	bf00      	nop
 8002c04:	2000000c 	.word	0x2000000c
	...

08002c10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8002c10:	4b07      	ldr	r3, [pc, #28]	@ (8002c30 <pxCurrentTCBConst2>)
 8002c12:	6819      	ldr	r1, [r3, #0]
 8002c14:	6808      	ldr	r0, [r1, #0]
 8002c16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c1a:	f380 8809 	msr	PSP, r0
 8002c1e:	f3bf 8f6f 	isb	sy
 8002c22:	f04f 0000 	mov.w	r0, #0
 8002c26:	f380 8811 	msr	BASEPRI, r0
 8002c2a:	4770      	bx	lr
 8002c2c:	f3af 8000 	nop.w

08002c30 <pxCurrentTCBConst2>:
 8002c30:	20000368 	.word	0x20000368
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8002c34:	bf00      	nop
 8002c36:	bf00      	nop

08002c38 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8002c38:	4808      	ldr	r0, [pc, #32]	@ (8002c5c <prvPortStartFirstTask+0x24>)
 8002c3a:	6800      	ldr	r0, [r0, #0]
 8002c3c:	6800      	ldr	r0, [r0, #0]
 8002c3e:	f380 8808 	msr	MSP, r0
 8002c42:	f04f 0000 	mov.w	r0, #0
 8002c46:	f380 8814 	msr	CONTROL, r0
 8002c4a:	b662      	cpsie	i
 8002c4c:	b661      	cpsie	f
 8002c4e:	f3bf 8f4f 	dsb	sy
 8002c52:	f3bf 8f6f 	isb	sy
 8002c56:	df00      	svc	0
 8002c58:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8002c5a:	bf00      	nop
 8002c5c:	e000ed08 	.word	0xe000ed08

08002c60 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b086      	sub	sp, #24
 8002c64:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002c66:	4b47      	ldr	r3, [pc, #284]	@ (8002d84 <xPortStartScheduler+0x124>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4a47      	ldr	r2, [pc, #284]	@ (8002d88 <xPortStartScheduler+0x128>)
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d10b      	bne.n	8002c88 <xPortStartScheduler+0x28>
	__asm volatile
 8002c70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c74:	f383 8811 	msr	BASEPRI, r3
 8002c78:	f3bf 8f6f 	isb	sy
 8002c7c:	f3bf 8f4f 	dsb	sy
 8002c80:	613b      	str	r3, [r7, #16]
}
 8002c82:	bf00      	nop
 8002c84:	bf00      	nop
 8002c86:	e7fd      	b.n	8002c84 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002c88:	4b3e      	ldr	r3, [pc, #248]	@ (8002d84 <xPortStartScheduler+0x124>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a3f      	ldr	r2, [pc, #252]	@ (8002d8c <xPortStartScheduler+0x12c>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d10b      	bne.n	8002caa <xPortStartScheduler+0x4a>
	__asm volatile
 8002c92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c96:	f383 8811 	msr	BASEPRI, r3
 8002c9a:	f3bf 8f6f 	isb	sy
 8002c9e:	f3bf 8f4f 	dsb	sy
 8002ca2:	60fb      	str	r3, [r7, #12]
}
 8002ca4:	bf00      	nop
 8002ca6:	bf00      	nop
 8002ca8:	e7fd      	b.n	8002ca6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002caa:	4b39      	ldr	r3, [pc, #228]	@ (8002d90 <xPortStartScheduler+0x130>)
 8002cac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002cae:	697b      	ldr	r3, [r7, #20]
 8002cb0:	781b      	ldrb	r3, [r3, #0]
 8002cb2:	b2db      	uxtb	r3, r3
 8002cb4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002cb6:	697b      	ldr	r3, [r7, #20]
 8002cb8:	22ff      	movs	r2, #255	@ 0xff
 8002cba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	781b      	ldrb	r3, [r3, #0]
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002cc4:	78fb      	ldrb	r3, [r7, #3]
 8002cc6:	b2db      	uxtb	r3, r3
 8002cc8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002ccc:	b2da      	uxtb	r2, r3
 8002cce:	4b31      	ldr	r3, [pc, #196]	@ (8002d94 <xPortStartScheduler+0x134>)
 8002cd0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002cd2:	4b31      	ldr	r3, [pc, #196]	@ (8002d98 <xPortStartScheduler+0x138>)
 8002cd4:	2207      	movs	r2, #7
 8002cd6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002cd8:	e009      	b.n	8002cee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8002cda:	4b2f      	ldr	r3, [pc, #188]	@ (8002d98 <xPortStartScheduler+0x138>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	3b01      	subs	r3, #1
 8002ce0:	4a2d      	ldr	r2, [pc, #180]	@ (8002d98 <xPortStartScheduler+0x138>)
 8002ce2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002ce4:	78fb      	ldrb	r3, [r7, #3]
 8002ce6:	b2db      	uxtb	r3, r3
 8002ce8:	005b      	lsls	r3, r3, #1
 8002cea:	b2db      	uxtb	r3, r3
 8002cec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002cee:	78fb      	ldrb	r3, [r7, #3]
 8002cf0:	b2db      	uxtb	r3, r3
 8002cf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002cf6:	2b80      	cmp	r3, #128	@ 0x80
 8002cf8:	d0ef      	beq.n	8002cda <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002cfa:	4b27      	ldr	r3, [pc, #156]	@ (8002d98 <xPortStartScheduler+0x138>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f1c3 0307 	rsb	r3, r3, #7
 8002d02:	2b04      	cmp	r3, #4
 8002d04:	d00b      	beq.n	8002d1e <xPortStartScheduler+0xbe>
	__asm volatile
 8002d06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d0a:	f383 8811 	msr	BASEPRI, r3
 8002d0e:	f3bf 8f6f 	isb	sy
 8002d12:	f3bf 8f4f 	dsb	sy
 8002d16:	60bb      	str	r3, [r7, #8]
}
 8002d18:	bf00      	nop
 8002d1a:	bf00      	nop
 8002d1c:	e7fd      	b.n	8002d1a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002d1e:	4b1e      	ldr	r3, [pc, #120]	@ (8002d98 <xPortStartScheduler+0x138>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	021b      	lsls	r3, r3, #8
 8002d24:	4a1c      	ldr	r2, [pc, #112]	@ (8002d98 <xPortStartScheduler+0x138>)
 8002d26:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002d28:	4b1b      	ldr	r3, [pc, #108]	@ (8002d98 <xPortStartScheduler+0x138>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002d30:	4a19      	ldr	r2, [pc, #100]	@ (8002d98 <xPortStartScheduler+0x138>)
 8002d32:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	b2da      	uxtb	r2, r3
 8002d38:	697b      	ldr	r3, [r7, #20]
 8002d3a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8002d3c:	4b17      	ldr	r3, [pc, #92]	@ (8002d9c <xPortStartScheduler+0x13c>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a16      	ldr	r2, [pc, #88]	@ (8002d9c <xPortStartScheduler+0x13c>)
 8002d42:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002d46:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8002d48:	4b14      	ldr	r3, [pc, #80]	@ (8002d9c <xPortStartScheduler+0x13c>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a13      	ldr	r2, [pc, #76]	@ (8002d9c <xPortStartScheduler+0x13c>)
 8002d4e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8002d52:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8002d54:	f000 f8da 	bl	8002f0c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8002d58:	4b11      	ldr	r3, [pc, #68]	@ (8002da0 <xPortStartScheduler+0x140>)
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8002d5e:	f000 f8f9 	bl	8002f54 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8002d62:	4b10      	ldr	r3, [pc, #64]	@ (8002da4 <xPortStartScheduler+0x144>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4a0f      	ldr	r2, [pc, #60]	@ (8002da4 <xPortStartScheduler+0x144>)
 8002d68:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8002d6c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8002d6e:	f7ff ff63 	bl	8002c38 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8002d72:	f7ff fd41 	bl	80027f8 <vTaskSwitchContext>
	prvTaskExitError();
 8002d76:	f7ff ff19 	bl	8002bac <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8002d7a:	2300      	movs	r3, #0
}
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	3718      	adds	r7, #24
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bd80      	pop	{r7, pc}
 8002d84:	e000ed00 	.word	0xe000ed00
 8002d88:	410fc271 	.word	0x410fc271
 8002d8c:	410fc270 	.word	0x410fc270
 8002d90:	e000e400 	.word	0xe000e400
 8002d94:	20000494 	.word	0x20000494
 8002d98:	20000498 	.word	0x20000498
 8002d9c:	e000ed20 	.word	0xe000ed20
 8002da0:	2000000c 	.word	0x2000000c
 8002da4:	e000ef34 	.word	0xe000ef34

08002da8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002da8:	b480      	push	{r7}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
	__asm volatile
 8002dae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002db2:	f383 8811 	msr	BASEPRI, r3
 8002db6:	f3bf 8f6f 	isb	sy
 8002dba:	f3bf 8f4f 	dsb	sy
 8002dbe:	607b      	str	r3, [r7, #4]
}
 8002dc0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8002dc2:	4b10      	ldr	r3, [pc, #64]	@ (8002e04 <vPortEnterCritical+0x5c>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	3301      	adds	r3, #1
 8002dc8:	4a0e      	ldr	r2, [pc, #56]	@ (8002e04 <vPortEnterCritical+0x5c>)
 8002dca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8002dcc:	4b0d      	ldr	r3, [pc, #52]	@ (8002e04 <vPortEnterCritical+0x5c>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	2b01      	cmp	r3, #1
 8002dd2:	d110      	bne.n	8002df6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002dd4:	4b0c      	ldr	r3, [pc, #48]	@ (8002e08 <vPortEnterCritical+0x60>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d00b      	beq.n	8002df6 <vPortEnterCritical+0x4e>
	__asm volatile
 8002dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002de2:	f383 8811 	msr	BASEPRI, r3
 8002de6:	f3bf 8f6f 	isb	sy
 8002dea:	f3bf 8f4f 	dsb	sy
 8002dee:	603b      	str	r3, [r7, #0]
}
 8002df0:	bf00      	nop
 8002df2:	bf00      	nop
 8002df4:	e7fd      	b.n	8002df2 <vPortEnterCritical+0x4a>
	}
}
 8002df6:	bf00      	nop
 8002df8:	370c      	adds	r7, #12
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr
 8002e02:	bf00      	nop
 8002e04:	2000000c 	.word	0x2000000c
 8002e08:	e000ed04 	.word	0xe000ed04

08002e0c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b083      	sub	sp, #12
 8002e10:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8002e12:	4b12      	ldr	r3, [pc, #72]	@ (8002e5c <vPortExitCritical+0x50>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d10b      	bne.n	8002e32 <vPortExitCritical+0x26>
	__asm volatile
 8002e1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e1e:	f383 8811 	msr	BASEPRI, r3
 8002e22:	f3bf 8f6f 	isb	sy
 8002e26:	f3bf 8f4f 	dsb	sy
 8002e2a:	607b      	str	r3, [r7, #4]
}
 8002e2c:	bf00      	nop
 8002e2e:	bf00      	nop
 8002e30:	e7fd      	b.n	8002e2e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8002e32:	4b0a      	ldr	r3, [pc, #40]	@ (8002e5c <vPortExitCritical+0x50>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	3b01      	subs	r3, #1
 8002e38:	4a08      	ldr	r2, [pc, #32]	@ (8002e5c <vPortExitCritical+0x50>)
 8002e3a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8002e3c:	4b07      	ldr	r3, [pc, #28]	@ (8002e5c <vPortExitCritical+0x50>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d105      	bne.n	8002e50 <vPortExitCritical+0x44>
 8002e44:	2300      	movs	r3, #0
 8002e46:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002e4e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8002e50:	bf00      	nop
 8002e52:	370c      	adds	r7, #12
 8002e54:	46bd      	mov	sp, r7
 8002e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5a:	4770      	bx	lr
 8002e5c:	2000000c 	.word	0x2000000c

08002e60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002e60:	f3ef 8009 	mrs	r0, PSP
 8002e64:	f3bf 8f6f 	isb	sy
 8002e68:	4b15      	ldr	r3, [pc, #84]	@ (8002ec0 <pxCurrentTCBConst>)
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	f01e 0f10 	tst.w	lr, #16
 8002e70:	bf08      	it	eq
 8002e72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002e76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e7a:	6010      	str	r0, [r2, #0]
 8002e7c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8002e80:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8002e84:	f380 8811 	msr	BASEPRI, r0
 8002e88:	f3bf 8f4f 	dsb	sy
 8002e8c:	f3bf 8f6f 	isb	sy
 8002e90:	f7ff fcb2 	bl	80027f8 <vTaskSwitchContext>
 8002e94:	f04f 0000 	mov.w	r0, #0
 8002e98:	f380 8811 	msr	BASEPRI, r0
 8002e9c:	bc09      	pop	{r0, r3}
 8002e9e:	6819      	ldr	r1, [r3, #0]
 8002ea0:	6808      	ldr	r0, [r1, #0]
 8002ea2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ea6:	f01e 0f10 	tst.w	lr, #16
 8002eaa:	bf08      	it	eq
 8002eac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8002eb0:	f380 8809 	msr	PSP, r0
 8002eb4:	f3bf 8f6f 	isb	sy
 8002eb8:	4770      	bx	lr
 8002eba:	bf00      	nop
 8002ebc:	f3af 8000 	nop.w

08002ec0 <pxCurrentTCBConst>:
 8002ec0:	20000368 	.word	0x20000368
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8002ec4:	bf00      	nop
 8002ec6:	bf00      	nop

08002ec8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b082      	sub	sp, #8
 8002ecc:	af00      	add	r7, sp, #0
	__asm volatile
 8002ece:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ed2:	f383 8811 	msr	BASEPRI, r3
 8002ed6:	f3bf 8f6f 	isb	sy
 8002eda:	f3bf 8f4f 	dsb	sy
 8002ede:	607b      	str	r3, [r7, #4]
}
 8002ee0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8002ee2:	f7ff fbcf 	bl	8002684 <xTaskIncrementTick>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d003      	beq.n	8002ef4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002eec:	4b06      	ldr	r3, [pc, #24]	@ (8002f08 <SysTick_Handler+0x40>)
 8002eee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002ef2:	601a      	str	r2, [r3, #0]
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	f383 8811 	msr	BASEPRI, r3
}
 8002efe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8002f00:	bf00      	nop
 8002f02:	3708      	adds	r7, #8
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bd80      	pop	{r7, pc}
 8002f08:	e000ed04 	.word	0xe000ed04

08002f0c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002f10:	4b0b      	ldr	r3, [pc, #44]	@ (8002f40 <vPortSetupTimerInterrupt+0x34>)
 8002f12:	2200      	movs	r2, #0
 8002f14:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002f16:	4b0b      	ldr	r3, [pc, #44]	@ (8002f44 <vPortSetupTimerInterrupt+0x38>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002f1c:	4b0a      	ldr	r3, [pc, #40]	@ (8002f48 <vPortSetupTimerInterrupt+0x3c>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4a0a      	ldr	r2, [pc, #40]	@ (8002f4c <vPortSetupTimerInterrupt+0x40>)
 8002f22:	fba2 2303 	umull	r2, r3, r2, r3
 8002f26:	099b      	lsrs	r3, r3, #6
 8002f28:	4a09      	ldr	r2, [pc, #36]	@ (8002f50 <vPortSetupTimerInterrupt+0x44>)
 8002f2a:	3b01      	subs	r3, #1
 8002f2c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8002f2e:	4b04      	ldr	r3, [pc, #16]	@ (8002f40 <vPortSetupTimerInterrupt+0x34>)
 8002f30:	2207      	movs	r2, #7
 8002f32:	601a      	str	r2, [r3, #0]
}
 8002f34:	bf00      	nop
 8002f36:	46bd      	mov	sp, r7
 8002f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3c:	4770      	bx	lr
 8002f3e:	bf00      	nop
 8002f40:	e000e010 	.word	0xe000e010
 8002f44:	e000e018 	.word	0xe000e018
 8002f48:	20000000 	.word	0x20000000
 8002f4c:	10624dd3 	.word	0x10624dd3
 8002f50:	e000e014 	.word	0xe000e014

08002f54 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8002f54:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8002f64 <vPortEnableVFP+0x10>
 8002f58:	6801      	ldr	r1, [r0, #0]
 8002f5a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8002f5e:	6001      	str	r1, [r0, #0]
 8002f60:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8002f62:	bf00      	nop
 8002f64:	e000ed88 	.word	0xe000ed88

08002f68 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b08a      	sub	sp, #40	@ 0x28
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8002f70:	2300      	movs	r3, #0
 8002f72:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8002f74:	f7ff faca 	bl	800250c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8002f78:	4b5c      	ldr	r3, [pc, #368]	@ (80030ec <pvPortMalloc+0x184>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d101      	bne.n	8002f84 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8002f80:	f000 f924 	bl	80031cc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002f84:	4b5a      	ldr	r3, [pc, #360]	@ (80030f0 <pvPortMalloc+0x188>)
 8002f86:	681a      	ldr	r2, [r3, #0]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	4013      	ands	r3, r2
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	f040 8095 	bne.w	80030bc <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d01e      	beq.n	8002fd6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8002f98:	2208      	movs	r2, #8
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	4413      	add	r3, r2
 8002f9e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	f003 0307 	and.w	r3, r3, #7
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d015      	beq.n	8002fd6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	f023 0307 	bic.w	r3, r3, #7
 8002fb0:	3308      	adds	r3, #8
 8002fb2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	f003 0307 	and.w	r3, r3, #7
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d00b      	beq.n	8002fd6 <pvPortMalloc+0x6e>
	__asm volatile
 8002fbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fc2:	f383 8811 	msr	BASEPRI, r3
 8002fc6:	f3bf 8f6f 	isb	sy
 8002fca:	f3bf 8f4f 	dsb	sy
 8002fce:	617b      	str	r3, [r7, #20]
}
 8002fd0:	bf00      	nop
 8002fd2:	bf00      	nop
 8002fd4:	e7fd      	b.n	8002fd2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d06f      	beq.n	80030bc <pvPortMalloc+0x154>
 8002fdc:	4b45      	ldr	r3, [pc, #276]	@ (80030f4 <pvPortMalloc+0x18c>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	687a      	ldr	r2, [r7, #4]
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	d86a      	bhi.n	80030bc <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8002fe6:	4b44      	ldr	r3, [pc, #272]	@ (80030f8 <pvPortMalloc+0x190>)
 8002fe8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8002fea:	4b43      	ldr	r3, [pc, #268]	@ (80030f8 <pvPortMalloc+0x190>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002ff0:	e004      	b.n	8002ffc <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8002ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8002ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ffe:	685b      	ldr	r3, [r3, #4]
 8003000:	687a      	ldr	r2, [r7, #4]
 8003002:	429a      	cmp	r2, r3
 8003004:	d903      	bls.n	800300e <pvPortMalloc+0xa6>
 8003006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d1f1      	bne.n	8002ff2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800300e:	4b37      	ldr	r3, [pc, #220]	@ (80030ec <pvPortMalloc+0x184>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003014:	429a      	cmp	r2, r3
 8003016:	d051      	beq.n	80030bc <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003018:	6a3b      	ldr	r3, [r7, #32]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	2208      	movs	r2, #8
 800301e:	4413      	add	r3, r2
 8003020:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003024:	681a      	ldr	r2, [r3, #0]
 8003026:	6a3b      	ldr	r3, [r7, #32]
 8003028:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800302a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800302c:	685a      	ldr	r2, [r3, #4]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	1ad2      	subs	r2, r2, r3
 8003032:	2308      	movs	r3, #8
 8003034:	005b      	lsls	r3, r3, #1
 8003036:	429a      	cmp	r2, r3
 8003038:	d920      	bls.n	800307c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800303a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	4413      	add	r3, r2
 8003040:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003042:	69bb      	ldr	r3, [r7, #24]
 8003044:	f003 0307 	and.w	r3, r3, #7
 8003048:	2b00      	cmp	r3, #0
 800304a:	d00b      	beq.n	8003064 <pvPortMalloc+0xfc>
	__asm volatile
 800304c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003050:	f383 8811 	msr	BASEPRI, r3
 8003054:	f3bf 8f6f 	isb	sy
 8003058:	f3bf 8f4f 	dsb	sy
 800305c:	613b      	str	r3, [r7, #16]
}
 800305e:	bf00      	nop
 8003060:	bf00      	nop
 8003062:	e7fd      	b.n	8003060 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003066:	685a      	ldr	r2, [r3, #4]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	1ad2      	subs	r2, r2, r3
 800306c:	69bb      	ldr	r3, [r7, #24]
 800306e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003072:	687a      	ldr	r2, [r7, #4]
 8003074:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003076:	69b8      	ldr	r0, [r7, #24]
 8003078:	f000 f90a 	bl	8003290 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800307c:	4b1d      	ldr	r3, [pc, #116]	@ (80030f4 <pvPortMalloc+0x18c>)
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	1ad3      	subs	r3, r2, r3
 8003086:	4a1b      	ldr	r2, [pc, #108]	@ (80030f4 <pvPortMalloc+0x18c>)
 8003088:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800308a:	4b1a      	ldr	r3, [pc, #104]	@ (80030f4 <pvPortMalloc+0x18c>)
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	4b1b      	ldr	r3, [pc, #108]	@ (80030fc <pvPortMalloc+0x194>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	429a      	cmp	r2, r3
 8003094:	d203      	bcs.n	800309e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003096:	4b17      	ldr	r3, [pc, #92]	@ (80030f4 <pvPortMalloc+0x18c>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a18      	ldr	r2, [pc, #96]	@ (80030fc <pvPortMalloc+0x194>)
 800309c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800309e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030a0:	685a      	ldr	r2, [r3, #4]
 80030a2:	4b13      	ldr	r3, [pc, #76]	@ (80030f0 <pvPortMalloc+0x188>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	431a      	orrs	r2, r3
 80030a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030aa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80030ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ae:	2200      	movs	r2, #0
 80030b0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80030b2:	4b13      	ldr	r3, [pc, #76]	@ (8003100 <pvPortMalloc+0x198>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	3301      	adds	r3, #1
 80030b8:	4a11      	ldr	r2, [pc, #68]	@ (8003100 <pvPortMalloc+0x198>)
 80030ba:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80030bc:	f7ff fa34 	bl	8002528 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80030c0:	69fb      	ldr	r3, [r7, #28]
 80030c2:	f003 0307 	and.w	r3, r3, #7
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d00b      	beq.n	80030e2 <pvPortMalloc+0x17a>
	__asm volatile
 80030ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030ce:	f383 8811 	msr	BASEPRI, r3
 80030d2:	f3bf 8f6f 	isb	sy
 80030d6:	f3bf 8f4f 	dsb	sy
 80030da:	60fb      	str	r3, [r7, #12]
}
 80030dc:	bf00      	nop
 80030de:	bf00      	nop
 80030e0:	e7fd      	b.n	80030de <pvPortMalloc+0x176>
	return pvReturn;
 80030e2:	69fb      	ldr	r3, [r7, #28]
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	3728      	adds	r7, #40	@ 0x28
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}
 80030ec:	200040a4 	.word	0x200040a4
 80030f0:	200040b8 	.word	0x200040b8
 80030f4:	200040a8 	.word	0x200040a8
 80030f8:	2000409c 	.word	0x2000409c
 80030fc:	200040ac 	.word	0x200040ac
 8003100:	200040b0 	.word	0x200040b0

08003104 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b086      	sub	sp, #24
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d04f      	beq.n	80031b6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003116:	2308      	movs	r3, #8
 8003118:	425b      	negs	r3, r3
 800311a:	697a      	ldr	r2, [r7, #20]
 800311c:	4413      	add	r3, r2
 800311e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003120:	697b      	ldr	r3, [r7, #20]
 8003122:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003124:	693b      	ldr	r3, [r7, #16]
 8003126:	685a      	ldr	r2, [r3, #4]
 8003128:	4b25      	ldr	r3, [pc, #148]	@ (80031c0 <vPortFree+0xbc>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4013      	ands	r3, r2
 800312e:	2b00      	cmp	r3, #0
 8003130:	d10b      	bne.n	800314a <vPortFree+0x46>
	__asm volatile
 8003132:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003136:	f383 8811 	msr	BASEPRI, r3
 800313a:	f3bf 8f6f 	isb	sy
 800313e:	f3bf 8f4f 	dsb	sy
 8003142:	60fb      	str	r3, [r7, #12]
}
 8003144:	bf00      	nop
 8003146:	bf00      	nop
 8003148:	e7fd      	b.n	8003146 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d00b      	beq.n	800316a <vPortFree+0x66>
	__asm volatile
 8003152:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003156:	f383 8811 	msr	BASEPRI, r3
 800315a:	f3bf 8f6f 	isb	sy
 800315e:	f3bf 8f4f 	dsb	sy
 8003162:	60bb      	str	r3, [r7, #8]
}
 8003164:	bf00      	nop
 8003166:	bf00      	nop
 8003168:	e7fd      	b.n	8003166 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800316a:	693b      	ldr	r3, [r7, #16]
 800316c:	685a      	ldr	r2, [r3, #4]
 800316e:	4b14      	ldr	r3, [pc, #80]	@ (80031c0 <vPortFree+0xbc>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4013      	ands	r3, r2
 8003174:	2b00      	cmp	r3, #0
 8003176:	d01e      	beq.n	80031b6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003178:	693b      	ldr	r3, [r7, #16]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d11a      	bne.n	80031b6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003180:	693b      	ldr	r3, [r7, #16]
 8003182:	685a      	ldr	r2, [r3, #4]
 8003184:	4b0e      	ldr	r3, [pc, #56]	@ (80031c0 <vPortFree+0xbc>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	43db      	mvns	r3, r3
 800318a:	401a      	ands	r2, r3
 800318c:	693b      	ldr	r3, [r7, #16]
 800318e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003190:	f7ff f9bc 	bl	800250c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003194:	693b      	ldr	r3, [r7, #16]
 8003196:	685a      	ldr	r2, [r3, #4]
 8003198:	4b0a      	ldr	r3, [pc, #40]	@ (80031c4 <vPortFree+0xc0>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4413      	add	r3, r2
 800319e:	4a09      	ldr	r2, [pc, #36]	@ (80031c4 <vPortFree+0xc0>)
 80031a0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80031a2:	6938      	ldr	r0, [r7, #16]
 80031a4:	f000 f874 	bl	8003290 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80031a8:	4b07      	ldr	r3, [pc, #28]	@ (80031c8 <vPortFree+0xc4>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	3301      	adds	r3, #1
 80031ae:	4a06      	ldr	r2, [pc, #24]	@ (80031c8 <vPortFree+0xc4>)
 80031b0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80031b2:	f7ff f9b9 	bl	8002528 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80031b6:	bf00      	nop
 80031b8:	3718      	adds	r7, #24
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}
 80031be:	bf00      	nop
 80031c0:	200040b8 	.word	0x200040b8
 80031c4:	200040a8 	.word	0x200040a8
 80031c8:	200040b4 	.word	0x200040b4

080031cc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80031cc:	b480      	push	{r7}
 80031ce:	b085      	sub	sp, #20
 80031d0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80031d2:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80031d6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80031d8:	4b27      	ldr	r3, [pc, #156]	@ (8003278 <prvHeapInit+0xac>)
 80031da:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	f003 0307 	and.w	r3, r3, #7
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d00c      	beq.n	8003200 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	3307      	adds	r3, #7
 80031ea:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	f023 0307 	bic.w	r3, r3, #7
 80031f2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80031f4:	68ba      	ldr	r2, [r7, #8]
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	1ad3      	subs	r3, r2, r3
 80031fa:	4a1f      	ldr	r2, [pc, #124]	@ (8003278 <prvHeapInit+0xac>)
 80031fc:	4413      	add	r3, r2
 80031fe:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003204:	4a1d      	ldr	r2, [pc, #116]	@ (800327c <prvHeapInit+0xb0>)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800320a:	4b1c      	ldr	r3, [pc, #112]	@ (800327c <prvHeapInit+0xb0>)
 800320c:	2200      	movs	r2, #0
 800320e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	68ba      	ldr	r2, [r7, #8]
 8003214:	4413      	add	r3, r2
 8003216:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003218:	2208      	movs	r2, #8
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	1a9b      	subs	r3, r3, r2
 800321e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	f023 0307 	bic.w	r3, r3, #7
 8003226:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	4a15      	ldr	r2, [pc, #84]	@ (8003280 <prvHeapInit+0xb4>)
 800322c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800322e:	4b14      	ldr	r3, [pc, #80]	@ (8003280 <prvHeapInit+0xb4>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	2200      	movs	r2, #0
 8003234:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8003236:	4b12      	ldr	r3, [pc, #72]	@ (8003280 <prvHeapInit+0xb4>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	2200      	movs	r2, #0
 800323c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	68fa      	ldr	r2, [r7, #12]
 8003246:	1ad2      	subs	r2, r2, r3
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800324c:	4b0c      	ldr	r3, [pc, #48]	@ (8003280 <prvHeapInit+0xb4>)
 800324e:	681a      	ldr	r2, [r3, #0]
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	4a0a      	ldr	r2, [pc, #40]	@ (8003284 <prvHeapInit+0xb8>)
 800325a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	4a09      	ldr	r2, [pc, #36]	@ (8003288 <prvHeapInit+0xbc>)
 8003262:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003264:	4b09      	ldr	r3, [pc, #36]	@ (800328c <prvHeapInit+0xc0>)
 8003266:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800326a:	601a      	str	r2, [r3, #0]
}
 800326c:	bf00      	nop
 800326e:	3714      	adds	r7, #20
 8003270:	46bd      	mov	sp, r7
 8003272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003276:	4770      	bx	lr
 8003278:	2000049c 	.word	0x2000049c
 800327c:	2000409c 	.word	0x2000409c
 8003280:	200040a4 	.word	0x200040a4
 8003284:	200040ac 	.word	0x200040ac
 8003288:	200040a8 	.word	0x200040a8
 800328c:	200040b8 	.word	0x200040b8

08003290 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8003290:	b480      	push	{r7}
 8003292:	b085      	sub	sp, #20
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003298:	4b28      	ldr	r3, [pc, #160]	@ (800333c <prvInsertBlockIntoFreeList+0xac>)
 800329a:	60fb      	str	r3, [r7, #12]
 800329c:	e002      	b.n	80032a4 <prvInsertBlockIntoFreeList+0x14>
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	60fb      	str	r3, [r7, #12]
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	687a      	ldr	r2, [r7, #4]
 80032aa:	429a      	cmp	r2, r3
 80032ac:	d8f7      	bhi.n	800329e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	68ba      	ldr	r2, [r7, #8]
 80032b8:	4413      	add	r3, r2
 80032ba:	687a      	ldr	r2, [r7, #4]
 80032bc:	429a      	cmp	r2, r3
 80032be:	d108      	bne.n	80032d2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	685a      	ldr	r2, [r3, #4]
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	441a      	add	r2, r3
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	68ba      	ldr	r2, [r7, #8]
 80032dc:	441a      	add	r2, r3
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	429a      	cmp	r2, r3
 80032e4:	d118      	bne.n	8003318 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681a      	ldr	r2, [r3, #0]
 80032ea:	4b15      	ldr	r3, [pc, #84]	@ (8003340 <prvInsertBlockIntoFreeList+0xb0>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	429a      	cmp	r2, r3
 80032f0:	d00d      	beq.n	800330e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	685a      	ldr	r2, [r3, #4]
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	441a      	add	r2, r3
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	681a      	ldr	r2, [r3, #0]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	601a      	str	r2, [r3, #0]
 800330c:	e008      	b.n	8003320 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800330e:	4b0c      	ldr	r3, [pc, #48]	@ (8003340 <prvInsertBlockIntoFreeList+0xb0>)
 8003310:	681a      	ldr	r2, [r3, #0]
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	601a      	str	r2, [r3, #0]
 8003316:	e003      	b.n	8003320 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003320:	68fa      	ldr	r2, [r7, #12]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	429a      	cmp	r2, r3
 8003326:	d002      	beq.n	800332e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	687a      	ldr	r2, [r7, #4]
 800332c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800332e:	bf00      	nop
 8003330:	3714      	adds	r7, #20
 8003332:	46bd      	mov	sp, r7
 8003334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003338:	4770      	bx	lr
 800333a:	bf00      	nop
 800333c:	2000409c 	.word	0x2000409c
 8003340:	200040a4 	.word	0x200040a4

08003344 <memset>:
 8003344:	4402      	add	r2, r0
 8003346:	4603      	mov	r3, r0
 8003348:	4293      	cmp	r3, r2
 800334a:	d100      	bne.n	800334e <memset+0xa>
 800334c:	4770      	bx	lr
 800334e:	f803 1b01 	strb.w	r1, [r3], #1
 8003352:	e7f9      	b.n	8003348 <memset+0x4>

08003354 <_reclaim_reent>:
 8003354:	4b29      	ldr	r3, [pc, #164]	@ (80033fc <_reclaim_reent+0xa8>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4283      	cmp	r3, r0
 800335a:	b570      	push	{r4, r5, r6, lr}
 800335c:	4604      	mov	r4, r0
 800335e:	d04b      	beq.n	80033f8 <_reclaim_reent+0xa4>
 8003360:	69c3      	ldr	r3, [r0, #28]
 8003362:	b1ab      	cbz	r3, 8003390 <_reclaim_reent+0x3c>
 8003364:	68db      	ldr	r3, [r3, #12]
 8003366:	b16b      	cbz	r3, 8003384 <_reclaim_reent+0x30>
 8003368:	2500      	movs	r5, #0
 800336a:	69e3      	ldr	r3, [r4, #28]
 800336c:	68db      	ldr	r3, [r3, #12]
 800336e:	5959      	ldr	r1, [r3, r5]
 8003370:	2900      	cmp	r1, #0
 8003372:	d13b      	bne.n	80033ec <_reclaim_reent+0x98>
 8003374:	3504      	adds	r5, #4
 8003376:	2d80      	cmp	r5, #128	@ 0x80
 8003378:	d1f7      	bne.n	800336a <_reclaim_reent+0x16>
 800337a:	69e3      	ldr	r3, [r4, #28]
 800337c:	4620      	mov	r0, r4
 800337e:	68d9      	ldr	r1, [r3, #12]
 8003380:	f000 f864 	bl	800344c <_free_r>
 8003384:	69e3      	ldr	r3, [r4, #28]
 8003386:	6819      	ldr	r1, [r3, #0]
 8003388:	b111      	cbz	r1, 8003390 <_reclaim_reent+0x3c>
 800338a:	4620      	mov	r0, r4
 800338c:	f000 f85e 	bl	800344c <_free_r>
 8003390:	6961      	ldr	r1, [r4, #20]
 8003392:	b111      	cbz	r1, 800339a <_reclaim_reent+0x46>
 8003394:	4620      	mov	r0, r4
 8003396:	f000 f859 	bl	800344c <_free_r>
 800339a:	69e1      	ldr	r1, [r4, #28]
 800339c:	b111      	cbz	r1, 80033a4 <_reclaim_reent+0x50>
 800339e:	4620      	mov	r0, r4
 80033a0:	f000 f854 	bl	800344c <_free_r>
 80033a4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80033a6:	b111      	cbz	r1, 80033ae <_reclaim_reent+0x5a>
 80033a8:	4620      	mov	r0, r4
 80033aa:	f000 f84f 	bl	800344c <_free_r>
 80033ae:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80033b0:	b111      	cbz	r1, 80033b8 <_reclaim_reent+0x64>
 80033b2:	4620      	mov	r0, r4
 80033b4:	f000 f84a 	bl	800344c <_free_r>
 80033b8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80033ba:	b111      	cbz	r1, 80033c2 <_reclaim_reent+0x6e>
 80033bc:	4620      	mov	r0, r4
 80033be:	f000 f845 	bl	800344c <_free_r>
 80033c2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80033c4:	b111      	cbz	r1, 80033cc <_reclaim_reent+0x78>
 80033c6:	4620      	mov	r0, r4
 80033c8:	f000 f840 	bl	800344c <_free_r>
 80033cc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80033ce:	b111      	cbz	r1, 80033d6 <_reclaim_reent+0x82>
 80033d0:	4620      	mov	r0, r4
 80033d2:	f000 f83b 	bl	800344c <_free_r>
 80033d6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80033d8:	b111      	cbz	r1, 80033e0 <_reclaim_reent+0x8c>
 80033da:	4620      	mov	r0, r4
 80033dc:	f000 f836 	bl	800344c <_free_r>
 80033e0:	6a23      	ldr	r3, [r4, #32]
 80033e2:	b14b      	cbz	r3, 80033f8 <_reclaim_reent+0xa4>
 80033e4:	4620      	mov	r0, r4
 80033e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80033ea:	4718      	bx	r3
 80033ec:	680e      	ldr	r6, [r1, #0]
 80033ee:	4620      	mov	r0, r4
 80033f0:	f000 f82c 	bl	800344c <_free_r>
 80033f4:	4631      	mov	r1, r6
 80033f6:	e7bb      	b.n	8003370 <_reclaim_reent+0x1c>
 80033f8:	bd70      	pop	{r4, r5, r6, pc}
 80033fa:	bf00      	nop
 80033fc:	20000010 	.word	0x20000010

08003400 <__libc_init_array>:
 8003400:	b570      	push	{r4, r5, r6, lr}
 8003402:	4d0d      	ldr	r5, [pc, #52]	@ (8003438 <__libc_init_array+0x38>)
 8003404:	4c0d      	ldr	r4, [pc, #52]	@ (800343c <__libc_init_array+0x3c>)
 8003406:	1b64      	subs	r4, r4, r5
 8003408:	10a4      	asrs	r4, r4, #2
 800340a:	2600      	movs	r6, #0
 800340c:	42a6      	cmp	r6, r4
 800340e:	d109      	bne.n	8003424 <__libc_init_array+0x24>
 8003410:	4d0b      	ldr	r5, [pc, #44]	@ (8003440 <__libc_init_array+0x40>)
 8003412:	4c0c      	ldr	r4, [pc, #48]	@ (8003444 <__libc_init_array+0x44>)
 8003414:	f000 f870 	bl	80034f8 <_init>
 8003418:	1b64      	subs	r4, r4, r5
 800341a:	10a4      	asrs	r4, r4, #2
 800341c:	2600      	movs	r6, #0
 800341e:	42a6      	cmp	r6, r4
 8003420:	d105      	bne.n	800342e <__libc_init_array+0x2e>
 8003422:	bd70      	pop	{r4, r5, r6, pc}
 8003424:	f855 3b04 	ldr.w	r3, [r5], #4
 8003428:	4798      	blx	r3
 800342a:	3601      	adds	r6, #1
 800342c:	e7ee      	b.n	800340c <__libc_init_array+0xc>
 800342e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003432:	4798      	blx	r3
 8003434:	3601      	adds	r6, #1
 8003436:	e7f2      	b.n	800341e <__libc_init_array+0x1e>
 8003438:	08003550 	.word	0x08003550
 800343c:	08003550 	.word	0x08003550
 8003440:	08003550 	.word	0x08003550
 8003444:	08003554 	.word	0x08003554

08003448 <__retarget_lock_acquire_recursive>:
 8003448:	4770      	bx	lr

0800344a <__retarget_lock_release_recursive>:
 800344a:	4770      	bx	lr

0800344c <_free_r>:
 800344c:	b538      	push	{r3, r4, r5, lr}
 800344e:	4605      	mov	r5, r0
 8003450:	2900      	cmp	r1, #0
 8003452:	d041      	beq.n	80034d8 <_free_r+0x8c>
 8003454:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003458:	1f0c      	subs	r4, r1, #4
 800345a:	2b00      	cmp	r3, #0
 800345c:	bfb8      	it	lt
 800345e:	18e4      	addlt	r4, r4, r3
 8003460:	f000 f83e 	bl	80034e0 <__malloc_lock>
 8003464:	4a1d      	ldr	r2, [pc, #116]	@ (80034dc <_free_r+0x90>)
 8003466:	6813      	ldr	r3, [r2, #0]
 8003468:	b933      	cbnz	r3, 8003478 <_free_r+0x2c>
 800346a:	6063      	str	r3, [r4, #4]
 800346c:	6014      	str	r4, [r2, #0]
 800346e:	4628      	mov	r0, r5
 8003470:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003474:	f000 b83a 	b.w	80034ec <__malloc_unlock>
 8003478:	42a3      	cmp	r3, r4
 800347a:	d908      	bls.n	800348e <_free_r+0x42>
 800347c:	6820      	ldr	r0, [r4, #0]
 800347e:	1821      	adds	r1, r4, r0
 8003480:	428b      	cmp	r3, r1
 8003482:	bf01      	itttt	eq
 8003484:	6819      	ldreq	r1, [r3, #0]
 8003486:	685b      	ldreq	r3, [r3, #4]
 8003488:	1809      	addeq	r1, r1, r0
 800348a:	6021      	streq	r1, [r4, #0]
 800348c:	e7ed      	b.n	800346a <_free_r+0x1e>
 800348e:	461a      	mov	r2, r3
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	b10b      	cbz	r3, 8003498 <_free_r+0x4c>
 8003494:	42a3      	cmp	r3, r4
 8003496:	d9fa      	bls.n	800348e <_free_r+0x42>
 8003498:	6811      	ldr	r1, [r2, #0]
 800349a:	1850      	adds	r0, r2, r1
 800349c:	42a0      	cmp	r0, r4
 800349e:	d10b      	bne.n	80034b8 <_free_r+0x6c>
 80034a0:	6820      	ldr	r0, [r4, #0]
 80034a2:	4401      	add	r1, r0
 80034a4:	1850      	adds	r0, r2, r1
 80034a6:	4283      	cmp	r3, r0
 80034a8:	6011      	str	r1, [r2, #0]
 80034aa:	d1e0      	bne.n	800346e <_free_r+0x22>
 80034ac:	6818      	ldr	r0, [r3, #0]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	6053      	str	r3, [r2, #4]
 80034b2:	4408      	add	r0, r1
 80034b4:	6010      	str	r0, [r2, #0]
 80034b6:	e7da      	b.n	800346e <_free_r+0x22>
 80034b8:	d902      	bls.n	80034c0 <_free_r+0x74>
 80034ba:	230c      	movs	r3, #12
 80034bc:	602b      	str	r3, [r5, #0]
 80034be:	e7d6      	b.n	800346e <_free_r+0x22>
 80034c0:	6820      	ldr	r0, [r4, #0]
 80034c2:	1821      	adds	r1, r4, r0
 80034c4:	428b      	cmp	r3, r1
 80034c6:	bf04      	itt	eq
 80034c8:	6819      	ldreq	r1, [r3, #0]
 80034ca:	685b      	ldreq	r3, [r3, #4]
 80034cc:	6063      	str	r3, [r4, #4]
 80034ce:	bf04      	itt	eq
 80034d0:	1809      	addeq	r1, r1, r0
 80034d2:	6021      	streq	r1, [r4, #0]
 80034d4:	6054      	str	r4, [r2, #4]
 80034d6:	e7ca      	b.n	800346e <_free_r+0x22>
 80034d8:	bd38      	pop	{r3, r4, r5, pc}
 80034da:	bf00      	nop
 80034dc:	200041f8 	.word	0x200041f8

080034e0 <__malloc_lock>:
 80034e0:	4801      	ldr	r0, [pc, #4]	@ (80034e8 <__malloc_lock+0x8>)
 80034e2:	f7ff bfb1 	b.w	8003448 <__retarget_lock_acquire_recursive>
 80034e6:	bf00      	nop
 80034e8:	200041f4 	.word	0x200041f4

080034ec <__malloc_unlock>:
 80034ec:	4801      	ldr	r0, [pc, #4]	@ (80034f4 <__malloc_unlock+0x8>)
 80034ee:	f7ff bfac 	b.w	800344a <__retarget_lock_release_recursive>
 80034f2:	bf00      	nop
 80034f4:	200041f4 	.word	0x200041f4

080034f8 <_init>:
 80034f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034fa:	bf00      	nop
 80034fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80034fe:	bc08      	pop	{r3}
 8003500:	469e      	mov	lr, r3
 8003502:	4770      	bx	lr

08003504 <_fini>:
 8003504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003506:	bf00      	nop
 8003508:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800350a:	bc08      	pop	{r3}
 800350c:	469e      	mov	lr, r3
 800350e:	4770      	bx	lr
