# AXI_SLAVE
AXI Slave interface implemented in Verilog/SystemVerilog with testbench and simulation setup.
