

------------------------------------
   FPGA-in-the-Loop build summary
------------------------------------

Programming file generated:
D:/Documents/DVBS2/DVBS2/src/Receiver/4-Mapping/hdl_prj/fil_prj/HDL_DUT_fil.bit

FPGA-in-the-Loop build completed.
You may close this shell.

