// Seed: 2881084986
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output tri0 id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_1 - id_4 == -1;
endmodule
module module_1 #(
    parameter id_6 = 32'd57
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic _id_6;
  parameter id_7 = 1 * 1;
  logic [id_6 : 1] id_8;
  tri id_9 = id_3 | id_8;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_7,
      id_1,
      id_8,
      id_8,
      id_7
  );
endmodule
