Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: m.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "m.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "m"
Output Format                      : NGC
Target Device                      : xc3s400-4-tq144

---- Source Options
Top Module Name                    : m
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/GitHub/FPGA/MainBoardCode_v6/pwm.vhd" in Library work.
Architecture behavioral of Entity pwm is up to date.
Compiling vhdl file "F:/GitHub/FPGA/MainBoardCode_v6/driver.vhd" in Library work.
Entity <drivermotor> compiled.
Entity <drivermotor> (Architecture <behavioral>) compiled.
Compiling vhdl file "F:/GitHub/FPGA/MainBoardCode_v6/Write_to_USB.vhd" in Library work.
Architecture behavioral of Entity write_to_usb is up to date.
Compiling vhdl file "F:/GitHub/FPGA/MainBoardCode_v6/micro_com2.vhd" in Library work.
Architecture behavioral of Entity micro_com2 is up to date.
Compiling vhdl file "F:/GitHub/FPGA/MainBoardCode_v6/m.vhd" in Library work.
Architecture behavioral of Entity m is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <m> in library <work> (architecture <behavioral>) with generics.
	n = 11

Analyzing hierarchy for entity <drivermotor> in library <work> (architecture <behavioral>) with generics.
	n = 11

Analyzing hierarchy for entity <Write_to_USB> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <micro_com2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PWM> in library <work> (architecture <behavioral>) with generics.
	n = 11


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <m> in library <work> (Architecture <behavioral>).
	n = 11
WARNING:Xst:1541 - "F:/GitHub/FPGA/MainBoardCode_v6/m.vhd" line 147: Different binding for component: <drivermotor>. Port <M_show> does not match.
WARNING:Xst:753 - "F:/GitHub/FPGA/MainBoardCode_v6/m.vhd" line 150: Unconnected output port 'M_show' of component 'drivermotor'.
WARNING:Xst:753 - "F:/GitHub/FPGA/MainBoardCode_v6/m.vhd" line 150: Unconnected output port 'LED' of component 'drivermotor'.
WARNING:Xst:1541 - "F:/GitHub/FPGA/MainBoardCode_v6/m.vhd" line 150: Different binding for component: <drivermotor>. Port <M_show> does not match.
WARNING:Xst:753 - "F:/GitHub/FPGA/MainBoardCode_v6/m.vhd" line 153: Unconnected output port 'M_show' of component 'drivermotor'.
WARNING:Xst:753 - "F:/GitHub/FPGA/MainBoardCode_v6/m.vhd" line 153: Unconnected output port 'LED' of component 'drivermotor'.
WARNING:Xst:1541 - "F:/GitHub/FPGA/MainBoardCode_v6/m.vhd" line 153: Different binding for component: <drivermotor>. Port <M_show> does not match.
WARNING:Xst:753 - "F:/GitHub/FPGA/MainBoardCode_v6/m.vhd" line 156: Unconnected output port 'M_show' of component 'drivermotor'.
WARNING:Xst:753 - "F:/GitHub/FPGA/MainBoardCode_v6/m.vhd" line 156: Unconnected output port 'LED' of component 'drivermotor'.
WARNING:Xst:1541 - "F:/GitHub/FPGA/MainBoardCode_v6/m.vhd" line 156: Different binding for component: <drivermotor>. Port <M_show> does not match.
Entity <m> analyzed. Unit <m> generated.

Analyzing generic Entity <drivermotor> in library <work> (Architecture <behavioral>).
	n = 11
WARNING:Xst:819 - "F:/GitHub/FPGA/MainBoardCode_v6/driver.vhd" line 133: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <FREE_WHEEL>
WARNING:Xst:1610 - "F:/GitHub/FPGA/MainBoardCode_v6/driver.vhd" line 522: Width mismatch. <M_D_fp> has a width of 40 bits but assigned expression is 32-bit wide.
WARNING:Xst:1610 - "F:/GitHub/FPGA/MainBoardCode_v6/driver.vhd" line 532: Width mismatch. <M_PD> has a width of 31 bits but assigned expression is 28-bit wide.
Entity <drivermotor> analyzed. Unit <drivermotor> generated.

Analyzing generic Entity <PWM> in library <work> (Architecture <behavioral>).
	n = 11
Entity <PWM> analyzed. Unit <PWM> generated.

Analyzing Entity <Write_to_USB> in library <work> (Architecture <behavioral>).
Entity <Write_to_USB> analyzed. Unit <Write_to_USB> generated.

Analyzing Entity <micro_com2> in library <work> (Architecture <behavioral>).
Entity <micro_com2> analyzed. Unit <micro_com2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Write_to_USB>.
    Related source file is "F:/GitHub/FPGA/MainBoardCode_v6/Write_to_USB.vhd".
    Found finite state machine <FSM_0> for signal <cnt1>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 6                                              |
    | Inputs             | 0                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK_USB                   (rising_edge)        |
    | Clock enable       | cnt1$not0000              (positive)           |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <USB_WR>.
    Found 8-bit register for signal <DATA_USB>.
    Found 16-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   9 D-type flip-flop(s).
Unit <Write_to_USB> synthesized.


Synthesizing Unit <micro_com2>.
    Related source file is "F:/GitHub/FPGA/MainBoardCode_v6/micro_com2.vhd".
WARNING:Xst:1780 - Signal <cnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 12                                             |
    | Inputs             | 1                                              |
    | Outputs            | 7                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Clock enable       | CLK_PAR                   (negative)           |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <RPM1>.
    Found 16-bit register for signal <RPM2>.
    Found 16-bit register for signal <RPM3>.
    Found 16-bit register for signal <RPM4>.
    Found 1-bit register for signal <FREE_WHEELS>.
    Found 32-bit register for signal <motor_rpm_high>.
    Found 32-bit register for signal <motor_rpm_low>.
    Found 8-bit register for signal <motor_rpm_tmp>.
    Found 8-bit comparator equal for signal <state$cmp_eq0000> created at line 57.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 137 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <micro_com2> synthesized.


Synthesizing Unit <PWM>.
    Related source file is "F:/GitHub/FPGA/MainBoardCode_v6/pwm.vhd".
    Found 1-bit register for signal <oc_out>.
    Found 11-bit up counter for signal <Cnt_1>.
    Found 11-bit up counter for signal <Cnt_2>.
    Found 11-bit comparator greatequal for signal <oc_out$cmp_ge0000> created at line 29.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <PWM> synthesized.


Synthesizing Unit <drivermotor>.
    Related source file is "F:/GitHub/FPGA/MainBoardCode_v6/driver.vhd".
WARNING:Xst:1305 - Output <M_show> is never assigned. Tied to value 0000000000000000.
WARNING:Xst:1780 - Signal <RPM_DIFF_LAST> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <RPM_DIFF> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:1780 - Signal <M_RPM_DIR_LAST> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <M_Kd_fp> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000001000.
WARNING:Xst:1780 - Signal <M_ERR_LAST> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <M1n>.
    Found 1-bit register for signal <M1p>.
    Found 1-bit register for signal <M2n>.
    Found 1-bit register for signal <M2p>.
    Found 1-bit register for signal <M3n>.
    Found 1-bit register for signal <M3p>.
    Found 16-bit subtractor for signal <$sub0000> created at line 449.
    Found 16-bit subtractor for signal <$sub0002> created at line 456.
    Found 1-bit register for signal <CLK_TIMER>.
    Found 1-bit register for signal <DIR>.
    Found 5-bit register for signal <HALL1_COUNT>.
    Found 5-bit adder for signal <HALL1_COUNT$share0000>.
    Found 1-bit register for signal <hall1_past>.
    Found 5-bit register for signal <HALL2_COUNT>.
    Found 5-bit adder for signal <HALL2_COUNT$share0000>.
    Found 1-bit register for signal <hall2_past>.
    Found 5-bit register for signal <HALL3_COUNT>.
    Found 5-bit adder for signal <HALL3_COUNT$share0000>.
    Found 1-bit register for signal <hall3_past>.
    Found 16-bit register for signal <M_ERR>.
    Found 16-bit register for signal <M_Kp_fp>.
    Found 16-bit adder for signal <M_Kp_fp$addsub0000>.
    Found 16-bit adder for signal <M_Kp_fp$addsub0001>.
    Found 16-bit adder for signal <M_Kp_fp$addsub0002>.
    Found 16-bit adder for signal <M_Kp_fp$addsub0003>.
    Found 16-bit comparator greatequal for signal <M_Kp_fp$cmp_ge0000> created at line 449.
    Found 16-bit comparator greatequal for signal <M_Kp_fp$cmp_ge0001> created at line 449.
    Found 16-bit comparator greatequal for signal <M_Kp_fp$cmp_ge0002> created at line 449.
    Found 16-bit comparator greatequal for signal <M_Kp_fp$cmp_ge0003> created at line 449.
    Found 16-bit comparator greatequal for signal <M_Kp_fp$cmp_ge0004> created at line 464.
    Found 16-bit comparator greatequal for signal <M_Kp_fp$cmp_ge0005> created at line 464.
    Found 16-bit comparator greatequal for signal <M_Kp_fp$cmp_ge0006> created at line 470.
    Found 16-bit comparator greater for signal <M_Kp_fp$cmp_gt0000> created at line 456.
    Found 16-bit comparator greater for signal <M_Kp_fp$cmp_gt0001> created at line 460.
    Found 16-bit comparator greater for signal <M_Kp_fp$cmp_gt0002> created at line 460.
    Found 16-bit comparator greater for signal <M_Kp_fp$cmp_gt0003> created at line 452.
    Found 16-bit comparator greater for signal <M_Kp_fp$cmp_gt0004> created at line 452.
    Found 16-bit comparator lessequal for signal <M_Kp_fp$cmp_le0000> created at line 449.
    Found 16-bit comparator lessequal for signal <M_Kp_fp$cmp_le0001> created at line 449.
    Found 16-bit comparator lessequal for signal <M_Kp_fp$cmp_le0002> created at line 452.
    Found 16-bit comparator lessequal for signal <M_Kp_fp$cmp_le0003> created at line 460.
    Found 16-bit comparator lessequal for signal <M_Kp_fp$cmp_le0004> created at line 460.
    Found 16-bit comparator lessequal for signal <M_Kp_fp$cmp_le0005> created at line 456.
    Found 16-bit comparator less for signal <M_Kp_fp$cmp_lt0000> created at line 470.
    Found 16-bit comparator less for signal <M_Kp_fp$cmp_lt0001> created at line 464.
    Found 16-bit comparator less for signal <M_Kp_fp$cmp_lt0002> created at line 464.
    Found 16-bit comparator less for signal <M_Kp_fp$cmp_lt0003> created at line 452.
    Found 16-bit comparator less for signal <M_Kp_fp$cmp_lt0004> created at line 452.
    Found 16-bit adder for signal <M_Kp_fp$share0000> created at line 456.
    Found 22-bit comparator greatequal for signal <M_P$cmp_ge0000> created at line 516.
    Found 22-bit comparator lessequal for signal <M_P$cmp_le0000> created at line 517.
    Found 17x16-bit multiplier for signal <M_P_fp$mult0000> created at line 513.
    Found 31-bit comparator greatequal for signal <M_PD$cmp_ge0000> created at line 534.
    Found 31-bit comparator less for signal <M_PD$cmp_lt0000> created at line 535.
    Found 28-bit subtractor for signal <M_PD$sub0000> created at line 532.
    Found 31-bit adder for signal <M_PD_ABS$addsub0000>.
    Found 11-bit register for signal <M_PID>.
    Found 16-bit comparator lessequal for signal <M_PID$cmp_le0000> created at line 546.
    Found 16-bit adder for signal <M_RPM_DIR$addsub0000> created at line 296.
    Found 16-bit register for signal <M_RPMF>.
    Found 24-bit adder for signal <RPM_ABS$add0000> created at line 281.
    Found 24-bit adder for signal <RPM_ABS$addsub0000>.
    Found 1-bit register for signal <RPM_DIR>.
    Found 24-bit up accumulator for signal <RPM_F>.
    Found 5-bit adder for signal <RPM_H$addsub0000> created at line 277.
    Found 5-bit adder for signal <RPM_H$addsub0001> created at line 277.
    Found 5x11-bit multiplier for signal <RPM_H$mult0000> created at line 279.
    Found 24-bit subtractor for signal <RPM_s$sub0000> created at line 280.
    Found 16-bit register for signal <SETPOINT_LAST>.
    Found 16-bit subtractor for signal <sub0001$sub0000> created at line 446.
    Found 17-bit up counter for signal <TIMER_COUNT>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Accumulator(s).
	inferred 102 D-type flip-flop(s).
	inferred  19 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred  28 Comparator(s).
Unit <drivermotor> synthesized.


Synthesizing Unit <m>.
    Related source file is "F:/GitHub/FPGA/MainBoardCode_v6/m.vhd".
Unit <m> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 8
 17x16-bit multiplier                                  : 4
 5x11-bit multiplier                                   : 4
# Adders/Subtractors                                   : 76
 16-bit adder                                          : 24
 16-bit subtractor                                     : 12
 24-bit adder                                          : 8
 24-bit subtractor                                     : 4
 28-bit subtractor                                     : 4
 31-bit adder                                          : 4
 5-bit adder                                           : 20
# Counters                                             : 9
 11-bit up counter                                     : 4
 16-bit up counter                                     : 1
 17-bit up counter                                     : 4
# Accumulators                                         : 4
 24-bit up accumulator                                 : 4
# Registers                                            : 100
 1-bit register                                        : 54
 11-bit register                                       : 4
 16-bit register                                       : 20
 5-bit register                                        : 12
 8-bit register                                        : 10
# Comparators                                          : 117
 11-bit comparator greatequal                          : 4
 16-bit comparator greatequal                          : 28
 16-bit comparator greater                             : 20
 16-bit comparator less                                : 20
 16-bit comparator lessequal                           : 28
 22-bit comparator greatequal                          : 4
 22-bit comparator lessequal                           : 4
 31-bit comparator greatequal                          : 4
 31-bit comparator less                                : 4
 8-bit comparator equal                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INTERNAL_ERROR:Xst:cmain.c:3464:1.56 -  Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.  
