Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Reading design: TopModule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopModule.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopModule"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : TopModule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Parteek Khushdil\Documents\GitHub\AHD-Project-2016\VHDL Code\RC5 clock event\Register.vhd" into library work
Parsing package <register_file>.
Parsing VHDL file "C:\Users\Parteek Khushdil\Documents\GitHub\AHD-Project-2016\VHDL Code\RC5 clock event\Data_output.vhd" into library work
Parsing package <datamemory>.
Parsing VHDL file "C:\Users\Parteek Khushdil\Documents\GitHub\AHD-Project-2016\VHDL Code\RC5 clock event\IFetch.vhd" into library work
Parsing entity <IFetch>.
Parsing architecture <Behavioral> of entity <ifetch>.
Parsing VHDL file "C:\Users\Parteek Khushdil\Documents\GitHub\AHD-Project-2016\VHDL Code\RC5 clock event\IDecode.vhd" into library work
Parsing entity <IDecode>.
Parsing architecture <behavioral> of entity <idecode>.
Parsing VHDL file "C:\Users\Parteek Khushdil\Documents\GitHub\AHD-Project-2016\VHDL Code\RC5 clock event\Hex2SevenSegConverter.vhd" into library work
Parsing entity <Hex2LED>.
Parsing architecture <Behavioral> of entity <hex2led>.
Parsing VHDL file "C:\Users\Parteek Khushdil\Documents\GitHub\AHD-Project-2016\VHDL Code\RC5 clock event\DMemory.vhd" into library work
Parsing entity <Dmemory>.
Parsing architecture <behavioral> of entity <dmemory>.
Parsing VHDL file "C:\Users\Parteek Khushdil\Documents\GitHub\AHD-Project-2016\VHDL Code\RC5 clock event\ControlUnit.vhd" into library work
Parsing entity <ControlUnit>.
Parsing architecture <Behavioral> of entity <controlunit>.
Parsing VHDL file "C:\Users\Parteek Khushdil\Documents\GitHub\AHD-Project-2016\VHDL Code\RC5 clock event\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "C:\Users\Parteek Khushdil\Documents\GitHub\AHD-Project-2016\VHDL Code\RC5 clock event\TopModule.vhd" into library work
Parsing entity <TopModule>.
Parsing architecture <Behavioral> of entity <topmodule>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <TopModule> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\Parteek Khushdil\Documents\GitHub\AHD-Project-2016\VHDL Code\RC5 clock event\TopModule.vhd" Line 131: nextpc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Parteek Khushdil\Documents\GitHub\AHD-Project-2016\VHDL Code\RC5 clock event\TopModule.vhd" Line 139: datamemory should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Parteek Khushdil\Documents\GitHub\AHD-Project-2016\VHDL Code\RC5 clock event\TopModule.vhd" Line 143: reg_file should be on the sensitivity list of the process

Elaborating entity <IDecode> (architecture <behavioral>) from library <work>.

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

Elaborating entity <ControlUnit> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\Parteek Khushdil\Documents\GitHub\AHD-Project-2016\VHDL Code\RC5 clock event\ControlUnit.vhd" Line 67: Assignment to integer_immediate_n ignored, since the identifier is never used

Elaborating entity <IFetch> (architecture <Behavioral>) from library <work>.

Elaborating entity <Dmemory> (architecture <behavioral>) from library <work>.

Elaborating entity <Hex2LED> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\Parteek Khushdil\Documents\GitHub\AHD-Project-2016\VHDL Code\RC5 clock event\Hex2SevenSegConverter.vhd" Line 15: x should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TopModule>.
    Related source file is "C:\Users\Parteek Khushdil\Documents\GitHub\AHD-Project-2016\VHDL Code\RC5 clock event\TopModule.vhd".
INFO:Xst:3210 - "C:\Users\Parteek Khushdil\Documents\GitHub\AHD-Project-2016\VHDL Code\RC5 clock event\TopModule.vhd" line 200: Output port <reg_arr> of the instance <IDecodePort> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Parteek Khushdil\Documents\GitHub\AHD-Project-2016\VHDL Code\RC5 clock event\TopModule.vhd" line 206: Output port <DMem_out_data> of the instance <DMemoryPort> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Parteek Khushdil\Documents\GitHub\AHD-Project-2016\VHDL Code\RC5 clock event\TopModule.vhd" line 206: Output port <DMem_addressout> of the instance <DMemoryPort> is unconnected or connected to loadless signal.
    Found 27-bit register for signal <Cntr>.
    Found 4-bit register for signal <Val>.
    Found 27-bit adder for signal <Cntr[26]_GND_8_o_add_8_OUT> created at line 153.
    Found 4-bit adder for signal <Val[3]_GND_8_o_add_13_OUT> created at line 169.
    Found 16x8-bit Read Only RAM for signal <SSEG_AN>
    Found 1-bit 32-to-1 multiplexer for signal <SW[4]_reg_file[31][31]_wide_mux_5_OUT<31>> created at line 142.
    Found 1-bit 32-to-1 multiplexer for signal <SW[4]_reg_file[31][31]_wide_mux_5_OUT<30>> created at line 142.
    Found 1-bit 32-to-1 multiplexer for signal <SW[4]_reg_file[31][31]_wide_mux_5_OUT<29>> created at line 142.
    Found 1-bit 32-to-1 multiplexer for signal <SW[4]_reg_file[31][31]_wide_mux_5_OUT<28>> created at line 142.
    Found 1-bit 32-to-1 multiplexer for signal <SW[4]_reg_file[31][31]_wide_mux_5_OUT<27>> created at line 142.
    Found 1-bit 32-to-1 multiplexer for signal <SW[4]_reg_file[31][31]_wide_mux_5_OUT<26>> created at line 142.
    Found 1-bit 32-to-1 multiplexer for signal <SW[4]_reg_file[31][31]_wide_mux_5_OUT<25>> created at line 142.
    Found 1-bit 32-to-1 multiplexer for signal <SW[4]_reg_file[31][31]_wide_mux_5_OUT<24>> created at line 142.
    Found 1-bit 32-to-1 multiplexer for signal <SW[4]_reg_file[31][31]_wide_mux_5_OUT<23>> created at line 142.
    Found 1-bit 32-to-1 multiplexer for signal <SW[4]_reg_file[31][31]_wide_mux_5_OUT<22>> created at line 142.
    Found 1-bit 32-to-1 multiplexer for signal <SW[4]_reg_file[31][31]_wide_mux_5_OUT<21>> created at line 142.
    Found 1-bit 32-to-1 multiplexer for signal <SW[4]_reg_file[31][31]_wide_mux_5_OUT<20>> created at line 142.
    Found 1-bit 32-to-1 multiplexer for signal <SW[4]_reg_file[31][31]_wide_mux_5_OUT<19>> created at line 142.
    Found 1-bit 32-to-1 multiplexer for signal <SW[4]_reg_file[31][31]_wide_mux_5_OUT<18>> created at line 142.
    Found 1-bit 32-to-1 multiplexer for signal <SW[4]_reg_file[31][31]_wide_mux_5_OUT<17>> created at line 142.
    Found 1-bit 32-to-1 multiplexer for signal <SW[4]_reg_file[31][31]_wide_mux_5_OUT<16>> created at line 142.
    Found 1-bit 32-to-1 multiplexer for signal <SW[4]_reg_file[31][31]_wide_mux_5_OUT<15>> created at line 142.
    Found 1-bit 32-to-1 multiplexer for signal <SW[4]_reg_file[31][31]_wide_mux_5_OUT<14>> created at line 142.
    Found 1-bit 32-to-1 multiplexer for signal <SW[4]_reg_file[31][31]_wide_mux_5_OUT<13>> created at line 142.
    Found 1-bit 32-to-1 multiplexer for signal <SW[4]_reg_file[31][31]_wide_mux_5_OUT<12>> created at line 142.
    Found 1-bit 32-to-1 multiplexer for signal <SW[4]_reg_file[31][31]_wide_mux_5_OUT<11>> created at line 142.
    Found 1-bit 32-to-1 multiplexer for signal <SW[4]_reg_file[31][31]_wide_mux_5_OUT<10>> created at line 142.
    Found 1-bit 32-to-1 multiplexer for signal <SW[4]_reg_file[31][31]_wide_mux_5_OUT<9>> created at line 142.
    Found 1-bit 32-to-1 multiplexer for signal <SW[4]_reg_file[31][31]_wide_mux_5_OUT<8>> created at line 142.
    Found 1-bit 32-to-1 multiplexer for signal <SW[4]_reg_file[31][31]_wide_mux_5_OUT<7>> created at line 142.
    Found 1-bit 32-to-1 multiplexer for signal <SW[4]_reg_file[31][31]_wide_mux_5_OUT<6>> created at line 142.
    Found 1-bit 32-to-1 multiplexer for signal <SW[4]_reg_file[31][31]_wide_mux_5_OUT<5>> created at line 142.
    Found 1-bit 32-to-1 multiplexer for signal <SW[4]_reg_file[31][31]_wide_mux_5_OUT<4>> created at line 142.
    Found 1-bit 32-to-1 multiplexer for signal <SW[4]_reg_file[31][31]_wide_mux_5_OUT<3>> created at line 142.
    Found 1-bit 32-to-1 multiplexer for signal <SW[4]_reg_file[31][31]_wide_mux_5_OUT<2>> created at line 142.
    Found 1-bit 32-to-1 multiplexer for signal <SW[4]_reg_file[31][31]_wide_mux_5_OUT<1>> created at line 142.
    Found 1-bit 32-to-1 multiplexer for signal <SW[4]_reg_file[31][31]_wide_mux_5_OUT<0>> created at line 142.
    Found 1-bit 128-to-1 multiplexer for signal <SW[6]_datamemory[127][31]_wide_mux_3_OUT<31>> created at line 138.
    Found 1-bit 128-to-1 multiplexer for signal <SW[6]_datamemory[127][31]_wide_mux_3_OUT<30>> created at line 138.
    Found 1-bit 128-to-1 multiplexer for signal <SW[6]_datamemory[127][31]_wide_mux_3_OUT<29>> created at line 138.
    Found 1-bit 128-to-1 multiplexer for signal <SW[6]_datamemory[127][31]_wide_mux_3_OUT<28>> created at line 138.
    Found 1-bit 128-to-1 multiplexer for signal <SW[6]_datamemory[127][31]_wide_mux_3_OUT<27>> created at line 138.
    Found 1-bit 128-to-1 multiplexer for signal <SW[6]_datamemory[127][31]_wide_mux_3_OUT<26>> created at line 138.
    Found 1-bit 128-to-1 multiplexer for signal <SW[6]_datamemory[127][31]_wide_mux_3_OUT<25>> created at line 138.
    Found 1-bit 128-to-1 multiplexer for signal <SW[6]_datamemory[127][31]_wide_mux_3_OUT<24>> created at line 138.
    Found 1-bit 128-to-1 multiplexer for signal <SW[6]_datamemory[127][31]_wide_mux_3_OUT<23>> created at line 138.
    Found 1-bit 128-to-1 multiplexer for signal <SW[6]_datamemory[127][31]_wide_mux_3_OUT<22>> created at line 138.
    Found 1-bit 128-to-1 multiplexer for signal <SW[6]_datamemory[127][31]_wide_mux_3_OUT<21>> created at line 138.
    Found 1-bit 128-to-1 multiplexer for signal <SW[6]_datamemory[127][31]_wide_mux_3_OUT<20>> created at line 138.
    Found 1-bit 128-to-1 multiplexer for signal <SW[6]_datamemory[127][31]_wide_mux_3_OUT<19>> created at line 138.
    Found 1-bit 128-to-1 multiplexer for signal <SW[6]_datamemory[127][31]_wide_mux_3_OUT<18>> created at line 138.
    Found 1-bit 128-to-1 multiplexer for signal <SW[6]_datamemory[127][31]_wide_mux_3_OUT<17>> created at line 138.
    Found 1-bit 128-to-1 multiplexer for signal <SW[6]_datamemory[127][31]_wide_mux_3_OUT<16>> created at line 138.
    Found 1-bit 128-to-1 multiplexer for signal <SW[6]_datamemory[127][31]_wide_mux_3_OUT<15>> created at line 138.
    Found 1-bit 128-to-1 multiplexer for signal <SW[6]_datamemory[127][31]_wide_mux_3_OUT<14>> created at line 138.
    Found 1-bit 128-to-1 multiplexer for signal <SW[6]_datamemory[127][31]_wide_mux_3_OUT<13>> created at line 138.
    Found 1-bit 128-to-1 multiplexer for signal <SW[6]_datamemory[127][31]_wide_mux_3_OUT<12>> created at line 138.
    Found 1-bit 128-to-1 multiplexer for signal <SW[6]_datamemory[127][31]_wide_mux_3_OUT<11>> created at line 138.
    Found 1-bit 128-to-1 multiplexer for signal <SW[6]_datamemory[127][31]_wide_mux_3_OUT<10>> created at line 138.
    Found 1-bit 128-to-1 multiplexer for signal <SW[6]_datamemory[127][31]_wide_mux_3_OUT<9>> created at line 138.
    Found 1-bit 128-to-1 multiplexer for signal <SW[6]_datamemory[127][31]_wide_mux_3_OUT<8>> created at line 138.
    Found 1-bit 128-to-1 multiplexer for signal <SW[6]_datamemory[127][31]_wide_mux_3_OUT<7>> created at line 138.
    Found 1-bit 128-to-1 multiplexer for signal <SW[6]_datamemory[127][31]_wide_mux_3_OUT<6>> created at line 138.
    Found 1-bit 128-to-1 multiplexer for signal <SW[6]_datamemory[127][31]_wide_mux_3_OUT<5>> created at line 138.
    Found 1-bit 128-to-1 multiplexer for signal <SW[6]_datamemory[127][31]_wide_mux_3_OUT<4>> created at line 138.
    Found 1-bit 128-to-1 multiplexer for signal <SW[6]_datamemory[127][31]_wide_mux_3_OUT<3>> created at line 138.
    Found 1-bit 128-to-1 multiplexer for signal <SW[6]_datamemory[127][31]_wide_mux_3_OUT<2>> created at line 138.
    Found 1-bit 128-to-1 multiplexer for signal <SW[6]_datamemory[127][31]_wide_mux_3_OUT<1>> created at line 138.
    Found 1-bit 128-to-1 multiplexer for signal <SW[6]_datamemory[127][31]_wide_mux_3_OUT<0>> created at line 138.
WARNING:Xst:737 - Found 1-bit latch for signal <hexval<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hexval<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hexval<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hexval<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hexval<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hexval<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hexval<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hexval<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hexval<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hexval<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hexval<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hexval<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hexval<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hexval<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hexval<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hexval<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hexval<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hexval<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hexval<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hexval<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hexval<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hexval<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hexval<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hexval<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hexval<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hexval<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hexval<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hexval<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hexval<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hexval<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hexval<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <hexval<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <start>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred  33 Latch(s).
	inferred 139 Multiplexer(s).
Unit <TopModule> synthesized.

Synthesizing Unit <IDecode>.
    Related source file is "C:\Users\Parteek Khushdil\Documents\GitHub\AHD-Project-2016\VHDL Code\RC5 clock event\IDecode.vhd".
WARNING:Xst:647 - Input <LW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BLT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BNE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BEQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <reg_arr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <Reg_array<1>>.
    Found 32-bit register for signal <Reg_array<2>>.
    Found 32-bit register for signal <Reg_array<3>>.
    Found 32-bit register for signal <Reg_array<4>>.
    Found 32-bit register for signal <Reg_array<5>>.
    Found 32-bit register for signal <Reg_array<6>>.
    Found 32-bit register for signal <Reg_array<7>>.
    Found 32-bit register for signal <Reg_array<8>>.
    Found 32-bit register for signal <Reg_array<9>>.
    Found 32-bit register for signal <Reg_array<10>>.
    Found 32-bit register for signal <Reg_array<11>>.
    Found 32-bit register for signal <Reg_array<12>>.
    Found 32-bit register for signal <Reg_array<13>>.
    Found 32-bit register for signal <Reg_array<14>>.
    Found 32-bit register for signal <Reg_array<15>>.
    Found 32-bit register for signal <Reg_array<16>>.
    Found 32-bit register for signal <Reg_array<17>>.
    Found 32-bit register for signal <Reg_array<18>>.
    Found 32-bit register for signal <Reg_array<19>>.
    Found 32-bit register for signal <Reg_array<20>>.
    Found 32-bit register for signal <Reg_array<21>>.
    Found 32-bit register for signal <Reg_array<22>>.
    Found 32-bit register for signal <Reg_array<23>>.
    Found 32-bit register for signal <Reg_array<24>>.
    Found 32-bit register for signal <Reg_array<25>>.
    Found 32-bit register for signal <Reg_array<26>>.
    Found 32-bit register for signal <Reg_array<27>>.
    Found 32-bit register for signal <Reg_array<28>>.
    Found 32-bit register for signal <Reg_array<29>>.
    Found 32-bit register for signal <Reg_array<30>>.
    Found 32-bit register for signal <Reg_array<31>>.
    Found 32-bit register for signal <Reg_array<0>>.
INFO:Xst:3019 - HDL ADVISOR - 1024 flip-flops were inferred for signal <Reg_array>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 1024 flip-flops were inferred for signal <Reg_array>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 32-bit 32-to-1 multiplexer for signal <read_data1> created at line 50.
    Found 32-bit 32-to-1 multiplexer for signal <read_data2> created at line 51.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <IDecode> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\Parteek Khushdil\Documents\GitHub\AHD-Project-2016\VHDL Code\RC5 clock event\ALU.vhd".
    Found 32-bit adder for signal <A_input[31]_B_input[31]_add_5_OUT> created at line 40.
    Found 32-bit subtractor for signal <A_input[31]_B_input[31]_sub_7_OUT<31:0>> created at line 41.
    Found 32-bit shifter logical left for signal <shift_left> created at line 22
    Found 32-bit shifter logical right for signal <shift_right> created at line 23
    Found 32-bit 8-to-1 multiplexer for signal <ALU_output> created at line 39.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <ControlUnit>.
    Related source file is "C:\Users\Parteek Khushdil\Documents\GitHub\AHD-Project-2016\VHDL Code\RC5 clock event\ControlUnit.vhd".
    Found 32-bit register for signal <NextPCSignal>.
    Found 18-bit subtractor for signal <GND_46_o_GND_46_o_sub_6_OUT> created at line 70.
    Found 33-bit adder for signal <n0111> created at line 111.
    Found 32-bit adder for signal <PCIncby1> created at line 119.
    Found 32-bit comparator equal for signal <A[31]_B[31]_equal_31_o> created at line 110
    Found 32-bit comparator greater for signal <A[31]_B[31]_LessThan_32_o> created at line 110
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <ControlUnit> synthesized.

Synthesizing Unit <IFetch>.
    Related source file is "C:\Users\Parteek Khushdil\Documents\GitHub\AHD-Project-2016\VHDL Code\RC5 clock event\IFetch.vhd".
WARNING:Xst:647 - Input <NextPC<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit Read Only RAM for signal <Instruction>
    Summary:
	inferred   1 RAM(s).
Unit <IFetch> synthesized.

Synthesizing Unit <Dmemory>.
    Related source file is "C:\Users\Parteek Khushdil\Documents\GitHub\AHD-Project-2016\VHDL Code\RC5 clock event\DMemory.vhd".
WARNING:Xst:647 - Input <DMem_address<31:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <DMem_out_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <DMem<1>>.
    Found 32-bit register for signal <DMem<2>>.
    Found 32-bit register for signal <DMem<3>>.
    Found 32-bit register for signal <DMem<4>>.
    Found 32-bit register for signal <DMem<5>>.
    Found 32-bit register for signal <DMem<6>>.
    Found 32-bit register for signal <DMem<7>>.
    Found 32-bit register for signal <DMem<8>>.
    Found 32-bit register for signal <DMem<9>>.
    Found 32-bit register for signal <DMem<10>>.
    Found 32-bit register for signal <DMem<11>>.
    Found 32-bit register for signal <DMem<12>>.
    Found 32-bit register for signal <DMem<13>>.
    Found 32-bit register for signal <DMem<14>>.
    Found 32-bit register for signal <DMem<15>>.
    Found 32-bit register for signal <DMem<16>>.
    Found 32-bit register for signal <DMem<17>>.
    Found 32-bit register for signal <DMem<18>>.
    Found 32-bit register for signal <DMem<19>>.
    Found 32-bit register for signal <DMem<20>>.
    Found 32-bit register for signal <DMem<21>>.
    Found 32-bit register for signal <DMem<22>>.
    Found 32-bit register for signal <DMem<23>>.
    Found 32-bit register for signal <DMem<24>>.
    Found 32-bit register for signal <DMem<25>>.
    Found 32-bit register for signal <DMem<26>>.
    Found 32-bit register for signal <DMem<27>>.
    Found 32-bit register for signal <DMem<28>>.
    Found 32-bit register for signal <DMem<29>>.
    Found 32-bit register for signal <DMem<30>>.
    Found 32-bit register for signal <DMem<31>>.
    Found 32-bit register for signal <DMem<32>>.
    Found 32-bit register for signal <DMem<33>>.
    Found 32-bit register for signal <DMem<34>>.
    Found 32-bit register for signal <DMem<35>>.
    Found 32-bit register for signal <DMem<36>>.
    Found 32-bit register for signal <DMem<37>>.
    Found 32-bit register for signal <DMem<38>>.
    Found 32-bit register for signal <DMem<39>>.
    Found 32-bit register for signal <DMem<40>>.
    Found 32-bit register for signal <DMem<41>>.
    Found 32-bit register for signal <DMem<42>>.
    Found 32-bit register for signal <DMem<43>>.
    Found 32-bit register for signal <DMem<44>>.
    Found 32-bit register for signal <DMem<45>>.
    Found 32-bit register for signal <DMem<46>>.
    Found 32-bit register for signal <DMem<47>>.
    Found 32-bit register for signal <DMem<48>>.
    Found 32-bit register for signal <DMem<49>>.
    Found 32-bit register for signal <DMem<50>>.
    Found 32-bit register for signal <DMem<51>>.
    Found 32-bit register for signal <DMem<52>>.
    Found 32-bit register for signal <DMem<53>>.
    Found 32-bit register for signal <DMem<54>>.
    Found 32-bit register for signal <DMem<55>>.
    Found 32-bit register for signal <DMem<56>>.
    Found 32-bit register for signal <DMem<57>>.
    Found 32-bit register for signal <DMem<58>>.
    Found 32-bit register for signal <DMem<59>>.
    Found 32-bit register for signal <DMem<60>>.
    Found 32-bit register for signal <DMem<61>>.
    Found 32-bit register for signal <DMem<62>>.
    Found 32-bit register for signal <DMem<63>>.
    Found 32-bit register for signal <DMem<64>>.
    Found 32-bit register for signal <DMem<65>>.
    Found 32-bit register for signal <DMem<66>>.
    Found 32-bit register for signal <DMem<67>>.
    Found 32-bit register for signal <DMem<68>>.
    Found 32-bit register for signal <DMem<69>>.
    Found 32-bit register for signal <DMem<70>>.
    Found 32-bit register for signal <DMem<71>>.
    Found 32-bit register for signal <DMem<72>>.
    Found 32-bit register for signal <DMem<73>>.
    Found 32-bit register for signal <DMem<74>>.
    Found 32-bit register for signal <DMem<75>>.
    Found 32-bit register for signal <DMem<76>>.
    Found 32-bit register for signal <DMem<77>>.
    Found 32-bit register for signal <DMem<78>>.
    Found 32-bit register for signal <DMem<79>>.
    Found 32-bit register for signal <DMem<80>>.
    Found 32-bit register for signal <DMem<81>>.
    Found 32-bit register for signal <DMem<82>>.
    Found 32-bit register for signal <DMem<83>>.
    Found 32-bit register for signal <DMem<84>>.
    Found 32-bit register for signal <DMem<85>>.
    Found 32-bit register for signal <DMem<86>>.
    Found 32-bit register for signal <DMem<87>>.
    Found 32-bit register for signal <DMem<88>>.
    Found 32-bit register for signal <DMem<89>>.
    Found 32-bit register for signal <DMem<90>>.
    Found 32-bit register for signal <DMem<91>>.
    Found 32-bit register for signal <DMem<92>>.
    Found 32-bit register for signal <DMem<93>>.
    Found 32-bit register for signal <DMem<94>>.
    Found 32-bit register for signal <DMem<95>>.
    Found 32-bit register for signal <DMem<96>>.
    Found 32-bit register for signal <DMem<97>>.
    Found 32-bit register for signal <DMem<98>>.
    Found 32-bit register for signal <DMem<99>>.
    Found 32-bit register for signal <DMem<100>>.
    Found 32-bit register for signal <DMem<101>>.
    Found 32-bit register for signal <DMem<102>>.
    Found 32-bit register for signal <DMem<103>>.
    Found 32-bit register for signal <DMem<104>>.
    Found 32-bit register for signal <DMem<105>>.
    Found 32-bit register for signal <DMem<106>>.
    Found 32-bit register for signal <DMem<107>>.
    Found 32-bit register for signal <DMem<108>>.
    Found 32-bit register for signal <DMem<109>>.
    Found 32-bit register for signal <DMem<110>>.
    Found 32-bit register for signal <DMem<111>>.
    Found 32-bit register for signal <DMem<112>>.
    Found 32-bit register for signal <DMem<113>>.
    Found 32-bit register for signal <DMem<114>>.
    Found 32-bit register for signal <DMem<115>>.
    Found 32-bit register for signal <DMem<116>>.
    Found 32-bit register for signal <DMem<117>>.
    Found 32-bit register for signal <DMem<118>>.
    Found 32-bit register for signal <DMem<119>>.
    Found 32-bit register for signal <DMem<120>>.
    Found 32-bit register for signal <DMem<121>>.
    Found 32-bit register for signal <DMem<122>>.
    Found 32-bit register for signal <DMem<123>>.
    Found 32-bit register for signal <DMem<124>>.
    Found 32-bit register for signal <DMem<125>>.
    Found 32-bit register for signal <DMem<126>>.
    Found 32-bit register for signal <DMem<127>>.
    Found 32-bit register for signal <DMem<0>>.
INFO:Xst:3019 - HDL ADVISOR - 4096 flip-flops were inferred for signal <DMem>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 32-bit 128-to-1 multiplexer for signal <DMem_address[6]_DMem[127][31]_wide_mux_514_OUT> created at line 73.
    Summary:
	inferred 4096 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Dmemory> synthesized.

Synthesizing Unit <Hex2LED>.
    Related source file is "C:\Users\Parteek Khushdil\Documents\GitHub\AHD-Project-2016\VHDL Code\RC5 clock event\Hex2SevenSegConverter.vhd".
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x8-bit Read Only RAM for signal <Y>
    Summary:
	inferred   1 RAM(s).
Unit <Hex2LED> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 10
 1024x32-bit single-port Read Only RAM                 : 1
 16x8-bit single-port Read Only RAM                    : 9
# Adders/Subtractors                                   : 7
 18-bit subtractor                                     : 1
 27-bit adder                                          : 1
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 163
 27-bit register                                       : 1
 32-bit register                                       : 161
 4-bit register                                        : 1
# Latches                                              : 33
 1-bit latch                                           : 33
# Comparators                                          : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 155
 1-bit 128-to-1 multiplexer                            : 32
 1-bit 2-to-1 multiplexer                              : 64
 1-bit 32-to-1 multiplexer                             : 32
 18-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 6
 32-bit 128-to-1 multiplexer                           : 1
 32-bit 2-to-1 multiplexer                             : 5
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 10
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Hex2LED>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Y> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <X>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Y>             |          |
    -----------------------------------------------------------------------
Unit <Hex2LED> synthesized (advanced).

Synthesizing (advanced) Unit <IFetch>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Instruction> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <NextPC>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Instruction>   |          |
    -----------------------------------------------------------------------
Unit <IFetch> synthesized (advanced).

Synthesizing (advanced) Unit <TopModule>.
The following registers are absorbed into counter <Val>: 1 register on signal <Val>.
The following registers are absorbed into counter <Cntr>: 1 register on signal <Cntr>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_SSEG_AN> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Val>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <SSEG_AN>       |          |
    -----------------------------------------------------------------------
Unit <TopModule> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 10
 1024x32-bit single-port distributed Read Only RAM     : 1
 16x8-bit single-port distributed Read Only RAM        : 9
# Adders/Subtractors                                   : 5
 18-bit subtractor                                     : 1
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
# Counters                                             : 2
 27-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 5152
 Flip-Flops                                            : 5152
# Comparators                                          : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 186
 1-bit 128-to-1 multiplexer                            : 64
 1-bit 2-to-1 multiplexer                              : 64
 1-bit 32-to-1 multiplexer                             : 32
 18-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 6
 32-bit 2-to-1 multiplexer                             : 5
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 10
# Logic shifters                                       : 2
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TopModule> ...

Optimizing unit <IDecode> ...

Optimizing unit <ControlUnit> ...

Optimizing unit <Dmemory> ...

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopModule, actual ratio is 14.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 5183
 Flip-Flops                                            : 5183

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TopModule.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5423
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 57
#      LUT2                        : 38
#      LUT3                        : 68
#      LUT4                        : 134
#      LUT5                        : 269
#      LUT6                        : 4359
#      MUXCY                       : 177
#      MUXF7                       : 161
#      VCC                         : 1
#      XORCY                       : 155
# FlipFlops/Latches                : 5216
#      FDE                         : 5120
#      FDR                         : 27
#      FDRE                        : 36
#      LD                          : 32
#      LDP                         : 1
# Clock Buffers                    : 3
#      BUFG                        : 1
#      BUFGP                       : 2
# IO Buffers                       : 52
#      IBUF                        : 20
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            5216  out of  126800     4%  
 Number of Slice LUTs:                 4928  out of  63400     7%  
    Number used as Logic:              4928  out of  63400     7%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   8482
   Number with an unused Flip Flop:    3266  out of   8482    38%  
   Number with an unused LUT:          3554  out of   8482    41%  
   Number of fully used LUT-FF pairs:  1662  out of   8482    19%  
   Number of unique control sets:       165

IO Utilization: 
 Number of IOs:                          54
 Number of bonded IOBs:                  54  out of    210    25%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------+------------------------+-------+
Clock Signal                                    | Clock buffer(FF name)  | Load  |
------------------------------------------------+------------------------+-------+
clr                                             | NONE(start)            | 1     |
BTN[2]_BTN[1]_OR_4_o(BTN[2]_BTN[1]_OR_4_o<1>1:O)| BUFG(*)(hexval_28)     | 32    |
CLK                                             | BUFGP                  | 31    |
BTN<0>                                          | BUFGP                  | 5152  |
------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.234ns (Maximum Frequency: 108.291MHz)
   Minimum input arrival time before clock: 3.188ns
   Maximum output required time after clock: 4.127ns
   Maximum combinational path delay: 0.483ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.391ns (frequency: 294.855MHz)
  Total number of paths / destination ports: 1349 / 66
-------------------------------------------------------------------------
Delay:               3.391ns (Levels of Logic = 3)
  Source:            Cntr_8 (FF)
  Destination:       Val_1 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: Cntr_8 to Val_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.361   0.697  Cntr_8 (Cntr_8)
     LUT6:I0->O            2   0.097   0.688  Cntr[26]_GND_8_o_equal_8_o<26>1 (Cntr[26]_GND_8_o_equal_8_o<26>)
     LUT5:I0->O            5   0.097   0.712  Cntr[26]_GND_8_o_equal_8_o<26>6 (Cntr[26]_GND_8_o_equal_8_o)
     LUT6:I0->O            4   0.097   0.293  Mcount_Val_val1 (Mcount_Val_val)
     FDRE:R                    0.349          Val_0
    ----------------------------------------
    Total                      3.391ns (1.001ns logic, 2.390ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'BTN<0>'
  Clock period: 9.234ns (frequency: 108.291MHz)
  Total number of paths / destination ports: 19696238686 / 10304
-------------------------------------------------------------------------
Delay:               9.234ns (Levels of Logic = 16)
  Source:            ControlUnitPort/NextPCSignal_3 (FF)
  Destination:       IDecodePort/Reg_array_0_31 (FF)
  Source Clock:      BTN<0> rising
  Destination Clock: BTN<0> rising

  Data Path: ControlUnitPort/NextPCSignal_3 to IDecodePort/Reg_array_0_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q           221   0.361   0.829  ControlUnitPort/NextPCSignal_3 (ControlUnitPort/NextPCSignal_3)
     LUT6:I0->O            1   0.097   0.000  IFetchPort/Mram_Instruction1591211_G (N182)
     MUXF7:I1->O           1   0.279   0.511  IFetchPort/Mram_Instruction1591211 (IFetchPort/Mram_Instruction1591210)
     LUT6:I3->O            1   0.097   0.511  IFetchPort/Mram_Instruction1591215 (IFetchPort/Mram_Instruction1591214)
     LUT6:I3->O          262   0.097   0.437  IFetchPort/Mram_Instruction1591235 (instruction<17>)
     LUT6:I5->O            1   0.097   0.556  IDecodePort/Mmux_read_data2_81 (IDecodePort/Mmux_read_data2_81)
     LUT6:I2->O            1   0.097   0.000  IDecodePort/Mmux_read_data2_3 (IDecodePort/Mmux_read_data2_3)
     MUXF7:I1->O         142   0.279   0.419  IDecodePort/Mmux_read_data2_2_f7 (ReadData2<0>)
     LUT3:I2->O           62   0.097   0.623  ALUPort/Mmux_B_input110 (ALUPort/B_input<0>)
     LUT6:I3->O            2   0.097   0.299  ALUPort/Sh331 (ALUPort/Sh33)
     LUT6:I5->O            1   0.097   0.511  ALUPort/Mmux_ALU_output121 (ALUPort/Mmux_ALU_output121)
     LUT6:I3->O            1   0.097   0.000  ALUPort/Mmux_ALU_output127_G (N124)
     MUXF7:I1->O        1153   0.279   0.578  ALUPort/Mmux_ALU_output127 (ALUResult<1>)
     LUT6:I4->O            1   0.097   0.556  DMemoryPort/mux31_148 (DMemoryPort/mux31_148)
     LUT6:I2->O            1   0.097   0.556  DMemoryPort/mux31_92 (DMemoryPort/mux31_92)
     LUT6:I2->O            1   0.097   0.379  DMemoryPort/mux31_4 (DMemoryPort/mux31_4)
     LUT6:I4->O           32   0.097   0.000  Mmux_Write_data328 (Write_data<9>)
     FDE:D                     0.008          IDecodePort/Reg_array_3_9
    ----------------------------------------
    Total                      9.234ns (2.467ns logic, 6.767ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clr'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.629ns (Levels of Logic = 1)
  Source:            BTN<3> (PAD)
  Destination:       start (LATCH)
  Destination Clock: clr falling

  Data Path: BTN<3> to start
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.279  BTN_3_IBUF (BTN_3_IBUF)
     LDP:PRE                   0.349          start
    ----------------------------------------
    Total                      0.629ns (0.350ns logic, 0.279ns route)
                                       (55.6% logic, 44.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'BTN[2]_BTN[1]_OR_4_o'
  Total number of paths / destination ports: 3456 / 32
-------------------------------------------------------------------------
Offset:              3.188ns (Levels of Logic = 6)
  Source:            SW<1> (PAD)
  Destination:       hexval_28 (LATCH)
  Destination Clock: BTN[2]_BTN[1]_OR_4_o falling

  Data Path: SW<1> to hexval_28
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1281   0.001   0.896  SW_1_IBUF (LED_1_OBUF)
     LUT6:I0->O            1   0.097   0.556  Mmux_SW[6]_datamemory[127][31]_wide_mux_3_OUT<29>_134 (Mmux_SW[6]_datamemory[127][31]_wide_mux_3_OUT<29>_134)
     LUT6:I2->O            1   0.097   0.556  Mmux_SW[6]_datamemory[127][31]_wide_mux_3_OUT<29>_81 (Mmux_SW[6]_datamemory[127][31]_wide_mux_3_OUT<29>_81)
     LUT6:I2->O            1   0.097   0.000  Mmux_SW[6]_datamemory[127][31]_wide_mux_3_OUT<29>_3 (Mmux_SW[6]_datamemory[127][31]_wide_mux_3_OUT<29>_3)
     MUXF7:I1->O           1   0.279   0.511  Mmux_SW[6]_datamemory[127][31]_wide_mux_3_OUT<29>_2_f7 (SW[6]_datamemory[127][31]_wide_mux_3_OUT<29>)
     LUT5:I2->O            1   0.097   0.000  Mmux_hexval[31]_SW[4]_MUX_201_o11 (hexval[31]_SW[4]_MUX_201_o)
     LD:D                     -0.028          hexval_29
    ----------------------------------------
    Total                      3.188ns (0.668ns logic, 2.520ns route)
                                       (21.0% logic, 79.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 31 / 31
-------------------------------------------------------------------------
Offset:              1.530ns (Levels of Logic = 2)
  Source:            BTN<4> (PAD)
  Destination:       Cntr_0 (FF)
  Destination Clock: CLK rising

  Data Path: BTN<4> to Cntr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.697  BTN_4_IBUF (BTN_4_IBUF)
     LUT6:I0->O           27   0.097   0.385  Cntr[26]_BTN[4]_OR_91_o1 (Cntr[26]_BTN[4]_OR_91_o)
     FDR:R                     0.349          Cntr_0
    ----------------------------------------
    Total                      1.530ns (0.447ns logic, 1.083ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 333 / 15
-------------------------------------------------------------------------
Offset:              4.127ns (Levels of Logic = 6)
  Source:            Val_0 (FF)
  Destination:       SSEG_CA<0> (PAD)
  Source Clock:      CLK rising

  Data Path: Val_0 to SSEG_CA<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            23   0.361   0.609  Val_0 (Val_0)
     LUT3:I0->O            9   0.097   0.332  Mmux_SSEG_CA151 (Mmux_SSEG_CA15)
     LUT5:I4->O            1   0.097   0.693  Mmux_SSEG_CA23 (Mmux_SSEG_CA22)
     LUT6:I0->O            1   0.097   0.683  Mmux_SSEG_CA24 (Mmux_SSEG_CA23)
     LUT6:I1->O            1   0.097   0.683  Mmux_SSEG_CA28 (Mmux_SSEG_CA27)
     LUT6:I1->O            1   0.097   0.279  Mmux_SSEG_CA29 (SSEG_CA_0_OBUF)
     OBUF:I->O                 0.000          SSEG_CA_0_OBUF (SSEG_CA<0>)
    ----------------------------------------
    Total                      4.127ns (0.846ns logic, 3.281ns route)
                                       (20.5% logic, 79.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'BTN[2]_BTN[1]_OR_4_o'
  Total number of paths / destination ports: 386 / 7
-------------------------------------------------------------------------
Offset:              3.924ns (Levels of Logic = 5)
  Source:            hexval_5 (LATCH)
  Destination:       SSEG_CA<0> (PAD)
  Source Clock:      BTN[2]_BTN[1]_OR_4_o falling

  Data Path: hexval_5 to SSEG_CA<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              10   0.472   0.725  hexval_5 (hexval_5)
     LUT5:I0->O            1   0.097   0.693  Mmux_SSEG_CA23 (Mmux_SSEG_CA22)
     LUT6:I0->O            1   0.097   0.683  Mmux_SSEG_CA24 (Mmux_SSEG_CA23)
     LUT6:I1->O            1   0.097   0.683  Mmux_SSEG_CA28 (Mmux_SSEG_CA27)
     LUT6:I1->O            1   0.097   0.279  Mmux_SSEG_CA29 (SSEG_CA_0_OBUF)
     OBUF:I->O                 0.000          SSEG_CA_0_OBUF (SSEG_CA<0>)
    ----------------------------------------
    Total                      3.924ns (0.860ns logic, 3.064ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               0.483ns (Levels of Logic = 2)
  Source:            SW<1> (PAD)
  Destination:       LED<1> (PAD)

  Data Path: SW<1> to LED<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1281   0.001   0.482  SW_1_IBUF (LED_1_OBUF)
     OBUF:I->O                 0.000          LED_1_OBUF (LED<1>)
    ----------------------------------------
    Total                      0.483ns (0.001ns logic, 0.482ns route)
                                       (0.2% logic, 99.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock BTN<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BTN<0>         |    9.234|         |         |         |
clr            |         |    1.606|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock BTN[2]_BTN[1]_OR_4_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BTN<0>         |         |         |    3.212|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.391|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 115.00 secs
Total CPU time to Xst completion: 115.42 secs
 
--> 

Total memory usage is 546956 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   48 (   0 filtered)
Number of infos    :   10 (   0 filtered)

