
*** Running vivado
    with args -log ibert.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ibert.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source ibert.tcl -notrace
Command: synth_design -top ibert -part xazu5ev-sfvc784-1-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xazu5ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xazu5ev'
INFO: [Device 21-403] Loading part xazu5ev-sfvc784-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14636
WARNING: [Synth 8-2292] literal value truncated to fit in 1 bits [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/hdl/ibert_ultrascale_gth_v1_4_syn_rfs.v:2736]
WARNING: [Synth 8-2292] literal value truncated to fit in 3 bits [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/hdl/ibert_ultrascale_gth_v1_4_syn_rfs.v:2752]
WARNING: [Synth 8-2292] literal value truncated to fit in 3 bits [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/hdl/ibert_ultrascale_gth_v1_4_syn_rfs.v:2792]
WARNING: [Synth 8-2292] literal value truncated to fit in 6 bits [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/hdl/ibert_ultrascale_gth_v1_4_syn_rfs.v:2803]
WARNING: [Synth 8-2292] literal value truncated to fit in 3 bits [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/hdl/ibert_ultrascale_gth_v1_4_syn_rfs.v:13340]
WARNING: [Synth 8-2292] literal value truncated to fit in 1 bits [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/hdl/ibert_ultrascale_gth_v1_4_syn_rfs.v:13387]
WARNING: [Synth 8-2292] literal value truncated to fit in 1 bits [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/hdl/ibert_ultrascale_gth_v1_4_syn_rfs.v:13414]
WARNING: [Synth 8-2292] literal value truncated to fit in 1 bits [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/hdl/ibert_ultrascale_gth_v1_4_syn_rfs.v:13428]
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/hdl/ibert_ultrascale_gth_v1_4_syn_rfs.v:13441]
WARNING: [Synth 8-2292] literal value truncated to fit in 1 bits [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/hdl/ibert_ultrascale_gth_v1_4_syn_rfs.v:13474]
WARNING: [Synth 8-2292] literal value truncated to fit in 1 bits [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/hdl/ibert_ultrascale_gth_v1_4_syn_rfs.v:13491]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1534.168 ; gain = 235.309
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ibert' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:65]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_8_gte4_drp_arb' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_8_gte4_drp_arb' (4#1) [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_8_gtwiz_reset' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_8_reset_synchronizer' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_8_reset_synchronizer' (12#1) [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_8_bit_synchronizer' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
	Parameter INITIALIZE bound to: 5'b00000 
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_8_bit_synchronizer' (13#1) [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
INFO: [Synth 8-155] case statement is not full and has no default [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:164]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_8_reset_inv_synchronizer' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:55]
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_8_reset_inv_synchronizer' (14#1) [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_8_gtwiz_reset' (15#1) [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [E:/XilinxVitis/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1259]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (62#1) [E:/XilinxVitis/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1259]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [E:/XilinxVitis/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13724]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (65#1) [E:/XilinxVitis/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13724]
INFO: [Synth 8-6157] synthesizing module 'FDSE' [E:/XilinxVitis/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13860]
INFO: [Synth 8-6155] done synthesizing module 'FDSE' (66#1) [E:/XilinxVitis/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13860]
INFO: [Synth 8-6157] synthesizing module 'GTHE4_CHANNEL' [E:/XilinxVitis/Vivado/2020.1/scripts/rt/data/unisim_comp.v:16914]
INFO: [Synth 8-6155] done synthesizing module 'GTHE4_CHANNEL' (67#1) [E:/XilinxVitis/Vivado/2020.1/scripts/rt/data/unisim_comp.v:16914]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd:140]
INFO: [Synth 8-3491] module 'FDS' declared at 'E:/XilinxVitis/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13847' bound to instance 'POR_FF_I' of component 'FDS' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd:169]
INFO: [Synth 8-6157] synthesizing module 'FDS' [E:/XilinxVitis/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13847]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDS' (115#1) [E:/XilinxVitis/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13847]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (116#1) [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd:140]
INFO: [Synth 8-638] synthesizing module 'lmb_v10__parameterized1' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd:140]
INFO: [Synth 8-3491] module 'FDS' declared at 'E:/XilinxVitis/Vivado/2020.1/scripts/rt/data/unisim_comp.v:13847' bound to instance 'POR_FF_I' of component 'FDS' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10__parameterized1' (116#1) [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/lmb_v10_v3_0/hdl/vhdl/lmb_v10.vhd:140]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:215]
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd:88' bound to instance 'lmb_mux_I' of component 'lmb_mux' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:427]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd:170]
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/pselect_mask.vhd:87' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd:222]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_pselect_mask' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/pselect_mask.vhd:102]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_pselect_mask' (117#1) [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/pselect_mask.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (118#1) [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (119#1) [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:215]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:215]
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_mux.vhd:88' bound to instance 'lmb_mux_I' of component 'lmb_mux' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:427]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (119#1) [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/lmb_bram_if_cntlr_v4_0/hdl/vhdl/lmb_bram_if_cntlr.vhd:215]
INFO: [Synth 8-638] synthesizing module 'iomodule' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/iomodule.vhd:286]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/pselect_mask.vhd:87' bound to instance 'pselect_mask_reg' of component 'pselect_mask' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/iomodule.vhd:597]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_0_pselect_mask' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/pselect_mask.vhd:102]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_0_pselect_mask' (122#1) [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/pselect_mask.vhd:102]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/pselect_mask.vhd:87' bound to instance 'pselect_mask_io' of component 'pselect_mask' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/iomodule.vhd:628]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_0_pselect_mask__parameterized0' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/pselect_mask.vhd:102]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_0_pselect_mask__parameterized0' (122#1) [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/pselect_mask.vhd:102]
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Iomodule_core' declared at 'e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:92' bound to instance 'IOModule_Core_I1' of component 'iomodule_core' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/iomodule.vhd:760]
INFO: [Synth 8-638] synthesizing module 'Iomodule_core' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:284]
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/fit_module.vhd:90' bound to instance 'FIT_I1' of component 'FIT_Module' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:729]
INFO: [Synth 8-638] synthesizing module 'FIT_Module' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/fit_module.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIT_Module' (123#1) [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/fit_module.vhd:112]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/fit_module.vhd:90' bound to instance 'FIT_I2' of component 'FIT_Module' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:744]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/fit_module.vhd:90' bound to instance 'FIT_I3' of component 'FIT_Module' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:759]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/fit_module.vhd:90' bound to instance 'FIT_I4' of component 'FIT_Module' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:774]
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at 'e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/pit_module.vhd:89' bound to instance 'PIT_I1' of component 'PIT_Module' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:804]
INFO: [Synth 8-638] synthesizing module 'PIT_Module' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/pit_module.vhd:111]
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PIT_Module' (124#1) [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/pit_module.vhd:111]
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at 'e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/pit_module.vhd:89' bound to instance 'PIT_I2' of component 'PIT_Module' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:834]
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at 'e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/pit_module.vhd:89' bound to instance 'PIT_I3' of component 'PIT_Module' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:864]
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at 'e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/pit_module.vhd:89' bound to instance 'PIT_I4' of component 'PIT_Module' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:894]
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at 'e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/gpo_module.vhd:89' bound to instance 'GPO_I1' of component 'GPO_Module' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:913]
INFO: [Synth 8-638] synthesizing module 'GPO_Module' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/gpo_module.vhd:103]
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPO_Module' (125#1) [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/gpo_module.vhd:103]
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at 'e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/gpo_module.vhd:89' bound to instance 'GPO_I2' of component 'GPO_Module' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:925]
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at 'e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/gpo_module.vhd:89' bound to instance 'GPO_I3' of component 'GPO_Module' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:937]
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at 'e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/gpo_module.vhd:89' bound to instance 'GPO_I4' of component 'GPO_Module' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:949]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at 'e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/gpi_module.vhd:90' bound to instance 'GPI_I1' of component 'GPI_Module' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:964]
INFO: [Synth 8-638] synthesizing module 'GPI_Module' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/gpi_module.vhd:105]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPI_Module' (126#1) [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/gpi_module.vhd:105]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at 'e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/gpi_module.vhd:90' bound to instance 'GPI_I2' of component 'GPI_Module' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:979]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at 'e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/gpi_module.vhd:90' bound to instance 'GPI_I3' of component 'GPI_Module' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:994]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at 'e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/gpi_module.vhd:90' bound to instance 'GPI_I4' of component 'GPI_Module' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:1009]
	Parameter C_INTC_ENABLED bound to: 0 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 32'b00000000000000001111111111111111 
	Parameter C_INTC_POSITIVE bound to: 32'b11111111111111111111111111111111 
	Parameter C_INTC_ASYNC_INTR bound to: 32'b11111111111111110000000000000000 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
INFO: [Synth 8-3491] module 'intr_ctrl' declared at 'e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:91' bound to instance 'intr_ctrl_I1' of component 'intr_ctrl' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:1050]
INFO: [Synth 8-638] synthesizing module 'intr_ctrl' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:126]
	Parameter C_USE_COMB_MUX bound to: 0 - type: integer 
	Parameter C_INTC_ENABLED bound to: 0 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 65535 - type: integer 
	Parameter C_INTC_POSITIVE bound to: -1 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: -65536 - type: integer 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdr_i' to cell 'FDR' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:481]
INFO: [Synth 8-256] done synthesizing module 'intr_ctrl' (127#1) [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/intr_ctrl.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'Iomodule_core' (128#1) [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/iomodule_core.vhd:284]
INFO: [Synth 8-256] done synthesizing module 'iomodule' (129#1) [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/pcores/iomodule_v3_0/hdl/vhdl/iomodule.vhd:286]
INFO: [Synth 8-6157] synthesizing module 'GTHE4_COMMON' [E:/XilinxVitis/Vivado/2020.1/scripts/rt/data/unisim_comp.v:18106]
INFO: [Synth 8-6155] done synthesizing module 'GTHE4_COMMON' (134#1) [E:/XilinxVitis/Vivado/2020.1/scripts/rt/data/unisim_comp.v:18106]
WARNING: [Synth 8-7071] port 'txoutclk_o' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport5' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport6' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport7' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport8' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport9' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport10' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport11' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport12' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport13' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport14' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport15' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport16' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport17' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport18' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport19' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport20' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport21' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport22' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport23' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport24' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport25' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport26' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport27' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport28' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport29' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport30' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport31' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport32' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport33' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport34' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport35' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport36' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport37' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport38' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport39' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport40' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport41' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport42' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport43' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport44' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport45' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport46' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport47' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport48' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport49' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport50' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport51' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport52' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport53' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport54' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport55' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport56' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport57' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport58' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport59' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport60' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport61' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport62' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport63' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport64' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport65' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport66' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport67' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport68' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport69' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport70' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport71' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport72' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport73' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport74' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport75' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport76' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport77' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport78' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport79' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport80' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport81' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport82' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport83' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport84' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport85' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport86' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport87' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport88' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport89' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport90' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport91' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport92' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport93' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport94' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport95' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport96' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport97' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport98' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport99' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport100' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport101' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport102' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
WARNING: [Synth 8-7071] port 'sl_oport103' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' is unconnected for instance 'inst' [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'inst' of module 'ibert_ultrascale_gth_v1_4_4_ibert_ultrascale_gth' has 351 connections declared, but only 34 given [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:1033]
INFO: [Synth 8-6155] done synthesizing module 'ibert' (138#1) [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.v:65]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1945.340 ; gain = 646.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1945.340 ; gain = 646.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1945.340 ; gain = 646.480
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.892 . Memory (MB): peak = 1945.340 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 448 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert_ooc.xdc] for cell 'inst'
Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.xdc] for cell 'inst'
Finished Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/ibert.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ibert_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ibert_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/sw_mcs_all.xdc] for cell 'inst'
Finished Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/sw_mcs_all.xdc] for cell 'inst'
Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/attributes.xdc] for cell 'inst'
Finished Parsing XDC File [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/attributes.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.srcs/sources_1/ip/ibert/synth/attributes.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ibert_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ibert_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.runs/ibert_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.runs/ibert_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1993.879 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 367 instances were transformed.
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 8 instances
  FD => FDRE: 32 instances
  FDE => FDRE: 46 instances
  FDR => FDRE: 33 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 5 instances
  FDS => FDSE: 5 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 81 instances
  MULT_AND => LUT2: 3 instances
  MUXCY_L => MUXCY: 74 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances
  RAMB36E1 => RAMB36E2: 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.982 . Memory (MB): peak = 2002.887 ; gain = 9.008
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2002.887 ; gain = 704.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xazu5ev-sfvc784-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2002.887 ; gain = 704.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.runs/ibert_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 2002.887 ; gain = 704.027
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_all_reg' in module 'gtwizard_ultrascale_v1_7_8_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_tx_reg' in module 'gtwizard_ultrascale_v1_7_8_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_rx_reg' in module 'gtwizard_ultrascale_v1_7_8_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ibert_lib_v1_0_7_rxcdr_reset'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ibert_ultrascale_gth_v1_4_4_gthe4_channel_regs:/myram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "ibert_ultrascale_gth_v1_4_4_gthe4_channel_regs:/myram_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_TX_BRANCH |                              000 |                              000
         ST_RESET_TX_PLL |                              001 |                              001
    ST_RESET_TX_DATAPATH |                              010 |                              010
   ST_RESET_TX_WAIT_LOCK |                              011 |                              011
ST_RESET_TX_WAIT_USERRDY |                              100 |                              100
ST_RESET_TX_WAIT_RESETDONE |                              101 |                              101
        ST_RESET_TX_IDLE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_tx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_8_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_RX_BRANCH |                              000 |                              000
         ST_RESET_RX_PLL |                              001 |                              001
    ST_RESET_RX_DATAPATH |                              010 |                              010
   ST_RESET_RX_WAIT_LOCK |                              011 |                              011
    ST_RESET_RX_WAIT_CDR |                              100 |                              100
ST_RESET_RX_WAIT_USERRDY |                              101 |                              101
ST_RESET_RX_WAIT_RESETDONE |                              110 |                              110
        ST_RESET_RX_IDLE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_rx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_8_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     ST_RESET_ALL_BRANCH |                              000 |                              001
     ST_RESET_ALL_TX_PLL |                              001 |                              010
ST_RESET_ALL_TX_PLL_WAIT |                              010 |                              011
      ST_RESET_ALL_RX_DP |                              011 |                              100
     ST_RESET_ALL_RX_PLL |                              100 |                              101
    ST_RESET_ALL_RX_WAIT |                              101 |                              110
                  iSTATE |                              110 |                              111
       ST_RESET_ALL_INIT |                              111 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_all_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_8_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   READY |                               00 |                               00
         ASSERT_CDRRESET |                               01 |                               01
                    WAIT |                               10 |                               10
        WAIT_RXRESETDONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ibert_lib_v1_0_7_rxcdr_reset'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ibert_ultrascale_gth_v1_4_4_gthe4_channel_regs__parameterized0:/myram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "ibert_ultrascale_gth_v1_4_4_gthe4_channel_regs__parameterized0:/myram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ibert_ultrascale_gth_v1_4_4_gthe4_channel_regs__parameterized1:/myram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "ibert_ultrascale_gth_v1_4_4_gthe4_channel_regs__parameterized1:/myram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"ibert_ultrascale_gth_v1_4_4_gthe4_channel_regs__parameterized2:/myram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "ibert_ultrascale_gth_v1_4_4_gthe4_channel_regs__parameterized2:/myram_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 2002.887 ; gain = 704.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/\QUAD[0].u_q /\CH[1].u_ch /U_CHANNEL_REGS/myram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/\QUAD[0].u_q /\CH[1].u_ch /U_CHANNEL_REGS/myram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/\QUAD[0].u_q /\CH[2].u_ch /U_CHANNEL_REGS/myram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/\QUAD[0].u_q /\CH[2].u_ch /U_CHANNEL_REGS/myram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/\QUAD[0].u_q /i_341_0/\CH[3].u_ch /U_CHANNEL_REGS/myram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/\QUAD[0].u_q /i_341_0/\CH[3].u_ch /U_CHANNEL_REGS/myram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/\QUAD[0].u_q /i_341_1/\CH[0].u_ch /U_CHANNEL_REGS/myram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "inst/\QUAD[0].u_q /i_341_1/\CH[0].u_ch /U_CHANNEL_REGS/myram_reg"
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:41 ; elapsed = 00:01:47 . Memory (MB): peak = 2002.887 ; gain = 704.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:54 ; elapsed = 00:02:01 . Memory (MB): peak = 2297.180 ; gain = 998.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:02:03 . Memory (MB): peak = 2312.637 ; gain = 1013.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/myram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/myram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/myram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/myram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:05 ; elapsed = 00:02:13 . Memory (MB): peak = 2351.910 ; gain = 1053.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:gtrefclkmonitor_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:rxdfestadaptdone_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:txgearboxready_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:rxphmonitor_i[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:rxphmonitor_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:rxphmonitor_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:rxphmonitor_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:rxphmonitor_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:rxphslipmonitor_i[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:rxphslipmonitor_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:rxphslipmonitor_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:rxphslipmonitor_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:rxphslipmonitor_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:pmascanout_i[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:pmascanout_i[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:pmascanout_i[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:pmascanout_i[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:pmascanout_i[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:pmascanout_i[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:pmascanout_i[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:pmascanout_i[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:pmascanout_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:pmascanout_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:pmascanout_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:pmascanout_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:scanout_i[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:scanout_i[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:scanout_i[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:scanout_i[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:scanout_i[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:scanout_i[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:scanout_i[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:scanout_i[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:scanout_i[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:scanout_i[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:scanout_i[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:scanout_i[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:scanout_i[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:scanout_i[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:scanout_i[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:scanout_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:scanout_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:scanout_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:scanout_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:mgt_errcnt_reset_stat_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:dmon_trace_data_i[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:dmon_trace_data_i[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:dmon_trace_data_i[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:dmon_trace_data_i[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:dmon_trace_data_i[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:dmon_trace_data_i[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:dmon_trace_data_i[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:dmon_trace_data_i[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:dmon_trace_data_i[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:dmon_trace_data_i[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:dmon_trace_data_i[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:dmon_trace_data_i[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:dmon_trace_data_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:dmon_trace_data_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:dmon_trace_data_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:dmon_trace_data_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:dmon_trace_full_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:gtrefclkmonitor_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:rxdfestadaptdone_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:txgearboxready_i to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:rxphmonitor_i[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:rxphmonitor_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:rxphmonitor_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:rxphmonitor_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:rxphmonitor_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:rxphslipmonitor_i[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:rxphslipmonitor_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:rxphslipmonitor_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:rxphslipmonitor_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:rxphslipmonitor_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:pmascanout_i[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:pmascanout_i[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:pmascanout_i[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:pmascanout_i[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:pmascanout_i[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:pmascanout_i[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:pmascanout_i[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:pmascanout_i[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:pmascanout_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:pmascanout_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:pmascanout_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:pmascanout_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:scanout_i[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:scanout_i[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:scanout_i[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:scanout_i[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:scanout_i[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:scanout_i[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:scanout_i[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:scanout_i[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:scanout_i[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:scanout_i[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:scanout_i[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:scanout_i[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin U_CHANNEL_REGS:scanout_i[6] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:09 ; elapsed = 00:02:17 . Memory (MB): peak = 2356.703 ; gain = 1057.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:09 ; elapsed = 00:02:17 . Memory (MB): peak = 2356.703 ; gain = 1057.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:11 ; elapsed = 00:02:19 . Memory (MB): peak = 2356.703 ; gain = 1057.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:11 ; elapsed = 00:02:19 . Memory (MB): peak = 2356.703 ; gain = 1057.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:12 ; elapsed = 00:02:19 . Memory (MB): peak = 2356.703 ; gain = 1057.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:12 ; elapsed = 00:02:19 . Memory (MB): peak = 2356.703 ; gain = 1057.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DSP48E        |         8|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |DSP48E_bbox    |     1|
|2     |DSP48E_bbox_0_ |     7|
|9     |BUFG_GT        |    20|
|10    |CARRY8         |   146|
|11    |GTHE4_CHANNEL  |     4|
|12    |GTHE4_COMMON   |     1|
|13    |LUT1           |   208|
|14    |LUT2           |  1686|
|15    |LUT3           |   893|
|16    |LUT4           |  1347|
|17    |LUT5           |  2380|
|18    |LUT6           |  3407|
|20    |MULT_AND       |     2|
|21    |MUXCY_L        |    71|
|22    |MUXF7          |   588|
|23    |MUXF8          |    64|
|24    |RAM32M16       |     8|
|25    |RAM32X1D       |    64|
|26    |RAMB36E1       |    16|
|27    |RAMB36E2       |     4|
|28    |SRL16E         |   210|
|29    |XORCY          |    49|
|30    |FDCE           |   452|
|31    |FDE            |    32|
|32    |FDPE           |   272|
|33    |FDR            |     1|
|34    |FDRE           | 16634|
|35    |FDS            |     5|
|36    |FDSE           |   260|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:12 ; elapsed = 00:02:20 . Memory (MB): peak = 2356.703 ; gain = 1057.844
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1053 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:26 ; elapsed = 00:02:02 . Memory (MB): peak = 2356.703 ; gain = 1000.297
Synthesis Optimization Complete : Time (s): cpu = 00:02:12 ; elapsed = 00:02:20 . Memory (MB): peak = 2356.703 ; gain = 1057.844
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.608 . Memory (MB): peak = 2366.313 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1135 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[0].u_q/CH[0].u_ch/BUFG_GT_SYNC for BUFG_GT inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[0].u_q/CH[0].u_ch/BUFG_GT_SYNC_1 for BUFG_GT inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[0].u_q/CH[0].u_ch/BUFG_GT_SYNC_2 for BUFG_GT inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[0].u_q/CH[1].u_ch/BUFG_GT_SYNC for BUFG_GT inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[0].u_q/CH[1].u_ch/BUFG_GT_SYNC_1 for BUFG_GT inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[0].u_q/CH[1].u_ch/BUFG_GT_SYNC_2 for BUFG_GT inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[0].u_q/CH[2].u_ch/BUFG_GT_SYNC for BUFG_GT inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[0].u_q/CH[2].u_ch/BUFG_GT_SYNC_1 for BUFG_GT inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[0].u_q/CH[2].u_ch/BUFG_GT_SYNC_2 for BUFG_GT inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[0].u_q/CH[3].u_ch/BUFG_GT_SYNC for BUFG_GT inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[0].u_q/CH[3].u_ch/BUFG_GT_SYNC_1 for BUFG_GT inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/QUAD[0].u_q/CH[3].u_ch/BUFG_GT_SYNC_2 for BUFG_GT inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2440.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 228 instances were transformed.
  (CARRY4) => CARRY8: 11 instances
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 8 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 1 instance 
  FDS => FDSE: 5 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 81 instances
  MULT_AND => LUT2: 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 8 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances
  RAMB36E1 => RAMB36E2: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
173 Infos, 212 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:28 ; elapsed = 00:02:38 . Memory (MB): peak = 2440.957 ; gain = 1367.918
INFO: [Common 17-1381] The checkpoint 'E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.runs/ibert_synth_1/ibert.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ibert, cache-ID = 843d7cbc187a2eba
INFO: [Coretcl 2-1174] Renamed 1994 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/XilinxPrj/AXU5EVB/2020/course_s1_fpga/14_ibert_test/ibert.runs/ibert_synth_1/ibert.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ibert_utilization_synth.rpt -pb ibert_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 17 10:29:56 2020...
