Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Fri May 17 19:08:44 2024
| Host         : BSERVER05 running 64-bit Linux Mint 21.3
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file program_loader_test_timing_summary_routed.rpt -pb program_loader_test_timing_summary_routed.pb -rpx program_loader_test_timing_summary_routed.rpx -warn_on_violation
| Design       : program_loader_test
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   2           
TIMING-20  Warning   Non-clocked latch               35          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (149)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (18)

1. checking no_clock (149)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: btn[0] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: listen_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: pl/done_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pl/position_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pl/position_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: uart_controller/rx_data_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: uart_controller/rx_dv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_controller/tx_rdy_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (18)
-----------------------------
 There are 18 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.312        0.000                      0                   69        0.227        0.000                      0                   69       41.160        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        79.312        0.000                      0                   69        0.227        0.000                      0                   69       41.160        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       79.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.312ns  (required time - arrival time)
  Source:                 uart_controller/tx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/tx_clk_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.990ns  (logic 1.263ns (31.655%)  route 2.727ns (68.345%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 88.175 - 83.330 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.612     5.139    uart_controller/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  uart_controller/tx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.478     5.617 f  uart_controller/tx_clk_count_reg[1]/Q
                         net (fo=6, routed)           0.728     6.345    uart_controller/tx_clk_count_reg[1]
    SLICE_X36Y24         LUT5 (Prop_lut5_I1_O)        0.301     6.646 r  uart_controller/FSM_sequential_tx_state[2]_i_3/O
                         net (fo=3, routed)           1.078     7.724    uart_controller/FSM_sequential_tx_state[2]_i_3_n_0
    SLICE_X34Y25         LUT3 (Prop_lut3_I0_O)        0.152     7.876 r  uart_controller/FSM_sequential_tx_state[2]_i_2/O
                         net (fo=13, routed)          0.921     8.797    uart_controller/FSM_sequential_tx_state[2]_i_2_n_0
    SLICE_X34Y24         LUT3 (Prop_lut3_I2_O)        0.332     9.129 r  uart_controller/tx_clk_count[5]_i_1/O
                         net (fo=1, routed)           0.000     9.129    uart_controller/tx_clk_count[5]
    SLICE_X34Y24         FDRE                                         r  uart_controller/tx_clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.497    88.175    uart_controller/clk_IBUF_BUFG
    SLICE_X34Y24         FDRE                                         r  uart_controller/tx_clk_count_reg[5]/C
                         clock pessimism              0.272    88.447    
                         clock uncertainty           -0.035    88.412    
    SLICE_X34Y24         FDRE (Setup_fdre_C_D)        0.029    88.441    uart_controller/tx_clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         88.441    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                 79.312    

Slack (MET) :             79.321ns  (required time - arrival time)
  Source:                 uart_controller/tx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/FSM_sequential_tx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 1.263ns (31.728%)  route 2.718ns (68.272%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 88.175 - 83.330 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.612     5.139    uart_controller/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  uart_controller/tx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.478     5.617 f  uart_controller/tx_clk_count_reg[1]/Q
                         net (fo=6, routed)           0.728     6.345    uart_controller/tx_clk_count_reg[1]
    SLICE_X36Y24         LUT5 (Prop_lut5_I1_O)        0.301     6.646 r  uart_controller/FSM_sequential_tx_state[2]_i_3/O
                         net (fo=3, routed)           1.078     7.724    uart_controller/FSM_sequential_tx_state[2]_i_3_n_0
    SLICE_X34Y25         LUT3 (Prop_lut3_I0_O)        0.152     7.876 r  uart_controller/FSM_sequential_tx_state[2]_i_2/O
                         net (fo=13, routed)          0.912     8.788    uart_controller/FSM_sequential_tx_state[2]_i_2_n_0
    SLICE_X35Y24         LUT6 (Prop_lut6_I2_O)        0.332     9.120 r  uart_controller/FSM_sequential_tx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.120    uart_controller/FSM_sequential_tx_state[0]_i_1_n_0
    SLICE_X35Y24         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.497    88.175    uart_controller/clk_IBUF_BUFG
    SLICE_X35Y24         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism              0.272    88.447    
                         clock uncertainty           -0.035    88.412    
    SLICE_X35Y24         FDRE (Setup_fdre_C_D)        0.029    88.441    uart_controller/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         88.441    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                 79.321    

Slack (MET) :             79.321ns  (required time - arrival time)
  Source:                 uart_controller/tx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/tx_bit_index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 1.263ns (31.713%)  route 2.720ns (68.287%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 88.175 - 83.330 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.612     5.139    uart_controller/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  uart_controller/tx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.478     5.617 f  uart_controller/tx_clk_count_reg[1]/Q
                         net (fo=6, routed)           0.728     6.345    uart_controller/tx_clk_count_reg[1]
    SLICE_X36Y24         LUT5 (Prop_lut5_I1_O)        0.301     6.646 r  uart_controller/FSM_sequential_tx_state[2]_i_3/O
                         net (fo=3, routed)           1.078     7.724    uart_controller/FSM_sequential_tx_state[2]_i_3_n_0
    SLICE_X34Y25         LUT3 (Prop_lut3_I0_O)        0.152     7.876 r  uart_controller/FSM_sequential_tx_state[2]_i_2/O
                         net (fo=13, routed)          0.914     8.790    uart_controller/FSM_sequential_tx_state[2]_i_2_n_0
    SLICE_X35Y24         LUT6 (Prop_lut6_I1_O)        0.332     9.122 r  uart_controller/tx_bit_index[0]_i_1/O
                         net (fo=1, routed)           0.000     9.122    uart_controller/tx_bit_index[0]_i_1_n_0
    SLICE_X35Y24         FDRE                                         r  uart_controller/tx_bit_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.497    88.175    uart_controller/clk_IBUF_BUFG
    SLICE_X35Y24         FDRE                                         r  uart_controller/tx_bit_index_reg[0]/C
                         clock pessimism              0.272    88.447    
                         clock uncertainty           -0.035    88.412    
    SLICE_X35Y24         FDRE (Setup_fdre_C_D)        0.031    88.443    uart_controller/tx_bit_index_reg[0]
  -------------------------------------------------------------------
                         required time                         88.443    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                 79.321    

Slack (MET) :             79.330ns  (required time - arrival time)
  Source:                 uart_controller/tx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/tx_clk_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 1.291ns (32.131%)  route 2.727ns (67.869%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 88.175 - 83.330 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.612     5.139    uart_controller/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  uart_controller/tx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.478     5.617 f  uart_controller/tx_clk_count_reg[1]/Q
                         net (fo=6, routed)           0.728     6.345    uart_controller/tx_clk_count_reg[1]
    SLICE_X36Y24         LUT5 (Prop_lut5_I1_O)        0.301     6.646 r  uart_controller/FSM_sequential_tx_state[2]_i_3/O
                         net (fo=3, routed)           1.078     7.724    uart_controller/FSM_sequential_tx_state[2]_i_3_n_0
    SLICE_X34Y25         LUT3 (Prop_lut3_I0_O)        0.152     7.876 r  uart_controller/FSM_sequential_tx_state[2]_i_2/O
                         net (fo=13, routed)          0.921     8.797    uart_controller/FSM_sequential_tx_state[2]_i_2_n_0
    SLICE_X34Y24         LUT4 (Prop_lut4_I3_O)        0.360     9.157 r  uart_controller/tx_clk_count[6]_i_3/O
                         net (fo=1, routed)           0.000     9.157    uart_controller/tx_clk_count[6]
    SLICE_X34Y24         FDRE                                         r  uart_controller/tx_clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.497    88.175    uart_controller/clk_IBUF_BUFG
    SLICE_X34Y24         FDRE                                         r  uart_controller/tx_clk_count_reg[6]/C
                         clock pessimism              0.272    88.447    
                         clock uncertainty           -0.035    88.412    
    SLICE_X34Y24         FDRE (Setup_fdre_C_D)        0.075    88.487    uart_controller/tx_clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         88.487    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                 79.330    

Slack (MET) :             79.335ns  (required time - arrival time)
  Source:                 uart_controller/rx_clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/rx_dv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 1.058ns (27.306%)  route 2.817ns (72.694%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 88.180 - 83.330 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.620     5.147    uart_controller/clk_IBUF_BUFG
    SLICE_X39Y28         FDRE                                         r  uart_controller/rx_clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  uart_controller/rx_clk_count_reg[0]/Q
                         net (fo=10, routed)          1.053     6.656    uart_controller/rx_clk_count_reg_n_0_[0]
    SLICE_X37Y28         LUT3 (Prop_lut3_I2_O)        0.152     6.808 r  uart_controller/FSM_onehot_rx_state[4]_i_3/O
                         net (fo=1, routed)           0.436     7.244    uart_controller/FSM_onehot_rx_state[4]_i_3_n_0
    SLICE_X37Y28         LUT5 (Prop_lut5_I2_O)        0.326     7.570 r  uart_controller/FSM_onehot_rx_state[4]_i_2/O
                         net (fo=7, routed)           0.617     8.187    uart_controller/FSM_onehot_rx_state[4]_i_2_n_0
    SLICE_X35Y28         LUT5 (Prop_lut5_I3_O)        0.124     8.311 r  uart_controller/rx_data[7]_i_1/O
                         net (fo=2, routed)           0.710     9.022    uart_controller/rx_dv_0
    SLICE_X35Y28         FDRE                                         r  uart_controller/rx_dv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.502    88.180    uart_controller/clk_IBUF_BUFG
    SLICE_X35Y28         FDRE                                         r  uart_controller/rx_dv_reg/C
                         clock pessimism              0.259    88.439    
                         clock uncertainty           -0.035    88.404    
    SLICE_X35Y28         FDRE (Setup_fdre_C_D)       -0.047    88.357    uart_controller/rx_dv_reg
  -------------------------------------------------------------------
                         required time                         88.357    
                         arrival time                          -9.022    
  -------------------------------------------------------------------
                         slack                                 79.335    

Slack (MET) :             79.366ns  (required time - arrival time)
  Source:                 uart_controller/rx_clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/rx_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 1.058ns (28.708%)  route 2.627ns (71.292%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 88.180 - 83.330 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.620     5.147    uart_controller/clk_IBUF_BUFG
    SLICE_X39Y28         FDRE                                         r  uart_controller/rx_clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  uart_controller/rx_clk_count_reg[0]/Q
                         net (fo=10, routed)          1.053     6.656    uart_controller/rx_clk_count_reg_n_0_[0]
    SLICE_X37Y28         LUT3 (Prop_lut3_I2_O)        0.152     6.808 r  uart_controller/FSM_onehot_rx_state[4]_i_3/O
                         net (fo=1, routed)           0.436     7.244    uart_controller/FSM_onehot_rx_state[4]_i_3_n_0
    SLICE_X37Y28         LUT5 (Prop_lut5_I2_O)        0.326     7.570 r  uart_controller/FSM_onehot_rx_state[4]_i_2/O
                         net (fo=7, routed)           0.617     8.187    uart_controller/FSM_onehot_rx_state[4]_i_2_n_0
    SLICE_X35Y28         LUT5 (Prop_lut5_I3_O)        0.124     8.311 r  uart_controller/rx_data[7]_i_1/O
                         net (fo=2, routed)           0.521     8.832    uart_controller/rx_dv_0
    SLICE_X34Y28         FDRE                                         r  uart_controller/rx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.502    88.180    uart_controller/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  uart_controller/rx_data_reg[7]/C
                         clock pessimism              0.259    88.439    
                         clock uncertainty           -0.035    88.404    
    SLICE_X34Y28         FDRE (Setup_fdre_C_CE)      -0.205    88.199    uart_controller/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         88.199    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                 79.366    

Slack (MET) :             79.400ns  (required time - arrival time)
  Source:                 uart_controller/tx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/tx_clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.263ns (31.767%)  route 2.713ns (68.233%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 88.175 - 83.330 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.612     5.139    uart_controller/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  uart_controller/tx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.478     5.617 f  uart_controller/tx_clk_count_reg[1]/Q
                         net (fo=6, routed)           0.728     6.345    uart_controller/tx_clk_count_reg[1]
    SLICE_X36Y24         LUT5 (Prop_lut5_I1_O)        0.301     6.646 r  uart_controller/FSM_sequential_tx_state[2]_i_3/O
                         net (fo=3, routed)           1.078     7.724    uart_controller/FSM_sequential_tx_state[2]_i_3_n_0
    SLICE_X34Y25         LUT3 (Prop_lut3_I0_O)        0.152     7.876 r  uart_controller/FSM_sequential_tx_state[2]_i_2/O
                         net (fo=13, routed)          0.907     8.783    uart_controller/FSM_sequential_tx_state[2]_i_2_n_0
    SLICE_X36Y24         LUT2 (Prop_lut2_I0_O)        0.332     9.115 r  uart_controller/tx_clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     9.115    uart_controller/tx_clk_count[0]_i_1_n_0
    SLICE_X36Y24         FDRE                                         r  uart_controller/tx_clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.497    88.175    uart_controller/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  uart_controller/tx_clk_count_reg[0]/C
                         clock pessimism              0.294    88.469    
                         clock uncertainty           -0.035    88.434    
    SLICE_X36Y24         FDRE (Setup_fdre_C_D)        0.081    88.515    uart_controller/tx_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         88.515    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                                 79.400    

Slack (MET) :             79.409ns  (required time - arrival time)
  Source:                 uart_controller/tx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/tx_clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 1.291ns (32.244%)  route 2.713ns (67.756%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 88.175 - 83.330 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.612     5.139    uart_controller/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  uart_controller/tx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.478     5.617 f  uart_controller/tx_clk_count_reg[1]/Q
                         net (fo=6, routed)           0.728     6.345    uart_controller/tx_clk_count_reg[1]
    SLICE_X36Y24         LUT5 (Prop_lut5_I1_O)        0.301     6.646 r  uart_controller/FSM_sequential_tx_state[2]_i_3/O
                         net (fo=3, routed)           1.078     7.724    uart_controller/FSM_sequential_tx_state[2]_i_3_n_0
    SLICE_X34Y25         LUT3 (Prop_lut3_I0_O)        0.152     7.876 r  uart_controller/FSM_sequential_tx_state[2]_i_2/O
                         net (fo=13, routed)          0.907     8.783    uart_controller/FSM_sequential_tx_state[2]_i_2_n_0
    SLICE_X36Y24         LUT3 (Prop_lut3_I2_O)        0.360     9.143 r  uart_controller/tx_clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.143    uart_controller/tx_clk_count[1]
    SLICE_X36Y24         FDRE                                         r  uart_controller/tx_clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.497    88.175    uart_controller/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  uart_controller/tx_clk_count_reg[1]/C
                         clock pessimism              0.294    88.469    
                         clock uncertainty           -0.035    88.434    
    SLICE_X36Y24         FDRE (Setup_fdre_C_D)        0.118    88.552    uart_controller/tx_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         88.552    
                         arrival time                          -9.143    
  -------------------------------------------------------------------
                         slack                                 79.409    

Slack (MET) :             79.506ns  (required time - arrival time)
  Source:                 uart_controller/tx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/FSM_sequential_tx_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 1.263ns (33.386%)  route 2.520ns (66.614%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 88.175 - 83.330 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.612     5.139    uart_controller/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  uart_controller/tx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.478     5.617 f  uart_controller/tx_clk_count_reg[1]/Q
                         net (fo=6, routed)           0.728     6.345    uart_controller/tx_clk_count_reg[1]
    SLICE_X36Y24         LUT5 (Prop_lut5_I1_O)        0.301     6.646 r  uart_controller/FSM_sequential_tx_state[2]_i_3/O
                         net (fo=3, routed)           1.078     7.724    uart_controller/FSM_sequential_tx_state[2]_i_3_n_0
    SLICE_X34Y25         LUT3 (Prop_lut3_I0_O)        0.152     7.876 r  uart_controller/FSM_sequential_tx_state[2]_i_2/O
                         net (fo=13, routed)          0.714     8.590    uart_controller/FSM_sequential_tx_state[2]_i_2_n_0
    SLICE_X34Y25         LUT4 (Prop_lut4_I1_O)        0.332     8.922 r  uart_controller/FSM_sequential_tx_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.922    uart_controller/FSM_sequential_tx_state[1]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.497    88.175    uart_controller/clk_IBUF_BUFG
    SLICE_X34Y25         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[1]/C
                         clock pessimism              0.259    88.434    
                         clock uncertainty           -0.035    88.399    
    SLICE_X34Y25         FDRE (Setup_fdre_C_D)        0.029    88.428    uart_controller/FSM_sequential_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         88.428    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                 79.506    

Slack (MET) :             79.524ns  (required time - arrival time)
  Source:                 uart_controller/tx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/FSM_sequential_tx_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 1.291ns (33.876%)  route 2.520ns (66.124%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 88.175 - 83.330 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.612     5.139    uart_controller/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  uart_controller/tx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.478     5.617 r  uart_controller/tx_clk_count_reg[1]/Q
                         net (fo=6, routed)           0.728     6.345    uart_controller/tx_clk_count_reg[1]
    SLICE_X36Y24         LUT5 (Prop_lut5_I1_O)        0.301     6.646 f  uart_controller/FSM_sequential_tx_state[2]_i_3/O
                         net (fo=3, routed)           1.078     7.724    uart_controller/FSM_sequential_tx_state[2]_i_3_n_0
    SLICE_X34Y25         LUT3 (Prop_lut3_I0_O)        0.152     7.876 f  uart_controller/FSM_sequential_tx_state[2]_i_2/O
                         net (fo=13, routed)          0.714     8.590    uart_controller/FSM_sequential_tx_state[2]_i_2_n_0
    SLICE_X34Y25         LUT4 (Prop_lut4_I1_O)        0.360     8.950 r  uart_controller/FSM_sequential_tx_state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.950    uart_controller/FSM_sequential_tx_state[2]_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.497    88.175    uart_controller/clk_IBUF_BUFG
    SLICE_X34Y25         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[2]/C
                         clock pessimism              0.259    88.434    
                         clock uncertainty           -0.035    88.399    
    SLICE_X34Y25         FDRE (Setup_fdre_C_D)        0.075    88.474    uart_controller/FSM_sequential_tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         88.474    
                         arrival time                          -8.950    
  -------------------------------------------------------------------
                         slack                                 79.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 uart_controller/FSM_onehot_rx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/rx_bit_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.754%)  route 0.124ns (37.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.582     1.472    uart_controller/clk_IBUF_BUFG
    SLICE_X36Y28         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  uart_controller/FSM_onehot_rx_state_reg[2]/Q
                         net (fo=8, routed)           0.124     1.760    uart_controller/FSM_onehot_rx_state_reg_n_0_[2]
    SLICE_X35Y28         LUT6 (Prop_lut6_I2_O)        0.045     1.805 r  uart_controller/rx_bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.805    uart_controller/rx_bit_index[2]_i_1_n_0
    SLICE_X35Y28         FDRE                                         r  uart_controller/rx_bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.851     1.985    uart_controller/clk_IBUF_BUFG
    SLICE_X35Y28         FDRE                                         r  uart_controller/rx_bit_index_reg[2]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X35Y28         FDRE (Hold_fdre_C_D)         0.092     1.578    uart_controller/rx_bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 uart_controller/tx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/tx_clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.247ns (65.904%)  route 0.128ns (34.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.579     1.469    uart_controller/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  uart_controller/tx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.148     1.617 r  uart_controller/tx_clk_count_reg[1]/Q
                         net (fo=6, routed)           0.128     1.745    uart_controller/tx_clk_count_reg[1]
    SLICE_X36Y24         LUT6 (Prop_lut6_I2_O)        0.099     1.844 r  uart_controller/tx_clk_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.844    uart_controller/tx_clk_count[4]
    SLICE_X36Y24         FDRE                                         r  uart_controller/tx_clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.847     1.981    uart_controller/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  uart_controller/tx_clk_count_reg[4]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X36Y24         FDRE (Hold_fdre_C_D)         0.121     1.590    uart_controller/tx_clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 uart_controller/tx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/tx_clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.251ns (64.726%)  route 0.137ns (35.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.579     1.469    uart_controller/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  uart_controller/tx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.148     1.617 r  uart_controller/tx_clk_count_reg[1]/Q
                         net (fo=6, routed)           0.137     1.754    uart_controller/tx_clk_count_reg[1]
    SLICE_X36Y24         LUT5 (Prop_lut5_I3_O)        0.103     1.857 r  uart_controller/tx_clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.857    uart_controller/tx_clk_count[3]
    SLICE_X36Y24         FDRE                                         r  uart_controller/tx_clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.847     1.981    uart_controller/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  uart_controller/tx_clk_count_reg[3]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X36Y24         FDRE (Hold_fdre_C_D)         0.131     1.600    uart_controller/tx_clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 uart_controller/tx_clk_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/tx_clk_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.579     1.469    uart_controller/clk_IBUF_BUFG
    SLICE_X34Y24         FDRE                                         r  uart_controller/tx_clk_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  uart_controller/tx_clk_count_reg[5]/Q
                         net (fo=5, routed)           0.185     1.795    uart_controller/tx_clk_count_reg[5]
    SLICE_X34Y24         LUT4 (Prop_lut4_I1_O)        0.042     1.837 r  uart_controller/tx_clk_count[6]_i_3/O
                         net (fo=1, routed)           0.000     1.837    uart_controller/tx_clk_count[6]
    SLICE_X34Y24         FDRE                                         r  uart_controller/tx_clk_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.847     1.981    uart_controller/clk_IBUF_BUFG
    SLICE_X34Y24         FDRE                                         r  uart_controller/tx_clk_count_reg[6]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X34Y24         FDRE (Hold_fdre_C_D)         0.107     1.576    uart_controller/tx_clk_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart_controller/tx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/tx_clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.247ns (64.358%)  route 0.137ns (35.642%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.579     1.469    uart_controller/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  uart_controller/tx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.148     1.617 r  uart_controller/tx_clk_count_reg[1]/Q
                         net (fo=6, routed)           0.137     1.754    uart_controller/tx_clk_count_reg[1]
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.099     1.853 r  uart_controller/tx_clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.853    uart_controller/tx_clk_count[2]
    SLICE_X36Y24         FDRE                                         r  uart_controller/tx_clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.847     1.981    uart_controller/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  uart_controller/tx_clk_count_reg[2]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X36Y24         FDRE (Hold_fdre_C_D)         0.121     1.590    uart_controller/tx_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 uart_controller/FSM_sequential_tx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/tx_bit_index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.227ns (57.085%)  route 0.171ns (42.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.579     1.469    uart_controller/clk_IBUF_BUFG
    SLICE_X34Y25         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  uart_controller/FSM_sequential_tx_state_reg[2]/Q
                         net (fo=11, routed)          0.171     1.767    uart_controller/tx_state[2]
    SLICE_X35Y24         LUT6 (Prop_lut6_I3_O)        0.099     1.866 r  uart_controller/tx_bit_index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.866    uart_controller/tx_bit_index[0]_i_1_n_0
    SLICE_X35Y24         FDRE                                         r  uart_controller/tx_bit_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.847     1.981    uart_controller/clk_IBUF_BUFG
    SLICE_X35Y24         FDRE                                         r  uart_controller/tx_bit_index_reg[0]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X35Y24         FDRE (Hold_fdre_C_D)         0.092     1.595    uart_controller/tx_bit_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 uart_controller/FSM_onehot_rx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/FSM_onehot_rx_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.167%)  route 0.184ns (46.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.582     1.472    uart_controller/clk_IBUF_BUFG
    SLICE_X36Y28         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  uart_controller/FSM_onehot_rx_state_reg[2]/Q
                         net (fo=8, routed)           0.184     1.820    uart_controller/FSM_onehot_rx_state_reg_n_0_[2]
    SLICE_X36Y28         LUT6 (Prop_lut6_I2_O)        0.045     1.865 r  uart_controller/FSM_onehot_rx_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.865    uart_controller/FSM_onehot_rx_state[2]_i_1_n_0
    SLICE_X36Y28         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.851     1.985    uart_controller/clk_IBUF_BUFG
    SLICE_X36Y28         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[2]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X36Y28         FDRE (Hold_fdre_C_D)         0.121     1.593    uart_controller/FSM_onehot_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 uart_controller/FSM_sequential_tx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/FSM_sequential_tx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.227ns (56.941%)  route 0.172ns (43.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.579     1.469    uart_controller/clk_IBUF_BUFG
    SLICE_X34Y25         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.128     1.597 f  uart_controller/FSM_sequential_tx_state_reg[2]/Q
                         net (fo=11, routed)          0.172     1.768    uart_controller/tx_state[2]
    SLICE_X35Y24         LUT6 (Prop_lut6_I5_O)        0.099     1.867 r  uart_controller/FSM_sequential_tx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.867    uart_controller/FSM_sequential_tx_state[0]_i_1_n_0
    SLICE_X35Y24         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.847     1.981    uart_controller/clk_IBUF_BUFG
    SLICE_X35Y24         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X35Y24         FDRE (Hold_fdre_C_D)         0.091     1.594    uart_controller/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 uart_controller/rx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/rx_clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.582     1.472    uart_controller/clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  uart_controller/rx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  uart_controller/rx_clk_count_reg[1]/Q
                         net (fo=9, routed)           0.180     1.793    uart_controller/rx_clk_count_reg_n_0_[1]
    SLICE_X37Y28         LUT3 (Prop_lut3_I1_O)        0.045     1.838 r  uart_controller/rx_clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.838    uart_controller/rx_clk_count[1]_i_1_n_0
    SLICE_X37Y28         FDRE                                         r  uart_controller/rx_clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.851     1.985    uart_controller/clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  uart_controller/rx_clk_count_reg[1]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X37Y28         FDRE (Hold_fdre_C_D)         0.091     1.563    uart_controller/rx_clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 uart_controller/tx_clk_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/tx_clk_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.579     1.469    uart_controller/clk_IBUF_BUFG
    SLICE_X34Y24         FDRE                                         r  uart_controller/tx_clk_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  uart_controller/tx_clk_count_reg[5]/Q
                         net (fo=5, routed)           0.185     1.795    uart_controller/tx_clk_count_reg[5]
    SLICE_X34Y24         LUT3 (Prop_lut3_I0_O)        0.045     1.840 r  uart_controller/tx_clk_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.840    uart_controller/tx_clk_count[5]
    SLICE_X34Y24         FDRE                                         r  uart_controller/tx_clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.847     1.981    uart_controller/clk_IBUF_BUFG
    SLICE_X34Y24         FDRE                                         r  uart_controller/tx_clk_count_reg[5]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X34Y24         FDRE (Hold_fdre_C_D)         0.091     1.560    uart_controller/tx_clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X36Y28   uart_controller/FSM_onehot_rx_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X36Y28   uart_controller/FSM_onehot_rx_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X36Y28   uart_controller/FSM_onehot_rx_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X35Y28   uart_controller/FSM_onehot_rx_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X36Y28   uart_controller/FSM_onehot_rx_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X35Y24   uart_controller/FSM_sequential_tx_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X34Y25   uart_controller/FSM_sequential_tx_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X34Y25   uart_controller/FSM_sequential_tx_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X35Y28   uart_controller/rx_bit_index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X36Y28   uart_controller/FSM_onehot_rx_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X36Y28   uart_controller/FSM_onehot_rx_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X36Y28   uart_controller/FSM_onehot_rx_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X36Y28   uart_controller/FSM_onehot_rx_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X36Y28   uart_controller/FSM_onehot_rx_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X36Y28   uart_controller/FSM_onehot_rx_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X35Y28   uart_controller/FSM_onehot_rx_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X35Y28   uart_controller/FSM_onehot_rx_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X36Y28   uart_controller/FSM_onehot_rx_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X36Y28   uart_controller/FSM_onehot_rx_state_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X36Y28   uart_controller/FSM_onehot_rx_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X36Y28   uart_controller/FSM_onehot_rx_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X36Y28   uart_controller/FSM_onehot_rx_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X36Y28   uart_controller/FSM_onehot_rx_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X36Y28   uart_controller/FSM_onehot_rx_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X36Y28   uart_controller/FSM_onehot_rx_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X35Y28   uart_controller/FSM_onehot_rx_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X35Y28   uart_controller/FSM_onehot_rx_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X36Y28   uart_controller/FSM_onehot_rx_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X36Y28   uart_controller/FSM_onehot_rx_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pl/test_led_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            ja[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.935ns  (logic 4.082ns (68.771%)  route 1.854ns (31.229%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         LDCE                         0.000     0.000 r  pl/test_led_reg[6]/G
    SLICE_X37Y24         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  pl/test_led_reg[6]/Q
                         net (fo=1, routed)           1.854     2.413    ja_OBUF[6]
    G1                   OBUF (Prop_obuf_I_O)         3.523     5.935 r  ja_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.935    ja[6]
    G1                                                                r  ja[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/test_led_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            ja[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.891ns  (logic 4.091ns (69.457%)  route 1.799ns (30.543%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         LDCE                         0.000     0.000 r  pl/test_led_reg[3]/G
    SLICE_X39Y26         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  pl/test_led_reg[3]/Q
                         net (fo=1, routed)           1.799     2.358    ja_OBUF[3]
    F3                   OBUF (Prop_obuf_I_O)         3.532     5.891 r  ja_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.891    ja[3]
    F3                                                                r  ja[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/test_led_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            ja[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.887ns  (logic 4.078ns (69.266%)  route 1.809ns (30.734%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         LDCE                         0.000     0.000 r  pl/test_led_reg[5]/G
    SLICE_X39Y25         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  pl/test_led_reg[5]/Q
                         net (fo=1, routed)           1.809     2.368    ja_OBUF[5]
    H1                   OBUF (Prop_obuf_I_O)         3.519     5.887 r  ja_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.887    ja[5]
    H1                                                                r  ja[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/test_led_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            ja[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.884ns  (logic 4.077ns (69.289%)  route 1.807ns (30.711%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         LDCE                         0.000     0.000 r  pl/test_led_reg[4]/G
    SLICE_X39Y24         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  pl/test_led_reg[4]/Q
                         net (fo=1, routed)           1.807     2.366    ja_OBUF[4]
    H3                   OBUF (Prop_obuf_I_O)         3.518     5.884 r  ja_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.884    ja[4]
    H3                                                                r  ja[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/test_led_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ja[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.874ns  (logic 4.070ns (69.290%)  route 1.804ns (30.710%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         LDCE                         0.000     0.000 r  pl/test_led_reg[0]/G
    SLICE_X39Y24         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  pl/test_led_reg[0]/Q
                         net (fo=1, routed)           1.804     2.363    ja_OBUF[0]
    J2                   OBUF (Prop_obuf_I_O)         3.511     5.874 r  ja_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.874    ja[0]
    J2                                                                r  ja[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/test_led_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ja[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.790ns  (logic 4.073ns (70.349%)  route 1.717ns (29.651%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         LDCE                         0.000     0.000 r  pl/test_led_reg[1]/G
    SLICE_X39Y24         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  pl/test_led_reg[1]/Q
                         net (fo=1, routed)           1.717     2.276    ja_OBUF[1]
    H2                   OBUF (Prop_obuf_I_O)         3.514     5.790 r  ja_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.790    ja[1]
    H2                                                                r  ja[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/test_led_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            ja[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.732ns  (logic 4.072ns (71.048%)  route 1.659ns (28.952%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         LDCE                         0.000     0.000 r  pl/test_led_reg[2]/G
    SLICE_X39Y24         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  pl/test_led_reg[2]/Q
                         net (fo=1, routed)           1.659     2.218    ja_OBUF[2]
    H4                   OBUF (Prop_obuf_I_O)         3.513     5.732 r  ja_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.732    ja[2]
    H4                                                                r  ja[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            listen_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.721ns  (logic 1.588ns (42.663%)  route 2.134ns (57.337%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  listen_reg_i_2/O
                         net (fo=1, routed)           1.790     3.253    uart_controller/listen_reg
    SLICE_X36Y27         LUT3 (Prop_lut3_I0_O)        0.124     3.377 r  uart_controller/listen_reg_i_1/O
                         net (fo=2, routed)           0.344     3.721    uart_controller_n_3
    SLICE_X36Y29         LDCE                                         r  listen_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/checksum_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            pl/checksum_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.034ns  (logic 0.867ns (28.572%)  route 2.167ns (71.428%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         LDCE                         0.000     0.000 r  pl/checksum_reg[3]/G
    SLICE_X36Y27         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  pl/checksum_reg[3]/Q
                         net (fo=5, routed)           1.059     1.684    pl/checksum[3]
    SLICE_X37Y27         LUT6 (Prop_lut6_I1_O)        0.124     1.808 r  pl/checksum_reg[7]_i_2/O
                         net (fo=2, routed)           0.575     2.384    pl/checksum_reg[7]_i_2_n_0
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.118     2.502 r  pl/checksum_reg[7]_i_1/O
                         net (fo=1, routed)           0.533     3.034    pl/checksum_reg[7]_i_1_n_0
    SLICE_X37Y24         LDCE                                         r  pl/checksum_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/checksum_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            pl/checksum_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.508ns  (logic 0.873ns (34.814%)  route 1.635ns (65.186%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         LDCE                         0.000     0.000 r  pl/checksum_reg[3]/G
    SLICE_X36Y27         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  pl/checksum_reg[3]/Q
                         net (fo=5, routed)           1.059     1.684    pl/checksum[3]
    SLICE_X37Y27         LUT6 (Prop_lut6_I1_O)        0.124     1.808 r  pl/checksum_reg[7]_i_2/O
                         net (fo=2, routed)           0.575     2.384    pl/checksum_reg[7]_i_2_n_0
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.124     2.508 r  pl/checksum_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.508    pl/checksum_reg[6]_i_1_n_0
    SLICE_X37Y24         LDCE                                         r  pl/checksum_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pl/address_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            pl/test_led_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.158ns (54.995%)  route 0.129ns (45.005%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         LDCE                         0.000     0.000 r  pl/address_reg[6]/G
    SLICE_X38Y24         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  pl/address_reg[6]/Q
                         net (fo=2, routed)           0.129     0.287    pl/address[6]
    SLICE_X37Y24         LDCE                                         r  pl/test_led_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/checksum_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            pl/tx_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.158ns (53.346%)  route 0.138ns (46.654%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         LDCE                         0.000     0.000 r  pl/checksum_reg[2]/G
    SLICE_X39Y26         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  pl/checksum_reg[2]/Q
                         net (fo=6, routed)           0.138     0.296    pl/checksum[2]
    SLICE_X36Y26         LDCE                                         r  pl/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/checksum_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            pl/tx_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.158ns (51.384%)  route 0.149ns (48.616%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         LDCE                         0.000     0.000 r  pl/checksum_reg[0]/G
    SLICE_X39Y26         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  pl/checksum_reg[0]/Q
                         net (fo=8, routed)           0.149     0.307    pl/checksum[0]
    SLICE_X36Y26         LDCE                                         r  pl/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/checksum_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            pl/tx_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.158ns (50.148%)  route 0.157ns (49.852%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         LDCE                         0.000     0.000 r  pl/checksum_reg[6]/G
    SLICE_X37Y24         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  pl/checksum_reg[6]/Q
                         net (fo=3, routed)           0.157     0.315    pl/checksum[6]
    SLICE_X37Y26         LDCE                                         r  pl/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/address_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            pl/test_led_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.158ns (48.923%)  route 0.165ns (51.077%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         LDCE                         0.000     0.000 r  pl/address_reg[1]/G
    SLICE_X38Y25         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  pl/address_reg[1]/Q
                         net (fo=7, routed)           0.165     0.323    pl/address[1]
    SLICE_X39Y24         LDCE                                         r  pl/test_led_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/address_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            pl/test_led_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.158ns (44.896%)  route 0.194ns (55.104%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         LDCE                         0.000     0.000 r  pl/address_reg[0]/G
    SLICE_X38Y26         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  pl/address_reg[0]/Q
                         net (fo=8, routed)           0.194     0.352    pl/address[0]
    SLICE_X39Y24         LDCE                                         r  pl/test_led_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/checksum_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            pl/checksum_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.203ns (54.672%)  route 0.168ns (45.328%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         LDCE                         0.000     0.000 r  pl/checksum_reg[6]/G
    SLICE_X37Y24         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  pl/checksum_reg[6]/Q
                         net (fo=3, routed)           0.168     0.326    pl/checksum[6]
    SLICE_X37Y24         LUT2 (Prop_lut2_I1_O)        0.045     0.371 r  pl/checksum_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.371    pl/checksum_reg[6]_i_1_n_0
    SLICE_X37Y24         LDCE                                         r  pl/checksum_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/checksum_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            pl/tx_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.178ns (47.158%)  route 0.199ns (52.842%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         LDCE                         0.000     0.000 r  pl/checksum_reg[4]/G
    SLICE_X36Y27         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  pl/checksum_reg[4]/Q
                         net (fo=4, routed)           0.199     0.377    pl/checksum[4]
    SLICE_X37Y27         LDCE                                         r  pl/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/address_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            pl/address_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.200ns (51.984%)  route 0.185ns (48.016%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         LDCE                         0.000     0.000 r  pl/address_reg[4]/G
    SLICE_X38Y24         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  pl/address_reg[4]/Q
                         net (fo=4, routed)           0.185     0.343    pl/address[4]
    SLICE_X38Y24         LUT5 (Prop_lut5_I4_O)        0.042     0.385 r  pl/address_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.385    pl/address_reg[4]_i_1_n_0
    SLICE_X38Y24         LDCE                                         r  pl/address_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/address_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            pl/test_led_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.158ns (40.957%)  route 0.228ns (59.043%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         LDCE                         0.000     0.000 r  pl/address_reg[2]/G
    SLICE_X38Y26         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  pl/address_reg[2]/Q
                         net (fo=6, routed)           0.228     0.386    pl/address[2]
    SLICE_X39Y24         LDCE                                         r  pl/test_led_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_controller/tx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.357ns  (logic 3.972ns (53.986%)  route 3.385ns (46.014%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.612     5.139    uart_controller/clk_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  uart_controller/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  uart_controller/tx_reg/Q
                         net (fo=1, routed)           3.385     8.980    uart_tx_OBUF
    L12                  OBUF (Prop_obuf_I_O)         3.516    12.496 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.496    uart_tx
    L12                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_controller/rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pl/done_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.390ns  (logic 0.746ns (31.214%)  route 1.644ns (68.786%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.618     5.145    uart_controller/clk_IBUF_BUFG
    SLICE_X35Y28         FDRE                                         r  uart_controller/rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  uart_controller/rx_dv_reg/Q
                         net (fo=5, routed)           0.978     6.542    uart_controller/rx_dv
    SLICE_X38Y27         LUT4 (Prop_lut4_I0_O)        0.327     6.869 r  uart_controller/done_reg_i_1/O
                         net (fo=9, routed)           0.666     7.535    pl/E[0]
    SLICE_X38Y28         LDCE                                         r  pl/done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_controller/tx_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            listen_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.795ns  (logic 0.718ns (39.993%)  route 1.077ns (60.007%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.612     5.139    uart_controller/clk_IBUF_BUFG
    SLICE_X35Y24         FDRE                                         r  uart_controller/tx_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.419     5.558 r  uart_controller/tx_rdy_reg/Q
                         net (fo=1, routed)           0.733     6.291    uart_controller/uart_ready
    SLICE_X36Y27         LUT3 (Prop_lut3_I2_O)        0.299     6.590 r  uart_controller/listen_reg_i_1/O
                         net (fo=2, routed)           0.344     6.934    uart_controller_n_3
    SLICE_X36Y29         LDCE                                         r  listen_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_controller/rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pl/tx_dv_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.771ns  (logic 0.714ns (40.307%)  route 1.057ns (59.693%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.618     5.145    uart_controller/clk_IBUF_BUFG
    SLICE_X35Y28         FDRE                                         r  uart_controller/rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  uart_controller/rx_dv_reg/Q
                         net (fo=5, routed)           0.573     6.137    uart_controller/rx_dv
    SLICE_X38Y27         LUT1 (Prop_lut1_I0_O)        0.295     6.432 f  uart_controller/tx_dv_reg_i_2/O
                         net (fo=1, routed)           0.484     6.916    pl/tx_reg_0
    SLICE_X35Y27         LDCE                                         f  pl/tx_dv_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_controller/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pl/tx_dv_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.800ns  (logic 0.456ns (56.967%)  route 0.344ns (43.033%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.618     5.145    uart_controller/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  uart_controller/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  uart_controller/rx_data_reg[7]/Q
                         net (fo=5, routed)           0.344     5.945    pl/rx_data[0]
    SLICE_X35Y27         LDCE                                         r  pl/tx_dv_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_controller/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pl/tx_dv_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.317%)  route 0.123ns (46.683%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.582     1.472    uart_controller/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  uart_controller/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  uart_controller/rx_data_reg[7]/Q
                         net (fo=5, routed)           0.123     1.736    pl/rx_data[0]
    SLICE_X35Y27         LDCE                                         r  pl/tx_dv_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_controller/rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pl/tx_dv_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.615ns  (logic 0.233ns (37.862%)  route 0.382ns (62.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.582     1.472    uart_controller/clk_IBUF_BUFG
    SLICE_X35Y28         FDRE                                         r  uart_controller/rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.128     1.600 r  uart_controller/rx_dv_reg/Q
                         net (fo=5, routed)           0.214     1.814    uart_controller/rx_dv
    SLICE_X38Y27         LUT1 (Prop_lut1_I0_O)        0.105     1.919 f  uart_controller/tx_dv_reg_i_2/O
                         net (fo=1, routed)           0.168     2.087    pl/tx_reg_0
    SLICE_X35Y27         LDCE                                         f  pl/tx_dv_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_controller/tx_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            listen_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.636ns  (logic 0.227ns (35.675%)  route 0.409ns (64.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.579     1.469    uart_controller/clk_IBUF_BUFG
    SLICE_X35Y24         FDRE                                         r  uart_controller/tx_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  uart_controller/tx_rdy_reg/Q
                         net (fo=1, routed)           0.281     1.878    uart_controller/uart_ready
    SLICE_X36Y27         LUT3 (Prop_lut3_I2_O)        0.099     1.977 r  uart_controller/listen_reg_i_1/O
                         net (fo=2, routed)           0.128     2.105    uart_controller_n_3
    SLICE_X36Y29         LDCE                                         r  listen_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_controller/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pl/done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.796ns  (logic 0.184ns (23.129%)  route 0.612ns (76.871%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.582     1.472    uart_controller/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  uart_controller/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  uart_controller/rx_data_reg[7]/Q
                         net (fo=5, routed)           0.346     1.959    uart_controller/rx_data[0]
    SLICE_X38Y27         LUT4 (Prop_lut4_I3_O)        0.043     2.002 r  uart_controller/done_reg_i_1/O
                         net (fo=9, routed)           0.266     2.267    pl/E[0]
    SLICE_X38Y28         LDCE                                         r  pl/done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_controller/tx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.614ns  (logic 1.358ns (51.941%)  route 1.256ns (48.059%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.579     1.469    uart_controller/clk_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  uart_controller/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  uart_controller/tx_reg/Q
                         net (fo=1, routed)           1.256     2.866    uart_tx_OBUF
    L12                  OBUF (Prop_obuf_I_O)         1.217     4.083 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.083    uart_tx
    L12                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_controller/FSM_onehot_rx_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.673ns  (logic 1.576ns (33.736%)  route 3.096ns (66.264%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_IBUF_inst/O
                         net (fo=4, routed)           3.096     4.549    uart_controller/uart_rx_IBUF
    SLICE_X36Y28         LUT6 (Prop_lut6_I3_O)        0.124     4.673 r  uart_controller/FSM_onehot_rx_state[2]_i_1/O
                         net (fo=1, routed)           0.000     4.673    uart_controller/FSM_onehot_rx_state[2]_i_1_n_0
    SLICE_X36Y28         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.502     4.850    uart_controller/clk_IBUF_BUFG
    SLICE_X36Y28         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[2]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_controller/FSM_onehot_rx_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.548ns  (logic 1.600ns (35.191%)  route 2.947ns (64.809%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  uart_rx_IBUF_inst/O
                         net (fo=4, routed)           2.947     4.400    uart_controller/uart_rx_IBUF
    SLICE_X36Y28         LUT4 (Prop_lut4_I2_O)        0.148     4.548 r  uart_controller/FSM_onehot_rx_state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.548    uart_controller/FSM_onehot_rx_state[1]_i_1_n_0
    SLICE_X36Y28         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.502     4.850    uart_controller/clk_IBUF_BUFG
    SLICE_X36Y28         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[1]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_controller/FSM_onehot_rx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.524ns  (logic 1.576ns (34.847%)  route 2.947ns (65.153%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=4, routed)           2.947     4.400    uart_controller/uart_rx_IBUF
    SLICE_X36Y28         LUT5 (Prop_lut5_I4_O)        0.124     4.524 r  uart_controller/FSM_onehot_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.524    uart_controller/FSM_onehot_rx_state[0]_i_1_n_0
    SLICE_X36Y28         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.502     4.850    uart_controller/clk_IBUF_BUFG
    SLICE_X36Y28         FDRE                                         r  uart_controller/FSM_onehot_rx_state_reg[0]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_controller/rx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.058ns  (logic 1.452ns (35.790%)  route 2.606ns (64.210%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=4, routed)           2.606     4.058    uart_controller/uart_rx_IBUF
    SLICE_X34Y28         FDRE                                         r  uart_controller/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.502     4.850    uart_controller/clk_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  uart_controller/rx_data_reg[7]/C

Slack:                    inf
  Source:                 pl/tx_dv_reg/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.250ns  (logic 0.907ns (40.309%)  route 1.343ns (59.691%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         LDCE                         0.000     0.000 r  pl/tx_dv_reg/G
    SLICE_X35Y27         LDCE (EnToQ_ldce_G_Q)        0.783     0.783 f  pl/tx_dv_reg/Q
                         net (fo=4, routed)           0.775     1.558    uart_controller/tx_dv
    SLICE_X34Y24         LUT4 (Prop_lut4_I2_O)        0.124     1.682 r  uart_controller/tx_rdy_i_1/O
                         net (fo=1, routed)           0.568     2.250    uart_controller/tx_rdy
    SLICE_X35Y24         FDRE                                         r  uart_controller/tx_rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.497     4.845    uart_controller/clk_IBUF_BUFG
    SLICE_X35Y24         FDRE                                         r  uart_controller/tx_rdy_reg/C

Slack:                    inf
  Source:                 pl/tx_dv_reg/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/FSM_sequential_tx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.905ns  (logic 0.907ns (47.612%)  route 0.998ns (52.388%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         LDCE                         0.000     0.000 r  pl/tx_dv_reg/G
    SLICE_X35Y27         LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  pl/tx_dv_reg/Q
                         net (fo=4, routed)           0.998     1.781    uart_controller/tx_dv
    SLICE_X35Y24         LUT6 (Prop_lut6_I0_O)        0.124     1.905 r  uart_controller/FSM_sequential_tx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.905    uart_controller/FSM_sequential_tx_state[0]_i_1_n_0
    SLICE_X35Y24         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.497     4.845    uart_controller/clk_IBUF_BUFG
    SLICE_X35Y24         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[0]/C

Slack:                    inf
  Source:                 pl/tx_dv_reg/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.674ns  (logic 0.902ns (53.872%)  route 0.772ns (46.128%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         LDCE                         0.000     0.000 r  pl/tx_dv_reg/G
    SLICE_X35Y27         LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  pl/tx_dv_reg/Q
                         net (fo=4, routed)           0.429     1.212    uart_controller/tx_dv
    SLICE_X35Y25         LUT4 (Prop_lut4_I2_O)        0.119     1.331 r  uart_controller/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.344     1.674    uart_controller/tx_data
    SLICE_X34Y26         FDRE                                         r  uart_controller/tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.499     4.847    uart_controller/clk_IBUF_BUFG
    SLICE_X34Y26         FDRE                                         r  uart_controller/tx_data_reg[0]/C

Slack:                    inf
  Source:                 pl/tx_dv_reg/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.674ns  (logic 0.902ns (53.872%)  route 0.772ns (46.128%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         LDCE                         0.000     0.000 r  pl/tx_dv_reg/G
    SLICE_X35Y27         LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  pl/tx_dv_reg/Q
                         net (fo=4, routed)           0.429     1.212    uart_controller/tx_dv
    SLICE_X35Y25         LUT4 (Prop_lut4_I2_O)        0.119     1.331 r  uart_controller/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.344     1.674    uart_controller/tx_data
    SLICE_X34Y26         FDRE                                         r  uart_controller/tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.499     4.847    uart_controller/clk_IBUF_BUFG
    SLICE_X34Y26         FDRE                                         r  uart_controller/tx_data_reg[1]/C

Slack:                    inf
  Source:                 pl/tx_dv_reg/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.674ns  (logic 0.902ns (53.872%)  route 0.772ns (46.128%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         LDCE                         0.000     0.000 r  pl/tx_dv_reg/G
    SLICE_X35Y27         LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  pl/tx_dv_reg/Q
                         net (fo=4, routed)           0.429     1.212    uart_controller/tx_dv
    SLICE_X35Y25         LUT4 (Prop_lut4_I2_O)        0.119     1.331 r  uart_controller/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.344     1.674    uart_controller/tx_data
    SLICE_X34Y26         FDRE                                         r  uart_controller/tx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.499     4.847    uart_controller/clk_IBUF_BUFG
    SLICE_X34Y26         FDRE                                         r  uart_controller/tx_data_reg[2]/C

Slack:                    inf
  Source:                 pl/tx_dv_reg/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.674ns  (logic 0.902ns (53.872%)  route 0.772ns (46.128%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         LDCE                         0.000     0.000 r  pl/tx_dv_reg/G
    SLICE_X35Y27         LDCE (EnToQ_ldce_G_Q)        0.783     0.783 r  pl/tx_dv_reg/Q
                         net (fo=4, routed)           0.429     1.212    uart_controller/tx_dv
    SLICE_X35Y25         LUT4 (Prop_lut4_I2_O)        0.119     1.331 r  uart_controller/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.344     1.674    uart_controller/tx_data
    SLICE_X34Y26         FDRE                                         r  uart_controller/tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.499     4.847    uart_controller/clk_IBUF_BUFG
    SLICE_X34Y26         FDRE                                         r  uart_controller/tx_data_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pl/tx_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.225ns (68.609%)  route 0.103ns (31.391%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         LDCE                         0.000     0.000 r  pl/tx_data_reg[3]/G
    SLICE_X37Y27         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  pl/tx_data_reg[3]/Q
                         net (fo=1, routed)           0.103     0.328    uart_controller/D[3]
    SLICE_X34Y26         FDRE                                         r  uart_controller/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.848     1.982    uart_controller/clk_IBUF_BUFG
    SLICE_X34Y26         FDRE                                         r  uart_controller/tx_data_reg[3]/C

Slack:                    inf
  Source:                 pl/tx_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.245ns (70.808%)  route 0.101ns (29.192%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         LDCE                         0.000     0.000 r  pl/tx_data_reg[2]/G
    SLICE_X36Y26         LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  pl/tx_data_reg[2]/Q
                         net (fo=1, routed)           0.101     0.346    uart_controller/D[2]
    SLICE_X34Y26         FDRE                                         r  uart_controller/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.848     1.982    uart_controller/clk_IBUF_BUFG
    SLICE_X34Y26         FDRE                                         r  uart_controller/tx_data_reg[2]/C

Slack:                    inf
  Source:                 pl/tx_data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.245ns (70.808%)  route 0.101ns (29.192%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         LDCE                         0.000     0.000 r  pl/tx_data_reg[7]/G
    SLICE_X36Y26         LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  pl/tx_data_reg[7]/Q
                         net (fo=1, routed)           0.101     0.346    uart_controller/D[7]
    SLICE_X35Y26         FDRE                                         r  uart_controller/tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.848     1.982    uart_controller/clk_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  uart_controller/tx_data_reg[7]/C

Slack:                    inf
  Source:                 pl/tx_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.245ns (69.629%)  route 0.107ns (30.371%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         LDCE                         0.000     0.000 r  pl/tx_data_reg[0]/G
    SLICE_X36Y26         LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  pl/tx_data_reg[0]/Q
                         net (fo=1, routed)           0.107     0.352    uart_controller/D[0]
    SLICE_X34Y26         FDRE                                         r  uart_controller/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.848     1.982    uart_controller/clk_IBUF_BUFG
    SLICE_X34Y26         FDRE                                         r  uart_controller/tx_data_reg[0]/C

Slack:                    inf
  Source:                 pl/tx_data_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.379ns  (logic 0.225ns (59.385%)  route 0.154ns (40.615%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         LDCE                         0.000     0.000 r  pl/tx_data_reg[4]/G
    SLICE_X37Y27         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  pl/tx_data_reg[4]/Q
                         net (fo=1, routed)           0.154     0.379    uart_controller/D[4]
    SLICE_X35Y26         FDRE                                         r  uart_controller/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.848     1.982    uart_controller/clk_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  uart_controller/tx_data_reg[4]/C

Slack:                    inf
  Source:                 pl/tx_data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.379ns  (logic 0.225ns (59.385%)  route 0.154ns (40.615%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         LDCE                         0.000     0.000 r  pl/tx_data_reg[5]/G
    SLICE_X37Y27         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  pl/tx_data_reg[5]/Q
                         net (fo=1, routed)           0.154     0.379    uart_controller/D[5]
    SLICE_X35Y26         FDRE                                         r  uart_controller/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.848     1.982    uart_controller/clk_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  uart_controller/tx_data_reg[5]/C

Slack:                    inf
  Source:                 pl/tx_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.245ns (61.536%)  route 0.153ns (38.464%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         LDCE                         0.000     0.000 r  pl/tx_data_reg[1]/G
    SLICE_X36Y26         LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  pl/tx_data_reg[1]/Q
                         net (fo=1, routed)           0.153     0.398    uart_controller/D[1]
    SLICE_X34Y26         FDRE                                         r  uart_controller/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.848     1.982    uart_controller/clk_IBUF_BUFG
    SLICE_X34Y26         FDRE                                         r  uart_controller/tx_data_reg[1]/C

Slack:                    inf
  Source:                 pl/tx_data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.438ns  (logic 0.225ns (51.398%)  route 0.213ns (48.602%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         LDCE                         0.000     0.000 r  pl/tx_data_reg[6]/G
    SLICE_X37Y26         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  pl/tx_data_reg[6]/Q
                         net (fo=1, routed)           0.213     0.438    uart_controller/D[6]
    SLICE_X35Y26         FDRE                                         r  uart_controller/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.848     1.982    uart_controller/clk_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  uart_controller/tx_data_reg[6]/C

Slack:                    inf
  Source:                 pl/tx_dv_reg/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.491ns  (logic 0.276ns (56.246%)  route 0.215ns (43.754%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         LDCE                         0.000     0.000 r  pl/tx_dv_reg/G
    SLICE_X35Y27         LDCE (EnToQ_ldce_G_Q)        0.231     0.231 f  pl/tx_dv_reg/Q
                         net (fo=4, routed)           0.215     0.446    uart_controller/tx_dv
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.045     0.491 r  uart_controller/tx_i_2/O
                         net (fo=1, routed)           0.000     0.491    uart_controller/tx_i_2_n_0
    SLICE_X35Y25         FDRE                                         r  uart_controller/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.847     1.981    uart_controller/clk_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  uart_controller/tx_reg/C

Slack:                    inf
  Source:                 pl/tx_dv_reg/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.565ns  (logic 0.280ns (49.529%)  route 0.285ns (50.471%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         LDCE                         0.000     0.000 r  pl/tx_dv_reg/G
    SLICE_X35Y27         LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  pl/tx_dv_reg/Q
                         net (fo=4, routed)           0.163     0.394    uart_controller/tx_dv
    SLICE_X35Y25         LUT4 (Prop_lut4_I2_O)        0.049     0.443 r  uart_controller/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.123     0.565    uart_controller/tx_data
    SLICE_X34Y26         FDRE                                         r  uart_controller/tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.848     1.982    uart_controller/clk_IBUF_BUFG
    SLICE_X34Y26         FDRE                                         r  uart_controller/tx_data_reg[0]/C





