<stg><name>mnist_inference_Pipeline_VITIS_LOOP_29_3</name>


<trans_list>

<trans id="95" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:2 %tile_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %tile

]]></Node>
<StgValue><ssdm name="tile_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:3 %select_ln27_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %select_ln27

]]></Node>
<StgValue><ssdm name="select_ln27_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.cond30

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.cond30:0 %i_1 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="7">
<![CDATA[
for.cond30:1 %zext_ln29_1 = zext i7 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln29_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.cond30:2 %icmp_ln29 = icmp_eq  i10 %zext_ln29_1, i10 %select_ln27_read

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.cond30:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 784, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.cond30:4 %add_ln29 = add i7 %i_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond30:5 %br_ln29 = br i1 %icmp_ln29, void %for.inc41_ifconv, void %VITIS_LOOP_36_5.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc41_ifconv:3 %add_ln31 = add i10 %zext_ln29_1, i10 %tile_read

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="10">
<![CDATA[
for.inc41_ifconv:4 %zext_ln31_1 = zext i10 %add_ln31

]]></Node>
<StgValue><ssdm name="zext_ln31_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc41_ifconv:5 %input_r_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="input_r_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="10">
<![CDATA[
for.inc41_ifconv:6 %input_r_load = load i10 %input_r_addr

]]></Node>
<StgValue><ssdm name="input_r_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc41_ifconv:50 %store_ln29 = store i7 %add_ln29, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="27" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="10">
<![CDATA[
for.inc41_ifconv:6 %input_r_load = load i10 %input_r_addr

]]></Node>
<StgValue><ssdm name="input_r_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
for.inc41_ifconv:7 %bitcast_ln31 = bitcast i32 %input_r_load

]]></Node>
<StgValue><ssdm name="bitcast_ln31"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="32">
<![CDATA[
for.inc41_ifconv:8 %pf = fpext i32 %bitcast_ln31

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="30" st_id="4" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="32">
<![CDATA[
for.inc41_ifconv:8 %pf = fpext i32 %bitcast_ln31

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64">
<![CDATA[
for.inc41_ifconv:9 %bitcast_ln724 = bitcast i64 %pf

]]></Node>
<StgValue><ssdm name="bitcast_ln724"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="63" op_0_bw="64">
<![CDATA[
for.inc41_ifconv:10 %trunc_ln31 = trunc i64 %bitcast_ln724

]]></Node>
<StgValue><ssdm name="trunc_ln31"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc41_ifconv:11 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc41_ifconv:12 %tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="52" op_0_bw="64">
<![CDATA[
for.inc41_ifconv:14 %trunc_ln31_1 = trunc i64 %bitcast_ln724

]]></Node>
<StgValue><ssdm name="trunc_ln31_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="11">
<![CDATA[
for.inc41_ifconv:13 %zext_ln31 = zext i11 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.inc41_ifconv:15 %zext_ln31_2_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln31_1

]]></Node>
<StgValue><ssdm name="zext_ln31_2_cast"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="54" op_0_bw="53">
<![CDATA[
for.inc41_ifconv:16 %zext_ln31_2 = zext i53 %zext_ln31_2_cast

]]></Node>
<StgValue><ssdm name="zext_ln31_2"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc41_ifconv:17 %sub_ln31 = sub i54 0, i54 %zext_ln31_2

]]></Node>
<StgValue><ssdm name="sub_ln31"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.inc41_ifconv:18 %select_ln31 = select i1 %tmp, i54 %sub_ln31, i54 %zext_ln31_2

]]></Node>
<StgValue><ssdm name="select_ln31"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc41_ifconv:19 %icmp_ln31 = icmp_eq  i63 %trunc_ln31, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc41_ifconv:20 %sub_ln31_1 = sub i12 1075, i12 %zext_ln31

]]></Node>
<StgValue><ssdm name="sub_ln31_1"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc41_ifconv:21 %icmp_ln31_1 = icmp_sgt  i12 %sub_ln31_1, i12 8

]]></Node>
<StgValue><ssdm name="icmp_ln31_1"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc41_ifconv:22 %add_ln31_1 = add i12 %sub_ln31_1, i12 4088

]]></Node>
<StgValue><ssdm name="add_ln31_1"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc41_ifconv:23 %sub_ln31_2 = sub i12 8, i12 %sub_ln31_1

]]></Node>
<StgValue><ssdm name="sub_ln31_2"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc41_ifconv:24 %select_ln31_1 = select i1 %icmp_ln31_1, i12 %add_ln31_1, i12 %sub_ln31_2

]]></Node>
<StgValue><ssdm name="select_ln31_1"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc41_ifconv:26 %icmp_ln31_2 = icmp_eq  i12 %sub_ln31_1, i12 8

]]></Node>
<StgValue><ssdm name="icmp_ln31_2"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="54">
<![CDATA[
for.inc41_ifconv:27 %trunc_ln31_2 = trunc i54 %select_ln31

]]></Node>
<StgValue><ssdm name="trunc_ln31_2"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc41_ifconv:35 %tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln31_1, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc41_ifconv:36 %icmp_ln31_4 = icmp_eq  i8 %tmp_5, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln31_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="12">
<![CDATA[
for.inc41_ifconv:25 %sext_ln31 = sext i12 %select_ln31_1

]]></Node>
<StgValue><ssdm name="sext_ln31"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc41_ifconv:28 %icmp_ln31_3 = icmp_ult  i12 %select_ln31_1, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln31_3"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="54" op_0_bw="32">
<![CDATA[
for.inc41_ifconv:29 %zext_ln31_3 = zext i32 %sext_ln31

]]></Node>
<StgValue><ssdm name="zext_ln31_3"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc41_ifconv:30 %ashr_ln31 = ashr i54 %select_ln31, i54 %zext_ln31_3

]]></Node>
<StgValue><ssdm name="ashr_ln31"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="54">
<![CDATA[
for.inc41_ifconv:31 %trunc_ln31_3 = trunc i54 %ashr_ln31

]]></Node>
<StgValue><ssdm name="trunc_ln31_3"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc41_ifconv:32 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_r_load, i32 31

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc41_ifconv:33 %select_ln31_7 = select i1 %tmp_4, i16 65535, i16 0

]]></Node>
<StgValue><ssdm name="select_ln31_7"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc41_ifconv:34 %select_ln31_2 = select i1 %icmp_ln31_3, i16 %trunc_ln31_3, i16 %select_ln31_7

]]></Node>
<StgValue><ssdm name="select_ln31_2"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32">
<![CDATA[
for.inc41_ifconv:37 %sext_ln31cast = trunc i32 %sext_ln31

]]></Node>
<StgValue><ssdm name="sext_ln31cast"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln31_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc41_ifconv:38 %shl_ln31 = shl i16 %trunc_ln31_2, i16 %sext_ln31cast

]]></Node>
<StgValue><ssdm name="shl_ln31"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc41_ifconv:39 %select_ln31_3 = select i1 %icmp_ln31_4, i16 %shl_ln31, i16 0

]]></Node>
<StgValue><ssdm name="select_ln31_3"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc41_ifconv:40 %select_ln31_4 = select i1 %icmp_ln31, i16 0, i16 %select_ln31_3

]]></Node>
<StgValue><ssdm name="select_ln31_4"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc41_ifconv:41 %xor_ln31 = xor i1 %icmp_ln31, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln31"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc41_ifconv:42 %and_ln31 = and i1 %icmp_ln31_2, i1 %xor_ln31

]]></Node>
<StgValue><ssdm name="and_ln31"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc41_ifconv:43 %select_ln31_5 = select i1 %and_ln31, i16 %trunc_ln31_2, i16 %select_ln31_4

]]></Node>
<StgValue><ssdm name="select_ln31_5"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc41_ifconv:44 %or_ln31 = or i1 %icmp_ln31, i1 %icmp_ln31_2

]]></Node>
<StgValue><ssdm name="or_ln31"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc41_ifconv:45 %xor_ln31_1 = xor i1 %or_ln31, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln31_1"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc41_ifconv:46 %and_ln31_1 = and i1 %icmp_ln31_1, i1 %xor_ln31_1

]]></Node>
<StgValue><ssdm name="and_ln31_1"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc41_ifconv:47 %select_ln31_6 = select i1 %and_ln31_1, i16 %select_ln31_2, i16 %select_ln31_5

]]></Node>
<StgValue><ssdm name="select_ln31_6"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0">
<![CDATA[
VITIS_LOOP_36_5.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="7">
<![CDATA[
for.inc41_ifconv:0 %zext_ln29 = zext i7 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc41_ifconv:1 %specpipeline_ln30 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln30"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc41_ifconv:2 %specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln29"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc41_ifconv:48 %input_tile_addr = getelementptr i16 %input_tile, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="input_tile_addr"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
for.inc41_ifconv:49 %store_ln31 = store i16 %select_ln31_6, i6 %input_tile_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
for.inc41_ifconv:51 %br_ln29 = br void %for.cond30

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="96" name="select_ln27" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="select_ln27"/></StgValue>
</port>
<port id="97" name="tile" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tile"/></StgValue>
</port>
<port id="98" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="99" name="input_tile" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_tile"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="101" from="StgValue_100" to="i" fromId="100" toId="10">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="102" toId="11">
</dataflow>
<dataflow id="104" from="input_r" to="specinterface_ln0" fromId="98" toId="11">
</dataflow>
<dataflow id="106" from="empty" to="specinterface_ln0" fromId="105" toId="11">
</dataflow>
<dataflow id="108" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="11">
</dataflow>
<dataflow id="109" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="11">
</dataflow>
<dataflow id="111" from="empty_0" to="specinterface_ln0" fromId="110" toId="11">
</dataflow>
<dataflow id="113" from="StgValue_112" to="specinterface_ln0" fromId="112" toId="11">
</dataflow>
<dataflow id="114" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="11">
</dataflow>
<dataflow id="115" from="empty_0" to="specinterface_ln0" fromId="110" toId="11">
</dataflow>
<dataflow id="116" from="empty_0" to="specinterface_ln0" fromId="110" toId="11">
</dataflow>
<dataflow id="117" from="empty_0" to="specinterface_ln0" fromId="110" toId="11">
</dataflow>
<dataflow id="118" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="11">
</dataflow>
<dataflow id="119" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="11">
</dataflow>
<dataflow id="120" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="11">
</dataflow>
<dataflow id="121" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="11">
</dataflow>
<dataflow id="122" from="empty_0" to="specinterface_ln0" fromId="110" toId="11">
</dataflow>
<dataflow id="123" from="empty_0" to="specinterface_ln0" fromId="110" toId="11">
</dataflow>
<dataflow id="124" from="StgValue_112" to="specinterface_ln0" fromId="112" toId="11">
</dataflow>
<dataflow id="125" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="11">
</dataflow>
<dataflow id="127" from="_ssdm_op_Read.ap_auto.i10" to="tile_read" fromId="126" toId="12">
</dataflow>
<dataflow id="128" from="tile" to="tile_read" fromId="97" toId="12">
</dataflow>
<dataflow id="129" from="_ssdm_op_Read.ap_auto.i10" to="select_ln27_read" fromId="126" toId="13">
</dataflow>
<dataflow id="130" from="select_ln27" to="select_ln27_read" fromId="96" toId="13">
</dataflow>
<dataflow id="132" from="StgValue_131" to="store_ln0" fromId="131" toId="14">
</dataflow>
<dataflow id="133" from="i" to="store_ln0" fromId="10" toId="14">
</dataflow>
<dataflow id="134" from="i" to="i_1" fromId="10" toId="16">
</dataflow>
<dataflow id="135" from="i_1" to="zext_ln29_1" fromId="16" toId="17">
</dataflow>
<dataflow id="136" from="zext_ln29_1" to="icmp_ln29" fromId="17" toId="18">
</dataflow>
<dataflow id="137" from="select_ln27_read" to="icmp_ln29" fromId="13" toId="18">
</dataflow>
<dataflow id="139" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="138" toId="19">
</dataflow>
<dataflow id="141" from="StgValue_140" to="speclooptripcount_ln0" fromId="140" toId="19">
</dataflow>
<dataflow id="143" from="StgValue_142" to="speclooptripcount_ln0" fromId="142" toId="19">
</dataflow>
<dataflow id="145" from="StgValue_144" to="speclooptripcount_ln0" fromId="144" toId="19">
</dataflow>
<dataflow id="146" from="i_1" to="add_ln29" fromId="16" toId="20">
</dataflow>
<dataflow id="148" from="StgValue_147" to="add_ln29" fromId="147" toId="20">
</dataflow>
<dataflow id="149" from="icmp_ln29" to="br_ln29" fromId="18" toId="21">
</dataflow>
<dataflow id="150" from="zext_ln29_1" to="add_ln31" fromId="17" toId="22">
</dataflow>
<dataflow id="151" from="tile_read" to="add_ln31" fromId="12" toId="22">
</dataflow>
<dataflow id="152" from="add_ln31" to="zext_ln31_1" fromId="22" toId="23">
</dataflow>
<dataflow id="153" from="input_r" to="input_r_addr" fromId="98" toId="24">
</dataflow>
<dataflow id="154" from="StgValue_144" to="input_r_addr" fromId="144" toId="24">
</dataflow>
<dataflow id="155" from="zext_ln31_1" to="input_r_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="156" from="input_r_addr" to="input_r_load" fromId="24" toId="25">
</dataflow>
<dataflow id="157" from="add_ln29" to="store_ln29" fromId="20" toId="26">
</dataflow>
<dataflow id="158" from="i" to="store_ln29" fromId="10" toId="26">
</dataflow>
<dataflow id="159" from="input_r_addr" to="input_r_load" fromId="24" toId="27">
</dataflow>
<dataflow id="160" from="input_r_load" to="bitcast_ln31" fromId="27" toId="28">
</dataflow>
<dataflow id="161" from="bitcast_ln31" to="pf" fromId="28" toId="29">
</dataflow>
<dataflow id="162" from="bitcast_ln31" to="pf" fromId="28" toId="30">
</dataflow>
<dataflow id="163" from="pf" to="bitcast_ln724" fromId="30" toId="31">
</dataflow>
<dataflow id="164" from="bitcast_ln724" to="trunc_ln31" fromId="31" toId="32">
</dataflow>
<dataflow id="166" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp" fromId="165" toId="33">
</dataflow>
<dataflow id="167" from="bitcast_ln724" to="tmp" fromId="31" toId="33">
</dataflow>
<dataflow id="169" from="StgValue_168" to="tmp" fromId="168" toId="33">
</dataflow>
<dataflow id="171" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_s" fromId="170" toId="34">
</dataflow>
<dataflow id="172" from="bitcast_ln724" to="tmp_s" fromId="31" toId="34">
</dataflow>
<dataflow id="174" from="StgValue_173" to="tmp_s" fromId="173" toId="34">
</dataflow>
<dataflow id="176" from="StgValue_175" to="tmp_s" fromId="175" toId="34">
</dataflow>
<dataflow id="177" from="bitcast_ln724" to="trunc_ln31_1" fromId="31" toId="35">
</dataflow>
<dataflow id="178" from="tmp_s" to="zext_ln31" fromId="34" toId="36">
</dataflow>
<dataflow id="180" from="_ssdm_op_BitConcatenate.i53.i1.i52" to="zext_ln31_2_cast" fromId="179" toId="37">
</dataflow>
<dataflow id="182" from="StgValue_181" to="zext_ln31_2_cast" fromId="181" toId="37">
</dataflow>
<dataflow id="183" from="trunc_ln31_1" to="zext_ln31_2_cast" fromId="35" toId="37">
</dataflow>
<dataflow id="184" from="zext_ln31_2_cast" to="zext_ln31_2" fromId="37" toId="38">
</dataflow>
<dataflow id="186" from="StgValue_185" to="sub_ln31" fromId="185" toId="39">
</dataflow>
<dataflow id="187" from="zext_ln31_2" to="sub_ln31" fromId="38" toId="39">
</dataflow>
<dataflow id="188" from="tmp" to="select_ln31" fromId="33" toId="40">
</dataflow>
<dataflow id="189" from="sub_ln31" to="select_ln31" fromId="39" toId="40">
</dataflow>
<dataflow id="190" from="zext_ln31_2" to="select_ln31" fromId="38" toId="40">
</dataflow>
<dataflow id="191" from="trunc_ln31" to="icmp_ln31" fromId="32" toId="41">
</dataflow>
<dataflow id="193" from="StgValue_192" to="icmp_ln31" fromId="192" toId="41">
</dataflow>
<dataflow id="195" from="StgValue_194" to="sub_ln31_1" fromId="194" toId="42">
</dataflow>
<dataflow id="196" from="zext_ln31" to="sub_ln31_1" fromId="36" toId="42">
</dataflow>
<dataflow id="197" from="sub_ln31_1" to="icmp_ln31_1" fromId="42" toId="43">
</dataflow>
<dataflow id="199" from="StgValue_198" to="icmp_ln31_1" fromId="198" toId="43">
</dataflow>
<dataflow id="200" from="sub_ln31_1" to="add_ln31_1" fromId="42" toId="44">
</dataflow>
<dataflow id="202" from="StgValue_201" to="add_ln31_1" fromId="201" toId="44">
</dataflow>
<dataflow id="203" from="StgValue_198" to="sub_ln31_2" fromId="198" toId="45">
</dataflow>
<dataflow id="204" from="sub_ln31_1" to="sub_ln31_2" fromId="42" toId="45">
</dataflow>
<dataflow id="205" from="icmp_ln31_1" to="select_ln31_1" fromId="43" toId="46">
</dataflow>
<dataflow id="206" from="add_ln31_1" to="select_ln31_1" fromId="44" toId="46">
</dataflow>
<dataflow id="207" from="sub_ln31_2" to="select_ln31_1" fromId="45" toId="46">
</dataflow>
<dataflow id="208" from="sub_ln31_1" to="icmp_ln31_2" fromId="42" toId="47">
</dataflow>
<dataflow id="209" from="StgValue_198" to="icmp_ln31_2" fromId="198" toId="47">
</dataflow>
<dataflow id="210" from="select_ln31" to="trunc_ln31_2" fromId="40" toId="48">
</dataflow>
<dataflow id="212" from="_ssdm_op_PartSelect.i8.i12.i32.i32" to="tmp_5" fromId="211" toId="49">
</dataflow>
<dataflow id="213" from="select_ln31_1" to="tmp_5" fromId="46" toId="49">
</dataflow>
<dataflow id="215" from="StgValue_214" to="tmp_5" fromId="214" toId="49">
</dataflow>
<dataflow id="217" from="StgValue_216" to="tmp_5" fromId="216" toId="49">
</dataflow>
<dataflow id="218" from="tmp_5" to="icmp_ln31_4" fromId="49" toId="50">
</dataflow>
<dataflow id="220" from="StgValue_219" to="icmp_ln31_4" fromId="219" toId="50">
</dataflow>
<dataflow id="221" from="select_ln31_1" to="sext_ln31" fromId="46" toId="51">
</dataflow>
<dataflow id="222" from="select_ln31_1" to="icmp_ln31_3" fromId="46" toId="52">
</dataflow>
<dataflow id="224" from="StgValue_223" to="icmp_ln31_3" fromId="223" toId="52">
</dataflow>
<dataflow id="225" from="sext_ln31" to="zext_ln31_3" fromId="51" toId="53">
</dataflow>
<dataflow id="226" from="select_ln31" to="ashr_ln31" fromId="40" toId="54">
</dataflow>
<dataflow id="227" from="zext_ln31_3" to="ashr_ln31" fromId="53" toId="54">
</dataflow>
<dataflow id="228" from="ashr_ln31" to="trunc_ln31_3" fromId="54" toId="55">
</dataflow>
<dataflow id="230" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_4" fromId="229" toId="56">
</dataflow>
<dataflow id="231" from="input_r_load" to="tmp_4" fromId="27" toId="56">
</dataflow>
<dataflow id="233" from="StgValue_232" to="tmp_4" fromId="232" toId="56">
</dataflow>
<dataflow id="234" from="tmp_4" to="select_ln31_7" fromId="56" toId="57">
</dataflow>
<dataflow id="236" from="StgValue_235" to="select_ln31_7" fromId="235" toId="57">
</dataflow>
<dataflow id="238" from="StgValue_237" to="select_ln31_7" fromId="237" toId="57">
</dataflow>
<dataflow id="239" from="icmp_ln31_3" to="select_ln31_2" fromId="52" toId="58">
</dataflow>
<dataflow id="240" from="trunc_ln31_3" to="select_ln31_2" fromId="55" toId="58">
</dataflow>
<dataflow id="241" from="select_ln31_7" to="select_ln31_2" fromId="57" toId="58">
</dataflow>
<dataflow id="242" from="sext_ln31" to="sext_ln31cast" fromId="51" toId="59">
</dataflow>
<dataflow id="243" from="trunc_ln31_2" to="shl_ln31" fromId="48" toId="60">
</dataflow>
<dataflow id="244" from="sext_ln31cast" to="shl_ln31" fromId="59" toId="60">
</dataflow>
<dataflow id="245" from="icmp_ln31_4" to="select_ln31_3" fromId="50" toId="61">
</dataflow>
<dataflow id="246" from="shl_ln31" to="select_ln31_3" fromId="60" toId="61">
</dataflow>
<dataflow id="247" from="StgValue_237" to="select_ln31_3" fromId="237" toId="61">
</dataflow>
<dataflow id="248" from="icmp_ln31" to="select_ln31_4" fromId="41" toId="62">
</dataflow>
<dataflow id="249" from="StgValue_237" to="select_ln31_4" fromId="237" toId="62">
</dataflow>
<dataflow id="250" from="select_ln31_3" to="select_ln31_4" fromId="61" toId="62">
</dataflow>
<dataflow id="251" from="icmp_ln31" to="xor_ln31" fromId="41" toId="63">
</dataflow>
<dataflow id="252" from="StgValue_181" to="xor_ln31" fromId="181" toId="63">
</dataflow>
<dataflow id="253" from="icmp_ln31_2" to="and_ln31" fromId="47" toId="64">
</dataflow>
<dataflow id="254" from="xor_ln31" to="and_ln31" fromId="63" toId="64">
</dataflow>
<dataflow id="255" from="and_ln31" to="select_ln31_5" fromId="64" toId="65">
</dataflow>
<dataflow id="256" from="trunc_ln31_2" to="select_ln31_5" fromId="48" toId="65">
</dataflow>
<dataflow id="257" from="select_ln31_4" to="select_ln31_5" fromId="62" toId="65">
</dataflow>
<dataflow id="258" from="icmp_ln31" to="or_ln31" fromId="41" toId="66">
</dataflow>
<dataflow id="259" from="icmp_ln31_2" to="or_ln31" fromId="47" toId="66">
</dataflow>
<dataflow id="260" from="or_ln31" to="xor_ln31_1" fromId="66" toId="67">
</dataflow>
<dataflow id="261" from="StgValue_181" to="xor_ln31_1" fromId="181" toId="67">
</dataflow>
<dataflow id="262" from="icmp_ln31_1" to="and_ln31_1" fromId="43" toId="68">
</dataflow>
<dataflow id="263" from="xor_ln31_1" to="and_ln31_1" fromId="67" toId="68">
</dataflow>
<dataflow id="264" from="and_ln31_1" to="select_ln31_6" fromId="68" toId="69">
</dataflow>
<dataflow id="265" from="select_ln31_2" to="select_ln31_6" fromId="58" toId="69">
</dataflow>
<dataflow id="266" from="select_ln31_5" to="select_ln31_6" fromId="65" toId="69">
</dataflow>
<dataflow id="267" from="i_1" to="zext_ln29" fromId="16" toId="70">
</dataflow>
<dataflow id="269" from="_ssdm_op_SpecPipeline" to="specpipeline_ln30" fromId="268" toId="71">
</dataflow>
<dataflow id="270" from="StgValue_112" to="specpipeline_ln30" fromId="112" toId="71">
</dataflow>
<dataflow id="271" from="StgValue_107" to="specpipeline_ln30" fromId="107" toId="71">
</dataflow>
<dataflow id="272" from="StgValue_107" to="specpipeline_ln30" fromId="107" toId="71">
</dataflow>
<dataflow id="273" from="StgValue_107" to="specpipeline_ln30" fromId="107" toId="71">
</dataflow>
<dataflow id="274" from="empty_0" to="specpipeline_ln30" fromId="110" toId="71">
</dataflow>
<dataflow id="276" from="_ssdm_op_SpecLoopName" to="specloopname_ln29" fromId="275" toId="72">
</dataflow>
<dataflow id="278" from="empty_2" to="specloopname_ln29" fromId="277" toId="72">
</dataflow>
<dataflow id="279" from="input_tile" to="input_tile_addr" fromId="99" toId="73">
</dataflow>
<dataflow id="280" from="StgValue_144" to="input_tile_addr" fromId="144" toId="73">
</dataflow>
<dataflow id="281" from="zext_ln29" to="input_tile_addr" fromId="70" toId="73">
</dataflow>
<dataflow id="282" from="select_ln31_6" to="store_ln31" fromId="69" toId="74">
</dataflow>
<dataflow id="283" from="input_tile_addr" to="store_ln31" fromId="73" toId="74">
</dataflow>
<dataflow id="284" from="icmp_ln29" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="285" from="tmp" to="StgValue_6" fromId="33" toId="6">
</dataflow>
<dataflow id="286" from="icmp_ln31" to="StgValue_7" fromId="41" toId="7">
</dataflow>
<dataflow id="287" from="icmp_ln31_4" to="StgValue_7" fromId="50" toId="7">
</dataflow>
<dataflow id="288" from="icmp_ln29" to="StgValue_7" fromId="18" toId="7">
</dataflow>
</dataflows>


</stg>
