
practice_SimpleProject_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007660  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000398  08007770  08007770  00008770  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007b08  08007b08  000091d4  2**0
                  CONTENTS
  4 .ARM          00000008  08007b08  08007b08  00008b08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007b10  08007b10  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007b10  08007b10  00008b10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007b14  08007b14  00008b14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007b18  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000428  200001d4  08007cec  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005fc  08007cec  000095fc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000122e9  00000000  00000000  000091fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002bad  00000000  00000000  0001b4e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011b8  00000000  00000000  0001e098  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000def  00000000  00000000  0001f250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a7ef  00000000  00000000  0002003f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017357  00000000  00000000  0003a82e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093eef  00000000  00000000  00051b85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e5a74  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a24  00000000  00000000  000e5ab8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000eb4dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08007758 	.word	0x08007758

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08007758 	.word	0x08007758

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000acc:	f000 fde0 	bl	8001690 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ad0:	f000 f812 	bl	8000af8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ad4:	f000 fa3c 	bl	8000f50 <MX_GPIO_Init>
  MX_DMA_Init();
 8000ad8:	f000 fa14 	bl	8000f04 <MX_DMA_Init>
  MX_ADC1_Init();
 8000adc:	f000 f868 	bl	8000bb0 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000ae0:	f000 f9e6 	bl	8000eb0 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8000ae4:	f000 f8ce 	bl	8000c84 <MX_I2C1_Init>
  MX_TIM1_Init();
 8000ae8:	f000 f8fa 	bl	8000ce0 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000aec:	f000 f96c 	bl	8000dc8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  user_main();
 8000af0:	f004 f95a 	bl	8004da8 <user_main>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000af4:	bf00      	nop
 8000af6:	e7fd      	b.n	8000af4 <main+0x2c>

08000af8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b094      	sub	sp, #80	@ 0x50
 8000afc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000afe:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000b02:	2228      	movs	r2, #40	@ 0x28
 8000b04:	2100      	movs	r1, #0
 8000b06:	4618      	mov	r0, r3
 8000b08:	f004 fefb 	bl	8005902 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b0c:	f107 0314 	add.w	r3, r7, #20
 8000b10:	2200      	movs	r2, #0
 8000b12:	601a      	str	r2, [r3, #0]
 8000b14:	605a      	str	r2, [r3, #4]
 8000b16:	609a      	str	r2, [r3, #8]
 8000b18:	60da      	str	r2, [r3, #12]
 8000b1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b1c:	1d3b      	adds	r3, r7, #4
 8000b1e:	2200      	movs	r2, #0
 8000b20:	601a      	str	r2, [r3, #0]
 8000b22:	605a      	str	r2, [r3, #4]
 8000b24:	609a      	str	r2, [r3, #8]
 8000b26:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b28:	2301      	movs	r3, #1
 8000b2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b2c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b30:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 8000b32:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000b36:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b38:	2301      	movs	r3, #1
 8000b3a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b3c:	2302      	movs	r3, #2
 8000b3e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b40:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b44:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000b46:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000b4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b4c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000b50:	4618      	mov	r0, r3
 8000b52:	f001 feeb 	bl	800292c <HAL_RCC_OscConfig>
 8000b56:	4603      	mov	r3, r0
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d001      	beq.n	8000b60 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8000b5c:	f000 fa5a 	bl	8001014 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b60:	230f      	movs	r3, #15
 8000b62:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b64:	2302      	movs	r3, #2
 8000b66:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b6c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b70:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b72:	2300      	movs	r3, #0
 8000b74:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b76:	f107 0314 	add.w	r3, r7, #20
 8000b7a:	2102      	movs	r1, #2
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f002 f957 	bl	8002e30 <HAL_RCC_ClockConfig>
 8000b82:	4603      	mov	r3, r0
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d001      	beq.n	8000b8c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000b88:	f000 fa44 	bl	8001014 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000b8c:	2302      	movs	r3, #2
 8000b8e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000b90:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000b94:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b96:	1d3b      	adds	r3, r7, #4
 8000b98:	4618      	mov	r0, r3
 8000b9a:	f002 fad9 	bl	8003150 <HAL_RCCEx_PeriphCLKConfig>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d001      	beq.n	8000ba8 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8000ba4:	f000 fa36 	bl	8001014 <Error_Handler>
  }
}
 8000ba8:	bf00      	nop
 8000baa:	3750      	adds	r7, #80	@ 0x50
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bd80      	pop	{r7, pc}

08000bb0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b084      	sub	sp, #16
 8000bb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000bb6:	1d3b      	adds	r3, r7, #4
 8000bb8:	2200      	movs	r2, #0
 8000bba:	601a      	str	r2, [r3, #0]
 8000bbc:	605a      	str	r2, [r3, #4]
 8000bbe:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000bc0:	4b2e      	ldr	r3, [pc, #184]	@ (8000c7c <MX_ADC1_Init+0xcc>)
 8000bc2:	4a2f      	ldr	r2, [pc, #188]	@ (8000c80 <MX_ADC1_Init+0xd0>)
 8000bc4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000bc6:	4b2d      	ldr	r3, [pc, #180]	@ (8000c7c <MX_ADC1_Init+0xcc>)
 8000bc8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000bcc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000bce:	4b2b      	ldr	r3, [pc, #172]	@ (8000c7c <MX_ADC1_Init+0xcc>)
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000bd4:	4b29      	ldr	r3, [pc, #164]	@ (8000c7c <MX_ADC1_Init+0xcc>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000bda:	4b28      	ldr	r3, [pc, #160]	@ (8000c7c <MX_ADC1_Init+0xcc>)
 8000bdc:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000be0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000be2:	4b26      	ldr	r3, [pc, #152]	@ (8000c7c <MX_ADC1_Init+0xcc>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 8000be8:	4b24      	ldr	r3, [pc, #144]	@ (8000c7c <MX_ADC1_Init+0xcc>)
 8000bea:	2204      	movs	r2, #4
 8000bec:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000bee:	4823      	ldr	r0, [pc, #140]	@ (8000c7c <MX_ADC1_Init+0xcc>)
 8000bf0:	f000 fdd4 	bl	800179c <HAL_ADC_Init>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d001      	beq.n	8000bfe <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8000bfa:	f000 fa0b 	bl	8001014 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c02:	2301      	movs	r3, #1
 8000c04:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8000c06:	2305      	movs	r3, #5
 8000c08:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c0a:	1d3b      	adds	r3, r7, #4
 8000c0c:	4619      	mov	r1, r3
 8000c0e:	481b      	ldr	r0, [pc, #108]	@ (8000c7c <MX_ADC1_Init+0xcc>)
 8000c10:	f000 ff6e 	bl	8001af0 <HAL_ADC_ConfigChannel>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d001      	beq.n	8000c1e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000c1a:	f000 f9fb 	bl	8001014 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000c1e:	2301      	movs	r3, #1
 8000c20:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000c22:	2302      	movs	r3, #2
 8000c24:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c26:	1d3b      	adds	r3, r7, #4
 8000c28:	4619      	mov	r1, r3
 8000c2a:	4814      	ldr	r0, [pc, #80]	@ (8000c7c <MX_ADC1_Init+0xcc>)
 8000c2c:	f000 ff60 	bl	8001af0 <HAL_ADC_ConfigChannel>
 8000c30:	4603      	mov	r3, r0
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d001      	beq.n	8000c3a <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8000c36:	f000 f9ed 	bl	8001014 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000c3a:	2302      	movs	r3, #2
 8000c3c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000c3e:	2303      	movs	r3, #3
 8000c40:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c42:	1d3b      	adds	r3, r7, #4
 8000c44:	4619      	mov	r1, r3
 8000c46:	480d      	ldr	r0, [pc, #52]	@ (8000c7c <MX_ADC1_Init+0xcc>)
 8000c48:	f000 ff52 	bl	8001af0 <HAL_ADC_ConfigChannel>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d001      	beq.n	8000c56 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000c52:	f000 f9df 	bl	8001014 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000c56:	2310      	movs	r3, #16
 8000c58:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000c5a:	2304      	movs	r3, #4
 8000c5c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c5e:	1d3b      	adds	r3, r7, #4
 8000c60:	4619      	mov	r1, r3
 8000c62:	4806      	ldr	r0, [pc, #24]	@ (8000c7c <MX_ADC1_Init+0xcc>)
 8000c64:	f000 ff44 	bl	8001af0 <HAL_ADC_ConfigChannel>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d001      	beq.n	8000c72 <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8000c6e:	f000 f9d1 	bl	8001014 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c72:	bf00      	nop
 8000c74:	3710      	adds	r7, #16
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	200001f0 	.word	0x200001f0
 8000c80:	40012400 	.word	0x40012400

08000c84 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000c88:	4b12      	ldr	r3, [pc, #72]	@ (8000cd4 <MX_I2C1_Init+0x50>)
 8000c8a:	4a13      	ldr	r2, [pc, #76]	@ (8000cd8 <MX_I2C1_Init+0x54>)
 8000c8c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000c8e:	4b11      	ldr	r3, [pc, #68]	@ (8000cd4 <MX_I2C1_Init+0x50>)
 8000c90:	4a12      	ldr	r2, [pc, #72]	@ (8000cdc <MX_I2C1_Init+0x58>)
 8000c92:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000c94:	4b0f      	ldr	r3, [pc, #60]	@ (8000cd4 <MX_I2C1_Init+0x50>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000c9a:	4b0e      	ldr	r3, [pc, #56]	@ (8000cd4 <MX_I2C1_Init+0x50>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ca0:	4b0c      	ldr	r3, [pc, #48]	@ (8000cd4 <MX_I2C1_Init+0x50>)
 8000ca2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000ca6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ca8:	4b0a      	ldr	r3, [pc, #40]	@ (8000cd4 <MX_I2C1_Init+0x50>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000cae:	4b09      	ldr	r3, [pc, #36]	@ (8000cd4 <MX_I2C1_Init+0x50>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000cb4:	4b07      	ldr	r3, [pc, #28]	@ (8000cd4 <MX_I2C1_Init+0x50>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000cba:	4b06      	ldr	r3, [pc, #24]	@ (8000cd4 <MX_I2C1_Init+0x50>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000cc0:	4804      	ldr	r0, [pc, #16]	@ (8000cd4 <MX_I2C1_Init+0x50>)
 8000cc2:	f001 fcef 	bl	80026a4 <HAL_I2C_Init>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d001      	beq.n	8000cd0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000ccc:	f000 f9a2 	bl	8001014 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000cd0:	bf00      	nop
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	20000264 	.word	0x20000264
 8000cd8:	40005400 	.word	0x40005400
 8000cdc:	000186a0 	.word	0x000186a0

08000ce0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b08a      	sub	sp, #40	@ 0x28
 8000ce4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ce6:	f107 0318 	add.w	r3, r7, #24
 8000cea:	2200      	movs	r2, #0
 8000cec:	601a      	str	r2, [r3, #0]
 8000cee:	605a      	str	r2, [r3, #4]
 8000cf0:	609a      	str	r2, [r3, #8]
 8000cf2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cf4:	f107 0310 	add.w	r3, r7, #16
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	601a      	str	r2, [r3, #0]
 8000cfc:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000cfe:	463b      	mov	r3, r7
 8000d00:	2200      	movs	r2, #0
 8000d02:	601a      	str	r2, [r3, #0]
 8000d04:	605a      	str	r2, [r3, #4]
 8000d06:	609a      	str	r2, [r3, #8]
 8000d08:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000d0a:	4b2d      	ldr	r3, [pc, #180]	@ (8000dc0 <MX_TIM1_Init+0xe0>)
 8000d0c:	4a2d      	ldr	r2, [pc, #180]	@ (8000dc4 <MX_TIM1_Init+0xe4>)
 8000d0e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8000d10:	4b2b      	ldr	r3, [pc, #172]	@ (8000dc0 <MX_TIM1_Init+0xe0>)
 8000d12:	2247      	movs	r2, #71	@ 0x47
 8000d14:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d16:	4b2a      	ldr	r3, [pc, #168]	@ (8000dc0 <MX_TIM1_Init+0xe0>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff-1;
 8000d1c:	4b28      	ldr	r3, [pc, #160]	@ (8000dc0 <MX_TIM1_Init+0xe0>)
 8000d1e:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8000d22:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d24:	4b26      	ldr	r3, [pc, #152]	@ (8000dc0 <MX_TIM1_Init+0xe0>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000d2a:	4b25      	ldr	r3, [pc, #148]	@ (8000dc0 <MX_TIM1_Init+0xe0>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d30:	4b23      	ldr	r3, [pc, #140]	@ (8000dc0 <MX_TIM1_Init+0xe0>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000d36:	4822      	ldr	r0, [pc, #136]	@ (8000dc0 <MX_TIM1_Init+0xe0>)
 8000d38:	f002 fac0 	bl	80032bc <HAL_TIM_Base_Init>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d001      	beq.n	8000d46 <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 8000d42:	f000 f967 	bl	8001014 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d46:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d4a:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000d4c:	f107 0318 	add.w	r3, r7, #24
 8000d50:	4619      	mov	r1, r3
 8000d52:	481b      	ldr	r0, [pc, #108]	@ (8000dc0 <MX_TIM1_Init+0xe0>)
 8000d54:	f002 ffa2 	bl	8003c9c <HAL_TIM_ConfigClockSource>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d001      	beq.n	8000d62 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8000d5e:	f000 f959 	bl	8001014 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8000d62:	4817      	ldr	r0, [pc, #92]	@ (8000dc0 <MX_TIM1_Init+0xe0>)
 8000d64:	f002 fcf4 	bl	8003750 <HAL_TIM_IC_Init>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d001      	beq.n	8000d72 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8000d6e:	f000 f951 	bl	8001014 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d72:	2300      	movs	r3, #0
 8000d74:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d76:	2300      	movs	r3, #0
 8000d78:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000d7a:	f107 0310 	add.w	r3, r7, #16
 8000d7e:	4619      	mov	r1, r3
 8000d80:	480f      	ldr	r0, [pc, #60]	@ (8000dc0 <MX_TIM1_Init+0xe0>)
 8000d82:	f003 fd5d 	bl	8004840 <HAL_TIMEx_MasterConfigSynchronization>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d001      	beq.n	8000d90 <MX_TIM1_Init+0xb0>
  {
    Error_Handler();
 8000d8c:	f000 f942 	bl	8001014 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000d90:	2300      	movs	r3, #0
 8000d92:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000d94:	2301      	movs	r3, #1
 8000d96:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000da0:	463b      	mov	r3, r7
 8000da2:	2200      	movs	r2, #0
 8000da4:	4619      	mov	r1, r3
 8000da6:	4806      	ldr	r0, [pc, #24]	@ (8000dc0 <MX_TIM1_Init+0xe0>)
 8000da8:	f002 fe1a 	bl	80039e0 <HAL_TIM_IC_ConfigChannel>
 8000dac:	4603      	mov	r3, r0
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d001      	beq.n	8000db6 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8000db2:	f000 f92f 	bl	8001014 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000db6:	bf00      	nop
 8000db8:	3728      	adds	r7, #40	@ 0x28
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	200002b8 	.word	0x200002b8
 8000dc4:	40012c00 	.word	0x40012c00

08000dc8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b08e      	sub	sp, #56	@ 0x38
 8000dcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000dce:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	601a      	str	r2, [r3, #0]
 8000dd6:	605a      	str	r2, [r3, #4]
 8000dd8:	609a      	str	r2, [r3, #8]
 8000dda:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ddc:	f107 0320 	add.w	r3, r7, #32
 8000de0:	2200      	movs	r2, #0
 8000de2:	601a      	str	r2, [r3, #0]
 8000de4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000de6:	1d3b      	adds	r3, r7, #4
 8000de8:	2200      	movs	r2, #0
 8000dea:	601a      	str	r2, [r3, #0]
 8000dec:	605a      	str	r2, [r3, #4]
 8000dee:	609a      	str	r2, [r3, #8]
 8000df0:	60da      	str	r2, [r3, #12]
 8000df2:	611a      	str	r2, [r3, #16]
 8000df4:	615a      	str	r2, [r3, #20]
 8000df6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000df8:	4b2c      	ldr	r3, [pc, #176]	@ (8000eac <MX_TIM2_Init+0xe4>)
 8000dfa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000dfe:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000e00:	4b2a      	ldr	r3, [pc, #168]	@ (8000eac <MX_TIM2_Init+0xe4>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e06:	4b29      	ldr	r3, [pc, #164]	@ (8000eac <MX_TIM2_Init+0xe4>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 90-1;
 8000e0c:	4b27      	ldr	r3, [pc, #156]	@ (8000eac <MX_TIM2_Init+0xe4>)
 8000e0e:	2259      	movs	r2, #89	@ 0x59
 8000e10:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e12:	4b26      	ldr	r3, [pc, #152]	@ (8000eac <MX_TIM2_Init+0xe4>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e18:	4b24      	ldr	r3, [pc, #144]	@ (8000eac <MX_TIM2_Init+0xe4>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000e1e:	4823      	ldr	r0, [pc, #140]	@ (8000eac <MX_TIM2_Init+0xe4>)
 8000e20:	f002 fa4c 	bl	80032bc <HAL_TIM_Base_Init>
 8000e24:	4603      	mov	r3, r0
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d001      	beq.n	8000e2e <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 8000e2a:	f000 f8f3 	bl	8001014 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e2e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e32:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000e34:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e38:	4619      	mov	r1, r3
 8000e3a:	481c      	ldr	r0, [pc, #112]	@ (8000eac <MX_TIM2_Init+0xe4>)
 8000e3c:	f002 ff2e 	bl	8003c9c <HAL_TIM_ConfigClockSource>
 8000e40:	4603      	mov	r3, r0
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d001      	beq.n	8000e4a <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 8000e46:	f000 f8e5 	bl	8001014 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000e4a:	4818      	ldr	r0, [pc, #96]	@ (8000eac <MX_TIM2_Init+0xe4>)
 8000e4c:	f002 fa85 	bl	800335a <HAL_TIM_PWM_Init>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d001      	beq.n	8000e5a <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8000e56:	f000 f8dd 	bl	8001014 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000e62:	f107 0320 	add.w	r3, r7, #32
 8000e66:	4619      	mov	r1, r3
 8000e68:	4810      	ldr	r0, [pc, #64]	@ (8000eac <MX_TIM2_Init+0xe4>)
 8000e6a:	f003 fce9 	bl	8004840 <HAL_TIMEx_MasterConfigSynchronization>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d001      	beq.n	8000e78 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8000e74:	f000 f8ce 	bl	8001014 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e78:	2360      	movs	r3, #96	@ 0x60
 8000e7a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 45;
 8000e7c:	232d      	movs	r3, #45	@ 0x2d
 8000e7e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e80:	2300      	movs	r3, #0
 8000e82:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e84:	2300      	movs	r3, #0
 8000e86:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e88:	1d3b      	adds	r3, r7, #4
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	4807      	ldr	r0, [pc, #28]	@ (8000eac <MX_TIM2_Init+0xe4>)
 8000e90:	f002 fe42 	bl	8003b18 <HAL_TIM_PWM_ConfigChannel>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d001      	beq.n	8000e9e <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8000e9a:	f000 f8bb 	bl	8001014 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000e9e:	4803      	ldr	r0, [pc, #12]	@ (8000eac <MX_TIM2_Init+0xe4>)
 8000ea0:	f000 fa22 	bl	80012e8 <HAL_TIM_MspPostInit>

}
 8000ea4:	bf00      	nop
 8000ea6:	3738      	adds	r7, #56	@ 0x38
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}
 8000eac:	20000300 	.word	0x20000300

08000eb0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000eb4:	4b11      	ldr	r3, [pc, #68]	@ (8000efc <MX_USART1_UART_Init+0x4c>)
 8000eb6:	4a12      	ldr	r2, [pc, #72]	@ (8000f00 <MX_USART1_UART_Init+0x50>)
 8000eb8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000eba:	4b10      	ldr	r3, [pc, #64]	@ (8000efc <MX_USART1_UART_Init+0x4c>)
 8000ebc:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000ec0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000ec2:	4b0e      	ldr	r3, [pc, #56]	@ (8000efc <MX_USART1_UART_Init+0x4c>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000ec8:	4b0c      	ldr	r3, [pc, #48]	@ (8000efc <MX_USART1_UART_Init+0x4c>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000ece:	4b0b      	ldr	r3, [pc, #44]	@ (8000efc <MX_USART1_UART_Init+0x4c>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ed4:	4b09      	ldr	r3, [pc, #36]	@ (8000efc <MX_USART1_UART_Init+0x4c>)
 8000ed6:	220c      	movs	r2, #12
 8000ed8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eda:	4b08      	ldr	r3, [pc, #32]	@ (8000efc <MX_USART1_UART_Init+0x4c>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ee0:	4b06      	ldr	r3, [pc, #24]	@ (8000efc <MX_USART1_UART_Init+0x4c>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000ee6:	4805      	ldr	r0, [pc, #20]	@ (8000efc <MX_USART1_UART_Init+0x4c>)
 8000ee8:	f003 fd1a 	bl	8004920 <HAL_UART_Init>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d001      	beq.n	8000ef6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000ef2:	f000 f88f 	bl	8001014 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000ef6:	bf00      	nop
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	2000038c 	.word	0x2000038c
 8000f00:	40013800 	.word	0x40013800

08000f04 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f0a:	4b10      	ldr	r3, [pc, #64]	@ (8000f4c <MX_DMA_Init+0x48>)
 8000f0c:	695b      	ldr	r3, [r3, #20]
 8000f0e:	4a0f      	ldr	r2, [pc, #60]	@ (8000f4c <MX_DMA_Init+0x48>)
 8000f10:	f043 0301 	orr.w	r3, r3, #1
 8000f14:	6153      	str	r3, [r2, #20]
 8000f16:	4b0d      	ldr	r3, [pc, #52]	@ (8000f4c <MX_DMA_Init+0x48>)
 8000f18:	695b      	ldr	r3, [r3, #20]
 8000f1a:	f003 0301 	and.w	r3, r3, #1
 8000f1e:	607b      	str	r3, [r7, #4]
 8000f20:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000f22:	2200      	movs	r2, #0
 8000f24:	2100      	movs	r1, #0
 8000f26:	200b      	movs	r0, #11
 8000f28:	f000 fffb 	bl	8001f22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000f2c:	200b      	movs	r0, #11
 8000f2e:	f001 f814 	bl	8001f5a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000f32:	2200      	movs	r2, #0
 8000f34:	2100      	movs	r1, #0
 8000f36:	200f      	movs	r0, #15
 8000f38:	f000 fff3 	bl	8001f22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000f3c:	200f      	movs	r0, #15
 8000f3e:	f001 f80c 	bl	8001f5a <HAL_NVIC_EnableIRQ>

}
 8000f42:	bf00      	nop
 8000f44:	3708      	adds	r7, #8
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	40021000 	.word	0x40021000

08000f50 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b088      	sub	sp, #32
 8000f54:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f56:	f107 0310 	add.w	r3, r7, #16
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	601a      	str	r2, [r3, #0]
 8000f5e:	605a      	str	r2, [r3, #4]
 8000f60:	609a      	str	r2, [r3, #8]
 8000f62:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f64:	4b28      	ldr	r3, [pc, #160]	@ (8001008 <MX_GPIO_Init+0xb8>)
 8000f66:	699b      	ldr	r3, [r3, #24]
 8000f68:	4a27      	ldr	r2, [pc, #156]	@ (8001008 <MX_GPIO_Init+0xb8>)
 8000f6a:	f043 0320 	orr.w	r3, r3, #32
 8000f6e:	6193      	str	r3, [r2, #24]
 8000f70:	4b25      	ldr	r3, [pc, #148]	@ (8001008 <MX_GPIO_Init+0xb8>)
 8000f72:	699b      	ldr	r3, [r3, #24]
 8000f74:	f003 0320 	and.w	r3, r3, #32
 8000f78:	60fb      	str	r3, [r7, #12]
 8000f7a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f7c:	4b22      	ldr	r3, [pc, #136]	@ (8001008 <MX_GPIO_Init+0xb8>)
 8000f7e:	699b      	ldr	r3, [r3, #24]
 8000f80:	4a21      	ldr	r2, [pc, #132]	@ (8001008 <MX_GPIO_Init+0xb8>)
 8000f82:	f043 0304 	orr.w	r3, r3, #4
 8000f86:	6193      	str	r3, [r2, #24]
 8000f88:	4b1f      	ldr	r3, [pc, #124]	@ (8001008 <MX_GPIO_Init+0xb8>)
 8000f8a:	699b      	ldr	r3, [r3, #24]
 8000f8c:	f003 0304 	and.w	r3, r3, #4
 8000f90:	60bb      	str	r3, [r7, #8]
 8000f92:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f94:	4b1c      	ldr	r3, [pc, #112]	@ (8001008 <MX_GPIO_Init+0xb8>)
 8000f96:	699b      	ldr	r3, [r3, #24]
 8000f98:	4a1b      	ldr	r2, [pc, #108]	@ (8001008 <MX_GPIO_Init+0xb8>)
 8000f9a:	f043 0308 	orr.w	r3, r3, #8
 8000f9e:	6193      	str	r3, [r2, #24]
 8000fa0:	4b19      	ldr	r3, [pc, #100]	@ (8001008 <MX_GPIO_Init+0xb8>)
 8000fa2:	699b      	ldr	r3, [r3, #24]
 8000fa4:	f003 0308 	and.w	r3, r3, #8
 8000fa8:	607b      	str	r3, [r7, #4]
 8000faa:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Trig_GPIO_Port, Trig_Pin, GPIO_PIN_RESET);
 8000fac:	2200      	movs	r2, #0
 8000fae:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000fb2:	4816      	ldr	r0, [pc, #88]	@ (800100c <MX_GPIO_Init+0xbc>)
 8000fb4:	f001 fb5e 	bl	8002674 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DHT11_GPIO_Port, DHT11_Pin, GPIO_PIN_SET);
 8000fb8:	2201      	movs	r2, #1
 8000fba:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000fbe:	4814      	ldr	r0, [pc, #80]	@ (8001010 <MX_GPIO_Init+0xc0>)
 8000fc0:	f001 fb58 	bl	8002674 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Trig_Pin */
  GPIO_InitStruct.Pin = Trig_Pin;
 8000fc4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000fc8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fca:	2301      	movs	r3, #1
 8000fcc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fd2:	2303      	movs	r3, #3
 8000fd4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Trig_GPIO_Port, &GPIO_InitStruct);
 8000fd6:	f107 0310 	add.w	r3, r7, #16
 8000fda:	4619      	mov	r1, r3
 8000fdc:	480b      	ldr	r0, [pc, #44]	@ (800100c <MX_GPIO_Init+0xbc>)
 8000fde:	f001 f9c5 	bl	800236c <HAL_GPIO_Init>

  /*Configure GPIO pin : DHT11_Pin */
  GPIO_InitStruct.Pin = DHT11_Pin;
 8000fe2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fe6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fe8:	2301      	movs	r3, #1
 8000fea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fec:	2300      	movs	r3, #0
 8000fee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ff0:	2303      	movs	r3, #3
 8000ff2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DHT11_GPIO_Port, &GPIO_InitStruct);
 8000ff4:	f107 0310 	add.w	r3, r7, #16
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	4805      	ldr	r0, [pc, #20]	@ (8001010 <MX_GPIO_Init+0xc0>)
 8000ffc:	f001 f9b6 	bl	800236c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001000:	bf00      	nop
 8001002:	3720      	adds	r7, #32
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}
 8001008:	40021000 	.word	0x40021000
 800100c:	40010c00 	.word	0x40010c00
 8001010:	40010800 	.word	0x40010800

08001014 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001018:	b672      	cpsid	i
}
 800101a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800101c:	bf00      	nop
 800101e:	e7fd      	b.n	800101c <Error_Handler+0x8>

08001020 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001020:	b480      	push	{r7}
 8001022:	b085      	sub	sp, #20
 8001024:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001026:	4b15      	ldr	r3, [pc, #84]	@ (800107c <HAL_MspInit+0x5c>)
 8001028:	699b      	ldr	r3, [r3, #24]
 800102a:	4a14      	ldr	r2, [pc, #80]	@ (800107c <HAL_MspInit+0x5c>)
 800102c:	f043 0301 	orr.w	r3, r3, #1
 8001030:	6193      	str	r3, [r2, #24]
 8001032:	4b12      	ldr	r3, [pc, #72]	@ (800107c <HAL_MspInit+0x5c>)
 8001034:	699b      	ldr	r3, [r3, #24]
 8001036:	f003 0301 	and.w	r3, r3, #1
 800103a:	60bb      	str	r3, [r7, #8]
 800103c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800103e:	4b0f      	ldr	r3, [pc, #60]	@ (800107c <HAL_MspInit+0x5c>)
 8001040:	69db      	ldr	r3, [r3, #28]
 8001042:	4a0e      	ldr	r2, [pc, #56]	@ (800107c <HAL_MspInit+0x5c>)
 8001044:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001048:	61d3      	str	r3, [r2, #28]
 800104a:	4b0c      	ldr	r3, [pc, #48]	@ (800107c <HAL_MspInit+0x5c>)
 800104c:	69db      	ldr	r3, [r3, #28]
 800104e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001052:	607b      	str	r3, [r7, #4]
 8001054:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001056:	4b0a      	ldr	r3, [pc, #40]	@ (8001080 <HAL_MspInit+0x60>)
 8001058:	685b      	ldr	r3, [r3, #4]
 800105a:	60fb      	str	r3, [r7, #12]
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001062:	60fb      	str	r3, [r7, #12]
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800106a:	60fb      	str	r3, [r7, #12]
 800106c:	4a04      	ldr	r2, [pc, #16]	@ (8001080 <HAL_MspInit+0x60>)
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001072:	bf00      	nop
 8001074:	3714      	adds	r7, #20
 8001076:	46bd      	mov	sp, r7
 8001078:	bc80      	pop	{r7}
 800107a:	4770      	bx	lr
 800107c:	40021000 	.word	0x40021000
 8001080:	40010000 	.word	0x40010000

08001084 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b088      	sub	sp, #32
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800108c:	f107 0310 	add.w	r3, r7, #16
 8001090:	2200      	movs	r2, #0
 8001092:	601a      	str	r2, [r3, #0]
 8001094:	605a      	str	r2, [r3, #4]
 8001096:	609a      	str	r2, [r3, #8]
 8001098:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	4a2c      	ldr	r2, [pc, #176]	@ (8001150 <HAL_ADC_MspInit+0xcc>)
 80010a0:	4293      	cmp	r3, r2
 80010a2:	d151      	bne.n	8001148 <HAL_ADC_MspInit+0xc4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010a4:	4b2b      	ldr	r3, [pc, #172]	@ (8001154 <HAL_ADC_MspInit+0xd0>)
 80010a6:	699b      	ldr	r3, [r3, #24]
 80010a8:	4a2a      	ldr	r2, [pc, #168]	@ (8001154 <HAL_ADC_MspInit+0xd0>)
 80010aa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80010ae:	6193      	str	r3, [r2, #24]
 80010b0:	4b28      	ldr	r3, [pc, #160]	@ (8001154 <HAL_ADC_MspInit+0xd0>)
 80010b2:	699b      	ldr	r3, [r3, #24]
 80010b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80010b8:	60fb      	str	r3, [r7, #12]
 80010ba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010bc:	4b25      	ldr	r3, [pc, #148]	@ (8001154 <HAL_ADC_MspInit+0xd0>)
 80010be:	699b      	ldr	r3, [r3, #24]
 80010c0:	4a24      	ldr	r2, [pc, #144]	@ (8001154 <HAL_ADC_MspInit+0xd0>)
 80010c2:	f043 0304 	orr.w	r3, r3, #4
 80010c6:	6193      	str	r3, [r2, #24]
 80010c8:	4b22      	ldr	r3, [pc, #136]	@ (8001154 <HAL_ADC_MspInit+0xd0>)
 80010ca:	699b      	ldr	r3, [r3, #24]
 80010cc:	f003 0304 	and.w	r3, r3, #4
 80010d0:	60bb      	str	r3, [r7, #8]
 80010d2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80010d4:	2307      	movs	r3, #7
 80010d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010d8:	2303      	movs	r3, #3
 80010da:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010dc:	f107 0310 	add.w	r3, r7, #16
 80010e0:	4619      	mov	r1, r3
 80010e2:	481d      	ldr	r0, [pc, #116]	@ (8001158 <HAL_ADC_MspInit+0xd4>)
 80010e4:	f001 f942 	bl	800236c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80010e8:	4b1c      	ldr	r3, [pc, #112]	@ (800115c <HAL_ADC_MspInit+0xd8>)
 80010ea:	4a1d      	ldr	r2, [pc, #116]	@ (8001160 <HAL_ADC_MspInit+0xdc>)
 80010ec:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010ee:	4b1b      	ldr	r3, [pc, #108]	@ (800115c <HAL_ADC_MspInit+0xd8>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80010f4:	4b19      	ldr	r3, [pc, #100]	@ (800115c <HAL_ADC_MspInit+0xd8>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80010fa:	4b18      	ldr	r3, [pc, #96]	@ (800115c <HAL_ADC_MspInit+0xd8>)
 80010fc:	2280      	movs	r2, #128	@ 0x80
 80010fe:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001100:	4b16      	ldr	r3, [pc, #88]	@ (800115c <HAL_ADC_MspInit+0xd8>)
 8001102:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001106:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001108:	4b14      	ldr	r3, [pc, #80]	@ (800115c <HAL_ADC_MspInit+0xd8>)
 800110a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800110e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001110:	4b12      	ldr	r3, [pc, #72]	@ (800115c <HAL_ADC_MspInit+0xd8>)
 8001112:	2220      	movs	r2, #32
 8001114:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001116:	4b11      	ldr	r3, [pc, #68]	@ (800115c <HAL_ADC_MspInit+0xd8>)
 8001118:	2200      	movs	r2, #0
 800111a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800111c:	480f      	ldr	r0, [pc, #60]	@ (800115c <HAL_ADC_MspInit+0xd8>)
 800111e:	f000 ff37 	bl	8001f90 <HAL_DMA_Init>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8001128:	f7ff ff74 	bl	8001014 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	4a0b      	ldr	r2, [pc, #44]	@ (800115c <HAL_ADC_MspInit+0xd8>)
 8001130:	621a      	str	r2, [r3, #32]
 8001132:	4a0a      	ldr	r2, [pc, #40]	@ (800115c <HAL_ADC_MspInit+0xd8>)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	6253      	str	r3, [r2, #36]	@ 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001138:	2200      	movs	r2, #0
 800113a:	2100      	movs	r1, #0
 800113c:	2012      	movs	r0, #18
 800113e:	f000 fef0 	bl	8001f22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001142:	2012      	movs	r0, #18
 8001144:	f000 ff09 	bl	8001f5a <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001148:	bf00      	nop
 800114a:	3720      	adds	r7, #32
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	40012400 	.word	0x40012400
 8001154:	40021000 	.word	0x40021000
 8001158:	40010800 	.word	0x40010800
 800115c:	20000220 	.word	0x20000220
 8001160:	40020008 	.word	0x40020008

08001164 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b088      	sub	sp, #32
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800116c:	f107 0310 	add.w	r3, r7, #16
 8001170:	2200      	movs	r2, #0
 8001172:	601a      	str	r2, [r3, #0]
 8001174:	605a      	str	r2, [r3, #4]
 8001176:	609a      	str	r2, [r3, #8]
 8001178:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	4a15      	ldr	r2, [pc, #84]	@ (80011d4 <HAL_I2C_MspInit+0x70>)
 8001180:	4293      	cmp	r3, r2
 8001182:	d123      	bne.n	80011cc <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001184:	4b14      	ldr	r3, [pc, #80]	@ (80011d8 <HAL_I2C_MspInit+0x74>)
 8001186:	699b      	ldr	r3, [r3, #24]
 8001188:	4a13      	ldr	r2, [pc, #76]	@ (80011d8 <HAL_I2C_MspInit+0x74>)
 800118a:	f043 0308 	orr.w	r3, r3, #8
 800118e:	6193      	str	r3, [r2, #24]
 8001190:	4b11      	ldr	r3, [pc, #68]	@ (80011d8 <HAL_I2C_MspInit+0x74>)
 8001192:	699b      	ldr	r3, [r3, #24]
 8001194:	f003 0308 	and.w	r3, r3, #8
 8001198:	60fb      	str	r3, [r7, #12]
 800119a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800119c:	23c0      	movs	r3, #192	@ 0xc0
 800119e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011a0:	2312      	movs	r3, #18
 80011a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011a4:	2303      	movs	r3, #3
 80011a6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011a8:	f107 0310 	add.w	r3, r7, #16
 80011ac:	4619      	mov	r1, r3
 80011ae:	480b      	ldr	r0, [pc, #44]	@ (80011dc <HAL_I2C_MspInit+0x78>)
 80011b0:	f001 f8dc 	bl	800236c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011b4:	4b08      	ldr	r3, [pc, #32]	@ (80011d8 <HAL_I2C_MspInit+0x74>)
 80011b6:	69db      	ldr	r3, [r3, #28]
 80011b8:	4a07      	ldr	r2, [pc, #28]	@ (80011d8 <HAL_I2C_MspInit+0x74>)
 80011ba:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80011be:	61d3      	str	r3, [r2, #28]
 80011c0:	4b05      	ldr	r3, [pc, #20]	@ (80011d8 <HAL_I2C_MspInit+0x74>)
 80011c2:	69db      	ldr	r3, [r3, #28]
 80011c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011c8:	60bb      	str	r3, [r7, #8]
 80011ca:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80011cc:	bf00      	nop
 80011ce:	3720      	adds	r7, #32
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	40005400 	.word	0x40005400
 80011d8:	40021000 	.word	0x40021000
 80011dc:	40010c00 	.word	0x40010c00

080011e0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b08a      	sub	sp, #40	@ 0x28
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e8:	f107 0318 	add.w	r3, r7, #24
 80011ec:	2200      	movs	r2, #0
 80011ee:	601a      	str	r2, [r3, #0]
 80011f0:	605a      	str	r2, [r3, #4]
 80011f2:	609a      	str	r2, [r3, #8]
 80011f4:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM1)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4a36      	ldr	r2, [pc, #216]	@ (80012d4 <HAL_TIM_Base_MspInit+0xf4>)
 80011fc:	4293      	cmp	r3, r2
 80011fe:	d12d      	bne.n	800125c <HAL_TIM_Base_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001200:	4b35      	ldr	r3, [pc, #212]	@ (80012d8 <HAL_TIM_Base_MspInit+0xf8>)
 8001202:	699b      	ldr	r3, [r3, #24]
 8001204:	4a34      	ldr	r2, [pc, #208]	@ (80012d8 <HAL_TIM_Base_MspInit+0xf8>)
 8001206:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800120a:	6193      	str	r3, [r2, #24]
 800120c:	4b32      	ldr	r3, [pc, #200]	@ (80012d8 <HAL_TIM_Base_MspInit+0xf8>)
 800120e:	699b      	ldr	r3, [r3, #24]
 8001210:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001214:	617b      	str	r3, [r7, #20]
 8001216:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001218:	4b2f      	ldr	r3, [pc, #188]	@ (80012d8 <HAL_TIM_Base_MspInit+0xf8>)
 800121a:	699b      	ldr	r3, [r3, #24]
 800121c:	4a2e      	ldr	r2, [pc, #184]	@ (80012d8 <HAL_TIM_Base_MspInit+0xf8>)
 800121e:	f043 0304 	orr.w	r3, r3, #4
 8001222:	6193      	str	r3, [r2, #24]
 8001224:	4b2c      	ldr	r3, [pc, #176]	@ (80012d8 <HAL_TIM_Base_MspInit+0xf8>)
 8001226:	699b      	ldr	r3, [r3, #24]
 8001228:	f003 0304 	and.w	r3, r3, #4
 800122c:	613b      	str	r3, [r7, #16]
 800122e:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001230:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001234:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001236:	2300      	movs	r3, #0
 8001238:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800123a:	2300      	movs	r3, #0
 800123c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800123e:	f107 0318 	add.w	r3, r7, #24
 8001242:	4619      	mov	r1, r3
 8001244:	4825      	ldr	r0, [pc, #148]	@ (80012dc <HAL_TIM_Base_MspInit+0xfc>)
 8001246:	f001 f891 	bl	800236c <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 800124a:	2200      	movs	r2, #0
 800124c:	2100      	movs	r1, #0
 800124e:	201b      	movs	r0, #27
 8001250:	f000 fe67 	bl	8001f22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001254:	201b      	movs	r0, #27
 8001256:	f000 fe80 	bl	8001f5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800125a:	e037      	b.n	80012cc <HAL_TIM_Base_MspInit+0xec>
  else if(htim_base->Instance==TIM2)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001264:	d132      	bne.n	80012cc <HAL_TIM_Base_MspInit+0xec>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001266:	4b1c      	ldr	r3, [pc, #112]	@ (80012d8 <HAL_TIM_Base_MspInit+0xf8>)
 8001268:	69db      	ldr	r3, [r3, #28]
 800126a:	4a1b      	ldr	r2, [pc, #108]	@ (80012d8 <HAL_TIM_Base_MspInit+0xf8>)
 800126c:	f043 0301 	orr.w	r3, r3, #1
 8001270:	61d3      	str	r3, [r2, #28]
 8001272:	4b19      	ldr	r3, [pc, #100]	@ (80012d8 <HAL_TIM_Base_MspInit+0xf8>)
 8001274:	69db      	ldr	r3, [r3, #28]
 8001276:	f003 0301 	and.w	r3, r3, #1
 800127a:	60fb      	str	r3, [r7, #12]
 800127c:	68fb      	ldr	r3, [r7, #12]
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 800127e:	4b18      	ldr	r3, [pc, #96]	@ (80012e0 <HAL_TIM_Base_MspInit+0x100>)
 8001280:	4a18      	ldr	r2, [pc, #96]	@ (80012e4 <HAL_TIM_Base_MspInit+0x104>)
 8001282:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001284:	4b16      	ldr	r3, [pc, #88]	@ (80012e0 <HAL_TIM_Base_MspInit+0x100>)
 8001286:	2210      	movs	r2, #16
 8001288:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800128a:	4b15      	ldr	r3, [pc, #84]	@ (80012e0 <HAL_TIM_Base_MspInit+0x100>)
 800128c:	2200      	movs	r2, #0
 800128e:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001290:	4b13      	ldr	r3, [pc, #76]	@ (80012e0 <HAL_TIM_Base_MspInit+0x100>)
 8001292:	2280      	movs	r2, #128	@ 0x80
 8001294:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001296:	4b12      	ldr	r3, [pc, #72]	@ (80012e0 <HAL_TIM_Base_MspInit+0x100>)
 8001298:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800129c:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800129e:	4b10      	ldr	r3, [pc, #64]	@ (80012e0 <HAL_TIM_Base_MspInit+0x100>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 80012a4:	4b0e      	ldr	r3, [pc, #56]	@ (80012e0 <HAL_TIM_Base_MspInit+0x100>)
 80012a6:	2220      	movs	r2, #32
 80012a8:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80012aa:	4b0d      	ldr	r3, [pc, #52]	@ (80012e0 <HAL_TIM_Base_MspInit+0x100>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 80012b0:	480b      	ldr	r0, [pc, #44]	@ (80012e0 <HAL_TIM_Base_MspInit+0x100>)
 80012b2:	f000 fe6d 	bl	8001f90 <HAL_DMA_Init>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d001      	beq.n	80012c0 <HAL_TIM_Base_MspInit+0xe0>
      Error_Handler();
 80012bc:	f7ff feaa 	bl	8001014 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	4a07      	ldr	r2, [pc, #28]	@ (80012e0 <HAL_TIM_Base_MspInit+0x100>)
 80012c4:	625a      	str	r2, [r3, #36]	@ 0x24
 80012c6:	4a06      	ldr	r2, [pc, #24]	@ (80012e0 <HAL_TIM_Base_MspInit+0x100>)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	6253      	str	r3, [r2, #36]	@ 0x24
}
 80012cc:	bf00      	nop
 80012ce:	3728      	adds	r7, #40	@ 0x28
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	40012c00 	.word	0x40012c00
 80012d8:	40021000 	.word	0x40021000
 80012dc:	40010800 	.word	0x40010800
 80012e0:	20000348 	.word	0x20000348
 80012e4:	40020058 	.word	0x40020058

080012e8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b088      	sub	sp, #32
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012f0:	f107 030c 	add.w	r3, r7, #12
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
 80012f8:	605a      	str	r2, [r3, #4]
 80012fa:	609a      	str	r2, [r3, #8]
 80012fc:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001306:	d12a      	bne.n	800135e <HAL_TIM_MspPostInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001308:	4b17      	ldr	r3, [pc, #92]	@ (8001368 <HAL_TIM_MspPostInit+0x80>)
 800130a:	699b      	ldr	r3, [r3, #24]
 800130c:	4a16      	ldr	r2, [pc, #88]	@ (8001368 <HAL_TIM_MspPostInit+0x80>)
 800130e:	f043 0304 	orr.w	r3, r3, #4
 8001312:	6193      	str	r3, [r2, #24]
 8001314:	4b14      	ldr	r3, [pc, #80]	@ (8001368 <HAL_TIM_MspPostInit+0x80>)
 8001316:	699b      	ldr	r3, [r3, #24]
 8001318:	f003 0304 	and.w	r3, r3, #4
 800131c:	60bb      	str	r3, [r7, #8]
 800131e:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001320:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001324:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001326:	2302      	movs	r3, #2
 8001328:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800132a:	2302      	movs	r3, #2
 800132c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800132e:	f107 030c 	add.w	r3, r7, #12
 8001332:	4619      	mov	r1, r3
 8001334:	480d      	ldr	r0, [pc, #52]	@ (800136c <HAL_TIM_MspPostInit+0x84>)
 8001336:	f001 f819 	bl	800236c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 800133a:	4b0d      	ldr	r3, [pc, #52]	@ (8001370 <HAL_TIM_MspPostInit+0x88>)
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	61fb      	str	r3, [r7, #28]
 8001340:	69fb      	ldr	r3, [r7, #28]
 8001342:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001346:	61fb      	str	r3, [r7, #28]
 8001348:	69fb      	ldr	r3, [r7, #28]
 800134a:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 800134e:	61fb      	str	r3, [r7, #28]
 8001350:	69fb      	ldr	r3, [r7, #28]
 8001352:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001356:	61fb      	str	r3, [r7, #28]
 8001358:	4a05      	ldr	r2, [pc, #20]	@ (8001370 <HAL_TIM_MspPostInit+0x88>)
 800135a:	69fb      	ldr	r3, [r7, #28]
 800135c:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800135e:	bf00      	nop
 8001360:	3720      	adds	r7, #32
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	40021000 	.word	0x40021000
 800136c:	40010800 	.word	0x40010800
 8001370:	40010000 	.word	0x40010000

08001374 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b088      	sub	sp, #32
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800137c:	f107 0310 	add.w	r3, r7, #16
 8001380:	2200      	movs	r2, #0
 8001382:	601a      	str	r2, [r3, #0]
 8001384:	605a      	str	r2, [r3, #4]
 8001386:	609a      	str	r2, [r3, #8]
 8001388:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	4a1c      	ldr	r2, [pc, #112]	@ (8001400 <HAL_UART_MspInit+0x8c>)
 8001390:	4293      	cmp	r3, r2
 8001392:	d131      	bne.n	80013f8 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001394:	4b1b      	ldr	r3, [pc, #108]	@ (8001404 <HAL_UART_MspInit+0x90>)
 8001396:	699b      	ldr	r3, [r3, #24]
 8001398:	4a1a      	ldr	r2, [pc, #104]	@ (8001404 <HAL_UART_MspInit+0x90>)
 800139a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800139e:	6193      	str	r3, [r2, #24]
 80013a0:	4b18      	ldr	r3, [pc, #96]	@ (8001404 <HAL_UART_MspInit+0x90>)
 80013a2:	699b      	ldr	r3, [r3, #24]
 80013a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013a8:	60fb      	str	r3, [r7, #12]
 80013aa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ac:	4b15      	ldr	r3, [pc, #84]	@ (8001404 <HAL_UART_MspInit+0x90>)
 80013ae:	699b      	ldr	r3, [r3, #24]
 80013b0:	4a14      	ldr	r2, [pc, #80]	@ (8001404 <HAL_UART_MspInit+0x90>)
 80013b2:	f043 0304 	orr.w	r3, r3, #4
 80013b6:	6193      	str	r3, [r2, #24]
 80013b8:	4b12      	ldr	r3, [pc, #72]	@ (8001404 <HAL_UART_MspInit+0x90>)
 80013ba:	699b      	ldr	r3, [r3, #24]
 80013bc:	f003 0304 	and.w	r3, r3, #4
 80013c0:	60bb      	str	r3, [r7, #8]
 80013c2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80013c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80013c8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ca:	2302      	movs	r3, #2
 80013cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013ce:	2303      	movs	r3, #3
 80013d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013d2:	f107 0310 	add.w	r3, r7, #16
 80013d6:	4619      	mov	r1, r3
 80013d8:	480b      	ldr	r0, [pc, #44]	@ (8001408 <HAL_UART_MspInit+0x94>)
 80013da:	f000 ffc7 	bl	800236c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80013de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80013e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013e4:	2300      	movs	r3, #0
 80013e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e8:	2300      	movs	r3, #0
 80013ea:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ec:	f107 0310 	add.w	r3, r7, #16
 80013f0:	4619      	mov	r1, r3
 80013f2:	4805      	ldr	r0, [pc, #20]	@ (8001408 <HAL_UART_MspInit+0x94>)
 80013f4:	f000 ffba 	bl	800236c <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80013f8:	bf00      	nop
 80013fa:	3720      	adds	r7, #32
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	40013800 	.word	0x40013800
 8001404:	40021000 	.word	0x40021000
 8001408:	40010800 	.word	0x40010800

0800140c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001410:	bf00      	nop
 8001412:	e7fd      	b.n	8001410 <NMI_Handler+0x4>

08001414 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001418:	bf00      	nop
 800141a:	e7fd      	b.n	8001418 <HardFault_Handler+0x4>

0800141c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001420:	bf00      	nop
 8001422:	e7fd      	b.n	8001420 <MemManage_Handler+0x4>

08001424 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001424:	b480      	push	{r7}
 8001426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001428:	bf00      	nop
 800142a:	e7fd      	b.n	8001428 <BusFault_Handler+0x4>

0800142c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001430:	bf00      	nop
 8001432:	e7fd      	b.n	8001430 <UsageFault_Handler+0x4>

08001434 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001438:	bf00      	nop
 800143a:	46bd      	mov	sp, r7
 800143c:	bc80      	pop	{r7}
 800143e:	4770      	bx	lr

08001440 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001444:	bf00      	nop
 8001446:	46bd      	mov	sp, r7
 8001448:	bc80      	pop	{r7}
 800144a:	4770      	bx	lr

0800144c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001450:	bf00      	nop
 8001452:	46bd      	mov	sp, r7
 8001454:	bc80      	pop	{r7}
 8001456:	4770      	bx	lr

08001458 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800145c:	f000 f95e 	bl	800171c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001460:	bf00      	nop
 8001462:	bd80      	pop	{r7, pc}

08001464 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001468:	4802      	ldr	r0, [pc, #8]	@ (8001474 <DMA1_Channel1_IRQHandler+0x10>)
 800146a:	f000 fe4b 	bl	8002104 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800146e:	bf00      	nop
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	20000220 	.word	0x20000220

08001478 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 800147c:	4802      	ldr	r0, [pc, #8]	@ (8001488 <DMA1_Channel5_IRQHandler+0x10>)
 800147e:	f000 fe41 	bl	8002104 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001482:	bf00      	nop
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	20000348 	.word	0x20000348

0800148c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001490:	4802      	ldr	r0, [pc, #8]	@ (800149c <ADC1_2_IRQHandler+0x10>)
 8001492:	f000 fa5b 	bl	800194c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001496:	bf00      	nop
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	200001f0 	.word	0x200001f0

080014a0 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80014a4:	4802      	ldr	r0, [pc, #8]	@ (80014b0 <TIM1_CC_IRQHandler+0x10>)
 80014a6:	f002 f9ab 	bl	8003800 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80014aa:	bf00      	nop
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	200002b8 	.word	0x200002b8

080014b4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
  return 1;
 80014b8:	2301      	movs	r3, #1
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	46bd      	mov	sp, r7
 80014be:	bc80      	pop	{r7}
 80014c0:	4770      	bx	lr

080014c2 <_kill>:

int _kill(int pid, int sig)
{
 80014c2:	b580      	push	{r7, lr}
 80014c4:	b082      	sub	sp, #8
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	6078      	str	r0, [r7, #4]
 80014ca:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80014cc:	f004 fa6c 	bl	80059a8 <__errno>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2216      	movs	r2, #22
 80014d4:	601a      	str	r2, [r3, #0]
  return -1;
 80014d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014da:	4618      	mov	r0, r3
 80014dc:	3708      	adds	r7, #8
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}

080014e2 <_exit>:

void _exit (int status)
{
 80014e2:	b580      	push	{r7, lr}
 80014e4:	b082      	sub	sp, #8
 80014e6:	af00      	add	r7, sp, #0
 80014e8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80014ea:	f04f 31ff 	mov.w	r1, #4294967295
 80014ee:	6878      	ldr	r0, [r7, #4]
 80014f0:	f7ff ffe7 	bl	80014c2 <_kill>
  while (1) {}    /* Make sure we hang here */
 80014f4:	bf00      	nop
 80014f6:	e7fd      	b.n	80014f4 <_exit+0x12>

080014f8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b086      	sub	sp, #24
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	60f8      	str	r0, [r7, #12]
 8001500:	60b9      	str	r1, [r7, #8]
 8001502:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001504:	2300      	movs	r3, #0
 8001506:	617b      	str	r3, [r7, #20]
 8001508:	e00a      	b.n	8001520 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800150a:	f3af 8000 	nop.w
 800150e:	4601      	mov	r1, r0
 8001510:	68bb      	ldr	r3, [r7, #8]
 8001512:	1c5a      	adds	r2, r3, #1
 8001514:	60ba      	str	r2, [r7, #8]
 8001516:	b2ca      	uxtb	r2, r1
 8001518:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	3301      	adds	r3, #1
 800151e:	617b      	str	r3, [r7, #20]
 8001520:	697a      	ldr	r2, [r7, #20]
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	429a      	cmp	r2, r3
 8001526:	dbf0      	blt.n	800150a <_read+0x12>
  }

  return len;
 8001528:	687b      	ldr	r3, [r7, #4]
}
 800152a:	4618      	mov	r0, r3
 800152c:	3718      	adds	r7, #24
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}

08001532 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001532:	b580      	push	{r7, lr}
 8001534:	b086      	sub	sp, #24
 8001536:	af00      	add	r7, sp, #0
 8001538:	60f8      	str	r0, [r7, #12]
 800153a:	60b9      	str	r1, [r7, #8]
 800153c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800153e:	2300      	movs	r3, #0
 8001540:	617b      	str	r3, [r7, #20]
 8001542:	e009      	b.n	8001558 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001544:	68bb      	ldr	r3, [r7, #8]
 8001546:	1c5a      	adds	r2, r3, #1
 8001548:	60ba      	str	r2, [r7, #8]
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	4618      	mov	r0, r3
 800154e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001552:	697b      	ldr	r3, [r7, #20]
 8001554:	3301      	adds	r3, #1
 8001556:	617b      	str	r3, [r7, #20]
 8001558:	697a      	ldr	r2, [r7, #20]
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	429a      	cmp	r2, r3
 800155e:	dbf1      	blt.n	8001544 <_write+0x12>
  }
  return len;
 8001560:	687b      	ldr	r3, [r7, #4]
}
 8001562:	4618      	mov	r0, r3
 8001564:	3718      	adds	r7, #24
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}

0800156a <_close>:

int _close(int file)
{
 800156a:	b480      	push	{r7}
 800156c:	b083      	sub	sp, #12
 800156e:	af00      	add	r7, sp, #0
 8001570:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001572:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001576:	4618      	mov	r0, r3
 8001578:	370c      	adds	r7, #12
 800157a:	46bd      	mov	sp, r7
 800157c:	bc80      	pop	{r7}
 800157e:	4770      	bx	lr

08001580 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001580:	b480      	push	{r7}
 8001582:	b083      	sub	sp, #12
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
 8001588:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001590:	605a      	str	r2, [r3, #4]
  return 0;
 8001592:	2300      	movs	r3, #0
}
 8001594:	4618      	mov	r0, r3
 8001596:	370c      	adds	r7, #12
 8001598:	46bd      	mov	sp, r7
 800159a:	bc80      	pop	{r7}
 800159c:	4770      	bx	lr

0800159e <_isatty>:

int _isatty(int file)
{
 800159e:	b480      	push	{r7}
 80015a0:	b083      	sub	sp, #12
 80015a2:	af00      	add	r7, sp, #0
 80015a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80015a6:	2301      	movs	r3, #1
}
 80015a8:	4618      	mov	r0, r3
 80015aa:	370c      	adds	r7, #12
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bc80      	pop	{r7}
 80015b0:	4770      	bx	lr

080015b2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015b2:	b480      	push	{r7}
 80015b4:	b085      	sub	sp, #20
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	60f8      	str	r0, [r7, #12]
 80015ba:	60b9      	str	r1, [r7, #8]
 80015bc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015be:	2300      	movs	r3, #0
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	3714      	adds	r7, #20
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bc80      	pop	{r7}
 80015c8:	4770      	bx	lr
	...

080015cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b086      	sub	sp, #24
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015d4:	4a14      	ldr	r2, [pc, #80]	@ (8001628 <_sbrk+0x5c>)
 80015d6:	4b15      	ldr	r3, [pc, #84]	@ (800162c <_sbrk+0x60>)
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015dc:	697b      	ldr	r3, [r7, #20]
 80015de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015e0:	4b13      	ldr	r3, [pc, #76]	@ (8001630 <_sbrk+0x64>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d102      	bne.n	80015ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015e8:	4b11      	ldr	r3, [pc, #68]	@ (8001630 <_sbrk+0x64>)
 80015ea:	4a12      	ldr	r2, [pc, #72]	@ (8001634 <_sbrk+0x68>)
 80015ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015ee:	4b10      	ldr	r3, [pc, #64]	@ (8001630 <_sbrk+0x64>)
 80015f0:	681a      	ldr	r2, [r3, #0]
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	4413      	add	r3, r2
 80015f6:	693a      	ldr	r2, [r7, #16]
 80015f8:	429a      	cmp	r2, r3
 80015fa:	d207      	bcs.n	800160c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015fc:	f004 f9d4 	bl	80059a8 <__errno>
 8001600:	4603      	mov	r3, r0
 8001602:	220c      	movs	r2, #12
 8001604:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001606:	f04f 33ff 	mov.w	r3, #4294967295
 800160a:	e009      	b.n	8001620 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800160c:	4b08      	ldr	r3, [pc, #32]	@ (8001630 <_sbrk+0x64>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001612:	4b07      	ldr	r3, [pc, #28]	@ (8001630 <_sbrk+0x64>)
 8001614:	681a      	ldr	r2, [r3, #0]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	4413      	add	r3, r2
 800161a:	4a05      	ldr	r2, [pc, #20]	@ (8001630 <_sbrk+0x64>)
 800161c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800161e:	68fb      	ldr	r3, [r7, #12]
}
 8001620:	4618      	mov	r0, r3
 8001622:	3718      	adds	r7, #24
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	20005000 	.word	0x20005000
 800162c:	00000400 	.word	0x00000400
 8001630:	200003d4 	.word	0x200003d4
 8001634:	20000600 	.word	0x20000600

08001638 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800163c:	bf00      	nop
 800163e:	46bd      	mov	sp, r7
 8001640:	bc80      	pop	{r7}
 8001642:	4770      	bx	lr

08001644 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
     bl  SystemInit
 8001644:	f7ff fff8 	bl	8001638 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001648:	480b      	ldr	r0, [pc, #44]	@ (8001678 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800164a:	490c      	ldr	r1, [pc, #48]	@ (800167c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800164c:	4a0c      	ldr	r2, [pc, #48]	@ (8001680 <LoopFillZerobss+0x16>)
  movs r3, #0
 800164e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001650:	e002      	b.n	8001658 <LoopCopyDataInit>

08001652 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001652:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001654:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001656:	3304      	adds	r3, #4

08001658 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001658:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800165a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800165c:	d3f9      	bcc.n	8001652 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800165e:	4a09      	ldr	r2, [pc, #36]	@ (8001684 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001660:	4c09      	ldr	r4, [pc, #36]	@ (8001688 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001662:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001664:	e001      	b.n	800166a <LoopFillZerobss>

08001666 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001666:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001668:	3204      	adds	r2, #4

0800166a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800166a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800166c:	d3fb      	bcc.n	8001666 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800166e:	f004 f9a1 	bl	80059b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001672:	f7ff fa29 	bl	8000ac8 <main>
  bx lr
 8001676:	4770      	bx	lr
  ldr r0, =_sdata
 8001678:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800167c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001680:	08007b18 	.word	0x08007b18
  ldr r2, =_sbss
 8001684:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001688:	200005fc 	.word	0x200005fc

0800168c <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800168c:	e7fe      	b.n	800168c <CAN1_RX1_IRQHandler>
	...

08001690 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001694:	4b08      	ldr	r3, [pc, #32]	@ (80016b8 <HAL_Init+0x28>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4a07      	ldr	r2, [pc, #28]	@ (80016b8 <HAL_Init+0x28>)
 800169a:	f043 0310 	orr.w	r3, r3, #16
 800169e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016a0:	2003      	movs	r0, #3
 80016a2:	f000 fc33 	bl	8001f0c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016a6:	200f      	movs	r0, #15
 80016a8:	f000 f808 	bl	80016bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016ac:	f7ff fcb8 	bl	8001020 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016b0:	2300      	movs	r3, #0
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	40022000 	.word	0x40022000

080016bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016c4:	4b12      	ldr	r3, [pc, #72]	@ (8001710 <HAL_InitTick+0x54>)
 80016c6:	681a      	ldr	r2, [r3, #0]
 80016c8:	4b12      	ldr	r3, [pc, #72]	@ (8001714 <HAL_InitTick+0x58>)
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	4619      	mov	r1, r3
 80016ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80016d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80016da:	4618      	mov	r0, r3
 80016dc:	f000 fc4b 	bl	8001f76 <HAL_SYSTICK_Config>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d001      	beq.n	80016ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016e6:	2301      	movs	r3, #1
 80016e8:	e00e      	b.n	8001708 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2b0f      	cmp	r3, #15
 80016ee:	d80a      	bhi.n	8001706 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016f0:	2200      	movs	r2, #0
 80016f2:	6879      	ldr	r1, [r7, #4]
 80016f4:	f04f 30ff 	mov.w	r0, #4294967295
 80016f8:	f000 fc13 	bl	8001f22 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016fc:	4a06      	ldr	r2, [pc, #24]	@ (8001718 <HAL_InitTick+0x5c>)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001702:	2300      	movs	r3, #0
 8001704:	e000      	b.n	8001708 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001706:	2301      	movs	r3, #1
}
 8001708:	4618      	mov	r0, r3
 800170a:	3708      	adds	r7, #8
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}
 8001710:	20000000 	.word	0x20000000
 8001714:	20000008 	.word	0x20000008
 8001718:	20000004 	.word	0x20000004

0800171c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001720:	4b05      	ldr	r3, [pc, #20]	@ (8001738 <HAL_IncTick+0x1c>)
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	461a      	mov	r2, r3
 8001726:	4b05      	ldr	r3, [pc, #20]	@ (800173c <HAL_IncTick+0x20>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4413      	add	r3, r2
 800172c:	4a03      	ldr	r2, [pc, #12]	@ (800173c <HAL_IncTick+0x20>)
 800172e:	6013      	str	r3, [r2, #0]
}
 8001730:	bf00      	nop
 8001732:	46bd      	mov	sp, r7
 8001734:	bc80      	pop	{r7}
 8001736:	4770      	bx	lr
 8001738:	20000008 	.word	0x20000008
 800173c:	200003d8 	.word	0x200003d8

08001740 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0
  return uwTick;
 8001744:	4b02      	ldr	r3, [pc, #8]	@ (8001750 <HAL_GetTick+0x10>)
 8001746:	681b      	ldr	r3, [r3, #0]
}
 8001748:	4618      	mov	r0, r3
 800174a:	46bd      	mov	sp, r7
 800174c:	bc80      	pop	{r7}
 800174e:	4770      	bx	lr
 8001750:	200003d8 	.word	0x200003d8

08001754 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b084      	sub	sp, #16
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800175c:	f7ff fff0 	bl	8001740 <HAL_GetTick>
 8001760:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	f1b3 3fff 	cmp.w	r3, #4294967295
 800176c:	d005      	beq.n	800177a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800176e:	4b0a      	ldr	r3, [pc, #40]	@ (8001798 <HAL_Delay+0x44>)
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	461a      	mov	r2, r3
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	4413      	add	r3, r2
 8001778:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800177a:	bf00      	nop
 800177c:	f7ff ffe0 	bl	8001740 <HAL_GetTick>
 8001780:	4602      	mov	r2, r0
 8001782:	68bb      	ldr	r3, [r7, #8]
 8001784:	1ad3      	subs	r3, r2, r3
 8001786:	68fa      	ldr	r2, [r7, #12]
 8001788:	429a      	cmp	r2, r3
 800178a:	d8f7      	bhi.n	800177c <HAL_Delay+0x28>
  {
  }
}
 800178c:	bf00      	nop
 800178e:	bf00      	nop
 8001790:	3710      	adds	r7, #16
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	20000008 	.word	0x20000008

0800179c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b086      	sub	sp, #24
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017a4:	2300      	movs	r3, #0
 80017a6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80017a8:	2300      	movs	r3, #0
 80017aa:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80017ac:	2300      	movs	r3, #0
 80017ae:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80017b0:	2300      	movs	r3, #0
 80017b2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d101      	bne.n	80017be <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80017ba:	2301      	movs	r3, #1
 80017bc:	e0be      	b.n	800193c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	689b      	ldr	r3, [r3, #8]
 80017c2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d109      	bne.n	80017e0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2200      	movs	r2, #0
 80017d0:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	2200      	movs	r2, #0
 80017d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80017da:	6878      	ldr	r0, [r7, #4]
 80017dc:	f7ff fc52 	bl	8001084 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80017e0:	6878      	ldr	r0, [r7, #4]
 80017e2:	f000 fa7d 	bl	8001ce0 <ADC_ConversionStop_Disable>
 80017e6:	4603      	mov	r3, r0
 80017e8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017ee:	f003 0310 	and.w	r3, r3, #16
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	f040 8099 	bne.w	800192a <HAL_ADC_Init+0x18e>
 80017f8:	7dfb      	ldrb	r3, [r7, #23]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	f040 8095 	bne.w	800192a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001804:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001808:	f023 0302 	bic.w	r3, r3, #2
 800180c:	f043 0202 	orr.w	r2, r3, #2
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800181c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	7b1b      	ldrb	r3, [r3, #12]
 8001822:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001824:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001826:	68ba      	ldr	r2, [r7, #8]
 8001828:	4313      	orrs	r3, r2
 800182a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	689b      	ldr	r3, [r3, #8]
 8001830:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001834:	d003      	beq.n	800183e <HAL_ADC_Init+0xa2>
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	689b      	ldr	r3, [r3, #8]
 800183a:	2b01      	cmp	r3, #1
 800183c:	d102      	bne.n	8001844 <HAL_ADC_Init+0xa8>
 800183e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001842:	e000      	b.n	8001846 <HAL_ADC_Init+0xaa>
 8001844:	2300      	movs	r3, #0
 8001846:	693a      	ldr	r2, [r7, #16]
 8001848:	4313      	orrs	r3, r2
 800184a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	7d1b      	ldrb	r3, [r3, #20]
 8001850:	2b01      	cmp	r3, #1
 8001852:	d119      	bne.n	8001888 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	7b1b      	ldrb	r3, [r3, #12]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d109      	bne.n	8001870 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	699b      	ldr	r3, [r3, #24]
 8001860:	3b01      	subs	r3, #1
 8001862:	035a      	lsls	r2, r3, #13
 8001864:	693b      	ldr	r3, [r7, #16]
 8001866:	4313      	orrs	r3, r2
 8001868:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800186c:	613b      	str	r3, [r7, #16]
 800186e:	e00b      	b.n	8001888 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001874:	f043 0220 	orr.w	r2, r3, #32
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001880:	f043 0201 	orr.w	r2, r3, #1
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	693a      	ldr	r2, [r7, #16]
 8001898:	430a      	orrs	r2, r1
 800189a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	689a      	ldr	r2, [r3, #8]
 80018a2:	4b28      	ldr	r3, [pc, #160]	@ (8001944 <HAL_ADC_Init+0x1a8>)
 80018a4:	4013      	ands	r3, r2
 80018a6:	687a      	ldr	r2, [r7, #4]
 80018a8:	6812      	ldr	r2, [r2, #0]
 80018aa:	68b9      	ldr	r1, [r7, #8]
 80018ac:	430b      	orrs	r3, r1
 80018ae:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	689b      	ldr	r3, [r3, #8]
 80018b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80018b8:	d003      	beq.n	80018c2 <HAL_ADC_Init+0x126>
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	689b      	ldr	r3, [r3, #8]
 80018be:	2b01      	cmp	r3, #1
 80018c0:	d104      	bne.n	80018cc <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	691b      	ldr	r3, [r3, #16]
 80018c6:	3b01      	subs	r3, #1
 80018c8:	051b      	lsls	r3, r3, #20
 80018ca:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018d2:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	68fa      	ldr	r2, [r7, #12]
 80018dc:	430a      	orrs	r2, r1
 80018de:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	689a      	ldr	r2, [r3, #8]
 80018e6:	4b18      	ldr	r3, [pc, #96]	@ (8001948 <HAL_ADC_Init+0x1ac>)
 80018e8:	4013      	ands	r3, r2
 80018ea:	68ba      	ldr	r2, [r7, #8]
 80018ec:	429a      	cmp	r2, r3
 80018ee:	d10b      	bne.n	8001908 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2200      	movs	r2, #0
 80018f4:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018fa:	f023 0303 	bic.w	r3, r3, #3
 80018fe:	f043 0201 	orr.w	r2, r3, #1
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001906:	e018      	b.n	800193a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800190c:	f023 0312 	bic.w	r3, r3, #18
 8001910:	f043 0210 	orr.w	r2, r3, #16
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800191c:	f043 0201 	orr.w	r2, r3, #1
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001924:	2301      	movs	r3, #1
 8001926:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001928:	e007      	b.n	800193a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800192e:	f043 0210 	orr.w	r2, r3, #16
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001936:	2301      	movs	r3, #1
 8001938:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800193a:	7dfb      	ldrb	r3, [r7, #23]
}
 800193c:	4618      	mov	r0, r3
 800193e:	3718      	adds	r7, #24
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	ffe1f7fd 	.word	0xffe1f7fd
 8001948:	ff1f0efe 	.word	0xff1f0efe

0800194c <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b084      	sub	sp, #16
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8001964:	68bb      	ldr	r3, [r7, #8]
 8001966:	f003 0320 	and.w	r3, r3, #32
 800196a:	2b00      	cmp	r3, #0
 800196c:	d03e      	beq.n	80019ec <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	f003 0302 	and.w	r3, r3, #2
 8001974:	2b00      	cmp	r3, #0
 8001976:	d039      	beq.n	80019ec <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800197c:	f003 0310 	and.w	r3, r3, #16
 8001980:	2b00      	cmp	r3, #0
 8001982:	d105      	bne.n	8001990 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001988:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	689b      	ldr	r3, [r3, #8]
 8001996:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800199a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800199e:	d11d      	bne.n	80019dc <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d119      	bne.n	80019dc <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	685a      	ldr	r2, [r3, #4]
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f022 0220 	bic.w	r2, r2, #32
 80019b6:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019bc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d105      	bne.n	80019dc <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019d4:	f043 0201 	orr.w	r2, r3, #1
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80019dc:	6878      	ldr	r0, [r7, #4]
 80019de:	f000 f874 	bl	8001aca <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f06f 0212 	mvn.w	r2, #18
 80019ea:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 80019ec:	68bb      	ldr	r3, [r7, #8]
 80019ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d04d      	beq.n	8001a92 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	f003 0304 	and.w	r3, r3, #4
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d048      	beq.n	8001a92 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a04:	f003 0310 	and.w	r3, r3, #16
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d105      	bne.n	8001a18 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a10:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	689b      	ldr	r3, [r3, #8]
 8001a1e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8001a22:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8001a26:	d012      	beq.n	8001a4e <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d125      	bne.n	8001a82 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	689b      	ldr	r3, [r3, #8]
 8001a3c:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001a40:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001a44:	d11d      	bne.n	8001a82 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d119      	bne.n	8001a82 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	685a      	ldr	r2, [r3, #4]
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001a5c:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a62:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d105      	bne.n	8001a82 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a7a:	f043 0201 	orr.w	r2, r3, #1
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001a82:	6878      	ldr	r0, [r7, #4]
 8001a84:	f000 f96d 	bl	8001d62 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f06f 020c 	mvn.w	r2, #12
 8001a90:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8001a92:	68bb      	ldr	r3, [r7, #8]
 8001a94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d012      	beq.n	8001ac2 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	f003 0301 	and.w	r3, r3, #1
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d00d      	beq.n	8001ac2 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001aaa:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001ab2:	6878      	ldr	r0, [r7, #4]
 8001ab4:	f000 f812 	bl	8001adc <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f06f 0201 	mvn.w	r2, #1
 8001ac0:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8001ac2:	bf00      	nop
 8001ac4:	3710      	adds	r7, #16
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}

08001aca <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001aca:	b480      	push	{r7}
 8001acc:	b083      	sub	sp, #12
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001ad2:	bf00      	nop
 8001ad4:	370c      	adds	r7, #12
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bc80      	pop	{r7}
 8001ada:	4770      	bx	lr

08001adc <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b083      	sub	sp, #12
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001ae4:	bf00      	nop
 8001ae6:	370c      	adds	r7, #12
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bc80      	pop	{r7}
 8001aec:	4770      	bx	lr
	...

08001af0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001af0:	b480      	push	{r7}
 8001af2:	b085      	sub	sp, #20
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
 8001af8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001afa:	2300      	movs	r3, #0
 8001afc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001afe:	2300      	movs	r3, #0
 8001b00:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001b08:	2b01      	cmp	r3, #1
 8001b0a:	d101      	bne.n	8001b10 <HAL_ADC_ConfigChannel+0x20>
 8001b0c:	2302      	movs	r3, #2
 8001b0e:	e0dc      	b.n	8001cca <HAL_ADC_ConfigChannel+0x1da>
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2201      	movs	r2, #1
 8001b14:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	2b06      	cmp	r3, #6
 8001b1e:	d81c      	bhi.n	8001b5a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	685a      	ldr	r2, [r3, #4]
 8001b2a:	4613      	mov	r3, r2
 8001b2c:	009b      	lsls	r3, r3, #2
 8001b2e:	4413      	add	r3, r2
 8001b30:	3b05      	subs	r3, #5
 8001b32:	221f      	movs	r2, #31
 8001b34:	fa02 f303 	lsl.w	r3, r2, r3
 8001b38:	43db      	mvns	r3, r3
 8001b3a:	4019      	ands	r1, r3
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	6818      	ldr	r0, [r3, #0]
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	685a      	ldr	r2, [r3, #4]
 8001b44:	4613      	mov	r3, r2
 8001b46:	009b      	lsls	r3, r3, #2
 8001b48:	4413      	add	r3, r2
 8001b4a:	3b05      	subs	r3, #5
 8001b4c:	fa00 f203 	lsl.w	r2, r0, r3
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	430a      	orrs	r2, r1
 8001b56:	635a      	str	r2, [r3, #52]	@ 0x34
 8001b58:	e03c      	b.n	8001bd4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	2b0c      	cmp	r3, #12
 8001b60:	d81c      	bhi.n	8001b9c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	685a      	ldr	r2, [r3, #4]
 8001b6c:	4613      	mov	r3, r2
 8001b6e:	009b      	lsls	r3, r3, #2
 8001b70:	4413      	add	r3, r2
 8001b72:	3b23      	subs	r3, #35	@ 0x23
 8001b74:	221f      	movs	r2, #31
 8001b76:	fa02 f303 	lsl.w	r3, r2, r3
 8001b7a:	43db      	mvns	r3, r3
 8001b7c:	4019      	ands	r1, r3
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	6818      	ldr	r0, [r3, #0]
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	685a      	ldr	r2, [r3, #4]
 8001b86:	4613      	mov	r3, r2
 8001b88:	009b      	lsls	r3, r3, #2
 8001b8a:	4413      	add	r3, r2
 8001b8c:	3b23      	subs	r3, #35	@ 0x23
 8001b8e:	fa00 f203 	lsl.w	r2, r0, r3
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	430a      	orrs	r2, r1
 8001b98:	631a      	str	r2, [r3, #48]	@ 0x30
 8001b9a:	e01b      	b.n	8001bd4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	685a      	ldr	r2, [r3, #4]
 8001ba6:	4613      	mov	r3, r2
 8001ba8:	009b      	lsls	r3, r3, #2
 8001baa:	4413      	add	r3, r2
 8001bac:	3b41      	subs	r3, #65	@ 0x41
 8001bae:	221f      	movs	r2, #31
 8001bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb4:	43db      	mvns	r3, r3
 8001bb6:	4019      	ands	r1, r3
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	6818      	ldr	r0, [r3, #0]
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	685a      	ldr	r2, [r3, #4]
 8001bc0:	4613      	mov	r3, r2
 8001bc2:	009b      	lsls	r3, r3, #2
 8001bc4:	4413      	add	r3, r2
 8001bc6:	3b41      	subs	r3, #65	@ 0x41
 8001bc8:	fa00 f203 	lsl.w	r2, r0, r3
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	430a      	orrs	r2, r1
 8001bd2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	2b09      	cmp	r3, #9
 8001bda:	d91c      	bls.n	8001c16 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	68d9      	ldr	r1, [r3, #12]
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	681a      	ldr	r2, [r3, #0]
 8001be6:	4613      	mov	r3, r2
 8001be8:	005b      	lsls	r3, r3, #1
 8001bea:	4413      	add	r3, r2
 8001bec:	3b1e      	subs	r3, #30
 8001bee:	2207      	movs	r2, #7
 8001bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf4:	43db      	mvns	r3, r3
 8001bf6:	4019      	ands	r1, r3
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	6898      	ldr	r0, [r3, #8]
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	4613      	mov	r3, r2
 8001c02:	005b      	lsls	r3, r3, #1
 8001c04:	4413      	add	r3, r2
 8001c06:	3b1e      	subs	r3, #30
 8001c08:	fa00 f203 	lsl.w	r2, r0, r3
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	430a      	orrs	r2, r1
 8001c12:	60da      	str	r2, [r3, #12]
 8001c14:	e019      	b.n	8001c4a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	6919      	ldr	r1, [r3, #16]
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	681a      	ldr	r2, [r3, #0]
 8001c20:	4613      	mov	r3, r2
 8001c22:	005b      	lsls	r3, r3, #1
 8001c24:	4413      	add	r3, r2
 8001c26:	2207      	movs	r2, #7
 8001c28:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2c:	43db      	mvns	r3, r3
 8001c2e:	4019      	ands	r1, r3
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	6898      	ldr	r0, [r3, #8]
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	4613      	mov	r3, r2
 8001c3a:	005b      	lsls	r3, r3, #1
 8001c3c:	4413      	add	r3, r2
 8001c3e:	fa00 f203 	lsl.w	r2, r0, r3
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	430a      	orrs	r2, r1
 8001c48:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	2b10      	cmp	r3, #16
 8001c50:	d003      	beq.n	8001c5a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001c56:	2b11      	cmp	r3, #17
 8001c58:	d132      	bne.n	8001cc0 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4a1d      	ldr	r2, [pc, #116]	@ (8001cd4 <HAL_ADC_ConfigChannel+0x1e4>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d125      	bne.n	8001cb0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	689b      	ldr	r3, [r3, #8]
 8001c6a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d126      	bne.n	8001cc0 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	689a      	ldr	r2, [r3, #8]
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001c80:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	2b10      	cmp	r3, #16
 8001c88:	d11a      	bne.n	8001cc0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001c8a:	4b13      	ldr	r3, [pc, #76]	@ (8001cd8 <HAL_ADC_ConfigChannel+0x1e8>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a13      	ldr	r2, [pc, #76]	@ (8001cdc <HAL_ADC_ConfigChannel+0x1ec>)
 8001c90:	fba2 2303 	umull	r2, r3, r2, r3
 8001c94:	0c9a      	lsrs	r2, r3, #18
 8001c96:	4613      	mov	r3, r2
 8001c98:	009b      	lsls	r3, r3, #2
 8001c9a:	4413      	add	r3, r2
 8001c9c:	005b      	lsls	r3, r3, #1
 8001c9e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001ca0:	e002      	b.n	8001ca8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001ca2:	68bb      	ldr	r3, [r7, #8]
 8001ca4:	3b01      	subs	r3, #1
 8001ca6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001ca8:	68bb      	ldr	r3, [r7, #8]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d1f9      	bne.n	8001ca2 <HAL_ADC_ConfigChannel+0x1b2>
 8001cae:	e007      	b.n	8001cc0 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cb4:	f043 0220 	orr.w	r2, r3, #32
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001cbc:	2301      	movs	r3, #1
 8001cbe:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001cc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3714      	adds	r7, #20
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bc80      	pop	{r7}
 8001cd2:	4770      	bx	lr
 8001cd4:	40012400 	.word	0x40012400
 8001cd8:	20000000 	.word	0x20000000
 8001cdc:	431bde83 	.word	0x431bde83

08001ce0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b084      	sub	sp, #16
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	689b      	ldr	r3, [r3, #8]
 8001cf2:	f003 0301 	and.w	r3, r3, #1
 8001cf6:	2b01      	cmp	r3, #1
 8001cf8:	d12e      	bne.n	8001d58 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	689a      	ldr	r2, [r3, #8]
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f022 0201 	bic.w	r2, r2, #1
 8001d08:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001d0a:	f7ff fd19 	bl	8001740 <HAL_GetTick>
 8001d0e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001d10:	e01b      	b.n	8001d4a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001d12:	f7ff fd15 	bl	8001740 <HAL_GetTick>
 8001d16:	4602      	mov	r2, r0
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	1ad3      	subs	r3, r2, r3
 8001d1c:	2b02      	cmp	r3, #2
 8001d1e:	d914      	bls.n	8001d4a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	f003 0301 	and.w	r3, r3, #1
 8001d2a:	2b01      	cmp	r3, #1
 8001d2c:	d10d      	bne.n	8001d4a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d32:	f043 0210 	orr.w	r2, r3, #16
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d3e:	f043 0201 	orr.w	r2, r3, #1
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8001d46:	2301      	movs	r3, #1
 8001d48:	e007      	b.n	8001d5a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	f003 0301 	and.w	r3, r3, #1
 8001d54:	2b01      	cmp	r3, #1
 8001d56:	d0dc      	beq.n	8001d12 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001d58:	2300      	movs	r3, #0
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	3710      	adds	r7, #16
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}

08001d62 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001d62:	b480      	push	{r7}
 8001d64:	b083      	sub	sp, #12
 8001d66:	af00      	add	r7, sp, #0
 8001d68:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8001d6a:	bf00      	nop
 8001d6c:	370c      	adds	r7, #12
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bc80      	pop	{r7}
 8001d72:	4770      	bx	lr

08001d74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b085      	sub	sp, #20
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	f003 0307 	and.w	r3, r3, #7
 8001d82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d84:	4b0c      	ldr	r3, [pc, #48]	@ (8001db8 <__NVIC_SetPriorityGrouping+0x44>)
 8001d86:	68db      	ldr	r3, [r3, #12]
 8001d88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d8a:	68ba      	ldr	r2, [r7, #8]
 8001d8c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d90:	4013      	ands	r3, r2
 8001d92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d9c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001da0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001da4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001da6:	4a04      	ldr	r2, [pc, #16]	@ (8001db8 <__NVIC_SetPriorityGrouping+0x44>)
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	60d3      	str	r3, [r2, #12]
}
 8001dac:	bf00      	nop
 8001dae:	3714      	adds	r7, #20
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bc80      	pop	{r7}
 8001db4:	4770      	bx	lr
 8001db6:	bf00      	nop
 8001db8:	e000ed00 	.word	0xe000ed00

08001dbc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001dc0:	4b04      	ldr	r3, [pc, #16]	@ (8001dd4 <__NVIC_GetPriorityGrouping+0x18>)
 8001dc2:	68db      	ldr	r3, [r3, #12]
 8001dc4:	0a1b      	lsrs	r3, r3, #8
 8001dc6:	f003 0307 	and.w	r3, r3, #7
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bc80      	pop	{r7}
 8001dd0:	4770      	bx	lr
 8001dd2:	bf00      	nop
 8001dd4:	e000ed00 	.word	0xe000ed00

08001dd8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b083      	sub	sp, #12
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	4603      	mov	r3, r0
 8001de0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001de2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	db0b      	blt.n	8001e02 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001dea:	79fb      	ldrb	r3, [r7, #7]
 8001dec:	f003 021f 	and.w	r2, r3, #31
 8001df0:	4906      	ldr	r1, [pc, #24]	@ (8001e0c <__NVIC_EnableIRQ+0x34>)
 8001df2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001df6:	095b      	lsrs	r3, r3, #5
 8001df8:	2001      	movs	r0, #1
 8001dfa:	fa00 f202 	lsl.w	r2, r0, r2
 8001dfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001e02:	bf00      	nop
 8001e04:	370c      	adds	r7, #12
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bc80      	pop	{r7}
 8001e0a:	4770      	bx	lr
 8001e0c:	e000e100 	.word	0xe000e100

08001e10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	4603      	mov	r3, r0
 8001e18:	6039      	str	r1, [r7, #0]
 8001e1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	db0a      	blt.n	8001e3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	b2da      	uxtb	r2, r3
 8001e28:	490c      	ldr	r1, [pc, #48]	@ (8001e5c <__NVIC_SetPriority+0x4c>)
 8001e2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e2e:	0112      	lsls	r2, r2, #4
 8001e30:	b2d2      	uxtb	r2, r2
 8001e32:	440b      	add	r3, r1
 8001e34:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e38:	e00a      	b.n	8001e50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	b2da      	uxtb	r2, r3
 8001e3e:	4908      	ldr	r1, [pc, #32]	@ (8001e60 <__NVIC_SetPriority+0x50>)
 8001e40:	79fb      	ldrb	r3, [r7, #7]
 8001e42:	f003 030f 	and.w	r3, r3, #15
 8001e46:	3b04      	subs	r3, #4
 8001e48:	0112      	lsls	r2, r2, #4
 8001e4a:	b2d2      	uxtb	r2, r2
 8001e4c:	440b      	add	r3, r1
 8001e4e:	761a      	strb	r2, [r3, #24]
}
 8001e50:	bf00      	nop
 8001e52:	370c      	adds	r7, #12
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bc80      	pop	{r7}
 8001e58:	4770      	bx	lr
 8001e5a:	bf00      	nop
 8001e5c:	e000e100 	.word	0xe000e100
 8001e60:	e000ed00 	.word	0xe000ed00

08001e64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b089      	sub	sp, #36	@ 0x24
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	60f8      	str	r0, [r7, #12]
 8001e6c:	60b9      	str	r1, [r7, #8]
 8001e6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	f003 0307 	and.w	r3, r3, #7
 8001e76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e78:	69fb      	ldr	r3, [r7, #28]
 8001e7a:	f1c3 0307 	rsb	r3, r3, #7
 8001e7e:	2b04      	cmp	r3, #4
 8001e80:	bf28      	it	cs
 8001e82:	2304      	movcs	r3, #4
 8001e84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e86:	69fb      	ldr	r3, [r7, #28]
 8001e88:	3304      	adds	r3, #4
 8001e8a:	2b06      	cmp	r3, #6
 8001e8c:	d902      	bls.n	8001e94 <NVIC_EncodePriority+0x30>
 8001e8e:	69fb      	ldr	r3, [r7, #28]
 8001e90:	3b03      	subs	r3, #3
 8001e92:	e000      	b.n	8001e96 <NVIC_EncodePriority+0x32>
 8001e94:	2300      	movs	r3, #0
 8001e96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e98:	f04f 32ff 	mov.w	r2, #4294967295
 8001e9c:	69bb      	ldr	r3, [r7, #24]
 8001e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea2:	43da      	mvns	r2, r3
 8001ea4:	68bb      	ldr	r3, [r7, #8]
 8001ea6:	401a      	ands	r2, r3
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001eac:	f04f 31ff 	mov.w	r1, #4294967295
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	fa01 f303 	lsl.w	r3, r1, r3
 8001eb6:	43d9      	mvns	r1, r3
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ebc:	4313      	orrs	r3, r2
         );
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3724      	adds	r7, #36	@ 0x24
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bc80      	pop	{r7}
 8001ec6:	4770      	bx	lr

08001ec8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b082      	sub	sp, #8
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	3b01      	subs	r3, #1
 8001ed4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ed8:	d301      	bcc.n	8001ede <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001eda:	2301      	movs	r3, #1
 8001edc:	e00f      	b.n	8001efe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ede:	4a0a      	ldr	r2, [pc, #40]	@ (8001f08 <SysTick_Config+0x40>)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	3b01      	subs	r3, #1
 8001ee4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ee6:	210f      	movs	r1, #15
 8001ee8:	f04f 30ff 	mov.w	r0, #4294967295
 8001eec:	f7ff ff90 	bl	8001e10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ef0:	4b05      	ldr	r3, [pc, #20]	@ (8001f08 <SysTick_Config+0x40>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ef6:	4b04      	ldr	r3, [pc, #16]	@ (8001f08 <SysTick_Config+0x40>)
 8001ef8:	2207      	movs	r2, #7
 8001efa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001efc:	2300      	movs	r3, #0
}
 8001efe:	4618      	mov	r0, r3
 8001f00:	3708      	adds	r7, #8
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	e000e010 	.word	0xe000e010

08001f0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b082      	sub	sp, #8
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f14:	6878      	ldr	r0, [r7, #4]
 8001f16:	f7ff ff2d 	bl	8001d74 <__NVIC_SetPriorityGrouping>
}
 8001f1a:	bf00      	nop
 8001f1c:	3708      	adds	r7, #8
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}

08001f22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f22:	b580      	push	{r7, lr}
 8001f24:	b086      	sub	sp, #24
 8001f26:	af00      	add	r7, sp, #0
 8001f28:	4603      	mov	r3, r0
 8001f2a:	60b9      	str	r1, [r7, #8]
 8001f2c:	607a      	str	r2, [r7, #4]
 8001f2e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f30:	2300      	movs	r3, #0
 8001f32:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f34:	f7ff ff42 	bl	8001dbc <__NVIC_GetPriorityGrouping>
 8001f38:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f3a:	687a      	ldr	r2, [r7, #4]
 8001f3c:	68b9      	ldr	r1, [r7, #8]
 8001f3e:	6978      	ldr	r0, [r7, #20]
 8001f40:	f7ff ff90 	bl	8001e64 <NVIC_EncodePriority>
 8001f44:	4602      	mov	r2, r0
 8001f46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f4a:	4611      	mov	r1, r2
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f7ff ff5f 	bl	8001e10 <__NVIC_SetPriority>
}
 8001f52:	bf00      	nop
 8001f54:	3718      	adds	r7, #24
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}

08001f5a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f5a:	b580      	push	{r7, lr}
 8001f5c:	b082      	sub	sp, #8
 8001f5e:	af00      	add	r7, sp, #0
 8001f60:	4603      	mov	r3, r0
 8001f62:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f7ff ff35 	bl	8001dd8 <__NVIC_EnableIRQ>
}
 8001f6e:	bf00      	nop
 8001f70:	3708      	adds	r7, #8
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}

08001f76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f76:	b580      	push	{r7, lr}
 8001f78:	b082      	sub	sp, #8
 8001f7a:	af00      	add	r7, sp, #0
 8001f7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f7e:	6878      	ldr	r0, [r7, #4]
 8001f80:	f7ff ffa2 	bl	8001ec8 <SysTick_Config>
 8001f84:	4603      	mov	r3, r0
}
 8001f86:	4618      	mov	r0, r3
 8001f88:	3708      	adds	r7, #8
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
	...

08001f90 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b085      	sub	sp, #20
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d101      	bne.n	8001fa6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	e043      	b.n	800202e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	461a      	mov	r2, r3
 8001fac:	4b22      	ldr	r3, [pc, #136]	@ (8002038 <HAL_DMA_Init+0xa8>)
 8001fae:	4413      	add	r3, r2
 8001fb0:	4a22      	ldr	r2, [pc, #136]	@ (800203c <HAL_DMA_Init+0xac>)
 8001fb2:	fba2 2303 	umull	r2, r3, r2, r3
 8001fb6:	091b      	lsrs	r3, r3, #4
 8001fb8:	009a      	lsls	r2, r3, #2
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	4a1f      	ldr	r2, [pc, #124]	@ (8002040 <HAL_DMA_Init+0xb0>)
 8001fc2:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2202      	movs	r2, #2
 8001fc8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001fda:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001fde:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001fe8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	68db      	ldr	r3, [r3, #12]
 8001fee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ff4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	695b      	ldr	r3, [r3, #20]
 8001ffa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002000:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	69db      	ldr	r3, [r3, #28]
 8002006:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002008:	68fa      	ldr	r2, [r7, #12]
 800200a:	4313      	orrs	r3, r2
 800200c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	68fa      	ldr	r2, [r7, #12]
 8002014:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2200      	movs	r2, #0
 800201a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2201      	movs	r2, #1
 8002020:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2200      	movs	r2, #0
 8002028:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800202c:	2300      	movs	r3, #0
}
 800202e:	4618      	mov	r0, r3
 8002030:	3714      	adds	r7, #20
 8002032:	46bd      	mov	sp, r7
 8002034:	bc80      	pop	{r7}
 8002036:	4770      	bx	lr
 8002038:	bffdfff8 	.word	0xbffdfff8
 800203c:	cccccccd 	.word	0xcccccccd
 8002040:	40020000 	.word	0x40020000

08002044 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b086      	sub	sp, #24
 8002048:	af00      	add	r7, sp, #0
 800204a:	60f8      	str	r0, [r7, #12]
 800204c:	60b9      	str	r1, [r7, #8]
 800204e:	607a      	str	r2, [r7, #4]
 8002050:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002052:	2300      	movs	r3, #0
 8002054:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	f893 3020 	ldrb.w	r3, [r3, #32]
 800205c:	2b01      	cmp	r3, #1
 800205e:	d101      	bne.n	8002064 <HAL_DMA_Start_IT+0x20>
 8002060:	2302      	movs	r3, #2
 8002062:	e04b      	b.n	80020fc <HAL_DMA_Start_IT+0xb8>
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	2201      	movs	r2, #1
 8002068:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002072:	b2db      	uxtb	r3, r3
 8002074:	2b01      	cmp	r3, #1
 8002076:	d13a      	bne.n	80020ee <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	2202      	movs	r2, #2
 800207c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	2200      	movs	r2, #0
 8002084:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	681a      	ldr	r2, [r3, #0]
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f022 0201 	bic.w	r2, r2, #1
 8002094:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	687a      	ldr	r2, [r7, #4]
 800209a:	68b9      	ldr	r1, [r7, #8]
 800209c:	68f8      	ldr	r0, [r7, #12]
 800209e:	f000 f937 	bl	8002310 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d008      	beq.n	80020bc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	681a      	ldr	r2, [r3, #0]
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f042 020e 	orr.w	r2, r2, #14
 80020b8:	601a      	str	r2, [r3, #0]
 80020ba:	e00f      	b.n	80020dc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	681a      	ldr	r2, [r3, #0]
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f022 0204 	bic.w	r2, r2, #4
 80020ca:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	681a      	ldr	r2, [r3, #0]
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f042 020a 	orr.w	r2, r2, #10
 80020da:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	681a      	ldr	r2, [r3, #0]
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f042 0201 	orr.w	r2, r2, #1
 80020ea:	601a      	str	r2, [r3, #0]
 80020ec:	e005      	b.n	80020fa <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	2200      	movs	r2, #0
 80020f2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80020f6:	2302      	movs	r3, #2
 80020f8:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80020fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80020fc:	4618      	mov	r0, r3
 80020fe:	3718      	adds	r7, #24
 8002100:	46bd      	mov	sp, r7
 8002102:	bd80      	pop	{r7, pc}

08002104 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b084      	sub	sp, #16
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002120:	2204      	movs	r2, #4
 8002122:	409a      	lsls	r2, r3
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	4013      	ands	r3, r2
 8002128:	2b00      	cmp	r3, #0
 800212a:	d04f      	beq.n	80021cc <HAL_DMA_IRQHandler+0xc8>
 800212c:	68bb      	ldr	r3, [r7, #8]
 800212e:	f003 0304 	and.w	r3, r3, #4
 8002132:	2b00      	cmp	r3, #0
 8002134:	d04a      	beq.n	80021cc <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f003 0320 	and.w	r3, r3, #32
 8002140:	2b00      	cmp	r3, #0
 8002142:	d107      	bne.n	8002154 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	681a      	ldr	r2, [r3, #0]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f022 0204 	bic.w	r2, r2, #4
 8002152:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a66      	ldr	r2, [pc, #408]	@ (80022f4 <HAL_DMA_IRQHandler+0x1f0>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d029      	beq.n	80021b2 <HAL_DMA_IRQHandler+0xae>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a65      	ldr	r2, [pc, #404]	@ (80022f8 <HAL_DMA_IRQHandler+0x1f4>)
 8002164:	4293      	cmp	r3, r2
 8002166:	d022      	beq.n	80021ae <HAL_DMA_IRQHandler+0xaa>
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a63      	ldr	r2, [pc, #396]	@ (80022fc <HAL_DMA_IRQHandler+0x1f8>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d01a      	beq.n	80021a8 <HAL_DMA_IRQHandler+0xa4>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a62      	ldr	r2, [pc, #392]	@ (8002300 <HAL_DMA_IRQHandler+0x1fc>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d012      	beq.n	80021a2 <HAL_DMA_IRQHandler+0x9e>
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a60      	ldr	r2, [pc, #384]	@ (8002304 <HAL_DMA_IRQHandler+0x200>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d00a      	beq.n	800219c <HAL_DMA_IRQHandler+0x98>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4a5f      	ldr	r2, [pc, #380]	@ (8002308 <HAL_DMA_IRQHandler+0x204>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d102      	bne.n	8002196 <HAL_DMA_IRQHandler+0x92>
 8002190:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002194:	e00e      	b.n	80021b4 <HAL_DMA_IRQHandler+0xb0>
 8002196:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800219a:	e00b      	b.n	80021b4 <HAL_DMA_IRQHandler+0xb0>
 800219c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80021a0:	e008      	b.n	80021b4 <HAL_DMA_IRQHandler+0xb0>
 80021a2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80021a6:	e005      	b.n	80021b4 <HAL_DMA_IRQHandler+0xb0>
 80021a8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80021ac:	e002      	b.n	80021b4 <HAL_DMA_IRQHandler+0xb0>
 80021ae:	2340      	movs	r3, #64	@ 0x40
 80021b0:	e000      	b.n	80021b4 <HAL_DMA_IRQHandler+0xb0>
 80021b2:	2304      	movs	r3, #4
 80021b4:	4a55      	ldr	r2, [pc, #340]	@ (800230c <HAL_DMA_IRQHandler+0x208>)
 80021b6:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021bc:	2b00      	cmp	r3, #0
 80021be:	f000 8094 	beq.w	80022ea <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021c6:	6878      	ldr	r0, [r7, #4]
 80021c8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80021ca:	e08e      	b.n	80022ea <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021d0:	2202      	movs	r2, #2
 80021d2:	409a      	lsls	r2, r3
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	4013      	ands	r3, r2
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d056      	beq.n	800228a <HAL_DMA_IRQHandler+0x186>
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	f003 0302 	and.w	r3, r3, #2
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d051      	beq.n	800228a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f003 0320 	and.w	r3, r3, #32
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d10b      	bne.n	800220c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f022 020a 	bic.w	r2, r2, #10
 8002202:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2201      	movs	r2, #1
 8002208:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a38      	ldr	r2, [pc, #224]	@ (80022f4 <HAL_DMA_IRQHandler+0x1f0>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d029      	beq.n	800226a <HAL_DMA_IRQHandler+0x166>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a37      	ldr	r2, [pc, #220]	@ (80022f8 <HAL_DMA_IRQHandler+0x1f4>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d022      	beq.n	8002266 <HAL_DMA_IRQHandler+0x162>
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a35      	ldr	r2, [pc, #212]	@ (80022fc <HAL_DMA_IRQHandler+0x1f8>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d01a      	beq.n	8002260 <HAL_DMA_IRQHandler+0x15c>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4a34      	ldr	r2, [pc, #208]	@ (8002300 <HAL_DMA_IRQHandler+0x1fc>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d012      	beq.n	800225a <HAL_DMA_IRQHandler+0x156>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a32      	ldr	r2, [pc, #200]	@ (8002304 <HAL_DMA_IRQHandler+0x200>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d00a      	beq.n	8002254 <HAL_DMA_IRQHandler+0x150>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	4a31      	ldr	r2, [pc, #196]	@ (8002308 <HAL_DMA_IRQHandler+0x204>)
 8002244:	4293      	cmp	r3, r2
 8002246:	d102      	bne.n	800224e <HAL_DMA_IRQHandler+0x14a>
 8002248:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800224c:	e00e      	b.n	800226c <HAL_DMA_IRQHandler+0x168>
 800224e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002252:	e00b      	b.n	800226c <HAL_DMA_IRQHandler+0x168>
 8002254:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002258:	e008      	b.n	800226c <HAL_DMA_IRQHandler+0x168>
 800225a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800225e:	e005      	b.n	800226c <HAL_DMA_IRQHandler+0x168>
 8002260:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002264:	e002      	b.n	800226c <HAL_DMA_IRQHandler+0x168>
 8002266:	2320      	movs	r3, #32
 8002268:	e000      	b.n	800226c <HAL_DMA_IRQHandler+0x168>
 800226a:	2302      	movs	r3, #2
 800226c:	4a27      	ldr	r2, [pc, #156]	@ (800230c <HAL_DMA_IRQHandler+0x208>)
 800226e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2200      	movs	r2, #0
 8002274:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800227c:	2b00      	cmp	r3, #0
 800227e:	d034      	beq.n	80022ea <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002284:	6878      	ldr	r0, [r7, #4]
 8002286:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002288:	e02f      	b.n	80022ea <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800228e:	2208      	movs	r2, #8
 8002290:	409a      	lsls	r2, r3
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	4013      	ands	r3, r2
 8002296:	2b00      	cmp	r3, #0
 8002298:	d028      	beq.n	80022ec <HAL_DMA_IRQHandler+0x1e8>
 800229a:	68bb      	ldr	r3, [r7, #8]
 800229c:	f003 0308 	and.w	r3, r3, #8
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d023      	beq.n	80022ec <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f022 020e 	bic.w	r2, r2, #14
 80022b2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022bc:	2101      	movs	r1, #1
 80022be:	fa01 f202 	lsl.w	r2, r1, r2
 80022c2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2201      	movs	r2, #1
 80022c8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2201      	movs	r2, #1
 80022ce:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2200      	movs	r2, #0
 80022d6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d004      	beq.n	80022ec <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022e6:	6878      	ldr	r0, [r7, #4]
 80022e8:	4798      	blx	r3
    }
  }
  return;
 80022ea:	bf00      	nop
 80022ec:	bf00      	nop
}
 80022ee:	3710      	adds	r7, #16
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	40020008 	.word	0x40020008
 80022f8:	4002001c 	.word	0x4002001c
 80022fc:	40020030 	.word	0x40020030
 8002300:	40020044 	.word	0x40020044
 8002304:	40020058 	.word	0x40020058
 8002308:	4002006c 	.word	0x4002006c
 800230c:	40020000 	.word	0x40020000

08002310 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002310:	b480      	push	{r7}
 8002312:	b085      	sub	sp, #20
 8002314:	af00      	add	r7, sp, #0
 8002316:	60f8      	str	r0, [r7, #12]
 8002318:	60b9      	str	r1, [r7, #8]
 800231a:	607a      	str	r2, [r7, #4]
 800231c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002326:	2101      	movs	r1, #1
 8002328:	fa01 f202 	lsl.w	r2, r1, r2
 800232c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	683a      	ldr	r2, [r7, #0]
 8002334:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	2b10      	cmp	r3, #16
 800233c:	d108      	bne.n	8002350 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	687a      	ldr	r2, [r7, #4]
 8002344:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	68ba      	ldr	r2, [r7, #8]
 800234c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800234e:	e007      	b.n	8002360 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	68ba      	ldr	r2, [r7, #8]
 8002356:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	687a      	ldr	r2, [r7, #4]
 800235e:	60da      	str	r2, [r3, #12]
}
 8002360:	bf00      	nop
 8002362:	3714      	adds	r7, #20
 8002364:	46bd      	mov	sp, r7
 8002366:	bc80      	pop	{r7}
 8002368:	4770      	bx	lr
	...

0800236c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800236c:	b480      	push	{r7}
 800236e:	b08b      	sub	sp, #44	@ 0x2c
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
 8002374:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002376:	2300      	movs	r3, #0
 8002378:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800237a:	2300      	movs	r3, #0
 800237c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800237e:	e169      	b.n	8002654 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002380:	2201      	movs	r2, #1
 8002382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002384:	fa02 f303 	lsl.w	r3, r2, r3
 8002388:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	69fa      	ldr	r2, [r7, #28]
 8002390:	4013      	ands	r3, r2
 8002392:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002394:	69ba      	ldr	r2, [r7, #24]
 8002396:	69fb      	ldr	r3, [r7, #28]
 8002398:	429a      	cmp	r2, r3
 800239a:	f040 8158 	bne.w	800264e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	4a9a      	ldr	r2, [pc, #616]	@ (800260c <HAL_GPIO_Init+0x2a0>)
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d05e      	beq.n	8002466 <HAL_GPIO_Init+0xfa>
 80023a8:	4a98      	ldr	r2, [pc, #608]	@ (800260c <HAL_GPIO_Init+0x2a0>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d875      	bhi.n	800249a <HAL_GPIO_Init+0x12e>
 80023ae:	4a98      	ldr	r2, [pc, #608]	@ (8002610 <HAL_GPIO_Init+0x2a4>)
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d058      	beq.n	8002466 <HAL_GPIO_Init+0xfa>
 80023b4:	4a96      	ldr	r2, [pc, #600]	@ (8002610 <HAL_GPIO_Init+0x2a4>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d86f      	bhi.n	800249a <HAL_GPIO_Init+0x12e>
 80023ba:	4a96      	ldr	r2, [pc, #600]	@ (8002614 <HAL_GPIO_Init+0x2a8>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	d052      	beq.n	8002466 <HAL_GPIO_Init+0xfa>
 80023c0:	4a94      	ldr	r2, [pc, #592]	@ (8002614 <HAL_GPIO_Init+0x2a8>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d869      	bhi.n	800249a <HAL_GPIO_Init+0x12e>
 80023c6:	4a94      	ldr	r2, [pc, #592]	@ (8002618 <HAL_GPIO_Init+0x2ac>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d04c      	beq.n	8002466 <HAL_GPIO_Init+0xfa>
 80023cc:	4a92      	ldr	r2, [pc, #584]	@ (8002618 <HAL_GPIO_Init+0x2ac>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d863      	bhi.n	800249a <HAL_GPIO_Init+0x12e>
 80023d2:	4a92      	ldr	r2, [pc, #584]	@ (800261c <HAL_GPIO_Init+0x2b0>)
 80023d4:	4293      	cmp	r3, r2
 80023d6:	d046      	beq.n	8002466 <HAL_GPIO_Init+0xfa>
 80023d8:	4a90      	ldr	r2, [pc, #576]	@ (800261c <HAL_GPIO_Init+0x2b0>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d85d      	bhi.n	800249a <HAL_GPIO_Init+0x12e>
 80023de:	2b12      	cmp	r3, #18
 80023e0:	d82a      	bhi.n	8002438 <HAL_GPIO_Init+0xcc>
 80023e2:	2b12      	cmp	r3, #18
 80023e4:	d859      	bhi.n	800249a <HAL_GPIO_Init+0x12e>
 80023e6:	a201      	add	r2, pc, #4	@ (adr r2, 80023ec <HAL_GPIO_Init+0x80>)
 80023e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023ec:	08002467 	.word	0x08002467
 80023f0:	08002441 	.word	0x08002441
 80023f4:	08002453 	.word	0x08002453
 80023f8:	08002495 	.word	0x08002495
 80023fc:	0800249b 	.word	0x0800249b
 8002400:	0800249b 	.word	0x0800249b
 8002404:	0800249b 	.word	0x0800249b
 8002408:	0800249b 	.word	0x0800249b
 800240c:	0800249b 	.word	0x0800249b
 8002410:	0800249b 	.word	0x0800249b
 8002414:	0800249b 	.word	0x0800249b
 8002418:	0800249b 	.word	0x0800249b
 800241c:	0800249b 	.word	0x0800249b
 8002420:	0800249b 	.word	0x0800249b
 8002424:	0800249b 	.word	0x0800249b
 8002428:	0800249b 	.word	0x0800249b
 800242c:	0800249b 	.word	0x0800249b
 8002430:	08002449 	.word	0x08002449
 8002434:	0800245d 	.word	0x0800245d
 8002438:	4a79      	ldr	r2, [pc, #484]	@ (8002620 <HAL_GPIO_Init+0x2b4>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d013      	beq.n	8002466 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800243e:	e02c      	b.n	800249a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	68db      	ldr	r3, [r3, #12]
 8002444:	623b      	str	r3, [r7, #32]
          break;
 8002446:	e029      	b.n	800249c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	68db      	ldr	r3, [r3, #12]
 800244c:	3304      	adds	r3, #4
 800244e:	623b      	str	r3, [r7, #32]
          break;
 8002450:	e024      	b.n	800249c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	68db      	ldr	r3, [r3, #12]
 8002456:	3308      	adds	r3, #8
 8002458:	623b      	str	r3, [r7, #32]
          break;
 800245a:	e01f      	b.n	800249c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	330c      	adds	r3, #12
 8002462:	623b      	str	r3, [r7, #32]
          break;
 8002464:	e01a      	b.n	800249c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	689b      	ldr	r3, [r3, #8]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d102      	bne.n	8002474 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800246e:	2304      	movs	r3, #4
 8002470:	623b      	str	r3, [r7, #32]
          break;
 8002472:	e013      	b.n	800249c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	689b      	ldr	r3, [r3, #8]
 8002478:	2b01      	cmp	r3, #1
 800247a:	d105      	bne.n	8002488 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800247c:	2308      	movs	r3, #8
 800247e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	69fa      	ldr	r2, [r7, #28]
 8002484:	611a      	str	r2, [r3, #16]
          break;
 8002486:	e009      	b.n	800249c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002488:	2308      	movs	r3, #8
 800248a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	69fa      	ldr	r2, [r7, #28]
 8002490:	615a      	str	r2, [r3, #20]
          break;
 8002492:	e003      	b.n	800249c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002494:	2300      	movs	r3, #0
 8002496:	623b      	str	r3, [r7, #32]
          break;
 8002498:	e000      	b.n	800249c <HAL_GPIO_Init+0x130>
          break;
 800249a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800249c:	69bb      	ldr	r3, [r7, #24]
 800249e:	2bff      	cmp	r3, #255	@ 0xff
 80024a0:	d801      	bhi.n	80024a6 <HAL_GPIO_Init+0x13a>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	e001      	b.n	80024aa <HAL_GPIO_Init+0x13e>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	3304      	adds	r3, #4
 80024aa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80024ac:	69bb      	ldr	r3, [r7, #24]
 80024ae:	2bff      	cmp	r3, #255	@ 0xff
 80024b0:	d802      	bhi.n	80024b8 <HAL_GPIO_Init+0x14c>
 80024b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024b4:	009b      	lsls	r3, r3, #2
 80024b6:	e002      	b.n	80024be <HAL_GPIO_Init+0x152>
 80024b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ba:	3b08      	subs	r3, #8
 80024bc:	009b      	lsls	r3, r3, #2
 80024be:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80024c0:	697b      	ldr	r3, [r7, #20]
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	210f      	movs	r1, #15
 80024c6:	693b      	ldr	r3, [r7, #16]
 80024c8:	fa01 f303 	lsl.w	r3, r1, r3
 80024cc:	43db      	mvns	r3, r3
 80024ce:	401a      	ands	r2, r3
 80024d0:	6a39      	ldr	r1, [r7, #32]
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	fa01 f303 	lsl.w	r3, r1, r3
 80024d8:	431a      	orrs	r2, r3
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	f000 80b1 	beq.w	800264e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80024ec:	4b4d      	ldr	r3, [pc, #308]	@ (8002624 <HAL_GPIO_Init+0x2b8>)
 80024ee:	699b      	ldr	r3, [r3, #24]
 80024f0:	4a4c      	ldr	r2, [pc, #304]	@ (8002624 <HAL_GPIO_Init+0x2b8>)
 80024f2:	f043 0301 	orr.w	r3, r3, #1
 80024f6:	6193      	str	r3, [r2, #24]
 80024f8:	4b4a      	ldr	r3, [pc, #296]	@ (8002624 <HAL_GPIO_Init+0x2b8>)
 80024fa:	699b      	ldr	r3, [r3, #24]
 80024fc:	f003 0301 	and.w	r3, r3, #1
 8002500:	60bb      	str	r3, [r7, #8]
 8002502:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002504:	4a48      	ldr	r2, [pc, #288]	@ (8002628 <HAL_GPIO_Init+0x2bc>)
 8002506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002508:	089b      	lsrs	r3, r3, #2
 800250a:	3302      	adds	r3, #2
 800250c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002510:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002514:	f003 0303 	and.w	r3, r3, #3
 8002518:	009b      	lsls	r3, r3, #2
 800251a:	220f      	movs	r2, #15
 800251c:	fa02 f303 	lsl.w	r3, r2, r3
 8002520:	43db      	mvns	r3, r3
 8002522:	68fa      	ldr	r2, [r7, #12]
 8002524:	4013      	ands	r3, r2
 8002526:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	4a40      	ldr	r2, [pc, #256]	@ (800262c <HAL_GPIO_Init+0x2c0>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d013      	beq.n	8002558 <HAL_GPIO_Init+0x1ec>
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	4a3f      	ldr	r2, [pc, #252]	@ (8002630 <HAL_GPIO_Init+0x2c4>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d00d      	beq.n	8002554 <HAL_GPIO_Init+0x1e8>
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	4a3e      	ldr	r2, [pc, #248]	@ (8002634 <HAL_GPIO_Init+0x2c8>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d007      	beq.n	8002550 <HAL_GPIO_Init+0x1e4>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	4a3d      	ldr	r2, [pc, #244]	@ (8002638 <HAL_GPIO_Init+0x2cc>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d101      	bne.n	800254c <HAL_GPIO_Init+0x1e0>
 8002548:	2303      	movs	r3, #3
 800254a:	e006      	b.n	800255a <HAL_GPIO_Init+0x1ee>
 800254c:	2304      	movs	r3, #4
 800254e:	e004      	b.n	800255a <HAL_GPIO_Init+0x1ee>
 8002550:	2302      	movs	r3, #2
 8002552:	e002      	b.n	800255a <HAL_GPIO_Init+0x1ee>
 8002554:	2301      	movs	r3, #1
 8002556:	e000      	b.n	800255a <HAL_GPIO_Init+0x1ee>
 8002558:	2300      	movs	r3, #0
 800255a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800255c:	f002 0203 	and.w	r2, r2, #3
 8002560:	0092      	lsls	r2, r2, #2
 8002562:	4093      	lsls	r3, r2
 8002564:	68fa      	ldr	r2, [r7, #12]
 8002566:	4313      	orrs	r3, r2
 8002568:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800256a:	492f      	ldr	r1, [pc, #188]	@ (8002628 <HAL_GPIO_Init+0x2bc>)
 800256c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800256e:	089b      	lsrs	r3, r3, #2
 8002570:	3302      	adds	r3, #2
 8002572:	68fa      	ldr	r2, [r7, #12]
 8002574:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002580:	2b00      	cmp	r3, #0
 8002582:	d006      	beq.n	8002592 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002584:	4b2d      	ldr	r3, [pc, #180]	@ (800263c <HAL_GPIO_Init+0x2d0>)
 8002586:	689a      	ldr	r2, [r3, #8]
 8002588:	492c      	ldr	r1, [pc, #176]	@ (800263c <HAL_GPIO_Init+0x2d0>)
 800258a:	69bb      	ldr	r3, [r7, #24]
 800258c:	4313      	orrs	r3, r2
 800258e:	608b      	str	r3, [r1, #8]
 8002590:	e006      	b.n	80025a0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002592:	4b2a      	ldr	r3, [pc, #168]	@ (800263c <HAL_GPIO_Init+0x2d0>)
 8002594:	689a      	ldr	r2, [r3, #8]
 8002596:	69bb      	ldr	r3, [r7, #24]
 8002598:	43db      	mvns	r3, r3
 800259a:	4928      	ldr	r1, [pc, #160]	@ (800263c <HAL_GPIO_Init+0x2d0>)
 800259c:	4013      	ands	r3, r2
 800259e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d006      	beq.n	80025ba <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80025ac:	4b23      	ldr	r3, [pc, #140]	@ (800263c <HAL_GPIO_Init+0x2d0>)
 80025ae:	68da      	ldr	r2, [r3, #12]
 80025b0:	4922      	ldr	r1, [pc, #136]	@ (800263c <HAL_GPIO_Init+0x2d0>)
 80025b2:	69bb      	ldr	r3, [r7, #24]
 80025b4:	4313      	orrs	r3, r2
 80025b6:	60cb      	str	r3, [r1, #12]
 80025b8:	e006      	b.n	80025c8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80025ba:	4b20      	ldr	r3, [pc, #128]	@ (800263c <HAL_GPIO_Init+0x2d0>)
 80025bc:	68da      	ldr	r2, [r3, #12]
 80025be:	69bb      	ldr	r3, [r7, #24]
 80025c0:	43db      	mvns	r3, r3
 80025c2:	491e      	ldr	r1, [pc, #120]	@ (800263c <HAL_GPIO_Init+0x2d0>)
 80025c4:	4013      	ands	r3, r2
 80025c6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d006      	beq.n	80025e2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80025d4:	4b19      	ldr	r3, [pc, #100]	@ (800263c <HAL_GPIO_Init+0x2d0>)
 80025d6:	685a      	ldr	r2, [r3, #4]
 80025d8:	4918      	ldr	r1, [pc, #96]	@ (800263c <HAL_GPIO_Init+0x2d0>)
 80025da:	69bb      	ldr	r3, [r7, #24]
 80025dc:	4313      	orrs	r3, r2
 80025de:	604b      	str	r3, [r1, #4]
 80025e0:	e006      	b.n	80025f0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80025e2:	4b16      	ldr	r3, [pc, #88]	@ (800263c <HAL_GPIO_Init+0x2d0>)
 80025e4:	685a      	ldr	r2, [r3, #4]
 80025e6:	69bb      	ldr	r3, [r7, #24]
 80025e8:	43db      	mvns	r3, r3
 80025ea:	4914      	ldr	r1, [pc, #80]	@ (800263c <HAL_GPIO_Init+0x2d0>)
 80025ec:	4013      	ands	r3, r2
 80025ee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d021      	beq.n	8002640 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80025fc:	4b0f      	ldr	r3, [pc, #60]	@ (800263c <HAL_GPIO_Init+0x2d0>)
 80025fe:	681a      	ldr	r2, [r3, #0]
 8002600:	490e      	ldr	r1, [pc, #56]	@ (800263c <HAL_GPIO_Init+0x2d0>)
 8002602:	69bb      	ldr	r3, [r7, #24]
 8002604:	4313      	orrs	r3, r2
 8002606:	600b      	str	r3, [r1, #0]
 8002608:	e021      	b.n	800264e <HAL_GPIO_Init+0x2e2>
 800260a:	bf00      	nop
 800260c:	10320000 	.word	0x10320000
 8002610:	10310000 	.word	0x10310000
 8002614:	10220000 	.word	0x10220000
 8002618:	10210000 	.word	0x10210000
 800261c:	10120000 	.word	0x10120000
 8002620:	10110000 	.word	0x10110000
 8002624:	40021000 	.word	0x40021000
 8002628:	40010000 	.word	0x40010000
 800262c:	40010800 	.word	0x40010800
 8002630:	40010c00 	.word	0x40010c00
 8002634:	40011000 	.word	0x40011000
 8002638:	40011400 	.word	0x40011400
 800263c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002640:	4b0b      	ldr	r3, [pc, #44]	@ (8002670 <HAL_GPIO_Init+0x304>)
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	69bb      	ldr	r3, [r7, #24]
 8002646:	43db      	mvns	r3, r3
 8002648:	4909      	ldr	r1, [pc, #36]	@ (8002670 <HAL_GPIO_Init+0x304>)
 800264a:	4013      	ands	r3, r2
 800264c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800264e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002650:	3301      	adds	r3, #1
 8002652:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	681a      	ldr	r2, [r3, #0]
 8002658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800265a:	fa22 f303 	lsr.w	r3, r2, r3
 800265e:	2b00      	cmp	r3, #0
 8002660:	f47f ae8e 	bne.w	8002380 <HAL_GPIO_Init+0x14>
  }
}
 8002664:	bf00      	nop
 8002666:	bf00      	nop
 8002668:	372c      	adds	r7, #44	@ 0x2c
 800266a:	46bd      	mov	sp, r7
 800266c:	bc80      	pop	{r7}
 800266e:	4770      	bx	lr
 8002670:	40010400 	.word	0x40010400

08002674 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002674:	b480      	push	{r7}
 8002676:	b083      	sub	sp, #12
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
 800267c:	460b      	mov	r3, r1
 800267e:	807b      	strh	r3, [r7, #2]
 8002680:	4613      	mov	r3, r2
 8002682:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002684:	787b      	ldrb	r3, [r7, #1]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d003      	beq.n	8002692 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800268a:	887a      	ldrh	r2, [r7, #2]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002690:	e003      	b.n	800269a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002692:	887b      	ldrh	r3, [r7, #2]
 8002694:	041a      	lsls	r2, r3, #16
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	611a      	str	r2, [r3, #16]
}
 800269a:	bf00      	nop
 800269c:	370c      	adds	r7, #12
 800269e:	46bd      	mov	sp, r7
 80026a0:	bc80      	pop	{r7}
 80026a2:	4770      	bx	lr

080026a4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b084      	sub	sp, #16
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d101      	bne.n	80026b6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80026b2:	2301      	movs	r3, #1
 80026b4:	e12b      	b.n	800290e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80026bc:	b2db      	uxtb	r3, r3
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d106      	bne.n	80026d0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2200      	movs	r2, #0
 80026c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80026ca:	6878      	ldr	r0, [r7, #4]
 80026cc:	f7fe fd4a 	bl	8001164 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2224      	movs	r2, #36	@ 0x24
 80026d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f022 0201 	bic.w	r2, r2, #1
 80026e6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	681a      	ldr	r2, [r3, #0]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80026f6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002706:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002708:	f000 fcdc 	bl	80030c4 <HAL_RCC_GetPCLK1Freq>
 800270c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	685b      	ldr	r3, [r3, #4]
 8002712:	4a81      	ldr	r2, [pc, #516]	@ (8002918 <HAL_I2C_Init+0x274>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d807      	bhi.n	8002728 <HAL_I2C_Init+0x84>
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	4a80      	ldr	r2, [pc, #512]	@ (800291c <HAL_I2C_Init+0x278>)
 800271c:	4293      	cmp	r3, r2
 800271e:	bf94      	ite	ls
 8002720:	2301      	movls	r3, #1
 8002722:	2300      	movhi	r3, #0
 8002724:	b2db      	uxtb	r3, r3
 8002726:	e006      	b.n	8002736 <HAL_I2C_Init+0x92>
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	4a7d      	ldr	r2, [pc, #500]	@ (8002920 <HAL_I2C_Init+0x27c>)
 800272c:	4293      	cmp	r3, r2
 800272e:	bf94      	ite	ls
 8002730:	2301      	movls	r3, #1
 8002732:	2300      	movhi	r3, #0
 8002734:	b2db      	uxtb	r3, r3
 8002736:	2b00      	cmp	r3, #0
 8002738:	d001      	beq.n	800273e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	e0e7      	b.n	800290e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	4a78      	ldr	r2, [pc, #480]	@ (8002924 <HAL_I2C_Init+0x280>)
 8002742:	fba2 2303 	umull	r2, r3, r2, r3
 8002746:	0c9b      	lsrs	r3, r3, #18
 8002748:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	68ba      	ldr	r2, [r7, #8]
 800275a:	430a      	orrs	r2, r1
 800275c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	6a1b      	ldr	r3, [r3, #32]
 8002764:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	4a6a      	ldr	r2, [pc, #424]	@ (8002918 <HAL_I2C_Init+0x274>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d802      	bhi.n	8002778 <HAL_I2C_Init+0xd4>
 8002772:	68bb      	ldr	r3, [r7, #8]
 8002774:	3301      	adds	r3, #1
 8002776:	e009      	b.n	800278c <HAL_I2C_Init+0xe8>
 8002778:	68bb      	ldr	r3, [r7, #8]
 800277a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800277e:	fb02 f303 	mul.w	r3, r2, r3
 8002782:	4a69      	ldr	r2, [pc, #420]	@ (8002928 <HAL_I2C_Init+0x284>)
 8002784:	fba2 2303 	umull	r2, r3, r2, r3
 8002788:	099b      	lsrs	r3, r3, #6
 800278a:	3301      	adds	r3, #1
 800278c:	687a      	ldr	r2, [r7, #4]
 800278e:	6812      	ldr	r2, [r2, #0]
 8002790:	430b      	orrs	r3, r1
 8002792:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	69db      	ldr	r3, [r3, #28]
 800279a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800279e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	495c      	ldr	r1, [pc, #368]	@ (8002918 <HAL_I2C_Init+0x274>)
 80027a8:	428b      	cmp	r3, r1
 80027aa:	d819      	bhi.n	80027e0 <HAL_I2C_Init+0x13c>
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	1e59      	subs	r1, r3, #1
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	005b      	lsls	r3, r3, #1
 80027b6:	fbb1 f3f3 	udiv	r3, r1, r3
 80027ba:	1c59      	adds	r1, r3, #1
 80027bc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80027c0:	400b      	ands	r3, r1
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d00a      	beq.n	80027dc <HAL_I2C_Init+0x138>
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	1e59      	subs	r1, r3, #1
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	005b      	lsls	r3, r3, #1
 80027d0:	fbb1 f3f3 	udiv	r3, r1, r3
 80027d4:	3301      	adds	r3, #1
 80027d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027da:	e051      	b.n	8002880 <HAL_I2C_Init+0x1dc>
 80027dc:	2304      	movs	r3, #4
 80027de:	e04f      	b.n	8002880 <HAL_I2C_Init+0x1dc>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	689b      	ldr	r3, [r3, #8]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d111      	bne.n	800280c <HAL_I2C_Init+0x168>
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	1e58      	subs	r0, r3, #1
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6859      	ldr	r1, [r3, #4]
 80027f0:	460b      	mov	r3, r1
 80027f2:	005b      	lsls	r3, r3, #1
 80027f4:	440b      	add	r3, r1
 80027f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80027fa:	3301      	adds	r3, #1
 80027fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002800:	2b00      	cmp	r3, #0
 8002802:	bf0c      	ite	eq
 8002804:	2301      	moveq	r3, #1
 8002806:	2300      	movne	r3, #0
 8002808:	b2db      	uxtb	r3, r3
 800280a:	e012      	b.n	8002832 <HAL_I2C_Init+0x18e>
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	1e58      	subs	r0, r3, #1
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6859      	ldr	r1, [r3, #4]
 8002814:	460b      	mov	r3, r1
 8002816:	009b      	lsls	r3, r3, #2
 8002818:	440b      	add	r3, r1
 800281a:	0099      	lsls	r1, r3, #2
 800281c:	440b      	add	r3, r1
 800281e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002822:	3301      	adds	r3, #1
 8002824:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002828:	2b00      	cmp	r3, #0
 800282a:	bf0c      	ite	eq
 800282c:	2301      	moveq	r3, #1
 800282e:	2300      	movne	r3, #0
 8002830:	b2db      	uxtb	r3, r3
 8002832:	2b00      	cmp	r3, #0
 8002834:	d001      	beq.n	800283a <HAL_I2C_Init+0x196>
 8002836:	2301      	movs	r3, #1
 8002838:	e022      	b.n	8002880 <HAL_I2C_Init+0x1dc>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	689b      	ldr	r3, [r3, #8]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d10e      	bne.n	8002860 <HAL_I2C_Init+0x1bc>
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	1e58      	subs	r0, r3, #1
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6859      	ldr	r1, [r3, #4]
 800284a:	460b      	mov	r3, r1
 800284c:	005b      	lsls	r3, r3, #1
 800284e:	440b      	add	r3, r1
 8002850:	fbb0 f3f3 	udiv	r3, r0, r3
 8002854:	3301      	adds	r3, #1
 8002856:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800285a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800285e:	e00f      	b.n	8002880 <HAL_I2C_Init+0x1dc>
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	1e58      	subs	r0, r3, #1
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6859      	ldr	r1, [r3, #4]
 8002868:	460b      	mov	r3, r1
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	440b      	add	r3, r1
 800286e:	0099      	lsls	r1, r3, #2
 8002870:	440b      	add	r3, r1
 8002872:	fbb0 f3f3 	udiv	r3, r0, r3
 8002876:	3301      	adds	r3, #1
 8002878:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800287c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002880:	6879      	ldr	r1, [r7, #4]
 8002882:	6809      	ldr	r1, [r1, #0]
 8002884:	4313      	orrs	r3, r2
 8002886:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	69da      	ldr	r2, [r3, #28]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6a1b      	ldr	r3, [r3, #32]
 800289a:	431a      	orrs	r2, r3
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	430a      	orrs	r2, r1
 80028a2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80028ae:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80028b2:	687a      	ldr	r2, [r7, #4]
 80028b4:	6911      	ldr	r1, [r2, #16]
 80028b6:	687a      	ldr	r2, [r7, #4]
 80028b8:	68d2      	ldr	r2, [r2, #12]
 80028ba:	4311      	orrs	r1, r2
 80028bc:	687a      	ldr	r2, [r7, #4]
 80028be:	6812      	ldr	r2, [r2, #0]
 80028c0:	430b      	orrs	r3, r1
 80028c2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	68db      	ldr	r3, [r3, #12]
 80028ca:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	695a      	ldr	r2, [r3, #20]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	699b      	ldr	r3, [r3, #24]
 80028d6:	431a      	orrs	r2, r3
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	430a      	orrs	r2, r1
 80028de:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	681a      	ldr	r2, [r3, #0]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f042 0201 	orr.w	r2, r2, #1
 80028ee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2200      	movs	r2, #0
 80028f4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2220      	movs	r2, #32
 80028fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2200      	movs	r2, #0
 8002902:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2200      	movs	r2, #0
 8002908:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800290c:	2300      	movs	r3, #0
}
 800290e:	4618      	mov	r0, r3
 8002910:	3710      	adds	r7, #16
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	000186a0 	.word	0x000186a0
 800291c:	001e847f 	.word	0x001e847f
 8002920:	003d08ff 	.word	0x003d08ff
 8002924:	431bde83 	.word	0x431bde83
 8002928:	10624dd3 	.word	0x10624dd3

0800292c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b086      	sub	sp, #24
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d101      	bne.n	800293e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e272      	b.n	8002e24 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f003 0301 	and.w	r3, r3, #1
 8002946:	2b00      	cmp	r3, #0
 8002948:	f000 8087 	beq.w	8002a5a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800294c:	4b92      	ldr	r3, [pc, #584]	@ (8002b98 <HAL_RCC_OscConfig+0x26c>)
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	f003 030c 	and.w	r3, r3, #12
 8002954:	2b04      	cmp	r3, #4
 8002956:	d00c      	beq.n	8002972 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002958:	4b8f      	ldr	r3, [pc, #572]	@ (8002b98 <HAL_RCC_OscConfig+0x26c>)
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	f003 030c 	and.w	r3, r3, #12
 8002960:	2b08      	cmp	r3, #8
 8002962:	d112      	bne.n	800298a <HAL_RCC_OscConfig+0x5e>
 8002964:	4b8c      	ldr	r3, [pc, #560]	@ (8002b98 <HAL_RCC_OscConfig+0x26c>)
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800296c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002970:	d10b      	bne.n	800298a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002972:	4b89      	ldr	r3, [pc, #548]	@ (8002b98 <HAL_RCC_OscConfig+0x26c>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800297a:	2b00      	cmp	r3, #0
 800297c:	d06c      	beq.n	8002a58 <HAL_RCC_OscConfig+0x12c>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d168      	bne.n	8002a58 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002986:	2301      	movs	r3, #1
 8002988:	e24c      	b.n	8002e24 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002992:	d106      	bne.n	80029a2 <HAL_RCC_OscConfig+0x76>
 8002994:	4b80      	ldr	r3, [pc, #512]	@ (8002b98 <HAL_RCC_OscConfig+0x26c>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a7f      	ldr	r2, [pc, #508]	@ (8002b98 <HAL_RCC_OscConfig+0x26c>)
 800299a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800299e:	6013      	str	r3, [r2, #0]
 80029a0:	e02e      	b.n	8002a00 <HAL_RCC_OscConfig+0xd4>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d10c      	bne.n	80029c4 <HAL_RCC_OscConfig+0x98>
 80029aa:	4b7b      	ldr	r3, [pc, #492]	@ (8002b98 <HAL_RCC_OscConfig+0x26c>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4a7a      	ldr	r2, [pc, #488]	@ (8002b98 <HAL_RCC_OscConfig+0x26c>)
 80029b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029b4:	6013      	str	r3, [r2, #0]
 80029b6:	4b78      	ldr	r3, [pc, #480]	@ (8002b98 <HAL_RCC_OscConfig+0x26c>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a77      	ldr	r2, [pc, #476]	@ (8002b98 <HAL_RCC_OscConfig+0x26c>)
 80029bc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80029c0:	6013      	str	r3, [r2, #0]
 80029c2:	e01d      	b.n	8002a00 <HAL_RCC_OscConfig+0xd4>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80029cc:	d10c      	bne.n	80029e8 <HAL_RCC_OscConfig+0xbc>
 80029ce:	4b72      	ldr	r3, [pc, #456]	@ (8002b98 <HAL_RCC_OscConfig+0x26c>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a71      	ldr	r2, [pc, #452]	@ (8002b98 <HAL_RCC_OscConfig+0x26c>)
 80029d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80029d8:	6013      	str	r3, [r2, #0]
 80029da:	4b6f      	ldr	r3, [pc, #444]	@ (8002b98 <HAL_RCC_OscConfig+0x26c>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a6e      	ldr	r2, [pc, #440]	@ (8002b98 <HAL_RCC_OscConfig+0x26c>)
 80029e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029e4:	6013      	str	r3, [r2, #0]
 80029e6:	e00b      	b.n	8002a00 <HAL_RCC_OscConfig+0xd4>
 80029e8:	4b6b      	ldr	r3, [pc, #428]	@ (8002b98 <HAL_RCC_OscConfig+0x26c>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a6a      	ldr	r2, [pc, #424]	@ (8002b98 <HAL_RCC_OscConfig+0x26c>)
 80029ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029f2:	6013      	str	r3, [r2, #0]
 80029f4:	4b68      	ldr	r3, [pc, #416]	@ (8002b98 <HAL_RCC_OscConfig+0x26c>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a67      	ldr	r2, [pc, #412]	@ (8002b98 <HAL_RCC_OscConfig+0x26c>)
 80029fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80029fe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d013      	beq.n	8002a30 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a08:	f7fe fe9a 	bl	8001740 <HAL_GetTick>
 8002a0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a0e:	e008      	b.n	8002a22 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a10:	f7fe fe96 	bl	8001740 <HAL_GetTick>
 8002a14:	4602      	mov	r2, r0
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	1ad3      	subs	r3, r2, r3
 8002a1a:	2b64      	cmp	r3, #100	@ 0x64
 8002a1c:	d901      	bls.n	8002a22 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002a1e:	2303      	movs	r3, #3
 8002a20:	e200      	b.n	8002e24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a22:	4b5d      	ldr	r3, [pc, #372]	@ (8002b98 <HAL_RCC_OscConfig+0x26c>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d0f0      	beq.n	8002a10 <HAL_RCC_OscConfig+0xe4>
 8002a2e:	e014      	b.n	8002a5a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a30:	f7fe fe86 	bl	8001740 <HAL_GetTick>
 8002a34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a36:	e008      	b.n	8002a4a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a38:	f7fe fe82 	bl	8001740 <HAL_GetTick>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	693b      	ldr	r3, [r7, #16]
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	2b64      	cmp	r3, #100	@ 0x64
 8002a44:	d901      	bls.n	8002a4a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002a46:	2303      	movs	r3, #3
 8002a48:	e1ec      	b.n	8002e24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a4a:	4b53      	ldr	r3, [pc, #332]	@ (8002b98 <HAL_RCC_OscConfig+0x26c>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d1f0      	bne.n	8002a38 <HAL_RCC_OscConfig+0x10c>
 8002a56:	e000      	b.n	8002a5a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 0302 	and.w	r3, r3, #2
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d063      	beq.n	8002b2e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a66:	4b4c      	ldr	r3, [pc, #304]	@ (8002b98 <HAL_RCC_OscConfig+0x26c>)
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	f003 030c 	and.w	r3, r3, #12
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d00b      	beq.n	8002a8a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002a72:	4b49      	ldr	r3, [pc, #292]	@ (8002b98 <HAL_RCC_OscConfig+0x26c>)
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	f003 030c 	and.w	r3, r3, #12
 8002a7a:	2b08      	cmp	r3, #8
 8002a7c:	d11c      	bne.n	8002ab8 <HAL_RCC_OscConfig+0x18c>
 8002a7e:	4b46      	ldr	r3, [pc, #280]	@ (8002b98 <HAL_RCC_OscConfig+0x26c>)
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d116      	bne.n	8002ab8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a8a:	4b43      	ldr	r3, [pc, #268]	@ (8002b98 <HAL_RCC_OscConfig+0x26c>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 0302 	and.w	r3, r3, #2
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d005      	beq.n	8002aa2 <HAL_RCC_OscConfig+0x176>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	691b      	ldr	r3, [r3, #16]
 8002a9a:	2b01      	cmp	r3, #1
 8002a9c:	d001      	beq.n	8002aa2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e1c0      	b.n	8002e24 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002aa2:	4b3d      	ldr	r3, [pc, #244]	@ (8002b98 <HAL_RCC_OscConfig+0x26c>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	695b      	ldr	r3, [r3, #20]
 8002aae:	00db      	lsls	r3, r3, #3
 8002ab0:	4939      	ldr	r1, [pc, #228]	@ (8002b98 <HAL_RCC_OscConfig+0x26c>)
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ab6:	e03a      	b.n	8002b2e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	691b      	ldr	r3, [r3, #16]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d020      	beq.n	8002b02 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ac0:	4b36      	ldr	r3, [pc, #216]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ac6:	f7fe fe3b 	bl	8001740 <HAL_GetTick>
 8002aca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002acc:	e008      	b.n	8002ae0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ace:	f7fe fe37 	bl	8001740 <HAL_GetTick>
 8002ad2:	4602      	mov	r2, r0
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	1ad3      	subs	r3, r2, r3
 8002ad8:	2b02      	cmp	r3, #2
 8002ada:	d901      	bls.n	8002ae0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002adc:	2303      	movs	r3, #3
 8002ade:	e1a1      	b.n	8002e24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ae0:	4b2d      	ldr	r3, [pc, #180]	@ (8002b98 <HAL_RCC_OscConfig+0x26c>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 0302 	and.w	r3, r3, #2
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d0f0      	beq.n	8002ace <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002aec:	4b2a      	ldr	r3, [pc, #168]	@ (8002b98 <HAL_RCC_OscConfig+0x26c>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	695b      	ldr	r3, [r3, #20]
 8002af8:	00db      	lsls	r3, r3, #3
 8002afa:	4927      	ldr	r1, [pc, #156]	@ (8002b98 <HAL_RCC_OscConfig+0x26c>)
 8002afc:	4313      	orrs	r3, r2
 8002afe:	600b      	str	r3, [r1, #0]
 8002b00:	e015      	b.n	8002b2e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b02:	4b26      	ldr	r3, [pc, #152]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 8002b04:	2200      	movs	r2, #0
 8002b06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b08:	f7fe fe1a 	bl	8001740 <HAL_GetTick>
 8002b0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b0e:	e008      	b.n	8002b22 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b10:	f7fe fe16 	bl	8001740 <HAL_GetTick>
 8002b14:	4602      	mov	r2, r0
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	1ad3      	subs	r3, r2, r3
 8002b1a:	2b02      	cmp	r3, #2
 8002b1c:	d901      	bls.n	8002b22 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002b1e:	2303      	movs	r3, #3
 8002b20:	e180      	b.n	8002e24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b22:	4b1d      	ldr	r3, [pc, #116]	@ (8002b98 <HAL_RCC_OscConfig+0x26c>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f003 0302 	and.w	r3, r3, #2
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d1f0      	bne.n	8002b10 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f003 0308 	and.w	r3, r3, #8
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d03a      	beq.n	8002bb0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	699b      	ldr	r3, [r3, #24]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d019      	beq.n	8002b76 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b42:	4b17      	ldr	r3, [pc, #92]	@ (8002ba0 <HAL_RCC_OscConfig+0x274>)
 8002b44:	2201      	movs	r2, #1
 8002b46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b48:	f7fe fdfa 	bl	8001740 <HAL_GetTick>
 8002b4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b4e:	e008      	b.n	8002b62 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b50:	f7fe fdf6 	bl	8001740 <HAL_GetTick>
 8002b54:	4602      	mov	r2, r0
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	1ad3      	subs	r3, r2, r3
 8002b5a:	2b02      	cmp	r3, #2
 8002b5c:	d901      	bls.n	8002b62 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002b5e:	2303      	movs	r3, #3
 8002b60:	e160      	b.n	8002e24 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b62:	4b0d      	ldr	r3, [pc, #52]	@ (8002b98 <HAL_RCC_OscConfig+0x26c>)
 8002b64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b66:	f003 0302 	and.w	r3, r3, #2
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d0f0      	beq.n	8002b50 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002b6e:	2001      	movs	r0, #1
 8002b70:	f000 fad0 	bl	8003114 <RCC_Delay>
 8002b74:	e01c      	b.n	8002bb0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b76:	4b0a      	ldr	r3, [pc, #40]	@ (8002ba0 <HAL_RCC_OscConfig+0x274>)
 8002b78:	2200      	movs	r2, #0
 8002b7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b7c:	f7fe fde0 	bl	8001740 <HAL_GetTick>
 8002b80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b82:	e00f      	b.n	8002ba4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b84:	f7fe fddc 	bl	8001740 <HAL_GetTick>
 8002b88:	4602      	mov	r2, r0
 8002b8a:	693b      	ldr	r3, [r7, #16]
 8002b8c:	1ad3      	subs	r3, r2, r3
 8002b8e:	2b02      	cmp	r3, #2
 8002b90:	d908      	bls.n	8002ba4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002b92:	2303      	movs	r3, #3
 8002b94:	e146      	b.n	8002e24 <HAL_RCC_OscConfig+0x4f8>
 8002b96:	bf00      	nop
 8002b98:	40021000 	.word	0x40021000
 8002b9c:	42420000 	.word	0x42420000
 8002ba0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002ba4:	4b92      	ldr	r3, [pc, #584]	@ (8002df0 <HAL_RCC_OscConfig+0x4c4>)
 8002ba6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ba8:	f003 0302 	and.w	r3, r3, #2
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d1e9      	bne.n	8002b84 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f003 0304 	and.w	r3, r3, #4
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	f000 80a6 	beq.w	8002d0a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002bc2:	4b8b      	ldr	r3, [pc, #556]	@ (8002df0 <HAL_RCC_OscConfig+0x4c4>)
 8002bc4:	69db      	ldr	r3, [r3, #28]
 8002bc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d10d      	bne.n	8002bea <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bce:	4b88      	ldr	r3, [pc, #544]	@ (8002df0 <HAL_RCC_OscConfig+0x4c4>)
 8002bd0:	69db      	ldr	r3, [r3, #28]
 8002bd2:	4a87      	ldr	r2, [pc, #540]	@ (8002df0 <HAL_RCC_OscConfig+0x4c4>)
 8002bd4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002bd8:	61d3      	str	r3, [r2, #28]
 8002bda:	4b85      	ldr	r3, [pc, #532]	@ (8002df0 <HAL_RCC_OscConfig+0x4c4>)
 8002bdc:	69db      	ldr	r3, [r3, #28]
 8002bde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002be2:	60bb      	str	r3, [r7, #8]
 8002be4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002be6:	2301      	movs	r3, #1
 8002be8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bea:	4b82      	ldr	r3, [pc, #520]	@ (8002df4 <HAL_RCC_OscConfig+0x4c8>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d118      	bne.n	8002c28 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002bf6:	4b7f      	ldr	r3, [pc, #508]	@ (8002df4 <HAL_RCC_OscConfig+0x4c8>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4a7e      	ldr	r2, [pc, #504]	@ (8002df4 <HAL_RCC_OscConfig+0x4c8>)
 8002bfc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c00:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c02:	f7fe fd9d 	bl	8001740 <HAL_GetTick>
 8002c06:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c08:	e008      	b.n	8002c1c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c0a:	f7fe fd99 	bl	8001740 <HAL_GetTick>
 8002c0e:	4602      	mov	r2, r0
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	1ad3      	subs	r3, r2, r3
 8002c14:	2b64      	cmp	r3, #100	@ 0x64
 8002c16:	d901      	bls.n	8002c1c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002c18:	2303      	movs	r3, #3
 8002c1a:	e103      	b.n	8002e24 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c1c:	4b75      	ldr	r3, [pc, #468]	@ (8002df4 <HAL_RCC_OscConfig+0x4c8>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d0f0      	beq.n	8002c0a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	68db      	ldr	r3, [r3, #12]
 8002c2c:	2b01      	cmp	r3, #1
 8002c2e:	d106      	bne.n	8002c3e <HAL_RCC_OscConfig+0x312>
 8002c30:	4b6f      	ldr	r3, [pc, #444]	@ (8002df0 <HAL_RCC_OscConfig+0x4c4>)
 8002c32:	6a1b      	ldr	r3, [r3, #32]
 8002c34:	4a6e      	ldr	r2, [pc, #440]	@ (8002df0 <HAL_RCC_OscConfig+0x4c4>)
 8002c36:	f043 0301 	orr.w	r3, r3, #1
 8002c3a:	6213      	str	r3, [r2, #32]
 8002c3c:	e02d      	b.n	8002c9a <HAL_RCC_OscConfig+0x36e>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	68db      	ldr	r3, [r3, #12]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d10c      	bne.n	8002c60 <HAL_RCC_OscConfig+0x334>
 8002c46:	4b6a      	ldr	r3, [pc, #424]	@ (8002df0 <HAL_RCC_OscConfig+0x4c4>)
 8002c48:	6a1b      	ldr	r3, [r3, #32]
 8002c4a:	4a69      	ldr	r2, [pc, #420]	@ (8002df0 <HAL_RCC_OscConfig+0x4c4>)
 8002c4c:	f023 0301 	bic.w	r3, r3, #1
 8002c50:	6213      	str	r3, [r2, #32]
 8002c52:	4b67      	ldr	r3, [pc, #412]	@ (8002df0 <HAL_RCC_OscConfig+0x4c4>)
 8002c54:	6a1b      	ldr	r3, [r3, #32]
 8002c56:	4a66      	ldr	r2, [pc, #408]	@ (8002df0 <HAL_RCC_OscConfig+0x4c4>)
 8002c58:	f023 0304 	bic.w	r3, r3, #4
 8002c5c:	6213      	str	r3, [r2, #32]
 8002c5e:	e01c      	b.n	8002c9a <HAL_RCC_OscConfig+0x36e>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	68db      	ldr	r3, [r3, #12]
 8002c64:	2b05      	cmp	r3, #5
 8002c66:	d10c      	bne.n	8002c82 <HAL_RCC_OscConfig+0x356>
 8002c68:	4b61      	ldr	r3, [pc, #388]	@ (8002df0 <HAL_RCC_OscConfig+0x4c4>)
 8002c6a:	6a1b      	ldr	r3, [r3, #32]
 8002c6c:	4a60      	ldr	r2, [pc, #384]	@ (8002df0 <HAL_RCC_OscConfig+0x4c4>)
 8002c6e:	f043 0304 	orr.w	r3, r3, #4
 8002c72:	6213      	str	r3, [r2, #32]
 8002c74:	4b5e      	ldr	r3, [pc, #376]	@ (8002df0 <HAL_RCC_OscConfig+0x4c4>)
 8002c76:	6a1b      	ldr	r3, [r3, #32]
 8002c78:	4a5d      	ldr	r2, [pc, #372]	@ (8002df0 <HAL_RCC_OscConfig+0x4c4>)
 8002c7a:	f043 0301 	orr.w	r3, r3, #1
 8002c7e:	6213      	str	r3, [r2, #32]
 8002c80:	e00b      	b.n	8002c9a <HAL_RCC_OscConfig+0x36e>
 8002c82:	4b5b      	ldr	r3, [pc, #364]	@ (8002df0 <HAL_RCC_OscConfig+0x4c4>)
 8002c84:	6a1b      	ldr	r3, [r3, #32]
 8002c86:	4a5a      	ldr	r2, [pc, #360]	@ (8002df0 <HAL_RCC_OscConfig+0x4c4>)
 8002c88:	f023 0301 	bic.w	r3, r3, #1
 8002c8c:	6213      	str	r3, [r2, #32]
 8002c8e:	4b58      	ldr	r3, [pc, #352]	@ (8002df0 <HAL_RCC_OscConfig+0x4c4>)
 8002c90:	6a1b      	ldr	r3, [r3, #32]
 8002c92:	4a57      	ldr	r2, [pc, #348]	@ (8002df0 <HAL_RCC_OscConfig+0x4c4>)
 8002c94:	f023 0304 	bic.w	r3, r3, #4
 8002c98:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	68db      	ldr	r3, [r3, #12]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d015      	beq.n	8002cce <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ca2:	f7fe fd4d 	bl	8001740 <HAL_GetTick>
 8002ca6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ca8:	e00a      	b.n	8002cc0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002caa:	f7fe fd49 	bl	8001740 <HAL_GetTick>
 8002cae:	4602      	mov	r2, r0
 8002cb0:	693b      	ldr	r3, [r7, #16]
 8002cb2:	1ad3      	subs	r3, r2, r3
 8002cb4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d901      	bls.n	8002cc0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002cbc:	2303      	movs	r3, #3
 8002cbe:	e0b1      	b.n	8002e24 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cc0:	4b4b      	ldr	r3, [pc, #300]	@ (8002df0 <HAL_RCC_OscConfig+0x4c4>)
 8002cc2:	6a1b      	ldr	r3, [r3, #32]
 8002cc4:	f003 0302 	and.w	r3, r3, #2
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d0ee      	beq.n	8002caa <HAL_RCC_OscConfig+0x37e>
 8002ccc:	e014      	b.n	8002cf8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cce:	f7fe fd37 	bl	8001740 <HAL_GetTick>
 8002cd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cd4:	e00a      	b.n	8002cec <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cd6:	f7fe fd33 	bl	8001740 <HAL_GetTick>
 8002cda:	4602      	mov	r2, r0
 8002cdc:	693b      	ldr	r3, [r7, #16]
 8002cde:	1ad3      	subs	r3, r2, r3
 8002ce0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d901      	bls.n	8002cec <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002ce8:	2303      	movs	r3, #3
 8002cea:	e09b      	b.n	8002e24 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cec:	4b40      	ldr	r3, [pc, #256]	@ (8002df0 <HAL_RCC_OscConfig+0x4c4>)
 8002cee:	6a1b      	ldr	r3, [r3, #32]
 8002cf0:	f003 0302 	and.w	r3, r3, #2
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d1ee      	bne.n	8002cd6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002cf8:	7dfb      	ldrb	r3, [r7, #23]
 8002cfa:	2b01      	cmp	r3, #1
 8002cfc:	d105      	bne.n	8002d0a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cfe:	4b3c      	ldr	r3, [pc, #240]	@ (8002df0 <HAL_RCC_OscConfig+0x4c4>)
 8002d00:	69db      	ldr	r3, [r3, #28]
 8002d02:	4a3b      	ldr	r2, [pc, #236]	@ (8002df0 <HAL_RCC_OscConfig+0x4c4>)
 8002d04:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d08:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	69db      	ldr	r3, [r3, #28]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	f000 8087 	beq.w	8002e22 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d14:	4b36      	ldr	r3, [pc, #216]	@ (8002df0 <HAL_RCC_OscConfig+0x4c4>)
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	f003 030c 	and.w	r3, r3, #12
 8002d1c:	2b08      	cmp	r3, #8
 8002d1e:	d061      	beq.n	8002de4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	69db      	ldr	r3, [r3, #28]
 8002d24:	2b02      	cmp	r3, #2
 8002d26:	d146      	bne.n	8002db6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d28:	4b33      	ldr	r3, [pc, #204]	@ (8002df8 <HAL_RCC_OscConfig+0x4cc>)
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d2e:	f7fe fd07 	bl	8001740 <HAL_GetTick>
 8002d32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d34:	e008      	b.n	8002d48 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d36:	f7fe fd03 	bl	8001740 <HAL_GetTick>
 8002d3a:	4602      	mov	r2, r0
 8002d3c:	693b      	ldr	r3, [r7, #16]
 8002d3e:	1ad3      	subs	r3, r2, r3
 8002d40:	2b02      	cmp	r3, #2
 8002d42:	d901      	bls.n	8002d48 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002d44:	2303      	movs	r3, #3
 8002d46:	e06d      	b.n	8002e24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d48:	4b29      	ldr	r3, [pc, #164]	@ (8002df0 <HAL_RCC_OscConfig+0x4c4>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d1f0      	bne.n	8002d36 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6a1b      	ldr	r3, [r3, #32]
 8002d58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d5c:	d108      	bne.n	8002d70 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002d5e:	4b24      	ldr	r3, [pc, #144]	@ (8002df0 <HAL_RCC_OscConfig+0x4c4>)
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	4921      	ldr	r1, [pc, #132]	@ (8002df0 <HAL_RCC_OscConfig+0x4c4>)
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d70:	4b1f      	ldr	r3, [pc, #124]	@ (8002df0 <HAL_RCC_OscConfig+0x4c4>)
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6a19      	ldr	r1, [r3, #32]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d80:	430b      	orrs	r3, r1
 8002d82:	491b      	ldr	r1, [pc, #108]	@ (8002df0 <HAL_RCC_OscConfig+0x4c4>)
 8002d84:	4313      	orrs	r3, r2
 8002d86:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d88:	4b1b      	ldr	r3, [pc, #108]	@ (8002df8 <HAL_RCC_OscConfig+0x4cc>)
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d8e:	f7fe fcd7 	bl	8001740 <HAL_GetTick>
 8002d92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d94:	e008      	b.n	8002da8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d96:	f7fe fcd3 	bl	8001740 <HAL_GetTick>
 8002d9a:	4602      	mov	r2, r0
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	1ad3      	subs	r3, r2, r3
 8002da0:	2b02      	cmp	r3, #2
 8002da2:	d901      	bls.n	8002da8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002da4:	2303      	movs	r3, #3
 8002da6:	e03d      	b.n	8002e24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002da8:	4b11      	ldr	r3, [pc, #68]	@ (8002df0 <HAL_RCC_OscConfig+0x4c4>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d0f0      	beq.n	8002d96 <HAL_RCC_OscConfig+0x46a>
 8002db4:	e035      	b.n	8002e22 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002db6:	4b10      	ldr	r3, [pc, #64]	@ (8002df8 <HAL_RCC_OscConfig+0x4cc>)
 8002db8:	2200      	movs	r2, #0
 8002dba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dbc:	f7fe fcc0 	bl	8001740 <HAL_GetTick>
 8002dc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002dc2:	e008      	b.n	8002dd6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dc4:	f7fe fcbc 	bl	8001740 <HAL_GetTick>
 8002dc8:	4602      	mov	r2, r0
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	1ad3      	subs	r3, r2, r3
 8002dce:	2b02      	cmp	r3, #2
 8002dd0:	d901      	bls.n	8002dd6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002dd2:	2303      	movs	r3, #3
 8002dd4:	e026      	b.n	8002e24 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002dd6:	4b06      	ldr	r3, [pc, #24]	@ (8002df0 <HAL_RCC_OscConfig+0x4c4>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d1f0      	bne.n	8002dc4 <HAL_RCC_OscConfig+0x498>
 8002de2:	e01e      	b.n	8002e22 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	69db      	ldr	r3, [r3, #28]
 8002de8:	2b01      	cmp	r3, #1
 8002dea:	d107      	bne.n	8002dfc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002dec:	2301      	movs	r3, #1
 8002dee:	e019      	b.n	8002e24 <HAL_RCC_OscConfig+0x4f8>
 8002df0:	40021000 	.word	0x40021000
 8002df4:	40007000 	.word	0x40007000
 8002df8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002dfc:	4b0b      	ldr	r3, [pc, #44]	@ (8002e2c <HAL_RCC_OscConfig+0x500>)
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6a1b      	ldr	r3, [r3, #32]
 8002e0c:	429a      	cmp	r2, r3
 8002e0e:	d106      	bne.n	8002e1e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e1a:	429a      	cmp	r2, r3
 8002e1c:	d001      	beq.n	8002e22 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e000      	b.n	8002e24 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002e22:	2300      	movs	r3, #0
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	3718      	adds	r7, #24
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}
 8002e2c:	40021000 	.word	0x40021000

08002e30 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b084      	sub	sp, #16
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
 8002e38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d101      	bne.n	8002e44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	e0d0      	b.n	8002fe6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e44:	4b6a      	ldr	r3, [pc, #424]	@ (8002ff0 <HAL_RCC_ClockConfig+0x1c0>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f003 0307 	and.w	r3, r3, #7
 8002e4c:	683a      	ldr	r2, [r7, #0]
 8002e4e:	429a      	cmp	r2, r3
 8002e50:	d910      	bls.n	8002e74 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e52:	4b67      	ldr	r3, [pc, #412]	@ (8002ff0 <HAL_RCC_ClockConfig+0x1c0>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f023 0207 	bic.w	r2, r3, #7
 8002e5a:	4965      	ldr	r1, [pc, #404]	@ (8002ff0 <HAL_RCC_ClockConfig+0x1c0>)
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e62:	4b63      	ldr	r3, [pc, #396]	@ (8002ff0 <HAL_RCC_ClockConfig+0x1c0>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f003 0307 	and.w	r3, r3, #7
 8002e6a:	683a      	ldr	r2, [r7, #0]
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	d001      	beq.n	8002e74 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	e0b8      	b.n	8002fe6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f003 0302 	and.w	r3, r3, #2
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d020      	beq.n	8002ec2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f003 0304 	and.w	r3, r3, #4
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d005      	beq.n	8002e98 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e8c:	4b59      	ldr	r3, [pc, #356]	@ (8002ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	4a58      	ldr	r2, [pc, #352]	@ (8002ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e92:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002e96:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f003 0308 	and.w	r3, r3, #8
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d005      	beq.n	8002eb0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ea4:	4b53      	ldr	r3, [pc, #332]	@ (8002ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	4a52      	ldr	r2, [pc, #328]	@ (8002ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8002eaa:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002eae:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002eb0:	4b50      	ldr	r3, [pc, #320]	@ (8002ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	494d      	ldr	r1, [pc, #308]	@ (8002ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f003 0301 	and.w	r3, r3, #1
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d040      	beq.n	8002f50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	2b01      	cmp	r3, #1
 8002ed4:	d107      	bne.n	8002ee6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ed6:	4b47      	ldr	r3, [pc, #284]	@ (8002ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d115      	bne.n	8002f0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	e07f      	b.n	8002fe6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	2b02      	cmp	r3, #2
 8002eec:	d107      	bne.n	8002efe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002eee:	4b41      	ldr	r3, [pc, #260]	@ (8002ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d109      	bne.n	8002f0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	e073      	b.n	8002fe6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002efe:	4b3d      	ldr	r3, [pc, #244]	@ (8002ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f003 0302 	and.w	r3, r3, #2
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d101      	bne.n	8002f0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e06b      	b.n	8002fe6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f0e:	4b39      	ldr	r3, [pc, #228]	@ (8002ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	f023 0203 	bic.w	r2, r3, #3
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	4936      	ldr	r1, [pc, #216]	@ (8002ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f20:	f7fe fc0e 	bl	8001740 <HAL_GetTick>
 8002f24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f26:	e00a      	b.n	8002f3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f28:	f7fe fc0a 	bl	8001740 <HAL_GetTick>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	1ad3      	subs	r3, r2, r3
 8002f32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d901      	bls.n	8002f3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002f3a:	2303      	movs	r3, #3
 8002f3c:	e053      	b.n	8002fe6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f3e:	4b2d      	ldr	r3, [pc, #180]	@ (8002ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	f003 020c 	and.w	r2, r3, #12
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	009b      	lsls	r3, r3, #2
 8002f4c:	429a      	cmp	r2, r3
 8002f4e:	d1eb      	bne.n	8002f28 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f50:	4b27      	ldr	r3, [pc, #156]	@ (8002ff0 <HAL_RCC_ClockConfig+0x1c0>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f003 0307 	and.w	r3, r3, #7
 8002f58:	683a      	ldr	r2, [r7, #0]
 8002f5a:	429a      	cmp	r2, r3
 8002f5c:	d210      	bcs.n	8002f80 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f5e:	4b24      	ldr	r3, [pc, #144]	@ (8002ff0 <HAL_RCC_ClockConfig+0x1c0>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f023 0207 	bic.w	r2, r3, #7
 8002f66:	4922      	ldr	r1, [pc, #136]	@ (8002ff0 <HAL_RCC_ClockConfig+0x1c0>)
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f6e:	4b20      	ldr	r3, [pc, #128]	@ (8002ff0 <HAL_RCC_ClockConfig+0x1c0>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f003 0307 	and.w	r3, r3, #7
 8002f76:	683a      	ldr	r2, [r7, #0]
 8002f78:	429a      	cmp	r2, r3
 8002f7a:	d001      	beq.n	8002f80 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	e032      	b.n	8002fe6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f003 0304 	and.w	r3, r3, #4
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d008      	beq.n	8002f9e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f8c:	4b19      	ldr	r3, [pc, #100]	@ (8002ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	68db      	ldr	r3, [r3, #12]
 8002f98:	4916      	ldr	r1, [pc, #88]	@ (8002ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f003 0308 	and.w	r3, r3, #8
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d009      	beq.n	8002fbe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002faa:	4b12      	ldr	r3, [pc, #72]	@ (8002ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	691b      	ldr	r3, [r3, #16]
 8002fb6:	00db      	lsls	r3, r3, #3
 8002fb8:	490e      	ldr	r1, [pc, #56]	@ (8002ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002fbe:	f000 f821 	bl	8003004 <HAL_RCC_GetSysClockFreq>
 8002fc2:	4602      	mov	r2, r0
 8002fc4:	4b0b      	ldr	r3, [pc, #44]	@ (8002ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	091b      	lsrs	r3, r3, #4
 8002fca:	f003 030f 	and.w	r3, r3, #15
 8002fce:	490a      	ldr	r1, [pc, #40]	@ (8002ff8 <HAL_RCC_ClockConfig+0x1c8>)
 8002fd0:	5ccb      	ldrb	r3, [r1, r3]
 8002fd2:	fa22 f303 	lsr.w	r3, r2, r3
 8002fd6:	4a09      	ldr	r2, [pc, #36]	@ (8002ffc <HAL_RCC_ClockConfig+0x1cc>)
 8002fd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002fda:	4b09      	ldr	r3, [pc, #36]	@ (8003000 <HAL_RCC_ClockConfig+0x1d0>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f7fe fb6c 	bl	80016bc <HAL_InitTick>

  return HAL_OK;
 8002fe4:	2300      	movs	r3, #0
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	3710      	adds	r7, #16
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}
 8002fee:	bf00      	nop
 8002ff0:	40022000 	.word	0x40022000
 8002ff4:	40021000 	.word	0x40021000
 8002ff8:	08007770 	.word	0x08007770
 8002ffc:	20000000 	.word	0x20000000
 8003000:	20000004 	.word	0x20000004

08003004 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003004:	b480      	push	{r7}
 8003006:	b087      	sub	sp, #28
 8003008:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800300a:	2300      	movs	r3, #0
 800300c:	60fb      	str	r3, [r7, #12]
 800300e:	2300      	movs	r3, #0
 8003010:	60bb      	str	r3, [r7, #8]
 8003012:	2300      	movs	r3, #0
 8003014:	617b      	str	r3, [r7, #20]
 8003016:	2300      	movs	r3, #0
 8003018:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800301a:	2300      	movs	r3, #0
 800301c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800301e:	4b1e      	ldr	r3, [pc, #120]	@ (8003098 <HAL_RCC_GetSysClockFreq+0x94>)
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	f003 030c 	and.w	r3, r3, #12
 800302a:	2b04      	cmp	r3, #4
 800302c:	d002      	beq.n	8003034 <HAL_RCC_GetSysClockFreq+0x30>
 800302e:	2b08      	cmp	r3, #8
 8003030:	d003      	beq.n	800303a <HAL_RCC_GetSysClockFreq+0x36>
 8003032:	e027      	b.n	8003084 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003034:	4b19      	ldr	r3, [pc, #100]	@ (800309c <HAL_RCC_GetSysClockFreq+0x98>)
 8003036:	613b      	str	r3, [r7, #16]
      break;
 8003038:	e027      	b.n	800308a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	0c9b      	lsrs	r3, r3, #18
 800303e:	f003 030f 	and.w	r3, r3, #15
 8003042:	4a17      	ldr	r2, [pc, #92]	@ (80030a0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003044:	5cd3      	ldrb	r3, [r2, r3]
 8003046:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800304e:	2b00      	cmp	r3, #0
 8003050:	d010      	beq.n	8003074 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003052:	4b11      	ldr	r3, [pc, #68]	@ (8003098 <HAL_RCC_GetSysClockFreq+0x94>)
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	0c5b      	lsrs	r3, r3, #17
 8003058:	f003 0301 	and.w	r3, r3, #1
 800305c:	4a11      	ldr	r2, [pc, #68]	@ (80030a4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800305e:	5cd3      	ldrb	r3, [r2, r3]
 8003060:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	4a0d      	ldr	r2, [pc, #52]	@ (800309c <HAL_RCC_GetSysClockFreq+0x98>)
 8003066:	fb03 f202 	mul.w	r2, r3, r2
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003070:	617b      	str	r3, [r7, #20]
 8003072:	e004      	b.n	800307e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	4a0c      	ldr	r2, [pc, #48]	@ (80030a8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003078:	fb02 f303 	mul.w	r3, r2, r3
 800307c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	613b      	str	r3, [r7, #16]
      break;
 8003082:	e002      	b.n	800308a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003084:	4b09      	ldr	r3, [pc, #36]	@ (80030ac <HAL_RCC_GetSysClockFreq+0xa8>)
 8003086:	613b      	str	r3, [r7, #16]
      break;
 8003088:	bf00      	nop
    }
  }
  return sysclockfreq;
 800308a:	693b      	ldr	r3, [r7, #16]
}
 800308c:	4618      	mov	r0, r3
 800308e:	371c      	adds	r7, #28
 8003090:	46bd      	mov	sp, r7
 8003092:	bc80      	pop	{r7}
 8003094:	4770      	bx	lr
 8003096:	bf00      	nop
 8003098:	40021000 	.word	0x40021000
 800309c:	00f42400 	.word	0x00f42400
 80030a0:	08007788 	.word	0x08007788
 80030a4:	08007798 	.word	0x08007798
 80030a8:	003d0900 	.word	0x003d0900
 80030ac:	007a1200 	.word	0x007a1200

080030b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030b0:	b480      	push	{r7}
 80030b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030b4:	4b02      	ldr	r3, [pc, #8]	@ (80030c0 <HAL_RCC_GetHCLKFreq+0x10>)
 80030b6:	681b      	ldr	r3, [r3, #0]
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bc80      	pop	{r7}
 80030be:	4770      	bx	lr
 80030c0:	20000000 	.word	0x20000000

080030c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80030c8:	f7ff fff2 	bl	80030b0 <HAL_RCC_GetHCLKFreq>
 80030cc:	4602      	mov	r2, r0
 80030ce:	4b05      	ldr	r3, [pc, #20]	@ (80030e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	0a1b      	lsrs	r3, r3, #8
 80030d4:	f003 0307 	and.w	r3, r3, #7
 80030d8:	4903      	ldr	r1, [pc, #12]	@ (80030e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80030da:	5ccb      	ldrb	r3, [r1, r3]
 80030dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030e0:	4618      	mov	r0, r3
 80030e2:	bd80      	pop	{r7, pc}
 80030e4:	40021000 	.word	0x40021000
 80030e8:	08007780 	.word	0x08007780

080030ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80030f0:	f7ff ffde 	bl	80030b0 <HAL_RCC_GetHCLKFreq>
 80030f4:	4602      	mov	r2, r0
 80030f6:	4b05      	ldr	r3, [pc, #20]	@ (800310c <HAL_RCC_GetPCLK2Freq+0x20>)
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	0adb      	lsrs	r3, r3, #11
 80030fc:	f003 0307 	and.w	r3, r3, #7
 8003100:	4903      	ldr	r1, [pc, #12]	@ (8003110 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003102:	5ccb      	ldrb	r3, [r1, r3]
 8003104:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003108:	4618      	mov	r0, r3
 800310a:	bd80      	pop	{r7, pc}
 800310c:	40021000 	.word	0x40021000
 8003110:	08007780 	.word	0x08007780

08003114 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003114:	b480      	push	{r7}
 8003116:	b085      	sub	sp, #20
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800311c:	4b0a      	ldr	r3, [pc, #40]	@ (8003148 <RCC_Delay+0x34>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a0a      	ldr	r2, [pc, #40]	@ (800314c <RCC_Delay+0x38>)
 8003122:	fba2 2303 	umull	r2, r3, r2, r3
 8003126:	0a5b      	lsrs	r3, r3, #9
 8003128:	687a      	ldr	r2, [r7, #4]
 800312a:	fb02 f303 	mul.w	r3, r2, r3
 800312e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003130:	bf00      	nop
  }
  while (Delay --);
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	1e5a      	subs	r2, r3, #1
 8003136:	60fa      	str	r2, [r7, #12]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d1f9      	bne.n	8003130 <RCC_Delay+0x1c>
}
 800313c:	bf00      	nop
 800313e:	bf00      	nop
 8003140:	3714      	adds	r7, #20
 8003142:	46bd      	mov	sp, r7
 8003144:	bc80      	pop	{r7}
 8003146:	4770      	bx	lr
 8003148:	20000000 	.word	0x20000000
 800314c:	10624dd3 	.word	0x10624dd3

08003150 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b086      	sub	sp, #24
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003158:	2300      	movs	r3, #0
 800315a:	613b      	str	r3, [r7, #16]
 800315c:	2300      	movs	r3, #0
 800315e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f003 0301 	and.w	r3, r3, #1
 8003168:	2b00      	cmp	r3, #0
 800316a:	d07d      	beq.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800316c:	2300      	movs	r3, #0
 800316e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003170:	4b4f      	ldr	r3, [pc, #316]	@ (80032b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003172:	69db      	ldr	r3, [r3, #28]
 8003174:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003178:	2b00      	cmp	r3, #0
 800317a:	d10d      	bne.n	8003198 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800317c:	4b4c      	ldr	r3, [pc, #304]	@ (80032b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800317e:	69db      	ldr	r3, [r3, #28]
 8003180:	4a4b      	ldr	r2, [pc, #300]	@ (80032b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003182:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003186:	61d3      	str	r3, [r2, #28]
 8003188:	4b49      	ldr	r3, [pc, #292]	@ (80032b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800318a:	69db      	ldr	r3, [r3, #28]
 800318c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003190:	60bb      	str	r3, [r7, #8]
 8003192:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003194:	2301      	movs	r3, #1
 8003196:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003198:	4b46      	ldr	r3, [pc, #280]	@ (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d118      	bne.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031a4:	4b43      	ldr	r3, [pc, #268]	@ (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a42      	ldr	r2, [pc, #264]	@ (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80031aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031ae:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031b0:	f7fe fac6 	bl	8001740 <HAL_GetTick>
 80031b4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031b6:	e008      	b.n	80031ca <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031b8:	f7fe fac2 	bl	8001740 <HAL_GetTick>
 80031bc:	4602      	mov	r2, r0
 80031be:	693b      	ldr	r3, [r7, #16]
 80031c0:	1ad3      	subs	r3, r2, r3
 80031c2:	2b64      	cmp	r3, #100	@ 0x64
 80031c4:	d901      	bls.n	80031ca <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80031c6:	2303      	movs	r3, #3
 80031c8:	e06d      	b.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031ca:	4b3a      	ldr	r3, [pc, #232]	@ (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d0f0      	beq.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80031d6:	4b36      	ldr	r3, [pc, #216]	@ (80032b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031d8:	6a1b      	ldr	r3, [r3, #32]
 80031da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80031de:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d02e      	beq.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80031ee:	68fa      	ldr	r2, [r7, #12]
 80031f0:	429a      	cmp	r2, r3
 80031f2:	d027      	beq.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80031f4:	4b2e      	ldr	r3, [pc, #184]	@ (80032b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031f6:	6a1b      	ldr	r3, [r3, #32]
 80031f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80031fc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80031fe:	4b2e      	ldr	r3, [pc, #184]	@ (80032b8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003200:	2201      	movs	r2, #1
 8003202:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003204:	4b2c      	ldr	r3, [pc, #176]	@ (80032b8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003206:	2200      	movs	r2, #0
 8003208:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800320a:	4a29      	ldr	r2, [pc, #164]	@ (80032b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	f003 0301 	and.w	r3, r3, #1
 8003216:	2b00      	cmp	r3, #0
 8003218:	d014      	beq.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800321a:	f7fe fa91 	bl	8001740 <HAL_GetTick>
 800321e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003220:	e00a      	b.n	8003238 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003222:	f7fe fa8d 	bl	8001740 <HAL_GetTick>
 8003226:	4602      	mov	r2, r0
 8003228:	693b      	ldr	r3, [r7, #16]
 800322a:	1ad3      	subs	r3, r2, r3
 800322c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003230:	4293      	cmp	r3, r2
 8003232:	d901      	bls.n	8003238 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003234:	2303      	movs	r3, #3
 8003236:	e036      	b.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003238:	4b1d      	ldr	r3, [pc, #116]	@ (80032b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800323a:	6a1b      	ldr	r3, [r3, #32]
 800323c:	f003 0302 	and.w	r3, r3, #2
 8003240:	2b00      	cmp	r3, #0
 8003242:	d0ee      	beq.n	8003222 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003244:	4b1a      	ldr	r3, [pc, #104]	@ (80032b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003246:	6a1b      	ldr	r3, [r3, #32]
 8003248:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	4917      	ldr	r1, [pc, #92]	@ (80032b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003252:	4313      	orrs	r3, r2
 8003254:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003256:	7dfb      	ldrb	r3, [r7, #23]
 8003258:	2b01      	cmp	r3, #1
 800325a:	d105      	bne.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800325c:	4b14      	ldr	r3, [pc, #80]	@ (80032b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800325e:	69db      	ldr	r3, [r3, #28]
 8003260:	4a13      	ldr	r2, [pc, #76]	@ (80032b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003262:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003266:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f003 0302 	and.w	r3, r3, #2
 8003270:	2b00      	cmp	r3, #0
 8003272:	d008      	beq.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003274:	4b0e      	ldr	r3, [pc, #56]	@ (80032b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	689b      	ldr	r3, [r3, #8]
 8003280:	490b      	ldr	r1, [pc, #44]	@ (80032b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003282:	4313      	orrs	r3, r2
 8003284:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f003 0310 	and.w	r3, r3, #16
 800328e:	2b00      	cmp	r3, #0
 8003290:	d008      	beq.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003292:	4b07      	ldr	r3, [pc, #28]	@ (80032b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	68db      	ldr	r3, [r3, #12]
 800329e:	4904      	ldr	r1, [pc, #16]	@ (80032b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032a0:	4313      	orrs	r3, r2
 80032a2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80032a4:	2300      	movs	r3, #0
}
 80032a6:	4618      	mov	r0, r3
 80032a8:	3718      	adds	r7, #24
 80032aa:	46bd      	mov	sp, r7
 80032ac:	bd80      	pop	{r7, pc}
 80032ae:	bf00      	nop
 80032b0:	40021000 	.word	0x40021000
 80032b4:	40007000 	.word	0x40007000
 80032b8:	42420440 	.word	0x42420440

080032bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b082      	sub	sp, #8
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d101      	bne.n	80032ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e041      	b.n	8003352 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d106      	bne.n	80032e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2200      	movs	r2, #0
 80032de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80032e2:	6878      	ldr	r0, [r7, #4]
 80032e4:	f7fd ff7c 	bl	80011e0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2202      	movs	r2, #2
 80032ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681a      	ldr	r2, [r3, #0]
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	3304      	adds	r3, #4
 80032f8:	4619      	mov	r1, r3
 80032fa:	4610      	mov	r0, r2
 80032fc:	f000 fee2 	bl	80040c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2201      	movs	r2, #1
 8003304:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2201      	movs	r2, #1
 800330c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2201      	movs	r2, #1
 8003314:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2201      	movs	r2, #1
 800331c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2201      	movs	r2, #1
 8003324:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2201      	movs	r2, #1
 800332c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2201      	movs	r2, #1
 8003334:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2201      	movs	r2, #1
 800333c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2201      	movs	r2, #1
 8003344:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2201      	movs	r2, #1
 800334c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003350:	2300      	movs	r3, #0
}
 8003352:	4618      	mov	r0, r3
 8003354:	3708      	adds	r7, #8
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}

0800335a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800335a:	b580      	push	{r7, lr}
 800335c:	b082      	sub	sp, #8
 800335e:	af00      	add	r7, sp, #0
 8003360:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2b00      	cmp	r3, #0
 8003366:	d101      	bne.n	800336c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003368:	2301      	movs	r3, #1
 800336a:	e041      	b.n	80033f0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003372:	b2db      	uxtb	r3, r3
 8003374:	2b00      	cmp	r3, #0
 8003376:	d106      	bne.n	8003386 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2200      	movs	r2, #0
 800337c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003380:	6878      	ldr	r0, [r7, #4]
 8003382:	f000 f839 	bl	80033f8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2202      	movs	r2, #2
 800338a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	3304      	adds	r3, #4
 8003396:	4619      	mov	r1, r3
 8003398:	4610      	mov	r0, r2
 800339a:	f000 fe93 	bl	80040c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2201      	movs	r2, #1
 80033a2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2201      	movs	r2, #1
 80033aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2201      	movs	r2, #1
 80033b2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2201      	movs	r2, #1
 80033ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2201      	movs	r2, #1
 80033c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2201      	movs	r2, #1
 80033ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2201      	movs	r2, #1
 80033d2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2201      	movs	r2, #1
 80033da:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2201      	movs	r2, #1
 80033e2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2201      	movs	r2, #1
 80033ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80033ee:	2300      	movs	r3, #0
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	3708      	adds	r7, #8
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}

080033f8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80033f8:	b480      	push	{r7}
 80033fa:	b083      	sub	sp, #12
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003400:	bf00      	nop
 8003402:	370c      	adds	r7, #12
 8003404:	46bd      	mov	sp, r7
 8003406:	bc80      	pop	{r7}
 8003408:	4770      	bx	lr
	...

0800340c <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b086      	sub	sp, #24
 8003410:	af00      	add	r7, sp, #0
 8003412:	60f8      	str	r0, [r7, #12]
 8003414:	60b9      	str	r1, [r7, #8]
 8003416:	607a      	str	r2, [r7, #4]
 8003418:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800341a:	2300      	movs	r3, #0
 800341c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d109      	bne.n	8003438 <HAL_TIM_PWM_Start_DMA+0x2c>
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800342a:	b2db      	uxtb	r3, r3
 800342c:	2b02      	cmp	r3, #2
 800342e:	bf0c      	ite	eq
 8003430:	2301      	moveq	r3, #1
 8003432:	2300      	movne	r3, #0
 8003434:	b2db      	uxtb	r3, r3
 8003436:	e022      	b.n	800347e <HAL_TIM_PWM_Start_DMA+0x72>
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	2b04      	cmp	r3, #4
 800343c:	d109      	bne.n	8003452 <HAL_TIM_PWM_Start_DMA+0x46>
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003444:	b2db      	uxtb	r3, r3
 8003446:	2b02      	cmp	r3, #2
 8003448:	bf0c      	ite	eq
 800344a:	2301      	moveq	r3, #1
 800344c:	2300      	movne	r3, #0
 800344e:	b2db      	uxtb	r3, r3
 8003450:	e015      	b.n	800347e <HAL_TIM_PWM_Start_DMA+0x72>
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	2b08      	cmp	r3, #8
 8003456:	d109      	bne.n	800346c <HAL_TIM_PWM_Start_DMA+0x60>
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800345e:	b2db      	uxtb	r3, r3
 8003460:	2b02      	cmp	r3, #2
 8003462:	bf0c      	ite	eq
 8003464:	2301      	moveq	r3, #1
 8003466:	2300      	movne	r3, #0
 8003468:	b2db      	uxtb	r3, r3
 800346a:	e008      	b.n	800347e <HAL_TIM_PWM_Start_DMA+0x72>
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003472:	b2db      	uxtb	r3, r3
 8003474:	2b02      	cmp	r3, #2
 8003476:	bf0c      	ite	eq
 8003478:	2301      	moveq	r3, #1
 800347a:	2300      	movne	r3, #0
 800347c:	b2db      	uxtb	r3, r3
 800347e:	2b00      	cmp	r3, #0
 8003480:	d001      	beq.n	8003486 <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8003482:	2302      	movs	r3, #2
 8003484:	e153      	b.n	800372e <HAL_TIM_PWM_Start_DMA+0x322>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d109      	bne.n	80034a0 <HAL_TIM_PWM_Start_DMA+0x94>
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003492:	b2db      	uxtb	r3, r3
 8003494:	2b01      	cmp	r3, #1
 8003496:	bf0c      	ite	eq
 8003498:	2301      	moveq	r3, #1
 800349a:	2300      	movne	r3, #0
 800349c:	b2db      	uxtb	r3, r3
 800349e:	e022      	b.n	80034e6 <HAL_TIM_PWM_Start_DMA+0xda>
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	2b04      	cmp	r3, #4
 80034a4:	d109      	bne.n	80034ba <HAL_TIM_PWM_Start_DMA+0xae>
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80034ac:	b2db      	uxtb	r3, r3
 80034ae:	2b01      	cmp	r3, #1
 80034b0:	bf0c      	ite	eq
 80034b2:	2301      	moveq	r3, #1
 80034b4:	2300      	movne	r3, #0
 80034b6:	b2db      	uxtb	r3, r3
 80034b8:	e015      	b.n	80034e6 <HAL_TIM_PWM_Start_DMA+0xda>
 80034ba:	68bb      	ldr	r3, [r7, #8]
 80034bc:	2b08      	cmp	r3, #8
 80034be:	d109      	bne.n	80034d4 <HAL_TIM_PWM_Start_DMA+0xc8>
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80034c6:	b2db      	uxtb	r3, r3
 80034c8:	2b01      	cmp	r3, #1
 80034ca:	bf0c      	ite	eq
 80034cc:	2301      	moveq	r3, #1
 80034ce:	2300      	movne	r3, #0
 80034d0:	b2db      	uxtb	r3, r3
 80034d2:	e008      	b.n	80034e6 <HAL_TIM_PWM_Start_DMA+0xda>
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80034da:	b2db      	uxtb	r3, r3
 80034dc:	2b01      	cmp	r3, #1
 80034de:	bf0c      	ite	eq
 80034e0:	2301      	moveq	r3, #1
 80034e2:	2300      	movne	r3, #0
 80034e4:	b2db      	uxtb	r3, r3
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d024      	beq.n	8003534 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d002      	beq.n	80034f6 <HAL_TIM_PWM_Start_DMA+0xea>
 80034f0:	887b      	ldrh	r3, [r7, #2]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d101      	bne.n	80034fa <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
 80034f8:	e119      	b.n	800372e <HAL_TIM_PWM_Start_DMA+0x322>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d104      	bne.n	800350a <HAL_TIM_PWM_Start_DMA+0xfe>
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2202      	movs	r2, #2
 8003504:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003508:	e016      	b.n	8003538 <HAL_TIM_PWM_Start_DMA+0x12c>
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	2b04      	cmp	r3, #4
 800350e:	d104      	bne.n	800351a <HAL_TIM_PWM_Start_DMA+0x10e>
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	2202      	movs	r2, #2
 8003514:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003518:	e00e      	b.n	8003538 <HAL_TIM_PWM_Start_DMA+0x12c>
 800351a:	68bb      	ldr	r3, [r7, #8]
 800351c:	2b08      	cmp	r3, #8
 800351e:	d104      	bne.n	800352a <HAL_TIM_PWM_Start_DMA+0x11e>
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	2202      	movs	r2, #2
 8003524:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003528:	e006      	b.n	8003538 <HAL_TIM_PWM_Start_DMA+0x12c>
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2202      	movs	r2, #2
 800352e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003532:	e001      	b.n	8003538 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8003534:	2301      	movs	r3, #1
 8003536:	e0fa      	b.n	800372e <HAL_TIM_PWM_Start_DMA+0x322>
  }

  switch (Channel)
 8003538:	68bb      	ldr	r3, [r7, #8]
 800353a:	2b0c      	cmp	r3, #12
 800353c:	f200 80ae 	bhi.w	800369c <HAL_TIM_PWM_Start_DMA+0x290>
 8003540:	a201      	add	r2, pc, #4	@ (adr r2, 8003548 <HAL_TIM_PWM_Start_DMA+0x13c>)
 8003542:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003546:	bf00      	nop
 8003548:	0800357d 	.word	0x0800357d
 800354c:	0800369d 	.word	0x0800369d
 8003550:	0800369d 	.word	0x0800369d
 8003554:	0800369d 	.word	0x0800369d
 8003558:	080035c5 	.word	0x080035c5
 800355c:	0800369d 	.word	0x0800369d
 8003560:	0800369d 	.word	0x0800369d
 8003564:	0800369d 	.word	0x0800369d
 8003568:	0800360d 	.word	0x0800360d
 800356c:	0800369d 	.word	0x0800369d
 8003570:	0800369d 	.word	0x0800369d
 8003574:	0800369d 	.word	0x0800369d
 8003578:	08003655 	.word	0x08003655
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003580:	4a6d      	ldr	r2, [pc, #436]	@ (8003738 <HAL_TIM_PWM_Start_DMA+0x32c>)
 8003582:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003588:	4a6c      	ldr	r2, [pc, #432]	@ (800373c <HAL_TIM_PWM_Start_DMA+0x330>)
 800358a:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003590:	4a6b      	ldr	r2, [pc, #428]	@ (8003740 <HAL_TIM_PWM_Start_DMA+0x334>)
 8003592:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8003598:	6879      	ldr	r1, [r7, #4]
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	3334      	adds	r3, #52	@ 0x34
 80035a0:	461a      	mov	r2, r3
 80035a2:	887b      	ldrh	r3, [r7, #2]
 80035a4:	f7fe fd4e 	bl	8002044 <HAL_DMA_Start_IT>
 80035a8:	4603      	mov	r3, r0
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d001      	beq.n	80035b2 <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e0bd      	b.n	800372e <HAL_TIM_PWM_Start_DMA+0x322>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	68da      	ldr	r2, [r3, #12]
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035c0:	60da      	str	r2, [r3, #12]
      break;
 80035c2:	e06e      	b.n	80036a2 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035c8:	4a5b      	ldr	r2, [pc, #364]	@ (8003738 <HAL_TIM_PWM_Start_DMA+0x32c>)
 80035ca:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035d0:	4a5a      	ldr	r2, [pc, #360]	@ (800373c <HAL_TIM_PWM_Start_DMA+0x330>)
 80035d2:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035d8:	4a59      	ldr	r2, [pc, #356]	@ (8003740 <HAL_TIM_PWM_Start_DMA+0x334>)
 80035da:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80035e0:	6879      	ldr	r1, [r7, #4]
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	3338      	adds	r3, #56	@ 0x38
 80035e8:	461a      	mov	r2, r3
 80035ea:	887b      	ldrh	r3, [r7, #2]
 80035ec:	f7fe fd2a 	bl	8002044 <HAL_DMA_Start_IT>
 80035f0:	4603      	mov	r3, r0
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d001      	beq.n	80035fa <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	e099      	b.n	800372e <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	68da      	ldr	r2, [r3, #12]
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003608:	60da      	str	r2, [r3, #12]
      break;
 800360a:	e04a      	b.n	80036a2 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003610:	4a49      	ldr	r2, [pc, #292]	@ (8003738 <HAL_TIM_PWM_Start_DMA+0x32c>)
 8003612:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003618:	4a48      	ldr	r2, [pc, #288]	@ (800373c <HAL_TIM_PWM_Start_DMA+0x330>)
 800361a:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003620:	4a47      	ldr	r2, [pc, #284]	@ (8003740 <HAL_TIM_PWM_Start_DMA+0x334>)
 8003622:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8003628:	6879      	ldr	r1, [r7, #4]
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	333c      	adds	r3, #60	@ 0x3c
 8003630:	461a      	mov	r2, r3
 8003632:	887b      	ldrh	r3, [r7, #2]
 8003634:	f7fe fd06 	bl	8002044 <HAL_DMA_Start_IT>
 8003638:	4603      	mov	r3, r0
 800363a:	2b00      	cmp	r3, #0
 800363c:	d001      	beq.n	8003642 <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	e075      	b.n	800372e <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	68da      	ldr	r2, [r3, #12]
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003650:	60da      	str	r2, [r3, #12]
      break;
 8003652:	e026      	b.n	80036a2 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003658:	4a37      	ldr	r2, [pc, #220]	@ (8003738 <HAL_TIM_PWM_Start_DMA+0x32c>)
 800365a:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003660:	4a36      	ldr	r2, [pc, #216]	@ (800373c <HAL_TIM_PWM_Start_DMA+0x330>)
 8003662:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003668:	4a35      	ldr	r2, [pc, #212]	@ (8003740 <HAL_TIM_PWM_Start_DMA+0x334>)
 800366a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8003670:	6879      	ldr	r1, [r7, #4]
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	3340      	adds	r3, #64	@ 0x40
 8003678:	461a      	mov	r2, r3
 800367a:	887b      	ldrh	r3, [r7, #2]
 800367c:	f7fe fce2 	bl	8002044 <HAL_DMA_Start_IT>
 8003680:	4603      	mov	r3, r0
 8003682:	2b00      	cmp	r3, #0
 8003684:	d001      	beq.n	800368a <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003686:	2301      	movs	r3, #1
 8003688:	e051      	b.n	800372e <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	68da      	ldr	r2, [r3, #12]
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003698:	60da      	str	r2, [r3, #12]
      break;
 800369a:	e002      	b.n	80036a2 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 800369c:	2301      	movs	r3, #1
 800369e:	75fb      	strb	r3, [r7, #23]
      break;
 80036a0:	bf00      	nop
  }

  if (status == HAL_OK)
 80036a2:	7dfb      	ldrb	r3, [r7, #23]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d141      	bne.n	800372c <HAL_TIM_PWM_Start_DMA+0x320>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	2201      	movs	r2, #1
 80036ae:	68b9      	ldr	r1, [r7, #8]
 80036b0:	4618      	mov	r0, r3
 80036b2:	f001 f8a0 	bl	80047f6 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a22      	ldr	r2, [pc, #136]	@ (8003744 <HAL_TIM_PWM_Start_DMA+0x338>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d107      	bne.n	80036d0 <HAL_TIM_PWM_Start_DMA+0x2c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80036ce:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a1b      	ldr	r2, [pc, #108]	@ (8003744 <HAL_TIM_PWM_Start_DMA+0x338>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d00e      	beq.n	80036f8 <HAL_TIM_PWM_Start_DMA+0x2ec>
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036e2:	d009      	beq.n	80036f8 <HAL_TIM_PWM_Start_DMA+0x2ec>
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a17      	ldr	r2, [pc, #92]	@ (8003748 <HAL_TIM_PWM_Start_DMA+0x33c>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d004      	beq.n	80036f8 <HAL_TIM_PWM_Start_DMA+0x2ec>
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a16      	ldr	r2, [pc, #88]	@ (800374c <HAL_TIM_PWM_Start_DMA+0x340>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d111      	bne.n	800371c <HAL_TIM_PWM_Start_DMA+0x310>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	f003 0307 	and.w	r3, r3, #7
 8003702:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	2b06      	cmp	r3, #6
 8003708:	d010      	beq.n	800372c <HAL_TIM_PWM_Start_DMA+0x320>
      {
        __HAL_TIM_ENABLE(htim);
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f042 0201 	orr.w	r2, r2, #1
 8003718:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800371a:	e007      	b.n	800372c <HAL_TIM_PWM_Start_DMA+0x320>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	681a      	ldr	r2, [r3, #0]
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f042 0201 	orr.w	r2, r2, #1
 800372a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800372c:	7dfb      	ldrb	r3, [r7, #23]
}
 800372e:	4618      	mov	r0, r3
 8003730:	3718      	adds	r7, #24
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}
 8003736:	bf00      	nop
 8003738:	08003fb3 	.word	0x08003fb3
 800373c:	0800405b 	.word	0x0800405b
 8003740:	08003f21 	.word	0x08003f21
 8003744:	40012c00 	.word	0x40012c00
 8003748:	40000400 	.word	0x40000400
 800374c:	40000800 	.word	0x40000800

08003750 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b082      	sub	sp, #8
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d101      	bne.n	8003762 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800375e:	2301      	movs	r3, #1
 8003760:	e041      	b.n	80037e6 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003768:	b2db      	uxtb	r3, r3
 800376a:	2b00      	cmp	r3, #0
 800376c:	d106      	bne.n	800377c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2200      	movs	r2, #0
 8003772:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	f000 f839 	bl	80037ee <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2202      	movs	r2, #2
 8003780:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681a      	ldr	r2, [r3, #0]
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	3304      	adds	r3, #4
 800378c:	4619      	mov	r1, r3
 800378e:	4610      	mov	r0, r2
 8003790:	f000 fc98 	bl	80040c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2201      	movs	r2, #1
 8003798:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2201      	movs	r2, #1
 80037a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2201      	movs	r2, #1
 80037a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2201      	movs	r2, #1
 80037b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2201      	movs	r2, #1
 80037b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2201      	movs	r2, #1
 80037c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2201      	movs	r2, #1
 80037c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2201      	movs	r2, #1
 80037d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2201      	movs	r2, #1
 80037d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2201      	movs	r2, #1
 80037e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80037e4:	2300      	movs	r3, #0
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	3708      	adds	r7, #8
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}

080037ee <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80037ee:	b480      	push	{r7}
 80037f0:	b083      	sub	sp, #12
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80037f6:	bf00      	nop
 80037f8:	370c      	adds	r7, #12
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bc80      	pop	{r7}
 80037fe:	4770      	bx	lr

08003800 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b084      	sub	sp, #16
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	68db      	ldr	r3, [r3, #12]
 800380e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	691b      	ldr	r3, [r3, #16]
 8003816:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	f003 0302 	and.w	r3, r3, #2
 800381e:	2b00      	cmp	r3, #0
 8003820:	d020      	beq.n	8003864 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	f003 0302 	and.w	r3, r3, #2
 8003828:	2b00      	cmp	r3, #0
 800382a:	d01b      	beq.n	8003864 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f06f 0202 	mvn.w	r2, #2
 8003834:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2201      	movs	r2, #1
 800383a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	699b      	ldr	r3, [r3, #24]
 8003842:	f003 0303 	and.w	r3, r3, #3
 8003846:	2b00      	cmp	r3, #0
 8003848:	d003      	beq.n	8003852 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800384a:	6878      	ldr	r0, [r7, #4]
 800384c:	f001 f948 	bl	8004ae0 <HAL_TIM_IC_CaptureCallback>
 8003850:	e005      	b.n	800385e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003852:	6878      	ldr	r0, [r7, #4]
 8003854:	f000 fb37 	bl	8003ec6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003858:	6878      	ldr	r0, [r7, #4]
 800385a:	f000 fb3d 	bl	8003ed8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	2200      	movs	r2, #0
 8003862:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003864:	68bb      	ldr	r3, [r7, #8]
 8003866:	f003 0304 	and.w	r3, r3, #4
 800386a:	2b00      	cmp	r3, #0
 800386c:	d020      	beq.n	80038b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	f003 0304 	and.w	r3, r3, #4
 8003874:	2b00      	cmp	r3, #0
 8003876:	d01b      	beq.n	80038b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f06f 0204 	mvn.w	r2, #4
 8003880:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2202      	movs	r2, #2
 8003886:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	699b      	ldr	r3, [r3, #24]
 800388e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003892:	2b00      	cmp	r3, #0
 8003894:	d003      	beq.n	800389e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003896:	6878      	ldr	r0, [r7, #4]
 8003898:	f001 f922 	bl	8004ae0 <HAL_TIM_IC_CaptureCallback>
 800389c:	e005      	b.n	80038aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800389e:	6878      	ldr	r0, [r7, #4]
 80038a0:	f000 fb11 	bl	8003ec6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038a4:	6878      	ldr	r0, [r7, #4]
 80038a6:	f000 fb17 	bl	8003ed8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2200      	movs	r2, #0
 80038ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80038b0:	68bb      	ldr	r3, [r7, #8]
 80038b2:	f003 0308 	and.w	r3, r3, #8
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d020      	beq.n	80038fc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	f003 0308 	and.w	r3, r3, #8
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d01b      	beq.n	80038fc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f06f 0208 	mvn.w	r2, #8
 80038cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2204      	movs	r2, #4
 80038d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	69db      	ldr	r3, [r3, #28]
 80038da:	f003 0303 	and.w	r3, r3, #3
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d003      	beq.n	80038ea <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038e2:	6878      	ldr	r0, [r7, #4]
 80038e4:	f001 f8fc 	bl	8004ae0 <HAL_TIM_IC_CaptureCallback>
 80038e8:	e005      	b.n	80038f6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	f000 faeb 	bl	8003ec6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038f0:	6878      	ldr	r0, [r7, #4]
 80038f2:	f000 faf1 	bl	8003ed8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2200      	movs	r2, #0
 80038fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	f003 0310 	and.w	r3, r3, #16
 8003902:	2b00      	cmp	r3, #0
 8003904:	d020      	beq.n	8003948 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	f003 0310 	and.w	r3, r3, #16
 800390c:	2b00      	cmp	r3, #0
 800390e:	d01b      	beq.n	8003948 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f06f 0210 	mvn.w	r2, #16
 8003918:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2208      	movs	r2, #8
 800391e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	69db      	ldr	r3, [r3, #28]
 8003926:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800392a:	2b00      	cmp	r3, #0
 800392c:	d003      	beq.n	8003936 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800392e:	6878      	ldr	r0, [r7, #4]
 8003930:	f001 f8d6 	bl	8004ae0 <HAL_TIM_IC_CaptureCallback>
 8003934:	e005      	b.n	8003942 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f000 fac5 	bl	8003ec6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800393c:	6878      	ldr	r0, [r7, #4]
 800393e:	f000 facb 	bl	8003ed8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2200      	movs	r2, #0
 8003946:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	f003 0301 	and.w	r3, r3, #1
 800394e:	2b00      	cmp	r3, #0
 8003950:	d00c      	beq.n	800396c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	f003 0301 	and.w	r3, r3, #1
 8003958:	2b00      	cmp	r3, #0
 800395a:	d007      	beq.n	800396c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f06f 0201 	mvn.w	r2, #1
 8003964:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003966:	6878      	ldr	r0, [r7, #4]
 8003968:	f000 faa4 	bl	8003eb4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003972:	2b00      	cmp	r3, #0
 8003974:	d00c      	beq.n	8003990 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800397c:	2b00      	cmp	r3, #0
 800397e:	d007      	beq.n	8003990 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003988:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800398a:	6878      	ldr	r0, [r7, #4]
 800398c:	f000 ffbf 	bl	800490e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003996:	2b00      	cmp	r3, #0
 8003998:	d00c      	beq.n	80039b4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d007      	beq.n	80039b4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80039ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80039ae:	6878      	ldr	r0, [r7, #4]
 80039b0:	f000 faa4 	bl	8003efc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	f003 0320 	and.w	r3, r3, #32
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d00c      	beq.n	80039d8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	f003 0320 	and.w	r3, r3, #32
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d007      	beq.n	80039d8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f06f 0220 	mvn.w	r2, #32
 80039d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80039d2:	6878      	ldr	r0, [r7, #4]
 80039d4:	f000 ff92 	bl	80048fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80039d8:	bf00      	nop
 80039da:	3710      	adds	r7, #16
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}

080039e0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b086      	sub	sp, #24
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	60f8      	str	r0, [r7, #12]
 80039e8:	60b9      	str	r1, [r7, #8]
 80039ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039ec:	2300      	movs	r3, #0
 80039ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80039f6:	2b01      	cmp	r3, #1
 80039f8:	d101      	bne.n	80039fe <HAL_TIM_IC_ConfigChannel+0x1e>
 80039fa:	2302      	movs	r3, #2
 80039fc:	e088      	b.n	8003b10 <HAL_TIM_IC_ConfigChannel+0x130>
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	2201      	movs	r2, #1
 8003a02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d11b      	bne.n	8003a44 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003a10:	68bb      	ldr	r3, [r7, #8]
 8003a12:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003a14:	68bb      	ldr	r3, [r7, #8]
 8003a16:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8003a1c:	f000 fd48 	bl	80044b0 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	699a      	ldr	r2, [r3, #24]
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f022 020c 	bic.w	r2, r2, #12
 8003a2e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	6999      	ldr	r1, [r3, #24]
 8003a36:	68bb      	ldr	r3, [r7, #8]
 8003a38:	689a      	ldr	r2, [r3, #8]
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	430a      	orrs	r2, r1
 8003a40:	619a      	str	r2, [r3, #24]
 8003a42:	e060      	b.n	8003b06 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2b04      	cmp	r3, #4
 8003a48:	d11c      	bne.n	8003a84 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003a4e:	68bb      	ldr	r3, [r7, #8]
 8003a50:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003a52:	68bb      	ldr	r3, [r7, #8]
 8003a54:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8003a5a:	f000 fdb1 	bl	80045c0 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	699a      	ldr	r2, [r3, #24]
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8003a6c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	6999      	ldr	r1, [r3, #24]
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	689b      	ldr	r3, [r3, #8]
 8003a78:	021a      	lsls	r2, r3, #8
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	430a      	orrs	r2, r1
 8003a80:	619a      	str	r2, [r3, #24]
 8003a82:	e040      	b.n	8003b06 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2b08      	cmp	r3, #8
 8003a88:	d11b      	bne.n	8003ac2 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003a8e:	68bb      	ldr	r3, [r7, #8]
 8003a90:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003a92:	68bb      	ldr	r3, [r7, #8]
 8003a94:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8003a9a:	f000 fdfc 	bl	8004696 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	69da      	ldr	r2, [r3, #28]
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f022 020c 	bic.w	r2, r2, #12
 8003aac:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	69d9      	ldr	r1, [r3, #28]
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	689a      	ldr	r2, [r3, #8]
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	430a      	orrs	r2, r1
 8003abe:	61da      	str	r2, [r3, #28]
 8003ac0:	e021      	b.n	8003b06 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2b0c      	cmp	r3, #12
 8003ac6:	d11c      	bne.n	8003b02 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8003ad4:	68bb      	ldr	r3, [r7, #8]
 8003ad6:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8003ad8:	f000 fe18 	bl	800470c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	69da      	ldr	r2, [r3, #28]
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8003aea:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	69d9      	ldr	r1, [r3, #28]
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	021a      	lsls	r2, r3, #8
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	430a      	orrs	r2, r1
 8003afe:	61da      	str	r2, [r3, #28]
 8003b00:	e001      	b.n	8003b06 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8003b02:	2301      	movs	r3, #1
 8003b04:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	2200      	movs	r2, #0
 8003b0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003b0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b10:	4618      	mov	r0, r3
 8003b12:	3718      	adds	r7, #24
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bd80      	pop	{r7, pc}

08003b18 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b086      	sub	sp, #24
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	60f8      	str	r0, [r7, #12]
 8003b20:	60b9      	str	r1, [r7, #8]
 8003b22:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b24:	2300      	movs	r3, #0
 8003b26:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b2e:	2b01      	cmp	r3, #1
 8003b30:	d101      	bne.n	8003b36 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003b32:	2302      	movs	r3, #2
 8003b34:	e0ae      	b.n	8003c94 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2201      	movs	r2, #1
 8003b3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2b0c      	cmp	r3, #12
 8003b42:	f200 809f 	bhi.w	8003c84 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003b46:	a201      	add	r2, pc, #4	@ (adr r2, 8003b4c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003b48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b4c:	08003b81 	.word	0x08003b81
 8003b50:	08003c85 	.word	0x08003c85
 8003b54:	08003c85 	.word	0x08003c85
 8003b58:	08003c85 	.word	0x08003c85
 8003b5c:	08003bc1 	.word	0x08003bc1
 8003b60:	08003c85 	.word	0x08003c85
 8003b64:	08003c85 	.word	0x08003c85
 8003b68:	08003c85 	.word	0x08003c85
 8003b6c:	08003c03 	.word	0x08003c03
 8003b70:	08003c85 	.word	0x08003c85
 8003b74:	08003c85 	.word	0x08003c85
 8003b78:	08003c85 	.word	0x08003c85
 8003b7c:	08003c43 	.word	0x08003c43
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	68b9      	ldr	r1, [r7, #8]
 8003b86:	4618      	mov	r0, r3
 8003b88:	f000 fb0a 	bl	80041a0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	699a      	ldr	r2, [r3, #24]
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f042 0208 	orr.w	r2, r2, #8
 8003b9a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	699a      	ldr	r2, [r3, #24]
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f022 0204 	bic.w	r2, r2, #4
 8003baa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	6999      	ldr	r1, [r3, #24]
 8003bb2:	68bb      	ldr	r3, [r7, #8]
 8003bb4:	691a      	ldr	r2, [r3, #16]
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	430a      	orrs	r2, r1
 8003bbc:	619a      	str	r2, [r3, #24]
      break;
 8003bbe:	e064      	b.n	8003c8a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	68b9      	ldr	r1, [r7, #8]
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	f000 fb50 	bl	800426c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	699a      	ldr	r2, [r3, #24]
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003bda:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	699a      	ldr	r2, [r3, #24]
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003bea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	6999      	ldr	r1, [r3, #24]
 8003bf2:	68bb      	ldr	r3, [r7, #8]
 8003bf4:	691b      	ldr	r3, [r3, #16]
 8003bf6:	021a      	lsls	r2, r3, #8
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	430a      	orrs	r2, r1
 8003bfe:	619a      	str	r2, [r3, #24]
      break;
 8003c00:	e043      	b.n	8003c8a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	68b9      	ldr	r1, [r7, #8]
 8003c08:	4618      	mov	r0, r3
 8003c0a:	f000 fb99 	bl	8004340 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	69da      	ldr	r2, [r3, #28]
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f042 0208 	orr.w	r2, r2, #8
 8003c1c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	69da      	ldr	r2, [r3, #28]
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f022 0204 	bic.w	r2, r2, #4
 8003c2c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	69d9      	ldr	r1, [r3, #28]
 8003c34:	68bb      	ldr	r3, [r7, #8]
 8003c36:	691a      	ldr	r2, [r3, #16]
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	430a      	orrs	r2, r1
 8003c3e:	61da      	str	r2, [r3, #28]
      break;
 8003c40:	e023      	b.n	8003c8a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	68b9      	ldr	r1, [r7, #8]
 8003c48:	4618      	mov	r0, r3
 8003c4a:	f000 fbe3 	bl	8004414 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	69da      	ldr	r2, [r3, #28]
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c5c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	69da      	ldr	r2, [r3, #28]
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c6c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	69d9      	ldr	r1, [r3, #28]
 8003c74:	68bb      	ldr	r3, [r7, #8]
 8003c76:	691b      	ldr	r3, [r3, #16]
 8003c78:	021a      	lsls	r2, r3, #8
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	430a      	orrs	r2, r1
 8003c80:	61da      	str	r2, [r3, #28]
      break;
 8003c82:	e002      	b.n	8003c8a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	75fb      	strb	r3, [r7, #23]
      break;
 8003c88:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003c92:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	3718      	adds	r7, #24
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}

08003c9c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b084      	sub	sp, #16
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
 8003ca4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003cb0:	2b01      	cmp	r3, #1
 8003cb2:	d101      	bne.n	8003cb8 <HAL_TIM_ConfigClockSource+0x1c>
 8003cb4:	2302      	movs	r3, #2
 8003cb6:	e0b4      	b.n	8003e22 <HAL_TIM_ConfigClockSource+0x186>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2201      	movs	r2, #1
 8003cbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2202      	movs	r2, #2
 8003cc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003cd6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003cde:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	68ba      	ldr	r2, [r7, #8]
 8003ce6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003cf0:	d03e      	beq.n	8003d70 <HAL_TIM_ConfigClockSource+0xd4>
 8003cf2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003cf6:	f200 8087 	bhi.w	8003e08 <HAL_TIM_ConfigClockSource+0x16c>
 8003cfa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cfe:	f000 8086 	beq.w	8003e0e <HAL_TIM_ConfigClockSource+0x172>
 8003d02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d06:	d87f      	bhi.n	8003e08 <HAL_TIM_ConfigClockSource+0x16c>
 8003d08:	2b70      	cmp	r3, #112	@ 0x70
 8003d0a:	d01a      	beq.n	8003d42 <HAL_TIM_ConfigClockSource+0xa6>
 8003d0c:	2b70      	cmp	r3, #112	@ 0x70
 8003d0e:	d87b      	bhi.n	8003e08 <HAL_TIM_ConfigClockSource+0x16c>
 8003d10:	2b60      	cmp	r3, #96	@ 0x60
 8003d12:	d050      	beq.n	8003db6 <HAL_TIM_ConfigClockSource+0x11a>
 8003d14:	2b60      	cmp	r3, #96	@ 0x60
 8003d16:	d877      	bhi.n	8003e08 <HAL_TIM_ConfigClockSource+0x16c>
 8003d18:	2b50      	cmp	r3, #80	@ 0x50
 8003d1a:	d03c      	beq.n	8003d96 <HAL_TIM_ConfigClockSource+0xfa>
 8003d1c:	2b50      	cmp	r3, #80	@ 0x50
 8003d1e:	d873      	bhi.n	8003e08 <HAL_TIM_ConfigClockSource+0x16c>
 8003d20:	2b40      	cmp	r3, #64	@ 0x40
 8003d22:	d058      	beq.n	8003dd6 <HAL_TIM_ConfigClockSource+0x13a>
 8003d24:	2b40      	cmp	r3, #64	@ 0x40
 8003d26:	d86f      	bhi.n	8003e08 <HAL_TIM_ConfigClockSource+0x16c>
 8003d28:	2b30      	cmp	r3, #48	@ 0x30
 8003d2a:	d064      	beq.n	8003df6 <HAL_TIM_ConfigClockSource+0x15a>
 8003d2c:	2b30      	cmp	r3, #48	@ 0x30
 8003d2e:	d86b      	bhi.n	8003e08 <HAL_TIM_ConfigClockSource+0x16c>
 8003d30:	2b20      	cmp	r3, #32
 8003d32:	d060      	beq.n	8003df6 <HAL_TIM_ConfigClockSource+0x15a>
 8003d34:	2b20      	cmp	r3, #32
 8003d36:	d867      	bhi.n	8003e08 <HAL_TIM_ConfigClockSource+0x16c>
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d05c      	beq.n	8003df6 <HAL_TIM_ConfigClockSource+0x15a>
 8003d3c:	2b10      	cmp	r3, #16
 8003d3e:	d05a      	beq.n	8003df6 <HAL_TIM_ConfigClockSource+0x15a>
 8003d40:	e062      	b.n	8003e08 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003d52:	f000 fd31 	bl	80047b8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003d64:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	68ba      	ldr	r2, [r7, #8]
 8003d6c:	609a      	str	r2, [r3, #8]
      break;
 8003d6e:	e04f      	b.n	8003e10 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003d80:	f000 fd1a 	bl	80047b8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	689a      	ldr	r2, [r3, #8]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003d92:	609a      	str	r2, [r3, #8]
      break;
 8003d94:	e03c      	b.n	8003e10 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003da2:	461a      	mov	r2, r3
 8003da4:	f000 fbde 	bl	8004564 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	2150      	movs	r1, #80	@ 0x50
 8003dae:	4618      	mov	r0, r3
 8003db0:	f000 fce8 	bl	8004784 <TIM_ITRx_SetConfig>
      break;
 8003db4:	e02c      	b.n	8003e10 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003dc2:	461a      	mov	r2, r3
 8003dc4:	f000 fc38 	bl	8004638 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	2160      	movs	r1, #96	@ 0x60
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f000 fcd8 	bl	8004784 <TIM_ITRx_SetConfig>
      break;
 8003dd4:	e01c      	b.n	8003e10 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003de2:	461a      	mov	r2, r3
 8003de4:	f000 fbbe 	bl	8004564 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	2140      	movs	r1, #64	@ 0x40
 8003dee:	4618      	mov	r0, r3
 8003df0:	f000 fcc8 	bl	8004784 <TIM_ITRx_SetConfig>
      break;
 8003df4:	e00c      	b.n	8003e10 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681a      	ldr	r2, [r3, #0]
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4619      	mov	r1, r3
 8003e00:	4610      	mov	r0, r2
 8003e02:	f000 fcbf 	bl	8004784 <TIM_ITRx_SetConfig>
      break;
 8003e06:	e003      	b.n	8003e10 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003e08:	2301      	movs	r3, #1
 8003e0a:	73fb      	strb	r3, [r7, #15]
      break;
 8003e0c:	e000      	b.n	8003e10 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003e0e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2201      	movs	r2, #1
 8003e14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003e20:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	3710      	adds	r7, #16
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bd80      	pop	{r7, pc}
	...

08003e2c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b085      	sub	sp, #20
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
 8003e34:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8003e36:	2300      	movs	r3, #0
 8003e38:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	2b0c      	cmp	r3, #12
 8003e3e:	d831      	bhi.n	8003ea4 <HAL_TIM_ReadCapturedValue+0x78>
 8003e40:	a201      	add	r2, pc, #4	@ (adr r2, 8003e48 <HAL_TIM_ReadCapturedValue+0x1c>)
 8003e42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e46:	bf00      	nop
 8003e48:	08003e7d 	.word	0x08003e7d
 8003e4c:	08003ea5 	.word	0x08003ea5
 8003e50:	08003ea5 	.word	0x08003ea5
 8003e54:	08003ea5 	.word	0x08003ea5
 8003e58:	08003e87 	.word	0x08003e87
 8003e5c:	08003ea5 	.word	0x08003ea5
 8003e60:	08003ea5 	.word	0x08003ea5
 8003e64:	08003ea5 	.word	0x08003ea5
 8003e68:	08003e91 	.word	0x08003e91
 8003e6c:	08003ea5 	.word	0x08003ea5
 8003e70:	08003ea5 	.word	0x08003ea5
 8003e74:	08003ea5 	.word	0x08003ea5
 8003e78:	08003e9b 	.word	0x08003e9b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e82:	60fb      	str	r3, [r7, #12]

      break;
 8003e84:	e00f      	b.n	8003ea6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e8c:	60fb      	str	r3, [r7, #12]

      break;
 8003e8e:	e00a      	b.n	8003ea6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e96:	60fb      	str	r3, [r7, #12]

      break;
 8003e98:	e005      	b.n	8003ea6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ea0:	60fb      	str	r3, [r7, #12]

      break;
 8003ea2:	e000      	b.n	8003ea6 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8003ea4:	bf00      	nop
  }

  return tmpreg;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
}
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	3714      	adds	r7, #20
 8003eac:	46bd      	mov	sp, r7
 8003eae:	bc80      	pop	{r7}
 8003eb0:	4770      	bx	lr
 8003eb2:	bf00      	nop

08003eb4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	b083      	sub	sp, #12
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003ebc:	bf00      	nop
 8003ebe:	370c      	adds	r7, #12
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bc80      	pop	{r7}
 8003ec4:	4770      	bx	lr

08003ec6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003ec6:	b480      	push	{r7}
 8003ec8:	b083      	sub	sp, #12
 8003eca:	af00      	add	r7, sp, #0
 8003ecc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003ece:	bf00      	nop
 8003ed0:	370c      	adds	r7, #12
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bc80      	pop	{r7}
 8003ed6:	4770      	bx	lr

08003ed8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b083      	sub	sp, #12
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003ee0:	bf00      	nop
 8003ee2:	370c      	adds	r7, #12
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	bc80      	pop	{r7}
 8003ee8:	4770      	bx	lr

08003eea <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8003eea:	b480      	push	{r7}
 8003eec:	b083      	sub	sp, #12
 8003eee:	af00      	add	r7, sp, #0
 8003ef0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8003ef2:	bf00      	nop
 8003ef4:	370c      	adds	r7, #12
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bc80      	pop	{r7}
 8003efa:	4770      	bx	lr

08003efc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003efc:	b480      	push	{r7}
 8003efe:	b083      	sub	sp, #12
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003f04:	bf00      	nop
 8003f06:	370c      	adds	r7, #12
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bc80      	pop	{r7}
 8003f0c:	4770      	bx	lr

08003f0e <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8003f0e:	b480      	push	{r7}
 8003f10:	b083      	sub	sp, #12
 8003f12:	af00      	add	r7, sp, #0
 8003f14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8003f16:	bf00      	nop
 8003f18:	370c      	adds	r7, #12
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bc80      	pop	{r7}
 8003f1e:	4770      	bx	lr

08003f20 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b084      	sub	sp, #16
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f2c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f32:	687a      	ldr	r2, [r7, #4]
 8003f34:	429a      	cmp	r2, r3
 8003f36:	d107      	bne.n	8003f48 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	2201      	movs	r2, #1
 8003f42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003f46:	e02a      	b.n	8003f9e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f4c:	687a      	ldr	r2, [r7, #4]
 8003f4e:	429a      	cmp	r2, r3
 8003f50:	d107      	bne.n	8003f62 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2202      	movs	r2, #2
 8003f56:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003f60:	e01d      	b.n	8003f9e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f66:	687a      	ldr	r2, [r7, #4]
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d107      	bne.n	8003f7c <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	2204      	movs	r2, #4
 8003f70:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2201      	movs	r2, #1
 8003f76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f7a:	e010      	b.n	8003f9e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f80:	687a      	ldr	r2, [r7, #4]
 8003f82:	429a      	cmp	r2, r3
 8003f84:	d107      	bne.n	8003f96 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2208      	movs	r2, #8
 8003f8a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2201      	movs	r2, #1
 8003f90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003f94:	e003      	b.n	8003f9e <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	2201      	movs	r2, #1
 8003f9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8003f9e:	68f8      	ldr	r0, [r7, #12]
 8003fa0:	f7ff ffb5 	bl	8003f0e <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	771a      	strb	r2, [r3, #28]
}
 8003faa:	bf00      	nop
 8003fac:	3710      	adds	r7, #16
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}

08003fb2 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8003fb2:	b580      	push	{r7, lr}
 8003fb4:	b084      	sub	sp, #16
 8003fb6:	af00      	add	r7, sp, #0
 8003fb8:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fbe:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fc4:	687a      	ldr	r2, [r7, #4]
 8003fc6:	429a      	cmp	r2, r3
 8003fc8:	d10b      	bne.n	8003fe2 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	2201      	movs	r2, #1
 8003fce:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	699b      	ldr	r3, [r3, #24]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d136      	bne.n	8004046 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003fe0:	e031      	b.n	8004046 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fe6:	687a      	ldr	r2, [r7, #4]
 8003fe8:	429a      	cmp	r2, r3
 8003fea:	d10b      	bne.n	8004004 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2202      	movs	r2, #2
 8003ff0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	699b      	ldr	r3, [r3, #24]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d125      	bne.n	8004046 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2201      	movs	r2, #1
 8003ffe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004002:	e020      	b.n	8004046 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004008:	687a      	ldr	r2, [r7, #4]
 800400a:	429a      	cmp	r2, r3
 800400c:	d10b      	bne.n	8004026 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	2204      	movs	r2, #4
 8004012:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	699b      	ldr	r3, [r3, #24]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d114      	bne.n	8004046 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2201      	movs	r2, #1
 8004020:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004024:	e00f      	b.n	8004046 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800402a:	687a      	ldr	r2, [r7, #4]
 800402c:	429a      	cmp	r2, r3
 800402e:	d10a      	bne.n	8004046 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	2208      	movs	r2, #8
 8004034:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	699b      	ldr	r3, [r3, #24]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d103      	bne.n	8004046 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	2201      	movs	r2, #1
 8004042:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004046:	68f8      	ldr	r0, [r7, #12]
 8004048:	f7ff ff46 	bl	8003ed8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2200      	movs	r2, #0
 8004050:	771a      	strb	r2, [r3, #28]
}
 8004052:	bf00      	nop
 8004054:	3710      	adds	r7, #16
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}

0800405a <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800405a:	b580      	push	{r7, lr}
 800405c:	b084      	sub	sp, #16
 800405e:	af00      	add	r7, sp, #0
 8004060:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004066:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800406c:	687a      	ldr	r2, [r7, #4]
 800406e:	429a      	cmp	r2, r3
 8004070:	d103      	bne.n	800407a <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	2201      	movs	r2, #1
 8004076:	771a      	strb	r2, [r3, #28]
 8004078:	e019      	b.n	80040ae <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800407e:	687a      	ldr	r2, [r7, #4]
 8004080:	429a      	cmp	r2, r3
 8004082:	d103      	bne.n	800408c <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2202      	movs	r2, #2
 8004088:	771a      	strb	r2, [r3, #28]
 800408a:	e010      	b.n	80040ae <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004090:	687a      	ldr	r2, [r7, #4]
 8004092:	429a      	cmp	r2, r3
 8004094:	d103      	bne.n	800409e <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	2204      	movs	r2, #4
 800409a:	771a      	strb	r2, [r3, #28]
 800409c:	e007      	b.n	80040ae <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040a2:	687a      	ldr	r2, [r7, #4]
 80040a4:	429a      	cmp	r2, r3
 80040a6:	d102      	bne.n	80040ae <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2208      	movs	r2, #8
 80040ac:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 80040ae:	68f8      	ldr	r0, [r7, #12]
 80040b0:	f7ff ff1b 	bl	8003eea <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2200      	movs	r2, #0
 80040b8:	771a      	strb	r2, [r3, #28]
}
 80040ba:	bf00      	nop
 80040bc:	3710      	adds	r7, #16
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}
	...

080040c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80040c4:	b480      	push	{r7}
 80040c6:	b085      	sub	sp, #20
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
 80040cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	4a2f      	ldr	r2, [pc, #188]	@ (8004194 <TIM_Base_SetConfig+0xd0>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d00b      	beq.n	80040f4 <TIM_Base_SetConfig+0x30>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80040e2:	d007      	beq.n	80040f4 <TIM_Base_SetConfig+0x30>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	4a2c      	ldr	r2, [pc, #176]	@ (8004198 <TIM_Base_SetConfig+0xd4>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d003      	beq.n	80040f4 <TIM_Base_SetConfig+0x30>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	4a2b      	ldr	r2, [pc, #172]	@ (800419c <TIM_Base_SetConfig+0xd8>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d108      	bne.n	8004106 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	68fa      	ldr	r2, [r7, #12]
 8004102:	4313      	orrs	r3, r2
 8004104:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	4a22      	ldr	r2, [pc, #136]	@ (8004194 <TIM_Base_SetConfig+0xd0>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d00b      	beq.n	8004126 <TIM_Base_SetConfig+0x62>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004114:	d007      	beq.n	8004126 <TIM_Base_SetConfig+0x62>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	4a1f      	ldr	r2, [pc, #124]	@ (8004198 <TIM_Base_SetConfig+0xd4>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d003      	beq.n	8004126 <TIM_Base_SetConfig+0x62>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	4a1e      	ldr	r2, [pc, #120]	@ (800419c <TIM_Base_SetConfig+0xd8>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d108      	bne.n	8004138 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800412c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	68db      	ldr	r3, [r3, #12]
 8004132:	68fa      	ldr	r2, [r7, #12]
 8004134:	4313      	orrs	r3, r2
 8004136:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	695b      	ldr	r3, [r3, #20]
 8004142:	4313      	orrs	r3, r2
 8004144:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	68fa      	ldr	r2, [r7, #12]
 800414a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	689a      	ldr	r2, [r3, #8]
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	681a      	ldr	r2, [r3, #0]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	4a0d      	ldr	r2, [pc, #52]	@ (8004194 <TIM_Base_SetConfig+0xd0>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d103      	bne.n	800416c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	691a      	ldr	r2, [r3, #16]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2201      	movs	r2, #1
 8004170:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	691b      	ldr	r3, [r3, #16]
 8004176:	f003 0301 	and.w	r3, r3, #1
 800417a:	2b00      	cmp	r3, #0
 800417c:	d005      	beq.n	800418a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	691b      	ldr	r3, [r3, #16]
 8004182:	f023 0201 	bic.w	r2, r3, #1
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	611a      	str	r2, [r3, #16]
  }
}
 800418a:	bf00      	nop
 800418c:	3714      	adds	r7, #20
 800418e:	46bd      	mov	sp, r7
 8004190:	bc80      	pop	{r7}
 8004192:	4770      	bx	lr
 8004194:	40012c00 	.word	0x40012c00
 8004198:	40000400 	.word	0x40000400
 800419c:	40000800 	.word	0x40000800

080041a0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80041a0:	b480      	push	{r7}
 80041a2:	b087      	sub	sp, #28
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
 80041a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6a1b      	ldr	r3, [r3, #32]
 80041ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6a1b      	ldr	r3, [r3, #32]
 80041b4:	f023 0201 	bic.w	r2, r3, #1
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	699b      	ldr	r3, [r3, #24]
 80041c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	f023 0303 	bic.w	r3, r3, #3
 80041d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	68fa      	ldr	r2, [r7, #12]
 80041de:	4313      	orrs	r3, r2
 80041e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80041e2:	697b      	ldr	r3, [r7, #20]
 80041e4:	f023 0302 	bic.w	r3, r3, #2
 80041e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	689b      	ldr	r3, [r3, #8]
 80041ee:	697a      	ldr	r2, [r7, #20]
 80041f0:	4313      	orrs	r3, r2
 80041f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	4a1c      	ldr	r2, [pc, #112]	@ (8004268 <TIM_OC1_SetConfig+0xc8>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d10c      	bne.n	8004216 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80041fc:	697b      	ldr	r3, [r7, #20]
 80041fe:	f023 0308 	bic.w	r3, r3, #8
 8004202:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	68db      	ldr	r3, [r3, #12]
 8004208:	697a      	ldr	r2, [r7, #20]
 800420a:	4313      	orrs	r3, r2
 800420c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	f023 0304 	bic.w	r3, r3, #4
 8004214:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	4a13      	ldr	r2, [pc, #76]	@ (8004268 <TIM_OC1_SetConfig+0xc8>)
 800421a:	4293      	cmp	r3, r2
 800421c:	d111      	bne.n	8004242 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004224:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800422c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	695b      	ldr	r3, [r3, #20]
 8004232:	693a      	ldr	r2, [r7, #16]
 8004234:	4313      	orrs	r3, r2
 8004236:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	699b      	ldr	r3, [r3, #24]
 800423c:	693a      	ldr	r2, [r7, #16]
 800423e:	4313      	orrs	r3, r2
 8004240:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	693a      	ldr	r2, [r7, #16]
 8004246:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	68fa      	ldr	r2, [r7, #12]
 800424c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	685a      	ldr	r2, [r3, #4]
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	697a      	ldr	r2, [r7, #20]
 800425a:	621a      	str	r2, [r3, #32]
}
 800425c:	bf00      	nop
 800425e:	371c      	adds	r7, #28
 8004260:	46bd      	mov	sp, r7
 8004262:	bc80      	pop	{r7}
 8004264:	4770      	bx	lr
 8004266:	bf00      	nop
 8004268:	40012c00 	.word	0x40012c00

0800426c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800426c:	b480      	push	{r7}
 800426e:	b087      	sub	sp, #28
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
 8004274:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6a1b      	ldr	r3, [r3, #32]
 800427a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6a1b      	ldr	r3, [r3, #32]
 8004280:	f023 0210 	bic.w	r2, r3, #16
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	699b      	ldr	r3, [r3, #24]
 8004292:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800429a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	021b      	lsls	r3, r3, #8
 80042aa:	68fa      	ldr	r2, [r7, #12]
 80042ac:	4313      	orrs	r3, r2
 80042ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	f023 0320 	bic.w	r3, r3, #32
 80042b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	689b      	ldr	r3, [r3, #8]
 80042bc:	011b      	lsls	r3, r3, #4
 80042be:	697a      	ldr	r2, [r7, #20]
 80042c0:	4313      	orrs	r3, r2
 80042c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	4a1d      	ldr	r2, [pc, #116]	@ (800433c <TIM_OC2_SetConfig+0xd0>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d10d      	bne.n	80042e8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80042d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	68db      	ldr	r3, [r3, #12]
 80042d8:	011b      	lsls	r3, r3, #4
 80042da:	697a      	ldr	r2, [r7, #20]
 80042dc:	4313      	orrs	r3, r2
 80042de:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80042e6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	4a14      	ldr	r2, [pc, #80]	@ (800433c <TIM_OC2_SetConfig+0xd0>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d113      	bne.n	8004318 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80042f6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80042f8:	693b      	ldr	r3, [r7, #16]
 80042fa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80042fe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	695b      	ldr	r3, [r3, #20]
 8004304:	009b      	lsls	r3, r3, #2
 8004306:	693a      	ldr	r2, [r7, #16]
 8004308:	4313      	orrs	r3, r2
 800430a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	699b      	ldr	r3, [r3, #24]
 8004310:	009b      	lsls	r3, r3, #2
 8004312:	693a      	ldr	r2, [r7, #16]
 8004314:	4313      	orrs	r3, r2
 8004316:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	693a      	ldr	r2, [r7, #16]
 800431c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	68fa      	ldr	r2, [r7, #12]
 8004322:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	685a      	ldr	r2, [r3, #4]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	697a      	ldr	r2, [r7, #20]
 8004330:	621a      	str	r2, [r3, #32]
}
 8004332:	bf00      	nop
 8004334:	371c      	adds	r7, #28
 8004336:	46bd      	mov	sp, r7
 8004338:	bc80      	pop	{r7}
 800433a:	4770      	bx	lr
 800433c:	40012c00 	.word	0x40012c00

08004340 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004340:	b480      	push	{r7}
 8004342:	b087      	sub	sp, #28
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
 8004348:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6a1b      	ldr	r3, [r3, #32]
 800434e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6a1b      	ldr	r3, [r3, #32]
 8004354:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	69db      	ldr	r3, [r3, #28]
 8004366:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800436e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	f023 0303 	bic.w	r3, r3, #3
 8004376:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	68fa      	ldr	r2, [r7, #12]
 800437e:	4313      	orrs	r3, r2
 8004380:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004388:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	021b      	lsls	r3, r3, #8
 8004390:	697a      	ldr	r2, [r7, #20]
 8004392:	4313      	orrs	r3, r2
 8004394:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	4a1d      	ldr	r2, [pc, #116]	@ (8004410 <TIM_OC3_SetConfig+0xd0>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d10d      	bne.n	80043ba <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800439e:	697b      	ldr	r3, [r7, #20]
 80043a0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80043a4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	68db      	ldr	r3, [r3, #12]
 80043aa:	021b      	lsls	r3, r3, #8
 80043ac:	697a      	ldr	r2, [r7, #20]
 80043ae:	4313      	orrs	r3, r2
 80043b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80043b2:	697b      	ldr	r3, [r7, #20]
 80043b4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80043b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	4a14      	ldr	r2, [pc, #80]	@ (8004410 <TIM_OC3_SetConfig+0xd0>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d113      	bne.n	80043ea <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80043c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80043ca:	693b      	ldr	r3, [r7, #16]
 80043cc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80043d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	695b      	ldr	r3, [r3, #20]
 80043d6:	011b      	lsls	r3, r3, #4
 80043d8:	693a      	ldr	r2, [r7, #16]
 80043da:	4313      	orrs	r3, r2
 80043dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	699b      	ldr	r3, [r3, #24]
 80043e2:	011b      	lsls	r3, r3, #4
 80043e4:	693a      	ldr	r2, [r7, #16]
 80043e6:	4313      	orrs	r3, r2
 80043e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	693a      	ldr	r2, [r7, #16]
 80043ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	68fa      	ldr	r2, [r7, #12]
 80043f4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	685a      	ldr	r2, [r3, #4]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	697a      	ldr	r2, [r7, #20]
 8004402:	621a      	str	r2, [r3, #32]
}
 8004404:	bf00      	nop
 8004406:	371c      	adds	r7, #28
 8004408:	46bd      	mov	sp, r7
 800440a:	bc80      	pop	{r7}
 800440c:	4770      	bx	lr
 800440e:	bf00      	nop
 8004410:	40012c00 	.word	0x40012c00

08004414 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004414:	b480      	push	{r7}
 8004416:	b087      	sub	sp, #28
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
 800441c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6a1b      	ldr	r3, [r3, #32]
 8004422:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6a1b      	ldr	r3, [r3, #32]
 8004428:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	685b      	ldr	r3, [r3, #4]
 8004434:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	69db      	ldr	r3, [r3, #28]
 800443a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004442:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800444a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	021b      	lsls	r3, r3, #8
 8004452:	68fa      	ldr	r2, [r7, #12]
 8004454:	4313      	orrs	r3, r2
 8004456:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004458:	693b      	ldr	r3, [r7, #16]
 800445a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800445e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	031b      	lsls	r3, r3, #12
 8004466:	693a      	ldr	r2, [r7, #16]
 8004468:	4313      	orrs	r3, r2
 800446a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	4a0f      	ldr	r2, [pc, #60]	@ (80044ac <TIM_OC4_SetConfig+0x98>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d109      	bne.n	8004488 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004474:	697b      	ldr	r3, [r7, #20]
 8004476:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800447a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	695b      	ldr	r3, [r3, #20]
 8004480:	019b      	lsls	r3, r3, #6
 8004482:	697a      	ldr	r2, [r7, #20]
 8004484:	4313      	orrs	r3, r2
 8004486:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	697a      	ldr	r2, [r7, #20]
 800448c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	68fa      	ldr	r2, [r7, #12]
 8004492:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	685a      	ldr	r2, [r3, #4]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	693a      	ldr	r2, [r7, #16]
 80044a0:	621a      	str	r2, [r3, #32]
}
 80044a2:	bf00      	nop
 80044a4:	371c      	adds	r7, #28
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bc80      	pop	{r7}
 80044aa:	4770      	bx	lr
 80044ac:	40012c00 	.word	0x40012c00

080044b0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b087      	sub	sp, #28
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	60f8      	str	r0, [r7, #12]
 80044b8:	60b9      	str	r1, [r7, #8]
 80044ba:	607a      	str	r2, [r7, #4]
 80044bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	6a1b      	ldr	r3, [r3, #32]
 80044c2:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	6a1b      	ldr	r3, [r3, #32]
 80044c8:	f023 0201 	bic.w	r2, r3, #1
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	699b      	ldr	r3, [r3, #24]
 80044d4:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	4a1f      	ldr	r2, [pc, #124]	@ (8004558 <TIM_TI1_SetConfig+0xa8>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d00b      	beq.n	80044f6 <TIM_TI1_SetConfig+0x46>
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044e4:	d007      	beq.n	80044f6 <TIM_TI1_SetConfig+0x46>
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	4a1c      	ldr	r2, [pc, #112]	@ (800455c <TIM_TI1_SetConfig+0xac>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d003      	beq.n	80044f6 <TIM_TI1_SetConfig+0x46>
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	4a1b      	ldr	r2, [pc, #108]	@ (8004560 <TIM_TI1_SetConfig+0xb0>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d101      	bne.n	80044fa <TIM_TI1_SetConfig+0x4a>
 80044f6:	2301      	movs	r3, #1
 80044f8:	e000      	b.n	80044fc <TIM_TI1_SetConfig+0x4c>
 80044fa:	2300      	movs	r3, #0
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d008      	beq.n	8004512 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	f023 0303 	bic.w	r3, r3, #3
 8004506:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004508:	697a      	ldr	r2, [r7, #20]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	4313      	orrs	r3, r2
 800450e:	617b      	str	r3, [r7, #20]
 8004510:	e003      	b.n	800451a <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004512:	697b      	ldr	r3, [r7, #20]
 8004514:	f043 0301 	orr.w	r3, r3, #1
 8004518:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800451a:	697b      	ldr	r3, [r7, #20]
 800451c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004520:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	011b      	lsls	r3, r3, #4
 8004526:	b2db      	uxtb	r3, r3
 8004528:	697a      	ldr	r2, [r7, #20]
 800452a:	4313      	orrs	r3, r2
 800452c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	f023 030a 	bic.w	r3, r3, #10
 8004534:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004536:	68bb      	ldr	r3, [r7, #8]
 8004538:	f003 030a 	and.w	r3, r3, #10
 800453c:	693a      	ldr	r2, [r7, #16]
 800453e:	4313      	orrs	r3, r2
 8004540:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	697a      	ldr	r2, [r7, #20]
 8004546:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	693a      	ldr	r2, [r7, #16]
 800454c:	621a      	str	r2, [r3, #32]
}
 800454e:	bf00      	nop
 8004550:	371c      	adds	r7, #28
 8004552:	46bd      	mov	sp, r7
 8004554:	bc80      	pop	{r7}
 8004556:	4770      	bx	lr
 8004558:	40012c00 	.word	0x40012c00
 800455c:	40000400 	.word	0x40000400
 8004560:	40000800 	.word	0x40000800

08004564 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004564:	b480      	push	{r7}
 8004566:	b087      	sub	sp, #28
 8004568:	af00      	add	r7, sp, #0
 800456a:	60f8      	str	r0, [r7, #12]
 800456c:	60b9      	str	r1, [r7, #8]
 800456e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	6a1b      	ldr	r3, [r3, #32]
 8004574:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	6a1b      	ldr	r3, [r3, #32]
 800457a:	f023 0201 	bic.w	r2, r3, #1
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	699b      	ldr	r3, [r3, #24]
 8004586:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004588:	693b      	ldr	r3, [r7, #16]
 800458a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800458e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	011b      	lsls	r3, r3, #4
 8004594:	693a      	ldr	r2, [r7, #16]
 8004596:	4313      	orrs	r3, r2
 8004598:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800459a:	697b      	ldr	r3, [r7, #20]
 800459c:	f023 030a 	bic.w	r3, r3, #10
 80045a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80045a2:	697a      	ldr	r2, [r7, #20]
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	4313      	orrs	r3, r2
 80045a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	693a      	ldr	r2, [r7, #16]
 80045ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	697a      	ldr	r2, [r7, #20]
 80045b4:	621a      	str	r2, [r3, #32]
}
 80045b6:	bf00      	nop
 80045b8:	371c      	adds	r7, #28
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bc80      	pop	{r7}
 80045be:	4770      	bx	lr

080045c0 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80045c0:	b480      	push	{r7}
 80045c2:	b087      	sub	sp, #28
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	60f8      	str	r0, [r7, #12]
 80045c8:	60b9      	str	r1, [r7, #8]
 80045ca:	607a      	str	r2, [r7, #4]
 80045cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	6a1b      	ldr	r3, [r3, #32]
 80045d2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	6a1b      	ldr	r3, [r3, #32]
 80045d8:	f023 0210 	bic.w	r2, r3, #16
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	699b      	ldr	r3, [r3, #24]
 80045e4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80045ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	021b      	lsls	r3, r3, #8
 80045f2:	693a      	ldr	r2, [r7, #16]
 80045f4:	4313      	orrs	r3, r2
 80045f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80045f8:	693b      	ldr	r3, [r7, #16]
 80045fa:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80045fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	031b      	lsls	r3, r3, #12
 8004604:	b29b      	uxth	r3, r3
 8004606:	693a      	ldr	r2, [r7, #16]
 8004608:	4313      	orrs	r3, r2
 800460a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800460c:	697b      	ldr	r3, [r7, #20]
 800460e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004612:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004614:	68bb      	ldr	r3, [r7, #8]
 8004616:	011b      	lsls	r3, r3, #4
 8004618:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800461c:	697a      	ldr	r2, [r7, #20]
 800461e:	4313      	orrs	r3, r2
 8004620:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	693a      	ldr	r2, [r7, #16]
 8004626:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	697a      	ldr	r2, [r7, #20]
 800462c:	621a      	str	r2, [r3, #32]
}
 800462e:	bf00      	nop
 8004630:	371c      	adds	r7, #28
 8004632:	46bd      	mov	sp, r7
 8004634:	bc80      	pop	{r7}
 8004636:	4770      	bx	lr

08004638 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004638:	b480      	push	{r7}
 800463a:	b087      	sub	sp, #28
 800463c:	af00      	add	r7, sp, #0
 800463e:	60f8      	str	r0, [r7, #12]
 8004640:	60b9      	str	r1, [r7, #8]
 8004642:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	6a1b      	ldr	r3, [r3, #32]
 8004648:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	6a1b      	ldr	r3, [r3, #32]
 800464e:	f023 0210 	bic.w	r2, r3, #16
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	699b      	ldr	r3, [r3, #24]
 800465a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800465c:	693b      	ldr	r3, [r7, #16]
 800465e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004662:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	031b      	lsls	r3, r3, #12
 8004668:	693a      	ldr	r2, [r7, #16]
 800466a:	4313      	orrs	r3, r2
 800466c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004674:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004676:	68bb      	ldr	r3, [r7, #8]
 8004678:	011b      	lsls	r3, r3, #4
 800467a:	697a      	ldr	r2, [r7, #20]
 800467c:	4313      	orrs	r3, r2
 800467e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	693a      	ldr	r2, [r7, #16]
 8004684:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	697a      	ldr	r2, [r7, #20]
 800468a:	621a      	str	r2, [r3, #32]
}
 800468c:	bf00      	nop
 800468e:	371c      	adds	r7, #28
 8004690:	46bd      	mov	sp, r7
 8004692:	bc80      	pop	{r7}
 8004694:	4770      	bx	lr

08004696 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004696:	b480      	push	{r7}
 8004698:	b087      	sub	sp, #28
 800469a:	af00      	add	r7, sp, #0
 800469c:	60f8      	str	r0, [r7, #12]
 800469e:	60b9      	str	r1, [r7, #8]
 80046a0:	607a      	str	r2, [r7, #4]
 80046a2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	6a1b      	ldr	r3, [r3, #32]
 80046a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	6a1b      	ldr	r3, [r3, #32]
 80046ae:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	69db      	ldr	r3, [r3, #28]
 80046ba:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80046bc:	693b      	ldr	r3, [r7, #16]
 80046be:	f023 0303 	bic.w	r3, r3, #3
 80046c2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80046c4:	693a      	ldr	r2, [r7, #16]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	4313      	orrs	r3, r2
 80046ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80046cc:	693b      	ldr	r3, [r7, #16]
 80046ce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80046d2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	011b      	lsls	r3, r3, #4
 80046d8:	b2db      	uxtb	r3, r3
 80046da:	693a      	ldr	r2, [r7, #16]
 80046dc:	4313      	orrs	r3, r2
 80046de:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 80046e0:	697b      	ldr	r3, [r7, #20]
 80046e2:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80046e6:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	021b      	lsls	r3, r3, #8
 80046ec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80046f0:	697a      	ldr	r2, [r7, #20]
 80046f2:	4313      	orrs	r3, r2
 80046f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	693a      	ldr	r2, [r7, #16]
 80046fa:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	697a      	ldr	r2, [r7, #20]
 8004700:	621a      	str	r2, [r3, #32]
}
 8004702:	bf00      	nop
 8004704:	371c      	adds	r7, #28
 8004706:	46bd      	mov	sp, r7
 8004708:	bc80      	pop	{r7}
 800470a:	4770      	bx	lr

0800470c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800470c:	b480      	push	{r7}
 800470e:	b087      	sub	sp, #28
 8004710:	af00      	add	r7, sp, #0
 8004712:	60f8      	str	r0, [r7, #12]
 8004714:	60b9      	str	r1, [r7, #8]
 8004716:	607a      	str	r2, [r7, #4]
 8004718:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	6a1b      	ldr	r3, [r3, #32]
 800471e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	6a1b      	ldr	r3, [r3, #32]
 8004724:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	69db      	ldr	r3, [r3, #28]
 8004730:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004738:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	021b      	lsls	r3, r3, #8
 800473e:	693a      	ldr	r2, [r7, #16]
 8004740:	4313      	orrs	r3, r2
 8004742:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004744:	693b      	ldr	r3, [r7, #16]
 8004746:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800474a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	031b      	lsls	r3, r3, #12
 8004750:	b29b      	uxth	r3, r3
 8004752:	693a      	ldr	r2, [r7, #16]
 8004754:	4313      	orrs	r3, r2
 8004756:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800475e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	031b      	lsls	r3, r3, #12
 8004764:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004768:	697a      	ldr	r2, [r7, #20]
 800476a:	4313      	orrs	r3, r2
 800476c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	693a      	ldr	r2, [r7, #16]
 8004772:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	697a      	ldr	r2, [r7, #20]
 8004778:	621a      	str	r2, [r3, #32]
}
 800477a:	bf00      	nop
 800477c:	371c      	adds	r7, #28
 800477e:	46bd      	mov	sp, r7
 8004780:	bc80      	pop	{r7}
 8004782:	4770      	bx	lr

08004784 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004784:	b480      	push	{r7}
 8004786:	b085      	sub	sp, #20
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
 800478c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	689b      	ldr	r3, [r3, #8]
 8004792:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800479a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800479c:	683a      	ldr	r2, [r7, #0]
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	4313      	orrs	r3, r2
 80047a2:	f043 0307 	orr.w	r3, r3, #7
 80047a6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	68fa      	ldr	r2, [r7, #12]
 80047ac:	609a      	str	r2, [r3, #8]
}
 80047ae:	bf00      	nop
 80047b0:	3714      	adds	r7, #20
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bc80      	pop	{r7}
 80047b6:	4770      	bx	lr

080047b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80047b8:	b480      	push	{r7}
 80047ba:	b087      	sub	sp, #28
 80047bc:	af00      	add	r7, sp, #0
 80047be:	60f8      	str	r0, [r7, #12]
 80047c0:	60b9      	str	r1, [r7, #8]
 80047c2:	607a      	str	r2, [r7, #4]
 80047c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	689b      	ldr	r3, [r3, #8]
 80047ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047cc:	697b      	ldr	r3, [r7, #20]
 80047ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80047d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	021a      	lsls	r2, r3, #8
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	431a      	orrs	r2, r3
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	4313      	orrs	r3, r2
 80047e0:	697a      	ldr	r2, [r7, #20]
 80047e2:	4313      	orrs	r3, r2
 80047e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	697a      	ldr	r2, [r7, #20]
 80047ea:	609a      	str	r2, [r3, #8]
}
 80047ec:	bf00      	nop
 80047ee:	371c      	adds	r7, #28
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bc80      	pop	{r7}
 80047f4:	4770      	bx	lr

080047f6 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80047f6:	b480      	push	{r7}
 80047f8:	b087      	sub	sp, #28
 80047fa:	af00      	add	r7, sp, #0
 80047fc:	60f8      	str	r0, [r7, #12]
 80047fe:	60b9      	str	r1, [r7, #8]
 8004800:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	f003 031f 	and.w	r3, r3, #31
 8004808:	2201      	movs	r2, #1
 800480a:	fa02 f303 	lsl.w	r3, r2, r3
 800480e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	6a1a      	ldr	r2, [r3, #32]
 8004814:	697b      	ldr	r3, [r7, #20]
 8004816:	43db      	mvns	r3, r3
 8004818:	401a      	ands	r2, r3
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	6a1a      	ldr	r2, [r3, #32]
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	f003 031f 	and.w	r3, r3, #31
 8004828:	6879      	ldr	r1, [r7, #4]
 800482a:	fa01 f303 	lsl.w	r3, r1, r3
 800482e:	431a      	orrs	r2, r3
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	621a      	str	r2, [r3, #32]
}
 8004834:	bf00      	nop
 8004836:	371c      	adds	r7, #28
 8004838:	46bd      	mov	sp, r7
 800483a:	bc80      	pop	{r7}
 800483c:	4770      	bx	lr
	...

08004840 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004840:	b480      	push	{r7}
 8004842:	b085      	sub	sp, #20
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
 8004848:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004850:	2b01      	cmp	r3, #1
 8004852:	d101      	bne.n	8004858 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004854:	2302      	movs	r3, #2
 8004856:	e046      	b.n	80048e6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2201      	movs	r2, #1
 800485c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2202      	movs	r2, #2
 8004864:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	689b      	ldr	r3, [r3, #8]
 8004876:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800487e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	68fa      	ldr	r2, [r7, #12]
 8004886:	4313      	orrs	r3, r2
 8004888:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	68fa      	ldr	r2, [r7, #12]
 8004890:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	4a16      	ldr	r2, [pc, #88]	@ (80048f0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004898:	4293      	cmp	r3, r2
 800489a:	d00e      	beq.n	80048ba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048a4:	d009      	beq.n	80048ba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4a12      	ldr	r2, [pc, #72]	@ (80048f4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d004      	beq.n	80048ba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a10      	ldr	r2, [pc, #64]	@ (80048f8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d10c      	bne.n	80048d4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80048ba:	68bb      	ldr	r3, [r7, #8]
 80048bc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80048c0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	685b      	ldr	r3, [r3, #4]
 80048c6:	68ba      	ldr	r2, [r7, #8]
 80048c8:	4313      	orrs	r3, r2
 80048ca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	68ba      	ldr	r2, [r7, #8]
 80048d2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2201      	movs	r2, #1
 80048d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2200      	movs	r2, #0
 80048e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80048e4:	2300      	movs	r3, #0
}
 80048e6:	4618      	mov	r0, r3
 80048e8:	3714      	adds	r7, #20
 80048ea:	46bd      	mov	sp, r7
 80048ec:	bc80      	pop	{r7}
 80048ee:	4770      	bx	lr
 80048f0:	40012c00 	.word	0x40012c00
 80048f4:	40000400 	.word	0x40000400
 80048f8:	40000800 	.word	0x40000800

080048fc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80048fc:	b480      	push	{r7}
 80048fe:	b083      	sub	sp, #12
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004904:	bf00      	nop
 8004906:	370c      	adds	r7, #12
 8004908:	46bd      	mov	sp, r7
 800490a:	bc80      	pop	{r7}
 800490c:	4770      	bx	lr

0800490e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800490e:	b480      	push	{r7}
 8004910:	b083      	sub	sp, #12
 8004912:	af00      	add	r7, sp, #0
 8004914:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004916:	bf00      	nop
 8004918:	370c      	adds	r7, #12
 800491a:	46bd      	mov	sp, r7
 800491c:	bc80      	pop	{r7}
 800491e:	4770      	bx	lr

08004920 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b082      	sub	sp, #8
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d101      	bne.n	8004932 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	e042      	b.n	80049b8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004938:	b2db      	uxtb	r3, r3
 800493a:	2b00      	cmp	r3, #0
 800493c:	d106      	bne.n	800494c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2200      	movs	r2, #0
 8004942:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004946:	6878      	ldr	r0, [r7, #4]
 8004948:	f7fc fd14 	bl	8001374 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2224      	movs	r2, #36	@ 0x24
 8004950:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	68da      	ldr	r2, [r3, #12]
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004962:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004964:	6878      	ldr	r0, [r7, #4]
 8004966:	f000 f82b 	bl	80049c0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	691a      	ldr	r2, [r3, #16]
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004978:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	695a      	ldr	r2, [r3, #20]
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004988:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	68da      	ldr	r2, [r3, #12]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004998:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2200      	movs	r2, #0
 800499e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2220      	movs	r2, #32
 80049a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2220      	movs	r2, #32
 80049ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2200      	movs	r2, #0
 80049b4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80049b6:	2300      	movs	r3, #0
}
 80049b8:	4618      	mov	r0, r3
 80049ba:	3708      	adds	r7, #8
 80049bc:	46bd      	mov	sp, r7
 80049be:	bd80      	pop	{r7, pc}

080049c0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b084      	sub	sp, #16
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	691b      	ldr	r3, [r3, #16]
 80049ce:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	68da      	ldr	r2, [r3, #12]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	430a      	orrs	r2, r1
 80049dc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	689a      	ldr	r2, [r3, #8]
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	691b      	ldr	r3, [r3, #16]
 80049e6:	431a      	orrs	r2, r3
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	695b      	ldr	r3, [r3, #20]
 80049ec:	4313      	orrs	r3, r2
 80049ee:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	68db      	ldr	r3, [r3, #12]
 80049f6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80049fa:	f023 030c 	bic.w	r3, r3, #12
 80049fe:	687a      	ldr	r2, [r7, #4]
 8004a00:	6812      	ldr	r2, [r2, #0]
 8004a02:	68b9      	ldr	r1, [r7, #8]
 8004a04:	430b      	orrs	r3, r1
 8004a06:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	695b      	ldr	r3, [r3, #20]
 8004a0e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	699a      	ldr	r2, [r3, #24]
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	430a      	orrs	r2, r1
 8004a1c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	4a2c      	ldr	r2, [pc, #176]	@ (8004ad4 <UART_SetConfig+0x114>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d103      	bne.n	8004a30 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004a28:	f7fe fb60 	bl	80030ec <HAL_RCC_GetPCLK2Freq>
 8004a2c:	60f8      	str	r0, [r7, #12]
 8004a2e:	e002      	b.n	8004a36 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004a30:	f7fe fb48 	bl	80030c4 <HAL_RCC_GetPCLK1Freq>
 8004a34:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004a36:	68fa      	ldr	r2, [r7, #12]
 8004a38:	4613      	mov	r3, r2
 8004a3a:	009b      	lsls	r3, r3, #2
 8004a3c:	4413      	add	r3, r2
 8004a3e:	009a      	lsls	r2, r3, #2
 8004a40:	441a      	add	r2, r3
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	009b      	lsls	r3, r3, #2
 8004a48:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a4c:	4a22      	ldr	r2, [pc, #136]	@ (8004ad8 <UART_SetConfig+0x118>)
 8004a4e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a52:	095b      	lsrs	r3, r3, #5
 8004a54:	0119      	lsls	r1, r3, #4
 8004a56:	68fa      	ldr	r2, [r7, #12]
 8004a58:	4613      	mov	r3, r2
 8004a5a:	009b      	lsls	r3, r3, #2
 8004a5c:	4413      	add	r3, r2
 8004a5e:	009a      	lsls	r2, r3, #2
 8004a60:	441a      	add	r2, r3
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	009b      	lsls	r3, r3, #2
 8004a68:	fbb2 f2f3 	udiv	r2, r2, r3
 8004a6c:	4b1a      	ldr	r3, [pc, #104]	@ (8004ad8 <UART_SetConfig+0x118>)
 8004a6e:	fba3 0302 	umull	r0, r3, r3, r2
 8004a72:	095b      	lsrs	r3, r3, #5
 8004a74:	2064      	movs	r0, #100	@ 0x64
 8004a76:	fb00 f303 	mul.w	r3, r0, r3
 8004a7a:	1ad3      	subs	r3, r2, r3
 8004a7c:	011b      	lsls	r3, r3, #4
 8004a7e:	3332      	adds	r3, #50	@ 0x32
 8004a80:	4a15      	ldr	r2, [pc, #84]	@ (8004ad8 <UART_SetConfig+0x118>)
 8004a82:	fba2 2303 	umull	r2, r3, r2, r3
 8004a86:	095b      	lsrs	r3, r3, #5
 8004a88:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004a8c:	4419      	add	r1, r3
 8004a8e:	68fa      	ldr	r2, [r7, #12]
 8004a90:	4613      	mov	r3, r2
 8004a92:	009b      	lsls	r3, r3, #2
 8004a94:	4413      	add	r3, r2
 8004a96:	009a      	lsls	r2, r3, #2
 8004a98:	441a      	add	r2, r3
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	009b      	lsls	r3, r3, #2
 8004aa0:	fbb2 f2f3 	udiv	r2, r2, r3
 8004aa4:	4b0c      	ldr	r3, [pc, #48]	@ (8004ad8 <UART_SetConfig+0x118>)
 8004aa6:	fba3 0302 	umull	r0, r3, r3, r2
 8004aaa:	095b      	lsrs	r3, r3, #5
 8004aac:	2064      	movs	r0, #100	@ 0x64
 8004aae:	fb00 f303 	mul.w	r3, r0, r3
 8004ab2:	1ad3      	subs	r3, r2, r3
 8004ab4:	011b      	lsls	r3, r3, #4
 8004ab6:	3332      	adds	r3, #50	@ 0x32
 8004ab8:	4a07      	ldr	r2, [pc, #28]	@ (8004ad8 <UART_SetConfig+0x118>)
 8004aba:	fba2 2303 	umull	r2, r3, r2, r3
 8004abe:	095b      	lsrs	r3, r3, #5
 8004ac0:	f003 020f 	and.w	r2, r3, #15
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	440a      	add	r2, r1
 8004aca:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004acc:	bf00      	nop
 8004ace:	3710      	adds	r7, #16
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	bd80      	pop	{r7, pc}
 8004ad4:	40013800 	.word	0x40013800
 8004ad8:	51eb851f 	.word	0x51eb851f
 8004adc:	00000000 	.word	0x00000000

08004ae0 <HAL_TIM_IC_CaptureCallback>:
* @details	        
* @param	htim
* @return	void
*/
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b082      	sub	sp, #8
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // if the interrupt source is channel1
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	7f1b      	ldrb	r3, [r3, #28]
 8004aec:	2b01      	cmp	r3, #1
 8004aee:	f040 8085 	bne.w	8004bfc <HAL_TIM_IC_CaptureCallback+0x11c>
	{
		if (HC_SR04.Is_First_Captured==0) // if the first value is not captured
 8004af2:	4b47      	ldr	r3, [pc, #284]	@ (8004c10 <HAL_TIM_IC_CaptureCallback+0x130>)
 8004af4:	7b1b      	ldrb	r3, [r3, #12]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d11a      	bne.n	8004b30 <HAL_TIM_IC_CaptureCallback+0x50>
		{
			HC_SR04.IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 8004afa:	2100      	movs	r1, #0
 8004afc:	6878      	ldr	r0, [r7, #4]
 8004afe:	f7ff f995 	bl	8003e2c <HAL_TIM_ReadCapturedValue>
 8004b02:	4603      	mov	r3, r0
 8004b04:	4a42      	ldr	r2, [pc, #264]	@ (8004c10 <HAL_TIM_IC_CaptureCallback+0x130>)
 8004b06:	6013      	str	r3, [r2, #0]
			HC_SR04.Is_First_Captured = 1;  // set the first captured as true
 8004b08:	4b41      	ldr	r3, [pc, #260]	@ (8004c10 <HAL_TIM_IC_CaptureCallback+0x130>)
 8004b0a:	2201      	movs	r2, #1
 8004b0c:	731a      	strb	r2, [r3, #12]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	6a1a      	ldr	r2, [r3, #32]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f022 020a 	bic.w	r2, r2, #10
 8004b1c:	621a      	str	r2, [r3, #32]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	6a1a      	ldr	r2, [r3, #32]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f042 0202 	orr.w	r2, r2, #2
 8004b2c:	621a      	str	r2, [r3, #32]
			// set polarity to rising edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
			__HAL_TIM_DISABLE_IT(HC_SR04.HC_SR04_timer, TIM_IT_CC1);
		}
	}
}
 8004b2e:	e065      	b.n	8004bfc <HAL_TIM_IC_CaptureCallback+0x11c>
		else if (HC_SR04.Is_First_Captured==1)   // if the first is already captured
 8004b30:	4b37      	ldr	r3, [pc, #220]	@ (8004c10 <HAL_TIM_IC_CaptureCallback+0x130>)
 8004b32:	7b1b      	ldrb	r3, [r3, #12]
 8004b34:	2b01      	cmp	r3, #1
 8004b36:	d161      	bne.n	8004bfc <HAL_TIM_IC_CaptureCallback+0x11c>
			HC_SR04.IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 8004b38:	2100      	movs	r1, #0
 8004b3a:	6878      	ldr	r0, [r7, #4]
 8004b3c:	f7ff f976 	bl	8003e2c <HAL_TIM_ReadCapturedValue>
 8004b40:	4603      	mov	r3, r0
 8004b42:	4a33      	ldr	r2, [pc, #204]	@ (8004c10 <HAL_TIM_IC_CaptureCallback+0x130>)
 8004b44:	6053      	str	r3, [r2, #4]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	625a      	str	r2, [r3, #36]	@ 0x24
			if (HC_SR04.IC_Val2 > HC_SR04.IC_Val1)
 8004b4e:	4b30      	ldr	r3, [pc, #192]	@ (8004c10 <HAL_TIM_IC_CaptureCallback+0x130>)
 8004b50:	685a      	ldr	r2, [r3, #4]
 8004b52:	4b2f      	ldr	r3, [pc, #188]	@ (8004c10 <HAL_TIM_IC_CaptureCallback+0x130>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	429a      	cmp	r2, r3
 8004b58:	d907      	bls.n	8004b6a <HAL_TIM_IC_CaptureCallback+0x8a>
				HC_SR04.Difference = HC_SR04.IC_Val2 - HC_SR04.IC_Val1;
 8004b5a:	4b2d      	ldr	r3, [pc, #180]	@ (8004c10 <HAL_TIM_IC_CaptureCallback+0x130>)
 8004b5c:	685a      	ldr	r2, [r3, #4]
 8004b5e:	4b2c      	ldr	r3, [pc, #176]	@ (8004c10 <HAL_TIM_IC_CaptureCallback+0x130>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	1ad3      	subs	r3, r2, r3
 8004b64:	4a2a      	ldr	r2, [pc, #168]	@ (8004c10 <HAL_TIM_IC_CaptureCallback+0x130>)
 8004b66:	6093      	str	r3, [r2, #8]
 8004b68:	e00f      	b.n	8004b8a <HAL_TIM_IC_CaptureCallback+0xaa>
			else if (HC_SR04.IC_Val1 > HC_SR04.IC_Val2)
 8004b6a:	4b29      	ldr	r3, [pc, #164]	@ (8004c10 <HAL_TIM_IC_CaptureCallback+0x130>)
 8004b6c:	681a      	ldr	r2, [r3, #0]
 8004b6e:	4b28      	ldr	r3, [pc, #160]	@ (8004c10 <HAL_TIM_IC_CaptureCallback+0x130>)
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	429a      	cmp	r2, r3
 8004b74:	d909      	bls.n	8004b8a <HAL_TIM_IC_CaptureCallback+0xaa>
				HC_SR04.Difference = (0xffff - HC_SR04.IC_Val1) + HC_SR04.IC_Val2;
 8004b76:	4b26      	ldr	r3, [pc, #152]	@ (8004c10 <HAL_TIM_IC_CaptureCallback+0x130>)
 8004b78:	685a      	ldr	r2, [r3, #4]
 8004b7a:	4b25      	ldr	r3, [pc, #148]	@ (8004c10 <HAL_TIM_IC_CaptureCallback+0x130>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	1ad3      	subs	r3, r2, r3
 8004b80:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8004b84:	33ff      	adds	r3, #255	@ 0xff
 8004b86:	4a22      	ldr	r2, [pc, #136]	@ (8004c10 <HAL_TIM_IC_CaptureCallback+0x130>)
 8004b88:	6093      	str	r3, [r2, #8]
			HC_SR04.Distance = HC_SR04.Difference * .034/2;
 8004b8a:	4b21      	ldr	r3, [pc, #132]	@ (8004c10 <HAL_TIM_IC_CaptureCallback+0x130>)
 8004b8c:	689b      	ldr	r3, [r3, #8]
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f7fb fc28 	bl	80003e4 <__aeabi_ui2d>
 8004b94:	a31c      	add	r3, pc, #112	@ (adr r3, 8004c08 <HAL_TIM_IC_CaptureCallback+0x128>)
 8004b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b9a:	f7fb fc9d 	bl	80004d8 <__aeabi_dmul>
 8004b9e:	4602      	mov	r2, r0
 8004ba0:	460b      	mov	r3, r1
 8004ba2:	4610      	mov	r0, r2
 8004ba4:	4619      	mov	r1, r3
 8004ba6:	f04f 0200 	mov.w	r2, #0
 8004baa:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8004bae:	f7fb fdbd 	bl	800072c <__aeabi_ddiv>
 8004bb2:	4602      	mov	r2, r0
 8004bb4:	460b      	mov	r3, r1
 8004bb6:	4610      	mov	r0, r2
 8004bb8:	4619      	mov	r1, r3
 8004bba:	f7fb ff65 	bl	8000a88 <__aeabi_d2uiz>
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	b2da      	uxtb	r2, r3
 8004bc2:	4b13      	ldr	r3, [pc, #76]	@ (8004c10 <HAL_TIM_IC_CaptureCallback+0x130>)
 8004bc4:	735a      	strb	r2, [r3, #13]
			HC_SR04.Is_First_Captured = 0; // set it back to false
 8004bc6:	4b12      	ldr	r3, [pc, #72]	@ (8004c10 <HAL_TIM_IC_CaptureCallback+0x130>)
 8004bc8:	2200      	movs	r2, #0
 8004bca:	731a      	strb	r2, [r3, #12]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	6a1a      	ldr	r2, [r3, #32]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f022 020a 	bic.w	r2, r2, #10
 8004bda:	621a      	str	r2, [r3, #32]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681a      	ldr	r2, [r3, #0]
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	6a12      	ldr	r2, [r2, #32]
 8004be6:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(HC_SR04.HC_SR04_timer, TIM_IT_CC1);
 8004be8:	4b09      	ldr	r3, [pc, #36]	@ (8004c10 <HAL_TIM_IC_CaptureCallback+0x130>)
 8004bea:	691b      	ldr	r3, [r3, #16]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	68da      	ldr	r2, [r3, #12]
 8004bf0:	4b07      	ldr	r3, [pc, #28]	@ (8004c10 <HAL_TIM_IC_CaptureCallback+0x130>)
 8004bf2:	691b      	ldr	r3, [r3, #16]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f022 0202 	bic.w	r2, r2, #2
 8004bfa:	60da      	str	r2, [r3, #12]
}
 8004bfc:	bf00      	nop
 8004bfe:	3708      	adds	r7, #8
 8004c00:	46bd      	mov	sp, r7
 8004c02:	bd80      	pop	{r7, pc}
 8004c04:	f3af 8000 	nop.w
 8004c08:	b020c49c 	.word	0xb020c49c
 8004c0c:	3fa16872 	.word	0x3fa16872
 8004c10:	200003dc 	.word	0x200003dc

08004c14 <WS2812B_Init>:
* @details	WS2812B     , BIT_OFFSET,  BIT_LOW  
* 			BIT_LOW     , mcu      
* @param	cmd, flag
* @return	viod
*/
void WS2812B_Init(){
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b092      	sub	sp, #72	@ 0x48
 8004c18:	af00      	add	r7, sp, #0

	memset(&(neo.neo_data), 0, sizeof(neo.neo_data));
 8004c1a:	22be      	movs	r2, #190	@ 0xbe
 8004c1c:	2100      	movs	r1, #0
 8004c1e:	480e      	ldr	r0, [pc, #56]	@ (8004c58 <WS2812B_Init+0x44>)
 8004c20:	f000 fe6f 	bl	8005902 <memset>
	uint8_t temp[BIT_OFFSET] = { 0 };
 8004c24:	2300      	movs	r3, #0
 8004c26:	603b      	str	r3, [r7, #0]
 8004c28:	1d3b      	adds	r3, r7, #4
 8004c2a:	2242      	movs	r2, #66	@ 0x42
 8004c2c:	2100      	movs	r1, #0
 8004c2e:	4618      	mov	r0, r3
 8004c30:	f000 fe67 	bl	8005902 <memset>
	memcpy(&neo.neo_data[0], temp, BIT_OFFSET);
 8004c34:	4b08      	ldr	r3, [pc, #32]	@ (8004c58 <WS2812B_Init+0x44>)
 8004c36:	4618      	mov	r0, r3
 8004c38:	463b      	mov	r3, r7
 8004c3a:	2246      	movs	r2, #70	@ 0x46
 8004c3c:	4619      	mov	r1, r3
 8004c3e:	f000 feee 	bl	8005a1e <memcpy>
	HAL_TIM_PWM_Start_DMA(&NEO_TIM, TIM_CHANNEL_1, (uint32_t*)neo.neo_data, (BIT_OFFSET + BIT_WIDTH * NEO_LED_CNT)*1);
 8004c42:	23be      	movs	r3, #190	@ 0xbe
 8004c44:	4a04      	ldr	r2, [pc, #16]	@ (8004c58 <WS2812B_Init+0x44>)
 8004c46:	2100      	movs	r1, #0
 8004c48:	4804      	ldr	r0, [pc, #16]	@ (8004c5c <WS2812B_Init+0x48>)
 8004c4a:	f7fe fbdf 	bl	800340c <HAL_TIM_PWM_Start_DMA>

}
 8004c4e:	bf00      	nop
 8004c50:	3748      	adds	r7, #72	@ 0x48
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bd80      	pop	{r7, pc}
 8004c56:	bf00      	nop
 8004c58:	200003f0 	.word	0x200003f0
 8004c5c:	20000300 	.word	0x20000300

08004c60 <WS2812B_SetPixel>:
* @brief	WS2812B set
* @details	WS2812B     r, g, b,      
* @param	ch, red, green, blue
* @return	viod
*/
void WS2812B_SetPixel(uint8_t ch, uint8_t red, uint8_t green, uint8_t blue){
 8004c60:	b490      	push	{r4, r7}
 8004c62:	b08a      	sub	sp, #40	@ 0x28
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	4604      	mov	r4, r0
 8004c68:	4608      	mov	r0, r1
 8004c6a:	4611      	mov	r1, r2
 8004c6c:	461a      	mov	r2, r3
 8004c6e:	4623      	mov	r3, r4
 8004c70:	71fb      	strb	r3, [r7, #7]
 8004c72:	4603      	mov	r3, r0
 8004c74:	71bb      	strb	r3, [r7, #6]
 8004c76:	460b      	mov	r3, r1
 8004c78:	717b      	strb	r3, [r7, #5]
 8004c7a:	4613      	mov	r3, r2
 8004c7c:	713b      	strb	r3, [r7, #4]
	uint8_t r_bit[8];
	uint8_t g_bit[8];
	uint8_t b_bit[8];
	//uint8_t w_bit[8];

	for(int i=0; i<8; i++){
 8004c7e:	2300      	movs	r3, #0
 8004c80:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c82:	e03e      	b.n	8004d02 <WS2812B_SetPixel+0xa2>

		if(red & (1<<7)) r_bit[i] = BIT_HIGH;	//r   1 
 8004c84:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	da06      	bge.n	8004c9a <WS2812B_SetPixel+0x3a>
 8004c8c:	f107 021c 	add.w	r2, r7, #28
 8004c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c92:	4413      	add	r3, r2
 8004c94:	2238      	movs	r2, #56	@ 0x38
 8004c96:	701a      	strb	r2, [r3, #0]
 8004c98:	e005      	b.n	8004ca6 <WS2812B_SetPixel+0x46>
		else r_bit[i] = BIT_LOW;
 8004c9a:	f107 021c 	add.w	r2, r7, #28
 8004c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ca0:	4413      	add	r3, r2
 8004ca2:	221c      	movs	r2, #28
 8004ca4:	701a      	strb	r2, [r3, #0]
		red <<= 1;								//red = red << 1;
 8004ca6:	79bb      	ldrb	r3, [r7, #6]
 8004ca8:	005b      	lsls	r3, r3, #1
 8004caa:	71bb      	strb	r3, [r7, #6]

		if (green & (1 << 7)) g_bit[i] = BIT_HIGH;
 8004cac:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	da06      	bge.n	8004cc2 <WS2812B_SetPixel+0x62>
 8004cb4:	f107 0214 	add.w	r2, r7, #20
 8004cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cba:	4413      	add	r3, r2
 8004cbc:	2238      	movs	r2, #56	@ 0x38
 8004cbe:	701a      	strb	r2, [r3, #0]
 8004cc0:	e005      	b.n	8004cce <WS2812B_SetPixel+0x6e>
		else g_bit[i] = BIT_LOW;
 8004cc2:	f107 0214 	add.w	r2, r7, #20
 8004cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cc8:	4413      	add	r3, r2
 8004cca:	221c      	movs	r2, #28
 8004ccc:	701a      	strb	r2, [r3, #0]
		green <<= 1;
 8004cce:	797b      	ldrb	r3, [r7, #5]
 8004cd0:	005b      	lsls	r3, r3, #1
 8004cd2:	717b      	strb	r3, [r7, #5]

		if (blue & (1 << 7)) b_bit[i] = BIT_HIGH;
 8004cd4:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	da06      	bge.n	8004cea <WS2812B_SetPixel+0x8a>
 8004cdc:	f107 020c 	add.w	r2, r7, #12
 8004ce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ce2:	4413      	add	r3, r2
 8004ce4:	2238      	movs	r2, #56	@ 0x38
 8004ce6:	701a      	strb	r2, [r3, #0]
 8004ce8:	e005      	b.n	8004cf6 <WS2812B_SetPixel+0x96>
		else b_bit[i] = BIT_LOW;
 8004cea:	f107 020c 	add.w	r2, r7, #12
 8004cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cf0:	4413      	add	r3, r2
 8004cf2:	221c      	movs	r2, #28
 8004cf4:	701a      	strb	r2, [r3, #0]
		blue <<= 1;
 8004cf6:	793b      	ldrb	r3, [r7, #4]
 8004cf8:	005b      	lsls	r3, r3, #1
 8004cfa:	713b      	strb	r3, [r7, #4]
	for(int i=0; i<8; i++){
 8004cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cfe:	3301      	adds	r3, #1
 8004d00:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d04:	2b07      	cmp	r3, #7
 8004d06:	ddbd      	ble.n	8004c84 <WS2812B_SetPixel+0x24>

		//w_bit[i] = BIT_HIGH;
	}

	  memcpy(&neo.neo_data[BIT_OFFSET + ch*BIT_WIDTH + 8*0], g_bit, 8*1);
 8004d08:	79fa      	ldrb	r2, [r7, #7]
 8004d0a:	4613      	mov	r3, r2
 8004d0c:	005b      	lsls	r3, r3, #1
 8004d0e:	4413      	add	r3, r2
 8004d10:	00db      	lsls	r3, r3, #3
 8004d12:	3346      	adds	r3, #70	@ 0x46
 8004d14:	4a14      	ldr	r2, [pc, #80]	@ (8004d68 <WS2812B_SetPixel+0x108>)
 8004d16:	4413      	add	r3, r2
 8004d18:	461a      	mov	r2, r3
 8004d1a:	f107 0314 	add.w	r3, r7, #20
 8004d1e:	cb03      	ldmia	r3!, {r0, r1}
 8004d20:	6010      	str	r0, [r2, #0]
 8004d22:	6051      	str	r1, [r2, #4]
	  memcpy(&neo.neo_data[BIT_OFFSET + ch*BIT_WIDTH + 8*1], r_bit, 8*1);
 8004d24:	79fa      	ldrb	r2, [r7, #7]
 8004d26:	4613      	mov	r3, r2
 8004d28:	005b      	lsls	r3, r3, #1
 8004d2a:	4413      	add	r3, r2
 8004d2c:	00db      	lsls	r3, r3, #3
 8004d2e:	334e      	adds	r3, #78	@ 0x4e
 8004d30:	4a0d      	ldr	r2, [pc, #52]	@ (8004d68 <WS2812B_SetPixel+0x108>)
 8004d32:	4413      	add	r3, r2
 8004d34:	461a      	mov	r2, r3
 8004d36:	f107 031c 	add.w	r3, r7, #28
 8004d3a:	cb03      	ldmia	r3!, {r0, r1}
 8004d3c:	6010      	str	r0, [r2, #0]
 8004d3e:	6051      	str	r1, [r2, #4]
	  memcpy(&neo.neo_data[BIT_OFFSET + ch*BIT_WIDTH + 8*2], b_bit, 8*1);
 8004d40:	79fa      	ldrb	r2, [r7, #7]
 8004d42:	4613      	mov	r3, r2
 8004d44:	005b      	lsls	r3, r3, #1
 8004d46:	4413      	add	r3, r2
 8004d48:	00db      	lsls	r3, r3, #3
 8004d4a:	3356      	adds	r3, #86	@ 0x56
 8004d4c:	4a06      	ldr	r2, [pc, #24]	@ (8004d68 <WS2812B_SetPixel+0x108>)
 8004d4e:	4413      	add	r3, r2
 8004d50:	461a      	mov	r2, r3
 8004d52:	f107 030c 	add.w	r3, r7, #12
 8004d56:	cb03      	ldmia	r3!, {r0, r1}
 8004d58:	6010      	str	r0, [r2, #0]
 8004d5a:	6051      	str	r1, [r2, #4]
	 // memcpy(&neo.neo_data[BIT_OFFSET + ch*BIT_WIDTH + 8*3], w_bit, 8*1);
}
 8004d5c:	bf00      	nop
 8004d5e:	3728      	adds	r7, #40	@ 0x28
 8004d60:	46bd      	mov	sp, r7
 8004d62:	bc90      	pop	{r4, r7}
 8004d64:	4770      	bx	lr
 8004d66:	bf00      	nop
 8004d68:	200003f0 	.word	0x200003f0

08004d6c <WS2812B_OFFPixel>:
* @brief	WS2812B off
* @details	WS2812B   
* @param	void
* @return	void
*/
void WS2812B_OFFPixel(){
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b092      	sub	sp, #72	@ 0x48
 8004d70:	af00      	add	r7, sp, #0
	memset(&(neo.neo_data), BIT_LOW, sizeof(neo.neo_data));
 8004d72:	22be      	movs	r2, #190	@ 0xbe
 8004d74:	211c      	movs	r1, #28
 8004d76:	480b      	ldr	r0, [pc, #44]	@ (8004da4 <WS2812B_OFFPixel+0x38>)
 8004d78:	f000 fdc3 	bl	8005902 <memset>
	uint8_t temp[BIT_OFFSET] = { 0 };
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	603b      	str	r3, [r7, #0]
 8004d80:	1d3b      	adds	r3, r7, #4
 8004d82:	2242      	movs	r2, #66	@ 0x42
 8004d84:	2100      	movs	r1, #0
 8004d86:	4618      	mov	r0, r3
 8004d88:	f000 fdbb 	bl	8005902 <memset>
	memcpy(&neo.neo_data[0], temp, BIT_OFFSET);
 8004d8c:	4b05      	ldr	r3, [pc, #20]	@ (8004da4 <WS2812B_OFFPixel+0x38>)
 8004d8e:	4618      	mov	r0, r3
 8004d90:	463b      	mov	r3, r7
 8004d92:	2246      	movs	r2, #70	@ 0x46
 8004d94:	4619      	mov	r1, r3
 8004d96:	f000 fe42 	bl	8005a1e <memcpy>
}
 8004d9a:	bf00      	nop
 8004d9c:	3748      	adds	r7, #72	@ 0x48
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bd80      	pop	{r7, pc}
 8004da2:	bf00      	nop
 8004da4:	200003f0 	.word	0x200003f0

08004da8 <user_main>:

#include "user_main.h"



void user_main() {
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b086      	sub	sp, #24
 8004dac:	af00      	add	r7, sp, #0
/*	LCD_Init();
	LCD_setCursor(0, 0);
	HC_SR04_Init();*/
	//int a = 0;

	WS2812B_Init();
 8004dae:	f7ff ff31 	bl	8004c14 <WS2812B_Init>
	WS2812B_OFFPixel();
 8004db2:	f7ff ffdb 	bl	8004d6c <WS2812B_OFFPixel>
	HAL_Delay(500);
 8004db6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004dba:	f7fc fccb 	bl	8001754 <HAL_Delay>
	int r=0,g=0,b=0;
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	617b      	str	r3, [r7, #20]
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	613b      	str	r3, [r7, #16]
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	60fb      	str	r3, [r7, #12]
	int a=255;
 8004dca:	23ff      	movs	r3, #255	@ 0xff
 8004dcc:	60bb      	str	r3, [r7, #8]
	int i=0;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	607b      	str	r3, [r7, #4]

	//WS2812B_SetPixel(4,0,250,0);

	while (1) {

		WS2812B_SetPixel(3, 0, 0, a);
 8004dd2:	68bb      	ldr	r3, [r7, #8]
 8004dd4:	b2db      	uxtb	r3, r3
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	2100      	movs	r1, #0
 8004dda:	2003      	movs	r0, #3
 8004ddc:	f7ff ff40 	bl	8004c60 <WS2812B_SetPixel>
		HAL_Delay(2000);
 8004de0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8004de4:	f7fc fcb6 	bl	8001754 <HAL_Delay>
		WS2812B_SetPixel(0, a, 0, 0);
 8004de8:	68bb      	ldr	r3, [r7, #8]
 8004dea:	b2d9      	uxtb	r1, r3
 8004dec:	2300      	movs	r3, #0
 8004dee:	2200      	movs	r2, #0
 8004df0:	2000      	movs	r0, #0
 8004df2:	f7ff ff35 	bl	8004c60 <WS2812B_SetPixel>
		HAL_Delay(2000);
 8004df6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8004dfa:	f7fc fcab 	bl	8001754 <HAL_Delay>
		WS2812B_SetPixel(4, 0, a, 0);
 8004dfe:	68bb      	ldr	r3, [r7, #8]
 8004e00:	b2da      	uxtb	r2, r3
 8004e02:	2300      	movs	r3, #0
 8004e04:	2100      	movs	r1, #0
 8004e06:	2004      	movs	r0, #4
 8004e08:	f7ff ff2a 	bl	8004c60 <WS2812B_SetPixel>
		HAL_Delay(2000);
 8004e0c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8004e10:	f7fc fca0 	bl	8001754 <HAL_Delay>
		WS2812B_SetPixel(2, a, a, a);
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	b2d9      	uxtb	r1, r3
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	b2da      	uxtb	r2, r3
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	b2db      	uxtb	r3, r3
 8004e20:	2002      	movs	r0, #2
 8004e22:	f7ff ff1d 	bl	8004c60 <WS2812B_SetPixel>
		HAL_Delay(2000);
 8004e26:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8004e2a:	f7fc fc93 	bl	8001754 <HAL_Delay>
		WS2812B_OFFPixel();
 8004e2e:	f7ff ff9d 	bl	8004d6c <WS2812B_OFFPixel>
		HAL_Delay(500);
 8004e32:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004e36:	f7fc fc8d 	bl	8001754 <HAL_Delay>
		WS2812B_SetPixel(3, 0, 0, a);
 8004e3a:	bf00      	nop
 8004e3c:	e7c9      	b.n	8004dd2 <user_main+0x2a>

08004e3e <__cvt>:
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e44:	461d      	mov	r5, r3
 8004e46:	bfbb      	ittet	lt
 8004e48:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8004e4c:	461d      	movlt	r5, r3
 8004e4e:	2300      	movge	r3, #0
 8004e50:	232d      	movlt	r3, #45	@ 0x2d
 8004e52:	b088      	sub	sp, #32
 8004e54:	4614      	mov	r4, r2
 8004e56:	bfb8      	it	lt
 8004e58:	4614      	movlt	r4, r2
 8004e5a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004e5c:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8004e5e:	7013      	strb	r3, [r2, #0]
 8004e60:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004e62:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004e66:	f023 0820 	bic.w	r8, r3, #32
 8004e6a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004e6e:	d005      	beq.n	8004e7c <__cvt+0x3e>
 8004e70:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004e74:	d100      	bne.n	8004e78 <__cvt+0x3a>
 8004e76:	3601      	adds	r6, #1
 8004e78:	2302      	movs	r3, #2
 8004e7a:	e000      	b.n	8004e7e <__cvt+0x40>
 8004e7c:	2303      	movs	r3, #3
 8004e7e:	aa07      	add	r2, sp, #28
 8004e80:	9204      	str	r2, [sp, #16]
 8004e82:	aa06      	add	r2, sp, #24
 8004e84:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004e88:	e9cd 3600 	strd	r3, r6, [sp]
 8004e8c:	4622      	mov	r2, r4
 8004e8e:	462b      	mov	r3, r5
 8004e90:	f000 fe5e 	bl	8005b50 <_dtoa_r>
 8004e94:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004e98:	4607      	mov	r7, r0
 8004e9a:	d119      	bne.n	8004ed0 <__cvt+0x92>
 8004e9c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004e9e:	07db      	lsls	r3, r3, #31
 8004ea0:	d50e      	bpl.n	8004ec0 <__cvt+0x82>
 8004ea2:	eb00 0906 	add.w	r9, r0, r6
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	4620      	mov	r0, r4
 8004eac:	4629      	mov	r1, r5
 8004eae:	f7fb fd7b 	bl	80009a8 <__aeabi_dcmpeq>
 8004eb2:	b108      	cbz	r0, 8004eb8 <__cvt+0x7a>
 8004eb4:	f8cd 901c 	str.w	r9, [sp, #28]
 8004eb8:	2230      	movs	r2, #48	@ 0x30
 8004eba:	9b07      	ldr	r3, [sp, #28]
 8004ebc:	454b      	cmp	r3, r9
 8004ebe:	d31e      	bcc.n	8004efe <__cvt+0xc0>
 8004ec0:	4638      	mov	r0, r7
 8004ec2:	9b07      	ldr	r3, [sp, #28]
 8004ec4:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004ec6:	1bdb      	subs	r3, r3, r7
 8004ec8:	6013      	str	r3, [r2, #0]
 8004eca:	b008      	add	sp, #32
 8004ecc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ed0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004ed4:	eb00 0906 	add.w	r9, r0, r6
 8004ed8:	d1e5      	bne.n	8004ea6 <__cvt+0x68>
 8004eda:	7803      	ldrb	r3, [r0, #0]
 8004edc:	2b30      	cmp	r3, #48	@ 0x30
 8004ede:	d10a      	bne.n	8004ef6 <__cvt+0xb8>
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	4620      	mov	r0, r4
 8004ee6:	4629      	mov	r1, r5
 8004ee8:	f7fb fd5e 	bl	80009a8 <__aeabi_dcmpeq>
 8004eec:	b918      	cbnz	r0, 8004ef6 <__cvt+0xb8>
 8004eee:	f1c6 0601 	rsb	r6, r6, #1
 8004ef2:	f8ca 6000 	str.w	r6, [sl]
 8004ef6:	f8da 3000 	ldr.w	r3, [sl]
 8004efa:	4499      	add	r9, r3
 8004efc:	e7d3      	b.n	8004ea6 <__cvt+0x68>
 8004efe:	1c59      	adds	r1, r3, #1
 8004f00:	9107      	str	r1, [sp, #28]
 8004f02:	701a      	strb	r2, [r3, #0]
 8004f04:	e7d9      	b.n	8004eba <__cvt+0x7c>

08004f06 <__exponent>:
 8004f06:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004f08:	2900      	cmp	r1, #0
 8004f0a:	bfb6      	itet	lt
 8004f0c:	232d      	movlt	r3, #45	@ 0x2d
 8004f0e:	232b      	movge	r3, #43	@ 0x2b
 8004f10:	4249      	neglt	r1, r1
 8004f12:	2909      	cmp	r1, #9
 8004f14:	7002      	strb	r2, [r0, #0]
 8004f16:	7043      	strb	r3, [r0, #1]
 8004f18:	dd29      	ble.n	8004f6e <__exponent+0x68>
 8004f1a:	f10d 0307 	add.w	r3, sp, #7
 8004f1e:	461d      	mov	r5, r3
 8004f20:	270a      	movs	r7, #10
 8004f22:	fbb1 f6f7 	udiv	r6, r1, r7
 8004f26:	461a      	mov	r2, r3
 8004f28:	fb07 1416 	mls	r4, r7, r6, r1
 8004f2c:	3430      	adds	r4, #48	@ 0x30
 8004f2e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004f32:	460c      	mov	r4, r1
 8004f34:	2c63      	cmp	r4, #99	@ 0x63
 8004f36:	4631      	mov	r1, r6
 8004f38:	f103 33ff 	add.w	r3, r3, #4294967295
 8004f3c:	dcf1      	bgt.n	8004f22 <__exponent+0x1c>
 8004f3e:	3130      	adds	r1, #48	@ 0x30
 8004f40:	1e94      	subs	r4, r2, #2
 8004f42:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004f46:	4623      	mov	r3, r4
 8004f48:	1c41      	adds	r1, r0, #1
 8004f4a:	42ab      	cmp	r3, r5
 8004f4c:	d30a      	bcc.n	8004f64 <__exponent+0x5e>
 8004f4e:	f10d 0309 	add.w	r3, sp, #9
 8004f52:	1a9b      	subs	r3, r3, r2
 8004f54:	42ac      	cmp	r4, r5
 8004f56:	bf88      	it	hi
 8004f58:	2300      	movhi	r3, #0
 8004f5a:	3302      	adds	r3, #2
 8004f5c:	4403      	add	r3, r0
 8004f5e:	1a18      	subs	r0, r3, r0
 8004f60:	b003      	add	sp, #12
 8004f62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f64:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004f68:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004f6c:	e7ed      	b.n	8004f4a <__exponent+0x44>
 8004f6e:	2330      	movs	r3, #48	@ 0x30
 8004f70:	3130      	adds	r1, #48	@ 0x30
 8004f72:	7083      	strb	r3, [r0, #2]
 8004f74:	70c1      	strb	r1, [r0, #3]
 8004f76:	1d03      	adds	r3, r0, #4
 8004f78:	e7f1      	b.n	8004f5e <__exponent+0x58>
	...

08004f7c <_printf_float>:
 8004f7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f80:	b091      	sub	sp, #68	@ 0x44
 8004f82:	460c      	mov	r4, r1
 8004f84:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004f88:	4616      	mov	r6, r2
 8004f8a:	461f      	mov	r7, r3
 8004f8c:	4605      	mov	r5, r0
 8004f8e:	f000 fcc1 	bl	8005914 <_localeconv_r>
 8004f92:	6803      	ldr	r3, [r0, #0]
 8004f94:	4618      	mov	r0, r3
 8004f96:	9308      	str	r3, [sp, #32]
 8004f98:	f7fb f8da 	bl	8000150 <strlen>
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	930e      	str	r3, [sp, #56]	@ 0x38
 8004fa0:	f8d8 3000 	ldr.w	r3, [r8]
 8004fa4:	9009      	str	r0, [sp, #36]	@ 0x24
 8004fa6:	3307      	adds	r3, #7
 8004fa8:	f023 0307 	bic.w	r3, r3, #7
 8004fac:	f103 0208 	add.w	r2, r3, #8
 8004fb0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004fb4:	f8d4 b000 	ldr.w	fp, [r4]
 8004fb8:	f8c8 2000 	str.w	r2, [r8]
 8004fbc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004fc0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004fc4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004fc6:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8004fca:	f04f 32ff 	mov.w	r2, #4294967295
 8004fce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004fd2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004fd6:	4b9c      	ldr	r3, [pc, #624]	@ (8005248 <_printf_float+0x2cc>)
 8004fd8:	f7fb fd18 	bl	8000a0c <__aeabi_dcmpun>
 8004fdc:	bb70      	cbnz	r0, 800503c <_printf_float+0xc0>
 8004fde:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004fe2:	f04f 32ff 	mov.w	r2, #4294967295
 8004fe6:	4b98      	ldr	r3, [pc, #608]	@ (8005248 <_printf_float+0x2cc>)
 8004fe8:	f7fb fcf2 	bl	80009d0 <__aeabi_dcmple>
 8004fec:	bb30      	cbnz	r0, 800503c <_printf_float+0xc0>
 8004fee:	2200      	movs	r2, #0
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	4640      	mov	r0, r8
 8004ff4:	4649      	mov	r1, r9
 8004ff6:	f7fb fce1 	bl	80009bc <__aeabi_dcmplt>
 8004ffa:	b110      	cbz	r0, 8005002 <_printf_float+0x86>
 8004ffc:	232d      	movs	r3, #45	@ 0x2d
 8004ffe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005002:	4a92      	ldr	r2, [pc, #584]	@ (800524c <_printf_float+0x2d0>)
 8005004:	4b92      	ldr	r3, [pc, #584]	@ (8005250 <_printf_float+0x2d4>)
 8005006:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800500a:	bf94      	ite	ls
 800500c:	4690      	movls	r8, r2
 800500e:	4698      	movhi	r8, r3
 8005010:	2303      	movs	r3, #3
 8005012:	f04f 0900 	mov.w	r9, #0
 8005016:	6123      	str	r3, [r4, #16]
 8005018:	f02b 0304 	bic.w	r3, fp, #4
 800501c:	6023      	str	r3, [r4, #0]
 800501e:	4633      	mov	r3, r6
 8005020:	4621      	mov	r1, r4
 8005022:	4628      	mov	r0, r5
 8005024:	9700      	str	r7, [sp, #0]
 8005026:	aa0f      	add	r2, sp, #60	@ 0x3c
 8005028:	f000 f9d4 	bl	80053d4 <_printf_common>
 800502c:	3001      	adds	r0, #1
 800502e:	f040 8090 	bne.w	8005152 <_printf_float+0x1d6>
 8005032:	f04f 30ff 	mov.w	r0, #4294967295
 8005036:	b011      	add	sp, #68	@ 0x44
 8005038:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800503c:	4642      	mov	r2, r8
 800503e:	464b      	mov	r3, r9
 8005040:	4640      	mov	r0, r8
 8005042:	4649      	mov	r1, r9
 8005044:	f7fb fce2 	bl	8000a0c <__aeabi_dcmpun>
 8005048:	b148      	cbz	r0, 800505e <_printf_float+0xe2>
 800504a:	464b      	mov	r3, r9
 800504c:	2b00      	cmp	r3, #0
 800504e:	bfb8      	it	lt
 8005050:	232d      	movlt	r3, #45	@ 0x2d
 8005052:	4a80      	ldr	r2, [pc, #512]	@ (8005254 <_printf_float+0x2d8>)
 8005054:	bfb8      	it	lt
 8005056:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800505a:	4b7f      	ldr	r3, [pc, #508]	@ (8005258 <_printf_float+0x2dc>)
 800505c:	e7d3      	b.n	8005006 <_printf_float+0x8a>
 800505e:	6863      	ldr	r3, [r4, #4]
 8005060:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8005064:	1c5a      	adds	r2, r3, #1
 8005066:	d13f      	bne.n	80050e8 <_printf_float+0x16c>
 8005068:	2306      	movs	r3, #6
 800506a:	6063      	str	r3, [r4, #4]
 800506c:	2200      	movs	r2, #0
 800506e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8005072:	6023      	str	r3, [r4, #0]
 8005074:	9206      	str	r2, [sp, #24]
 8005076:	aa0e      	add	r2, sp, #56	@ 0x38
 8005078:	e9cd a204 	strd	sl, r2, [sp, #16]
 800507c:	aa0d      	add	r2, sp, #52	@ 0x34
 800507e:	9203      	str	r2, [sp, #12]
 8005080:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8005084:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005088:	6863      	ldr	r3, [r4, #4]
 800508a:	4642      	mov	r2, r8
 800508c:	9300      	str	r3, [sp, #0]
 800508e:	4628      	mov	r0, r5
 8005090:	464b      	mov	r3, r9
 8005092:	910a      	str	r1, [sp, #40]	@ 0x28
 8005094:	f7ff fed3 	bl	8004e3e <__cvt>
 8005098:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800509a:	4680      	mov	r8, r0
 800509c:	2947      	cmp	r1, #71	@ 0x47
 800509e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80050a0:	d128      	bne.n	80050f4 <_printf_float+0x178>
 80050a2:	1cc8      	adds	r0, r1, #3
 80050a4:	db02      	blt.n	80050ac <_printf_float+0x130>
 80050a6:	6863      	ldr	r3, [r4, #4]
 80050a8:	4299      	cmp	r1, r3
 80050aa:	dd40      	ble.n	800512e <_printf_float+0x1b2>
 80050ac:	f1aa 0a02 	sub.w	sl, sl, #2
 80050b0:	fa5f fa8a 	uxtb.w	sl, sl
 80050b4:	4652      	mov	r2, sl
 80050b6:	3901      	subs	r1, #1
 80050b8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80050bc:	910d      	str	r1, [sp, #52]	@ 0x34
 80050be:	f7ff ff22 	bl	8004f06 <__exponent>
 80050c2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80050c4:	4681      	mov	r9, r0
 80050c6:	1813      	adds	r3, r2, r0
 80050c8:	2a01      	cmp	r2, #1
 80050ca:	6123      	str	r3, [r4, #16]
 80050cc:	dc02      	bgt.n	80050d4 <_printf_float+0x158>
 80050ce:	6822      	ldr	r2, [r4, #0]
 80050d0:	07d2      	lsls	r2, r2, #31
 80050d2:	d501      	bpl.n	80050d8 <_printf_float+0x15c>
 80050d4:	3301      	adds	r3, #1
 80050d6:	6123      	str	r3, [r4, #16]
 80050d8:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d09e      	beq.n	800501e <_printf_float+0xa2>
 80050e0:	232d      	movs	r3, #45	@ 0x2d
 80050e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80050e6:	e79a      	b.n	800501e <_printf_float+0xa2>
 80050e8:	2947      	cmp	r1, #71	@ 0x47
 80050ea:	d1bf      	bne.n	800506c <_printf_float+0xf0>
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d1bd      	bne.n	800506c <_printf_float+0xf0>
 80050f0:	2301      	movs	r3, #1
 80050f2:	e7ba      	b.n	800506a <_printf_float+0xee>
 80050f4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80050f8:	d9dc      	bls.n	80050b4 <_printf_float+0x138>
 80050fa:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80050fe:	d118      	bne.n	8005132 <_printf_float+0x1b6>
 8005100:	2900      	cmp	r1, #0
 8005102:	6863      	ldr	r3, [r4, #4]
 8005104:	dd0b      	ble.n	800511e <_printf_float+0x1a2>
 8005106:	6121      	str	r1, [r4, #16]
 8005108:	b913      	cbnz	r3, 8005110 <_printf_float+0x194>
 800510a:	6822      	ldr	r2, [r4, #0]
 800510c:	07d0      	lsls	r0, r2, #31
 800510e:	d502      	bpl.n	8005116 <_printf_float+0x19a>
 8005110:	3301      	adds	r3, #1
 8005112:	440b      	add	r3, r1
 8005114:	6123      	str	r3, [r4, #16]
 8005116:	f04f 0900 	mov.w	r9, #0
 800511a:	65a1      	str	r1, [r4, #88]	@ 0x58
 800511c:	e7dc      	b.n	80050d8 <_printf_float+0x15c>
 800511e:	b913      	cbnz	r3, 8005126 <_printf_float+0x1aa>
 8005120:	6822      	ldr	r2, [r4, #0]
 8005122:	07d2      	lsls	r2, r2, #31
 8005124:	d501      	bpl.n	800512a <_printf_float+0x1ae>
 8005126:	3302      	adds	r3, #2
 8005128:	e7f4      	b.n	8005114 <_printf_float+0x198>
 800512a:	2301      	movs	r3, #1
 800512c:	e7f2      	b.n	8005114 <_printf_float+0x198>
 800512e:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005132:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005134:	4299      	cmp	r1, r3
 8005136:	db05      	blt.n	8005144 <_printf_float+0x1c8>
 8005138:	6823      	ldr	r3, [r4, #0]
 800513a:	6121      	str	r1, [r4, #16]
 800513c:	07d8      	lsls	r0, r3, #31
 800513e:	d5ea      	bpl.n	8005116 <_printf_float+0x19a>
 8005140:	1c4b      	adds	r3, r1, #1
 8005142:	e7e7      	b.n	8005114 <_printf_float+0x198>
 8005144:	2900      	cmp	r1, #0
 8005146:	bfcc      	ite	gt
 8005148:	2201      	movgt	r2, #1
 800514a:	f1c1 0202 	rsble	r2, r1, #2
 800514e:	4413      	add	r3, r2
 8005150:	e7e0      	b.n	8005114 <_printf_float+0x198>
 8005152:	6823      	ldr	r3, [r4, #0]
 8005154:	055a      	lsls	r2, r3, #21
 8005156:	d407      	bmi.n	8005168 <_printf_float+0x1ec>
 8005158:	6923      	ldr	r3, [r4, #16]
 800515a:	4642      	mov	r2, r8
 800515c:	4631      	mov	r1, r6
 800515e:	4628      	mov	r0, r5
 8005160:	47b8      	blx	r7
 8005162:	3001      	adds	r0, #1
 8005164:	d12b      	bne.n	80051be <_printf_float+0x242>
 8005166:	e764      	b.n	8005032 <_printf_float+0xb6>
 8005168:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800516c:	f240 80dc 	bls.w	8005328 <_printf_float+0x3ac>
 8005170:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005174:	2200      	movs	r2, #0
 8005176:	2300      	movs	r3, #0
 8005178:	f7fb fc16 	bl	80009a8 <__aeabi_dcmpeq>
 800517c:	2800      	cmp	r0, #0
 800517e:	d033      	beq.n	80051e8 <_printf_float+0x26c>
 8005180:	2301      	movs	r3, #1
 8005182:	4631      	mov	r1, r6
 8005184:	4628      	mov	r0, r5
 8005186:	4a35      	ldr	r2, [pc, #212]	@ (800525c <_printf_float+0x2e0>)
 8005188:	47b8      	blx	r7
 800518a:	3001      	adds	r0, #1
 800518c:	f43f af51 	beq.w	8005032 <_printf_float+0xb6>
 8005190:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8005194:	4543      	cmp	r3, r8
 8005196:	db02      	blt.n	800519e <_printf_float+0x222>
 8005198:	6823      	ldr	r3, [r4, #0]
 800519a:	07d8      	lsls	r0, r3, #31
 800519c:	d50f      	bpl.n	80051be <_printf_float+0x242>
 800519e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80051a2:	4631      	mov	r1, r6
 80051a4:	4628      	mov	r0, r5
 80051a6:	47b8      	blx	r7
 80051a8:	3001      	adds	r0, #1
 80051aa:	f43f af42 	beq.w	8005032 <_printf_float+0xb6>
 80051ae:	f04f 0900 	mov.w	r9, #0
 80051b2:	f108 38ff 	add.w	r8, r8, #4294967295
 80051b6:	f104 0a1a 	add.w	sl, r4, #26
 80051ba:	45c8      	cmp	r8, r9
 80051bc:	dc09      	bgt.n	80051d2 <_printf_float+0x256>
 80051be:	6823      	ldr	r3, [r4, #0]
 80051c0:	079b      	lsls	r3, r3, #30
 80051c2:	f100 8102 	bmi.w	80053ca <_printf_float+0x44e>
 80051c6:	68e0      	ldr	r0, [r4, #12]
 80051c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80051ca:	4298      	cmp	r0, r3
 80051cc:	bfb8      	it	lt
 80051ce:	4618      	movlt	r0, r3
 80051d0:	e731      	b.n	8005036 <_printf_float+0xba>
 80051d2:	2301      	movs	r3, #1
 80051d4:	4652      	mov	r2, sl
 80051d6:	4631      	mov	r1, r6
 80051d8:	4628      	mov	r0, r5
 80051da:	47b8      	blx	r7
 80051dc:	3001      	adds	r0, #1
 80051de:	f43f af28 	beq.w	8005032 <_printf_float+0xb6>
 80051e2:	f109 0901 	add.w	r9, r9, #1
 80051e6:	e7e8      	b.n	80051ba <_printf_float+0x23e>
 80051e8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	dc38      	bgt.n	8005260 <_printf_float+0x2e4>
 80051ee:	2301      	movs	r3, #1
 80051f0:	4631      	mov	r1, r6
 80051f2:	4628      	mov	r0, r5
 80051f4:	4a19      	ldr	r2, [pc, #100]	@ (800525c <_printf_float+0x2e0>)
 80051f6:	47b8      	blx	r7
 80051f8:	3001      	adds	r0, #1
 80051fa:	f43f af1a 	beq.w	8005032 <_printf_float+0xb6>
 80051fe:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8005202:	ea59 0303 	orrs.w	r3, r9, r3
 8005206:	d102      	bne.n	800520e <_printf_float+0x292>
 8005208:	6823      	ldr	r3, [r4, #0]
 800520a:	07d9      	lsls	r1, r3, #31
 800520c:	d5d7      	bpl.n	80051be <_printf_float+0x242>
 800520e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005212:	4631      	mov	r1, r6
 8005214:	4628      	mov	r0, r5
 8005216:	47b8      	blx	r7
 8005218:	3001      	adds	r0, #1
 800521a:	f43f af0a 	beq.w	8005032 <_printf_float+0xb6>
 800521e:	f04f 0a00 	mov.w	sl, #0
 8005222:	f104 0b1a 	add.w	fp, r4, #26
 8005226:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005228:	425b      	negs	r3, r3
 800522a:	4553      	cmp	r3, sl
 800522c:	dc01      	bgt.n	8005232 <_printf_float+0x2b6>
 800522e:	464b      	mov	r3, r9
 8005230:	e793      	b.n	800515a <_printf_float+0x1de>
 8005232:	2301      	movs	r3, #1
 8005234:	465a      	mov	r2, fp
 8005236:	4631      	mov	r1, r6
 8005238:	4628      	mov	r0, r5
 800523a:	47b8      	blx	r7
 800523c:	3001      	adds	r0, #1
 800523e:	f43f aef8 	beq.w	8005032 <_printf_float+0xb6>
 8005242:	f10a 0a01 	add.w	sl, sl, #1
 8005246:	e7ee      	b.n	8005226 <_printf_float+0x2aa>
 8005248:	7fefffff 	.word	0x7fefffff
 800524c:	0800779a 	.word	0x0800779a
 8005250:	0800779e 	.word	0x0800779e
 8005254:	080077a2 	.word	0x080077a2
 8005258:	080077a6 	.word	0x080077a6
 800525c:	080077aa 	.word	0x080077aa
 8005260:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005262:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005266:	4553      	cmp	r3, sl
 8005268:	bfa8      	it	ge
 800526a:	4653      	movge	r3, sl
 800526c:	2b00      	cmp	r3, #0
 800526e:	4699      	mov	r9, r3
 8005270:	dc36      	bgt.n	80052e0 <_printf_float+0x364>
 8005272:	f04f 0b00 	mov.w	fp, #0
 8005276:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800527a:	f104 021a 	add.w	r2, r4, #26
 800527e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005280:	930a      	str	r3, [sp, #40]	@ 0x28
 8005282:	eba3 0309 	sub.w	r3, r3, r9
 8005286:	455b      	cmp	r3, fp
 8005288:	dc31      	bgt.n	80052ee <_printf_float+0x372>
 800528a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800528c:	459a      	cmp	sl, r3
 800528e:	dc3a      	bgt.n	8005306 <_printf_float+0x38a>
 8005290:	6823      	ldr	r3, [r4, #0]
 8005292:	07da      	lsls	r2, r3, #31
 8005294:	d437      	bmi.n	8005306 <_printf_float+0x38a>
 8005296:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005298:	ebaa 0903 	sub.w	r9, sl, r3
 800529c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800529e:	ebaa 0303 	sub.w	r3, sl, r3
 80052a2:	4599      	cmp	r9, r3
 80052a4:	bfa8      	it	ge
 80052a6:	4699      	movge	r9, r3
 80052a8:	f1b9 0f00 	cmp.w	r9, #0
 80052ac:	dc33      	bgt.n	8005316 <_printf_float+0x39a>
 80052ae:	f04f 0800 	mov.w	r8, #0
 80052b2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80052b6:	f104 0b1a 	add.w	fp, r4, #26
 80052ba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80052bc:	ebaa 0303 	sub.w	r3, sl, r3
 80052c0:	eba3 0309 	sub.w	r3, r3, r9
 80052c4:	4543      	cmp	r3, r8
 80052c6:	f77f af7a 	ble.w	80051be <_printf_float+0x242>
 80052ca:	2301      	movs	r3, #1
 80052cc:	465a      	mov	r2, fp
 80052ce:	4631      	mov	r1, r6
 80052d0:	4628      	mov	r0, r5
 80052d2:	47b8      	blx	r7
 80052d4:	3001      	adds	r0, #1
 80052d6:	f43f aeac 	beq.w	8005032 <_printf_float+0xb6>
 80052da:	f108 0801 	add.w	r8, r8, #1
 80052de:	e7ec      	b.n	80052ba <_printf_float+0x33e>
 80052e0:	4642      	mov	r2, r8
 80052e2:	4631      	mov	r1, r6
 80052e4:	4628      	mov	r0, r5
 80052e6:	47b8      	blx	r7
 80052e8:	3001      	adds	r0, #1
 80052ea:	d1c2      	bne.n	8005272 <_printf_float+0x2f6>
 80052ec:	e6a1      	b.n	8005032 <_printf_float+0xb6>
 80052ee:	2301      	movs	r3, #1
 80052f0:	4631      	mov	r1, r6
 80052f2:	4628      	mov	r0, r5
 80052f4:	920a      	str	r2, [sp, #40]	@ 0x28
 80052f6:	47b8      	blx	r7
 80052f8:	3001      	adds	r0, #1
 80052fa:	f43f ae9a 	beq.w	8005032 <_printf_float+0xb6>
 80052fe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005300:	f10b 0b01 	add.w	fp, fp, #1
 8005304:	e7bb      	b.n	800527e <_printf_float+0x302>
 8005306:	4631      	mov	r1, r6
 8005308:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800530c:	4628      	mov	r0, r5
 800530e:	47b8      	blx	r7
 8005310:	3001      	adds	r0, #1
 8005312:	d1c0      	bne.n	8005296 <_printf_float+0x31a>
 8005314:	e68d      	b.n	8005032 <_printf_float+0xb6>
 8005316:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005318:	464b      	mov	r3, r9
 800531a:	4631      	mov	r1, r6
 800531c:	4628      	mov	r0, r5
 800531e:	4442      	add	r2, r8
 8005320:	47b8      	blx	r7
 8005322:	3001      	adds	r0, #1
 8005324:	d1c3      	bne.n	80052ae <_printf_float+0x332>
 8005326:	e684      	b.n	8005032 <_printf_float+0xb6>
 8005328:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800532c:	f1ba 0f01 	cmp.w	sl, #1
 8005330:	dc01      	bgt.n	8005336 <_printf_float+0x3ba>
 8005332:	07db      	lsls	r3, r3, #31
 8005334:	d536      	bpl.n	80053a4 <_printf_float+0x428>
 8005336:	2301      	movs	r3, #1
 8005338:	4642      	mov	r2, r8
 800533a:	4631      	mov	r1, r6
 800533c:	4628      	mov	r0, r5
 800533e:	47b8      	blx	r7
 8005340:	3001      	adds	r0, #1
 8005342:	f43f ae76 	beq.w	8005032 <_printf_float+0xb6>
 8005346:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800534a:	4631      	mov	r1, r6
 800534c:	4628      	mov	r0, r5
 800534e:	47b8      	blx	r7
 8005350:	3001      	adds	r0, #1
 8005352:	f43f ae6e 	beq.w	8005032 <_printf_float+0xb6>
 8005356:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800535a:	2200      	movs	r2, #0
 800535c:	2300      	movs	r3, #0
 800535e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005362:	f7fb fb21 	bl	80009a8 <__aeabi_dcmpeq>
 8005366:	b9c0      	cbnz	r0, 800539a <_printf_float+0x41e>
 8005368:	4653      	mov	r3, sl
 800536a:	f108 0201 	add.w	r2, r8, #1
 800536e:	4631      	mov	r1, r6
 8005370:	4628      	mov	r0, r5
 8005372:	47b8      	blx	r7
 8005374:	3001      	adds	r0, #1
 8005376:	d10c      	bne.n	8005392 <_printf_float+0x416>
 8005378:	e65b      	b.n	8005032 <_printf_float+0xb6>
 800537a:	2301      	movs	r3, #1
 800537c:	465a      	mov	r2, fp
 800537e:	4631      	mov	r1, r6
 8005380:	4628      	mov	r0, r5
 8005382:	47b8      	blx	r7
 8005384:	3001      	adds	r0, #1
 8005386:	f43f ae54 	beq.w	8005032 <_printf_float+0xb6>
 800538a:	f108 0801 	add.w	r8, r8, #1
 800538e:	45d0      	cmp	r8, sl
 8005390:	dbf3      	blt.n	800537a <_printf_float+0x3fe>
 8005392:	464b      	mov	r3, r9
 8005394:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005398:	e6e0      	b.n	800515c <_printf_float+0x1e0>
 800539a:	f04f 0800 	mov.w	r8, #0
 800539e:	f104 0b1a 	add.w	fp, r4, #26
 80053a2:	e7f4      	b.n	800538e <_printf_float+0x412>
 80053a4:	2301      	movs	r3, #1
 80053a6:	4642      	mov	r2, r8
 80053a8:	e7e1      	b.n	800536e <_printf_float+0x3f2>
 80053aa:	2301      	movs	r3, #1
 80053ac:	464a      	mov	r2, r9
 80053ae:	4631      	mov	r1, r6
 80053b0:	4628      	mov	r0, r5
 80053b2:	47b8      	blx	r7
 80053b4:	3001      	adds	r0, #1
 80053b6:	f43f ae3c 	beq.w	8005032 <_printf_float+0xb6>
 80053ba:	f108 0801 	add.w	r8, r8, #1
 80053be:	68e3      	ldr	r3, [r4, #12]
 80053c0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80053c2:	1a5b      	subs	r3, r3, r1
 80053c4:	4543      	cmp	r3, r8
 80053c6:	dcf0      	bgt.n	80053aa <_printf_float+0x42e>
 80053c8:	e6fd      	b.n	80051c6 <_printf_float+0x24a>
 80053ca:	f04f 0800 	mov.w	r8, #0
 80053ce:	f104 0919 	add.w	r9, r4, #25
 80053d2:	e7f4      	b.n	80053be <_printf_float+0x442>

080053d4 <_printf_common>:
 80053d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053d8:	4616      	mov	r6, r2
 80053da:	4698      	mov	r8, r3
 80053dc:	688a      	ldr	r2, [r1, #8]
 80053de:	690b      	ldr	r3, [r1, #16]
 80053e0:	4607      	mov	r7, r0
 80053e2:	4293      	cmp	r3, r2
 80053e4:	bfb8      	it	lt
 80053e6:	4613      	movlt	r3, r2
 80053e8:	6033      	str	r3, [r6, #0]
 80053ea:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80053ee:	460c      	mov	r4, r1
 80053f0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80053f4:	b10a      	cbz	r2, 80053fa <_printf_common+0x26>
 80053f6:	3301      	adds	r3, #1
 80053f8:	6033      	str	r3, [r6, #0]
 80053fa:	6823      	ldr	r3, [r4, #0]
 80053fc:	0699      	lsls	r1, r3, #26
 80053fe:	bf42      	ittt	mi
 8005400:	6833      	ldrmi	r3, [r6, #0]
 8005402:	3302      	addmi	r3, #2
 8005404:	6033      	strmi	r3, [r6, #0]
 8005406:	6825      	ldr	r5, [r4, #0]
 8005408:	f015 0506 	ands.w	r5, r5, #6
 800540c:	d106      	bne.n	800541c <_printf_common+0x48>
 800540e:	f104 0a19 	add.w	sl, r4, #25
 8005412:	68e3      	ldr	r3, [r4, #12]
 8005414:	6832      	ldr	r2, [r6, #0]
 8005416:	1a9b      	subs	r3, r3, r2
 8005418:	42ab      	cmp	r3, r5
 800541a:	dc2b      	bgt.n	8005474 <_printf_common+0xa0>
 800541c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005420:	6822      	ldr	r2, [r4, #0]
 8005422:	3b00      	subs	r3, #0
 8005424:	bf18      	it	ne
 8005426:	2301      	movne	r3, #1
 8005428:	0692      	lsls	r2, r2, #26
 800542a:	d430      	bmi.n	800548e <_printf_common+0xba>
 800542c:	4641      	mov	r1, r8
 800542e:	4638      	mov	r0, r7
 8005430:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005434:	47c8      	blx	r9
 8005436:	3001      	adds	r0, #1
 8005438:	d023      	beq.n	8005482 <_printf_common+0xae>
 800543a:	6823      	ldr	r3, [r4, #0]
 800543c:	6922      	ldr	r2, [r4, #16]
 800543e:	f003 0306 	and.w	r3, r3, #6
 8005442:	2b04      	cmp	r3, #4
 8005444:	bf14      	ite	ne
 8005446:	2500      	movne	r5, #0
 8005448:	6833      	ldreq	r3, [r6, #0]
 800544a:	f04f 0600 	mov.w	r6, #0
 800544e:	bf08      	it	eq
 8005450:	68e5      	ldreq	r5, [r4, #12]
 8005452:	f104 041a 	add.w	r4, r4, #26
 8005456:	bf08      	it	eq
 8005458:	1aed      	subeq	r5, r5, r3
 800545a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800545e:	bf08      	it	eq
 8005460:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005464:	4293      	cmp	r3, r2
 8005466:	bfc4      	itt	gt
 8005468:	1a9b      	subgt	r3, r3, r2
 800546a:	18ed      	addgt	r5, r5, r3
 800546c:	42b5      	cmp	r5, r6
 800546e:	d11a      	bne.n	80054a6 <_printf_common+0xd2>
 8005470:	2000      	movs	r0, #0
 8005472:	e008      	b.n	8005486 <_printf_common+0xb2>
 8005474:	2301      	movs	r3, #1
 8005476:	4652      	mov	r2, sl
 8005478:	4641      	mov	r1, r8
 800547a:	4638      	mov	r0, r7
 800547c:	47c8      	blx	r9
 800547e:	3001      	adds	r0, #1
 8005480:	d103      	bne.n	800548a <_printf_common+0xb6>
 8005482:	f04f 30ff 	mov.w	r0, #4294967295
 8005486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800548a:	3501      	adds	r5, #1
 800548c:	e7c1      	b.n	8005412 <_printf_common+0x3e>
 800548e:	2030      	movs	r0, #48	@ 0x30
 8005490:	18e1      	adds	r1, r4, r3
 8005492:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005496:	1c5a      	adds	r2, r3, #1
 8005498:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800549c:	4422      	add	r2, r4
 800549e:	3302      	adds	r3, #2
 80054a0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80054a4:	e7c2      	b.n	800542c <_printf_common+0x58>
 80054a6:	2301      	movs	r3, #1
 80054a8:	4622      	mov	r2, r4
 80054aa:	4641      	mov	r1, r8
 80054ac:	4638      	mov	r0, r7
 80054ae:	47c8      	blx	r9
 80054b0:	3001      	adds	r0, #1
 80054b2:	d0e6      	beq.n	8005482 <_printf_common+0xae>
 80054b4:	3601      	adds	r6, #1
 80054b6:	e7d9      	b.n	800546c <_printf_common+0x98>

080054b8 <_printf_i>:
 80054b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80054bc:	7e0f      	ldrb	r7, [r1, #24]
 80054be:	4691      	mov	r9, r2
 80054c0:	2f78      	cmp	r7, #120	@ 0x78
 80054c2:	4680      	mov	r8, r0
 80054c4:	460c      	mov	r4, r1
 80054c6:	469a      	mov	sl, r3
 80054c8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80054ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80054ce:	d807      	bhi.n	80054e0 <_printf_i+0x28>
 80054d0:	2f62      	cmp	r7, #98	@ 0x62
 80054d2:	d80a      	bhi.n	80054ea <_printf_i+0x32>
 80054d4:	2f00      	cmp	r7, #0
 80054d6:	f000 80d3 	beq.w	8005680 <_printf_i+0x1c8>
 80054da:	2f58      	cmp	r7, #88	@ 0x58
 80054dc:	f000 80ba 	beq.w	8005654 <_printf_i+0x19c>
 80054e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80054e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80054e8:	e03a      	b.n	8005560 <_printf_i+0xa8>
 80054ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80054ee:	2b15      	cmp	r3, #21
 80054f0:	d8f6      	bhi.n	80054e0 <_printf_i+0x28>
 80054f2:	a101      	add	r1, pc, #4	@ (adr r1, 80054f8 <_printf_i+0x40>)
 80054f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80054f8:	08005551 	.word	0x08005551
 80054fc:	08005565 	.word	0x08005565
 8005500:	080054e1 	.word	0x080054e1
 8005504:	080054e1 	.word	0x080054e1
 8005508:	080054e1 	.word	0x080054e1
 800550c:	080054e1 	.word	0x080054e1
 8005510:	08005565 	.word	0x08005565
 8005514:	080054e1 	.word	0x080054e1
 8005518:	080054e1 	.word	0x080054e1
 800551c:	080054e1 	.word	0x080054e1
 8005520:	080054e1 	.word	0x080054e1
 8005524:	08005667 	.word	0x08005667
 8005528:	0800558f 	.word	0x0800558f
 800552c:	08005621 	.word	0x08005621
 8005530:	080054e1 	.word	0x080054e1
 8005534:	080054e1 	.word	0x080054e1
 8005538:	08005689 	.word	0x08005689
 800553c:	080054e1 	.word	0x080054e1
 8005540:	0800558f 	.word	0x0800558f
 8005544:	080054e1 	.word	0x080054e1
 8005548:	080054e1 	.word	0x080054e1
 800554c:	08005629 	.word	0x08005629
 8005550:	6833      	ldr	r3, [r6, #0]
 8005552:	1d1a      	adds	r2, r3, #4
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	6032      	str	r2, [r6, #0]
 8005558:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800555c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005560:	2301      	movs	r3, #1
 8005562:	e09e      	b.n	80056a2 <_printf_i+0x1ea>
 8005564:	6833      	ldr	r3, [r6, #0]
 8005566:	6820      	ldr	r0, [r4, #0]
 8005568:	1d19      	adds	r1, r3, #4
 800556a:	6031      	str	r1, [r6, #0]
 800556c:	0606      	lsls	r6, r0, #24
 800556e:	d501      	bpl.n	8005574 <_printf_i+0xbc>
 8005570:	681d      	ldr	r5, [r3, #0]
 8005572:	e003      	b.n	800557c <_printf_i+0xc4>
 8005574:	0645      	lsls	r5, r0, #25
 8005576:	d5fb      	bpl.n	8005570 <_printf_i+0xb8>
 8005578:	f9b3 5000 	ldrsh.w	r5, [r3]
 800557c:	2d00      	cmp	r5, #0
 800557e:	da03      	bge.n	8005588 <_printf_i+0xd0>
 8005580:	232d      	movs	r3, #45	@ 0x2d
 8005582:	426d      	negs	r5, r5
 8005584:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005588:	230a      	movs	r3, #10
 800558a:	4859      	ldr	r0, [pc, #356]	@ (80056f0 <_printf_i+0x238>)
 800558c:	e011      	b.n	80055b2 <_printf_i+0xfa>
 800558e:	6821      	ldr	r1, [r4, #0]
 8005590:	6833      	ldr	r3, [r6, #0]
 8005592:	0608      	lsls	r0, r1, #24
 8005594:	f853 5b04 	ldr.w	r5, [r3], #4
 8005598:	d402      	bmi.n	80055a0 <_printf_i+0xe8>
 800559a:	0649      	lsls	r1, r1, #25
 800559c:	bf48      	it	mi
 800559e:	b2ad      	uxthmi	r5, r5
 80055a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80055a2:	6033      	str	r3, [r6, #0]
 80055a4:	bf14      	ite	ne
 80055a6:	230a      	movne	r3, #10
 80055a8:	2308      	moveq	r3, #8
 80055aa:	4851      	ldr	r0, [pc, #324]	@ (80056f0 <_printf_i+0x238>)
 80055ac:	2100      	movs	r1, #0
 80055ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80055b2:	6866      	ldr	r6, [r4, #4]
 80055b4:	2e00      	cmp	r6, #0
 80055b6:	bfa8      	it	ge
 80055b8:	6821      	ldrge	r1, [r4, #0]
 80055ba:	60a6      	str	r6, [r4, #8]
 80055bc:	bfa4      	itt	ge
 80055be:	f021 0104 	bicge.w	r1, r1, #4
 80055c2:	6021      	strge	r1, [r4, #0]
 80055c4:	b90d      	cbnz	r5, 80055ca <_printf_i+0x112>
 80055c6:	2e00      	cmp	r6, #0
 80055c8:	d04b      	beq.n	8005662 <_printf_i+0x1aa>
 80055ca:	4616      	mov	r6, r2
 80055cc:	fbb5 f1f3 	udiv	r1, r5, r3
 80055d0:	fb03 5711 	mls	r7, r3, r1, r5
 80055d4:	5dc7      	ldrb	r7, [r0, r7]
 80055d6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80055da:	462f      	mov	r7, r5
 80055dc:	42bb      	cmp	r3, r7
 80055de:	460d      	mov	r5, r1
 80055e0:	d9f4      	bls.n	80055cc <_printf_i+0x114>
 80055e2:	2b08      	cmp	r3, #8
 80055e4:	d10b      	bne.n	80055fe <_printf_i+0x146>
 80055e6:	6823      	ldr	r3, [r4, #0]
 80055e8:	07df      	lsls	r7, r3, #31
 80055ea:	d508      	bpl.n	80055fe <_printf_i+0x146>
 80055ec:	6923      	ldr	r3, [r4, #16]
 80055ee:	6861      	ldr	r1, [r4, #4]
 80055f0:	4299      	cmp	r1, r3
 80055f2:	bfde      	ittt	le
 80055f4:	2330      	movle	r3, #48	@ 0x30
 80055f6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80055fa:	f106 36ff 	addle.w	r6, r6, #4294967295
 80055fe:	1b92      	subs	r2, r2, r6
 8005600:	6122      	str	r2, [r4, #16]
 8005602:	464b      	mov	r3, r9
 8005604:	4621      	mov	r1, r4
 8005606:	4640      	mov	r0, r8
 8005608:	f8cd a000 	str.w	sl, [sp]
 800560c:	aa03      	add	r2, sp, #12
 800560e:	f7ff fee1 	bl	80053d4 <_printf_common>
 8005612:	3001      	adds	r0, #1
 8005614:	d14a      	bne.n	80056ac <_printf_i+0x1f4>
 8005616:	f04f 30ff 	mov.w	r0, #4294967295
 800561a:	b004      	add	sp, #16
 800561c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005620:	6823      	ldr	r3, [r4, #0]
 8005622:	f043 0320 	orr.w	r3, r3, #32
 8005626:	6023      	str	r3, [r4, #0]
 8005628:	2778      	movs	r7, #120	@ 0x78
 800562a:	4832      	ldr	r0, [pc, #200]	@ (80056f4 <_printf_i+0x23c>)
 800562c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005630:	6823      	ldr	r3, [r4, #0]
 8005632:	6831      	ldr	r1, [r6, #0]
 8005634:	061f      	lsls	r7, r3, #24
 8005636:	f851 5b04 	ldr.w	r5, [r1], #4
 800563a:	d402      	bmi.n	8005642 <_printf_i+0x18a>
 800563c:	065f      	lsls	r7, r3, #25
 800563e:	bf48      	it	mi
 8005640:	b2ad      	uxthmi	r5, r5
 8005642:	6031      	str	r1, [r6, #0]
 8005644:	07d9      	lsls	r1, r3, #31
 8005646:	bf44      	itt	mi
 8005648:	f043 0320 	orrmi.w	r3, r3, #32
 800564c:	6023      	strmi	r3, [r4, #0]
 800564e:	b11d      	cbz	r5, 8005658 <_printf_i+0x1a0>
 8005650:	2310      	movs	r3, #16
 8005652:	e7ab      	b.n	80055ac <_printf_i+0xf4>
 8005654:	4826      	ldr	r0, [pc, #152]	@ (80056f0 <_printf_i+0x238>)
 8005656:	e7e9      	b.n	800562c <_printf_i+0x174>
 8005658:	6823      	ldr	r3, [r4, #0]
 800565a:	f023 0320 	bic.w	r3, r3, #32
 800565e:	6023      	str	r3, [r4, #0]
 8005660:	e7f6      	b.n	8005650 <_printf_i+0x198>
 8005662:	4616      	mov	r6, r2
 8005664:	e7bd      	b.n	80055e2 <_printf_i+0x12a>
 8005666:	6833      	ldr	r3, [r6, #0]
 8005668:	6825      	ldr	r5, [r4, #0]
 800566a:	1d18      	adds	r0, r3, #4
 800566c:	6961      	ldr	r1, [r4, #20]
 800566e:	6030      	str	r0, [r6, #0]
 8005670:	062e      	lsls	r6, r5, #24
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	d501      	bpl.n	800567a <_printf_i+0x1c2>
 8005676:	6019      	str	r1, [r3, #0]
 8005678:	e002      	b.n	8005680 <_printf_i+0x1c8>
 800567a:	0668      	lsls	r0, r5, #25
 800567c:	d5fb      	bpl.n	8005676 <_printf_i+0x1be>
 800567e:	8019      	strh	r1, [r3, #0]
 8005680:	2300      	movs	r3, #0
 8005682:	4616      	mov	r6, r2
 8005684:	6123      	str	r3, [r4, #16]
 8005686:	e7bc      	b.n	8005602 <_printf_i+0x14a>
 8005688:	6833      	ldr	r3, [r6, #0]
 800568a:	2100      	movs	r1, #0
 800568c:	1d1a      	adds	r2, r3, #4
 800568e:	6032      	str	r2, [r6, #0]
 8005690:	681e      	ldr	r6, [r3, #0]
 8005692:	6862      	ldr	r2, [r4, #4]
 8005694:	4630      	mov	r0, r6
 8005696:	f000 f9b4 	bl	8005a02 <memchr>
 800569a:	b108      	cbz	r0, 80056a0 <_printf_i+0x1e8>
 800569c:	1b80      	subs	r0, r0, r6
 800569e:	6060      	str	r0, [r4, #4]
 80056a0:	6863      	ldr	r3, [r4, #4]
 80056a2:	6123      	str	r3, [r4, #16]
 80056a4:	2300      	movs	r3, #0
 80056a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80056aa:	e7aa      	b.n	8005602 <_printf_i+0x14a>
 80056ac:	4632      	mov	r2, r6
 80056ae:	4649      	mov	r1, r9
 80056b0:	4640      	mov	r0, r8
 80056b2:	6923      	ldr	r3, [r4, #16]
 80056b4:	47d0      	blx	sl
 80056b6:	3001      	adds	r0, #1
 80056b8:	d0ad      	beq.n	8005616 <_printf_i+0x15e>
 80056ba:	6823      	ldr	r3, [r4, #0]
 80056bc:	079b      	lsls	r3, r3, #30
 80056be:	d413      	bmi.n	80056e8 <_printf_i+0x230>
 80056c0:	68e0      	ldr	r0, [r4, #12]
 80056c2:	9b03      	ldr	r3, [sp, #12]
 80056c4:	4298      	cmp	r0, r3
 80056c6:	bfb8      	it	lt
 80056c8:	4618      	movlt	r0, r3
 80056ca:	e7a6      	b.n	800561a <_printf_i+0x162>
 80056cc:	2301      	movs	r3, #1
 80056ce:	4632      	mov	r2, r6
 80056d0:	4649      	mov	r1, r9
 80056d2:	4640      	mov	r0, r8
 80056d4:	47d0      	blx	sl
 80056d6:	3001      	adds	r0, #1
 80056d8:	d09d      	beq.n	8005616 <_printf_i+0x15e>
 80056da:	3501      	adds	r5, #1
 80056dc:	68e3      	ldr	r3, [r4, #12]
 80056de:	9903      	ldr	r1, [sp, #12]
 80056e0:	1a5b      	subs	r3, r3, r1
 80056e2:	42ab      	cmp	r3, r5
 80056e4:	dcf2      	bgt.n	80056cc <_printf_i+0x214>
 80056e6:	e7eb      	b.n	80056c0 <_printf_i+0x208>
 80056e8:	2500      	movs	r5, #0
 80056ea:	f104 0619 	add.w	r6, r4, #25
 80056ee:	e7f5      	b.n	80056dc <_printf_i+0x224>
 80056f0:	080077ac 	.word	0x080077ac
 80056f4:	080077bd 	.word	0x080077bd

080056f8 <std>:
 80056f8:	2300      	movs	r3, #0
 80056fa:	b510      	push	{r4, lr}
 80056fc:	4604      	mov	r4, r0
 80056fe:	e9c0 3300 	strd	r3, r3, [r0]
 8005702:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005706:	6083      	str	r3, [r0, #8]
 8005708:	8181      	strh	r1, [r0, #12]
 800570a:	6643      	str	r3, [r0, #100]	@ 0x64
 800570c:	81c2      	strh	r2, [r0, #14]
 800570e:	6183      	str	r3, [r0, #24]
 8005710:	4619      	mov	r1, r3
 8005712:	2208      	movs	r2, #8
 8005714:	305c      	adds	r0, #92	@ 0x5c
 8005716:	f000 f8f4 	bl	8005902 <memset>
 800571a:	4b0d      	ldr	r3, [pc, #52]	@ (8005750 <std+0x58>)
 800571c:	6224      	str	r4, [r4, #32]
 800571e:	6263      	str	r3, [r4, #36]	@ 0x24
 8005720:	4b0c      	ldr	r3, [pc, #48]	@ (8005754 <std+0x5c>)
 8005722:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005724:	4b0c      	ldr	r3, [pc, #48]	@ (8005758 <std+0x60>)
 8005726:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005728:	4b0c      	ldr	r3, [pc, #48]	@ (800575c <std+0x64>)
 800572a:	6323      	str	r3, [r4, #48]	@ 0x30
 800572c:	4b0c      	ldr	r3, [pc, #48]	@ (8005760 <std+0x68>)
 800572e:	429c      	cmp	r4, r3
 8005730:	d006      	beq.n	8005740 <std+0x48>
 8005732:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005736:	4294      	cmp	r4, r2
 8005738:	d002      	beq.n	8005740 <std+0x48>
 800573a:	33d0      	adds	r3, #208	@ 0xd0
 800573c:	429c      	cmp	r4, r3
 800573e:	d105      	bne.n	800574c <std+0x54>
 8005740:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005744:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005748:	f000 b958 	b.w	80059fc <__retarget_lock_init_recursive>
 800574c:	bd10      	pop	{r4, pc}
 800574e:	bf00      	nop
 8005750:	0800587d 	.word	0x0800587d
 8005754:	0800589f 	.word	0x0800589f
 8005758:	080058d7 	.word	0x080058d7
 800575c:	080058fb 	.word	0x080058fb
 8005760:	200004b0 	.word	0x200004b0

08005764 <stdio_exit_handler>:
 8005764:	4a02      	ldr	r2, [pc, #8]	@ (8005770 <stdio_exit_handler+0xc>)
 8005766:	4903      	ldr	r1, [pc, #12]	@ (8005774 <stdio_exit_handler+0x10>)
 8005768:	4803      	ldr	r0, [pc, #12]	@ (8005778 <stdio_exit_handler+0x14>)
 800576a:	f000 b869 	b.w	8005840 <_fwalk_sglue>
 800576e:	bf00      	nop
 8005770:	2000000c 	.word	0x2000000c
 8005774:	080070dd 	.word	0x080070dd
 8005778:	2000001c 	.word	0x2000001c

0800577c <cleanup_stdio>:
 800577c:	6841      	ldr	r1, [r0, #4]
 800577e:	4b0c      	ldr	r3, [pc, #48]	@ (80057b0 <cleanup_stdio+0x34>)
 8005780:	b510      	push	{r4, lr}
 8005782:	4299      	cmp	r1, r3
 8005784:	4604      	mov	r4, r0
 8005786:	d001      	beq.n	800578c <cleanup_stdio+0x10>
 8005788:	f001 fca8 	bl	80070dc <_fflush_r>
 800578c:	68a1      	ldr	r1, [r4, #8]
 800578e:	4b09      	ldr	r3, [pc, #36]	@ (80057b4 <cleanup_stdio+0x38>)
 8005790:	4299      	cmp	r1, r3
 8005792:	d002      	beq.n	800579a <cleanup_stdio+0x1e>
 8005794:	4620      	mov	r0, r4
 8005796:	f001 fca1 	bl	80070dc <_fflush_r>
 800579a:	68e1      	ldr	r1, [r4, #12]
 800579c:	4b06      	ldr	r3, [pc, #24]	@ (80057b8 <cleanup_stdio+0x3c>)
 800579e:	4299      	cmp	r1, r3
 80057a0:	d004      	beq.n	80057ac <cleanup_stdio+0x30>
 80057a2:	4620      	mov	r0, r4
 80057a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80057a8:	f001 bc98 	b.w	80070dc <_fflush_r>
 80057ac:	bd10      	pop	{r4, pc}
 80057ae:	bf00      	nop
 80057b0:	200004b0 	.word	0x200004b0
 80057b4:	20000518 	.word	0x20000518
 80057b8:	20000580 	.word	0x20000580

080057bc <global_stdio_init.part.0>:
 80057bc:	b510      	push	{r4, lr}
 80057be:	4b0b      	ldr	r3, [pc, #44]	@ (80057ec <global_stdio_init.part.0+0x30>)
 80057c0:	4c0b      	ldr	r4, [pc, #44]	@ (80057f0 <global_stdio_init.part.0+0x34>)
 80057c2:	4a0c      	ldr	r2, [pc, #48]	@ (80057f4 <global_stdio_init.part.0+0x38>)
 80057c4:	4620      	mov	r0, r4
 80057c6:	601a      	str	r2, [r3, #0]
 80057c8:	2104      	movs	r1, #4
 80057ca:	2200      	movs	r2, #0
 80057cc:	f7ff ff94 	bl	80056f8 <std>
 80057d0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80057d4:	2201      	movs	r2, #1
 80057d6:	2109      	movs	r1, #9
 80057d8:	f7ff ff8e 	bl	80056f8 <std>
 80057dc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80057e0:	2202      	movs	r2, #2
 80057e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80057e6:	2112      	movs	r1, #18
 80057e8:	f7ff bf86 	b.w	80056f8 <std>
 80057ec:	200005e8 	.word	0x200005e8
 80057f0:	200004b0 	.word	0x200004b0
 80057f4:	08005765 	.word	0x08005765

080057f8 <__sfp_lock_acquire>:
 80057f8:	4801      	ldr	r0, [pc, #4]	@ (8005800 <__sfp_lock_acquire+0x8>)
 80057fa:	f000 b900 	b.w	80059fe <__retarget_lock_acquire_recursive>
 80057fe:	bf00      	nop
 8005800:	200005f1 	.word	0x200005f1

08005804 <__sfp_lock_release>:
 8005804:	4801      	ldr	r0, [pc, #4]	@ (800580c <__sfp_lock_release+0x8>)
 8005806:	f000 b8fb 	b.w	8005a00 <__retarget_lock_release_recursive>
 800580a:	bf00      	nop
 800580c:	200005f1 	.word	0x200005f1

08005810 <__sinit>:
 8005810:	b510      	push	{r4, lr}
 8005812:	4604      	mov	r4, r0
 8005814:	f7ff fff0 	bl	80057f8 <__sfp_lock_acquire>
 8005818:	6a23      	ldr	r3, [r4, #32]
 800581a:	b11b      	cbz	r3, 8005824 <__sinit+0x14>
 800581c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005820:	f7ff bff0 	b.w	8005804 <__sfp_lock_release>
 8005824:	4b04      	ldr	r3, [pc, #16]	@ (8005838 <__sinit+0x28>)
 8005826:	6223      	str	r3, [r4, #32]
 8005828:	4b04      	ldr	r3, [pc, #16]	@ (800583c <__sinit+0x2c>)
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d1f5      	bne.n	800581c <__sinit+0xc>
 8005830:	f7ff ffc4 	bl	80057bc <global_stdio_init.part.0>
 8005834:	e7f2      	b.n	800581c <__sinit+0xc>
 8005836:	bf00      	nop
 8005838:	0800577d 	.word	0x0800577d
 800583c:	200005e8 	.word	0x200005e8

08005840 <_fwalk_sglue>:
 8005840:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005844:	4607      	mov	r7, r0
 8005846:	4688      	mov	r8, r1
 8005848:	4614      	mov	r4, r2
 800584a:	2600      	movs	r6, #0
 800584c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005850:	f1b9 0901 	subs.w	r9, r9, #1
 8005854:	d505      	bpl.n	8005862 <_fwalk_sglue+0x22>
 8005856:	6824      	ldr	r4, [r4, #0]
 8005858:	2c00      	cmp	r4, #0
 800585a:	d1f7      	bne.n	800584c <_fwalk_sglue+0xc>
 800585c:	4630      	mov	r0, r6
 800585e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005862:	89ab      	ldrh	r3, [r5, #12]
 8005864:	2b01      	cmp	r3, #1
 8005866:	d907      	bls.n	8005878 <_fwalk_sglue+0x38>
 8005868:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800586c:	3301      	adds	r3, #1
 800586e:	d003      	beq.n	8005878 <_fwalk_sglue+0x38>
 8005870:	4629      	mov	r1, r5
 8005872:	4638      	mov	r0, r7
 8005874:	47c0      	blx	r8
 8005876:	4306      	orrs	r6, r0
 8005878:	3568      	adds	r5, #104	@ 0x68
 800587a:	e7e9      	b.n	8005850 <_fwalk_sglue+0x10>

0800587c <__sread>:
 800587c:	b510      	push	{r4, lr}
 800587e:	460c      	mov	r4, r1
 8005880:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005884:	f000 f86c 	bl	8005960 <_read_r>
 8005888:	2800      	cmp	r0, #0
 800588a:	bfab      	itete	ge
 800588c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800588e:	89a3      	ldrhlt	r3, [r4, #12]
 8005890:	181b      	addge	r3, r3, r0
 8005892:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005896:	bfac      	ite	ge
 8005898:	6563      	strge	r3, [r4, #84]	@ 0x54
 800589a:	81a3      	strhlt	r3, [r4, #12]
 800589c:	bd10      	pop	{r4, pc}

0800589e <__swrite>:
 800589e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058a2:	461f      	mov	r7, r3
 80058a4:	898b      	ldrh	r3, [r1, #12]
 80058a6:	4605      	mov	r5, r0
 80058a8:	05db      	lsls	r3, r3, #23
 80058aa:	460c      	mov	r4, r1
 80058ac:	4616      	mov	r6, r2
 80058ae:	d505      	bpl.n	80058bc <__swrite+0x1e>
 80058b0:	2302      	movs	r3, #2
 80058b2:	2200      	movs	r2, #0
 80058b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058b8:	f000 f840 	bl	800593c <_lseek_r>
 80058bc:	89a3      	ldrh	r3, [r4, #12]
 80058be:	4632      	mov	r2, r6
 80058c0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80058c4:	81a3      	strh	r3, [r4, #12]
 80058c6:	4628      	mov	r0, r5
 80058c8:	463b      	mov	r3, r7
 80058ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80058ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80058d2:	f000 b857 	b.w	8005984 <_write_r>

080058d6 <__sseek>:
 80058d6:	b510      	push	{r4, lr}
 80058d8:	460c      	mov	r4, r1
 80058da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058de:	f000 f82d 	bl	800593c <_lseek_r>
 80058e2:	1c43      	adds	r3, r0, #1
 80058e4:	89a3      	ldrh	r3, [r4, #12]
 80058e6:	bf15      	itete	ne
 80058e8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80058ea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80058ee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80058f2:	81a3      	strheq	r3, [r4, #12]
 80058f4:	bf18      	it	ne
 80058f6:	81a3      	strhne	r3, [r4, #12]
 80058f8:	bd10      	pop	{r4, pc}

080058fa <__sclose>:
 80058fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058fe:	f000 b80d 	b.w	800591c <_close_r>

08005902 <memset>:
 8005902:	4603      	mov	r3, r0
 8005904:	4402      	add	r2, r0
 8005906:	4293      	cmp	r3, r2
 8005908:	d100      	bne.n	800590c <memset+0xa>
 800590a:	4770      	bx	lr
 800590c:	f803 1b01 	strb.w	r1, [r3], #1
 8005910:	e7f9      	b.n	8005906 <memset+0x4>
	...

08005914 <_localeconv_r>:
 8005914:	4800      	ldr	r0, [pc, #0]	@ (8005918 <_localeconv_r+0x4>)
 8005916:	4770      	bx	lr
 8005918:	20000158 	.word	0x20000158

0800591c <_close_r>:
 800591c:	b538      	push	{r3, r4, r5, lr}
 800591e:	2300      	movs	r3, #0
 8005920:	4d05      	ldr	r5, [pc, #20]	@ (8005938 <_close_r+0x1c>)
 8005922:	4604      	mov	r4, r0
 8005924:	4608      	mov	r0, r1
 8005926:	602b      	str	r3, [r5, #0]
 8005928:	f7fb fe1f 	bl	800156a <_close>
 800592c:	1c43      	adds	r3, r0, #1
 800592e:	d102      	bne.n	8005936 <_close_r+0x1a>
 8005930:	682b      	ldr	r3, [r5, #0]
 8005932:	b103      	cbz	r3, 8005936 <_close_r+0x1a>
 8005934:	6023      	str	r3, [r4, #0]
 8005936:	bd38      	pop	{r3, r4, r5, pc}
 8005938:	200005ec 	.word	0x200005ec

0800593c <_lseek_r>:
 800593c:	b538      	push	{r3, r4, r5, lr}
 800593e:	4604      	mov	r4, r0
 8005940:	4608      	mov	r0, r1
 8005942:	4611      	mov	r1, r2
 8005944:	2200      	movs	r2, #0
 8005946:	4d05      	ldr	r5, [pc, #20]	@ (800595c <_lseek_r+0x20>)
 8005948:	602a      	str	r2, [r5, #0]
 800594a:	461a      	mov	r2, r3
 800594c:	f7fb fe31 	bl	80015b2 <_lseek>
 8005950:	1c43      	adds	r3, r0, #1
 8005952:	d102      	bne.n	800595a <_lseek_r+0x1e>
 8005954:	682b      	ldr	r3, [r5, #0]
 8005956:	b103      	cbz	r3, 800595a <_lseek_r+0x1e>
 8005958:	6023      	str	r3, [r4, #0]
 800595a:	bd38      	pop	{r3, r4, r5, pc}
 800595c:	200005ec 	.word	0x200005ec

08005960 <_read_r>:
 8005960:	b538      	push	{r3, r4, r5, lr}
 8005962:	4604      	mov	r4, r0
 8005964:	4608      	mov	r0, r1
 8005966:	4611      	mov	r1, r2
 8005968:	2200      	movs	r2, #0
 800596a:	4d05      	ldr	r5, [pc, #20]	@ (8005980 <_read_r+0x20>)
 800596c:	602a      	str	r2, [r5, #0]
 800596e:	461a      	mov	r2, r3
 8005970:	f7fb fdc2 	bl	80014f8 <_read>
 8005974:	1c43      	adds	r3, r0, #1
 8005976:	d102      	bne.n	800597e <_read_r+0x1e>
 8005978:	682b      	ldr	r3, [r5, #0]
 800597a:	b103      	cbz	r3, 800597e <_read_r+0x1e>
 800597c:	6023      	str	r3, [r4, #0]
 800597e:	bd38      	pop	{r3, r4, r5, pc}
 8005980:	200005ec 	.word	0x200005ec

08005984 <_write_r>:
 8005984:	b538      	push	{r3, r4, r5, lr}
 8005986:	4604      	mov	r4, r0
 8005988:	4608      	mov	r0, r1
 800598a:	4611      	mov	r1, r2
 800598c:	2200      	movs	r2, #0
 800598e:	4d05      	ldr	r5, [pc, #20]	@ (80059a4 <_write_r+0x20>)
 8005990:	602a      	str	r2, [r5, #0]
 8005992:	461a      	mov	r2, r3
 8005994:	f7fb fdcd 	bl	8001532 <_write>
 8005998:	1c43      	adds	r3, r0, #1
 800599a:	d102      	bne.n	80059a2 <_write_r+0x1e>
 800599c:	682b      	ldr	r3, [r5, #0]
 800599e:	b103      	cbz	r3, 80059a2 <_write_r+0x1e>
 80059a0:	6023      	str	r3, [r4, #0]
 80059a2:	bd38      	pop	{r3, r4, r5, pc}
 80059a4:	200005ec 	.word	0x200005ec

080059a8 <__errno>:
 80059a8:	4b01      	ldr	r3, [pc, #4]	@ (80059b0 <__errno+0x8>)
 80059aa:	6818      	ldr	r0, [r3, #0]
 80059ac:	4770      	bx	lr
 80059ae:	bf00      	nop
 80059b0:	20000018 	.word	0x20000018

080059b4 <__libc_init_array>:
 80059b4:	b570      	push	{r4, r5, r6, lr}
 80059b6:	2600      	movs	r6, #0
 80059b8:	4d0c      	ldr	r5, [pc, #48]	@ (80059ec <__libc_init_array+0x38>)
 80059ba:	4c0d      	ldr	r4, [pc, #52]	@ (80059f0 <__libc_init_array+0x3c>)
 80059bc:	1b64      	subs	r4, r4, r5
 80059be:	10a4      	asrs	r4, r4, #2
 80059c0:	42a6      	cmp	r6, r4
 80059c2:	d109      	bne.n	80059d8 <__libc_init_array+0x24>
 80059c4:	f001 fec8 	bl	8007758 <_init>
 80059c8:	2600      	movs	r6, #0
 80059ca:	4d0a      	ldr	r5, [pc, #40]	@ (80059f4 <__libc_init_array+0x40>)
 80059cc:	4c0a      	ldr	r4, [pc, #40]	@ (80059f8 <__libc_init_array+0x44>)
 80059ce:	1b64      	subs	r4, r4, r5
 80059d0:	10a4      	asrs	r4, r4, #2
 80059d2:	42a6      	cmp	r6, r4
 80059d4:	d105      	bne.n	80059e2 <__libc_init_array+0x2e>
 80059d6:	bd70      	pop	{r4, r5, r6, pc}
 80059d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80059dc:	4798      	blx	r3
 80059de:	3601      	adds	r6, #1
 80059e0:	e7ee      	b.n	80059c0 <__libc_init_array+0xc>
 80059e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80059e6:	4798      	blx	r3
 80059e8:	3601      	adds	r6, #1
 80059ea:	e7f2      	b.n	80059d2 <__libc_init_array+0x1e>
 80059ec:	08007b10 	.word	0x08007b10
 80059f0:	08007b10 	.word	0x08007b10
 80059f4:	08007b10 	.word	0x08007b10
 80059f8:	08007b14 	.word	0x08007b14

080059fc <__retarget_lock_init_recursive>:
 80059fc:	4770      	bx	lr

080059fe <__retarget_lock_acquire_recursive>:
 80059fe:	4770      	bx	lr

08005a00 <__retarget_lock_release_recursive>:
 8005a00:	4770      	bx	lr

08005a02 <memchr>:
 8005a02:	4603      	mov	r3, r0
 8005a04:	b510      	push	{r4, lr}
 8005a06:	b2c9      	uxtb	r1, r1
 8005a08:	4402      	add	r2, r0
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	d101      	bne.n	8005a14 <memchr+0x12>
 8005a10:	2000      	movs	r0, #0
 8005a12:	e003      	b.n	8005a1c <memchr+0x1a>
 8005a14:	7804      	ldrb	r4, [r0, #0]
 8005a16:	3301      	adds	r3, #1
 8005a18:	428c      	cmp	r4, r1
 8005a1a:	d1f6      	bne.n	8005a0a <memchr+0x8>
 8005a1c:	bd10      	pop	{r4, pc}

08005a1e <memcpy>:
 8005a1e:	440a      	add	r2, r1
 8005a20:	4291      	cmp	r1, r2
 8005a22:	f100 33ff 	add.w	r3, r0, #4294967295
 8005a26:	d100      	bne.n	8005a2a <memcpy+0xc>
 8005a28:	4770      	bx	lr
 8005a2a:	b510      	push	{r4, lr}
 8005a2c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005a30:	4291      	cmp	r1, r2
 8005a32:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005a36:	d1f9      	bne.n	8005a2c <memcpy+0xe>
 8005a38:	bd10      	pop	{r4, pc}

08005a3a <quorem>:
 8005a3a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a3e:	6903      	ldr	r3, [r0, #16]
 8005a40:	690c      	ldr	r4, [r1, #16]
 8005a42:	4607      	mov	r7, r0
 8005a44:	42a3      	cmp	r3, r4
 8005a46:	db7e      	blt.n	8005b46 <quorem+0x10c>
 8005a48:	3c01      	subs	r4, #1
 8005a4a:	00a3      	lsls	r3, r4, #2
 8005a4c:	f100 0514 	add.w	r5, r0, #20
 8005a50:	f101 0814 	add.w	r8, r1, #20
 8005a54:	9300      	str	r3, [sp, #0]
 8005a56:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005a5a:	9301      	str	r3, [sp, #4]
 8005a5c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005a60:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005a64:	3301      	adds	r3, #1
 8005a66:	429a      	cmp	r2, r3
 8005a68:	fbb2 f6f3 	udiv	r6, r2, r3
 8005a6c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005a70:	d32e      	bcc.n	8005ad0 <quorem+0x96>
 8005a72:	f04f 0a00 	mov.w	sl, #0
 8005a76:	46c4      	mov	ip, r8
 8005a78:	46ae      	mov	lr, r5
 8005a7a:	46d3      	mov	fp, sl
 8005a7c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005a80:	b298      	uxth	r0, r3
 8005a82:	fb06 a000 	mla	r0, r6, r0, sl
 8005a86:	0c1b      	lsrs	r3, r3, #16
 8005a88:	0c02      	lsrs	r2, r0, #16
 8005a8a:	fb06 2303 	mla	r3, r6, r3, r2
 8005a8e:	f8de 2000 	ldr.w	r2, [lr]
 8005a92:	b280      	uxth	r0, r0
 8005a94:	b292      	uxth	r2, r2
 8005a96:	1a12      	subs	r2, r2, r0
 8005a98:	445a      	add	r2, fp
 8005a9a:	f8de 0000 	ldr.w	r0, [lr]
 8005a9e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005aa2:	b29b      	uxth	r3, r3
 8005aa4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005aa8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005aac:	b292      	uxth	r2, r2
 8005aae:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005ab2:	45e1      	cmp	r9, ip
 8005ab4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005ab8:	f84e 2b04 	str.w	r2, [lr], #4
 8005abc:	d2de      	bcs.n	8005a7c <quorem+0x42>
 8005abe:	9b00      	ldr	r3, [sp, #0]
 8005ac0:	58eb      	ldr	r3, [r5, r3]
 8005ac2:	b92b      	cbnz	r3, 8005ad0 <quorem+0x96>
 8005ac4:	9b01      	ldr	r3, [sp, #4]
 8005ac6:	3b04      	subs	r3, #4
 8005ac8:	429d      	cmp	r5, r3
 8005aca:	461a      	mov	r2, r3
 8005acc:	d32f      	bcc.n	8005b2e <quorem+0xf4>
 8005ace:	613c      	str	r4, [r7, #16]
 8005ad0:	4638      	mov	r0, r7
 8005ad2:	f001 f97b 	bl	8006dcc <__mcmp>
 8005ad6:	2800      	cmp	r0, #0
 8005ad8:	db25      	blt.n	8005b26 <quorem+0xec>
 8005ada:	4629      	mov	r1, r5
 8005adc:	2000      	movs	r0, #0
 8005ade:	f858 2b04 	ldr.w	r2, [r8], #4
 8005ae2:	f8d1 c000 	ldr.w	ip, [r1]
 8005ae6:	fa1f fe82 	uxth.w	lr, r2
 8005aea:	fa1f f38c 	uxth.w	r3, ip
 8005aee:	eba3 030e 	sub.w	r3, r3, lr
 8005af2:	4403      	add	r3, r0
 8005af4:	0c12      	lsrs	r2, r2, #16
 8005af6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005afa:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005afe:	b29b      	uxth	r3, r3
 8005b00:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005b04:	45c1      	cmp	r9, r8
 8005b06:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005b0a:	f841 3b04 	str.w	r3, [r1], #4
 8005b0e:	d2e6      	bcs.n	8005ade <quorem+0xa4>
 8005b10:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005b14:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005b18:	b922      	cbnz	r2, 8005b24 <quorem+0xea>
 8005b1a:	3b04      	subs	r3, #4
 8005b1c:	429d      	cmp	r5, r3
 8005b1e:	461a      	mov	r2, r3
 8005b20:	d30b      	bcc.n	8005b3a <quorem+0x100>
 8005b22:	613c      	str	r4, [r7, #16]
 8005b24:	3601      	adds	r6, #1
 8005b26:	4630      	mov	r0, r6
 8005b28:	b003      	add	sp, #12
 8005b2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b2e:	6812      	ldr	r2, [r2, #0]
 8005b30:	3b04      	subs	r3, #4
 8005b32:	2a00      	cmp	r2, #0
 8005b34:	d1cb      	bne.n	8005ace <quorem+0x94>
 8005b36:	3c01      	subs	r4, #1
 8005b38:	e7c6      	b.n	8005ac8 <quorem+0x8e>
 8005b3a:	6812      	ldr	r2, [r2, #0]
 8005b3c:	3b04      	subs	r3, #4
 8005b3e:	2a00      	cmp	r2, #0
 8005b40:	d1ef      	bne.n	8005b22 <quorem+0xe8>
 8005b42:	3c01      	subs	r4, #1
 8005b44:	e7ea      	b.n	8005b1c <quorem+0xe2>
 8005b46:	2000      	movs	r0, #0
 8005b48:	e7ee      	b.n	8005b28 <quorem+0xee>
 8005b4a:	0000      	movs	r0, r0
 8005b4c:	0000      	movs	r0, r0
	...

08005b50 <_dtoa_r>:
 8005b50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b54:	4614      	mov	r4, r2
 8005b56:	461d      	mov	r5, r3
 8005b58:	69c7      	ldr	r7, [r0, #28]
 8005b5a:	b097      	sub	sp, #92	@ 0x5c
 8005b5c:	4683      	mov	fp, r0
 8005b5e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8005b62:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005b64:	b97f      	cbnz	r7, 8005b86 <_dtoa_r+0x36>
 8005b66:	2010      	movs	r0, #16
 8005b68:	f000 fe02 	bl	8006770 <malloc>
 8005b6c:	4602      	mov	r2, r0
 8005b6e:	f8cb 001c 	str.w	r0, [fp, #28]
 8005b72:	b920      	cbnz	r0, 8005b7e <_dtoa_r+0x2e>
 8005b74:	21ef      	movs	r1, #239	@ 0xef
 8005b76:	4ba8      	ldr	r3, [pc, #672]	@ (8005e18 <_dtoa_r+0x2c8>)
 8005b78:	48a8      	ldr	r0, [pc, #672]	@ (8005e1c <_dtoa_r+0x2cc>)
 8005b7a:	f001 fae7 	bl	800714c <__assert_func>
 8005b7e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005b82:	6007      	str	r7, [r0, #0]
 8005b84:	60c7      	str	r7, [r0, #12]
 8005b86:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005b8a:	6819      	ldr	r1, [r3, #0]
 8005b8c:	b159      	cbz	r1, 8005ba6 <_dtoa_r+0x56>
 8005b8e:	685a      	ldr	r2, [r3, #4]
 8005b90:	2301      	movs	r3, #1
 8005b92:	4093      	lsls	r3, r2
 8005b94:	604a      	str	r2, [r1, #4]
 8005b96:	608b      	str	r3, [r1, #8]
 8005b98:	4658      	mov	r0, fp
 8005b9a:	f000 fedf 	bl	800695c <_Bfree>
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005ba4:	601a      	str	r2, [r3, #0]
 8005ba6:	1e2b      	subs	r3, r5, #0
 8005ba8:	bfaf      	iteee	ge
 8005baa:	2300      	movge	r3, #0
 8005bac:	2201      	movlt	r2, #1
 8005bae:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005bb2:	9303      	strlt	r3, [sp, #12]
 8005bb4:	bfa8      	it	ge
 8005bb6:	6033      	strge	r3, [r6, #0]
 8005bb8:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005bbc:	4b98      	ldr	r3, [pc, #608]	@ (8005e20 <_dtoa_r+0x2d0>)
 8005bbe:	bfb8      	it	lt
 8005bc0:	6032      	strlt	r2, [r6, #0]
 8005bc2:	ea33 0308 	bics.w	r3, r3, r8
 8005bc6:	d112      	bne.n	8005bee <_dtoa_r+0x9e>
 8005bc8:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005bcc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005bce:	6013      	str	r3, [r2, #0]
 8005bd0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005bd4:	4323      	orrs	r3, r4
 8005bd6:	f000 8550 	beq.w	800667a <_dtoa_r+0xb2a>
 8005bda:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005bdc:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8005e24 <_dtoa_r+0x2d4>
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	f000 8552 	beq.w	800668a <_dtoa_r+0xb3a>
 8005be6:	f10a 0303 	add.w	r3, sl, #3
 8005bea:	f000 bd4c 	b.w	8006686 <_dtoa_r+0xb36>
 8005bee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005bf2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005bf6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	f7fa fed3 	bl	80009a8 <__aeabi_dcmpeq>
 8005c02:	4607      	mov	r7, r0
 8005c04:	b158      	cbz	r0, 8005c1e <_dtoa_r+0xce>
 8005c06:	2301      	movs	r3, #1
 8005c08:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005c0a:	6013      	str	r3, [r2, #0]
 8005c0c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005c0e:	b113      	cbz	r3, 8005c16 <_dtoa_r+0xc6>
 8005c10:	4b85      	ldr	r3, [pc, #532]	@ (8005e28 <_dtoa_r+0x2d8>)
 8005c12:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005c14:	6013      	str	r3, [r2, #0]
 8005c16:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8005e2c <_dtoa_r+0x2dc>
 8005c1a:	f000 bd36 	b.w	800668a <_dtoa_r+0xb3a>
 8005c1e:	ab14      	add	r3, sp, #80	@ 0x50
 8005c20:	9301      	str	r3, [sp, #4]
 8005c22:	ab15      	add	r3, sp, #84	@ 0x54
 8005c24:	9300      	str	r3, [sp, #0]
 8005c26:	4658      	mov	r0, fp
 8005c28:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005c2c:	f001 f97e 	bl	8006f2c <__d2b>
 8005c30:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005c34:	4681      	mov	r9, r0
 8005c36:	2e00      	cmp	r6, #0
 8005c38:	d077      	beq.n	8005d2a <_dtoa_r+0x1da>
 8005c3a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005c3e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005c40:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005c44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005c48:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005c4c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005c50:	9712      	str	r7, [sp, #72]	@ 0x48
 8005c52:	4619      	mov	r1, r3
 8005c54:	2200      	movs	r2, #0
 8005c56:	4b76      	ldr	r3, [pc, #472]	@ (8005e30 <_dtoa_r+0x2e0>)
 8005c58:	f7fa fa86 	bl	8000168 <__aeabi_dsub>
 8005c5c:	a368      	add	r3, pc, #416	@ (adr r3, 8005e00 <_dtoa_r+0x2b0>)
 8005c5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c62:	f7fa fc39 	bl	80004d8 <__aeabi_dmul>
 8005c66:	a368      	add	r3, pc, #416	@ (adr r3, 8005e08 <_dtoa_r+0x2b8>)
 8005c68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c6c:	f7fa fa7e 	bl	800016c <__adddf3>
 8005c70:	4604      	mov	r4, r0
 8005c72:	4630      	mov	r0, r6
 8005c74:	460d      	mov	r5, r1
 8005c76:	f7fa fbc5 	bl	8000404 <__aeabi_i2d>
 8005c7a:	a365      	add	r3, pc, #404	@ (adr r3, 8005e10 <_dtoa_r+0x2c0>)
 8005c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c80:	f7fa fc2a 	bl	80004d8 <__aeabi_dmul>
 8005c84:	4602      	mov	r2, r0
 8005c86:	460b      	mov	r3, r1
 8005c88:	4620      	mov	r0, r4
 8005c8a:	4629      	mov	r1, r5
 8005c8c:	f7fa fa6e 	bl	800016c <__adddf3>
 8005c90:	4604      	mov	r4, r0
 8005c92:	460d      	mov	r5, r1
 8005c94:	f7fa fed0 	bl	8000a38 <__aeabi_d2iz>
 8005c98:	2200      	movs	r2, #0
 8005c9a:	4607      	mov	r7, r0
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	4620      	mov	r0, r4
 8005ca0:	4629      	mov	r1, r5
 8005ca2:	f7fa fe8b 	bl	80009bc <__aeabi_dcmplt>
 8005ca6:	b140      	cbz	r0, 8005cba <_dtoa_r+0x16a>
 8005ca8:	4638      	mov	r0, r7
 8005caa:	f7fa fbab 	bl	8000404 <__aeabi_i2d>
 8005cae:	4622      	mov	r2, r4
 8005cb0:	462b      	mov	r3, r5
 8005cb2:	f7fa fe79 	bl	80009a8 <__aeabi_dcmpeq>
 8005cb6:	b900      	cbnz	r0, 8005cba <_dtoa_r+0x16a>
 8005cb8:	3f01      	subs	r7, #1
 8005cba:	2f16      	cmp	r7, #22
 8005cbc:	d853      	bhi.n	8005d66 <_dtoa_r+0x216>
 8005cbe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005cc2:	4b5c      	ldr	r3, [pc, #368]	@ (8005e34 <_dtoa_r+0x2e4>)
 8005cc4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ccc:	f7fa fe76 	bl	80009bc <__aeabi_dcmplt>
 8005cd0:	2800      	cmp	r0, #0
 8005cd2:	d04a      	beq.n	8005d6a <_dtoa_r+0x21a>
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	3f01      	subs	r7, #1
 8005cd8:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005cda:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005cdc:	1b9b      	subs	r3, r3, r6
 8005cde:	1e5a      	subs	r2, r3, #1
 8005ce0:	bf46      	itte	mi
 8005ce2:	f1c3 0801 	rsbmi	r8, r3, #1
 8005ce6:	2300      	movmi	r3, #0
 8005ce8:	f04f 0800 	movpl.w	r8, #0
 8005cec:	9209      	str	r2, [sp, #36]	@ 0x24
 8005cee:	bf48      	it	mi
 8005cf0:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005cf2:	2f00      	cmp	r7, #0
 8005cf4:	db3b      	blt.n	8005d6e <_dtoa_r+0x21e>
 8005cf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cf8:	970e      	str	r7, [sp, #56]	@ 0x38
 8005cfa:	443b      	add	r3, r7
 8005cfc:	9309      	str	r3, [sp, #36]	@ 0x24
 8005cfe:	2300      	movs	r3, #0
 8005d00:	930a      	str	r3, [sp, #40]	@ 0x28
 8005d02:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005d04:	2b09      	cmp	r3, #9
 8005d06:	d866      	bhi.n	8005dd6 <_dtoa_r+0x286>
 8005d08:	2b05      	cmp	r3, #5
 8005d0a:	bfc4      	itt	gt
 8005d0c:	3b04      	subgt	r3, #4
 8005d0e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005d10:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005d12:	bfc8      	it	gt
 8005d14:	2400      	movgt	r4, #0
 8005d16:	f1a3 0302 	sub.w	r3, r3, #2
 8005d1a:	bfd8      	it	le
 8005d1c:	2401      	movle	r4, #1
 8005d1e:	2b03      	cmp	r3, #3
 8005d20:	d864      	bhi.n	8005dec <_dtoa_r+0x29c>
 8005d22:	e8df f003 	tbb	[pc, r3]
 8005d26:	382b      	.short	0x382b
 8005d28:	5636      	.short	0x5636
 8005d2a:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005d2e:	441e      	add	r6, r3
 8005d30:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005d34:	2b20      	cmp	r3, #32
 8005d36:	bfc1      	itttt	gt
 8005d38:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005d3c:	fa08 f803 	lslgt.w	r8, r8, r3
 8005d40:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005d44:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005d48:	bfd6      	itet	le
 8005d4a:	f1c3 0320 	rsble	r3, r3, #32
 8005d4e:	ea48 0003 	orrgt.w	r0, r8, r3
 8005d52:	fa04 f003 	lslle.w	r0, r4, r3
 8005d56:	f7fa fb45 	bl	80003e4 <__aeabi_ui2d>
 8005d5a:	2201      	movs	r2, #1
 8005d5c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005d60:	3e01      	subs	r6, #1
 8005d62:	9212      	str	r2, [sp, #72]	@ 0x48
 8005d64:	e775      	b.n	8005c52 <_dtoa_r+0x102>
 8005d66:	2301      	movs	r3, #1
 8005d68:	e7b6      	b.n	8005cd8 <_dtoa_r+0x188>
 8005d6a:	900f      	str	r0, [sp, #60]	@ 0x3c
 8005d6c:	e7b5      	b.n	8005cda <_dtoa_r+0x18a>
 8005d6e:	427b      	negs	r3, r7
 8005d70:	930a      	str	r3, [sp, #40]	@ 0x28
 8005d72:	2300      	movs	r3, #0
 8005d74:	eba8 0807 	sub.w	r8, r8, r7
 8005d78:	930e      	str	r3, [sp, #56]	@ 0x38
 8005d7a:	e7c2      	b.n	8005d02 <_dtoa_r+0x1b2>
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005d80:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	dc35      	bgt.n	8005df2 <_dtoa_r+0x2a2>
 8005d86:	2301      	movs	r3, #1
 8005d88:	461a      	mov	r2, r3
 8005d8a:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005d8e:	9221      	str	r2, [sp, #132]	@ 0x84
 8005d90:	e00b      	b.n	8005daa <_dtoa_r+0x25a>
 8005d92:	2301      	movs	r3, #1
 8005d94:	e7f3      	b.n	8005d7e <_dtoa_r+0x22e>
 8005d96:	2300      	movs	r3, #0
 8005d98:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005d9a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005d9c:	18fb      	adds	r3, r7, r3
 8005d9e:	9308      	str	r3, [sp, #32]
 8005da0:	3301      	adds	r3, #1
 8005da2:	2b01      	cmp	r3, #1
 8005da4:	9307      	str	r3, [sp, #28]
 8005da6:	bfb8      	it	lt
 8005da8:	2301      	movlt	r3, #1
 8005daa:	2100      	movs	r1, #0
 8005dac:	2204      	movs	r2, #4
 8005dae:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005db2:	f102 0514 	add.w	r5, r2, #20
 8005db6:	429d      	cmp	r5, r3
 8005db8:	d91f      	bls.n	8005dfa <_dtoa_r+0x2aa>
 8005dba:	6041      	str	r1, [r0, #4]
 8005dbc:	4658      	mov	r0, fp
 8005dbe:	f000 fd8d 	bl	80068dc <_Balloc>
 8005dc2:	4682      	mov	sl, r0
 8005dc4:	2800      	cmp	r0, #0
 8005dc6:	d139      	bne.n	8005e3c <_dtoa_r+0x2ec>
 8005dc8:	4602      	mov	r2, r0
 8005dca:	f240 11af 	movw	r1, #431	@ 0x1af
 8005dce:	4b1a      	ldr	r3, [pc, #104]	@ (8005e38 <_dtoa_r+0x2e8>)
 8005dd0:	e6d2      	b.n	8005b78 <_dtoa_r+0x28>
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	e7e0      	b.n	8005d98 <_dtoa_r+0x248>
 8005dd6:	2401      	movs	r4, #1
 8005dd8:	2300      	movs	r3, #0
 8005dda:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005ddc:	9320      	str	r3, [sp, #128]	@ 0x80
 8005dde:	f04f 33ff 	mov.w	r3, #4294967295
 8005de2:	2200      	movs	r2, #0
 8005de4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005de8:	2312      	movs	r3, #18
 8005dea:	e7d0      	b.n	8005d8e <_dtoa_r+0x23e>
 8005dec:	2301      	movs	r3, #1
 8005dee:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005df0:	e7f5      	b.n	8005dde <_dtoa_r+0x28e>
 8005df2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005df4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005df8:	e7d7      	b.n	8005daa <_dtoa_r+0x25a>
 8005dfa:	3101      	adds	r1, #1
 8005dfc:	0052      	lsls	r2, r2, #1
 8005dfe:	e7d8      	b.n	8005db2 <_dtoa_r+0x262>
 8005e00:	636f4361 	.word	0x636f4361
 8005e04:	3fd287a7 	.word	0x3fd287a7
 8005e08:	8b60c8b3 	.word	0x8b60c8b3
 8005e0c:	3fc68a28 	.word	0x3fc68a28
 8005e10:	509f79fb 	.word	0x509f79fb
 8005e14:	3fd34413 	.word	0x3fd34413
 8005e18:	080077db 	.word	0x080077db
 8005e1c:	080077f2 	.word	0x080077f2
 8005e20:	7ff00000 	.word	0x7ff00000
 8005e24:	080077d7 	.word	0x080077d7
 8005e28:	080077ab 	.word	0x080077ab
 8005e2c:	080077aa 	.word	0x080077aa
 8005e30:	3ff80000 	.word	0x3ff80000
 8005e34:	080078e8 	.word	0x080078e8
 8005e38:	0800784a 	.word	0x0800784a
 8005e3c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005e40:	6018      	str	r0, [r3, #0]
 8005e42:	9b07      	ldr	r3, [sp, #28]
 8005e44:	2b0e      	cmp	r3, #14
 8005e46:	f200 80a4 	bhi.w	8005f92 <_dtoa_r+0x442>
 8005e4a:	2c00      	cmp	r4, #0
 8005e4c:	f000 80a1 	beq.w	8005f92 <_dtoa_r+0x442>
 8005e50:	2f00      	cmp	r7, #0
 8005e52:	dd33      	ble.n	8005ebc <_dtoa_r+0x36c>
 8005e54:	4b86      	ldr	r3, [pc, #536]	@ (8006070 <_dtoa_r+0x520>)
 8005e56:	f007 020f 	and.w	r2, r7, #15
 8005e5a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e5e:	05f8      	lsls	r0, r7, #23
 8005e60:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005e64:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005e68:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005e6c:	d516      	bpl.n	8005e9c <_dtoa_r+0x34c>
 8005e6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005e72:	4b80      	ldr	r3, [pc, #512]	@ (8006074 <_dtoa_r+0x524>)
 8005e74:	2603      	movs	r6, #3
 8005e76:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005e7a:	f7fa fc57 	bl	800072c <__aeabi_ddiv>
 8005e7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e82:	f004 040f 	and.w	r4, r4, #15
 8005e86:	4d7b      	ldr	r5, [pc, #492]	@ (8006074 <_dtoa_r+0x524>)
 8005e88:	b954      	cbnz	r4, 8005ea0 <_dtoa_r+0x350>
 8005e8a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005e92:	f7fa fc4b 	bl	800072c <__aeabi_ddiv>
 8005e96:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e9a:	e028      	b.n	8005eee <_dtoa_r+0x39e>
 8005e9c:	2602      	movs	r6, #2
 8005e9e:	e7f2      	b.n	8005e86 <_dtoa_r+0x336>
 8005ea0:	07e1      	lsls	r1, r4, #31
 8005ea2:	d508      	bpl.n	8005eb6 <_dtoa_r+0x366>
 8005ea4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005ea8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005eac:	f7fa fb14 	bl	80004d8 <__aeabi_dmul>
 8005eb0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005eb4:	3601      	adds	r6, #1
 8005eb6:	1064      	asrs	r4, r4, #1
 8005eb8:	3508      	adds	r5, #8
 8005eba:	e7e5      	b.n	8005e88 <_dtoa_r+0x338>
 8005ebc:	f000 80d2 	beq.w	8006064 <_dtoa_r+0x514>
 8005ec0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005ec4:	427c      	negs	r4, r7
 8005ec6:	4b6a      	ldr	r3, [pc, #424]	@ (8006070 <_dtoa_r+0x520>)
 8005ec8:	f004 020f 	and.w	r2, r4, #15
 8005ecc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ed4:	f7fa fb00 	bl	80004d8 <__aeabi_dmul>
 8005ed8:	2602      	movs	r6, #2
 8005eda:	2300      	movs	r3, #0
 8005edc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005ee0:	4d64      	ldr	r5, [pc, #400]	@ (8006074 <_dtoa_r+0x524>)
 8005ee2:	1124      	asrs	r4, r4, #4
 8005ee4:	2c00      	cmp	r4, #0
 8005ee6:	f040 80b2 	bne.w	800604e <_dtoa_r+0x4fe>
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d1d3      	bne.n	8005e96 <_dtoa_r+0x346>
 8005eee:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005ef2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	f000 80b7 	beq.w	8006068 <_dtoa_r+0x518>
 8005efa:	2200      	movs	r2, #0
 8005efc:	4620      	mov	r0, r4
 8005efe:	4629      	mov	r1, r5
 8005f00:	4b5d      	ldr	r3, [pc, #372]	@ (8006078 <_dtoa_r+0x528>)
 8005f02:	f7fa fd5b 	bl	80009bc <__aeabi_dcmplt>
 8005f06:	2800      	cmp	r0, #0
 8005f08:	f000 80ae 	beq.w	8006068 <_dtoa_r+0x518>
 8005f0c:	9b07      	ldr	r3, [sp, #28]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	f000 80aa 	beq.w	8006068 <_dtoa_r+0x518>
 8005f14:	9b08      	ldr	r3, [sp, #32]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	dd37      	ble.n	8005f8a <_dtoa_r+0x43a>
 8005f1a:	1e7b      	subs	r3, r7, #1
 8005f1c:	4620      	mov	r0, r4
 8005f1e:	9304      	str	r3, [sp, #16]
 8005f20:	2200      	movs	r2, #0
 8005f22:	4629      	mov	r1, r5
 8005f24:	4b55      	ldr	r3, [pc, #340]	@ (800607c <_dtoa_r+0x52c>)
 8005f26:	f7fa fad7 	bl	80004d8 <__aeabi_dmul>
 8005f2a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005f2e:	9c08      	ldr	r4, [sp, #32]
 8005f30:	3601      	adds	r6, #1
 8005f32:	4630      	mov	r0, r6
 8005f34:	f7fa fa66 	bl	8000404 <__aeabi_i2d>
 8005f38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005f3c:	f7fa facc 	bl	80004d8 <__aeabi_dmul>
 8005f40:	2200      	movs	r2, #0
 8005f42:	4b4f      	ldr	r3, [pc, #316]	@ (8006080 <_dtoa_r+0x530>)
 8005f44:	f7fa f912 	bl	800016c <__adddf3>
 8005f48:	4605      	mov	r5, r0
 8005f4a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005f4e:	2c00      	cmp	r4, #0
 8005f50:	f040 809a 	bne.w	8006088 <_dtoa_r+0x538>
 8005f54:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005f58:	2200      	movs	r2, #0
 8005f5a:	4b4a      	ldr	r3, [pc, #296]	@ (8006084 <_dtoa_r+0x534>)
 8005f5c:	f7fa f904 	bl	8000168 <__aeabi_dsub>
 8005f60:	4602      	mov	r2, r0
 8005f62:	460b      	mov	r3, r1
 8005f64:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005f68:	462a      	mov	r2, r5
 8005f6a:	4633      	mov	r3, r6
 8005f6c:	f7fa fd44 	bl	80009f8 <__aeabi_dcmpgt>
 8005f70:	2800      	cmp	r0, #0
 8005f72:	f040 828e 	bne.w	8006492 <_dtoa_r+0x942>
 8005f76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005f7a:	462a      	mov	r2, r5
 8005f7c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005f80:	f7fa fd1c 	bl	80009bc <__aeabi_dcmplt>
 8005f84:	2800      	cmp	r0, #0
 8005f86:	f040 8127 	bne.w	80061d8 <_dtoa_r+0x688>
 8005f8a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005f8e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8005f92:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	f2c0 8163 	blt.w	8006260 <_dtoa_r+0x710>
 8005f9a:	2f0e      	cmp	r7, #14
 8005f9c:	f300 8160 	bgt.w	8006260 <_dtoa_r+0x710>
 8005fa0:	4b33      	ldr	r3, [pc, #204]	@ (8006070 <_dtoa_r+0x520>)
 8005fa2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005fa6:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005faa:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005fae:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	da03      	bge.n	8005fbc <_dtoa_r+0x46c>
 8005fb4:	9b07      	ldr	r3, [sp, #28]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	f340 8100 	ble.w	80061bc <_dtoa_r+0x66c>
 8005fbc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005fc0:	4656      	mov	r6, sl
 8005fc2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005fc6:	4620      	mov	r0, r4
 8005fc8:	4629      	mov	r1, r5
 8005fca:	f7fa fbaf 	bl	800072c <__aeabi_ddiv>
 8005fce:	f7fa fd33 	bl	8000a38 <__aeabi_d2iz>
 8005fd2:	4680      	mov	r8, r0
 8005fd4:	f7fa fa16 	bl	8000404 <__aeabi_i2d>
 8005fd8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005fdc:	f7fa fa7c 	bl	80004d8 <__aeabi_dmul>
 8005fe0:	4602      	mov	r2, r0
 8005fe2:	460b      	mov	r3, r1
 8005fe4:	4620      	mov	r0, r4
 8005fe6:	4629      	mov	r1, r5
 8005fe8:	f7fa f8be 	bl	8000168 <__aeabi_dsub>
 8005fec:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005ff0:	9d07      	ldr	r5, [sp, #28]
 8005ff2:	f806 4b01 	strb.w	r4, [r6], #1
 8005ff6:	eba6 040a 	sub.w	r4, r6, sl
 8005ffa:	42a5      	cmp	r5, r4
 8005ffc:	4602      	mov	r2, r0
 8005ffe:	460b      	mov	r3, r1
 8006000:	f040 8116 	bne.w	8006230 <_dtoa_r+0x6e0>
 8006004:	f7fa f8b2 	bl	800016c <__adddf3>
 8006008:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800600c:	4604      	mov	r4, r0
 800600e:	460d      	mov	r5, r1
 8006010:	f7fa fcf2 	bl	80009f8 <__aeabi_dcmpgt>
 8006014:	2800      	cmp	r0, #0
 8006016:	f040 80f8 	bne.w	800620a <_dtoa_r+0x6ba>
 800601a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800601e:	4620      	mov	r0, r4
 8006020:	4629      	mov	r1, r5
 8006022:	f7fa fcc1 	bl	80009a8 <__aeabi_dcmpeq>
 8006026:	b118      	cbz	r0, 8006030 <_dtoa_r+0x4e0>
 8006028:	f018 0f01 	tst.w	r8, #1
 800602c:	f040 80ed 	bne.w	800620a <_dtoa_r+0x6ba>
 8006030:	4649      	mov	r1, r9
 8006032:	4658      	mov	r0, fp
 8006034:	f000 fc92 	bl	800695c <_Bfree>
 8006038:	2300      	movs	r3, #0
 800603a:	7033      	strb	r3, [r6, #0]
 800603c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800603e:	3701      	adds	r7, #1
 8006040:	601f      	str	r7, [r3, #0]
 8006042:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006044:	2b00      	cmp	r3, #0
 8006046:	f000 8320 	beq.w	800668a <_dtoa_r+0xb3a>
 800604a:	601e      	str	r6, [r3, #0]
 800604c:	e31d      	b.n	800668a <_dtoa_r+0xb3a>
 800604e:	07e2      	lsls	r2, r4, #31
 8006050:	d505      	bpl.n	800605e <_dtoa_r+0x50e>
 8006052:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006056:	f7fa fa3f 	bl	80004d8 <__aeabi_dmul>
 800605a:	2301      	movs	r3, #1
 800605c:	3601      	adds	r6, #1
 800605e:	1064      	asrs	r4, r4, #1
 8006060:	3508      	adds	r5, #8
 8006062:	e73f      	b.n	8005ee4 <_dtoa_r+0x394>
 8006064:	2602      	movs	r6, #2
 8006066:	e742      	b.n	8005eee <_dtoa_r+0x39e>
 8006068:	9c07      	ldr	r4, [sp, #28]
 800606a:	9704      	str	r7, [sp, #16]
 800606c:	e761      	b.n	8005f32 <_dtoa_r+0x3e2>
 800606e:	bf00      	nop
 8006070:	080078e8 	.word	0x080078e8
 8006074:	080078c0 	.word	0x080078c0
 8006078:	3ff00000 	.word	0x3ff00000
 800607c:	40240000 	.word	0x40240000
 8006080:	401c0000 	.word	0x401c0000
 8006084:	40140000 	.word	0x40140000
 8006088:	4b70      	ldr	r3, [pc, #448]	@ (800624c <_dtoa_r+0x6fc>)
 800608a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800608c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006090:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006094:	4454      	add	r4, sl
 8006096:	2900      	cmp	r1, #0
 8006098:	d045      	beq.n	8006126 <_dtoa_r+0x5d6>
 800609a:	2000      	movs	r0, #0
 800609c:	496c      	ldr	r1, [pc, #432]	@ (8006250 <_dtoa_r+0x700>)
 800609e:	f7fa fb45 	bl	800072c <__aeabi_ddiv>
 80060a2:	4633      	mov	r3, r6
 80060a4:	462a      	mov	r2, r5
 80060a6:	f7fa f85f 	bl	8000168 <__aeabi_dsub>
 80060aa:	4656      	mov	r6, sl
 80060ac:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80060b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80060b4:	f7fa fcc0 	bl	8000a38 <__aeabi_d2iz>
 80060b8:	4605      	mov	r5, r0
 80060ba:	f7fa f9a3 	bl	8000404 <__aeabi_i2d>
 80060be:	4602      	mov	r2, r0
 80060c0:	460b      	mov	r3, r1
 80060c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80060c6:	f7fa f84f 	bl	8000168 <__aeabi_dsub>
 80060ca:	4602      	mov	r2, r0
 80060cc:	460b      	mov	r3, r1
 80060ce:	3530      	adds	r5, #48	@ 0x30
 80060d0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80060d4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80060d8:	f806 5b01 	strb.w	r5, [r6], #1
 80060dc:	f7fa fc6e 	bl	80009bc <__aeabi_dcmplt>
 80060e0:	2800      	cmp	r0, #0
 80060e2:	d163      	bne.n	80061ac <_dtoa_r+0x65c>
 80060e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80060e8:	2000      	movs	r0, #0
 80060ea:	495a      	ldr	r1, [pc, #360]	@ (8006254 <_dtoa_r+0x704>)
 80060ec:	f7fa f83c 	bl	8000168 <__aeabi_dsub>
 80060f0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80060f4:	f7fa fc62 	bl	80009bc <__aeabi_dcmplt>
 80060f8:	2800      	cmp	r0, #0
 80060fa:	f040 8087 	bne.w	800620c <_dtoa_r+0x6bc>
 80060fe:	42a6      	cmp	r6, r4
 8006100:	f43f af43 	beq.w	8005f8a <_dtoa_r+0x43a>
 8006104:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006108:	2200      	movs	r2, #0
 800610a:	4b53      	ldr	r3, [pc, #332]	@ (8006258 <_dtoa_r+0x708>)
 800610c:	f7fa f9e4 	bl	80004d8 <__aeabi_dmul>
 8006110:	2200      	movs	r2, #0
 8006112:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006116:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800611a:	4b4f      	ldr	r3, [pc, #316]	@ (8006258 <_dtoa_r+0x708>)
 800611c:	f7fa f9dc 	bl	80004d8 <__aeabi_dmul>
 8006120:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006124:	e7c4      	b.n	80060b0 <_dtoa_r+0x560>
 8006126:	4631      	mov	r1, r6
 8006128:	4628      	mov	r0, r5
 800612a:	f7fa f9d5 	bl	80004d8 <__aeabi_dmul>
 800612e:	4656      	mov	r6, sl
 8006130:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006134:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006136:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800613a:	f7fa fc7d 	bl	8000a38 <__aeabi_d2iz>
 800613e:	4605      	mov	r5, r0
 8006140:	f7fa f960 	bl	8000404 <__aeabi_i2d>
 8006144:	4602      	mov	r2, r0
 8006146:	460b      	mov	r3, r1
 8006148:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800614c:	f7fa f80c 	bl	8000168 <__aeabi_dsub>
 8006150:	4602      	mov	r2, r0
 8006152:	460b      	mov	r3, r1
 8006154:	3530      	adds	r5, #48	@ 0x30
 8006156:	f806 5b01 	strb.w	r5, [r6], #1
 800615a:	42a6      	cmp	r6, r4
 800615c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006160:	f04f 0200 	mov.w	r2, #0
 8006164:	d124      	bne.n	80061b0 <_dtoa_r+0x660>
 8006166:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800616a:	4b39      	ldr	r3, [pc, #228]	@ (8006250 <_dtoa_r+0x700>)
 800616c:	f7f9 fffe 	bl	800016c <__adddf3>
 8006170:	4602      	mov	r2, r0
 8006172:	460b      	mov	r3, r1
 8006174:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006178:	f7fa fc3e 	bl	80009f8 <__aeabi_dcmpgt>
 800617c:	2800      	cmp	r0, #0
 800617e:	d145      	bne.n	800620c <_dtoa_r+0x6bc>
 8006180:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006184:	2000      	movs	r0, #0
 8006186:	4932      	ldr	r1, [pc, #200]	@ (8006250 <_dtoa_r+0x700>)
 8006188:	f7f9 ffee 	bl	8000168 <__aeabi_dsub>
 800618c:	4602      	mov	r2, r0
 800618e:	460b      	mov	r3, r1
 8006190:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006194:	f7fa fc12 	bl	80009bc <__aeabi_dcmplt>
 8006198:	2800      	cmp	r0, #0
 800619a:	f43f aef6 	beq.w	8005f8a <_dtoa_r+0x43a>
 800619e:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80061a0:	1e73      	subs	r3, r6, #1
 80061a2:	9313      	str	r3, [sp, #76]	@ 0x4c
 80061a4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80061a8:	2b30      	cmp	r3, #48	@ 0x30
 80061aa:	d0f8      	beq.n	800619e <_dtoa_r+0x64e>
 80061ac:	9f04      	ldr	r7, [sp, #16]
 80061ae:	e73f      	b.n	8006030 <_dtoa_r+0x4e0>
 80061b0:	4b29      	ldr	r3, [pc, #164]	@ (8006258 <_dtoa_r+0x708>)
 80061b2:	f7fa f991 	bl	80004d8 <__aeabi_dmul>
 80061b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80061ba:	e7bc      	b.n	8006136 <_dtoa_r+0x5e6>
 80061bc:	d10c      	bne.n	80061d8 <_dtoa_r+0x688>
 80061be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80061c2:	2200      	movs	r2, #0
 80061c4:	4b25      	ldr	r3, [pc, #148]	@ (800625c <_dtoa_r+0x70c>)
 80061c6:	f7fa f987 	bl	80004d8 <__aeabi_dmul>
 80061ca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80061ce:	f7fa fc09 	bl	80009e4 <__aeabi_dcmpge>
 80061d2:	2800      	cmp	r0, #0
 80061d4:	f000 815b 	beq.w	800648e <_dtoa_r+0x93e>
 80061d8:	2400      	movs	r4, #0
 80061da:	4625      	mov	r5, r4
 80061dc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80061de:	4656      	mov	r6, sl
 80061e0:	43db      	mvns	r3, r3
 80061e2:	9304      	str	r3, [sp, #16]
 80061e4:	2700      	movs	r7, #0
 80061e6:	4621      	mov	r1, r4
 80061e8:	4658      	mov	r0, fp
 80061ea:	f000 fbb7 	bl	800695c <_Bfree>
 80061ee:	2d00      	cmp	r5, #0
 80061f0:	d0dc      	beq.n	80061ac <_dtoa_r+0x65c>
 80061f2:	b12f      	cbz	r7, 8006200 <_dtoa_r+0x6b0>
 80061f4:	42af      	cmp	r7, r5
 80061f6:	d003      	beq.n	8006200 <_dtoa_r+0x6b0>
 80061f8:	4639      	mov	r1, r7
 80061fa:	4658      	mov	r0, fp
 80061fc:	f000 fbae 	bl	800695c <_Bfree>
 8006200:	4629      	mov	r1, r5
 8006202:	4658      	mov	r0, fp
 8006204:	f000 fbaa 	bl	800695c <_Bfree>
 8006208:	e7d0      	b.n	80061ac <_dtoa_r+0x65c>
 800620a:	9704      	str	r7, [sp, #16]
 800620c:	4633      	mov	r3, r6
 800620e:	461e      	mov	r6, r3
 8006210:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006214:	2a39      	cmp	r2, #57	@ 0x39
 8006216:	d107      	bne.n	8006228 <_dtoa_r+0x6d8>
 8006218:	459a      	cmp	sl, r3
 800621a:	d1f8      	bne.n	800620e <_dtoa_r+0x6be>
 800621c:	9a04      	ldr	r2, [sp, #16]
 800621e:	3201      	adds	r2, #1
 8006220:	9204      	str	r2, [sp, #16]
 8006222:	2230      	movs	r2, #48	@ 0x30
 8006224:	f88a 2000 	strb.w	r2, [sl]
 8006228:	781a      	ldrb	r2, [r3, #0]
 800622a:	3201      	adds	r2, #1
 800622c:	701a      	strb	r2, [r3, #0]
 800622e:	e7bd      	b.n	80061ac <_dtoa_r+0x65c>
 8006230:	2200      	movs	r2, #0
 8006232:	4b09      	ldr	r3, [pc, #36]	@ (8006258 <_dtoa_r+0x708>)
 8006234:	f7fa f950 	bl	80004d8 <__aeabi_dmul>
 8006238:	2200      	movs	r2, #0
 800623a:	2300      	movs	r3, #0
 800623c:	4604      	mov	r4, r0
 800623e:	460d      	mov	r5, r1
 8006240:	f7fa fbb2 	bl	80009a8 <__aeabi_dcmpeq>
 8006244:	2800      	cmp	r0, #0
 8006246:	f43f aebc 	beq.w	8005fc2 <_dtoa_r+0x472>
 800624a:	e6f1      	b.n	8006030 <_dtoa_r+0x4e0>
 800624c:	080078e8 	.word	0x080078e8
 8006250:	3fe00000 	.word	0x3fe00000
 8006254:	3ff00000 	.word	0x3ff00000
 8006258:	40240000 	.word	0x40240000
 800625c:	40140000 	.word	0x40140000
 8006260:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006262:	2a00      	cmp	r2, #0
 8006264:	f000 80db 	beq.w	800641e <_dtoa_r+0x8ce>
 8006268:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800626a:	2a01      	cmp	r2, #1
 800626c:	f300 80bf 	bgt.w	80063ee <_dtoa_r+0x89e>
 8006270:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006272:	2a00      	cmp	r2, #0
 8006274:	f000 80b7 	beq.w	80063e6 <_dtoa_r+0x896>
 8006278:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800627c:	4646      	mov	r6, r8
 800627e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006280:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006282:	2101      	movs	r1, #1
 8006284:	441a      	add	r2, r3
 8006286:	4658      	mov	r0, fp
 8006288:	4498      	add	r8, r3
 800628a:	9209      	str	r2, [sp, #36]	@ 0x24
 800628c:	f000 fc1a 	bl	8006ac4 <__i2b>
 8006290:	4605      	mov	r5, r0
 8006292:	b15e      	cbz	r6, 80062ac <_dtoa_r+0x75c>
 8006294:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006296:	2b00      	cmp	r3, #0
 8006298:	dd08      	ble.n	80062ac <_dtoa_r+0x75c>
 800629a:	42b3      	cmp	r3, r6
 800629c:	bfa8      	it	ge
 800629e:	4633      	movge	r3, r6
 80062a0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80062a2:	eba8 0803 	sub.w	r8, r8, r3
 80062a6:	1af6      	subs	r6, r6, r3
 80062a8:	1ad3      	subs	r3, r2, r3
 80062aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80062ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80062ae:	b1f3      	cbz	r3, 80062ee <_dtoa_r+0x79e>
 80062b0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	f000 80b7 	beq.w	8006426 <_dtoa_r+0x8d6>
 80062b8:	b18c      	cbz	r4, 80062de <_dtoa_r+0x78e>
 80062ba:	4629      	mov	r1, r5
 80062bc:	4622      	mov	r2, r4
 80062be:	4658      	mov	r0, fp
 80062c0:	f000 fcbe 	bl	8006c40 <__pow5mult>
 80062c4:	464a      	mov	r2, r9
 80062c6:	4601      	mov	r1, r0
 80062c8:	4605      	mov	r5, r0
 80062ca:	4658      	mov	r0, fp
 80062cc:	f000 fc10 	bl	8006af0 <__multiply>
 80062d0:	4649      	mov	r1, r9
 80062d2:	9004      	str	r0, [sp, #16]
 80062d4:	4658      	mov	r0, fp
 80062d6:	f000 fb41 	bl	800695c <_Bfree>
 80062da:	9b04      	ldr	r3, [sp, #16]
 80062dc:	4699      	mov	r9, r3
 80062de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80062e0:	1b1a      	subs	r2, r3, r4
 80062e2:	d004      	beq.n	80062ee <_dtoa_r+0x79e>
 80062e4:	4649      	mov	r1, r9
 80062e6:	4658      	mov	r0, fp
 80062e8:	f000 fcaa 	bl	8006c40 <__pow5mult>
 80062ec:	4681      	mov	r9, r0
 80062ee:	2101      	movs	r1, #1
 80062f0:	4658      	mov	r0, fp
 80062f2:	f000 fbe7 	bl	8006ac4 <__i2b>
 80062f6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80062f8:	4604      	mov	r4, r0
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	f000 81c9 	beq.w	8006692 <_dtoa_r+0xb42>
 8006300:	461a      	mov	r2, r3
 8006302:	4601      	mov	r1, r0
 8006304:	4658      	mov	r0, fp
 8006306:	f000 fc9b 	bl	8006c40 <__pow5mult>
 800630a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800630c:	4604      	mov	r4, r0
 800630e:	2b01      	cmp	r3, #1
 8006310:	f300 808f 	bgt.w	8006432 <_dtoa_r+0x8e2>
 8006314:	9b02      	ldr	r3, [sp, #8]
 8006316:	2b00      	cmp	r3, #0
 8006318:	f040 8087 	bne.w	800642a <_dtoa_r+0x8da>
 800631c:	9b03      	ldr	r3, [sp, #12]
 800631e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006322:	2b00      	cmp	r3, #0
 8006324:	f040 8083 	bne.w	800642e <_dtoa_r+0x8de>
 8006328:	9b03      	ldr	r3, [sp, #12]
 800632a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800632e:	0d1b      	lsrs	r3, r3, #20
 8006330:	051b      	lsls	r3, r3, #20
 8006332:	b12b      	cbz	r3, 8006340 <_dtoa_r+0x7f0>
 8006334:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006336:	f108 0801 	add.w	r8, r8, #1
 800633a:	3301      	adds	r3, #1
 800633c:	9309      	str	r3, [sp, #36]	@ 0x24
 800633e:	2301      	movs	r3, #1
 8006340:	930a      	str	r3, [sp, #40]	@ 0x28
 8006342:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006344:	2b00      	cmp	r3, #0
 8006346:	f000 81aa 	beq.w	800669e <_dtoa_r+0xb4e>
 800634a:	6923      	ldr	r3, [r4, #16]
 800634c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006350:	6918      	ldr	r0, [r3, #16]
 8006352:	f000 fb6b 	bl	8006a2c <__hi0bits>
 8006356:	f1c0 0020 	rsb	r0, r0, #32
 800635a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800635c:	4418      	add	r0, r3
 800635e:	f010 001f 	ands.w	r0, r0, #31
 8006362:	d071      	beq.n	8006448 <_dtoa_r+0x8f8>
 8006364:	f1c0 0320 	rsb	r3, r0, #32
 8006368:	2b04      	cmp	r3, #4
 800636a:	dd65      	ble.n	8006438 <_dtoa_r+0x8e8>
 800636c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800636e:	f1c0 001c 	rsb	r0, r0, #28
 8006372:	4403      	add	r3, r0
 8006374:	4480      	add	r8, r0
 8006376:	4406      	add	r6, r0
 8006378:	9309      	str	r3, [sp, #36]	@ 0x24
 800637a:	f1b8 0f00 	cmp.w	r8, #0
 800637e:	dd05      	ble.n	800638c <_dtoa_r+0x83c>
 8006380:	4649      	mov	r1, r9
 8006382:	4642      	mov	r2, r8
 8006384:	4658      	mov	r0, fp
 8006386:	f000 fcb5 	bl	8006cf4 <__lshift>
 800638a:	4681      	mov	r9, r0
 800638c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800638e:	2b00      	cmp	r3, #0
 8006390:	dd05      	ble.n	800639e <_dtoa_r+0x84e>
 8006392:	4621      	mov	r1, r4
 8006394:	461a      	mov	r2, r3
 8006396:	4658      	mov	r0, fp
 8006398:	f000 fcac 	bl	8006cf4 <__lshift>
 800639c:	4604      	mov	r4, r0
 800639e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d053      	beq.n	800644c <_dtoa_r+0x8fc>
 80063a4:	4621      	mov	r1, r4
 80063a6:	4648      	mov	r0, r9
 80063a8:	f000 fd10 	bl	8006dcc <__mcmp>
 80063ac:	2800      	cmp	r0, #0
 80063ae:	da4d      	bge.n	800644c <_dtoa_r+0x8fc>
 80063b0:	1e7b      	subs	r3, r7, #1
 80063b2:	4649      	mov	r1, r9
 80063b4:	9304      	str	r3, [sp, #16]
 80063b6:	220a      	movs	r2, #10
 80063b8:	2300      	movs	r3, #0
 80063ba:	4658      	mov	r0, fp
 80063bc:	f000 faf0 	bl	80069a0 <__multadd>
 80063c0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80063c2:	4681      	mov	r9, r0
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	f000 816c 	beq.w	80066a2 <_dtoa_r+0xb52>
 80063ca:	2300      	movs	r3, #0
 80063cc:	4629      	mov	r1, r5
 80063ce:	220a      	movs	r2, #10
 80063d0:	4658      	mov	r0, fp
 80063d2:	f000 fae5 	bl	80069a0 <__multadd>
 80063d6:	9b08      	ldr	r3, [sp, #32]
 80063d8:	4605      	mov	r5, r0
 80063da:	2b00      	cmp	r3, #0
 80063dc:	dc61      	bgt.n	80064a2 <_dtoa_r+0x952>
 80063de:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80063e0:	2b02      	cmp	r3, #2
 80063e2:	dc3b      	bgt.n	800645c <_dtoa_r+0x90c>
 80063e4:	e05d      	b.n	80064a2 <_dtoa_r+0x952>
 80063e6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80063e8:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80063ec:	e746      	b.n	800627c <_dtoa_r+0x72c>
 80063ee:	9b07      	ldr	r3, [sp, #28]
 80063f0:	1e5c      	subs	r4, r3, #1
 80063f2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80063f4:	42a3      	cmp	r3, r4
 80063f6:	bfbf      	itttt	lt
 80063f8:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80063fa:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 80063fc:	1ae3      	sublt	r3, r4, r3
 80063fe:	18d2      	addlt	r2, r2, r3
 8006400:	bfa8      	it	ge
 8006402:	1b1c      	subge	r4, r3, r4
 8006404:	9b07      	ldr	r3, [sp, #28]
 8006406:	bfbe      	ittt	lt
 8006408:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800640a:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800640c:	2400      	movlt	r4, #0
 800640e:	2b00      	cmp	r3, #0
 8006410:	bfb5      	itete	lt
 8006412:	eba8 0603 	sublt.w	r6, r8, r3
 8006416:	4646      	movge	r6, r8
 8006418:	2300      	movlt	r3, #0
 800641a:	9b07      	ldrge	r3, [sp, #28]
 800641c:	e730      	b.n	8006280 <_dtoa_r+0x730>
 800641e:	4646      	mov	r6, r8
 8006420:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006422:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006424:	e735      	b.n	8006292 <_dtoa_r+0x742>
 8006426:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006428:	e75c      	b.n	80062e4 <_dtoa_r+0x794>
 800642a:	2300      	movs	r3, #0
 800642c:	e788      	b.n	8006340 <_dtoa_r+0x7f0>
 800642e:	9b02      	ldr	r3, [sp, #8]
 8006430:	e786      	b.n	8006340 <_dtoa_r+0x7f0>
 8006432:	2300      	movs	r3, #0
 8006434:	930a      	str	r3, [sp, #40]	@ 0x28
 8006436:	e788      	b.n	800634a <_dtoa_r+0x7fa>
 8006438:	d09f      	beq.n	800637a <_dtoa_r+0x82a>
 800643a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800643c:	331c      	adds	r3, #28
 800643e:	441a      	add	r2, r3
 8006440:	4498      	add	r8, r3
 8006442:	441e      	add	r6, r3
 8006444:	9209      	str	r2, [sp, #36]	@ 0x24
 8006446:	e798      	b.n	800637a <_dtoa_r+0x82a>
 8006448:	4603      	mov	r3, r0
 800644a:	e7f6      	b.n	800643a <_dtoa_r+0x8ea>
 800644c:	9b07      	ldr	r3, [sp, #28]
 800644e:	9704      	str	r7, [sp, #16]
 8006450:	2b00      	cmp	r3, #0
 8006452:	dc20      	bgt.n	8006496 <_dtoa_r+0x946>
 8006454:	9308      	str	r3, [sp, #32]
 8006456:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006458:	2b02      	cmp	r3, #2
 800645a:	dd1e      	ble.n	800649a <_dtoa_r+0x94a>
 800645c:	9b08      	ldr	r3, [sp, #32]
 800645e:	2b00      	cmp	r3, #0
 8006460:	f47f aebc 	bne.w	80061dc <_dtoa_r+0x68c>
 8006464:	4621      	mov	r1, r4
 8006466:	2205      	movs	r2, #5
 8006468:	4658      	mov	r0, fp
 800646a:	f000 fa99 	bl	80069a0 <__multadd>
 800646e:	4601      	mov	r1, r0
 8006470:	4604      	mov	r4, r0
 8006472:	4648      	mov	r0, r9
 8006474:	f000 fcaa 	bl	8006dcc <__mcmp>
 8006478:	2800      	cmp	r0, #0
 800647a:	f77f aeaf 	ble.w	80061dc <_dtoa_r+0x68c>
 800647e:	2331      	movs	r3, #49	@ 0x31
 8006480:	4656      	mov	r6, sl
 8006482:	f806 3b01 	strb.w	r3, [r6], #1
 8006486:	9b04      	ldr	r3, [sp, #16]
 8006488:	3301      	adds	r3, #1
 800648a:	9304      	str	r3, [sp, #16]
 800648c:	e6aa      	b.n	80061e4 <_dtoa_r+0x694>
 800648e:	9c07      	ldr	r4, [sp, #28]
 8006490:	9704      	str	r7, [sp, #16]
 8006492:	4625      	mov	r5, r4
 8006494:	e7f3      	b.n	800647e <_dtoa_r+0x92e>
 8006496:	9b07      	ldr	r3, [sp, #28]
 8006498:	9308      	str	r3, [sp, #32]
 800649a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800649c:	2b00      	cmp	r3, #0
 800649e:	f000 8104 	beq.w	80066aa <_dtoa_r+0xb5a>
 80064a2:	2e00      	cmp	r6, #0
 80064a4:	dd05      	ble.n	80064b2 <_dtoa_r+0x962>
 80064a6:	4629      	mov	r1, r5
 80064a8:	4632      	mov	r2, r6
 80064aa:	4658      	mov	r0, fp
 80064ac:	f000 fc22 	bl	8006cf4 <__lshift>
 80064b0:	4605      	mov	r5, r0
 80064b2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d05a      	beq.n	800656e <_dtoa_r+0xa1e>
 80064b8:	4658      	mov	r0, fp
 80064ba:	6869      	ldr	r1, [r5, #4]
 80064bc:	f000 fa0e 	bl	80068dc <_Balloc>
 80064c0:	4606      	mov	r6, r0
 80064c2:	b928      	cbnz	r0, 80064d0 <_dtoa_r+0x980>
 80064c4:	4602      	mov	r2, r0
 80064c6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80064ca:	4b83      	ldr	r3, [pc, #524]	@ (80066d8 <_dtoa_r+0xb88>)
 80064cc:	f7ff bb54 	b.w	8005b78 <_dtoa_r+0x28>
 80064d0:	692a      	ldr	r2, [r5, #16]
 80064d2:	f105 010c 	add.w	r1, r5, #12
 80064d6:	3202      	adds	r2, #2
 80064d8:	0092      	lsls	r2, r2, #2
 80064da:	300c      	adds	r0, #12
 80064dc:	f7ff fa9f 	bl	8005a1e <memcpy>
 80064e0:	2201      	movs	r2, #1
 80064e2:	4631      	mov	r1, r6
 80064e4:	4658      	mov	r0, fp
 80064e6:	f000 fc05 	bl	8006cf4 <__lshift>
 80064ea:	462f      	mov	r7, r5
 80064ec:	4605      	mov	r5, r0
 80064ee:	f10a 0301 	add.w	r3, sl, #1
 80064f2:	9307      	str	r3, [sp, #28]
 80064f4:	9b08      	ldr	r3, [sp, #32]
 80064f6:	4453      	add	r3, sl
 80064f8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80064fa:	9b02      	ldr	r3, [sp, #8]
 80064fc:	f003 0301 	and.w	r3, r3, #1
 8006500:	930a      	str	r3, [sp, #40]	@ 0x28
 8006502:	9b07      	ldr	r3, [sp, #28]
 8006504:	4621      	mov	r1, r4
 8006506:	3b01      	subs	r3, #1
 8006508:	4648      	mov	r0, r9
 800650a:	9302      	str	r3, [sp, #8]
 800650c:	f7ff fa95 	bl	8005a3a <quorem>
 8006510:	4639      	mov	r1, r7
 8006512:	9008      	str	r0, [sp, #32]
 8006514:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006518:	4648      	mov	r0, r9
 800651a:	f000 fc57 	bl	8006dcc <__mcmp>
 800651e:	462a      	mov	r2, r5
 8006520:	9009      	str	r0, [sp, #36]	@ 0x24
 8006522:	4621      	mov	r1, r4
 8006524:	4658      	mov	r0, fp
 8006526:	f000 fc6d 	bl	8006e04 <__mdiff>
 800652a:	68c2      	ldr	r2, [r0, #12]
 800652c:	4606      	mov	r6, r0
 800652e:	bb02      	cbnz	r2, 8006572 <_dtoa_r+0xa22>
 8006530:	4601      	mov	r1, r0
 8006532:	4648      	mov	r0, r9
 8006534:	f000 fc4a 	bl	8006dcc <__mcmp>
 8006538:	4602      	mov	r2, r0
 800653a:	4631      	mov	r1, r6
 800653c:	4658      	mov	r0, fp
 800653e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006540:	f000 fa0c 	bl	800695c <_Bfree>
 8006544:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006546:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006548:	9e07      	ldr	r6, [sp, #28]
 800654a:	ea43 0102 	orr.w	r1, r3, r2
 800654e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006550:	4319      	orrs	r1, r3
 8006552:	d110      	bne.n	8006576 <_dtoa_r+0xa26>
 8006554:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006558:	d029      	beq.n	80065ae <_dtoa_r+0xa5e>
 800655a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800655c:	2b00      	cmp	r3, #0
 800655e:	dd02      	ble.n	8006566 <_dtoa_r+0xa16>
 8006560:	9b08      	ldr	r3, [sp, #32]
 8006562:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006566:	9b02      	ldr	r3, [sp, #8]
 8006568:	f883 8000 	strb.w	r8, [r3]
 800656c:	e63b      	b.n	80061e6 <_dtoa_r+0x696>
 800656e:	4628      	mov	r0, r5
 8006570:	e7bb      	b.n	80064ea <_dtoa_r+0x99a>
 8006572:	2201      	movs	r2, #1
 8006574:	e7e1      	b.n	800653a <_dtoa_r+0x9ea>
 8006576:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006578:	2b00      	cmp	r3, #0
 800657a:	db04      	blt.n	8006586 <_dtoa_r+0xa36>
 800657c:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800657e:	430b      	orrs	r3, r1
 8006580:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006582:	430b      	orrs	r3, r1
 8006584:	d120      	bne.n	80065c8 <_dtoa_r+0xa78>
 8006586:	2a00      	cmp	r2, #0
 8006588:	dded      	ble.n	8006566 <_dtoa_r+0xa16>
 800658a:	4649      	mov	r1, r9
 800658c:	2201      	movs	r2, #1
 800658e:	4658      	mov	r0, fp
 8006590:	f000 fbb0 	bl	8006cf4 <__lshift>
 8006594:	4621      	mov	r1, r4
 8006596:	4681      	mov	r9, r0
 8006598:	f000 fc18 	bl	8006dcc <__mcmp>
 800659c:	2800      	cmp	r0, #0
 800659e:	dc03      	bgt.n	80065a8 <_dtoa_r+0xa58>
 80065a0:	d1e1      	bne.n	8006566 <_dtoa_r+0xa16>
 80065a2:	f018 0f01 	tst.w	r8, #1
 80065a6:	d0de      	beq.n	8006566 <_dtoa_r+0xa16>
 80065a8:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80065ac:	d1d8      	bne.n	8006560 <_dtoa_r+0xa10>
 80065ae:	2339      	movs	r3, #57	@ 0x39
 80065b0:	9a02      	ldr	r2, [sp, #8]
 80065b2:	7013      	strb	r3, [r2, #0]
 80065b4:	4633      	mov	r3, r6
 80065b6:	461e      	mov	r6, r3
 80065b8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80065bc:	3b01      	subs	r3, #1
 80065be:	2a39      	cmp	r2, #57	@ 0x39
 80065c0:	d052      	beq.n	8006668 <_dtoa_r+0xb18>
 80065c2:	3201      	adds	r2, #1
 80065c4:	701a      	strb	r2, [r3, #0]
 80065c6:	e60e      	b.n	80061e6 <_dtoa_r+0x696>
 80065c8:	2a00      	cmp	r2, #0
 80065ca:	dd07      	ble.n	80065dc <_dtoa_r+0xa8c>
 80065cc:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80065d0:	d0ed      	beq.n	80065ae <_dtoa_r+0xa5e>
 80065d2:	9a02      	ldr	r2, [sp, #8]
 80065d4:	f108 0301 	add.w	r3, r8, #1
 80065d8:	7013      	strb	r3, [r2, #0]
 80065da:	e604      	b.n	80061e6 <_dtoa_r+0x696>
 80065dc:	9b07      	ldr	r3, [sp, #28]
 80065de:	9a07      	ldr	r2, [sp, #28]
 80065e0:	f803 8c01 	strb.w	r8, [r3, #-1]
 80065e4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80065e6:	4293      	cmp	r3, r2
 80065e8:	d028      	beq.n	800663c <_dtoa_r+0xaec>
 80065ea:	4649      	mov	r1, r9
 80065ec:	2300      	movs	r3, #0
 80065ee:	220a      	movs	r2, #10
 80065f0:	4658      	mov	r0, fp
 80065f2:	f000 f9d5 	bl	80069a0 <__multadd>
 80065f6:	42af      	cmp	r7, r5
 80065f8:	4681      	mov	r9, r0
 80065fa:	f04f 0300 	mov.w	r3, #0
 80065fe:	f04f 020a 	mov.w	r2, #10
 8006602:	4639      	mov	r1, r7
 8006604:	4658      	mov	r0, fp
 8006606:	d107      	bne.n	8006618 <_dtoa_r+0xac8>
 8006608:	f000 f9ca 	bl	80069a0 <__multadd>
 800660c:	4607      	mov	r7, r0
 800660e:	4605      	mov	r5, r0
 8006610:	9b07      	ldr	r3, [sp, #28]
 8006612:	3301      	adds	r3, #1
 8006614:	9307      	str	r3, [sp, #28]
 8006616:	e774      	b.n	8006502 <_dtoa_r+0x9b2>
 8006618:	f000 f9c2 	bl	80069a0 <__multadd>
 800661c:	4629      	mov	r1, r5
 800661e:	4607      	mov	r7, r0
 8006620:	2300      	movs	r3, #0
 8006622:	220a      	movs	r2, #10
 8006624:	4658      	mov	r0, fp
 8006626:	f000 f9bb 	bl	80069a0 <__multadd>
 800662a:	4605      	mov	r5, r0
 800662c:	e7f0      	b.n	8006610 <_dtoa_r+0xac0>
 800662e:	9b08      	ldr	r3, [sp, #32]
 8006630:	2700      	movs	r7, #0
 8006632:	2b00      	cmp	r3, #0
 8006634:	bfcc      	ite	gt
 8006636:	461e      	movgt	r6, r3
 8006638:	2601      	movle	r6, #1
 800663a:	4456      	add	r6, sl
 800663c:	4649      	mov	r1, r9
 800663e:	2201      	movs	r2, #1
 8006640:	4658      	mov	r0, fp
 8006642:	f000 fb57 	bl	8006cf4 <__lshift>
 8006646:	4621      	mov	r1, r4
 8006648:	4681      	mov	r9, r0
 800664a:	f000 fbbf 	bl	8006dcc <__mcmp>
 800664e:	2800      	cmp	r0, #0
 8006650:	dcb0      	bgt.n	80065b4 <_dtoa_r+0xa64>
 8006652:	d102      	bne.n	800665a <_dtoa_r+0xb0a>
 8006654:	f018 0f01 	tst.w	r8, #1
 8006658:	d1ac      	bne.n	80065b4 <_dtoa_r+0xa64>
 800665a:	4633      	mov	r3, r6
 800665c:	461e      	mov	r6, r3
 800665e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006662:	2a30      	cmp	r2, #48	@ 0x30
 8006664:	d0fa      	beq.n	800665c <_dtoa_r+0xb0c>
 8006666:	e5be      	b.n	80061e6 <_dtoa_r+0x696>
 8006668:	459a      	cmp	sl, r3
 800666a:	d1a4      	bne.n	80065b6 <_dtoa_r+0xa66>
 800666c:	9b04      	ldr	r3, [sp, #16]
 800666e:	3301      	adds	r3, #1
 8006670:	9304      	str	r3, [sp, #16]
 8006672:	2331      	movs	r3, #49	@ 0x31
 8006674:	f88a 3000 	strb.w	r3, [sl]
 8006678:	e5b5      	b.n	80061e6 <_dtoa_r+0x696>
 800667a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800667c:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80066dc <_dtoa_r+0xb8c>
 8006680:	b11b      	cbz	r3, 800668a <_dtoa_r+0xb3a>
 8006682:	f10a 0308 	add.w	r3, sl, #8
 8006686:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006688:	6013      	str	r3, [r2, #0]
 800668a:	4650      	mov	r0, sl
 800668c:	b017      	add	sp, #92	@ 0x5c
 800668e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006692:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006694:	2b01      	cmp	r3, #1
 8006696:	f77f ae3d 	ble.w	8006314 <_dtoa_r+0x7c4>
 800669a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800669c:	930a      	str	r3, [sp, #40]	@ 0x28
 800669e:	2001      	movs	r0, #1
 80066a0:	e65b      	b.n	800635a <_dtoa_r+0x80a>
 80066a2:	9b08      	ldr	r3, [sp, #32]
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	f77f aed6 	ble.w	8006456 <_dtoa_r+0x906>
 80066aa:	4656      	mov	r6, sl
 80066ac:	4621      	mov	r1, r4
 80066ae:	4648      	mov	r0, r9
 80066b0:	f7ff f9c3 	bl	8005a3a <quorem>
 80066b4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80066b8:	9b08      	ldr	r3, [sp, #32]
 80066ba:	f806 8b01 	strb.w	r8, [r6], #1
 80066be:	eba6 020a 	sub.w	r2, r6, sl
 80066c2:	4293      	cmp	r3, r2
 80066c4:	ddb3      	ble.n	800662e <_dtoa_r+0xade>
 80066c6:	4649      	mov	r1, r9
 80066c8:	2300      	movs	r3, #0
 80066ca:	220a      	movs	r2, #10
 80066cc:	4658      	mov	r0, fp
 80066ce:	f000 f967 	bl	80069a0 <__multadd>
 80066d2:	4681      	mov	r9, r0
 80066d4:	e7ea      	b.n	80066ac <_dtoa_r+0xb5c>
 80066d6:	bf00      	nop
 80066d8:	0800784a 	.word	0x0800784a
 80066dc:	080077ce 	.word	0x080077ce

080066e0 <_free_r>:
 80066e0:	b538      	push	{r3, r4, r5, lr}
 80066e2:	4605      	mov	r5, r0
 80066e4:	2900      	cmp	r1, #0
 80066e6:	d040      	beq.n	800676a <_free_r+0x8a>
 80066e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80066ec:	1f0c      	subs	r4, r1, #4
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	bfb8      	it	lt
 80066f2:	18e4      	addlt	r4, r4, r3
 80066f4:	f000 f8e6 	bl	80068c4 <__malloc_lock>
 80066f8:	4a1c      	ldr	r2, [pc, #112]	@ (800676c <_free_r+0x8c>)
 80066fa:	6813      	ldr	r3, [r2, #0]
 80066fc:	b933      	cbnz	r3, 800670c <_free_r+0x2c>
 80066fe:	6063      	str	r3, [r4, #4]
 8006700:	6014      	str	r4, [r2, #0]
 8006702:	4628      	mov	r0, r5
 8006704:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006708:	f000 b8e2 	b.w	80068d0 <__malloc_unlock>
 800670c:	42a3      	cmp	r3, r4
 800670e:	d908      	bls.n	8006722 <_free_r+0x42>
 8006710:	6820      	ldr	r0, [r4, #0]
 8006712:	1821      	adds	r1, r4, r0
 8006714:	428b      	cmp	r3, r1
 8006716:	bf01      	itttt	eq
 8006718:	6819      	ldreq	r1, [r3, #0]
 800671a:	685b      	ldreq	r3, [r3, #4]
 800671c:	1809      	addeq	r1, r1, r0
 800671e:	6021      	streq	r1, [r4, #0]
 8006720:	e7ed      	b.n	80066fe <_free_r+0x1e>
 8006722:	461a      	mov	r2, r3
 8006724:	685b      	ldr	r3, [r3, #4]
 8006726:	b10b      	cbz	r3, 800672c <_free_r+0x4c>
 8006728:	42a3      	cmp	r3, r4
 800672a:	d9fa      	bls.n	8006722 <_free_r+0x42>
 800672c:	6811      	ldr	r1, [r2, #0]
 800672e:	1850      	adds	r0, r2, r1
 8006730:	42a0      	cmp	r0, r4
 8006732:	d10b      	bne.n	800674c <_free_r+0x6c>
 8006734:	6820      	ldr	r0, [r4, #0]
 8006736:	4401      	add	r1, r0
 8006738:	1850      	adds	r0, r2, r1
 800673a:	4283      	cmp	r3, r0
 800673c:	6011      	str	r1, [r2, #0]
 800673e:	d1e0      	bne.n	8006702 <_free_r+0x22>
 8006740:	6818      	ldr	r0, [r3, #0]
 8006742:	685b      	ldr	r3, [r3, #4]
 8006744:	4408      	add	r0, r1
 8006746:	6010      	str	r0, [r2, #0]
 8006748:	6053      	str	r3, [r2, #4]
 800674a:	e7da      	b.n	8006702 <_free_r+0x22>
 800674c:	d902      	bls.n	8006754 <_free_r+0x74>
 800674e:	230c      	movs	r3, #12
 8006750:	602b      	str	r3, [r5, #0]
 8006752:	e7d6      	b.n	8006702 <_free_r+0x22>
 8006754:	6820      	ldr	r0, [r4, #0]
 8006756:	1821      	adds	r1, r4, r0
 8006758:	428b      	cmp	r3, r1
 800675a:	bf01      	itttt	eq
 800675c:	6819      	ldreq	r1, [r3, #0]
 800675e:	685b      	ldreq	r3, [r3, #4]
 8006760:	1809      	addeq	r1, r1, r0
 8006762:	6021      	streq	r1, [r4, #0]
 8006764:	6063      	str	r3, [r4, #4]
 8006766:	6054      	str	r4, [r2, #4]
 8006768:	e7cb      	b.n	8006702 <_free_r+0x22>
 800676a:	bd38      	pop	{r3, r4, r5, pc}
 800676c:	200005f8 	.word	0x200005f8

08006770 <malloc>:
 8006770:	4b02      	ldr	r3, [pc, #8]	@ (800677c <malloc+0xc>)
 8006772:	4601      	mov	r1, r0
 8006774:	6818      	ldr	r0, [r3, #0]
 8006776:	f000 b825 	b.w	80067c4 <_malloc_r>
 800677a:	bf00      	nop
 800677c:	20000018 	.word	0x20000018

08006780 <sbrk_aligned>:
 8006780:	b570      	push	{r4, r5, r6, lr}
 8006782:	4e0f      	ldr	r6, [pc, #60]	@ (80067c0 <sbrk_aligned+0x40>)
 8006784:	460c      	mov	r4, r1
 8006786:	6831      	ldr	r1, [r6, #0]
 8006788:	4605      	mov	r5, r0
 800678a:	b911      	cbnz	r1, 8006792 <sbrk_aligned+0x12>
 800678c:	f000 fcce 	bl	800712c <_sbrk_r>
 8006790:	6030      	str	r0, [r6, #0]
 8006792:	4621      	mov	r1, r4
 8006794:	4628      	mov	r0, r5
 8006796:	f000 fcc9 	bl	800712c <_sbrk_r>
 800679a:	1c43      	adds	r3, r0, #1
 800679c:	d103      	bne.n	80067a6 <sbrk_aligned+0x26>
 800679e:	f04f 34ff 	mov.w	r4, #4294967295
 80067a2:	4620      	mov	r0, r4
 80067a4:	bd70      	pop	{r4, r5, r6, pc}
 80067a6:	1cc4      	adds	r4, r0, #3
 80067a8:	f024 0403 	bic.w	r4, r4, #3
 80067ac:	42a0      	cmp	r0, r4
 80067ae:	d0f8      	beq.n	80067a2 <sbrk_aligned+0x22>
 80067b0:	1a21      	subs	r1, r4, r0
 80067b2:	4628      	mov	r0, r5
 80067b4:	f000 fcba 	bl	800712c <_sbrk_r>
 80067b8:	3001      	adds	r0, #1
 80067ba:	d1f2      	bne.n	80067a2 <sbrk_aligned+0x22>
 80067bc:	e7ef      	b.n	800679e <sbrk_aligned+0x1e>
 80067be:	bf00      	nop
 80067c0:	200005f4 	.word	0x200005f4

080067c4 <_malloc_r>:
 80067c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067c8:	1ccd      	adds	r5, r1, #3
 80067ca:	f025 0503 	bic.w	r5, r5, #3
 80067ce:	3508      	adds	r5, #8
 80067d0:	2d0c      	cmp	r5, #12
 80067d2:	bf38      	it	cc
 80067d4:	250c      	movcc	r5, #12
 80067d6:	2d00      	cmp	r5, #0
 80067d8:	4606      	mov	r6, r0
 80067da:	db01      	blt.n	80067e0 <_malloc_r+0x1c>
 80067dc:	42a9      	cmp	r1, r5
 80067de:	d904      	bls.n	80067ea <_malloc_r+0x26>
 80067e0:	230c      	movs	r3, #12
 80067e2:	6033      	str	r3, [r6, #0]
 80067e4:	2000      	movs	r0, #0
 80067e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80068c0 <_malloc_r+0xfc>
 80067ee:	f000 f869 	bl	80068c4 <__malloc_lock>
 80067f2:	f8d8 3000 	ldr.w	r3, [r8]
 80067f6:	461c      	mov	r4, r3
 80067f8:	bb44      	cbnz	r4, 800684c <_malloc_r+0x88>
 80067fa:	4629      	mov	r1, r5
 80067fc:	4630      	mov	r0, r6
 80067fe:	f7ff ffbf 	bl	8006780 <sbrk_aligned>
 8006802:	1c43      	adds	r3, r0, #1
 8006804:	4604      	mov	r4, r0
 8006806:	d158      	bne.n	80068ba <_malloc_r+0xf6>
 8006808:	f8d8 4000 	ldr.w	r4, [r8]
 800680c:	4627      	mov	r7, r4
 800680e:	2f00      	cmp	r7, #0
 8006810:	d143      	bne.n	800689a <_malloc_r+0xd6>
 8006812:	2c00      	cmp	r4, #0
 8006814:	d04b      	beq.n	80068ae <_malloc_r+0xea>
 8006816:	6823      	ldr	r3, [r4, #0]
 8006818:	4639      	mov	r1, r7
 800681a:	4630      	mov	r0, r6
 800681c:	eb04 0903 	add.w	r9, r4, r3
 8006820:	f000 fc84 	bl	800712c <_sbrk_r>
 8006824:	4581      	cmp	r9, r0
 8006826:	d142      	bne.n	80068ae <_malloc_r+0xea>
 8006828:	6821      	ldr	r1, [r4, #0]
 800682a:	4630      	mov	r0, r6
 800682c:	1a6d      	subs	r5, r5, r1
 800682e:	4629      	mov	r1, r5
 8006830:	f7ff ffa6 	bl	8006780 <sbrk_aligned>
 8006834:	3001      	adds	r0, #1
 8006836:	d03a      	beq.n	80068ae <_malloc_r+0xea>
 8006838:	6823      	ldr	r3, [r4, #0]
 800683a:	442b      	add	r3, r5
 800683c:	6023      	str	r3, [r4, #0]
 800683e:	f8d8 3000 	ldr.w	r3, [r8]
 8006842:	685a      	ldr	r2, [r3, #4]
 8006844:	bb62      	cbnz	r2, 80068a0 <_malloc_r+0xdc>
 8006846:	f8c8 7000 	str.w	r7, [r8]
 800684a:	e00f      	b.n	800686c <_malloc_r+0xa8>
 800684c:	6822      	ldr	r2, [r4, #0]
 800684e:	1b52      	subs	r2, r2, r5
 8006850:	d420      	bmi.n	8006894 <_malloc_r+0xd0>
 8006852:	2a0b      	cmp	r2, #11
 8006854:	d917      	bls.n	8006886 <_malloc_r+0xc2>
 8006856:	1961      	adds	r1, r4, r5
 8006858:	42a3      	cmp	r3, r4
 800685a:	6025      	str	r5, [r4, #0]
 800685c:	bf18      	it	ne
 800685e:	6059      	strne	r1, [r3, #4]
 8006860:	6863      	ldr	r3, [r4, #4]
 8006862:	bf08      	it	eq
 8006864:	f8c8 1000 	streq.w	r1, [r8]
 8006868:	5162      	str	r2, [r4, r5]
 800686a:	604b      	str	r3, [r1, #4]
 800686c:	4630      	mov	r0, r6
 800686e:	f000 f82f 	bl	80068d0 <__malloc_unlock>
 8006872:	f104 000b 	add.w	r0, r4, #11
 8006876:	1d23      	adds	r3, r4, #4
 8006878:	f020 0007 	bic.w	r0, r0, #7
 800687c:	1ac2      	subs	r2, r0, r3
 800687e:	bf1c      	itt	ne
 8006880:	1a1b      	subne	r3, r3, r0
 8006882:	50a3      	strne	r3, [r4, r2]
 8006884:	e7af      	b.n	80067e6 <_malloc_r+0x22>
 8006886:	6862      	ldr	r2, [r4, #4]
 8006888:	42a3      	cmp	r3, r4
 800688a:	bf0c      	ite	eq
 800688c:	f8c8 2000 	streq.w	r2, [r8]
 8006890:	605a      	strne	r2, [r3, #4]
 8006892:	e7eb      	b.n	800686c <_malloc_r+0xa8>
 8006894:	4623      	mov	r3, r4
 8006896:	6864      	ldr	r4, [r4, #4]
 8006898:	e7ae      	b.n	80067f8 <_malloc_r+0x34>
 800689a:	463c      	mov	r4, r7
 800689c:	687f      	ldr	r7, [r7, #4]
 800689e:	e7b6      	b.n	800680e <_malloc_r+0x4a>
 80068a0:	461a      	mov	r2, r3
 80068a2:	685b      	ldr	r3, [r3, #4]
 80068a4:	42a3      	cmp	r3, r4
 80068a6:	d1fb      	bne.n	80068a0 <_malloc_r+0xdc>
 80068a8:	2300      	movs	r3, #0
 80068aa:	6053      	str	r3, [r2, #4]
 80068ac:	e7de      	b.n	800686c <_malloc_r+0xa8>
 80068ae:	230c      	movs	r3, #12
 80068b0:	4630      	mov	r0, r6
 80068b2:	6033      	str	r3, [r6, #0]
 80068b4:	f000 f80c 	bl	80068d0 <__malloc_unlock>
 80068b8:	e794      	b.n	80067e4 <_malloc_r+0x20>
 80068ba:	6005      	str	r5, [r0, #0]
 80068bc:	e7d6      	b.n	800686c <_malloc_r+0xa8>
 80068be:	bf00      	nop
 80068c0:	200005f8 	.word	0x200005f8

080068c4 <__malloc_lock>:
 80068c4:	4801      	ldr	r0, [pc, #4]	@ (80068cc <__malloc_lock+0x8>)
 80068c6:	f7ff b89a 	b.w	80059fe <__retarget_lock_acquire_recursive>
 80068ca:	bf00      	nop
 80068cc:	200005f0 	.word	0x200005f0

080068d0 <__malloc_unlock>:
 80068d0:	4801      	ldr	r0, [pc, #4]	@ (80068d8 <__malloc_unlock+0x8>)
 80068d2:	f7ff b895 	b.w	8005a00 <__retarget_lock_release_recursive>
 80068d6:	bf00      	nop
 80068d8:	200005f0 	.word	0x200005f0

080068dc <_Balloc>:
 80068dc:	b570      	push	{r4, r5, r6, lr}
 80068de:	69c6      	ldr	r6, [r0, #28]
 80068e0:	4604      	mov	r4, r0
 80068e2:	460d      	mov	r5, r1
 80068e4:	b976      	cbnz	r6, 8006904 <_Balloc+0x28>
 80068e6:	2010      	movs	r0, #16
 80068e8:	f7ff ff42 	bl	8006770 <malloc>
 80068ec:	4602      	mov	r2, r0
 80068ee:	61e0      	str	r0, [r4, #28]
 80068f0:	b920      	cbnz	r0, 80068fc <_Balloc+0x20>
 80068f2:	216b      	movs	r1, #107	@ 0x6b
 80068f4:	4b17      	ldr	r3, [pc, #92]	@ (8006954 <_Balloc+0x78>)
 80068f6:	4818      	ldr	r0, [pc, #96]	@ (8006958 <_Balloc+0x7c>)
 80068f8:	f000 fc28 	bl	800714c <__assert_func>
 80068fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006900:	6006      	str	r6, [r0, #0]
 8006902:	60c6      	str	r6, [r0, #12]
 8006904:	69e6      	ldr	r6, [r4, #28]
 8006906:	68f3      	ldr	r3, [r6, #12]
 8006908:	b183      	cbz	r3, 800692c <_Balloc+0x50>
 800690a:	69e3      	ldr	r3, [r4, #28]
 800690c:	68db      	ldr	r3, [r3, #12]
 800690e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006912:	b9b8      	cbnz	r0, 8006944 <_Balloc+0x68>
 8006914:	2101      	movs	r1, #1
 8006916:	fa01 f605 	lsl.w	r6, r1, r5
 800691a:	1d72      	adds	r2, r6, #5
 800691c:	4620      	mov	r0, r4
 800691e:	0092      	lsls	r2, r2, #2
 8006920:	f000 fc32 	bl	8007188 <_calloc_r>
 8006924:	b160      	cbz	r0, 8006940 <_Balloc+0x64>
 8006926:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800692a:	e00e      	b.n	800694a <_Balloc+0x6e>
 800692c:	2221      	movs	r2, #33	@ 0x21
 800692e:	2104      	movs	r1, #4
 8006930:	4620      	mov	r0, r4
 8006932:	f000 fc29 	bl	8007188 <_calloc_r>
 8006936:	69e3      	ldr	r3, [r4, #28]
 8006938:	60f0      	str	r0, [r6, #12]
 800693a:	68db      	ldr	r3, [r3, #12]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d1e4      	bne.n	800690a <_Balloc+0x2e>
 8006940:	2000      	movs	r0, #0
 8006942:	bd70      	pop	{r4, r5, r6, pc}
 8006944:	6802      	ldr	r2, [r0, #0]
 8006946:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800694a:	2300      	movs	r3, #0
 800694c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006950:	e7f7      	b.n	8006942 <_Balloc+0x66>
 8006952:	bf00      	nop
 8006954:	080077db 	.word	0x080077db
 8006958:	0800785b 	.word	0x0800785b

0800695c <_Bfree>:
 800695c:	b570      	push	{r4, r5, r6, lr}
 800695e:	69c6      	ldr	r6, [r0, #28]
 8006960:	4605      	mov	r5, r0
 8006962:	460c      	mov	r4, r1
 8006964:	b976      	cbnz	r6, 8006984 <_Bfree+0x28>
 8006966:	2010      	movs	r0, #16
 8006968:	f7ff ff02 	bl	8006770 <malloc>
 800696c:	4602      	mov	r2, r0
 800696e:	61e8      	str	r0, [r5, #28]
 8006970:	b920      	cbnz	r0, 800697c <_Bfree+0x20>
 8006972:	218f      	movs	r1, #143	@ 0x8f
 8006974:	4b08      	ldr	r3, [pc, #32]	@ (8006998 <_Bfree+0x3c>)
 8006976:	4809      	ldr	r0, [pc, #36]	@ (800699c <_Bfree+0x40>)
 8006978:	f000 fbe8 	bl	800714c <__assert_func>
 800697c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006980:	6006      	str	r6, [r0, #0]
 8006982:	60c6      	str	r6, [r0, #12]
 8006984:	b13c      	cbz	r4, 8006996 <_Bfree+0x3a>
 8006986:	69eb      	ldr	r3, [r5, #28]
 8006988:	6862      	ldr	r2, [r4, #4]
 800698a:	68db      	ldr	r3, [r3, #12]
 800698c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006990:	6021      	str	r1, [r4, #0]
 8006992:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006996:	bd70      	pop	{r4, r5, r6, pc}
 8006998:	080077db 	.word	0x080077db
 800699c:	0800785b 	.word	0x0800785b

080069a0 <__multadd>:
 80069a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069a4:	4607      	mov	r7, r0
 80069a6:	460c      	mov	r4, r1
 80069a8:	461e      	mov	r6, r3
 80069aa:	2000      	movs	r0, #0
 80069ac:	690d      	ldr	r5, [r1, #16]
 80069ae:	f101 0c14 	add.w	ip, r1, #20
 80069b2:	f8dc 3000 	ldr.w	r3, [ip]
 80069b6:	3001      	adds	r0, #1
 80069b8:	b299      	uxth	r1, r3
 80069ba:	fb02 6101 	mla	r1, r2, r1, r6
 80069be:	0c1e      	lsrs	r6, r3, #16
 80069c0:	0c0b      	lsrs	r3, r1, #16
 80069c2:	fb02 3306 	mla	r3, r2, r6, r3
 80069c6:	b289      	uxth	r1, r1
 80069c8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80069cc:	4285      	cmp	r5, r0
 80069ce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80069d2:	f84c 1b04 	str.w	r1, [ip], #4
 80069d6:	dcec      	bgt.n	80069b2 <__multadd+0x12>
 80069d8:	b30e      	cbz	r6, 8006a1e <__multadd+0x7e>
 80069da:	68a3      	ldr	r3, [r4, #8]
 80069dc:	42ab      	cmp	r3, r5
 80069de:	dc19      	bgt.n	8006a14 <__multadd+0x74>
 80069e0:	6861      	ldr	r1, [r4, #4]
 80069e2:	4638      	mov	r0, r7
 80069e4:	3101      	adds	r1, #1
 80069e6:	f7ff ff79 	bl	80068dc <_Balloc>
 80069ea:	4680      	mov	r8, r0
 80069ec:	b928      	cbnz	r0, 80069fa <__multadd+0x5a>
 80069ee:	4602      	mov	r2, r0
 80069f0:	21ba      	movs	r1, #186	@ 0xba
 80069f2:	4b0c      	ldr	r3, [pc, #48]	@ (8006a24 <__multadd+0x84>)
 80069f4:	480c      	ldr	r0, [pc, #48]	@ (8006a28 <__multadd+0x88>)
 80069f6:	f000 fba9 	bl	800714c <__assert_func>
 80069fa:	6922      	ldr	r2, [r4, #16]
 80069fc:	f104 010c 	add.w	r1, r4, #12
 8006a00:	3202      	adds	r2, #2
 8006a02:	0092      	lsls	r2, r2, #2
 8006a04:	300c      	adds	r0, #12
 8006a06:	f7ff f80a 	bl	8005a1e <memcpy>
 8006a0a:	4621      	mov	r1, r4
 8006a0c:	4638      	mov	r0, r7
 8006a0e:	f7ff ffa5 	bl	800695c <_Bfree>
 8006a12:	4644      	mov	r4, r8
 8006a14:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006a18:	3501      	adds	r5, #1
 8006a1a:	615e      	str	r6, [r3, #20]
 8006a1c:	6125      	str	r5, [r4, #16]
 8006a1e:	4620      	mov	r0, r4
 8006a20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a24:	0800784a 	.word	0x0800784a
 8006a28:	0800785b 	.word	0x0800785b

08006a2c <__hi0bits>:
 8006a2c:	4603      	mov	r3, r0
 8006a2e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006a32:	bf3a      	itte	cc
 8006a34:	0403      	lslcc	r3, r0, #16
 8006a36:	2010      	movcc	r0, #16
 8006a38:	2000      	movcs	r0, #0
 8006a3a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006a3e:	bf3c      	itt	cc
 8006a40:	021b      	lslcc	r3, r3, #8
 8006a42:	3008      	addcc	r0, #8
 8006a44:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006a48:	bf3c      	itt	cc
 8006a4a:	011b      	lslcc	r3, r3, #4
 8006a4c:	3004      	addcc	r0, #4
 8006a4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a52:	bf3c      	itt	cc
 8006a54:	009b      	lslcc	r3, r3, #2
 8006a56:	3002      	addcc	r0, #2
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	db05      	blt.n	8006a68 <__hi0bits+0x3c>
 8006a5c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006a60:	f100 0001 	add.w	r0, r0, #1
 8006a64:	bf08      	it	eq
 8006a66:	2020      	moveq	r0, #32
 8006a68:	4770      	bx	lr

08006a6a <__lo0bits>:
 8006a6a:	6803      	ldr	r3, [r0, #0]
 8006a6c:	4602      	mov	r2, r0
 8006a6e:	f013 0007 	ands.w	r0, r3, #7
 8006a72:	d00b      	beq.n	8006a8c <__lo0bits+0x22>
 8006a74:	07d9      	lsls	r1, r3, #31
 8006a76:	d421      	bmi.n	8006abc <__lo0bits+0x52>
 8006a78:	0798      	lsls	r0, r3, #30
 8006a7a:	bf49      	itett	mi
 8006a7c:	085b      	lsrmi	r3, r3, #1
 8006a7e:	089b      	lsrpl	r3, r3, #2
 8006a80:	2001      	movmi	r0, #1
 8006a82:	6013      	strmi	r3, [r2, #0]
 8006a84:	bf5c      	itt	pl
 8006a86:	2002      	movpl	r0, #2
 8006a88:	6013      	strpl	r3, [r2, #0]
 8006a8a:	4770      	bx	lr
 8006a8c:	b299      	uxth	r1, r3
 8006a8e:	b909      	cbnz	r1, 8006a94 <__lo0bits+0x2a>
 8006a90:	2010      	movs	r0, #16
 8006a92:	0c1b      	lsrs	r3, r3, #16
 8006a94:	b2d9      	uxtb	r1, r3
 8006a96:	b909      	cbnz	r1, 8006a9c <__lo0bits+0x32>
 8006a98:	3008      	adds	r0, #8
 8006a9a:	0a1b      	lsrs	r3, r3, #8
 8006a9c:	0719      	lsls	r1, r3, #28
 8006a9e:	bf04      	itt	eq
 8006aa0:	091b      	lsreq	r3, r3, #4
 8006aa2:	3004      	addeq	r0, #4
 8006aa4:	0799      	lsls	r1, r3, #30
 8006aa6:	bf04      	itt	eq
 8006aa8:	089b      	lsreq	r3, r3, #2
 8006aaa:	3002      	addeq	r0, #2
 8006aac:	07d9      	lsls	r1, r3, #31
 8006aae:	d403      	bmi.n	8006ab8 <__lo0bits+0x4e>
 8006ab0:	085b      	lsrs	r3, r3, #1
 8006ab2:	f100 0001 	add.w	r0, r0, #1
 8006ab6:	d003      	beq.n	8006ac0 <__lo0bits+0x56>
 8006ab8:	6013      	str	r3, [r2, #0]
 8006aba:	4770      	bx	lr
 8006abc:	2000      	movs	r0, #0
 8006abe:	4770      	bx	lr
 8006ac0:	2020      	movs	r0, #32
 8006ac2:	4770      	bx	lr

08006ac4 <__i2b>:
 8006ac4:	b510      	push	{r4, lr}
 8006ac6:	460c      	mov	r4, r1
 8006ac8:	2101      	movs	r1, #1
 8006aca:	f7ff ff07 	bl	80068dc <_Balloc>
 8006ace:	4602      	mov	r2, r0
 8006ad0:	b928      	cbnz	r0, 8006ade <__i2b+0x1a>
 8006ad2:	f240 1145 	movw	r1, #325	@ 0x145
 8006ad6:	4b04      	ldr	r3, [pc, #16]	@ (8006ae8 <__i2b+0x24>)
 8006ad8:	4804      	ldr	r0, [pc, #16]	@ (8006aec <__i2b+0x28>)
 8006ada:	f000 fb37 	bl	800714c <__assert_func>
 8006ade:	2301      	movs	r3, #1
 8006ae0:	6144      	str	r4, [r0, #20]
 8006ae2:	6103      	str	r3, [r0, #16]
 8006ae4:	bd10      	pop	{r4, pc}
 8006ae6:	bf00      	nop
 8006ae8:	0800784a 	.word	0x0800784a
 8006aec:	0800785b 	.word	0x0800785b

08006af0 <__multiply>:
 8006af0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006af4:	4614      	mov	r4, r2
 8006af6:	690a      	ldr	r2, [r1, #16]
 8006af8:	6923      	ldr	r3, [r4, #16]
 8006afa:	460f      	mov	r7, r1
 8006afc:	429a      	cmp	r2, r3
 8006afe:	bfa2      	ittt	ge
 8006b00:	4623      	movge	r3, r4
 8006b02:	460c      	movge	r4, r1
 8006b04:	461f      	movge	r7, r3
 8006b06:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006b0a:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006b0e:	68a3      	ldr	r3, [r4, #8]
 8006b10:	6861      	ldr	r1, [r4, #4]
 8006b12:	eb0a 0609 	add.w	r6, sl, r9
 8006b16:	42b3      	cmp	r3, r6
 8006b18:	b085      	sub	sp, #20
 8006b1a:	bfb8      	it	lt
 8006b1c:	3101      	addlt	r1, #1
 8006b1e:	f7ff fedd 	bl	80068dc <_Balloc>
 8006b22:	b930      	cbnz	r0, 8006b32 <__multiply+0x42>
 8006b24:	4602      	mov	r2, r0
 8006b26:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006b2a:	4b43      	ldr	r3, [pc, #268]	@ (8006c38 <__multiply+0x148>)
 8006b2c:	4843      	ldr	r0, [pc, #268]	@ (8006c3c <__multiply+0x14c>)
 8006b2e:	f000 fb0d 	bl	800714c <__assert_func>
 8006b32:	f100 0514 	add.w	r5, r0, #20
 8006b36:	462b      	mov	r3, r5
 8006b38:	2200      	movs	r2, #0
 8006b3a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006b3e:	4543      	cmp	r3, r8
 8006b40:	d321      	bcc.n	8006b86 <__multiply+0x96>
 8006b42:	f107 0114 	add.w	r1, r7, #20
 8006b46:	f104 0214 	add.w	r2, r4, #20
 8006b4a:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006b4e:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006b52:	9302      	str	r3, [sp, #8]
 8006b54:	1b13      	subs	r3, r2, r4
 8006b56:	3b15      	subs	r3, #21
 8006b58:	f023 0303 	bic.w	r3, r3, #3
 8006b5c:	3304      	adds	r3, #4
 8006b5e:	f104 0715 	add.w	r7, r4, #21
 8006b62:	42ba      	cmp	r2, r7
 8006b64:	bf38      	it	cc
 8006b66:	2304      	movcc	r3, #4
 8006b68:	9301      	str	r3, [sp, #4]
 8006b6a:	9b02      	ldr	r3, [sp, #8]
 8006b6c:	9103      	str	r1, [sp, #12]
 8006b6e:	428b      	cmp	r3, r1
 8006b70:	d80c      	bhi.n	8006b8c <__multiply+0x9c>
 8006b72:	2e00      	cmp	r6, #0
 8006b74:	dd03      	ble.n	8006b7e <__multiply+0x8e>
 8006b76:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d05a      	beq.n	8006c34 <__multiply+0x144>
 8006b7e:	6106      	str	r6, [r0, #16]
 8006b80:	b005      	add	sp, #20
 8006b82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b86:	f843 2b04 	str.w	r2, [r3], #4
 8006b8a:	e7d8      	b.n	8006b3e <__multiply+0x4e>
 8006b8c:	f8b1 a000 	ldrh.w	sl, [r1]
 8006b90:	f1ba 0f00 	cmp.w	sl, #0
 8006b94:	d023      	beq.n	8006bde <__multiply+0xee>
 8006b96:	46a9      	mov	r9, r5
 8006b98:	f04f 0c00 	mov.w	ip, #0
 8006b9c:	f104 0e14 	add.w	lr, r4, #20
 8006ba0:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006ba4:	f8d9 3000 	ldr.w	r3, [r9]
 8006ba8:	fa1f fb87 	uxth.w	fp, r7
 8006bac:	b29b      	uxth	r3, r3
 8006bae:	fb0a 330b 	mla	r3, sl, fp, r3
 8006bb2:	4463      	add	r3, ip
 8006bb4:	f8d9 c000 	ldr.w	ip, [r9]
 8006bb8:	0c3f      	lsrs	r7, r7, #16
 8006bba:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8006bbe:	fb0a c707 	mla	r7, sl, r7, ip
 8006bc2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8006bc6:	b29b      	uxth	r3, r3
 8006bc8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006bcc:	4572      	cmp	r2, lr
 8006bce:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006bd2:	f849 3b04 	str.w	r3, [r9], #4
 8006bd6:	d8e3      	bhi.n	8006ba0 <__multiply+0xb0>
 8006bd8:	9b01      	ldr	r3, [sp, #4]
 8006bda:	f845 c003 	str.w	ip, [r5, r3]
 8006bde:	9b03      	ldr	r3, [sp, #12]
 8006be0:	3104      	adds	r1, #4
 8006be2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006be6:	f1b9 0f00 	cmp.w	r9, #0
 8006bea:	d021      	beq.n	8006c30 <__multiply+0x140>
 8006bec:	46ae      	mov	lr, r5
 8006bee:	f04f 0a00 	mov.w	sl, #0
 8006bf2:	682b      	ldr	r3, [r5, #0]
 8006bf4:	f104 0c14 	add.w	ip, r4, #20
 8006bf8:	f8bc b000 	ldrh.w	fp, [ip]
 8006bfc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006c00:	b29b      	uxth	r3, r3
 8006c02:	fb09 770b 	mla	r7, r9, fp, r7
 8006c06:	4457      	add	r7, sl
 8006c08:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006c0c:	f84e 3b04 	str.w	r3, [lr], #4
 8006c10:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006c14:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006c18:	f8be 3000 	ldrh.w	r3, [lr]
 8006c1c:	4562      	cmp	r2, ip
 8006c1e:	fb09 330a 	mla	r3, r9, sl, r3
 8006c22:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006c26:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006c2a:	d8e5      	bhi.n	8006bf8 <__multiply+0x108>
 8006c2c:	9f01      	ldr	r7, [sp, #4]
 8006c2e:	51eb      	str	r3, [r5, r7]
 8006c30:	3504      	adds	r5, #4
 8006c32:	e79a      	b.n	8006b6a <__multiply+0x7a>
 8006c34:	3e01      	subs	r6, #1
 8006c36:	e79c      	b.n	8006b72 <__multiply+0x82>
 8006c38:	0800784a 	.word	0x0800784a
 8006c3c:	0800785b 	.word	0x0800785b

08006c40 <__pow5mult>:
 8006c40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c44:	4615      	mov	r5, r2
 8006c46:	f012 0203 	ands.w	r2, r2, #3
 8006c4a:	4607      	mov	r7, r0
 8006c4c:	460e      	mov	r6, r1
 8006c4e:	d007      	beq.n	8006c60 <__pow5mult+0x20>
 8006c50:	4c25      	ldr	r4, [pc, #148]	@ (8006ce8 <__pow5mult+0xa8>)
 8006c52:	3a01      	subs	r2, #1
 8006c54:	2300      	movs	r3, #0
 8006c56:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006c5a:	f7ff fea1 	bl	80069a0 <__multadd>
 8006c5e:	4606      	mov	r6, r0
 8006c60:	10ad      	asrs	r5, r5, #2
 8006c62:	d03d      	beq.n	8006ce0 <__pow5mult+0xa0>
 8006c64:	69fc      	ldr	r4, [r7, #28]
 8006c66:	b97c      	cbnz	r4, 8006c88 <__pow5mult+0x48>
 8006c68:	2010      	movs	r0, #16
 8006c6a:	f7ff fd81 	bl	8006770 <malloc>
 8006c6e:	4602      	mov	r2, r0
 8006c70:	61f8      	str	r0, [r7, #28]
 8006c72:	b928      	cbnz	r0, 8006c80 <__pow5mult+0x40>
 8006c74:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006c78:	4b1c      	ldr	r3, [pc, #112]	@ (8006cec <__pow5mult+0xac>)
 8006c7a:	481d      	ldr	r0, [pc, #116]	@ (8006cf0 <__pow5mult+0xb0>)
 8006c7c:	f000 fa66 	bl	800714c <__assert_func>
 8006c80:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006c84:	6004      	str	r4, [r0, #0]
 8006c86:	60c4      	str	r4, [r0, #12]
 8006c88:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006c8c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006c90:	b94c      	cbnz	r4, 8006ca6 <__pow5mult+0x66>
 8006c92:	f240 2171 	movw	r1, #625	@ 0x271
 8006c96:	4638      	mov	r0, r7
 8006c98:	f7ff ff14 	bl	8006ac4 <__i2b>
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	4604      	mov	r4, r0
 8006ca0:	f8c8 0008 	str.w	r0, [r8, #8]
 8006ca4:	6003      	str	r3, [r0, #0]
 8006ca6:	f04f 0900 	mov.w	r9, #0
 8006caa:	07eb      	lsls	r3, r5, #31
 8006cac:	d50a      	bpl.n	8006cc4 <__pow5mult+0x84>
 8006cae:	4631      	mov	r1, r6
 8006cb0:	4622      	mov	r2, r4
 8006cb2:	4638      	mov	r0, r7
 8006cb4:	f7ff ff1c 	bl	8006af0 <__multiply>
 8006cb8:	4680      	mov	r8, r0
 8006cba:	4631      	mov	r1, r6
 8006cbc:	4638      	mov	r0, r7
 8006cbe:	f7ff fe4d 	bl	800695c <_Bfree>
 8006cc2:	4646      	mov	r6, r8
 8006cc4:	106d      	asrs	r5, r5, #1
 8006cc6:	d00b      	beq.n	8006ce0 <__pow5mult+0xa0>
 8006cc8:	6820      	ldr	r0, [r4, #0]
 8006cca:	b938      	cbnz	r0, 8006cdc <__pow5mult+0x9c>
 8006ccc:	4622      	mov	r2, r4
 8006cce:	4621      	mov	r1, r4
 8006cd0:	4638      	mov	r0, r7
 8006cd2:	f7ff ff0d 	bl	8006af0 <__multiply>
 8006cd6:	6020      	str	r0, [r4, #0]
 8006cd8:	f8c0 9000 	str.w	r9, [r0]
 8006cdc:	4604      	mov	r4, r0
 8006cde:	e7e4      	b.n	8006caa <__pow5mult+0x6a>
 8006ce0:	4630      	mov	r0, r6
 8006ce2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ce6:	bf00      	nop
 8006ce8:	080078b4 	.word	0x080078b4
 8006cec:	080077db 	.word	0x080077db
 8006cf0:	0800785b 	.word	0x0800785b

08006cf4 <__lshift>:
 8006cf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006cf8:	460c      	mov	r4, r1
 8006cfa:	4607      	mov	r7, r0
 8006cfc:	4691      	mov	r9, r2
 8006cfe:	6923      	ldr	r3, [r4, #16]
 8006d00:	6849      	ldr	r1, [r1, #4]
 8006d02:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006d06:	68a3      	ldr	r3, [r4, #8]
 8006d08:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006d0c:	f108 0601 	add.w	r6, r8, #1
 8006d10:	42b3      	cmp	r3, r6
 8006d12:	db0b      	blt.n	8006d2c <__lshift+0x38>
 8006d14:	4638      	mov	r0, r7
 8006d16:	f7ff fde1 	bl	80068dc <_Balloc>
 8006d1a:	4605      	mov	r5, r0
 8006d1c:	b948      	cbnz	r0, 8006d32 <__lshift+0x3e>
 8006d1e:	4602      	mov	r2, r0
 8006d20:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006d24:	4b27      	ldr	r3, [pc, #156]	@ (8006dc4 <__lshift+0xd0>)
 8006d26:	4828      	ldr	r0, [pc, #160]	@ (8006dc8 <__lshift+0xd4>)
 8006d28:	f000 fa10 	bl	800714c <__assert_func>
 8006d2c:	3101      	adds	r1, #1
 8006d2e:	005b      	lsls	r3, r3, #1
 8006d30:	e7ee      	b.n	8006d10 <__lshift+0x1c>
 8006d32:	2300      	movs	r3, #0
 8006d34:	f100 0114 	add.w	r1, r0, #20
 8006d38:	f100 0210 	add.w	r2, r0, #16
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	4553      	cmp	r3, sl
 8006d40:	db33      	blt.n	8006daa <__lshift+0xb6>
 8006d42:	6920      	ldr	r0, [r4, #16]
 8006d44:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006d48:	f104 0314 	add.w	r3, r4, #20
 8006d4c:	f019 091f 	ands.w	r9, r9, #31
 8006d50:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006d54:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006d58:	d02b      	beq.n	8006db2 <__lshift+0xbe>
 8006d5a:	468a      	mov	sl, r1
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	f1c9 0e20 	rsb	lr, r9, #32
 8006d62:	6818      	ldr	r0, [r3, #0]
 8006d64:	fa00 f009 	lsl.w	r0, r0, r9
 8006d68:	4310      	orrs	r0, r2
 8006d6a:	f84a 0b04 	str.w	r0, [sl], #4
 8006d6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d72:	459c      	cmp	ip, r3
 8006d74:	fa22 f20e 	lsr.w	r2, r2, lr
 8006d78:	d8f3      	bhi.n	8006d62 <__lshift+0x6e>
 8006d7a:	ebac 0304 	sub.w	r3, ip, r4
 8006d7e:	3b15      	subs	r3, #21
 8006d80:	f023 0303 	bic.w	r3, r3, #3
 8006d84:	3304      	adds	r3, #4
 8006d86:	f104 0015 	add.w	r0, r4, #21
 8006d8a:	4584      	cmp	ip, r0
 8006d8c:	bf38      	it	cc
 8006d8e:	2304      	movcc	r3, #4
 8006d90:	50ca      	str	r2, [r1, r3]
 8006d92:	b10a      	cbz	r2, 8006d98 <__lshift+0xa4>
 8006d94:	f108 0602 	add.w	r6, r8, #2
 8006d98:	3e01      	subs	r6, #1
 8006d9a:	4638      	mov	r0, r7
 8006d9c:	4621      	mov	r1, r4
 8006d9e:	612e      	str	r6, [r5, #16]
 8006da0:	f7ff fddc 	bl	800695c <_Bfree>
 8006da4:	4628      	mov	r0, r5
 8006da6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006daa:	f842 0f04 	str.w	r0, [r2, #4]!
 8006dae:	3301      	adds	r3, #1
 8006db0:	e7c5      	b.n	8006d3e <__lshift+0x4a>
 8006db2:	3904      	subs	r1, #4
 8006db4:	f853 2b04 	ldr.w	r2, [r3], #4
 8006db8:	459c      	cmp	ip, r3
 8006dba:	f841 2f04 	str.w	r2, [r1, #4]!
 8006dbe:	d8f9      	bhi.n	8006db4 <__lshift+0xc0>
 8006dc0:	e7ea      	b.n	8006d98 <__lshift+0xa4>
 8006dc2:	bf00      	nop
 8006dc4:	0800784a 	.word	0x0800784a
 8006dc8:	0800785b 	.word	0x0800785b

08006dcc <__mcmp>:
 8006dcc:	4603      	mov	r3, r0
 8006dce:	690a      	ldr	r2, [r1, #16]
 8006dd0:	6900      	ldr	r0, [r0, #16]
 8006dd2:	b530      	push	{r4, r5, lr}
 8006dd4:	1a80      	subs	r0, r0, r2
 8006dd6:	d10e      	bne.n	8006df6 <__mcmp+0x2a>
 8006dd8:	3314      	adds	r3, #20
 8006dda:	3114      	adds	r1, #20
 8006ddc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006de0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006de4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006de8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006dec:	4295      	cmp	r5, r2
 8006dee:	d003      	beq.n	8006df8 <__mcmp+0x2c>
 8006df0:	d205      	bcs.n	8006dfe <__mcmp+0x32>
 8006df2:	f04f 30ff 	mov.w	r0, #4294967295
 8006df6:	bd30      	pop	{r4, r5, pc}
 8006df8:	42a3      	cmp	r3, r4
 8006dfa:	d3f3      	bcc.n	8006de4 <__mcmp+0x18>
 8006dfc:	e7fb      	b.n	8006df6 <__mcmp+0x2a>
 8006dfe:	2001      	movs	r0, #1
 8006e00:	e7f9      	b.n	8006df6 <__mcmp+0x2a>
	...

08006e04 <__mdiff>:
 8006e04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e08:	4689      	mov	r9, r1
 8006e0a:	4606      	mov	r6, r0
 8006e0c:	4611      	mov	r1, r2
 8006e0e:	4648      	mov	r0, r9
 8006e10:	4614      	mov	r4, r2
 8006e12:	f7ff ffdb 	bl	8006dcc <__mcmp>
 8006e16:	1e05      	subs	r5, r0, #0
 8006e18:	d112      	bne.n	8006e40 <__mdiff+0x3c>
 8006e1a:	4629      	mov	r1, r5
 8006e1c:	4630      	mov	r0, r6
 8006e1e:	f7ff fd5d 	bl	80068dc <_Balloc>
 8006e22:	4602      	mov	r2, r0
 8006e24:	b928      	cbnz	r0, 8006e32 <__mdiff+0x2e>
 8006e26:	f240 2137 	movw	r1, #567	@ 0x237
 8006e2a:	4b3e      	ldr	r3, [pc, #248]	@ (8006f24 <__mdiff+0x120>)
 8006e2c:	483e      	ldr	r0, [pc, #248]	@ (8006f28 <__mdiff+0x124>)
 8006e2e:	f000 f98d 	bl	800714c <__assert_func>
 8006e32:	2301      	movs	r3, #1
 8006e34:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006e38:	4610      	mov	r0, r2
 8006e3a:	b003      	add	sp, #12
 8006e3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e40:	bfbc      	itt	lt
 8006e42:	464b      	movlt	r3, r9
 8006e44:	46a1      	movlt	r9, r4
 8006e46:	4630      	mov	r0, r6
 8006e48:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006e4c:	bfba      	itte	lt
 8006e4e:	461c      	movlt	r4, r3
 8006e50:	2501      	movlt	r5, #1
 8006e52:	2500      	movge	r5, #0
 8006e54:	f7ff fd42 	bl	80068dc <_Balloc>
 8006e58:	4602      	mov	r2, r0
 8006e5a:	b918      	cbnz	r0, 8006e64 <__mdiff+0x60>
 8006e5c:	f240 2145 	movw	r1, #581	@ 0x245
 8006e60:	4b30      	ldr	r3, [pc, #192]	@ (8006f24 <__mdiff+0x120>)
 8006e62:	e7e3      	b.n	8006e2c <__mdiff+0x28>
 8006e64:	f100 0b14 	add.w	fp, r0, #20
 8006e68:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006e6c:	f109 0310 	add.w	r3, r9, #16
 8006e70:	60c5      	str	r5, [r0, #12]
 8006e72:	f04f 0c00 	mov.w	ip, #0
 8006e76:	f109 0514 	add.w	r5, r9, #20
 8006e7a:	46d9      	mov	r9, fp
 8006e7c:	6926      	ldr	r6, [r4, #16]
 8006e7e:	f104 0e14 	add.w	lr, r4, #20
 8006e82:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006e86:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006e8a:	9301      	str	r3, [sp, #4]
 8006e8c:	9b01      	ldr	r3, [sp, #4]
 8006e8e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006e92:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006e96:	b281      	uxth	r1, r0
 8006e98:	9301      	str	r3, [sp, #4]
 8006e9a:	fa1f f38a 	uxth.w	r3, sl
 8006e9e:	1a5b      	subs	r3, r3, r1
 8006ea0:	0c00      	lsrs	r0, r0, #16
 8006ea2:	4463      	add	r3, ip
 8006ea4:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006ea8:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006eac:	b29b      	uxth	r3, r3
 8006eae:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006eb2:	4576      	cmp	r6, lr
 8006eb4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006eb8:	f849 3b04 	str.w	r3, [r9], #4
 8006ebc:	d8e6      	bhi.n	8006e8c <__mdiff+0x88>
 8006ebe:	1b33      	subs	r3, r6, r4
 8006ec0:	3b15      	subs	r3, #21
 8006ec2:	f023 0303 	bic.w	r3, r3, #3
 8006ec6:	3415      	adds	r4, #21
 8006ec8:	3304      	adds	r3, #4
 8006eca:	42a6      	cmp	r6, r4
 8006ecc:	bf38      	it	cc
 8006ece:	2304      	movcc	r3, #4
 8006ed0:	441d      	add	r5, r3
 8006ed2:	445b      	add	r3, fp
 8006ed4:	461e      	mov	r6, r3
 8006ed6:	462c      	mov	r4, r5
 8006ed8:	4544      	cmp	r4, r8
 8006eda:	d30e      	bcc.n	8006efa <__mdiff+0xf6>
 8006edc:	f108 0103 	add.w	r1, r8, #3
 8006ee0:	1b49      	subs	r1, r1, r5
 8006ee2:	f021 0103 	bic.w	r1, r1, #3
 8006ee6:	3d03      	subs	r5, #3
 8006ee8:	45a8      	cmp	r8, r5
 8006eea:	bf38      	it	cc
 8006eec:	2100      	movcc	r1, #0
 8006eee:	440b      	add	r3, r1
 8006ef0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006ef4:	b199      	cbz	r1, 8006f1e <__mdiff+0x11a>
 8006ef6:	6117      	str	r7, [r2, #16]
 8006ef8:	e79e      	b.n	8006e38 <__mdiff+0x34>
 8006efa:	46e6      	mov	lr, ip
 8006efc:	f854 1b04 	ldr.w	r1, [r4], #4
 8006f00:	fa1f fc81 	uxth.w	ip, r1
 8006f04:	44f4      	add	ip, lr
 8006f06:	0c08      	lsrs	r0, r1, #16
 8006f08:	4471      	add	r1, lr
 8006f0a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006f0e:	b289      	uxth	r1, r1
 8006f10:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006f14:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006f18:	f846 1b04 	str.w	r1, [r6], #4
 8006f1c:	e7dc      	b.n	8006ed8 <__mdiff+0xd4>
 8006f1e:	3f01      	subs	r7, #1
 8006f20:	e7e6      	b.n	8006ef0 <__mdiff+0xec>
 8006f22:	bf00      	nop
 8006f24:	0800784a 	.word	0x0800784a
 8006f28:	0800785b 	.word	0x0800785b

08006f2c <__d2b>:
 8006f2c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8006f30:	2101      	movs	r1, #1
 8006f32:	4690      	mov	r8, r2
 8006f34:	4699      	mov	r9, r3
 8006f36:	9e08      	ldr	r6, [sp, #32]
 8006f38:	f7ff fcd0 	bl	80068dc <_Balloc>
 8006f3c:	4604      	mov	r4, r0
 8006f3e:	b930      	cbnz	r0, 8006f4e <__d2b+0x22>
 8006f40:	4602      	mov	r2, r0
 8006f42:	f240 310f 	movw	r1, #783	@ 0x30f
 8006f46:	4b23      	ldr	r3, [pc, #140]	@ (8006fd4 <__d2b+0xa8>)
 8006f48:	4823      	ldr	r0, [pc, #140]	@ (8006fd8 <__d2b+0xac>)
 8006f4a:	f000 f8ff 	bl	800714c <__assert_func>
 8006f4e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006f52:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006f56:	b10d      	cbz	r5, 8006f5c <__d2b+0x30>
 8006f58:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006f5c:	9301      	str	r3, [sp, #4]
 8006f5e:	f1b8 0300 	subs.w	r3, r8, #0
 8006f62:	d024      	beq.n	8006fae <__d2b+0x82>
 8006f64:	4668      	mov	r0, sp
 8006f66:	9300      	str	r3, [sp, #0]
 8006f68:	f7ff fd7f 	bl	8006a6a <__lo0bits>
 8006f6c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006f70:	b1d8      	cbz	r0, 8006faa <__d2b+0x7e>
 8006f72:	f1c0 0320 	rsb	r3, r0, #32
 8006f76:	fa02 f303 	lsl.w	r3, r2, r3
 8006f7a:	430b      	orrs	r3, r1
 8006f7c:	40c2      	lsrs	r2, r0
 8006f7e:	6163      	str	r3, [r4, #20]
 8006f80:	9201      	str	r2, [sp, #4]
 8006f82:	9b01      	ldr	r3, [sp, #4]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	bf0c      	ite	eq
 8006f88:	2201      	moveq	r2, #1
 8006f8a:	2202      	movne	r2, #2
 8006f8c:	61a3      	str	r3, [r4, #24]
 8006f8e:	6122      	str	r2, [r4, #16]
 8006f90:	b1ad      	cbz	r5, 8006fbe <__d2b+0x92>
 8006f92:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006f96:	4405      	add	r5, r0
 8006f98:	6035      	str	r5, [r6, #0]
 8006f9a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006f9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fa0:	6018      	str	r0, [r3, #0]
 8006fa2:	4620      	mov	r0, r4
 8006fa4:	b002      	add	sp, #8
 8006fa6:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8006faa:	6161      	str	r1, [r4, #20]
 8006fac:	e7e9      	b.n	8006f82 <__d2b+0x56>
 8006fae:	a801      	add	r0, sp, #4
 8006fb0:	f7ff fd5b 	bl	8006a6a <__lo0bits>
 8006fb4:	9b01      	ldr	r3, [sp, #4]
 8006fb6:	2201      	movs	r2, #1
 8006fb8:	6163      	str	r3, [r4, #20]
 8006fba:	3020      	adds	r0, #32
 8006fbc:	e7e7      	b.n	8006f8e <__d2b+0x62>
 8006fbe:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006fc2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006fc6:	6030      	str	r0, [r6, #0]
 8006fc8:	6918      	ldr	r0, [r3, #16]
 8006fca:	f7ff fd2f 	bl	8006a2c <__hi0bits>
 8006fce:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006fd2:	e7e4      	b.n	8006f9e <__d2b+0x72>
 8006fd4:	0800784a 	.word	0x0800784a
 8006fd8:	0800785b 	.word	0x0800785b

08006fdc <__sflush_r>:
 8006fdc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fe2:	0716      	lsls	r6, r2, #28
 8006fe4:	4605      	mov	r5, r0
 8006fe6:	460c      	mov	r4, r1
 8006fe8:	d454      	bmi.n	8007094 <__sflush_r+0xb8>
 8006fea:	684b      	ldr	r3, [r1, #4]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	dc02      	bgt.n	8006ff6 <__sflush_r+0x1a>
 8006ff0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	dd48      	ble.n	8007088 <__sflush_r+0xac>
 8006ff6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006ff8:	2e00      	cmp	r6, #0
 8006ffa:	d045      	beq.n	8007088 <__sflush_r+0xac>
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007002:	682f      	ldr	r7, [r5, #0]
 8007004:	6a21      	ldr	r1, [r4, #32]
 8007006:	602b      	str	r3, [r5, #0]
 8007008:	d030      	beq.n	800706c <__sflush_r+0x90>
 800700a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800700c:	89a3      	ldrh	r3, [r4, #12]
 800700e:	0759      	lsls	r1, r3, #29
 8007010:	d505      	bpl.n	800701e <__sflush_r+0x42>
 8007012:	6863      	ldr	r3, [r4, #4]
 8007014:	1ad2      	subs	r2, r2, r3
 8007016:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007018:	b10b      	cbz	r3, 800701e <__sflush_r+0x42>
 800701a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800701c:	1ad2      	subs	r2, r2, r3
 800701e:	2300      	movs	r3, #0
 8007020:	4628      	mov	r0, r5
 8007022:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007024:	6a21      	ldr	r1, [r4, #32]
 8007026:	47b0      	blx	r6
 8007028:	1c43      	adds	r3, r0, #1
 800702a:	89a3      	ldrh	r3, [r4, #12]
 800702c:	d106      	bne.n	800703c <__sflush_r+0x60>
 800702e:	6829      	ldr	r1, [r5, #0]
 8007030:	291d      	cmp	r1, #29
 8007032:	d82b      	bhi.n	800708c <__sflush_r+0xb0>
 8007034:	4a28      	ldr	r2, [pc, #160]	@ (80070d8 <__sflush_r+0xfc>)
 8007036:	410a      	asrs	r2, r1
 8007038:	07d6      	lsls	r6, r2, #31
 800703a:	d427      	bmi.n	800708c <__sflush_r+0xb0>
 800703c:	2200      	movs	r2, #0
 800703e:	6062      	str	r2, [r4, #4]
 8007040:	6922      	ldr	r2, [r4, #16]
 8007042:	04d9      	lsls	r1, r3, #19
 8007044:	6022      	str	r2, [r4, #0]
 8007046:	d504      	bpl.n	8007052 <__sflush_r+0x76>
 8007048:	1c42      	adds	r2, r0, #1
 800704a:	d101      	bne.n	8007050 <__sflush_r+0x74>
 800704c:	682b      	ldr	r3, [r5, #0]
 800704e:	b903      	cbnz	r3, 8007052 <__sflush_r+0x76>
 8007050:	6560      	str	r0, [r4, #84]	@ 0x54
 8007052:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007054:	602f      	str	r7, [r5, #0]
 8007056:	b1b9      	cbz	r1, 8007088 <__sflush_r+0xac>
 8007058:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800705c:	4299      	cmp	r1, r3
 800705e:	d002      	beq.n	8007066 <__sflush_r+0x8a>
 8007060:	4628      	mov	r0, r5
 8007062:	f7ff fb3d 	bl	80066e0 <_free_r>
 8007066:	2300      	movs	r3, #0
 8007068:	6363      	str	r3, [r4, #52]	@ 0x34
 800706a:	e00d      	b.n	8007088 <__sflush_r+0xac>
 800706c:	2301      	movs	r3, #1
 800706e:	4628      	mov	r0, r5
 8007070:	47b0      	blx	r6
 8007072:	4602      	mov	r2, r0
 8007074:	1c50      	adds	r0, r2, #1
 8007076:	d1c9      	bne.n	800700c <__sflush_r+0x30>
 8007078:	682b      	ldr	r3, [r5, #0]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d0c6      	beq.n	800700c <__sflush_r+0x30>
 800707e:	2b1d      	cmp	r3, #29
 8007080:	d001      	beq.n	8007086 <__sflush_r+0xaa>
 8007082:	2b16      	cmp	r3, #22
 8007084:	d11d      	bne.n	80070c2 <__sflush_r+0xe6>
 8007086:	602f      	str	r7, [r5, #0]
 8007088:	2000      	movs	r0, #0
 800708a:	e021      	b.n	80070d0 <__sflush_r+0xf4>
 800708c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007090:	b21b      	sxth	r3, r3
 8007092:	e01a      	b.n	80070ca <__sflush_r+0xee>
 8007094:	690f      	ldr	r7, [r1, #16]
 8007096:	2f00      	cmp	r7, #0
 8007098:	d0f6      	beq.n	8007088 <__sflush_r+0xac>
 800709a:	0793      	lsls	r3, r2, #30
 800709c:	bf18      	it	ne
 800709e:	2300      	movne	r3, #0
 80070a0:	680e      	ldr	r6, [r1, #0]
 80070a2:	bf08      	it	eq
 80070a4:	694b      	ldreq	r3, [r1, #20]
 80070a6:	1bf6      	subs	r6, r6, r7
 80070a8:	600f      	str	r7, [r1, #0]
 80070aa:	608b      	str	r3, [r1, #8]
 80070ac:	2e00      	cmp	r6, #0
 80070ae:	ddeb      	ble.n	8007088 <__sflush_r+0xac>
 80070b0:	4633      	mov	r3, r6
 80070b2:	463a      	mov	r2, r7
 80070b4:	4628      	mov	r0, r5
 80070b6:	6a21      	ldr	r1, [r4, #32]
 80070b8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80070bc:	47e0      	blx	ip
 80070be:	2800      	cmp	r0, #0
 80070c0:	dc07      	bgt.n	80070d2 <__sflush_r+0xf6>
 80070c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80070ca:	f04f 30ff 	mov.w	r0, #4294967295
 80070ce:	81a3      	strh	r3, [r4, #12]
 80070d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80070d2:	4407      	add	r7, r0
 80070d4:	1a36      	subs	r6, r6, r0
 80070d6:	e7e9      	b.n	80070ac <__sflush_r+0xd0>
 80070d8:	dfbffffe 	.word	0xdfbffffe

080070dc <_fflush_r>:
 80070dc:	b538      	push	{r3, r4, r5, lr}
 80070de:	690b      	ldr	r3, [r1, #16]
 80070e0:	4605      	mov	r5, r0
 80070e2:	460c      	mov	r4, r1
 80070e4:	b913      	cbnz	r3, 80070ec <_fflush_r+0x10>
 80070e6:	2500      	movs	r5, #0
 80070e8:	4628      	mov	r0, r5
 80070ea:	bd38      	pop	{r3, r4, r5, pc}
 80070ec:	b118      	cbz	r0, 80070f6 <_fflush_r+0x1a>
 80070ee:	6a03      	ldr	r3, [r0, #32]
 80070f0:	b90b      	cbnz	r3, 80070f6 <_fflush_r+0x1a>
 80070f2:	f7fe fb8d 	bl	8005810 <__sinit>
 80070f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d0f3      	beq.n	80070e6 <_fflush_r+0xa>
 80070fe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007100:	07d0      	lsls	r0, r2, #31
 8007102:	d404      	bmi.n	800710e <_fflush_r+0x32>
 8007104:	0599      	lsls	r1, r3, #22
 8007106:	d402      	bmi.n	800710e <_fflush_r+0x32>
 8007108:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800710a:	f7fe fc78 	bl	80059fe <__retarget_lock_acquire_recursive>
 800710e:	4628      	mov	r0, r5
 8007110:	4621      	mov	r1, r4
 8007112:	f7ff ff63 	bl	8006fdc <__sflush_r>
 8007116:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007118:	4605      	mov	r5, r0
 800711a:	07da      	lsls	r2, r3, #31
 800711c:	d4e4      	bmi.n	80070e8 <_fflush_r+0xc>
 800711e:	89a3      	ldrh	r3, [r4, #12]
 8007120:	059b      	lsls	r3, r3, #22
 8007122:	d4e1      	bmi.n	80070e8 <_fflush_r+0xc>
 8007124:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007126:	f7fe fc6b 	bl	8005a00 <__retarget_lock_release_recursive>
 800712a:	e7dd      	b.n	80070e8 <_fflush_r+0xc>

0800712c <_sbrk_r>:
 800712c:	b538      	push	{r3, r4, r5, lr}
 800712e:	2300      	movs	r3, #0
 8007130:	4d05      	ldr	r5, [pc, #20]	@ (8007148 <_sbrk_r+0x1c>)
 8007132:	4604      	mov	r4, r0
 8007134:	4608      	mov	r0, r1
 8007136:	602b      	str	r3, [r5, #0]
 8007138:	f7fa fa48 	bl	80015cc <_sbrk>
 800713c:	1c43      	adds	r3, r0, #1
 800713e:	d102      	bne.n	8007146 <_sbrk_r+0x1a>
 8007140:	682b      	ldr	r3, [r5, #0]
 8007142:	b103      	cbz	r3, 8007146 <_sbrk_r+0x1a>
 8007144:	6023      	str	r3, [r4, #0]
 8007146:	bd38      	pop	{r3, r4, r5, pc}
 8007148:	200005ec 	.word	0x200005ec

0800714c <__assert_func>:
 800714c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800714e:	4614      	mov	r4, r2
 8007150:	461a      	mov	r2, r3
 8007152:	4b09      	ldr	r3, [pc, #36]	@ (8007178 <__assert_func+0x2c>)
 8007154:	4605      	mov	r5, r0
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	68d8      	ldr	r0, [r3, #12]
 800715a:	b954      	cbnz	r4, 8007172 <__assert_func+0x26>
 800715c:	4b07      	ldr	r3, [pc, #28]	@ (800717c <__assert_func+0x30>)
 800715e:	461c      	mov	r4, r3
 8007160:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007164:	9100      	str	r1, [sp, #0]
 8007166:	462b      	mov	r3, r5
 8007168:	4905      	ldr	r1, [pc, #20]	@ (8007180 <__assert_func+0x34>)
 800716a:	f000 f841 	bl	80071f0 <fiprintf>
 800716e:	f000 f851 	bl	8007214 <abort>
 8007172:	4b04      	ldr	r3, [pc, #16]	@ (8007184 <__assert_func+0x38>)
 8007174:	e7f4      	b.n	8007160 <__assert_func+0x14>
 8007176:	bf00      	nop
 8007178:	20000018 	.word	0x20000018
 800717c:	080079f5 	.word	0x080079f5
 8007180:	080079c7 	.word	0x080079c7
 8007184:	080079ba 	.word	0x080079ba

08007188 <_calloc_r>:
 8007188:	b570      	push	{r4, r5, r6, lr}
 800718a:	fba1 5402 	umull	r5, r4, r1, r2
 800718e:	b93c      	cbnz	r4, 80071a0 <_calloc_r+0x18>
 8007190:	4629      	mov	r1, r5
 8007192:	f7ff fb17 	bl	80067c4 <_malloc_r>
 8007196:	4606      	mov	r6, r0
 8007198:	b928      	cbnz	r0, 80071a6 <_calloc_r+0x1e>
 800719a:	2600      	movs	r6, #0
 800719c:	4630      	mov	r0, r6
 800719e:	bd70      	pop	{r4, r5, r6, pc}
 80071a0:	220c      	movs	r2, #12
 80071a2:	6002      	str	r2, [r0, #0]
 80071a4:	e7f9      	b.n	800719a <_calloc_r+0x12>
 80071a6:	462a      	mov	r2, r5
 80071a8:	4621      	mov	r1, r4
 80071aa:	f7fe fbaa 	bl	8005902 <memset>
 80071ae:	e7f5      	b.n	800719c <_calloc_r+0x14>

080071b0 <__ascii_mbtowc>:
 80071b0:	b082      	sub	sp, #8
 80071b2:	b901      	cbnz	r1, 80071b6 <__ascii_mbtowc+0x6>
 80071b4:	a901      	add	r1, sp, #4
 80071b6:	b142      	cbz	r2, 80071ca <__ascii_mbtowc+0x1a>
 80071b8:	b14b      	cbz	r3, 80071ce <__ascii_mbtowc+0x1e>
 80071ba:	7813      	ldrb	r3, [r2, #0]
 80071bc:	600b      	str	r3, [r1, #0]
 80071be:	7812      	ldrb	r2, [r2, #0]
 80071c0:	1e10      	subs	r0, r2, #0
 80071c2:	bf18      	it	ne
 80071c4:	2001      	movne	r0, #1
 80071c6:	b002      	add	sp, #8
 80071c8:	4770      	bx	lr
 80071ca:	4610      	mov	r0, r2
 80071cc:	e7fb      	b.n	80071c6 <__ascii_mbtowc+0x16>
 80071ce:	f06f 0001 	mvn.w	r0, #1
 80071d2:	e7f8      	b.n	80071c6 <__ascii_mbtowc+0x16>

080071d4 <__ascii_wctomb>:
 80071d4:	4603      	mov	r3, r0
 80071d6:	4608      	mov	r0, r1
 80071d8:	b141      	cbz	r1, 80071ec <__ascii_wctomb+0x18>
 80071da:	2aff      	cmp	r2, #255	@ 0xff
 80071dc:	d904      	bls.n	80071e8 <__ascii_wctomb+0x14>
 80071de:	228a      	movs	r2, #138	@ 0x8a
 80071e0:	f04f 30ff 	mov.w	r0, #4294967295
 80071e4:	601a      	str	r2, [r3, #0]
 80071e6:	4770      	bx	lr
 80071e8:	2001      	movs	r0, #1
 80071ea:	700a      	strb	r2, [r1, #0]
 80071ec:	4770      	bx	lr
	...

080071f0 <fiprintf>:
 80071f0:	b40e      	push	{r1, r2, r3}
 80071f2:	b503      	push	{r0, r1, lr}
 80071f4:	4601      	mov	r1, r0
 80071f6:	ab03      	add	r3, sp, #12
 80071f8:	4805      	ldr	r0, [pc, #20]	@ (8007210 <fiprintf+0x20>)
 80071fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80071fe:	6800      	ldr	r0, [r0, #0]
 8007200:	9301      	str	r3, [sp, #4]
 8007202:	f000 f835 	bl	8007270 <_vfiprintf_r>
 8007206:	b002      	add	sp, #8
 8007208:	f85d eb04 	ldr.w	lr, [sp], #4
 800720c:	b003      	add	sp, #12
 800720e:	4770      	bx	lr
 8007210:	20000018 	.word	0x20000018

08007214 <abort>:
 8007214:	2006      	movs	r0, #6
 8007216:	b508      	push	{r3, lr}
 8007218:	f000 f9fe 	bl	8007618 <raise>
 800721c:	2001      	movs	r0, #1
 800721e:	f7fa f960 	bl	80014e2 <_exit>

08007222 <__sfputc_r>:
 8007222:	6893      	ldr	r3, [r2, #8]
 8007224:	b410      	push	{r4}
 8007226:	3b01      	subs	r3, #1
 8007228:	2b00      	cmp	r3, #0
 800722a:	6093      	str	r3, [r2, #8]
 800722c:	da07      	bge.n	800723e <__sfputc_r+0x1c>
 800722e:	6994      	ldr	r4, [r2, #24]
 8007230:	42a3      	cmp	r3, r4
 8007232:	db01      	blt.n	8007238 <__sfputc_r+0x16>
 8007234:	290a      	cmp	r1, #10
 8007236:	d102      	bne.n	800723e <__sfputc_r+0x1c>
 8007238:	bc10      	pop	{r4}
 800723a:	f000 b931 	b.w	80074a0 <__swbuf_r>
 800723e:	6813      	ldr	r3, [r2, #0]
 8007240:	1c58      	adds	r0, r3, #1
 8007242:	6010      	str	r0, [r2, #0]
 8007244:	7019      	strb	r1, [r3, #0]
 8007246:	4608      	mov	r0, r1
 8007248:	bc10      	pop	{r4}
 800724a:	4770      	bx	lr

0800724c <__sfputs_r>:
 800724c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800724e:	4606      	mov	r6, r0
 8007250:	460f      	mov	r7, r1
 8007252:	4614      	mov	r4, r2
 8007254:	18d5      	adds	r5, r2, r3
 8007256:	42ac      	cmp	r4, r5
 8007258:	d101      	bne.n	800725e <__sfputs_r+0x12>
 800725a:	2000      	movs	r0, #0
 800725c:	e007      	b.n	800726e <__sfputs_r+0x22>
 800725e:	463a      	mov	r2, r7
 8007260:	4630      	mov	r0, r6
 8007262:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007266:	f7ff ffdc 	bl	8007222 <__sfputc_r>
 800726a:	1c43      	adds	r3, r0, #1
 800726c:	d1f3      	bne.n	8007256 <__sfputs_r+0xa>
 800726e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007270 <_vfiprintf_r>:
 8007270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007274:	460d      	mov	r5, r1
 8007276:	4614      	mov	r4, r2
 8007278:	4698      	mov	r8, r3
 800727a:	4606      	mov	r6, r0
 800727c:	b09d      	sub	sp, #116	@ 0x74
 800727e:	b118      	cbz	r0, 8007288 <_vfiprintf_r+0x18>
 8007280:	6a03      	ldr	r3, [r0, #32]
 8007282:	b90b      	cbnz	r3, 8007288 <_vfiprintf_r+0x18>
 8007284:	f7fe fac4 	bl	8005810 <__sinit>
 8007288:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800728a:	07d9      	lsls	r1, r3, #31
 800728c:	d405      	bmi.n	800729a <_vfiprintf_r+0x2a>
 800728e:	89ab      	ldrh	r3, [r5, #12]
 8007290:	059a      	lsls	r2, r3, #22
 8007292:	d402      	bmi.n	800729a <_vfiprintf_r+0x2a>
 8007294:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007296:	f7fe fbb2 	bl	80059fe <__retarget_lock_acquire_recursive>
 800729a:	89ab      	ldrh	r3, [r5, #12]
 800729c:	071b      	lsls	r3, r3, #28
 800729e:	d501      	bpl.n	80072a4 <_vfiprintf_r+0x34>
 80072a0:	692b      	ldr	r3, [r5, #16]
 80072a2:	b99b      	cbnz	r3, 80072cc <_vfiprintf_r+0x5c>
 80072a4:	4629      	mov	r1, r5
 80072a6:	4630      	mov	r0, r6
 80072a8:	f000 f938 	bl	800751c <__swsetup_r>
 80072ac:	b170      	cbz	r0, 80072cc <_vfiprintf_r+0x5c>
 80072ae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80072b0:	07dc      	lsls	r4, r3, #31
 80072b2:	d504      	bpl.n	80072be <_vfiprintf_r+0x4e>
 80072b4:	f04f 30ff 	mov.w	r0, #4294967295
 80072b8:	b01d      	add	sp, #116	@ 0x74
 80072ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072be:	89ab      	ldrh	r3, [r5, #12]
 80072c0:	0598      	lsls	r0, r3, #22
 80072c2:	d4f7      	bmi.n	80072b4 <_vfiprintf_r+0x44>
 80072c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80072c6:	f7fe fb9b 	bl	8005a00 <__retarget_lock_release_recursive>
 80072ca:	e7f3      	b.n	80072b4 <_vfiprintf_r+0x44>
 80072cc:	2300      	movs	r3, #0
 80072ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80072d0:	2320      	movs	r3, #32
 80072d2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80072d6:	2330      	movs	r3, #48	@ 0x30
 80072d8:	f04f 0901 	mov.w	r9, #1
 80072dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80072e0:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800748c <_vfiprintf_r+0x21c>
 80072e4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80072e8:	4623      	mov	r3, r4
 80072ea:	469a      	mov	sl, r3
 80072ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 80072f0:	b10a      	cbz	r2, 80072f6 <_vfiprintf_r+0x86>
 80072f2:	2a25      	cmp	r2, #37	@ 0x25
 80072f4:	d1f9      	bne.n	80072ea <_vfiprintf_r+0x7a>
 80072f6:	ebba 0b04 	subs.w	fp, sl, r4
 80072fa:	d00b      	beq.n	8007314 <_vfiprintf_r+0xa4>
 80072fc:	465b      	mov	r3, fp
 80072fe:	4622      	mov	r2, r4
 8007300:	4629      	mov	r1, r5
 8007302:	4630      	mov	r0, r6
 8007304:	f7ff ffa2 	bl	800724c <__sfputs_r>
 8007308:	3001      	adds	r0, #1
 800730a:	f000 80a7 	beq.w	800745c <_vfiprintf_r+0x1ec>
 800730e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007310:	445a      	add	r2, fp
 8007312:	9209      	str	r2, [sp, #36]	@ 0x24
 8007314:	f89a 3000 	ldrb.w	r3, [sl]
 8007318:	2b00      	cmp	r3, #0
 800731a:	f000 809f 	beq.w	800745c <_vfiprintf_r+0x1ec>
 800731e:	2300      	movs	r3, #0
 8007320:	f04f 32ff 	mov.w	r2, #4294967295
 8007324:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007328:	f10a 0a01 	add.w	sl, sl, #1
 800732c:	9304      	str	r3, [sp, #16]
 800732e:	9307      	str	r3, [sp, #28]
 8007330:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007334:	931a      	str	r3, [sp, #104]	@ 0x68
 8007336:	4654      	mov	r4, sl
 8007338:	2205      	movs	r2, #5
 800733a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800733e:	4853      	ldr	r0, [pc, #332]	@ (800748c <_vfiprintf_r+0x21c>)
 8007340:	f7fe fb5f 	bl	8005a02 <memchr>
 8007344:	9a04      	ldr	r2, [sp, #16]
 8007346:	b9d8      	cbnz	r0, 8007380 <_vfiprintf_r+0x110>
 8007348:	06d1      	lsls	r1, r2, #27
 800734a:	bf44      	itt	mi
 800734c:	2320      	movmi	r3, #32
 800734e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007352:	0713      	lsls	r3, r2, #28
 8007354:	bf44      	itt	mi
 8007356:	232b      	movmi	r3, #43	@ 0x2b
 8007358:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800735c:	f89a 3000 	ldrb.w	r3, [sl]
 8007360:	2b2a      	cmp	r3, #42	@ 0x2a
 8007362:	d015      	beq.n	8007390 <_vfiprintf_r+0x120>
 8007364:	4654      	mov	r4, sl
 8007366:	2000      	movs	r0, #0
 8007368:	f04f 0c0a 	mov.w	ip, #10
 800736c:	9a07      	ldr	r2, [sp, #28]
 800736e:	4621      	mov	r1, r4
 8007370:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007374:	3b30      	subs	r3, #48	@ 0x30
 8007376:	2b09      	cmp	r3, #9
 8007378:	d94b      	bls.n	8007412 <_vfiprintf_r+0x1a2>
 800737a:	b1b0      	cbz	r0, 80073aa <_vfiprintf_r+0x13a>
 800737c:	9207      	str	r2, [sp, #28]
 800737e:	e014      	b.n	80073aa <_vfiprintf_r+0x13a>
 8007380:	eba0 0308 	sub.w	r3, r0, r8
 8007384:	fa09 f303 	lsl.w	r3, r9, r3
 8007388:	4313      	orrs	r3, r2
 800738a:	46a2      	mov	sl, r4
 800738c:	9304      	str	r3, [sp, #16]
 800738e:	e7d2      	b.n	8007336 <_vfiprintf_r+0xc6>
 8007390:	9b03      	ldr	r3, [sp, #12]
 8007392:	1d19      	adds	r1, r3, #4
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	9103      	str	r1, [sp, #12]
 8007398:	2b00      	cmp	r3, #0
 800739a:	bfbb      	ittet	lt
 800739c:	425b      	neglt	r3, r3
 800739e:	f042 0202 	orrlt.w	r2, r2, #2
 80073a2:	9307      	strge	r3, [sp, #28]
 80073a4:	9307      	strlt	r3, [sp, #28]
 80073a6:	bfb8      	it	lt
 80073a8:	9204      	strlt	r2, [sp, #16]
 80073aa:	7823      	ldrb	r3, [r4, #0]
 80073ac:	2b2e      	cmp	r3, #46	@ 0x2e
 80073ae:	d10a      	bne.n	80073c6 <_vfiprintf_r+0x156>
 80073b0:	7863      	ldrb	r3, [r4, #1]
 80073b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80073b4:	d132      	bne.n	800741c <_vfiprintf_r+0x1ac>
 80073b6:	9b03      	ldr	r3, [sp, #12]
 80073b8:	3402      	adds	r4, #2
 80073ba:	1d1a      	adds	r2, r3, #4
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	9203      	str	r2, [sp, #12]
 80073c0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80073c4:	9305      	str	r3, [sp, #20]
 80073c6:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007490 <_vfiprintf_r+0x220>
 80073ca:	2203      	movs	r2, #3
 80073cc:	4650      	mov	r0, sl
 80073ce:	7821      	ldrb	r1, [r4, #0]
 80073d0:	f7fe fb17 	bl	8005a02 <memchr>
 80073d4:	b138      	cbz	r0, 80073e6 <_vfiprintf_r+0x176>
 80073d6:	2240      	movs	r2, #64	@ 0x40
 80073d8:	9b04      	ldr	r3, [sp, #16]
 80073da:	eba0 000a 	sub.w	r0, r0, sl
 80073de:	4082      	lsls	r2, r0
 80073e0:	4313      	orrs	r3, r2
 80073e2:	3401      	adds	r4, #1
 80073e4:	9304      	str	r3, [sp, #16]
 80073e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073ea:	2206      	movs	r2, #6
 80073ec:	4829      	ldr	r0, [pc, #164]	@ (8007494 <_vfiprintf_r+0x224>)
 80073ee:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80073f2:	f7fe fb06 	bl	8005a02 <memchr>
 80073f6:	2800      	cmp	r0, #0
 80073f8:	d03f      	beq.n	800747a <_vfiprintf_r+0x20a>
 80073fa:	4b27      	ldr	r3, [pc, #156]	@ (8007498 <_vfiprintf_r+0x228>)
 80073fc:	bb1b      	cbnz	r3, 8007446 <_vfiprintf_r+0x1d6>
 80073fe:	9b03      	ldr	r3, [sp, #12]
 8007400:	3307      	adds	r3, #7
 8007402:	f023 0307 	bic.w	r3, r3, #7
 8007406:	3308      	adds	r3, #8
 8007408:	9303      	str	r3, [sp, #12]
 800740a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800740c:	443b      	add	r3, r7
 800740e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007410:	e76a      	b.n	80072e8 <_vfiprintf_r+0x78>
 8007412:	460c      	mov	r4, r1
 8007414:	2001      	movs	r0, #1
 8007416:	fb0c 3202 	mla	r2, ip, r2, r3
 800741a:	e7a8      	b.n	800736e <_vfiprintf_r+0xfe>
 800741c:	2300      	movs	r3, #0
 800741e:	f04f 0c0a 	mov.w	ip, #10
 8007422:	4619      	mov	r1, r3
 8007424:	3401      	adds	r4, #1
 8007426:	9305      	str	r3, [sp, #20]
 8007428:	4620      	mov	r0, r4
 800742a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800742e:	3a30      	subs	r2, #48	@ 0x30
 8007430:	2a09      	cmp	r2, #9
 8007432:	d903      	bls.n	800743c <_vfiprintf_r+0x1cc>
 8007434:	2b00      	cmp	r3, #0
 8007436:	d0c6      	beq.n	80073c6 <_vfiprintf_r+0x156>
 8007438:	9105      	str	r1, [sp, #20]
 800743a:	e7c4      	b.n	80073c6 <_vfiprintf_r+0x156>
 800743c:	4604      	mov	r4, r0
 800743e:	2301      	movs	r3, #1
 8007440:	fb0c 2101 	mla	r1, ip, r1, r2
 8007444:	e7f0      	b.n	8007428 <_vfiprintf_r+0x1b8>
 8007446:	ab03      	add	r3, sp, #12
 8007448:	9300      	str	r3, [sp, #0]
 800744a:	462a      	mov	r2, r5
 800744c:	4630      	mov	r0, r6
 800744e:	4b13      	ldr	r3, [pc, #76]	@ (800749c <_vfiprintf_r+0x22c>)
 8007450:	a904      	add	r1, sp, #16
 8007452:	f7fd fd93 	bl	8004f7c <_printf_float>
 8007456:	4607      	mov	r7, r0
 8007458:	1c78      	adds	r0, r7, #1
 800745a:	d1d6      	bne.n	800740a <_vfiprintf_r+0x19a>
 800745c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800745e:	07d9      	lsls	r1, r3, #31
 8007460:	d405      	bmi.n	800746e <_vfiprintf_r+0x1fe>
 8007462:	89ab      	ldrh	r3, [r5, #12]
 8007464:	059a      	lsls	r2, r3, #22
 8007466:	d402      	bmi.n	800746e <_vfiprintf_r+0x1fe>
 8007468:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800746a:	f7fe fac9 	bl	8005a00 <__retarget_lock_release_recursive>
 800746e:	89ab      	ldrh	r3, [r5, #12]
 8007470:	065b      	lsls	r3, r3, #25
 8007472:	f53f af1f 	bmi.w	80072b4 <_vfiprintf_r+0x44>
 8007476:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007478:	e71e      	b.n	80072b8 <_vfiprintf_r+0x48>
 800747a:	ab03      	add	r3, sp, #12
 800747c:	9300      	str	r3, [sp, #0]
 800747e:	462a      	mov	r2, r5
 8007480:	4630      	mov	r0, r6
 8007482:	4b06      	ldr	r3, [pc, #24]	@ (800749c <_vfiprintf_r+0x22c>)
 8007484:	a904      	add	r1, sp, #16
 8007486:	f7fe f817 	bl	80054b8 <_printf_i>
 800748a:	e7e4      	b.n	8007456 <_vfiprintf_r+0x1e6>
 800748c:	08007af7 	.word	0x08007af7
 8007490:	08007afd 	.word	0x08007afd
 8007494:	08007b01 	.word	0x08007b01
 8007498:	08004f7d 	.word	0x08004f7d
 800749c:	0800724d 	.word	0x0800724d

080074a0 <__swbuf_r>:
 80074a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074a2:	460e      	mov	r6, r1
 80074a4:	4614      	mov	r4, r2
 80074a6:	4605      	mov	r5, r0
 80074a8:	b118      	cbz	r0, 80074b2 <__swbuf_r+0x12>
 80074aa:	6a03      	ldr	r3, [r0, #32]
 80074ac:	b90b      	cbnz	r3, 80074b2 <__swbuf_r+0x12>
 80074ae:	f7fe f9af 	bl	8005810 <__sinit>
 80074b2:	69a3      	ldr	r3, [r4, #24]
 80074b4:	60a3      	str	r3, [r4, #8]
 80074b6:	89a3      	ldrh	r3, [r4, #12]
 80074b8:	071a      	lsls	r2, r3, #28
 80074ba:	d501      	bpl.n	80074c0 <__swbuf_r+0x20>
 80074bc:	6923      	ldr	r3, [r4, #16]
 80074be:	b943      	cbnz	r3, 80074d2 <__swbuf_r+0x32>
 80074c0:	4621      	mov	r1, r4
 80074c2:	4628      	mov	r0, r5
 80074c4:	f000 f82a 	bl	800751c <__swsetup_r>
 80074c8:	b118      	cbz	r0, 80074d2 <__swbuf_r+0x32>
 80074ca:	f04f 37ff 	mov.w	r7, #4294967295
 80074ce:	4638      	mov	r0, r7
 80074d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80074d2:	6823      	ldr	r3, [r4, #0]
 80074d4:	6922      	ldr	r2, [r4, #16]
 80074d6:	b2f6      	uxtb	r6, r6
 80074d8:	1a98      	subs	r0, r3, r2
 80074da:	6963      	ldr	r3, [r4, #20]
 80074dc:	4637      	mov	r7, r6
 80074de:	4283      	cmp	r3, r0
 80074e0:	dc05      	bgt.n	80074ee <__swbuf_r+0x4e>
 80074e2:	4621      	mov	r1, r4
 80074e4:	4628      	mov	r0, r5
 80074e6:	f7ff fdf9 	bl	80070dc <_fflush_r>
 80074ea:	2800      	cmp	r0, #0
 80074ec:	d1ed      	bne.n	80074ca <__swbuf_r+0x2a>
 80074ee:	68a3      	ldr	r3, [r4, #8]
 80074f0:	3b01      	subs	r3, #1
 80074f2:	60a3      	str	r3, [r4, #8]
 80074f4:	6823      	ldr	r3, [r4, #0]
 80074f6:	1c5a      	adds	r2, r3, #1
 80074f8:	6022      	str	r2, [r4, #0]
 80074fa:	701e      	strb	r6, [r3, #0]
 80074fc:	6962      	ldr	r2, [r4, #20]
 80074fe:	1c43      	adds	r3, r0, #1
 8007500:	429a      	cmp	r2, r3
 8007502:	d004      	beq.n	800750e <__swbuf_r+0x6e>
 8007504:	89a3      	ldrh	r3, [r4, #12]
 8007506:	07db      	lsls	r3, r3, #31
 8007508:	d5e1      	bpl.n	80074ce <__swbuf_r+0x2e>
 800750a:	2e0a      	cmp	r6, #10
 800750c:	d1df      	bne.n	80074ce <__swbuf_r+0x2e>
 800750e:	4621      	mov	r1, r4
 8007510:	4628      	mov	r0, r5
 8007512:	f7ff fde3 	bl	80070dc <_fflush_r>
 8007516:	2800      	cmp	r0, #0
 8007518:	d0d9      	beq.n	80074ce <__swbuf_r+0x2e>
 800751a:	e7d6      	b.n	80074ca <__swbuf_r+0x2a>

0800751c <__swsetup_r>:
 800751c:	b538      	push	{r3, r4, r5, lr}
 800751e:	4b29      	ldr	r3, [pc, #164]	@ (80075c4 <__swsetup_r+0xa8>)
 8007520:	4605      	mov	r5, r0
 8007522:	6818      	ldr	r0, [r3, #0]
 8007524:	460c      	mov	r4, r1
 8007526:	b118      	cbz	r0, 8007530 <__swsetup_r+0x14>
 8007528:	6a03      	ldr	r3, [r0, #32]
 800752a:	b90b      	cbnz	r3, 8007530 <__swsetup_r+0x14>
 800752c:	f7fe f970 	bl	8005810 <__sinit>
 8007530:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007534:	0719      	lsls	r1, r3, #28
 8007536:	d422      	bmi.n	800757e <__swsetup_r+0x62>
 8007538:	06da      	lsls	r2, r3, #27
 800753a:	d407      	bmi.n	800754c <__swsetup_r+0x30>
 800753c:	2209      	movs	r2, #9
 800753e:	602a      	str	r2, [r5, #0]
 8007540:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007544:	f04f 30ff 	mov.w	r0, #4294967295
 8007548:	81a3      	strh	r3, [r4, #12]
 800754a:	e033      	b.n	80075b4 <__swsetup_r+0x98>
 800754c:	0758      	lsls	r0, r3, #29
 800754e:	d512      	bpl.n	8007576 <__swsetup_r+0x5a>
 8007550:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007552:	b141      	cbz	r1, 8007566 <__swsetup_r+0x4a>
 8007554:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007558:	4299      	cmp	r1, r3
 800755a:	d002      	beq.n	8007562 <__swsetup_r+0x46>
 800755c:	4628      	mov	r0, r5
 800755e:	f7ff f8bf 	bl	80066e0 <_free_r>
 8007562:	2300      	movs	r3, #0
 8007564:	6363      	str	r3, [r4, #52]	@ 0x34
 8007566:	89a3      	ldrh	r3, [r4, #12]
 8007568:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800756c:	81a3      	strh	r3, [r4, #12]
 800756e:	2300      	movs	r3, #0
 8007570:	6063      	str	r3, [r4, #4]
 8007572:	6923      	ldr	r3, [r4, #16]
 8007574:	6023      	str	r3, [r4, #0]
 8007576:	89a3      	ldrh	r3, [r4, #12]
 8007578:	f043 0308 	orr.w	r3, r3, #8
 800757c:	81a3      	strh	r3, [r4, #12]
 800757e:	6923      	ldr	r3, [r4, #16]
 8007580:	b94b      	cbnz	r3, 8007596 <__swsetup_r+0x7a>
 8007582:	89a3      	ldrh	r3, [r4, #12]
 8007584:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007588:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800758c:	d003      	beq.n	8007596 <__swsetup_r+0x7a>
 800758e:	4621      	mov	r1, r4
 8007590:	4628      	mov	r0, r5
 8007592:	f000 f882 	bl	800769a <__smakebuf_r>
 8007596:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800759a:	f013 0201 	ands.w	r2, r3, #1
 800759e:	d00a      	beq.n	80075b6 <__swsetup_r+0x9a>
 80075a0:	2200      	movs	r2, #0
 80075a2:	60a2      	str	r2, [r4, #8]
 80075a4:	6962      	ldr	r2, [r4, #20]
 80075a6:	4252      	negs	r2, r2
 80075a8:	61a2      	str	r2, [r4, #24]
 80075aa:	6922      	ldr	r2, [r4, #16]
 80075ac:	b942      	cbnz	r2, 80075c0 <__swsetup_r+0xa4>
 80075ae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80075b2:	d1c5      	bne.n	8007540 <__swsetup_r+0x24>
 80075b4:	bd38      	pop	{r3, r4, r5, pc}
 80075b6:	0799      	lsls	r1, r3, #30
 80075b8:	bf58      	it	pl
 80075ba:	6962      	ldrpl	r2, [r4, #20]
 80075bc:	60a2      	str	r2, [r4, #8]
 80075be:	e7f4      	b.n	80075aa <__swsetup_r+0x8e>
 80075c0:	2000      	movs	r0, #0
 80075c2:	e7f7      	b.n	80075b4 <__swsetup_r+0x98>
 80075c4:	20000018 	.word	0x20000018

080075c8 <_raise_r>:
 80075c8:	291f      	cmp	r1, #31
 80075ca:	b538      	push	{r3, r4, r5, lr}
 80075cc:	4605      	mov	r5, r0
 80075ce:	460c      	mov	r4, r1
 80075d0:	d904      	bls.n	80075dc <_raise_r+0x14>
 80075d2:	2316      	movs	r3, #22
 80075d4:	6003      	str	r3, [r0, #0]
 80075d6:	f04f 30ff 	mov.w	r0, #4294967295
 80075da:	bd38      	pop	{r3, r4, r5, pc}
 80075dc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80075de:	b112      	cbz	r2, 80075e6 <_raise_r+0x1e>
 80075e0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80075e4:	b94b      	cbnz	r3, 80075fa <_raise_r+0x32>
 80075e6:	4628      	mov	r0, r5
 80075e8:	f000 f830 	bl	800764c <_getpid_r>
 80075ec:	4622      	mov	r2, r4
 80075ee:	4601      	mov	r1, r0
 80075f0:	4628      	mov	r0, r5
 80075f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80075f6:	f000 b817 	b.w	8007628 <_kill_r>
 80075fa:	2b01      	cmp	r3, #1
 80075fc:	d00a      	beq.n	8007614 <_raise_r+0x4c>
 80075fe:	1c59      	adds	r1, r3, #1
 8007600:	d103      	bne.n	800760a <_raise_r+0x42>
 8007602:	2316      	movs	r3, #22
 8007604:	6003      	str	r3, [r0, #0]
 8007606:	2001      	movs	r0, #1
 8007608:	e7e7      	b.n	80075da <_raise_r+0x12>
 800760a:	2100      	movs	r1, #0
 800760c:	4620      	mov	r0, r4
 800760e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007612:	4798      	blx	r3
 8007614:	2000      	movs	r0, #0
 8007616:	e7e0      	b.n	80075da <_raise_r+0x12>

08007618 <raise>:
 8007618:	4b02      	ldr	r3, [pc, #8]	@ (8007624 <raise+0xc>)
 800761a:	4601      	mov	r1, r0
 800761c:	6818      	ldr	r0, [r3, #0]
 800761e:	f7ff bfd3 	b.w	80075c8 <_raise_r>
 8007622:	bf00      	nop
 8007624:	20000018 	.word	0x20000018

08007628 <_kill_r>:
 8007628:	b538      	push	{r3, r4, r5, lr}
 800762a:	2300      	movs	r3, #0
 800762c:	4d06      	ldr	r5, [pc, #24]	@ (8007648 <_kill_r+0x20>)
 800762e:	4604      	mov	r4, r0
 8007630:	4608      	mov	r0, r1
 8007632:	4611      	mov	r1, r2
 8007634:	602b      	str	r3, [r5, #0]
 8007636:	f7f9 ff44 	bl	80014c2 <_kill>
 800763a:	1c43      	adds	r3, r0, #1
 800763c:	d102      	bne.n	8007644 <_kill_r+0x1c>
 800763e:	682b      	ldr	r3, [r5, #0]
 8007640:	b103      	cbz	r3, 8007644 <_kill_r+0x1c>
 8007642:	6023      	str	r3, [r4, #0]
 8007644:	bd38      	pop	{r3, r4, r5, pc}
 8007646:	bf00      	nop
 8007648:	200005ec 	.word	0x200005ec

0800764c <_getpid_r>:
 800764c:	f7f9 bf32 	b.w	80014b4 <_getpid>

08007650 <__swhatbuf_r>:
 8007650:	b570      	push	{r4, r5, r6, lr}
 8007652:	460c      	mov	r4, r1
 8007654:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007658:	4615      	mov	r5, r2
 800765a:	2900      	cmp	r1, #0
 800765c:	461e      	mov	r6, r3
 800765e:	b096      	sub	sp, #88	@ 0x58
 8007660:	da0c      	bge.n	800767c <__swhatbuf_r+0x2c>
 8007662:	89a3      	ldrh	r3, [r4, #12]
 8007664:	2100      	movs	r1, #0
 8007666:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800766a:	bf14      	ite	ne
 800766c:	2340      	movne	r3, #64	@ 0x40
 800766e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007672:	2000      	movs	r0, #0
 8007674:	6031      	str	r1, [r6, #0]
 8007676:	602b      	str	r3, [r5, #0]
 8007678:	b016      	add	sp, #88	@ 0x58
 800767a:	bd70      	pop	{r4, r5, r6, pc}
 800767c:	466a      	mov	r2, sp
 800767e:	f000 f849 	bl	8007714 <_fstat_r>
 8007682:	2800      	cmp	r0, #0
 8007684:	dbed      	blt.n	8007662 <__swhatbuf_r+0x12>
 8007686:	9901      	ldr	r1, [sp, #4]
 8007688:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800768c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007690:	4259      	negs	r1, r3
 8007692:	4159      	adcs	r1, r3
 8007694:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007698:	e7eb      	b.n	8007672 <__swhatbuf_r+0x22>

0800769a <__smakebuf_r>:
 800769a:	898b      	ldrh	r3, [r1, #12]
 800769c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800769e:	079d      	lsls	r5, r3, #30
 80076a0:	4606      	mov	r6, r0
 80076a2:	460c      	mov	r4, r1
 80076a4:	d507      	bpl.n	80076b6 <__smakebuf_r+0x1c>
 80076a6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80076aa:	6023      	str	r3, [r4, #0]
 80076ac:	6123      	str	r3, [r4, #16]
 80076ae:	2301      	movs	r3, #1
 80076b0:	6163      	str	r3, [r4, #20]
 80076b2:	b003      	add	sp, #12
 80076b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076b6:	466a      	mov	r2, sp
 80076b8:	ab01      	add	r3, sp, #4
 80076ba:	f7ff ffc9 	bl	8007650 <__swhatbuf_r>
 80076be:	9f00      	ldr	r7, [sp, #0]
 80076c0:	4605      	mov	r5, r0
 80076c2:	4639      	mov	r1, r7
 80076c4:	4630      	mov	r0, r6
 80076c6:	f7ff f87d 	bl	80067c4 <_malloc_r>
 80076ca:	b948      	cbnz	r0, 80076e0 <__smakebuf_r+0x46>
 80076cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80076d0:	059a      	lsls	r2, r3, #22
 80076d2:	d4ee      	bmi.n	80076b2 <__smakebuf_r+0x18>
 80076d4:	f023 0303 	bic.w	r3, r3, #3
 80076d8:	f043 0302 	orr.w	r3, r3, #2
 80076dc:	81a3      	strh	r3, [r4, #12]
 80076de:	e7e2      	b.n	80076a6 <__smakebuf_r+0xc>
 80076e0:	89a3      	ldrh	r3, [r4, #12]
 80076e2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80076e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80076ea:	81a3      	strh	r3, [r4, #12]
 80076ec:	9b01      	ldr	r3, [sp, #4]
 80076ee:	6020      	str	r0, [r4, #0]
 80076f0:	b15b      	cbz	r3, 800770a <__smakebuf_r+0x70>
 80076f2:	4630      	mov	r0, r6
 80076f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80076f8:	f000 f81e 	bl	8007738 <_isatty_r>
 80076fc:	b128      	cbz	r0, 800770a <__smakebuf_r+0x70>
 80076fe:	89a3      	ldrh	r3, [r4, #12]
 8007700:	f023 0303 	bic.w	r3, r3, #3
 8007704:	f043 0301 	orr.w	r3, r3, #1
 8007708:	81a3      	strh	r3, [r4, #12]
 800770a:	89a3      	ldrh	r3, [r4, #12]
 800770c:	431d      	orrs	r5, r3
 800770e:	81a5      	strh	r5, [r4, #12]
 8007710:	e7cf      	b.n	80076b2 <__smakebuf_r+0x18>
	...

08007714 <_fstat_r>:
 8007714:	b538      	push	{r3, r4, r5, lr}
 8007716:	2300      	movs	r3, #0
 8007718:	4d06      	ldr	r5, [pc, #24]	@ (8007734 <_fstat_r+0x20>)
 800771a:	4604      	mov	r4, r0
 800771c:	4608      	mov	r0, r1
 800771e:	4611      	mov	r1, r2
 8007720:	602b      	str	r3, [r5, #0]
 8007722:	f7f9 ff2d 	bl	8001580 <_fstat>
 8007726:	1c43      	adds	r3, r0, #1
 8007728:	d102      	bne.n	8007730 <_fstat_r+0x1c>
 800772a:	682b      	ldr	r3, [r5, #0]
 800772c:	b103      	cbz	r3, 8007730 <_fstat_r+0x1c>
 800772e:	6023      	str	r3, [r4, #0]
 8007730:	bd38      	pop	{r3, r4, r5, pc}
 8007732:	bf00      	nop
 8007734:	200005ec 	.word	0x200005ec

08007738 <_isatty_r>:
 8007738:	b538      	push	{r3, r4, r5, lr}
 800773a:	2300      	movs	r3, #0
 800773c:	4d05      	ldr	r5, [pc, #20]	@ (8007754 <_isatty_r+0x1c>)
 800773e:	4604      	mov	r4, r0
 8007740:	4608      	mov	r0, r1
 8007742:	602b      	str	r3, [r5, #0]
 8007744:	f7f9 ff2b 	bl	800159e <_isatty>
 8007748:	1c43      	adds	r3, r0, #1
 800774a:	d102      	bne.n	8007752 <_isatty_r+0x1a>
 800774c:	682b      	ldr	r3, [r5, #0]
 800774e:	b103      	cbz	r3, 8007752 <_isatty_r+0x1a>
 8007750:	6023      	str	r3, [r4, #0]
 8007752:	bd38      	pop	{r3, r4, r5, pc}
 8007754:	200005ec 	.word	0x200005ec

08007758 <_init>:
 8007758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800775a:	bf00      	nop
 800775c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800775e:	bc08      	pop	{r3}
 8007760:	469e      	mov	lr, r3
 8007762:	4770      	bx	lr

08007764 <_fini>:
 8007764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007766:	bf00      	nop
 8007768:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800776a:	bc08      	pop	{r3}
 800776c:	469e      	mov	lr, r3
 800776e:	4770      	bx	lr
