

================================================================
== Vitis HLS Report for 'conv_fprop'
================================================================
* Date:           Fri Mar  7 17:17:20 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       conv_fprop_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.983 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_89_1       |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_92_2      |        ?|        ?|         ?|          -|          -|     ?|        no|
        |  ++ VITIS_LOOP_52_1    |        ?|        ?|         ?|          -|          -|     ?|        no|
        |   +++ VITIS_LOOP_54_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 26 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 14 
13 --> 14 
14 --> 15 8 
15 --> 16 14 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 15 
26 --> 27 
27 --> 28 
28 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.29>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../source/hls.cpp:89]   --->   Operation 29 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 30 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%layer_map_w_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %layer_map_w" [../source/hls.cpp:88]   --->   Operation 31 'read' 'layer_map_w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%layer_map_h_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %layer_map_h" [../source/hls.cpp:88]   --->   Operation 32 'read' 'layer_map_h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (2.29ns)   --->   "%size = mul i32 %layer_map_h_read, i32 %layer_map_w_read" [../source/hls.cpp:88]   --->   Operation 33 'mul' 'size' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i32 %layer_map_w_read" [../source/hls.cpp:89]   --->   Operation 34 'trunc' 'trunc_ln89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln89 = store i31 0, i31 %i" [../source/hls.cpp:89]   --->   Operation 35 'store' 'store_ln89' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 36 [1/2] (2.29ns)   --->   "%size = mul i32 %layer_map_h_read, i32 %layer_map_w_read" [../source/hls.cpp:88]   --->   Operation 36 'mul' 'size' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.88>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%spectopmodule_ln85 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../source/hls.cpp:85]   --->   Operation 37 'spectopmodule' 'spectopmodule_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %prev_layer_map_w"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %prev_layer_map_w, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %prev_layer_map_h"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %prev_layer_map_h, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %prev_layer_map_count"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %prev_layer_map_count, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %prev_layer_map_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %prev_layer_map_data"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %prev_layer_map_error, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %prev_layer_map_error"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %prev_layer_map_b, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %prev_layer_map_b"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %prev_layer_map_db, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %prev_layer_map_db"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %prev_layer_kernel_w"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %prev_layer_kernel_w, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %prev_layer_kernel_h"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %prev_layer_kernel_h, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %prev_layer_kernel_count"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %prev_layer_kernel_count, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3200 %prev_layer_kernel, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3200 %prev_layer_kernel"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %prev_layer_map_common, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %prev_layer_map_common"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_map_w"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_map_w, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_map_h"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_map_h, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_map_count"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_map_count, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_map_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %layer_map_data"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_map_error, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %layer_map_error"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_map_b, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %layer_map_b"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_map_db, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %layer_map_db"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_kernel_w"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_kernel_w, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_kernel_h"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_kernel_h, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_kernel_count"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_kernel_count, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3200 %layer_kernel, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3200 %layer_kernel"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_map_common, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %layer_map_common"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %pconnection, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %pconnection"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%layer_map_count_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %layer_map_count"   --->   Operation 88 'read' 'layer_map_count_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.88ns)   --->   "%empty = icmp_eq  i32 %size, i32 0" [../source/hls.cpp:88]   --->   Operation 89 'icmp' 'empty' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%prev_layer_map_count_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %prev_layer_map_count"   --->   Operation 90 'read' 'prev_layer_map_count_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%empty_18 = trunc i32 %layer_map_count_read"   --->   Operation 91 'trunc' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln89 = br void %for.body" [../source/hls.cpp:89]   --->   Operation 92 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.14>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%i_2 = load i31 %i" [../source/hls.cpp:89]   --->   Operation 93 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i31 %i_2" [../source/hls.cpp:89]   --->   Operation 94 'zext' 'zext_ln89_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.88ns)   --->   "%icmp_ln89 = icmp_slt  i32 %zext_ln89_1, i32 %layer_map_count_read" [../source/hls.cpp:89]   --->   Operation 95 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.87ns)   --->   "%add_ln89 = add i31 %i_2, i31 1" [../source/hls.cpp:89]   --->   Operation 96 'add' 'add_ln89' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %for.end44.loopexit, void %for.body.split" [../source/hls.cpp:89]   --->   Operation 97 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln89_1 = trunc i31 %i_2" [../source/hls.cpp:89]   --->   Operation 98 'trunc' 'trunc_ln89_1' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i31 %i_2" [../source/hls.cpp:89]   --->   Operation 99 'zext' 'zext_ln89' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i7.i10, i7 %trunc_ln89_1, i10 0" [../source/hls.cpp:108]   --->   Operation 100 'bitconcatenate' 'tmp' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln89_2 = trunc i31 %i_2" [../source/hls.cpp:89]   --->   Operation 101 'trunc' 'trunc_ln89_2' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../source/hls.cpp:89]   --->   Operation 102 'specloopname' 'specloopname_ln89' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %empty, void %memset.loop.preheader, void %VITIS_LOOP_92_2" [../source/hls.cpp:91]   --->   Operation 103 'br' 'br_ln91' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_4 : Operation 104 [2/2] (1.26ns)   --->   "%call_ln88 = call void @conv_fprop_Pipeline_1, i64 %layer_map_common, i32 %size" [../source/hls.cpp:88]   --->   Operation 104 'call' 'call_ln88' <Predicate = (icmp_ln89 & !empty)> <Delay = 1.26> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%ret_ln111 = ret" [../source/hls.cpp:111]   --->   Operation 105 'ret' 'ret_ln111' <Predicate = (!icmp_ln89)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.38>
ST_5 : Operation 106 [1/2] (2.38ns)   --->   "%call_ln88 = call void @conv_fprop_Pipeline_1, i64 %layer_map_common, i32 %size" [../source/hls.cpp:88]   --->   Operation 106 'call' 'call_ln88' <Predicate = (!empty)> <Delay = 2.38> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_92_2"   --->   Operation 107 'br' 'br_ln0' <Predicate = (!empty)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%layer_kernel_w_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %layer_kernel_w" [../source/hls.cpp:102]   --->   Operation 108 'read' 'layer_kernel_w_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i32 %layer_kernel_w_read" [../source/hls.cpp:102]   --->   Operation 109 'trunc' 'trunc_ln102' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%layer_kernel_h_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %layer_kernel_h" [../source/hls.cpp:102]   --->   Operation 110 'read' 'layer_kernel_h_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i32 %layer_kernel_h_read" [../source/hls.cpp:52->../source/hls.cpp:100]   --->   Operation 111 'trunc' 'trunc_ln52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.88ns)   --->   "%empty_19 = icmp_sgt  i32 %layer_kernel_h_read, i32 0" [../source/hls.cpp:102]   --->   Operation 112 'icmp' 'empty_19' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.25ns)   --->   "%smax = select i1 %empty_19, i31 %trunc_ln52, i31 0" [../source/hls.cpp:102]   --->   Operation 113 'select' 'smax' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.88ns)   --->   "%empty_20 = icmp_sgt  i32 %layer_kernel_w_read, i32 0" [../source/hls.cpp:102]   --->   Operation 114 'icmp' 'empty_20' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.25ns)   --->   "%smax1 = select i1 %empty_20, i31 %trunc_ln102, i31 0" [../source/hls.cpp:102]   --->   Operation 115 'select' 'smax1' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.29>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i31 %smax" [../source/hls.cpp:101]   --->   Operation 116 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln101_1 = zext i31 %smax1" [../source/hls.cpp:101]   --->   Operation 117 'zext' 'zext_ln101_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [2/2] (2.29ns)   --->   "%mul_ln101 = mul i62 %zext_ln101, i62 %zext_ln101_1" [../source/hls.cpp:101]   --->   Operation 118 'mul' 'mul_ln101' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.29>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%prev_layer_map_w_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %prev_layer_map_w" [../source/hls.cpp:101]   --->   Operation 119 'read' 'prev_layer_map_w_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln52_1 = trunc i32 %prev_layer_map_w_read" [../source/hls.cpp:52->../source/hls.cpp:100]   --->   Operation 120 'trunc' 'trunc_ln52_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/2] (2.29ns)   --->   "%mul_ln101 = mul i62 %zext_ln101, i62 %zext_ln101_1" [../source/hls.cpp:101]   --->   Operation 121 'mul' 'mul_ln101' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.38ns)   --->   "%br_ln92 = br void %for.body6" [../source/hls.cpp:92]   --->   Operation 122 'br' 'br_ln92' <Predicate = true> <Delay = 0.38>

State 8 <SV = 7> <Delay = 1.26>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%j = phi i31 0, void %VITIS_LOOP_92_2, i31 %add_ln92, void %for.inc" [../source/hls.cpp:92]   --->   Operation 123 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i31 %j" [../source/hls.cpp:92]   --->   Operation 124 'zext' 'zext_ln92' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.88ns)   --->   "%icmp_ln92 = icmp_slt  i32 %zext_ln92, i32 %prev_layer_map_count_read" [../source/hls.cpp:92]   --->   Operation 125 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.87ns)   --->   "%add_ln92 = add i31 %j, i31 1" [../source/hls.cpp:92]   --->   Operation 126 'add' 'add_ln92' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %VITIS_LOOP_106_3.loopexit, void %for.body6.split" [../source/hls.cpp:92]   --->   Operation 127 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i31 %j" [../source/hls.cpp:92]   --->   Operation 128 'trunc' 'trunc_ln92' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln92_1 = trunc i31 %j" [../source/hls.cpp:92]   --->   Operation 129 'trunc' 'trunc_ln92_1' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_8 : Operation 130 [3/3] (0.99ns) (grouped into DSP with root node add_ln94)   --->   "%mul_ln94 = mul i11 %trunc_ln92_1, i11 %empty_18" [../source/hls.cpp:94]   --->   Operation 130 'mul' 'mul_ln94' <Predicate = (icmp_ln92)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%layer_map_b_addr = getelementptr i64 %layer_map_b, i64 0, i64 %zext_ln89" [../source/hls.cpp:89]   --->   Operation 131 'getelementptr' 'layer_map_b_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_8 : Operation 132 [2/2] (1.20ns)   --->   "%layer_map_b_load = load i7 %layer_map_b_addr" [../source/hls.cpp:89]   --->   Operation 132 'load' 'layer_map_b_load' <Predicate = (!icmp_ln92)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 120> <RAM>
ST_8 : Operation 133 [1/1] (0.38ns)   --->   "%store_ln89 = store i31 %add_ln89, i31 %i" [../source/hls.cpp:89]   --->   Operation 133 'store' 'store_ln89' <Predicate = (!icmp_ln92)> <Delay = 0.38>

State 9 <SV = 8> <Delay = 0.99>
ST_9 : Operation 134 [2/3] (0.99ns) (grouped into DSP with root node add_ln94)   --->   "%mul_ln94 = mul i11 %trunc_ln92_1, i11 %empty_18" [../source/hls.cpp:94]   --->   Operation 134 'mul' 'mul_ln94' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 0.64>
ST_10 : Operation 135 [1/3] (0.00ns) (grouped into DSP with root node add_ln94)   --->   "%mul_ln94 = mul i11 %trunc_ln92_1, i11 %empty_18" [../source/hls.cpp:94]   --->   Operation 135 'mul' 'mul_ln94' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 136 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln94 = add i11 %mul_ln94, i11 %trunc_ln89_2" [../source/hls.cpp:94]   --->   Operation 136 'add' 'add_ln94' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 1.18>
ST_11 : Operation 137 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln94 = add i11 %mul_ln94, i11 %trunc_ln89_2" [../source/hls.cpp:94]   --->   Operation 137 'add' 'add_ln94' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i11 %add_ln94" [../source/hls.cpp:95]   --->   Operation 138 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%pconnection_addr = getelementptr i1 %pconnection, i64 0, i64 %zext_ln95" [../source/hls.cpp:95]   --->   Operation 139 'getelementptr' 'pconnection_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [2/2] (0.53ns)   --->   "%pconnection_load = load i7 %pconnection_addr" [../source/hls.cpp:95]   --->   Operation 140 'load' 'pconnection_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 96> <RAM>

State 12 <SV = 11> <Delay = 1.64>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i7.i10, i7 %trunc_ln92, i10 0" [../source/hls.cpp:61->../source/hls.cpp:100]   --->   Operation 141 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln92 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../source/hls.cpp:92]   --->   Operation 142 'specloopname' 'specloopname_ln92' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/2] ( I:0.53ns O:0.53ns )   --->   "%pconnection_load = load i7 %pconnection_addr" [../source/hls.cpp:95]   --->   Operation 143 'load' 'pconnection_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 96> <RAM>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %pconnection_load, void %for.inc, void %if.end" [../source/hls.cpp:95]   --->   Operation 144 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%layer_kernel_addr = getelementptr i3200 %layer_kernel, i64 0, i64 %zext_ln95" [../source/hls.cpp:95]   --->   Operation 145 'getelementptr' 'layer_kernel_addr' <Predicate = (pconnection_load)> <Delay = 0.00>
ST_12 : Operation 146 [2/2] (1.64ns)   --->   "%layer_kernel_load = load i11 %layer_kernel_addr" [../source/hls.cpp:95]   --->   Operation 146 'load' 'layer_kernel_load' <Predicate = (pconnection_load)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3200> <Depth = 1920> <RAM>

State 13 <SV = 12> <Delay = 1.64>
ST_13 : Operation 147 [1/2] ( I:1.64ns O:1.64ns )   --->   "%layer_kernel_load = load i11 %layer_kernel_addr" [../source/hls.cpp:95]   --->   Operation 147 'load' 'layer_kernel_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3200> <Depth = 1920> <RAM>
ST_13 : Operation 148 [1/1] (0.38ns)   --->   "%br_ln52 = br void %VITIS_LOOP_54_2.i" [../source/hls.cpp:52->../source/hls.cpp:100]   --->   Operation 148 'br' 'br_ln52' <Predicate = true> <Delay = 0.38>

State 14 <SV = 13> <Delay = 1.70>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%i_1 = phi i31 0, void %if.end, i31 %add_ln52, void %for.inc32.i.loopexit" [../source/hls.cpp:52->../source/hls.cpp:100]   --->   Operation 149 'phi' 'i_1' <Predicate = (pconnection_load)> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i31 %i_1" [../source/hls.cpp:52->../source/hls.cpp:100]   --->   Operation 150 'zext' 'zext_ln52' <Predicate = (pconnection_load)> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.88ns)   --->   "%icmp_ln52 = icmp_slt  i32 %zext_ln52, i32 %layer_map_h_read" [../source/hls.cpp:52->../source/hls.cpp:100]   --->   Operation 151 'icmp' 'icmp_ln52' <Predicate = (pconnection_load)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 152 [1/1] (0.87ns)   --->   "%add_ln52 = add i31 %i_1, i31 1" [../source/hls.cpp:52->../source/hls.cpp:100]   --->   Operation 152 'add' 'add_ln52' <Predicate = (pconnection_load)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.inc.loopexit, void %VITIS_LOOP_54_2.i.split" [../source/hls.cpp:52->../source/hls.cpp:100]   --->   Operation 153 'br' 'br_ln52' <Predicate = (pconnection_load)> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln52_2 = trunc i31 %i_1" [../source/hls.cpp:52->../source/hls.cpp:100]   --->   Operation 154 'trunc' 'trunc_ln52_2' <Predicate = (pconnection_load & icmp_ln52)> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln52_3 = trunc i31 %i_1" [../source/hls.cpp:52->../source/hls.cpp:100]   --->   Operation 155 'trunc' 'trunc_ln52_3' <Predicate = (pconnection_load & icmp_ln52)> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../source/hls.cpp:52->../source/hls.cpp:100]   --->   Operation 156 'specloopname' 'specloopname_ln52' <Predicate = (pconnection_load & icmp_ln52)> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (1.70ns)   --->   "%empty_21 = mul i10 %trunc_ln52_3, i10 %trunc_ln89" [../source/hls.cpp:52->../source/hls.cpp:100]   --->   Operation 157 'mul' 'empty_21' <Predicate = (pconnection_load & icmp_ln52)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 158 [1/1] (0.38ns)   --->   "%br_ln54 = br void %VITIS_LOOP_57_3.i" [../source/hls.cpp:54->../source/hls.cpp:100]   --->   Operation 158 'br' 'br_ln54' <Predicate = (pconnection_load & icmp_ln52)> <Delay = 0.38>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 159 'br' 'br_ln0' <Predicate = (pconnection_load & !icmp_ln52)> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln92 = br void %for.body6" [../source/hls.cpp:92]   --->   Operation 160 'br' 'br_ln92' <Predicate = (!icmp_ln52) | (!pconnection_load)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 1.92>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "%j_1 = phi i31 0, void %VITIS_LOOP_54_2.i.split, i31 %add_ln54, void %VITIS_LOOP_57_3.i.split" [../source/hls.cpp:54->../source/hls.cpp:100]   --->   Operation 161 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i31 %j_1" [../source/hls.cpp:54->../source/hls.cpp:100]   --->   Operation 162 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 163 [1/1] (0.88ns)   --->   "%icmp_ln54 = icmp_slt  i32 %zext_ln54, i32 %layer_map_w_read" [../source/hls.cpp:54->../source/hls.cpp:100]   --->   Operation 163 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 164 [1/1] (0.87ns)   --->   "%add_ln54 = add i31 %j_1, i31 1" [../source/hls.cpp:54->../source/hls.cpp:100]   --->   Operation 164 'add' 'add_ln54' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.inc32.i.loopexit, void %VITIS_LOOP_57_3.i.split" [../source/hls.cpp:54->../source/hls.cpp:100]   --->   Operation 165 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i31 %j_1" [../source/hls.cpp:54->../source/hls.cpp:100]   --->   Operation 166 'trunc' 'trunc_ln54' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln54_1 = trunc i31 %j_1" [../source/hls.cpp:54->../source/hls.cpp:100]   --->   Operation 167 'trunc' 'trunc_ln54_1' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_15 : Operation 168 [2/2] (0.00ns)   --->   "%call_ln102 = call void @conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4, i32 %layer_kernel_w_read, i62 %mul_ln101, i17 %trunc_ln52_2, i17 %trunc_ln52_1, i32 %layer_kernel_w_read, i17 %trunc_ln54, i17 %tmp_1, i64 %prev_layer_map_data, i3200 %layer_kernel_load, i64 %sum_loc" [../source/hls.cpp:102]   --->   Operation 168 'call' 'call_ln102' <Predicate = (icmp_ln54)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 169 [1/1] (0.72ns)   --->   "%add_ln64 = add i10 %trunc_ln54_1, i10 %empty_21" [../source/hls.cpp:64->../source/hls.cpp:100]   --->   Operation 169 'add' 'add_ln64' <Predicate = (icmp_ln54)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i10 %add_ln64" [../source/hls.cpp:64->../source/hls.cpp:100]   --->   Operation 170 'zext' 'zext_ln64' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%layer_map_common_addr = getelementptr i64 %layer_map_common, i64 0, i64 %zext_ln64" [../source/hls.cpp:64->../source/hls.cpp:100]   --->   Operation 171 'getelementptr' 'layer_map_common_addr' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_15 : Operation 172 [2/2] (1.20ns)   --->   "%layer_map_common_load = load i10 %layer_map_common_addr" [../source/hls.cpp:64->../source/hls.cpp:100]   --->   Operation 172 'load' 'layer_map_common_load' <Predicate = (icmp_ln54)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln52 = br void %VITIS_LOOP_54_2.i" [../source/hls.cpp:52->../source/hls.cpp:100]   --->   Operation 173 'br' 'br_ln52' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.20>
ST_16 : Operation 174 [1/2] (0.00ns)   --->   "%call_ln102 = call void @conv_fprop_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4, i32 %layer_kernel_w_read, i62 %mul_ln101, i17 %trunc_ln52_2, i17 %trunc_ln52_1, i32 %layer_kernel_w_read, i17 %trunc_ln54, i17 %tmp_1, i64 %prev_layer_map_data, i3200 %layer_kernel_load, i64 %sum_loc" [../source/hls.cpp:102]   --->   Operation 174 'call' 'call_ln102' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 175 [1/2] ( I:1.20ns O:1.20ns )   --->   "%layer_map_common_load = load i10 %layer_map_common_addr" [../source/hls.cpp:64->../source/hls.cpp:100]   --->   Operation 175 'load' 'layer_map_common_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 17 <SV = 16> <Delay = 1.90>
ST_17 : Operation 176 [1/1] (0.00ns)   --->   "%sum_loc_load = load i64 %sum_loc"   --->   Operation 176 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 177 [1/1] (0.00ns)   --->   "%bitcast_ln64 = bitcast i64 %layer_map_common_load" [../source/hls.cpp:64->../source/hls.cpp:100]   --->   Operation 177 'bitcast' 'bitcast_ln64' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 178 [8/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln64, i64 %sum_loc_load" [../source/hls.cpp:64->../source/hls.cpp:100]   --->   Operation 178 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.90>
ST_18 : Operation 179 [7/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln64, i64 %sum_loc_load" [../source/hls.cpp:64->../source/hls.cpp:100]   --->   Operation 179 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.90>
ST_19 : Operation 180 [6/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln64, i64 %sum_loc_load" [../source/hls.cpp:64->../source/hls.cpp:100]   --->   Operation 180 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.90>
ST_20 : Operation 181 [5/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln64, i64 %sum_loc_load" [../source/hls.cpp:64->../source/hls.cpp:100]   --->   Operation 181 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.90>
ST_21 : Operation 182 [4/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln64, i64 %sum_loc_load" [../source/hls.cpp:64->../source/hls.cpp:100]   --->   Operation 182 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.90>
ST_22 : Operation 183 [3/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln64, i64 %sum_loc_load" [../source/hls.cpp:64->../source/hls.cpp:100]   --->   Operation 183 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.90>
ST_23 : Operation 184 [2/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln64, i64 %sum_loc_load" [../source/hls.cpp:64->../source/hls.cpp:100]   --->   Operation 184 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.90>
ST_24 : Operation 185 [1/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln64, i64 %sum_loc_load" [../source/hls.cpp:64->../source/hls.cpp:100]   --->   Operation 185 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.20>
ST_25 : Operation 186 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../source/hls.cpp:54->../source/hls.cpp:100]   --->   Operation 186 'specloopname' 'specloopname_ln54' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 187 [1/1] (0.00ns)   --->   "%bitcast_ln64_1 = bitcast i64 %add28_i" [../source/hls.cpp:64->../source/hls.cpp:100]   --->   Operation 187 'bitcast' 'bitcast_ln64_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 188 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln64 = store i64 %bitcast_ln64_1, i10 %layer_map_common_addr" [../source/hls.cpp:64->../source/hls.cpp:100]   --->   Operation 188 'store' 'store_ln64' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_25 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln54 = br void %VITIS_LOOP_57_3.i" [../source/hls.cpp:54->../source/hls.cpp:100]   --->   Operation 189 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>

State 26 <SV = 8> <Delay = 1.20>
ST_26 : Operation 190 [1/2] ( I:1.20ns O:1.20ns )   --->   "%layer_map_b_load = load i7 %layer_map_b_addr" [../source/hls.cpp:89]   --->   Operation 190 'load' 'layer_map_b_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 120> <RAM>

State 27 <SV = 9> <Delay = 1.26>
ST_27 : Operation 191 [1/1] (0.00ns)   --->   "%empty_22 = bitcast i64 %layer_map_b_load" [../source/hls.cpp:89]   --->   Operation 191 'bitcast' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 192 [2/2] (1.26ns)   --->   "%call_ln88 = call void @conv_fprop_Pipeline_VITIS_LOOP_106_3, i32 %size, i17 %tmp, i64 %layer_map_data, i64 %layer_map_common, i64 %empty_22" [../source/hls.cpp:88]   --->   Operation 192 'call' 'call_ln88' <Predicate = true> <Delay = 1.26> <CoreType = "Generic">   --->   Generic Core

State 28 <SV = 10> <Delay = 0.00>
ST_28 : Operation 193 [1/2] (0.00ns)   --->   "%call_ln88 = call void @conv_fprop_Pipeline_VITIS_LOOP_106_3, i32 %size, i17 %tmp, i64 %layer_map_data, i64 %layer_map_common, i64 %empty_22" [../source/hls.cpp:88]   --->   Operation 193 'call' 'call_ln88' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_28 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln89 = br void %for.body" [../source/hls.cpp:89]   --->   Operation 194 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.300ns, clock uncertainty: 0.891ns.

 <State 1>: 2.291ns
The critical path consists of the following:
	wire read operation ('out_w', ../source/hls.cpp:88) on port 'layer_map_w' (../source/hls.cpp:88) [79]  (0.000 ns)
	'mul' operation 32 bit ('size', ../source/hls.cpp:88) [81]  (2.291 ns)

 <State 2>: 2.291ns
The critical path consists of the following:
	'mul' operation 32 bit ('size', ../source/hls.cpp:88) [81]  (2.291 ns)

 <State 3>: 0.880ns
The critical path consists of the following:
	'icmp' operation 1 bit ('empty', ../source/hls.cpp:88) [83]  (0.880 ns)

 <State 4>: 2.147ns
The critical path consists of the following:
	'load' operation 31 bit ('i', ../source/hls.cpp:89) on local variable 'i', ../source/hls.cpp:89 [90]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln89', ../source/hls.cpp:89) [92]  (0.880 ns)
	'call' operation 0 bit ('call_ln88', ../source/hls.cpp:88) to 'conv_fprop_Pipeline_1' [103]  (1.267 ns)

 <State 5>: 2.389ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln88', ../source/hls.cpp:88) to 'conv_fprop_Pipeline_1' [103]  (2.389 ns)

 <State 6>: 2.293ns
The critical path consists of the following:
	'mul' operation 62 bit ('mul_ln101', ../source/hls.cpp:101) [118]  (2.293 ns)

 <State 7>: 2.293ns
The critical path consists of the following:
	'mul' operation 62 bit ('mul_ln101', ../source/hls.cpp:101) [118]  (2.293 ns)

 <State 8>: 1.267ns
The critical path consists of the following:
	'getelementptr' operation 7 bit ('layer_map_b_addr', ../source/hls.cpp:89) [181]  (0.000 ns)
	'load' operation 64 bit ('layer_map_b_load', ../source/hls.cpp:89) on array 'layer_map_b' [182]  (1.200 ns)
	blocking operation 0.067 ns on control path)

 <State 9>: 0.996ns
The critical path consists of the following:
	'mul' operation 11 bit of DSP[132] ('mul_ln94', ../source/hls.cpp:94) [131]  (0.996 ns)

 <State 10>: 0.645ns
The critical path consists of the following:
	'mul' operation 11 bit of DSP[132] ('mul_ln94', ../source/hls.cpp:94) [131]  (0.000 ns)
	'add' operation 11 bit of DSP[132] ('add_ln94', ../source/hls.cpp:94) [132]  (0.645 ns)

 <State 11>: 1.182ns
The critical path consists of the following:
	'add' operation 11 bit of DSP[132] ('add_ln94', ../source/hls.cpp:94) [132]  (0.645 ns)
	'getelementptr' operation 7 bit ('pconnection_addr', ../source/hls.cpp:95) [134]  (0.000 ns)
	'load' operation 1 bit ('pconnection_load', ../source/hls.cpp:95) on array 'pconnection' [135]  (0.537 ns)

 <State 12>: 1.645ns
The critical path consists of the following:
	'getelementptr' operation 11 bit ('layer_kernel_addr', ../source/hls.cpp:95) [138]  (0.000 ns)
	'load' operation 3200 bit ('layer_kernel_load', ../source/hls.cpp:95) on array 'layer_kernel' [139]  (1.645 ns)

 <State 13>: 1.645ns
The critical path consists of the following:
	'load' operation 3200 bit ('layer_kernel_load', ../source/hls.cpp:95) on array 'layer_kernel' [139]  (1.645 ns)

 <State 14>: 1.700ns
The critical path consists of the following:
	'phi' operation 31 bit ('i', ../source/hls.cpp:52->../source/hls.cpp:100) with incoming values : ('add_ln52', ../source/hls.cpp:52->../source/hls.cpp:100) [142]  (0.000 ns)
	'mul' operation 10 bit ('empty_21', ../source/hls.cpp:52->../source/hls.cpp:100) [151]  (1.700 ns)

 <State 15>: 1.925ns
The critical path consists of the following:
	'phi' operation 31 bit ('j', ../source/hls.cpp:54->../source/hls.cpp:100) with incoming values : ('add_ln54', ../source/hls.cpp:54->../source/hls.cpp:100) [154]  (0.000 ns)
	'add' operation 10 bit ('add_ln64', ../source/hls.cpp:64->../source/hls.cpp:100) [165]  (0.725 ns)
	'getelementptr' operation 10 bit ('layer_map_common_addr', ../source/hls.cpp:64->../source/hls.cpp:100) [167]  (0.000 ns)
	'load' operation 64 bit ('layer_map_common_load', ../source/hls.cpp:64->../source/hls.cpp:100) on array 'layer_map_common' [168]  (1.200 ns)

 <State 16>: 1.200ns
The critical path consists of the following:
	'load' operation 64 bit ('layer_map_common_load', ../source/hls.cpp:64->../source/hls.cpp:100) on array 'layer_map_common' [168]  (1.200 ns)

 <State 17>: 1.905ns
The critical path consists of the following:
	'load' operation 64 bit ('sum_loc_load') on local variable 'sum_loc' [164]  (0.000 ns)
	'dadd' operation 64 bit ('add28_i', ../source/hls.cpp:64->../source/hls.cpp:100) [170]  (1.905 ns)

 <State 18>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add28_i', ../source/hls.cpp:64->../source/hls.cpp:100) [170]  (1.905 ns)

 <State 19>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add28_i', ../source/hls.cpp:64->../source/hls.cpp:100) [170]  (1.905 ns)

 <State 20>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add28_i', ../source/hls.cpp:64->../source/hls.cpp:100) [170]  (1.905 ns)

 <State 21>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add28_i', ../source/hls.cpp:64->../source/hls.cpp:100) [170]  (1.905 ns)

 <State 22>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add28_i', ../source/hls.cpp:64->../source/hls.cpp:100) [170]  (1.905 ns)

 <State 23>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add28_i', ../source/hls.cpp:64->../source/hls.cpp:100) [170]  (1.905 ns)

 <State 24>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add28_i', ../source/hls.cpp:64->../source/hls.cpp:100) [170]  (1.905 ns)

 <State 25>: 1.200ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln64', ../source/hls.cpp:64->../source/hls.cpp:100) of variable 'bitcast_ln64_1', ../source/hls.cpp:64->../source/hls.cpp:100 on array 'layer_map_common' [172]  (1.200 ns)

 <State 26>: 1.200ns
The critical path consists of the following:
	'load' operation 64 bit ('layer_map_b_load', ../source/hls.cpp:89) on array 'layer_map_b' [182]  (1.200 ns)

 <State 27>: 1.267ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln88', ../source/hls.cpp:88) to 'conv_fprop_Pipeline_VITIS_LOOP_106_3' [184]  (1.267 ns)

 <State 28>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
