--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml ld_st_reg.twx ld_st_reg.ncd -o ld_st_reg.twr ld_st_reg.pcf

Design file:              ld_st_reg.ncd
Physical constraint file: ld_st_reg.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
clr         |    0.659(R)|      SLOW  |    1.191(R)|      SLOW  |clk_BUFGP         |   0.000|
in<0>       |   -0.377(R)|      FAST  |    2.177(R)|      SLOW  |clk_BUFGP         |   0.000|
in<1>       |   -0.408(R)|      FAST  |    2.243(R)|      SLOW  |clk_BUFGP         |   0.000|
in<2>       |   -0.317(R)|      FAST  |    2.117(R)|      SLOW  |clk_BUFGP         |   0.000|
in<3>       |   -0.348(R)|      FAST  |    2.183(R)|      SLOW  |clk_BUFGP         |   0.000|
set         |    0.356(R)|      SLOW  |    1.283(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
out<0>      |        11.199(R)|      SLOW  |         4.474(R)|      FAST  |clk_BUFGP         |   0.000|
out<1>      |        10.994(R)|      SLOW  |         4.345(R)|      FAST  |clk_BUFGP         |   0.000|
out<2>      |        11.150(R)|      SLOW  |         4.425(R)|      FAST  |clk_BUFGP         |   0.000|
out<3>      |        10.945(R)|      SLOW  |         4.296(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+


Analysis completed Tue Mar 26 21:56:06 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 271 MB



