<stg><name>low_pass_filter<float>_Pipeline_VITIS_LOOP_29_1</name>


<trans_list>

<trans id="33" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i5 31, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0 %i_1 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %icmp_ln29 = icmp_eq  i5 %i_1, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 31, i64 31, i64 31

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln29 = br i1 %icmp_ln29, void %.split, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:3 %add_ln29 = add i5 %i_1, i5 31

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="5">
<![CDATA[
.split:4 %zext_ln31 = zext i5 %add_ln29

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:5 %buffer_velocity_addr = getelementptr i32 %buffer_velocity, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="buffer_velocity_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="5">
<![CDATA[
.split:6 %buffer_velocity_load = load i5 %buffer_velocity_addr

]]></Node>
<StgValue><ssdm name="buffer_velocity_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:9 %store_ln29 = store i5 %add_ln29, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0">
<![CDATA[
.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="5">
<![CDATA[
.split:0 %zext_ln29 = zext i5 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:1 %specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_6

]]></Node>
<StgValue><ssdm name="specpipeline_ln29"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln29"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="5">
<![CDATA[
.split:6 %buffer_velocity_load = load i5 %buffer_velocity_addr

]]></Node>
<StgValue><ssdm name="buffer_velocity_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:7 %buffer_velocity_addr_1 = getelementptr i32 %buffer_velocity, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="buffer_velocity_addr_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.split:8 %store_ln31 = store i32 %buffer_velocity_load, i5 %buffer_velocity_addr_1

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
.split:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="34" name="buffer_velocity" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="buffer_velocity"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="36" from="StgValue_35" to="i" fromId="35" toId="5">
</dataflow>
<dataflow id="38" from="StgValue_37" to="store_ln0" fromId="37" toId="6">
</dataflow>
<dataflow id="39" from="i" to="store_ln0" fromId="5" toId="6">
</dataflow>
<dataflow id="40" from="i" to="i_1" fromId="5" toId="8">
</dataflow>
<dataflow id="41" from="i_1" to="icmp_ln29" fromId="8" toId="9">
</dataflow>
<dataflow id="43" from="StgValue_42" to="icmp_ln29" fromId="42" toId="9">
</dataflow>
<dataflow id="45" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="44" toId="10">
</dataflow>
<dataflow id="47" from="StgValue_46" to="empty" fromId="46" toId="10">
</dataflow>
<dataflow id="48" from="StgValue_46" to="empty" fromId="46" toId="10">
</dataflow>
<dataflow id="49" from="StgValue_46" to="empty" fromId="46" toId="10">
</dataflow>
<dataflow id="50" from="icmp_ln29" to="br_ln29" fromId="9" toId="11">
</dataflow>
<dataflow id="51" from="i_1" to="add_ln29" fromId="8" toId="12">
</dataflow>
<dataflow id="52" from="StgValue_37" to="add_ln29" fromId="37" toId="12">
</dataflow>
<dataflow id="53" from="add_ln29" to="zext_ln31" fromId="12" toId="13">
</dataflow>
<dataflow id="54" from="buffer_velocity" to="buffer_velocity_addr" fromId="34" toId="14">
</dataflow>
<dataflow id="56" from="StgValue_55" to="buffer_velocity_addr" fromId="55" toId="14">
</dataflow>
<dataflow id="57" from="zext_ln31" to="buffer_velocity_addr" fromId="13" toId="14">
</dataflow>
<dataflow id="58" from="buffer_velocity_addr" to="buffer_velocity_load" fromId="14" toId="15">
</dataflow>
<dataflow id="59" from="add_ln29" to="store_ln29" fromId="12" toId="16">
</dataflow>
<dataflow id="60" from="i" to="store_ln29" fromId="5" toId="16">
</dataflow>
<dataflow id="61" from="i_1" to="zext_ln29" fromId="8" toId="17">
</dataflow>
<dataflow id="63" from="_ssdm_op_SpecPipeline" to="specpipeline_ln29" fromId="62" toId="18">
</dataflow>
<dataflow id="65" from="StgValue_64" to="specpipeline_ln29" fromId="64" toId="18">
</dataflow>
<dataflow id="67" from="StgValue_66" to="specpipeline_ln29" fromId="66" toId="18">
</dataflow>
<dataflow id="68" from="StgValue_66" to="specpipeline_ln29" fromId="66" toId="18">
</dataflow>
<dataflow id="69" from="StgValue_66" to="specpipeline_ln29" fromId="66" toId="18">
</dataflow>
<dataflow id="71" from="empty_6" to="specpipeline_ln29" fromId="70" toId="18">
</dataflow>
<dataflow id="73" from="_ssdm_op_SpecLoopName" to="specloopname_ln29" fromId="72" toId="19">
</dataflow>
<dataflow id="75" from="empty_1" to="specloopname_ln29" fromId="74" toId="19">
</dataflow>
<dataflow id="76" from="buffer_velocity_addr" to="buffer_velocity_load" fromId="14" toId="20">
</dataflow>
<dataflow id="77" from="buffer_velocity" to="buffer_velocity_addr_1" fromId="34" toId="21">
</dataflow>
<dataflow id="78" from="StgValue_55" to="buffer_velocity_addr_1" fromId="55" toId="21">
</dataflow>
<dataflow id="79" from="zext_ln29" to="buffer_velocity_addr_1" fromId="17" toId="21">
</dataflow>
<dataflow id="80" from="buffer_velocity_load" to="store_ln31" fromId="20" toId="22">
</dataflow>
<dataflow id="81" from="buffer_velocity_addr_1" to="store_ln31" fromId="21" toId="22">
</dataflow>
<dataflow id="82" from="icmp_ln29" to="StgValue_2" fromId="9" toId="2">
</dataflow>
</dataflows>


</stg>
