Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 14 16:35:12 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file send_tx_btn_timing_summary_routed.rpt -pb send_tx_btn_timing_summary_routed.pb -rpx send_tx_btn_timing_summary_routed.rpx -warn_on_violation
| Design       : send_tx_btn
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.378        0.000                      0                   49        0.203        0.000                      0                   49        4.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.378        0.000                      0                   49        0.203        0.000                      0                   49        4.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.378ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 1.925ns (52.938%)  route 1.711ns (47.062%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.630     5.151    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X2Y16          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.518     5.669 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/Q
                         net (fo=2, routed)           0.858     6.527    U_UART/U_BAUD_Tick_Gen/count_reg[1]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.183 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.183    U_UART/U_BAUD_Tick_Gen/count_next0_carry_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.297    U_UART/U_BAUD_Tick_Gen/count_next0_carry__0_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.631 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry__1/O[1]
                         net (fo=1, routed)           0.854     8.485    U_UART/U_BAUD_Tick_Gen/data0[10]
    SLICE_X2Y18          LUT2 (Prop_lut2_I1_O)        0.303     8.788 r  U_UART/U_BAUD_Tick_Gen/count_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     8.788    U_UART/U_BAUD_Tick_Gen/count_next[10]
    SLICE_X2Y18          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.509    14.850    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X2Y18          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[10]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X2Y18          FDCE (Setup_fdce_C_D)        0.077    15.166    U_UART/U_BAUD_Tick_Gen/count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  6.378    

Slack (MET) :             6.445ns  (required time - arrival time)
  Source:                 U_Start_btn/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_tx_data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.828ns (25.145%)  route 2.465ns (74.855%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.627     5.148    U_Start_btn/CLK
    SLICE_X3Y18          FDCE                                         r  U_Start_btn/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  U_Start_btn/q_reg_reg[0]/Q
                         net (fo=1, routed)           0.689     6.293    U_Start_btn/q_reg_reg_n_0_[0]
    SLICE_X2Y18          LUT4 (Prop_lut4_I1_O)        0.124     6.417 r  U_Start_btn/edge_detect_i_2/O
                         net (fo=1, routed)           0.492     6.910    U_Start_btn/edge_detect_i_2_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I4_O)        0.124     7.034 r  U_Start_btn/edge_detect_i_1/O
                         net (fo=3, routed)           0.606     7.640    U_Start_btn/btn_debounce
    SLICE_X2Y15          LUT2 (Prop_lut2_I0_O)        0.124     7.764 r  U_Start_btn/send_tx_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.677     8.441    w_start
    SLICE_X0Y17          FDCE                                         r  send_tx_data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  send_tx_data_reg_reg[0]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y17          FDCE (Setup_fdce_C_CE)      -0.205    14.886    send_tx_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  6.445    

Slack (MET) :             6.445ns  (required time - arrival time)
  Source:                 U_Start_btn/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_tx_data_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.828ns (25.145%)  route 2.465ns (74.855%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.627     5.148    U_Start_btn/CLK
    SLICE_X3Y18          FDCE                                         r  U_Start_btn/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  U_Start_btn/q_reg_reg[0]/Q
                         net (fo=1, routed)           0.689     6.293    U_Start_btn/q_reg_reg_n_0_[0]
    SLICE_X2Y18          LUT4 (Prop_lut4_I1_O)        0.124     6.417 r  U_Start_btn/edge_detect_i_2/O
                         net (fo=1, routed)           0.492     6.910    U_Start_btn/edge_detect_i_2_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I4_O)        0.124     7.034 r  U_Start_btn/edge_detect_i_1/O
                         net (fo=3, routed)           0.606     7.640    U_Start_btn/btn_debounce
    SLICE_X2Y15          LUT2 (Prop_lut2_I0_O)        0.124     7.764 r  U_Start_btn/send_tx_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.677     8.441    w_start
    SLICE_X0Y17          FDCE                                         r  send_tx_data_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  send_tx_data_reg_reg[1]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y17          FDCE (Setup_fdce_C_CE)      -0.205    14.886    send_tx_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  6.445    

Slack (MET) :             6.445ns  (required time - arrival time)
  Source:                 U_Start_btn/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_tx_data_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.828ns (25.145%)  route 2.465ns (74.855%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.627     5.148    U_Start_btn/CLK
    SLICE_X3Y18          FDCE                                         r  U_Start_btn/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  U_Start_btn/q_reg_reg[0]/Q
                         net (fo=1, routed)           0.689     6.293    U_Start_btn/q_reg_reg_n_0_[0]
    SLICE_X2Y18          LUT4 (Prop_lut4_I1_O)        0.124     6.417 r  U_Start_btn/edge_detect_i_2/O
                         net (fo=1, routed)           0.492     6.910    U_Start_btn/edge_detect_i_2_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I4_O)        0.124     7.034 r  U_Start_btn/edge_detect_i_1/O
                         net (fo=3, routed)           0.606     7.640    U_Start_btn/btn_debounce
    SLICE_X2Y15          LUT2 (Prop_lut2_I0_O)        0.124     7.764 r  U_Start_btn/send_tx_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.677     8.441    w_start
    SLICE_X0Y17          FDCE                                         r  send_tx_data_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  send_tx_data_reg_reg[2]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y17          FDCE (Setup_fdce_C_CE)      -0.205    14.886    send_tx_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  6.445    

Slack (MET) :             6.445ns  (required time - arrival time)
  Source:                 U_Start_btn/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_tx_data_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.828ns (25.145%)  route 2.465ns (74.855%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.627     5.148    U_Start_btn/CLK
    SLICE_X3Y18          FDCE                                         r  U_Start_btn/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  U_Start_btn/q_reg_reg[0]/Q
                         net (fo=1, routed)           0.689     6.293    U_Start_btn/q_reg_reg_n_0_[0]
    SLICE_X2Y18          LUT4 (Prop_lut4_I1_O)        0.124     6.417 r  U_Start_btn/edge_detect_i_2/O
                         net (fo=1, routed)           0.492     6.910    U_Start_btn/edge_detect_i_2_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I4_O)        0.124     7.034 r  U_Start_btn/edge_detect_i_1/O
                         net (fo=3, routed)           0.606     7.640    U_Start_btn/btn_debounce
    SLICE_X2Y15          LUT2 (Prop_lut2_I0_O)        0.124     7.764 r  U_Start_btn/send_tx_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.677     8.441    w_start
    SLICE_X0Y17          FDCE                                         r  send_tx_data_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  send_tx_data_reg_reg[3]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y17          FDCE (Setup_fdce_C_CE)      -0.205    14.886    send_tx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  6.445    

Slack (MET) :             6.445ns  (required time - arrival time)
  Source:                 U_Start_btn/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_tx_data_reg_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.828ns (25.145%)  route 2.465ns (74.855%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.627     5.148    U_Start_btn/CLK
    SLICE_X3Y18          FDCE                                         r  U_Start_btn/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  U_Start_btn/q_reg_reg[0]/Q
                         net (fo=1, routed)           0.689     6.293    U_Start_btn/q_reg_reg_n_0_[0]
    SLICE_X2Y18          LUT4 (Prop_lut4_I1_O)        0.124     6.417 r  U_Start_btn/edge_detect_i_2/O
                         net (fo=1, routed)           0.492     6.910    U_Start_btn/edge_detect_i_2_n_0
    SLICE_X2Y17          LUT5 (Prop_lut5_I4_O)        0.124     7.034 r  U_Start_btn/edge_detect_i_1/O
                         net (fo=3, routed)           0.606     7.640    U_Start_btn/btn_debounce
    SLICE_X2Y15          LUT2 (Prop_lut2_I0_O)        0.124     7.764 r  U_Start_btn/send_tx_data_reg[7]_i_1/O
                         net (fo=8, routed)           0.677     8.441    w_start
    SLICE_X0Y17          FDPE                                         r  send_tx_data_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X0Y17          FDPE                                         r  send_tx_data_reg_reg[4]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X0Y17          FDPE (Setup_fdpe_C_CE)      -0.205    14.886    send_tx_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.886    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  6.445    

Slack (MET) :             6.483ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 1.949ns (54.551%)  route 1.624ns (45.449%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.630     5.151    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X2Y16          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.518     5.669 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/Q
                         net (fo=2, routed)           0.858     6.527    U_UART/U_BAUD_Tick_Gen/count_reg[1]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.183 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.183    U_UART/U_BAUD_Tick_Gen/count_next0_carry_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.297    U_UART/U_BAUD_Tick_Gen/count_next0_carry__0_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.411    U_UART/U_BAUD_Tick_Gen/count_next0_carry__1_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.633 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry__2/O[0]
                         net (fo=1, routed)           0.766     8.399    U_UART/U_BAUD_Tick_Gen/data0[13]
    SLICE_X2Y18          LUT2 (Prop_lut2_I1_O)        0.325     8.724 r  U_UART/U_BAUD_Tick_Gen/count_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     8.724    U_UART/U_BAUD_Tick_Gen/count_next[13]
    SLICE_X2Y18          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.509    14.850    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X2Y18          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[13]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X2Y18          FDCE (Setup_fdce_C_D)        0.118    15.207    U_UART/U_BAUD_Tick_Gen/count_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                          -8.724    
  -------------------------------------------------------------------
                         slack                                  6.483    

Slack (MET) :             6.531ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 1.835ns (52.037%)  route 1.691ns (47.963%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.630     5.151    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X2Y16          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.518     5.669 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/Q
                         net (fo=2, routed)           0.858     6.527    U_UART/U_BAUD_Tick_Gen/count_reg[1]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.183 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.183    U_UART/U_BAUD_Tick_Gen/count_next0_carry_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.297    U_UART/U_BAUD_Tick_Gen/count_next0_carry__0_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.519 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry__1/O[0]
                         net (fo=1, routed)           0.834     8.353    U_UART/U_BAUD_Tick_Gen/data0[9]
    SLICE_X2Y17          LUT2 (Prop_lut2_I1_O)        0.325     8.678 r  U_UART/U_BAUD_Tick_Gen/count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     8.678    U_UART/U_BAUD_Tick_Gen/count_next[9]
    SLICE_X2Y17          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.511    14.852    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X2Y17          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X2Y17          FDCE (Setup_fdce_C_D)        0.118    15.209    U_UART/U_BAUD_Tick_Gen/count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                  6.531    

Slack (MET) :             6.532ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.437ns  (logic 0.828ns (24.090%)  route 2.609ns (75.910%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.627     5.148    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X4Y16          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/Q
                         net (fo=3, routed)           1.139     6.743    U_UART/U_BAUD_Tick_Gen/count_reg[0]
    SLICE_X2Y18          LUT6 (Prop_lut6_I5_O)        0.124     6.867 r  U_UART/U_BAUD_Tick_Gen/count_reg[13]_i_4/O
                         net (fo=1, routed)           0.607     7.474    U_UART/U_BAUD_Tick_Gen/count_reg[13]_i_4_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.124     7.598 f  U_UART/U_BAUD_Tick_Gen/count_reg[13]_i_2/O
                         net (fo=14, routed)          0.863     8.461    U_UART/U_BAUD_Tick_Gen/tick_next
    SLICE_X4Y17          LUT2 (Prop_lut2_I0_O)        0.124     8.585 r  U_UART/U_BAUD_Tick_Gen/count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     8.585    U_UART/U_BAUD_Tick_Gen/count_next[7]
    SLICE_X4Y17          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.509    14.850    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X4Y17          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[7]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X4Y17          FDCE (Setup_fdce_C_D)        0.029    15.117    U_UART/U_BAUD_Tick_Gen/count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  6.532    

Slack (MET) :             6.541ns  (required time - arrival time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 1.811ns (52.108%)  route 1.665ns (47.892%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.630     5.151    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X2Y16          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.518     5.669 r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/Q
                         net (fo=2, routed)           0.858     6.527    U_UART/U_BAUD_Tick_Gen/count_reg[1]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.183 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.183    U_UART/U_BAUD_Tick_Gen/count_next0_carry_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.517 r  U_UART/U_BAUD_Tick_Gen/count_next0_carry__0/O[1]
                         net (fo=1, routed)           0.807     8.324    U_UART/U_BAUD_Tick_Gen/data0[6]
    SLICE_X2Y17          LUT2 (Prop_lut2_I1_O)        0.303     8.627 r  U_UART/U_BAUD_Tick_Gen/count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.627    U_UART/U_BAUD_Tick_Gen/count_next[6]
    SLICE_X2Y17          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.511    14.852    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X2Y17          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[6]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X2Y17          FDCE (Setup_fdce_C_D)        0.077    15.168    U_UART/U_BAUD_Tick_Gen/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  6.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 U_UART/U_UART_TX/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/tx_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.771%)  route 0.129ns (38.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.591     1.474    U_UART/U_UART_TX/CLK
    SLICE_X2Y14          FDCE                                         r  U_UART/U_UART_TX/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  U_UART/U_UART_TX/FSM_onehot_state_reg[3]/Q
                         net (fo=4, routed)           0.129     1.767    U_UART/U_UART_TX/state[3]
    SLICE_X2Y15          LUT5 (Prop_lut5_I4_O)        0.045     1.812 r  U_UART/U_UART_TX/tx_reg_i_2/O
                         net (fo=1, routed)           0.000     1.812    U_UART/U_UART_TX/U_UART_TX/
    SLICE_X2Y15          FDPE                                         r  U_UART/U_UART_TX/tx_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.860     1.987    U_UART/U_UART_TX/CLK
    SLICE_X2Y15          FDPE                                         r  U_UART/U_UART_TX/tx_reg_reg/C
                         clock pessimism             -0.499     1.488    
    SLICE_X2Y15          FDPE (Hold_fdpe_C_D)         0.121     1.609    U_UART/U_UART_TX/tx_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 U_UART/U_UART_TX/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.591     1.474    U_UART/U_UART_TX/CLK
    SLICE_X2Y14          FDCE                                         r  U_UART/U_UART_TX/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  U_UART/U_UART_TX/FSM_onehot_state_reg[3]/Q
                         net (fo=4, routed)           0.124     1.762    U_UART/U_UART_TX/state[3]
    SLICE_X2Y14          FDPE                                         r  U_UART/U_UART_TX/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.861     1.988    U_UART/U_UART_TX/CLK
    SLICE_X2Y14          FDPE                                         r  U_UART/U_UART_TX/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y14          FDPE (Hold_fdpe_C_D)         0.059     1.533    U_UART/U_UART_TX/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 U_Start_btn/q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Start_btn/q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.355%)  route 0.170ns (54.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.590     1.473    U_Start_btn/CLK
    SLICE_X0Y16          FDCE                                         r  U_Start_btn/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_Start_btn/q_reg_reg[7]/Q
                         net (fo=2, routed)           0.170     1.784    U_Start_btn/q_next[6]
    SLICE_X2Y17          FDCE                                         r  U_Start_btn/q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.858     1.985    U_Start_btn/CLK
    SLICE_X2Y17          FDCE                                         r  U_Start_btn/q_reg_reg[6]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X2Y17          FDCE (Hold_fdce_C_D)         0.063     1.549    U_Start_btn/q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U_Start_btn/q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Start_btn/q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.868%)  route 0.146ns (47.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.472    U_Start_btn/CLK
    SLICE_X2Y17          FDCE                                         r  U_Start_btn/q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  U_Start_btn/q_reg_reg[5]/Q
                         net (fo=2, routed)           0.146     1.782    U_Start_btn/q_next[4]
    SLICE_X3Y17          FDCE                                         r  U_Start_btn/q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.858     1.985    U_Start_btn/CLK
    SLICE_X3Y17          FDCE                                         r  U_Start_btn/q_reg_reg[4]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X3Y17          FDCE (Hold_fdce_C_D)         0.059     1.544    U_Start_btn/q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 send_tx_data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_tx_data_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.662%)  route 0.181ns (49.338%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  send_tx_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 f  send_tx_data_reg_reg[3]/Q
                         net (fo=9, routed)           0.181     1.794    send_tx_data_reg_reg_n_0_[3]
    SLICE_X1Y17          LUT5 (Prop_lut5_I1_O)        0.045     1.839 r  send_tx_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.839    send_tx_data_next[6]
    SLICE_X1Y17          FDCE                                         r  send_tx_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  send_tx_data_reg_reg[6]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X1Y17          FDCE (Hold_fdce_C_D)         0.092     1.577    send_tx_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 send_tx_data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_tx_data_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.662%)  route 0.181ns (49.338%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  send_tx_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 f  send_tx_data_reg_reg[3]/Q
                         net (fo=9, routed)           0.181     1.794    send_tx_data_reg_reg_n_0_[3]
    SLICE_X1Y17          LUT6 (Prop_lut6_I1_O)        0.045     1.839 r  send_tx_data_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     1.839    send_tx_data_next[7]
    SLICE_X1Y17          FDCE                                         r  send_tx_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  send_tx_data_reg_reg[7]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X1Y17          FDCE (Hold_fdce_C_D)         0.091     1.576    send_tx_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 send_tx_data_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_tx_data_reg_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X1Y16          FDPE                                         r  send_tx_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDPE (Prop_fdpe_C_Q)         0.141     1.614 r  send_tx_data_reg_reg[5]/Q
                         net (fo=3, routed)           0.168     1.782    send_tx_data_reg_reg_n_0_[5]
    SLICE_X1Y16          LUT5 (Prop_lut5_I0_O)        0.045     1.827 r  send_tx_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.827    send_tx_data_next[5]
    SLICE_X1Y16          FDPE                                         r  send_tx_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X1Y16          FDPE                                         r  send_tx_data_reg_reg[5]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X1Y16          FDPE (Hold_fdpe_C_D)         0.091     1.564    send_tx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 send_tx_data_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_tx_data_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.227ns (62.851%)  route 0.134ns (37.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  send_tx_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.128     1.600 r  send_tx_data_reg_reg[1]/Q
                         net (fo=7, routed)           0.134     1.734    send_tx_data_reg_reg_n_0_[1]
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.099     1.833 r  send_tx_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.833    send_tx_data_next[3]
    SLICE_X0Y17          FDCE                                         r  send_tx_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  send_tx_data_reg_reg[3]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X0Y17          FDCE (Hold_fdce_C_D)         0.092     1.564    send_tx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.588     1.471    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X4Y16          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 f  U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/Q
                         net (fo=3, routed)           0.185     1.797    U_UART/U_BAUD_Tick_Gen/count_reg[0]
    SLICE_X4Y16          LUT1 (Prop_lut1_I0_O)        0.045     1.842 r  U_UART/U_BAUD_Tick_Gen/count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.842    U_UART/U_BAUD_Tick_Gen/count_next[0]
    SLICE_X4Y16          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.857     1.984    U_UART/U_BAUD_Tick_Gen/CLK
    SLICE_X4Y16          FDCE                                         r  U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X4Y16          FDCE (Hold_fdce_C_D)         0.091     1.562    U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 U_UART/U_UART_TX/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_UART_TX/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.654%)  route 0.180ns (52.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.591     1.474    U_UART/U_UART_TX/CLK
    SLICE_X2Y14          FDCE                                         r  U_UART/U_UART_TX/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  U_UART/U_UART_TX/FSM_onehot_state_reg[1]/Q
                         net (fo=3, routed)           0.180     1.818    U_UART/U_UART_TX/state[1]
    SLICE_X2Y14          FDCE                                         r  U_UART/U_UART_TX/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.861     1.988    U_UART/U_UART_TX/CLK
    SLICE_X2Y14          FDCE                                         r  U_UART/U_UART_TX/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y14          FDCE (Hold_fdce_C_D)         0.063     1.537    U_UART/U_UART_TX/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y15    U_Start_btn/edge_detect_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y18    U_Start_btn/q_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y18    U_Start_btn/q_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y18    U_Start_btn/q_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17    U_Start_btn/q_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17    U_Start_btn/q_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    U_Start_btn/q_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    U_Start_btn/q_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    U_Start_btn/q_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    U_Start_btn/edge_detect_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    U_Start_btn/q_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    U_Start_btn/q_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    U_Start_btn/q_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    U_Start_btn/q_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y16    U_UART/U_BAUD_Tick_Gen/count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    U_UART/U_BAUD_Tick_Gen/count_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    U_UART/U_BAUD_Tick_Gen/count_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    U_UART/U_BAUD_Tick_Gen/count_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    U_UART/U_BAUD_Tick_Gen/count_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    U_Start_btn/edge_detect_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    U_Start_btn/q_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    U_Start_btn/q_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    U_Start_btn/q_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    U_Start_btn/q_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    U_Start_btn/q_reg_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    U_Start_btn/q_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    U_UART/U_BAUD_Tick_Gen/count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    U_UART/U_BAUD_Tick_Gen/count_reg_reg[2]/C



