set_property SRC_FILE_INFO {cfile:n:/GitHub/Y3-VHDL/ENG631_CW1_T16/ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager.xdc rfile:../../../ENG631_CW1_T16.srcs/sources_1/ip/ClockManager/ClockManager.xdc id:1 order:EARLY scoped_inst:inst} [current_design]
set_property src_info {type:SCOPED_XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter [get_clocks -of_objects [get_ports in100MHz]] 0.1
