#include <dt-bindings/clock/qcom,gcc-volcano.h>
#include <dt-bindings/gpio/gpio.h>

&soc {
pcie0: qcom,pcie@1c00000 {
	compatible = "qcom,pci-msm";
	reg = <0x1c00000 0x3000>,
		<0x1c06000 0x2000>,
		<0x60000000 0xf1d>,
		<0x60000f20 0xa8>,
		<0x60001000 0x1000>,
		<0x60100000 0x100000>,
		<0x1c03000 0x1000>;

	reg-names = "parf", "phy", "dm_core", "elbi", "iatu", "conf", "mhi";

	cell-index = <0>;
	linux,pci-domain = <0>;

	#address-cells = <3>;
	#size-cells = <2>;

	ranges = <0x01000000 0x0 0x60200000 0x60200000 0x0 0x100000>,
		<0x02000000 0x0 0x60300000 0x60300000 0x0 0x3d00000>;

	interrupts = <GIC_SPI 733 IRQ_TYPE_LEVEL_HIGH
			GIC_SPI 241 IRQ_TYPE_LEVEL_HIGH
			GIC_SPI 246 IRQ_TYPE_LEVEL_HIGH
			GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH
			GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>;

	interrupt-names = "int_global_int", "int_a", "int_b", "int_c",
			"int_d";

	msi-map = <0x0 &gic_its 0x1400 0x1>,
		<0x100 &gic_its 0x1401 0x1>; /* 32 event IDs */

	pinctrl-names = "default", "sleep";
	perst-gpio = <&tlmm 66 GPIO_ACTIVE_HIGH>;
	wake-gpio = <&tlmm 68 GPIO_ACTIVE_HIGH>;

	pinctrl-0 = <&pcie0_clkreq_default
			&pcie0_perst_default
			&pcie0_wake_default>;
	pinctrl-1 = <&pcie0_clkreq_sleep
			&pcie0_perst_default
			&pcie0_wake_default>;

	gdsc-core-vdd-supply = <&gcc_pcie_0_gdsc>;
	gdsc-phy-vdd-supply = <&gcc_pcie_0_phy_gdsc>;
	vreg-1p2-supply = <&L4B>;
	vreg-0p9-supply = <&L2B>;
	vreg-cx-supply = <&VDD_CX_LEVEL>;
	vreg-mx-supply = <&VDD_MX_LEVEL>;
	qcom,vreg-1p2-voltage-level = <1200000 1200000 15020>;
	qcom,vreg-0p9-voltage-level = <880000 880000 48990>;
	qcom,vreg-cx-voltage-level = <RPMH_REGULATOR_LEVEL_MAX
					RPMH_REGULATOR_LEVEL_LOW_SVS 0>;
	qcom,vreg-mx-voltage-level = <RPMH_REGULATOR_LEVEL_MAX
					RPMH_REGULATOR_LEVEL_LOW_SVS 0>;
	qcom,bw-scale = /* Gen1 */
			<RPMH_REGULATOR_LEVEL_LOW_SVS
			RPMH_REGULATOR_LEVEL_LOW_SVS
			19200000
			/* Gen2 */
			RPMH_REGULATOR_LEVEL_LOW_SVS
			RPMH_REGULATOR_LEVEL_LOW_SVS
			19200000
			/* Gen3 */
			RPMH_REGULATOR_LEVEL_LOW_SVS
			RPMH_REGULATOR_LEVEL_LOW_SVS
			100000000>;

	interconnect-names = "icc_path";
	interconnects = <&pcie_anoc MASTER_PCIE_0 &mc_virt SLAVE_EBI1>;

	clocks = <&gcc GCC_PCIE_0_PIPE_CLK>,
		<&rpmhcc RPMH_CXO_CLK>,
		<&gcc GCC_PCIE_0_AUX_CLK>,
		<&gcc GCC_PCIE_0_CFG_AHB_CLK>,
		<&gcc GCC_PCIE_0_MSTR_AXI_CLK>,
		<&gcc GCC_PCIE_0_SLV_AXI_CLK>,
		<&tcsrcc TCSR_PCIE_0_CLKREF_EN>,
		<&gcc GCC_PCIE_0_SLV_Q2A_AXI_CLK>,
		<&gcc GCC_PCIE_0_PHY_RCHNG_CLK>,
		<&gcc GCC_DDRSS_PCIE_SF_QTB_CLK>,
		<&gcc GCC_AGGRE_NOC_PCIE_AXI_CLK>,
		<&gcc GCC_CNOC_PCIE_SF_AXI_CLK>,
		<&gcc GCC_CFG_NOC_PCIE_ANOC_AHB_CLK>,
		<&gcc GCC_PCIE_0_PIPE_CLK_SRC>,
		<&gcc GCC_PCIE_0_PIPE_DIV2_CLK>,
		<&gcc GCC_QMIP_PCIE_AHB_CLK>,
		<&pcie_0_pipe_clk>;
	clock-names = "pcie_pipe_clk", "pcie_ref_clk_src",
				"pcie_aux_clk", "pcie_cfg_ahb_clk",
				"pcie_mstr_axi_clk", "pcie_slv_axi_clk",
				"pcie_clkref_en", "pcie_slv_q2a_axi_clk",
				"pcie_rate_change_clk",
				"gcc_ddrss_pcie_sf_qtb_clk",
				"pcie_aggre_noc_axi_clk",
				"gcc_cnoc_pcie_sf_axi_clk",
				"pcie_cfg_noc_pcie_anoc_ahb_clk",
				"pcie_pipe_clk_mux", "pcie_0_pipe_div2_clk",
				"pcie_qmip_pcie_ahb_clk", "pcie_pipe_clk_ext_src";
	clock-frequency = <0>, <0>, <19200000>, <0>, <0>, <0>, <0>, <0>,
					<100000000>, <0>, <0>, <0>, <0>, <0>, <0>, <0>, <0>;
	clock-suppressible = <0>, <0>, <0>, <0>, <0>, <0>, <1>, <0>,
					<0>, <0>, <0>, <1>, <0>, <0>, <0>, <0>, <0>;

		resets = <&gcc GCC_PCIE_0_BCR>,
				<&gcc GCC_PCIE_0_PHY_BCR>;
		reset-names = "pcie_0_core_reset", "pcie_0_phy_reset";

	dma-coherent;
		qcom,smmu-sid-base = <0x1400>;
		iommu-map = <0x0 &apps_smmu 0x1400 0x1>,
					<0x100 &apps_smmu 0x1401 0x1>;

	qcom,boot-option = <0x1>;
	qcom,no-l1ss-supported;
	qcom,no-l1-supported;
	qcom,no-l0s-supported;
	qcom,aux-clk-freq = <20>;
	qcom,drv-l1ss-timeout-us = <5000>;
	qcom,l1-2-th-scale = <2>;
	qcom,l1-2-th-value = <150>;
	qcom,slv-addr-space-size = <0x4000000>;
	qcom,ep-latency = <10>;

	qcom,pcie-phy-ver = <15>;
	qcom,phy-status-offset = <0x0214>;
	qcom,phy-status-bit = <6>;
	qcom,phy-power-down-offset = <0x0240>;
	qcom,phy-sequence = <0x0240 0x03 0x0
				0x0000 0x4C 0x0
				0x0004 0x06 0x0
				0x0010 0x02 0x0
				0x0014 0x16 0x0
				0x0018 0x36 0x0
				0x001c 0x04 0x0
				0x0020 0x14 0x0
				0x0024 0x34 0x0
				0x0028 0x68 0x0
				0x0030 0xAB 0x0
				0x0034 0xAA 0x0
				0x0038 0x02 0x0
				0x003c 0x01 0x0
				0x0048 0xb4 0x0
				0x004c 0x03 0x0
				0x0060 0xDE 0x0
				0x0064 0x07 0x0
				0x0070 0x02 0x0
				0x0074 0x16 0x0
				0x0078 0x36 0x0
				0x0080 0x0A 0x0
				0x0084 0x1A 0x0
				0x0088 0x82 0x0
				0x0090 0xAB 0x0
				0x0094 0xEA 0x0
				0x0098 0x02 0x0
				0x00a8 0x24 0x0
				0x00bc 0x0E 0x0
				0x00c0 0x01 0x0
				0x00cc 0x31 0x0
				0x00d0 0x01 0x0
				0x00e0 0x90 0x0
				0x00e4 0x82 0x0
				0x00f4 0x07 0x0
				0x0110 0x08 0x0
				0x0120 0x42 0x0
				0x0140 0x14 0x0
				0x0164 0x34 0x0
				0x0170 0xa0 0x0
				0x0174 0x16 0x0
				0x01bc 0x0f 0x0
				0x02dc 0x05 0x0
				0x0370 0x2e 0x0
				0x0388 0x77 0x0
				0x0398 0x0b 0x0
				0x03d0 0x0c 0x0
				0x03e0 0x0f 0x0
				0x060c 0x1d 0x0
				0x0620 0xc1 0x0
				0x0654 0x00 0x0
				0x0694 0x00 0x0
				0x06f4 0x27 0x0
				0x0e3c 0x17 0x0
				0x0e40 0x06 0x0
				0x0e84 0x15 0x0
				0x0e90 0x3f 0x0
				0x0ea4 0x12 0x0
				0x0ee4 0x02 0x0
				0x1008 0x09 0x0
				0x1014 0x05 0x0
				0x1034 0x7f 0x0
				0x1044 0xf0 0x0
				0x104c 0x08 0x0
				0x1050 0x08 0x0
				0x1060 0x30 0x0
				0x10cc 0xf0 0x0
				0x10d4 0x04 0x0
				0x10d8 0x0f 0x0
				0x10dc 0x0d 0x0
				0x10ec 0x0e 0x0
				0x10f0 0x4a 0x0
				0x10f4 0x0a 0x0
				0x10f8 0x07 0x0
				0x1110 0x14 0x0
				0x1118 0x0c 0x0
				0x115c 0x3f 0x0
				0x1160 0xbf 0x0
				0x1164 0xbf 0x0
				0x1168 0xb7 0x0
				0x116c 0xea 0x0
				0x1170 0xdc 0x0
				0x1174 0x5c 0x0
				0x1178 0x9c 0x0
				0x117c 0x1a 0x0
				0x1180 0x89 0x0
				0x1188 0x94 0x0
				0x118c 0x5b 0x0
				0x1190 0x1a 0x0
				0x1194 0x89 0x0
				0x11a4 0x38 0x0
				0x11f8 0x08 0x0
				0x0200 0x00 0x0
				0x0244 0x03 0x0>;

	status = "disabled";

	pcie0_rp: pcie0_rp {
		reg = <0 0 0 0 0>;
	};
};

	pcie0_msi: qcom,pcie0_msi@17110040 {
		compatible = "qcom,pci-msi";
		reg = <0x17110040 0x0>;
		interrupt-parent = <&intc>;
		interrupts = <GIC_SPI 768 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 769 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 770 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 771 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 772 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 773 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 774 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 775 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 776 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 777 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 778 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 779 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 780 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 781 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 782 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 783 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 784 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 785 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 786 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 787 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 788 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 789 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 790 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 791 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 792 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 793 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 794 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 795 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 796 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 797 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 798 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 799 IRQ_TYPE_LEVEL_HIGH>;
		status = "disabled";
	};
};
