{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 24 10:05:18 2018 " "Info: Processing started: Thu May 24 10:05:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off jk_trigger_verilog -c jk_trigger_verilog " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off jk_trigger_verilog -c jk_trigger_verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_trigger_verilog.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file jk_trigger_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 jk_trigger_verilog " "Info: Found entity 1: jk_trigger_verilog" {  } { { "jk_trigger_verilog.v" "" { Text "D:/Backup/我的文档/QuartusII/jk_trigger_verilog/jk_trigger_verilog.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "jk_trigger_verilog " "Info: Elaborating entity \"jk_trigger_verilog\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "jk_trigger_verilog.v(14) " "Warning (10272): Verilog HDL Case Statement warning at jk_trigger_verilog.v(14): case item expression covers a value already covered by a previous case item" {  } { { "jk_trigger_verilog.v" "" { Text "D:/Backup/我的文档/QuartusII/jk_trigger_verilog/jk_trigger_verilog.v" 14 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "jk_trigger_verilog.v(16) " "Warning (10272): Verilog HDL Case Statement warning at jk_trigger_verilog.v(16): case item expression covers a value already covered by a previous case item" {  } { { "jk_trigger_verilog.v" "" { Text "D:/Backup/我的文档/QuartusII/jk_trigger_verilog/jk_trigger_verilog.v" 16 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "jk_trigger_verilog.v(18) " "Warning (10272): Verilog HDL Case Statement warning at jk_trigger_verilog.v(18): case item expression covers a value already covered by a previous case item" {  } { { "jk_trigger_verilog.v" "" { Text "D:/Backup/我的文档/QuartusII/jk_trigger_verilog/jk_trigger_verilog.v" 18 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "qn jk_trigger_verilog.v(5) " "Warning (10240): Verilog HDL Always Construct warning at jk_trigger_verilog.v(5): inferring latch(es) for variable \"qn\", which holds its previous value in one or more paths through the always construct" {  } { { "jk_trigger_verilog.v" "" { Text "D:/Backup/我的文档/QuartusII/jk_trigger_verilog/jk_trigger_verilog.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qn jk_trigger_verilog.v(8) " "Info (10041): Inferred latch for \"qn\" at jk_trigger_verilog.v(8)" {  } { { "jk_trigger_verilog.v" "" { Text "D:/Backup/我的文档/QuartusII/jk_trigger_verilog/jk_trigger_verilog.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Info: Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Info: Implemented 3 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 24 10:05:19 2018 " "Info: Processing ended: Thu May 24 10:05:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
