// 4-bit bcd counter

module bcd_counter (

	input clk,					// 50MHz clock
	input clken,				// clock enable for counting
	input reset,				// synchronous reset
	input freeze,				// feeze of the output data
	output reg [3:0] data,  // output data 0...9
	output reg carry);      // is 1 for 1clk after transition from 9 to 0
	
	
   // **************************************************
	//
	// TASK 2:  build the bcd counter
	//
	// **************************************************

		
endmodule