Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Mar 13 13:23:51 2024
| Host         : Magic running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    3           
TIMING-18  Warning           Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (5)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clk_div/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.644        0.000                      0                  105        0.168        0.000                      0                  105        4.500        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.644        0.000                      0                  105        0.168        0.000                      0                  105        4.500        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.644ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.644ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.842ns (36.169%)  route 1.486ns (63.831%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.720     5.323    clk_div/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  clk_div/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.419     5.742 f  clk_div/counter_reg[7]/Q
                         net (fo=4, routed)           0.885     6.627    clk_div/counter_reg[7]
    SLICE_X4Y87          LUT6 (Prop_lut6_I1_O)        0.299     6.926 r  clk_div/clk_div_i_2/O
                         net (fo=1, routed)           0.601     7.527    clk_div/clk_div_i_2_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I0_O)        0.124     7.651 r  clk_div/clk_div_i_1/O
                         net (fo=1, routed)           0.000     7.651    clk_div/clk_div_i_1_n_0
    SLICE_X5Y87          FDRE                                         r  clk_div/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.599    15.022    clk_div/clk_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  clk_div/clk_div_reg/C
                         clock pessimism              0.279    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X5Y87          FDRE (Setup_fdre_C_D)        0.029    15.294    clk_div/clk_div_reg
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                  7.644    

Slack (MET) :             7.732ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.704ns (31.485%)  route 1.532ns (68.515%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.721     5.324    clk_div/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  clk_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  clk_div/counter_reg[1]/Q
                         net (fo=7, routed)           0.847     6.627    clk_div/counter_reg[1]
    SLICE_X4Y87          LUT6 (Prop_lut6_I3_O)        0.124     6.751 r  clk_div/counter[9]_i_2/O
                         net (fo=4, routed)           0.685     7.436    clk_div/counter[9]_i_2_n_0
    SLICE_X4Y87          LUT2 (Prop_lut2_I0_O)        0.124     7.560 r  clk_div/counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     7.560    clk_div/p_0_in__0[6]
    SLICE_X4Y87          FDRE                                         r  clk_div/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.599    15.022    clk_div/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  clk_div/counter_reg[6]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X4Y87          FDRE (Setup_fdre_C_D)        0.029    15.291    clk_div/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -7.560    
  -------------------------------------------------------------------
                         slack                                  7.732    

Slack (MET) :             7.741ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 0.704ns (31.587%)  route 1.525ns (68.413%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.721     5.324    clk_div/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  clk_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  clk_div/counter_reg[1]/Q
                         net (fo=7, routed)           0.847     6.627    clk_div/counter_reg[1]
    SLICE_X4Y87          LUT6 (Prop_lut6_I3_O)        0.124     6.751 r  clk_div/counter[9]_i_2/O
                         net (fo=4, routed)           0.678     7.428    clk_div/counter[9]_i_2_n_0
    SLICE_X4Y87          LUT4 (Prop_lut4_I1_O)        0.124     7.552 r  clk_div/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     7.552    clk_div/p_0_in__0[8]
    SLICE_X4Y87          FDRE                                         r  clk_div/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.599    15.022    clk_div/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  clk_div/counter_reg[8]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X4Y87          FDRE (Setup_fdre_C_D)        0.031    15.293    clk_div/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                  7.741    

Slack (MET) :             7.750ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.732ns (32.333%)  route 1.532ns (67.667%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.721     5.324    clk_div/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  clk_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  clk_div/counter_reg[1]/Q
                         net (fo=7, routed)           0.847     6.627    clk_div/counter_reg[1]
    SLICE_X4Y87          LUT6 (Prop_lut6_I3_O)        0.124     6.751 r  clk_div/counter[9]_i_2/O
                         net (fo=4, routed)           0.685     7.436    clk_div/counter[9]_i_2_n_0
    SLICE_X4Y87          LUT3 (Prop_lut3_I1_O)        0.152     7.588 r  clk_div/counter[7]_i_1__0/O
                         net (fo=1, routed)           0.000     7.588    clk_div/p_0_in__0[7]
    SLICE_X4Y87          FDRE                                         r  clk_div/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.599    15.022    clk_div/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  clk_div/counter_reg[7]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X4Y87          FDRE (Setup_fdre_C_D)        0.075    15.337    clk_div/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                  7.750    

Slack (MET) :             7.757ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.732ns (32.436%)  route 1.525ns (67.564%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.721     5.324    clk_div/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  clk_div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  clk_div/counter_reg[1]/Q
                         net (fo=7, routed)           0.847     6.627    clk_div/counter_reg[1]
    SLICE_X4Y87          LUT6 (Prop_lut6_I3_O)        0.124     6.751 r  clk_div/counter[9]_i_2/O
                         net (fo=4, routed)           0.678     7.428    clk_div/counter[9]_i_2_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I2_O)        0.152     7.580 r  clk_div/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     7.580    clk_div/p_0_in__0[9]
    SLICE_X4Y87          FDRE                                         r  clk_div/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.599    15.022    clk_div/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  clk_div/counter_reg[9]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X4Y87          FDRE (Setup_fdre_C_D)        0.075    15.337    clk_div/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                  7.757    

Slack (MET) :             7.800ns  (required time - arrival time)
  Source:                 button_filter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_filter/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 0.704ns (32.462%)  route 1.465ns (67.538%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.719     5.322    button_filter/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  button_filter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  button_filter/counter_reg[1]/Q
                         net (fo=6, routed)           0.871     6.648    button_filter/counter_reg[1]
    SLICE_X5Y86          LUT6 (Prop_lut6_I3_O)        0.124     6.772 r  button_filter/OUT_SIGNAL_ENABLE_i_2/O
                         net (fo=4, routed)           0.594     7.366    button_filter/OUT_SIGNAL_ENABLE_i_2_n_0
    SLICE_X4Y85          LUT2 (Prop_lut2_I0_O)        0.124     7.490 r  button_filter/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     7.490    button_filter/p_0_in[6]
    SLICE_X4Y85          FDRE                                         r  button_filter/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.598    15.021    button_filter/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  button_filter/counter_reg[6]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y85          FDRE (Setup_fdre_C_D)        0.029    15.290    button_filter/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -7.490    
  -------------------------------------------------------------------
                         slack                                  7.800    

Slack (MET) :             7.815ns  (required time - arrival time)
  Source:                 button_filter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_filter/OUT_SIGNAL_ENABLE_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.704ns (32.659%)  route 1.452ns (67.341%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.719     5.322    button_filter/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  button_filter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  button_filter/counter_reg[1]/Q
                         net (fo=6, routed)           0.871     6.648    button_filter/counter_reg[1]
    SLICE_X5Y86          LUT6 (Prop_lut6_I3_O)        0.124     6.772 f  button_filter/OUT_SIGNAL_ENABLE_i_2/O
                         net (fo=4, routed)           0.581     7.353    button_filter/OUT_SIGNAL_ENABLE_i_2_n_0
    SLICE_X5Y85          LUT4 (Prop_lut4_I3_O)        0.124     7.477 r  button_filter/OUT_SIGNAL_ENABLE_i_1/O
                         net (fo=1, routed)           0.000     7.477    button_filter/OUT_SIGNAL_ENABLE0
    SLICE_X5Y85          FDRE                                         r  button_filter/OUT_SIGNAL_ENABLE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.598    15.021    button_filter/clk_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  button_filter/OUT_SIGNAL_ENABLE_reg/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y85          FDRE (Setup_fdre_C_D)        0.031    15.292    button_filter/OUT_SIGNAL_ENABLE_reg
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -7.477    
  -------------------------------------------------------------------
                         slack                                  7.815    

Slack (MET) :             7.820ns  (required time - arrival time)
  Source:                 button_filter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_filter/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.730ns (33.263%)  route 1.465ns (66.737%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.719     5.322    button_filter/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  button_filter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  button_filter/counter_reg[1]/Q
                         net (fo=6, routed)           0.871     6.648    button_filter/counter_reg[1]
    SLICE_X5Y86          LUT6 (Prop_lut6_I3_O)        0.124     6.772 r  button_filter/OUT_SIGNAL_ENABLE_i_2/O
                         net (fo=4, routed)           0.594     7.366    button_filter/OUT_SIGNAL_ENABLE_i_2_n_0
    SLICE_X4Y85          LUT3 (Prop_lut3_I1_O)        0.150     7.516 r  button_filter/counter[7]_i_2/O
                         net (fo=1, routed)           0.000     7.516    button_filter/p_0_in[7]
    SLICE_X4Y85          FDRE                                         r  button_filter/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.598    15.021    button_filter/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  button_filter/counter_reg[7]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y85          FDRE (Setup_fdre_C_D)        0.075    15.336    button_filter/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                  7.820    

Slack (MET) :             7.833ns  (required time - arrival time)
  Source:                 button_filter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_filter/OUT_SIGNAL_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.730ns (33.462%)  route 1.452ns (66.538%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.719     5.322    button_filter/clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  button_filter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  button_filter/counter_reg[1]/Q
                         net (fo=6, routed)           0.871     6.648    button_filter/counter_reg[1]
    SLICE_X5Y86          LUT6 (Prop_lut6_I3_O)        0.124     6.772 r  button_filter/OUT_SIGNAL_ENABLE_i_2/O
                         net (fo=4, routed)           0.581     7.353    button_filter/OUT_SIGNAL_ENABLE_i_2_n_0
    SLICE_X5Y85          LUT5 (Prop_lut5_I3_O)        0.150     7.503 r  button_filter/OUT_SIGNAL_i_1/O
                         net (fo=1, routed)           0.000     7.503    button_filter/OUT_SIGNAL_i_1_n_0
    SLICE_X5Y85          FDRE                                         r  button_filter/OUT_SIGNAL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.598    15.021    button_filter/clk_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  button_filter/OUT_SIGNAL_reg/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y85          FDRE (Setup_fdre_C_D)        0.075    15.336    button_filter/OUT_SIGNAL_reg
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  7.833    

Slack (MET) :             7.879ns  (required time - arrival time)
  Source:                 button_filter/OUT_SIGNAL_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_filter/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.715ns (43.743%)  route 0.920ns (56.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.719     5.322    button_filter/clk_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  button_filter/OUT_SIGNAL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.419     5.741 r  button_filter/OUT_SIGNAL_reg/Q
                         net (fo=2, routed)           0.281     6.022    button_filter/OUT_SIGNAL_reg_n_0
    SLICE_X5Y85          LUT2 (Prop_lut2_I0_O)        0.296     6.318 r  button_filter/counter[7]_i_1/O
                         net (fo=8, routed)           0.638     6.956    button_filter/counter[7]_i_1_n_0
    SLICE_X4Y85          FDRE                                         r  button_filter/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.598    15.021    button_filter/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  button_filter/counter_reg[6]/C
                         clock pessimism              0.279    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X4Y85          FDRE (Setup_fdre_C_R)       -0.429    14.835    button_filter/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                  7.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 an_mask_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_mask_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.853%)  route 0.136ns (49.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  an_mask_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  an_mask_reg[0]/Q
                         net (fo=3, routed)           0.136     1.796    an_mask[0]
    SLICE_X3Y86          FDRE                                         r  an_mask_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  an_mask_reg[1]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.070     1.627    an_mask_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 button_filter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_filter/OUT_SIGNAL_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.190ns (65.786%)  route 0.099ns (34.214%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.599     1.518    button_filter/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  button_filter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  button_filter/counter_reg[6]/Q
                         net (fo=4, routed)           0.099     1.758    button_filter/counter_reg[6]
    SLICE_X5Y85          LUT5 (Prop_lut5_I2_O)        0.049     1.807 r  button_filter/OUT_SIGNAL_i_1/O
                         net (fo=1, routed)           0.000     1.807    button_filter/OUT_SIGNAL_i_1_n_0
    SLICE_X5Y85          FDRE                                         r  button_filter/OUT_SIGNAL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.869     2.034    button_filter/clk_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  button_filter/OUT_SIGNAL_reg/C
                         clock pessimism             -0.502     1.531    
    SLICE_X5Y85          FDRE (Hold_fdre_C_D)         0.107     1.638    button_filter/OUT_SIGNAL_reg
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 an_mask_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_mask_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.885%)  route 0.116ns (45.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  an_mask_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  an_mask_reg[1]/Q
                         net (fo=2, routed)           0.116     1.776    an_mask[1]
    SLICE_X0Y86          FDRE                                         r  an_mask_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  an_mask_reg[2]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.070     1.604    an_mask_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 an_mask_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_mask_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.488%)  route 0.113ns (44.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  an_mask_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  an_mask_reg[6]/Q
                         net (fo=2, routed)           0.113     1.773    an_mask[6]
    SLICE_X3Y86          FDRE                                         r  an_mask_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  an_mask_reg[7]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.066     1.600    an_mask_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 shift_register_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_register_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.663%)  route 0.112ns (44.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  shift_register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  shift_register_reg[1]/Q
                         net (fo=2, routed)           0.112     1.774    shift_register[1]
    SLICE_X2Y86          FDRE                                         r  shift_register_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  shift_register_reg[5]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.064     1.598    shift_register_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 shift_register_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_register_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  shift_register_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  shift_register_reg[24]/Q
                         net (fo=2, routed)           0.122     1.782    shift_register[24]
    SLICE_X1Y85          FDRE                                         r  shift_register_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  shift_register_reg[28]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.072     1.606    shift_register_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 shift_register_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_register_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.911%)  route 0.125ns (47.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  shift_register_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  shift_register_reg[21]/Q
                         net (fo=2, routed)           0.125     1.786    shift_register[21]
    SLICE_X2Y86          FDRE                                         r  shift_register_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  shift_register_reg[25]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.076     1.608    shift_register_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 button_filter/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_filter/OUT_SIGNAL_ENABLE_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.306%)  route 0.099ns (34.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.599     1.518    button_filter/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  button_filter/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  button_filter/counter_reg[6]/Q
                         net (fo=4, routed)           0.099     1.758    button_filter/counter_reg[6]
    SLICE_X5Y85          LUT4 (Prop_lut4_I2_O)        0.045     1.803 r  button_filter/OUT_SIGNAL_ENABLE_i_1/O
                         net (fo=1, routed)           0.000     1.803    button_filter/OUT_SIGNAL_ENABLE0
    SLICE_X5Y85          FDRE                                         r  button_filter/OUT_SIGNAL_ENABLE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.869     2.034    button_filter/clk_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  button_filter/OUT_SIGNAL_ENABLE_reg/C
                         clock pessimism             -0.502     1.531    
    SLICE_X5Y85          FDRE (Hold_fdre_C_D)         0.092     1.623    button_filter/OUT_SIGNAL_ENABLE_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 shift_register_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_register_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.843%)  route 0.121ns (46.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  shift_register_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  shift_register_reg[12]/Q
                         net (fo=2, routed)           0.121     1.781    shift_register[12]
    SLICE_X1Y86          FDRE                                         r  shift_register_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  shift_register_reg[16]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.066     1.600    shift_register_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 shift_register_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_register_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.822%)  route 0.126ns (47.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  shift_register_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  shift_register_reg[23]/Q
                         net (fo=2, routed)           0.126     1.786    shift_register[23]
    SLICE_X0Y85          FDRE                                         r  shift_register_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  shift_register_reg[27]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.071     1.590    shift_register_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y85     an_mask_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y86     an_mask_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     an_mask_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     an_mask_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     an_mask_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     an_mask_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y86     an_mask_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y86     an_mask_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     shift_register_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y85     an_mask_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y85     an_mask_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     an_mask_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     an_mask_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     an_mask_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     an_mask_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     an_mask_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     an_mask_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     an_mask_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     an_mask_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y85     an_mask_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y85     an_mask_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     an_mask_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y86     an_mask_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     an_mask_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     an_mask_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     an_mask_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     an_mask_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     an_mask_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     an_mask_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.406ns  (logic 4.294ns (41.262%)  route 6.112ns (58.738%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  seg/digit_counter_reg[2]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  seg/digit_counter_reg[2]/Q
                         net (fo=13, routed)          1.392     1.848    seg/digit_counter[2]
    SLICE_X1Y86          LUT4 (Prop_lut4_I1_O)        0.118     1.966 r  seg/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.721     6.686    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.720    10.406 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.406    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CAT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.753ns  (logic 4.673ns (47.913%)  route 5.080ns (52.087%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  seg/digit_counter_reg[0]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg/digit_counter_reg[0]/Q
                         net (fo=19, routed)          1.144     1.600    seg/digit_counter[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I4_O)        0.124     1.724 r  seg/CAT_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     1.724    seg/CAT_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y87          MUXF7 (Prop_muxf7_I1_O)      0.217     1.941 r  seg/CAT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.018     2.958    seg/sel0[2]
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.299     3.257 r  seg/CAT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.919     6.176    CAT_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     9.753 r  CAT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.753    CAT[0]
    T10                                                               r  CAT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CAT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.569ns  (logic 4.816ns (50.334%)  route 4.753ns (49.666%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  seg/digit_counter_reg[1]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  seg/digit_counter_reg[1]/Q
                         net (fo=18, routed)          0.971     1.390    seg/digit_counter[1]
    SLICE_X1Y85          LUT6 (Prop_lut6_I2_O)        0.299     1.689 r  seg/CAT_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     1.689    seg/CAT_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y85          MUXF7 (Prop_muxf7_I1_O)      0.245     1.934 r  seg/CAT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.856     2.790    seg/sel0[0]
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.298     3.088 r  seg/CAT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.926     6.014    CAT_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     9.569 r  CAT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.569    CAT[1]
    R10                                                               r  CAT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CAT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.563ns  (logic 4.887ns (51.099%)  route 4.677ns (48.901%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  seg/digit_counter_reg[0]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg/digit_counter_reg[0]/Q
                         net (fo=19, routed)          1.144     1.600    seg/digit_counter[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I4_O)        0.124     1.724 r  seg/CAT_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     1.724    seg/CAT_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y87          MUXF7 (Prop_muxf7_I1_O)      0.217     1.941 r  seg/CAT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.018     2.958    seg/sel0[2]
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.327     3.285 r  seg/CAT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.515     5.801    CAT_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.763     9.563 r  CAT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.563    CAT[5]
    T11                                                               r  CAT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CAT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.312ns  (logic 5.044ns (54.172%)  route 4.267ns (45.828%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  seg/digit_counter_reg[1]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  seg/digit_counter_reg[1]/Q
                         net (fo=18, routed)          0.971     1.390    seg/digit_counter[1]
    SLICE_X1Y85          LUT6 (Prop_lut6_I2_O)        0.299     1.689 r  seg/CAT_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     1.689    seg/CAT_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y85          MUXF7 (Prop_muxf7_I1_O)      0.245     1.934 r  seg/CAT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.856     2.790    seg/sel0[0]
    SLICE_X0Y86          LUT4 (Prop_lut4_I2_O)        0.328     3.118 r  seg/CAT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.441     5.558    CAT_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.753     9.312 r  CAT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.312    CAT[3]
    K13                                                               r  CAT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CAT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.801ns  (logic 4.754ns (54.014%)  route 4.047ns (45.986%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  seg/digit_counter_reg[1]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  seg/digit_counter_reg[1]/Q
                         net (fo=18, routed)          0.971     1.390    seg/digit_counter[1]
    SLICE_X1Y85          LUT6 (Prop_lut6_I2_O)        0.299     1.689 f  seg/CAT_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     1.689    seg/CAT_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y85          MUXF7 (Prop_muxf7_I1_O)      0.245     1.934 f  seg/CAT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.857     2.791    seg/sel0[0]
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.298     3.089 r  seg/CAT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.219     5.308    CAT_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     8.801 r  CAT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.801    CAT[2]
    K16                                                               r  CAT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CAT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.739ns  (logic 4.630ns (52.975%)  route 4.110ns (47.025%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  seg/digit_counter_reg[0]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg/digit_counter_reg[0]/Q
                         net (fo=19, routed)          1.144     1.600    seg/digit_counter[0]
    SLICE_X1Y87          LUT6 (Prop_lut6_I4_O)        0.124     1.724 r  seg/CAT_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     1.724    seg/CAT_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y87          MUXF7 (Prop_muxf7_I1_O)      0.217     1.941 r  seg/CAT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.020     2.961    seg/sel0[2]
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.299     3.260 r  seg/CAT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.946     5.206    CAT_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.739 r  CAT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.739    CAT[4]
    P15                                                               r  CAT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CAT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.591ns  (logic 5.031ns (58.563%)  route 3.560ns (41.437%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  seg/digit_counter_reg[1]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  seg/digit_counter_reg[1]/Q
                         net (fo=18, routed)          0.971     1.390    seg/digit_counter[1]
    SLICE_X1Y85          LUT6 (Prop_lut6_I2_O)        0.299     1.689 r  seg/CAT_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     1.689    seg/CAT_OBUF[6]_inst_i_9_n_0
    SLICE_X1Y85          MUXF7 (Prop_muxf7_I1_O)      0.245     1.934 r  seg/CAT_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.857     2.791    seg/sel0[0]
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.323     3.114 r  seg/CAT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.732     4.846    CAT_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745     8.591 r  CAT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.591    CAT[6]
    L18                                                               r  CAT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.480ns  (logic 4.154ns (48.993%)  route 4.325ns (51.007%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  seg/digit_counter_reg[2]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg/digit_counter_reg[2]/Q
                         net (fo=13, routed)          1.406     1.862    seg/digit_counter[2]
    SLICE_X0Y86          LUT4 (Prop_lut4_I2_O)        0.124     1.986 r  seg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.919     4.905    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     8.480 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.480    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.296ns  (logic 4.501ns (54.262%)  route 3.794ns (45.738%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  seg/digit_counter_reg[1]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  seg/digit_counter_reg[1]/Q
                         net (fo=18, routed)          0.870     1.289    seg/digit_counter[1]
    SLICE_X3Y86          LUT4 (Prop_lut4_I0_O)        0.327     1.616 r  seg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.924     4.540    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.755     8.296 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.296    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg/digit_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  seg/digit_counter_reg[0]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  seg/digit_counter_reg[0]/Q
                         net (fo=19, routed)          0.180     0.321    seg/digit_counter[0]
    SLICE_X5Y86          LUT1 (Prop_lut1_I0_O)        0.045     0.366 r  seg/digit_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    seg/digit_counter[0]_i_1_n_0
    SLICE_X5Y86          FDRE                                         r  seg/digit_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg/digit_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.519ns  (logic 0.186ns (35.824%)  route 0.333ns (64.176%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  seg/digit_counter_reg[2]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  seg/digit_counter_reg[2]/Q
                         net (fo=13, routed)          0.172     0.313    seg/digit_counter[2]
    SLICE_X3Y86          LUT3 (Prop_lut3_I2_O)        0.045     0.358 r  seg/digit_counter[2]_i_1/O
                         net (fo=1, routed)           0.161     0.519    seg/digit_counter[2]_i_1_n_0
    SLICE_X5Y86          FDRE                                         r  seg/digit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg/digit_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.614ns  (logic 0.186ns (30.292%)  route 0.428ns (69.708%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  seg/digit_counter_reg[0]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  seg/digit_counter_reg[0]/Q
                         net (fo=19, routed)          0.261     0.402    seg/digit_counter[0]
    SLICE_X3Y86          LUT2 (Prop_lut2_I0_O)        0.045     0.447 r  seg/digit_counter[1]_i_1/O
                         net (fo=1, routed)           0.167     0.614    seg/digit_counter[1]_i_1_n_0
    SLICE_X5Y86          FDRE                                         r  seg/digit_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.193ns  (logic 1.502ns (68.490%)  route 0.691ns (31.510%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  seg/digit_counter_reg[0]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  seg/digit_counter_reg[0]/Q
                         net (fo=19, routed)          0.263     0.404    seg/digit_counter[0]
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.043     0.447 r  seg/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.428     0.875    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.318     2.193 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.193    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.220ns  (logic 1.438ns (64.791%)  route 0.782ns (35.209%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  seg/digit_counter_reg[0]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  seg/digit_counter_reg[0]/Q
                         net (fo=19, routed)          0.240     0.381    seg/digit_counter[0]
    SLICE_X1Y86          LUT4 (Prop_lut4_I1_O)        0.045     0.426 r  seg/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.542     0.968    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     2.220 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.220    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.253ns  (logic 1.493ns (66.282%)  route 0.760ns (33.718%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  seg/digit_counter_reg[2]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  seg/digit_counter_reg[2]/Q
                         net (fo=13, routed)          0.172     0.313    seg/digit_counter[2]
    SLICE_X3Y86          LUT4 (Prop_lut4_I1_O)        0.049     0.362 r  seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.587     0.950    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.303     2.253 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.253    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.377ns  (logic 1.439ns (60.529%)  route 0.938ns (39.471%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  seg/digit_counter_reg[0]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  seg/digit_counter_reg[0]/Q
                         net (fo=19, routed)          0.263     0.404    seg/digit_counter[0]
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.045     0.449 r  seg/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.675     1.124    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     2.377 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.377    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CAT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.384ns  (logic 1.641ns (68.847%)  route 0.743ns (31.153%))
  Logic Levels:           4  (FDRE=1 LUT4=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  seg/digit_counter_reg[2]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  seg/digit_counter_reg[2]/Q
                         net (fo=13, routed)          0.145     0.286    seg/digit_counter[2]
    SLICE_X2Y86          MUXF7 (Prop_muxf7_S_O)       0.090     0.376 r  seg/CAT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.226     0.602    seg/sel0[1]
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.105     0.707 r  seg/CAT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.372     1.079    CAT_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.305     2.384 r  CAT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.384    CAT[6]
    L18                                                               r  CAT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.394ns  (logic 1.526ns (63.754%)  route 0.868ns (36.246%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  seg/digit_counter_reg[1]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  seg/digit_counter_reg[1]/Q
                         net (fo=18, routed)          0.334     0.462    seg/digit_counter[1]
    SLICE_X0Y86          LUT4 (Prop_lut4_I2_O)        0.100     0.562 r  seg/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.534     1.096    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.298     2.394 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.394    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CAT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.421ns  (logic 1.568ns (64.783%)  route 0.853ns (35.217%))
  Logic Levels:           4  (FDRE=1 LUT4=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  seg/digit_counter_reg[2]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  seg/digit_counter_reg[2]/Q
                         net (fo=13, routed)          0.199     0.340    seg/digit_counter[2]
    SLICE_X1Y85          MUXF7 (Prop_muxf7_S_O)       0.085     0.425 f  seg/CAT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.183     0.608    seg/sel0[3]
    SLICE_X0Y85          LUT4 (Prop_lut4_I0_O)        0.108     0.716 r  seg/CAT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.471     1.187    CAT_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.421 r  CAT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.421    CAT[4]
    P15                                                               r  CAT[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shift_register_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.024ns  (logic 4.806ns (47.945%)  route 5.218ns (52.055%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  shift_register_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 r  shift_register_reg[2]/Q
                         net (fo=2, routed)           1.282     7.024    seg/Q[2]
    SLICE_X1Y87          LUT6 (Prop_lut6_I5_O)        0.299     7.323 r  seg/CAT_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     7.323    seg/CAT_OBUF[6]_inst_i_10_n_0
    SLICE_X1Y87          MUXF7 (Prop_muxf7_I0_O)      0.212     7.535 r  seg/CAT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.018     8.553    seg/sel0[2]
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.299     8.852 r  seg/CAT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.919    11.771    CAT_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.348 r  CAT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.348    CAT[0]
    T10                                                               r  CAT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_register_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.834ns  (logic 5.020ns (51.044%)  route 4.814ns (48.957%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  shift_register_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 r  shift_register_reg[2]/Q
                         net (fo=2, routed)           1.282     7.024    seg/Q[2]
    SLICE_X1Y87          LUT6 (Prop_lut6_I5_O)        0.299     7.323 r  seg/CAT_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     7.323    seg/CAT_OBUF[6]_inst_i_10_n_0
    SLICE_X1Y87          MUXF7 (Prop_muxf7_I0_O)      0.212     7.535 r  seg/CAT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.018     8.553    seg/sel0[2]
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.327     8.880 r  seg/CAT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.515    11.395    CAT_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.763    15.158 r  CAT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.158    CAT[5]
    T11                                                               r  CAT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_mask_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.551ns  (logic 4.326ns (45.287%)  route 5.226ns (54.713%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  an_mask_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  an_mask_reg[6]/Q
                         net (fo=2, routed)           0.505     6.284    seg/an_mask[6]
    SLICE_X1Y86          LUT4 (Prop_lut4_I3_O)        0.150     6.434 r  seg/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.721    11.155    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.720    14.874 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.874    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_register_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.534ns  (logic 4.646ns (48.735%)  route 4.888ns (51.265%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  shift_register_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  shift_register_reg[11]/Q
                         net (fo=2, routed)           1.129     6.908    seg/Q[11]
    SLICE_X1Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.032 r  seg/CAT_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     7.032    seg/CAT_OBUF[6]_inst_i_6_n_0
    SLICE_X1Y85          MUXF7 (Prop_muxf7_I0_O)      0.212     7.244 r  seg/CAT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.833     8.077    seg/sel0[3]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.299     8.376 r  seg/CAT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.926    11.301    CAT_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.857 r  CAT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.857    CAT[1]
    R10                                                               r  CAT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_register_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.277ns  (logic 4.874ns (52.542%)  route 4.403ns (47.458%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  shift_register_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  shift_register_reg[11]/Q
                         net (fo=2, routed)           1.129     6.908    seg/Q[11]
    SLICE_X1Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.032 r  seg/CAT_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     7.032    seg/CAT_OBUF[6]_inst_i_6_n_0
    SLICE_X1Y85          MUXF7 (Prop_muxf7_I0_O)      0.212     7.244 r  seg/CAT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.833     8.077    seg/sel0[3]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.329     8.406 r  seg/CAT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.441    10.846    CAT_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.753    14.600 r  CAT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.600    CAT[3]
    K13                                                               r  CAT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_register_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.010ns  (logic 4.763ns (52.858%)  route 4.247ns (47.142%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  shift_register_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 r  shift_register_reg[2]/Q
                         net (fo=2, routed)           1.282     7.024    seg/Q[2]
    SLICE_X1Y87          LUT6 (Prop_lut6_I5_O)        0.299     7.323 r  seg/CAT_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     7.323    seg/CAT_OBUF[6]_inst_i_10_n_0
    SLICE_X1Y87          MUXF7 (Prop_muxf7_I0_O)      0.212     7.535 r  seg/CAT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.020     8.555    seg/sel0[2]
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.299     8.854 r  seg/CAT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.946    10.800    CAT_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.334 r  CAT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.334    CAT[4]
    P15                                                               r  CAT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_register_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.760ns  (logic 4.584ns (52.330%)  route 4.176ns (47.670%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  shift_register_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  shift_register_reg[11]/Q
                         net (fo=2, routed)           1.129     6.908    seg/Q[11]
    SLICE_X1Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.032 r  seg/CAT_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     7.032    seg/CAT_OBUF[6]_inst_i_6_n_0
    SLICE_X1Y85          MUXF7 (Prop_muxf7_I0_O)      0.212     7.244 r  seg/CAT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.828     8.071    seg/sel0[3]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.299     8.370 r  seg/CAT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.219    10.590    CAT_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.083 r  CAT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.083    CAT[2]
    K16                                                               r  CAT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_register_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.551ns  (logic 4.862ns (56.864%)  route 3.688ns (43.136%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  shift_register_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  shift_register_reg[11]/Q
                         net (fo=2, routed)           1.129     6.908    seg/Q[11]
    SLICE_X1Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.032 r  seg/CAT_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     7.032    seg/CAT_OBUF[6]_inst_i_6_n_0
    SLICE_X1Y85          MUXF7 (Prop_muxf7_I0_O)      0.212     7.244 r  seg/CAT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.828     8.071    seg/sel0[3]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.325     8.396 r  seg/CAT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.732    10.128    CAT_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745    13.873 r  CAT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.873    CAT[6]
    L18                                                               r  CAT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_mask_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.944ns  (logic 4.363ns (54.927%)  route 3.581ns (45.073%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  an_mask_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  an_mask_reg[7]/Q
                         net (fo=1, routed)           0.656     6.435    seg/an_mask[7]
    SLICE_X3Y86          LUT4 (Prop_lut4_I3_O)        0.152     6.587 r  seg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.924     9.511    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.755    13.267 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.267    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_mask_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.595ns  (logic 4.154ns (54.699%)  route 3.441ns (45.301%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  an_mask_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  an_mask_reg[2]/Q
                         net (fo=2, routed)           0.522     6.300    seg/an_mask[2]
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.124     6.424 r  seg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.919     9.343    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    12.918 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.918    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 an_mask_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.216ns  (logic 1.438ns (64.902%)  route 0.778ns (35.098%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  an_mask_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  an_mask_reg[5]/Q
                         net (fo=2, routed)           0.236     1.896    seg/an_mask[5]
    SLICE_X1Y86          LUT4 (Prop_lut4_I3_O)        0.045     1.941 r  seg/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.542     2.483    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     3.735 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.735    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_mask_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.290ns  (logic 1.483ns (64.769%)  route 0.807ns (35.231%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  an_mask_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  an_mask_reg[1]/Q
                         net (fo=2, routed)           0.273     1.933    seg/an_mask[1]
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.044     1.977 r  seg/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.534     2.511    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.298     3.810 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.810    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_mask_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.313ns  (logic 1.487ns (64.303%)  route 0.826ns (35.697%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  an_mask_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  an_mask_reg[0]/Q
                         net (fo=3, routed)           0.238     1.898    seg/an_mask[0]
    SLICE_X3Y86          LUT4 (Prop_lut4_I3_O)        0.043     1.941 r  seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.587     2.528    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.303     3.831 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.831    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_register_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.326ns  (logic 1.660ns (71.379%)  route 0.666ns (28.621%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  shift_register_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  shift_register_reg[17]/Q
                         net (fo=2, routed)           0.068     1.729    seg/Q[17]
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.045     1.774 r  seg/CAT_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     1.774    seg/CAT_OBUF[6]_inst_i_13_n_0
    SLICE_X2Y86          MUXF7 (Prop_muxf7_I1_O)      0.064     1.838 r  seg/CAT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.226     2.063    seg/sel0[1]
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.105     2.168 r  seg/CAT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.372     2.540    CAT_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.305     3.845 r  CAT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.845    CAT[6]
    L18                                                               r  CAT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_mask_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.351ns  (logic 1.439ns (61.203%)  route 0.912ns (38.797%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  an_mask_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  an_mask_reg[3]/Q
                         net (fo=2, routed)           0.237     1.897    seg/an_mask[3]
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.045     1.942 r  seg/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.675     2.617    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.870 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.870    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_register_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.394ns  (logic 1.590ns (66.444%)  route 0.803ns (33.556%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  shift_register_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  shift_register_reg[15]/Q
                         net (fo=2, routed)           0.149     1.809    seg/Q[15]
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.045     1.854 f  seg/CAT_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     1.854    seg/CAT_OBUF[6]_inst_i_6_n_0
    SLICE_X1Y85          MUXF7 (Prop_muxf7_I0_O)      0.062     1.916 f  seg/CAT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.183     2.100    seg/sel0[3]
    SLICE_X0Y85          LUT4 (Prop_lut4_I0_O)        0.108     2.208 r  seg/CAT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.471     2.679    CAT_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.913 r  CAT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.913    CAT[4]
    P15                                                               r  CAT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_register_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CAT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.395ns  (logic 1.552ns (64.803%)  route 0.843ns (35.197%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  shift_register_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  shift_register_reg[17]/Q
                         net (fo=2, routed)           0.068     1.729    seg/Q[17]
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.045     1.774 r  seg/CAT_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     1.774    seg/CAT_OBUF[6]_inst_i_13_n_0
    SLICE_X2Y86          MUXF7 (Prop_muxf7_I1_O)      0.064     1.838 r  seg/CAT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.226     2.063    seg/sel0[1]
    SLICE_X0Y86          LUT4 (Prop_lut4_I2_O)        0.108     2.171 r  seg/CAT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.549     2.720    CAT_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.915 r  CAT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.915    CAT[2]
    K16                                                               r  CAT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_mask_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.441ns  (logic 1.504ns (61.607%)  route 0.937ns (38.393%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  an_mask_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  an_mask_reg[4]/Q
                         net (fo=2, routed)           0.509     2.169    seg/an_mask[4]
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.045     2.214 r  seg/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.428     2.642    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.318     3.960 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.960    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_mask_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.509ns  (logic 1.461ns (58.212%)  route 1.049ns (41.788%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  an_mask_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  an_mask_reg[2]/Q
                         net (fo=2, routed)           0.185     1.845    seg/an_mask[2]
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.045     1.890 r  seg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.864     2.754    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.029 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.029    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_mask_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.608ns  (logic 1.501ns (57.565%)  route 1.107ns (42.435%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  an_mask_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  an_mask_reg[7]/Q
                         net (fo=1, routed)           0.219     1.879    seg/an_mask[7]
    SLICE_X3Y86          LUT4 (Prop_lut4_I3_O)        0.044     1.923 r  seg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.887     2.811    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.316     4.127 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.127    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            shift_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.905ns  (logic 1.478ns (50.863%)  route 1.427ns (49.137%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           1.427     2.905    SW_IBUF[0]
    SLICE_X0Y87          FDRE                                         r  shift_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.601     5.024    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  shift_register_reg[0]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            shift_register_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.655ns  (logic 1.477ns (55.627%)  route 1.178ns (44.373%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           1.178     2.655    SW_IBUF[3]
    SLICE_X0Y84          FDRE                                         r  shift_register_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.599     5.022    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  shift_register_reg[3]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            shift_register_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.572ns  (logic 1.480ns (57.529%)  route 1.092ns (42.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           1.092     2.572    SW_IBUF[1]
    SLICE_X0Y87          FDRE                                         r  shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.601     5.024    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  shift_register_reg[1]/C

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            button_filter/IN_SIGNAL_SYNC_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.396ns  (logic 1.477ns (61.620%)  route 0.920ns (38.380%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  button_IBUF_inst/O
                         net (fo=1, routed)           0.920     2.396    button_filter/D[0]
    SLICE_X4Y83          FDRE                                         r  button_filter/IN_SIGNAL_SYNC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.596     5.019    button_filter/clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  button_filter/IN_SIGNAL_SYNC_reg[0]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            shift_register_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.245ns  (logic 1.485ns (66.162%)  route 0.760ns (33.838%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           0.760     2.245    SW_IBUF[2]
    SLICE_X0Y87          FDRE                                         r  shift_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.601     5.024    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  shift_register_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            shift_register_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.553ns  (logic 0.253ns (45.779%)  route 0.300ns (54.221%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           0.300     0.553    SW_IBUF[2]
    SLICE_X0Y87          FDRE                                         r  shift_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  shift_register_reg[2]/C

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            button_filter/IN_SIGNAL_SYNC_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.244ns (40.800%)  route 0.355ns (59.200%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  button_IBUF_inst/O
                         net (fo=1, routed)           0.355     0.599    button_filter/D[0]
    SLICE_X4Y83          FDRE                                         r  button_filter/IN_SIGNAL_SYNC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.867     2.032    button_filter/clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  button_filter/IN_SIGNAL_SYNC_reg[0]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            shift_register_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.247ns (36.615%)  route 0.428ns (63.385%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           0.428     0.676    SW_IBUF[1]
    SLICE_X0Y87          FDRE                                         r  shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  shift_register_reg[1]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            shift_register_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.739ns  (logic 0.245ns (33.141%)  route 0.494ns (66.859%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           0.494     0.739    SW_IBUF[3]
    SLICE_X0Y84          FDRE                                         r  shift_register_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  shift_register_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            shift_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.815ns  (logic 0.245ns (30.121%)  route 0.569ns (69.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.569     0.815    SW_IBUF[0]
    SLICE_X0Y87          FDRE                                         r  shift_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  shift_register_reg[0]/C





