
*** Running vivado
    with args -log multi_sha256d_axi_ip_intr_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source multi_sha256d_axi_ip_intr_v1_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source multi_sha256d_axi_ip_intr_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/multi_sha256d_axi_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Uni/RL/sha256d_zedboard/ip_repo/sha256d_axi_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/uni/rl/sha256d_zedboard/sha256d_final.tmp/multi_sha256d_axi_ip_intr_v1_2_project/multi_sha256d_axi_ip_intr_v1_2_project.cache/ip 
Command: synth_design -top multi_sha256d_axi_ip_intr_v1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24936
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1111.270 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'multi_sha256d_axi_ip_intr_v1_0' [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/hdl/multi_sha256d_axi_ip_intr_v1_0.vhd:81]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_INTR_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_INTR_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_NUM_OF_INTR bound to: 1 - type: integer 
	Parameter C_INTR_SENSITIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter C_INTR_ACTIVE_STATE bound to: 32'b11111111111111111111111111111111 
	Parameter C_IRQ_SENSITIVITY bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE_STATE bound to: 1 - type: integer 
	Parameter SIZE bound to: 640 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'multi_sha256d_axi_ip_intr_v1_0_S00_AXI' declared at 'd:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/hdl/multi_sha256d_axi_ip_intr_v1_0_S00_AXI.vhd:5' bound to instance 'multi_sha256d_axi_ip_intr_v1_0_S00_AXI_inst' of component 'multi_sha256d_axi_ip_intr_v1_0_S00_AXI' [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/hdl/multi_sha256d_axi_ip_intr_v1_0.vhd:200]
INFO: [Synth 8-638] synthesizing module 'multi_sha256d_axi_ip_intr_v1_0_S00_AXI' [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/hdl/multi_sha256d_axi_ip_intr_v1_0_S00_AXI.vhd:86]
	Parameter SIZE bound to: 640 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 'output' is read in the process but is not in the sensitivity list [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/hdl/multi_sha256d_axi_ip_intr_v1_0_S00_AXI.vhd:629]
WARNING: [Synth 8-614] signal 'sha256d_done' is read in the process but is not in the sensitivity list [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/hdl/multi_sha256d_axi_ip_intr_v1_0_S00_AXI.vhd:629]
	Parameter N_INST bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'multi_sha256d' declared at 'd:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/src/multi_sha256d.vhd:34' bound to instance 'multi_sha256d_inst' of component 'multi_sha256d' [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/hdl/multi_sha256d_axi_ip_intr_v1_0_S00_AXI.vhd:720]
INFO: [Synth 8-638] synthesizing module 'multi_sha256d' [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/src/multi_sha256d.vhd:43]
	Parameter N_INST bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sha256d' [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/src/sha256d.vhd:47]
	Parameter SIZE bound to: 640 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sha256' [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/src/sha256.vhd:49]
	Parameter SIZE bound to: 640 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter' [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/src/counter.vhd:33]
	Parameter SIZE bound to: 7 - type: integer 
	Parameter START bound to: 0 - type: integer 
	Parameter TERMINAL bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (1#1) [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/src/counter.vhd:33]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized0' [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/src/counter.vhd:33]
	Parameter SIZE bound to: 7 - type: integer 
	Parameter START bound to: 0 - type: integer 
	Parameter TERMINAL bound to: 63 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized0' (1#1) [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/src/counter.vhd:33]
WARNING: [Synth 8-614] signal 'words' is read in the process but is not in the sensitivity list [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/src/sha256.vhd:137]
WARNING: [Synth 8-614] signal 'T1' is read in the process but is not in the sensitivity list [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/src/sha256.vhd:137]
WARNING: [Synth 8-614] signal 'T2' is read in the process but is not in the sensitivity list [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/src/sha256.vhd:137]
WARNING: [Synth 8-614] signal 'smallS0' is read in the process but is not in the sensitivity list [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/src/sha256.vhd:137]
WARNING: [Synth 8-614] signal 'smallS1' is read in the process but is not in the sensitivity list [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/src/sha256.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'sha256' (2#1) [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/src/sha256.vhd:49]
INFO: [Synth 8-638] synthesizing module 'sha256__parameterized0' [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/src/sha256.vhd:49]
	Parameter SIZE bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter__parameterized1' [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/src/counter.vhd:33]
	Parameter SIZE bound to: 7 - type: integer 
	Parameter START bound to: 0 - type: integer 
	Parameter TERMINAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized1' (2#1) [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/src/counter.vhd:33]
WARNING: [Synth 8-614] signal 'words' is read in the process but is not in the sensitivity list [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/src/sha256.vhd:137]
WARNING: [Synth 8-614] signal 'T1' is read in the process but is not in the sensitivity list [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/src/sha256.vhd:137]
WARNING: [Synth 8-614] signal 'T2' is read in the process but is not in the sensitivity list [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/src/sha256.vhd:137]
WARNING: [Synth 8-614] signal 'smallS0' is read in the process but is not in the sensitivity list [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/src/sha256.vhd:137]
WARNING: [Synth 8-614] signal 'smallS1' is read in the process but is not in the sensitivity list [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/src/sha256.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'sha256__parameterized0' (2#1) [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/src/sha256.vhd:49]
WARNING: [Synth 8-614] signal 'ready1' is read in the process but is not in the sensitivity list [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/src/sha256d.vhd:88]
WARNING: [Synth 8-614] signal 'ready2' is read in the process but is not in the sensitivity list [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/src/sha256d.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'sha256d' (3#1) [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/src/sha256d.vhd:47]
WARNING: [Synth 8-614] signal 'nonce' is read in the process but is not in the sensitivity list [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/src/multi_sha256d.vhd:145]
WARNING: [Synth 8-614] signal 'out_nonce' is read in the process but is not in the sensitivity list [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/src/multi_sha256d.vhd:158]
WARNING: [Synth 8-614] signal 'nonce' is read in the process but is not in the sensitivity list [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/src/multi_sha256d.vhd:158]
WARNING: [Synth 8-614] signal 'nonce_index' is read in the process but is not in the sensitivity list [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/src/multi_sha256d.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'multi_sha256d' (4#1) [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/src/multi_sha256d.vhd:43]
WARNING: [Synth 8-614] signal 'output' is read in the process but is not in the sensitivity list [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/hdl/multi_sha256d_axi_ip_intr_v1_0_S00_AXI.vhd:732]
WARNING: [Synth 8-614] signal 'sha256d_output' is read in the process but is not in the sensitivity list [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/hdl/multi_sha256d_axi_ip_intr_v1_0_S00_AXI.vhd:732]
INFO: [Synth 8-256] done synthesizing module 'multi_sha256d_axi_ip_intr_v1_0_S00_AXI' (5#1) [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/hdl/multi_sha256d_axi_ip_intr_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_NUM_OF_INTR bound to: 1 - type: integer 
	Parameter C_INTR_SENSITIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter C_INTR_ACTIVE_STATE bound to: 32'b11111111111111111111111111111111 
	Parameter C_IRQ_SENSITIVITY bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE_STATE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'multi_sha256d_axi_ip_intr_v1_0_S_AXI_INTR' declared at 'd:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/hdl/multi_sha256d_axi_ip_intr_v1_0_S_AXI_INTR.vhd:5' bound to instance 'multi_sha256d_axi_ip_intr_v1_0_S_AXI_INTR_inst' of component 'multi_sha256d_axi_ip_intr_v1_0_S_AXI_INTR' [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/hdl/multi_sha256d_axi_ip_intr_v1_0.vhd:232]
INFO: [Synth 8-638] synthesizing module 'multi_sha256d_axi_ip_intr_v1_0_S_AXI_INTR' [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/hdl/multi_sha256d_axi_ip_intr_v1_0_S_AXI_INTR.vhd:98]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_NUM_OF_INTR bound to: 1 - type: integer 
	Parameter C_INTR_SENSITIVITY bound to: -1 - type: integer 
	Parameter C_INTR_ACTIVE_STATE bound to: -1 - type: integer 
	Parameter C_IRQ_SENSITIVITY bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE_STATE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multi_sha256d_axi_ip_intr_v1_0_S_AXI_INTR' (6#1) [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/hdl/multi_sha256d_axi_ip_intr_v1_0_S_AXI_INTR.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'multi_sha256d_axi_ip_intr_v1_0' (7#1) [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/hdl/multi_sha256d_axi_ip_intr_v1_0.vhd:81]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1111.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1111.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1111.270 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'currentstate_reg' in module 'sha256d'
INFO: [Synth 8-802] inferred FSM for state register 'currentstate_reg' in module 'multi_sha256d'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                          0000001 |                              110
                 waiting |                          0000100 |                              000
                  round1 |                          0000010 |                              001
           waitinground1 |                          1000000 |                              010
                  round2 |                          0100000 |                              011
           waitinground2 |                          0010000 |                              100
                finished |                          0001000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentstate_reg' using encoding 'one-hot' in module 'sha256d'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                               00 |                               11
                 waiting |                               01 |                               00
                 working |                               10 |                               01
                finished |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentstate_reg' using encoding 'sequential' in module 'multi_sha256d'
WARNING: [Synth 8-327] inferring latch for variable 'out_nonce_reg' [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/src/multi_sha256d.vhd:164]
WARNING: [Synth 8-327] inferring latch for variable 'output_reg' [d:/Uni/RL/ip_repo/multi_sha256d_axi_ip_intr_1.0/hdl/multi_sha256d_axi_ip_intr_v1_0_S00_AXI.vhd:734]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1111.270 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   32 Bit       Adders := 8     
	   5 Input   32 Bit       Adders := 8     
	   2 Input   32 Bit       Adders := 26    
	   2 Input    8 Bit       Adders := 32    
	   2 Input    7 Bit       Adders := 24    
+---XORs : 
	   3 Input     32 Bit         XORs := 40    
	   2 Input     32 Bit         XORs := 8     
+---Registers : 
	               32 Bit    Registers := 127   
	                7 Bit    Registers := 26    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 36    
	   4 Input   32 Bit        Muxes := 11    
	   9 Input   32 Bit        Muxes := 64    
	   3 Input   32 Bit        Muxes := 2     
	  29 Input   32 Bit        Muxes := 28    
	   2 Input    7 Bit        Muxes := 48    
	   7 Input    7 Bit        Muxes := 4     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 16    
	   2 Input    3 Bit        Muxes := 8     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 106   
	   8 Input    1 Bit        Muxes := 8     
	   9 Input    1 Bit        Muxes := 32    
	   4 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
nloptAssert: Unexpected error in File r:/wall1/workspaces/mwall87/sub/REL/2020.2/src/shared/synth/rtx/syn/nlopt/HARTNlOptTwoLevel.cxx Line number 36
An unrecoverable error has occurred, synthesis cancelled.
TclStackFree: incorrect freePtr. Call out of sequence?
