{"drivers/gpu/drm/i915/icl_dsi.c": [{"patch_file_name": "drivers/gpu/drm/i915/icl_dsi.c", "func_decl_name": "gen11_dsi_map_pll", "is_cond": false, "line_numbers": [600, 601], "line_cids": ["", ""], "line_strs": ["\tI915_WRITE(DPCLKA_CFGCR0_ICL, val);", "\tPOSTING_READ(DPCLKA_CFGCR0_ICL);"]}, {"patch_file_name": "drivers/gpu/drm/i915/icl_dsi.c", "func_decl_name": "gen11_dsi_map_pll", "is_cond": false, "line_numbers": [598, 600], "line_cids": ["", ""], "line_strs": ["\t\tval |= DPCLKA_CFGCR0_DDI_CLK_SEL(pll->info->id, port);", "\tI915_WRITE(DPCLKA_CFGCR0_ICL, val);"]}, {"patch_file_name": "drivers/gpu/drm/i915/icl_dsi.c", "func_decl_name": "gen11_dsi_map_pll", "is_cond": false, "line_numbers": [597, 598], "line_cids": ["", ""], "line_strs": ["\t\tval &= ~DPCLKA_CFGCR0_DDI_CLK_SEL_MASK(port);", "\t\tval |= DPCLKA_CFGCR0_DDI_CLK_SEL(pll->info->id, port);"]}, {"patch_file_name": "drivers/gpu/drm/i915/icl_dsi.c", "func_decl_name": "gen11_dsi_map_pll", "is_cond": false, "line_numbers": [600], "line_cids": [""], "line_strs": ["\tI915_WRITE(DPCLKA_CFGCR0_ICL, val);"]}, {"patch_file_name": "drivers/gpu/drm/i915/icl_dsi.c", "func_decl_name": "gen11_dsi_map_pll", "is_cond": false, "line_numbers": [596], "line_cids": [""], "line_strs": ["\tfor_each_dsi_port(port, intel_dsi->ports) {"]}, {"patch_file_name": "drivers/gpu/drm/i915/icl_dsi.c", "func_decl_name": "gen11_dsi_map_pll", "is_cond": false, "line_numbers": [588, 596], "line_cids": ["", ""], "line_strs": ["\tstruct intel_dsi *intel_dsi = enc_to_intel_dsi(&encoder->base);", "\tfor_each_dsi_port(port, intel_dsi->ports) {"]}]}