Flow report for MPC5534_Proto
Wed Apr 18 08:58:00 2012
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------+
; Flow Summary                                                              ;
+---------------------------+-----------------------------------------------+
; Flow Status               ; Successful - Wed Apr 18 08:58:00 2012         ;
; Quartus II 32-bit Version ; 11.1 Build 259 01/25/2012 SP 2 SJ Web Edition ;
; Revision Name             ; MPC5534_Proto                                 ;
; Top-level Entity Name     ; MPC5534_Proto                                 ;
; Family                    ; MAX3000A                                      ;
; Device                    ; EPM3064ATC44-10                               ;
; Timing Models             ; Final                                         ;
; Total macrocells          ; 7 / 64 ( 11 % )                               ;
; Total pins                ; 30 / 34 ( 88 % )                              ;
+---------------------------+-----------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 04/18/2012 08:55:37 ;
; Main task         ; Compilation         ;
; Revision Name     ; MPC5534_Proto       ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                    ;
+---------------------------------+------------------------------+---------------+-------------+----------------------+
; Assignment Name                 ; Value                        ; Default Value ; Entity Name ; Section Id           ;
+---------------------------------+------------------------------+---------------+-------------+----------------------+
; COMPILER_SIGNATURE_ID           ; 116519742761.133475733703860 ; --            ; --          ; --                   ;
; EDA_DESIGN_ENTRY_SYNTHESIS_TOOL ; Design Compiler              ; <None>        ; --          ; --                   ;
; EDA_INPUT_DATA_FORMAT           ; Vhdl                         ; --            ; --          ; eda_design_synthesis ;
; EDA_INPUT_VCC_NAME              ; Vdd                          ; --            ; --          ; eda_design_synthesis ;
; EDA_LMF_FILE                    ; altsyn.lmf                   ; --            ; --          ; eda_design_synthesis ;
; EDA_OUTPUT_DATA_FORMAT          ; Vhdl                         ; --            ; --          ; eda_simulation       ;
; EDA_SIMULATION_TOOL             ; ModelSim-Altera (VHDL)       ; <None>        ; --          ; --                   ;
; MAX_CORE_JUNCTION_TEMP          ; 85                           ; --            ; --          ; --                   ;
; MIN_CORE_JUNCTION_TEMP          ; 0                            ; --            ; --          ; --                   ;
+---------------------------------+------------------------------+---------------+-------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:20     ; 1.0                     ; 293 MB              ; 00:00:18                           ;
; Fitter                    ; 00:00:33     ; 1.0                     ; 231 MB              ; 00:00:06                           ;
; TimeQuest Timing Analyzer ; 00:00:48     ; 1.0                     ; 235 MB              ; 00:00:16                           ;
; Assembler                 ; 00:00:47     ; 1.0                     ; 245 MB              ; 00:00:18                           ;
; EDA Netlist Writer        ; 00:00:48     ; 1.0                     ; 224 MB              ; 00:00:17                           ;
; Total                     ; 00:03:16     ; --                      ; --                  ; 00:01:15                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; DW7EJACKSON2264  ; Windows 7 ; 6.1        ; i686           ;
; Fitter                    ; DW7EJACKSON2264  ; Windows 7 ; 6.1        ; i686           ;
; TimeQuest Timing Analyzer ; DW7EJACKSON2264  ; Windows 7 ; 6.1        ; i686           ;
; Assembler                 ; DW7EJACKSON2264  ; Windows 7 ; 6.1        ; i686           ;
; EDA Netlist Writer        ; DW7EJACKSON2264  ; Windows 7 ; 6.1        ; i686           ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off MPC5534_Proto -c MPC5534_Proto
quartus_fit --read_settings_files=off --write_settings_files=off MPC5534_Proto -c MPC5534_Proto
quartus_sta MPC5534_Proto -c MPC5534_Proto
quartus_asm --read_settings_files=off --write_settings_files=off MPC5534_Proto -c MPC5534_Proto
quartus_eda --read_settings_files=off --write_settings_files=off MPC5534_Proto -c MPC5534_Proto



