Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : ALU
Version: U-2022.12-SP5
Date   : Wed Oct 15 02:27:49 2025
****************************************

Operating Conditions: tsl18fs120_scl_ss   Library: tsl18fs120_scl_ss
Wire Load Model Mode: top

  Startpoint: B[1] (input port clocked by clk)
  Endpoint: ZF (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ALU                4000                  tsl18fs120_scl_ss

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.25       0.25 r
  B[1] (in)                                0.00       0.25 r
  sub_26/B[1] (ALU_DW01_sub_0)             0.00       0.25 r
  sub_26/U1/ZN (inv0d4)                    0.06       0.31 f
  sub_26/L1(1)/U2/CO (ad01d1)              0.48       0.79 f
  sub_26/U9/Z (buffd3)                     0.25       1.04 f
  sub_26/L1(2)/U2/CO (ad01d1)              0.33       1.38 f
  sub_26/U8/Z (buffd3)                     0.25       1.63 f
  sub_26/L1(3)/U2/CO (ad01d1)              0.35       1.98 f
  sub_26/U6/Z (bufbd3)                     0.17       2.14 f
  sub_26/L1(4)/U2/CO (ad01d1)              0.33       2.48 f
  sub_26/U3/Z (buffd2)                     0.18       2.65 f
  sub_26/L1(5)/U2/CO (ad01d1)              0.34       2.99 f
  sub_26/U7/Z (buffd2)                     0.18       3.17 f
  sub_26/L1(6)/U2/CO (ad01d1)              0.33       3.50 f
  sub_26/U4/Z (bufbd1)                     0.21       3.71 f
  sub_26/L1(7)/U2/S (ad01d1)               0.45       4.16 f
  sub_26/DIFF[7] (ALU_DW01_sub_0)          0.00       4.16 f
  U99/ZN (aoi222d2)                        0.45       4.61 r
  U111/ZN (oai211d2)                       0.32       4.93 f
  U88/Z (or04d1)                           0.51       5.43 f
  U150/ZN (nr02d1)                         0.14       5.57 r
  ZF (out)                                 0.00       5.57 r
  data arrival time                                   5.57

  clock clk (rise edge)                    6.00       6.00
  clock network delay (ideal)              0.00       6.00
  clock uncertainty                       -0.10       5.90
  output external delay                   -0.25       5.65
  data required time                                  5.65
  -----------------------------------------------------------
  data required time                                  5.65
  data arrival time                                  -5.57
  -----------------------------------------------------------
  slack (MET)                                         0.08


1
