{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1623510224061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1623510224062 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 12 23:03:43 2021 " "Processing started: Sat Jun 12 23:03:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1623510224062 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1623510224062 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projectFull -c projectFull " "Command: quartus_map --read_settings_files=on --write_settings_files=off projectFull -c projectFull" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1623510224062 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1623510224961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectfull.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projectfull.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projectFull " "Found entity 1: projectFull" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623510225107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1623510225107 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projectFull " "Elaborating entity \"projectFull\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1623510225155 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst " "Block or symbol \"NOT\" of instance \"inst\" overlaps another block or symbol" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 832 200 232 880 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1623510225164 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst10 " "Block or symbol \"NOT\" of instance \"inst10\" overlaps another block or symbol" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 888 200 232 936 "inst10" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1623510225165 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst13 " "Block or symbol \"NOT\" of instance \"inst13\" overlaps another block or symbol" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 840 232 264 888 "inst13" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1623510225165 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst14 " "Block or symbol \"NOT\" of instance \"inst14\" overlaps another block or symbol" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 896 232 264 944 "inst14" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1623510225165 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst17 " "Block or symbol \"NOT\" of instance \"inst17\" overlaps another block or symbol" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 848 264 296 896 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1623510225165 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst18 " "Block or symbol \"NOT\" of instance \"inst18\" overlaps another block or symbol" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 904 264 296 952 "inst18" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1623510225165 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst21 " "Block or symbol \"NOT\" of instance \"inst21\" overlaps another block or symbol" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 856 312 344 904 "inst21" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1623510225166 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst22 " "Block or symbol \"NOT\" of instance \"inst22\" overlaps another block or symbol" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 912 312 344 960 "inst22" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1623510225166 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst27 " "Block or symbol \"NOT\" of instance \"inst27\" overlaps another block or symbol" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 864 376 408 912 "inst27" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1623510225166 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst28 " "Block or symbol \"NOT\" of instance \"inst28\" overlaps another block or symbol" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 920 376 408 968 "inst28" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1623510225166 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst29 " "Block or symbol \"NOT\" of instance \"inst29\" overlaps another block or symbol" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 856 424 456 904 "inst29" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1623510225166 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst30 " "Block or symbol \"NOT\" of instance \"inst30\" overlaps another block or symbol" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 912 424 456 960 "inst30" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1623510225166 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst33 " "Block or symbol \"NOT\" of instance \"inst33\" overlaps another block or symbol" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 864 472 504 912 "inst33" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1623510225166 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst34 " "Block or symbol \"NOT\" of instance \"inst34\" overlaps another block or symbol" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 920 472 504 968 "inst34" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1623510225166 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "g " "Converted elements in bus name \"g\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "g\[0..7\] g0..7 " "Converted element name(s) from \"g\[0..7\]\" to \"g0..7\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 528 704 752 544 "g\[0..7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225167 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "g\[0\] g0 " "Converted element name(s) from \"g\[0\]\" to \"g0\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 544 176 216 560 "g\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225167 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "g\[1\] g1 " "Converted element name(s) from \"g\[1\]\" to \"g1\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 560 176 232 576 "g\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225167 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "g\[2\] g2 " "Converted element name(s) from \"g\[2\]\" to \"g2\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 576 176 248 592 "g\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225167 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "g\[3\] g3 " "Converted element name(s) from \"g\[3\]\" to \"g3\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 592 176 264 608 "g\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225167 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "g\[4\] g4 " "Converted element name(s) from \"g\[4\]\" to \"g4\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 608 176 280 624 "g\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225167 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "g\[5\] g5 " "Converted element name(s) from \"g\[5\]\" to \"g5\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 624 176 296 640 "g\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225167 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "g\[6\] g6 " "Converted element name(s) from \"g\[6\]\" to \"g6\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 640 176 312 656 "g\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225167 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "g\[7\] g7 " "Converted element name(s) from \"g\[7\]\" to \"g7\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 656 176 328 672 "g\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225167 ""}  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 528 704 752 544 "g\[0..7\]" "" } { 544 176 216 560 "g\[0\]" "" } { 560 176 232 576 "g\[1\]" "" } { 576 176 248 592 "g\[2\]" "" } { 592 176 264 608 "g\[3\]" "" } { 608 176 280 624 "g\[4\]" "" } { 624 176 296 640 "g\[5\]" "" } { 640 176 312 656 "g\[6\]" "" } { 656 176 328 672 "g\[7\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1623510225167 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "u " "Converted elements in bus name \"u\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "u\[0..7\] u0..7 " "Converted element name(s) from \"u\[0..7\]\" to \"u0..7\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 512 688 752 528 "u\[0..7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225168 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "u\[0\] u0 " "Converted element name(s) from \"u\[0\]\" to \"u0\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 400 176 344 416 "u\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225168 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "u\[1\] u1 " "Converted element name(s) from \"u\[1\]\" to \"u1\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 416 176 368 432 "u\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225168 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "u\[2\] u2 " "Converted element name(s) from \"u\[2\]\" to \"u2\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 432 176 392 448 "u\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225168 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "u\[3\] u3 " "Converted element name(s) from \"u\[3\]\" to \"u3\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 448 176 416 464 "u\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225168 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "u\[4\] u4 " "Converted element name(s) from \"u\[4\]\" to \"u4\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 464 176 440 480 "u\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225168 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "u\[5\] u5 " "Converted element name(s) from \"u\[5\]\" to \"u5\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 480 176 464 496 "u\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225168 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "u\[6\] u6 " "Converted element name(s) from \"u\[6\]\" to \"u6\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 496 176 488 512 "u\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225168 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "u\[7\] u7 " "Converted element name(s) from \"u\[7\]\" to \"u7\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 512 176 504 528 "u\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225168 ""}  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 512 688 752 528 "u\[0..7\]" "" } { 400 176 344 416 "u\[0\]" "" } { 416 176 368 432 "u\[1\]" "" } { 432 176 392 448 "u\[2\]" "" } { 448 176 416 464 "u\[3\]" "" } { 464 176 440 480 "u\[4\]" "" } { 480 176 464 496 "u\[5\]" "" } { 496 176 488 512 "u\[6\]" "" } { 512 176 504 528 "u\[7\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1623510225168 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "mit2 " "Pin \"mit2\" not connected" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 1168 96 264 1184 "mit2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1623510225170 ""}
{ "Warning" "WSGN_SEARCH_FILE" "countlife.vhd 2 1 " "Using design file countlife.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countLife-a " "Found design unit 1: countLife-a" {  } { { "countlife.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/countlife.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623510225742 ""} { "Info" "ISGN_ENTITY_NAME" "1 countLife " "Found entity 1: countLife" {  } { { "countlife.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/countlife.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623510225742 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1623510225742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countLife countLife:inst8 " "Elaborating entity \"countLife\" for hierarchy \"countLife:inst8\"" {  } { { "projectFull.bdf" "inst8" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 264 984 1152 344 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225749 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "touch countlife.vhd(17) " "VHDL Process Statement warning at countlife.vhd(17): signal \"touch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "countlife.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/countlife.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225750 "|projectFull|countLife:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start countlife.vhd(17) " "VHDL Process Statement warning at countlife.vhd(17): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "countlife.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/countlife.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225750 "|projectFull|countLife:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "comparenum.vhd 2 1 " "Using design file comparenum.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CompareNum-a " "Found design unit 1: CompareNum-a" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623510225771 ""} { "Info" "ISGN_ENTITY_NAME" "1 CompareNum " "Found entity 1: CompareNum" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623510225771 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1623510225771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompareNum CompareNum:instaa " "Elaborating entity \"CompareNum\" for hierarchy \"CompareNum:instaa\"" {  } { { "projectFull.bdf" "instaa" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 480 752 904 592 "instaa" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225771 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "u comparenum.vhd(23) " "VHDL Process Statement warning at comparenum.vhd(23): signal \"u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225773 "|projectFull|CompareNum:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g comparenum.vhd(23) " "VHDL Process Statement warning at comparenum.vhd(23): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225773 "|projectFull|CompareNum:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "u comparenum.vhd(24) " "VHDL Process Statement warning at comparenum.vhd(24): signal \"u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225773 "|projectFull|CompareNum:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g comparenum.vhd(24) " "VHDL Process Statement warning at comparenum.vhd(24): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225773 "|projectFull|CompareNum:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "u comparenum.vhd(25) " "VHDL Process Statement warning at comparenum.vhd(25): signal \"u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225773 "|projectFull|CompareNum:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g comparenum.vhd(25) " "VHDL Process Statement warning at comparenum.vhd(25): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225773 "|projectFull|CompareNum:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "u comparenum.vhd(26) " "VHDL Process Statement warning at comparenum.vhd(26): signal \"u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225773 "|projectFull|CompareNum:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g comparenum.vhd(26) " "VHDL Process Statement warning at comparenum.vhd(26): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225773 "|projectFull|CompareNum:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "u comparenum.vhd(27) " "VHDL Process Statement warning at comparenum.vhd(27): signal \"u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225773 "|projectFull|CompareNum:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g comparenum.vhd(27) " "VHDL Process Statement warning at comparenum.vhd(27): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225773 "|projectFull|CompareNum:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "u comparenum.vhd(28) " "VHDL Process Statement warning at comparenum.vhd(28): signal \"u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225774 "|projectFull|CompareNum:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g comparenum.vhd(28) " "VHDL Process Statement warning at comparenum.vhd(28): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225774 "|projectFull|CompareNum:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "u comparenum.vhd(29) " "VHDL Process Statement warning at comparenum.vhd(29): signal \"u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225774 "|projectFull|CompareNum:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g comparenum.vhd(29) " "VHDL Process Statement warning at comparenum.vhd(29): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225774 "|projectFull|CompareNum:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "u comparenum.vhd(30) " "VHDL Process Statement warning at comparenum.vhd(30): signal \"u\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225774 "|projectFull|CompareNum:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g comparenum.vhd(30) " "VHDL Process Statement warning at comparenum.vhd(30): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparenum.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/comparenum.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225774 "|projectFull|CompareNum:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "changerange.vhd 2 1 " "Using design file changerange.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 changeRange-statetransformertest " "Found design unit 1: changeRange-statetransformertest" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623510225797 ""} { "Info" "ISGN_ENTITY_NAME" "1 changeRange " "Found entity 1: changeRange" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623510225797 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1623510225797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "changeRange changeRange:inst2 " "Elaborating entity \"changeRange\" for hierarchy \"changeRange:inst2\"" {  } { { "projectFull.bdf" "inst2" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 1048 632 880 1224 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225798 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max_tens changerange.vhd(47) " "VHDL Process Statement warning at changerange.vhd(47): signal \"max_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225802 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max_digits changerange.vhd(47) " "VHDL Process Statement warning at changerange.vhd(47): signal \"max_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225802 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_tens changerange.vhd(52) " "VHDL Process Statement warning at changerange.vhd(52): signal \"min_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225802 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_digits changerange.vhd(53) " "VHDL Process Statement warning at changerange.vhd(53): signal \"min_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225802 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_tens changerange.vhd(56) " "VHDL Process Statement warning at changerange.vhd(56): signal \"input_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225802 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_min_tens changerange.vhd(56) " "VHDL Process Statement warning at changerange.vhd(56): signal \"tp_min_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225802 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_tens changerange.vhd(60) " "VHDL Process Statement warning at changerange.vhd(60): signal \"input_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225802 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_min_tens changerange.vhd(60) " "VHDL Process Statement warning at changerange.vhd(60): signal \"tp_min_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225802 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_tens changerange.vhd(64) " "VHDL Process Statement warning at changerange.vhd(64): signal \"input_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225802 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_min_tens changerange.vhd(64) " "VHDL Process Statement warning at changerange.vhd(64): signal \"tp_min_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225802 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_digits changerange.vhd(70) " "VHDL Process Statement warning at changerange.vhd(70): signal \"input_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225802 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_min_dg changerange.vhd(70) " "VHDL Process Statement warning at changerange.vhd(70): signal \"tp_min_dg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225802 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_digits changerange.vhd(74) " "VHDL Process Statement warning at changerange.vhd(74): signal \"input_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225802 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_min_dg changerange.vhd(74) " "VHDL Process Statement warning at changerange.vhd(74): signal \"tp_min_dg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225802 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_digits changerange.vhd(78) " "VHDL Process Statement warning at changerange.vhd(78): signal \"input_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225802 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_min_dg changerange.vhd(78) " "VHDL Process Statement warning at changerange.vhd(78): signal \"tp_min_dg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225802 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_xa changerange.vhd(84) " "VHDL Process Statement warning at changerange.vhd(84): signal \"min_xa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225802 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_ya changerange.vhd(84) " "VHDL Process Statement warning at changerange.vhd(84): signal \"min_ya\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225802 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_xb changerange.vhd(84) " "VHDL Process Statement warning at changerange.vhd(84): signal \"min_xb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225802 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_ya changerange.vhd(85) " "VHDL Process Statement warning at changerange.vhd(85): signal \"min_ya\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225802 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_yb changerange.vhd(85) " "VHDL Process Statement warning at changerange.vhd(85): signal \"min_yb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225803 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_za changerange.vhd(86) " "VHDL Process Statement warning at changerange.vhd(86): signal \"min_za\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225803 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_ya changerange.vhd(86) " "VHDL Process Statement warning at changerange.vhd(86): signal \"min_ya\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225803 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_zb changerange.vhd(86) " "VHDL Process Statement warning at changerange.vhd(86): signal \"min_zb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225803 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_tens changerange.vhd(89) " "VHDL Process Statement warning at changerange.vhd(89): signal \"input_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225803 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_max_tens changerange.vhd(89) " "VHDL Process Statement warning at changerange.vhd(89): signal \"tp_max_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225803 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_tens changerange.vhd(93) " "VHDL Process Statement warning at changerange.vhd(93): signal \"input_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225803 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_max_tens changerange.vhd(93) " "VHDL Process Statement warning at changerange.vhd(93): signal \"tp_max_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225803 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_tens changerange.vhd(97) " "VHDL Process Statement warning at changerange.vhd(97): signal \"input_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225803 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_max_tens changerange.vhd(97) " "VHDL Process Statement warning at changerange.vhd(97): signal \"tp_max_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225803 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_digits changerange.vhd(103) " "VHDL Process Statement warning at changerange.vhd(103): signal \"input_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225803 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_max_dg changerange.vhd(103) " "VHDL Process Statement warning at changerange.vhd(103): signal \"tp_max_dg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225803 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_digits changerange.vhd(107) " "VHDL Process Statement warning at changerange.vhd(107): signal \"input_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225803 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_max_dg changerange.vhd(107) " "VHDL Process Statement warning at changerange.vhd(107): signal \"tp_max_dg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225804 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_digits changerange.vhd(111) " "VHDL Process Statement warning at changerange.vhd(111): signal \"input_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225804 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_max_dg changerange.vhd(111) " "VHDL Process Statement warning at changerange.vhd(111): signal \"tp_max_dg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225804 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max_xa changerange.vhd(117) " "VHDL Process Statement warning at changerange.vhd(117): signal \"max_xa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225804 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max_ya changerange.vhd(117) " "VHDL Process Statement warning at changerange.vhd(117): signal \"max_ya\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225804 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max_xb changerange.vhd(117) " "VHDL Process Statement warning at changerange.vhd(117): signal \"max_xb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225804 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max_ya changerange.vhd(118) " "VHDL Process Statement warning at changerange.vhd(118): signal \"max_ya\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225804 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max_yb changerange.vhd(118) " "VHDL Process Statement warning at changerange.vhd(118): signal \"max_yb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225804 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max_za changerange.vhd(119) " "VHDL Process Statement warning at changerange.vhd(119): signal \"max_za\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225804 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max_ya changerange.vhd(119) " "VHDL Process Statement warning at changerange.vhd(119): signal \"max_ya\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225804 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max_zb changerange.vhd(119) " "VHDL Process Statement warning at changerange.vhd(119): signal \"max_zb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225804 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_tens changerange.vhd(123) " "VHDL Process Statement warning at changerange.vhd(123): signal \"input_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225805 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preset_tens changerange.vhd(123) " "VHDL Process Statement warning at changerange.vhd(123): signal \"preset_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225805 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_tens changerange.vhd(127) " "VHDL Process Statement warning at changerange.vhd(127): signal \"input_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225805 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preset_tens changerange.vhd(127) " "VHDL Process Statement warning at changerange.vhd(127): signal \"preset_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225805 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_tens changerange.vhd(131) " "VHDL Process Statement warning at changerange.vhd(131): signal \"input_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225805 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preset_tens changerange.vhd(131) " "VHDL Process Statement warning at changerange.vhd(131): signal \"preset_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225805 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_digits changerange.vhd(137) " "VHDL Process Statement warning at changerange.vhd(137): signal \"input_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225805 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preset_digits changerange.vhd(137) " "VHDL Process Statement warning at changerange.vhd(137): signal \"preset_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225805 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_digits changerange.vhd(141) " "VHDL Process Statement warning at changerange.vhd(141): signal \"input_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225805 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preset_digits changerange.vhd(141) " "VHDL Process Statement warning at changerange.vhd(141): signal \"preset_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225805 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_digits changerange.vhd(145) " "VHDL Process Statement warning at changerange.vhd(145): signal \"input_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225805 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preset_digits changerange.vhd(145) " "VHDL Process Statement warning at changerange.vhd(145): signal \"preset_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225806 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xa changerange.vhd(151) " "VHDL Process Statement warning at changerange.vhd(151): signal \"xa\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225806 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ya changerange.vhd(151) " "VHDL Process Statement warning at changerange.vhd(151): signal \"ya\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225806 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xb changerange.vhd(151) " "VHDL Process Statement warning at changerange.vhd(151): signal \"xb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225806 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ya changerange.vhd(152) " "VHDL Process Statement warning at changerange.vhd(152): signal \"ya\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225806 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yb changerange.vhd(152) " "VHDL Process Statement warning at changerange.vhd(152): signal \"yb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225806 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "za changerange.vhd(153) " "VHDL Process Statement warning at changerange.vhd(153): signal \"za\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225806 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ya changerange.vhd(153) " "VHDL Process Statement warning at changerange.vhd(153): signal \"ya\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225806 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zb changerange.vhd(153) " "VHDL Process Statement warning at changerange.vhd(153): signal \"zb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225806 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x changerange.vhd(155) " "VHDL Process Statement warning at changerange.vhd(155): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225806 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_z changerange.vhd(155) " "VHDL Process Statement warning at changerange.vhd(155): signal \"min_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225806 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_y changerange.vhd(155) " "VHDL Process Statement warning at changerange.vhd(155): signal \"min_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225807 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_digits changerange.vhd(156) " "VHDL Process Statement warning at changerange.vhd(156): signal \"input_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225807 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_tens changerange.vhd(158) " "VHDL Process Statement warning at changerange.vhd(158): signal \"input_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225807 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_tens changerange.vhd(181) " "VHDL Process Statement warning at changerange.vhd(181): signal \"input_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225807 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_digits changerange.vhd(182) " "VHDL Process Statement warning at changerange.vhd(182): signal \"input_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225807 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_digits changerange.vhd(205) " "VHDL Process Statement warning at changerange.vhd(205): signal \"input_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225807 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_tens changerange.vhd(206) " "VHDL Process Statement warning at changerange.vhd(206): signal \"input_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225807 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_tens changerange.vhd(229) " "VHDL Process Statement warning at changerange.vhd(229): signal \"input_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225807 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_tens changerange.vhd(231) " "VHDL Process Statement warning at changerange.vhd(231): signal \"temp_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225807 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_digits changerange.vhd(232) " "VHDL Process Statement warning at changerange.vhd(232): signal \"temp_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225807 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_max_dg changerange.vhd(233) " "VHDL Process Statement warning at changerange.vhd(233): signal \"tp_max_dg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225807 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_max_tens changerange.vhd(234) " "VHDL Process Statement warning at changerange.vhd(234): signal \"tp_max_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225808 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x changerange.vhd(237) " "VHDL Process Statement warning at changerange.vhd(237): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225808 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "min_x changerange.vhd(237) " "VHDL Process Statement warning at changerange.vhd(237): signal \"min_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225808 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_min_tens changerange.vhd(238) " "VHDL Process Statement warning at changerange.vhd(238): signal \"tp_min_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225808 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_min_dg changerange.vhd(239) " "VHDL Process Statement warning at changerange.vhd(239): signal \"tp_min_dg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225808 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_max_tens changerange.vhd(240) " "VHDL Process Statement warning at changerange.vhd(240): signal \"tp_max_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225808 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_max_dg changerange.vhd(241) " "VHDL Process Statement warning at changerange.vhd(241): signal \"tp_max_dg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225808 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z changerange.vhd(244) " "VHDL Process Statement warning at changerange.vhd(244): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225808 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max_x changerange.vhd(244) " "VHDL Process Statement warning at changerange.vhd(244): signal \"max_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225808 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max_y changerange.vhd(244) " "VHDL Process Statement warning at changerange.vhd(244): signal \"max_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225808 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_digits changerange.vhd(245) " "VHDL Process Statement warning at changerange.vhd(245): signal \"input_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 245 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225808 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_tens changerange.vhd(247) " "VHDL Process Statement warning at changerange.vhd(247): signal \"input_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225808 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_digits changerange.vhd(270) " "VHDL Process Statement warning at changerange.vhd(270): signal \"input_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225809 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_tens changerange.vhd(292) " "VHDL Process Statement warning at changerange.vhd(292): signal \"input_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225809 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_digits changerange.vhd(294) " "VHDL Process Statement warning at changerange.vhd(294): signal \"input_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225810 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_tens changerange.vhd(295) " "VHDL Process Statement warning at changerange.vhd(295): signal \"input_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225810 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input_tens changerange.vhd(318) " "VHDL Process Statement warning at changerange.vhd(318): signal \"input_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225810 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_tens changerange.vhd(320) " "VHDL Process Statement warning at changerange.vhd(320): signal \"temp_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225810 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_digits changerange.vhd(321) " "VHDL Process Statement warning at changerange.vhd(321): signal \"temp_digits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 321 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225810 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_min_tens changerange.vhd(322) " "VHDL Process Statement warning at changerange.vhd(322): signal \"tp_min_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225810 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_min_dg changerange.vhd(323) " "VHDL Process Statement warning at changerange.vhd(323): signal \"tp_min_dg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 323 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225810 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z changerange.vhd(326) " "VHDL Process Statement warning at changerange.vhd(326): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225810 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max_z changerange.vhd(326) " "VHDL Process Statement warning at changerange.vhd(326): signal \"max_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225810 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_max_tens changerange.vhd(327) " "VHDL Process Statement warning at changerange.vhd(327): signal \"tp_max_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225810 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_max_dg changerange.vhd(328) " "VHDL Process Statement warning at changerange.vhd(328): signal \"tp_max_dg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225810 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_min_tens changerange.vhd(329) " "VHDL Process Statement warning at changerange.vhd(329): signal \"tp_min_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225810 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_min_dg changerange.vhd(330) " "VHDL Process Statement warning at changerange.vhd(330): signal \"tp_min_dg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225810 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y changerange.vhd(333) " "VHDL Process Statement warning at changerange.vhd(333): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 333 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225810 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_max_tens changerange.vhd(334) " "VHDL Process Statement warning at changerange.vhd(334): signal \"tp_max_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 334 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225810 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_max_dg changerange.vhd(335) " "VHDL Process Statement warning at changerange.vhd(335): signal \"tp_max_dg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225810 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_min_tens changerange.vhd(336) " "VHDL Process Statement warning at changerange.vhd(336): signal \"tp_min_tens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225811 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tp_min_dg changerange.vhd(337) " "VHDL Process Statement warning at changerange.vhd(337): signal \"tp_min_dg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 337 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225811 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tp_max_tens changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"tp_max_tens\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623510225811 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tp_max_dg changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"tp_max_dg\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623510225811 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "min_xa changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"min_xa\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623510225812 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "min_ya changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"min_ya\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623510225812 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "min_za changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"min_za\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623510225812 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "min_xb changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"min_xb\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623510225812 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "min_yb changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"min_yb\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623510225812 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "min_zb changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"min_zb\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623510225812 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "max_xa changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"max_xa\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623510225812 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "max_ya changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"max_ya\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623510225812 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "max_za changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"max_za\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623510225812 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "max_xb changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"max_xb\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623510225812 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "max_yb changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"max_yb\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623510225812 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "max_zb changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"max_zb\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623510225813 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "xa changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"xa\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623510225813 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ya changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"ya\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623510225813 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "za changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"za\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623510225813 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "xb changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"xb\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623510225813 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "yb changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"yb\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623510225813 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zb changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"zb\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623510225813 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_digits changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"temp_digits\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623510225813 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_tens changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"temp_tens\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623510225813 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op_min_tens changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"op_min_tens\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623510225813 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op_min_digits changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"op_min_digits\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623510225813 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op_max_digits changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"op_max_digits\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623510225813 "|projectFull|changeRange:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op_max_tens changerange.vhd(44) " "VHDL Process Statement warning at changerange.vhd(44): inferring latch(es) for signal or variable \"op_max_tens\", which holds its previous value in one or more paths through the process" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1623510225814 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_max_tens\[0\] changerange.vhd(44) " "Inferred latch for \"op_max_tens\[0\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225814 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_max_tens\[1\] changerange.vhd(44) " "Inferred latch for \"op_max_tens\[1\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225814 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_max_tens\[2\] changerange.vhd(44) " "Inferred latch for \"op_max_tens\[2\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225814 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_max_tens\[3\] changerange.vhd(44) " "Inferred latch for \"op_max_tens\[3\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225814 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_max_digits\[0\] changerange.vhd(44) " "Inferred latch for \"op_max_digits\[0\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225814 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_max_digits\[1\] changerange.vhd(44) " "Inferred latch for \"op_max_digits\[1\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225814 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_max_digits\[2\] changerange.vhd(44) " "Inferred latch for \"op_max_digits\[2\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225814 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_max_digits\[3\] changerange.vhd(44) " "Inferred latch for \"op_max_digits\[3\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225814 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_min_digits\[0\] changerange.vhd(44) " "Inferred latch for \"op_min_digits\[0\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225814 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_min_digits\[1\] changerange.vhd(44) " "Inferred latch for \"op_min_digits\[1\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225814 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_min_digits\[2\] changerange.vhd(44) " "Inferred latch for \"op_min_digits\[2\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225814 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_min_digits\[3\] changerange.vhd(44) " "Inferred latch for \"op_min_digits\[3\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225814 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_min_tens\[0\] changerange.vhd(44) " "Inferred latch for \"op_min_tens\[0\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225814 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_min_tens\[1\] changerange.vhd(44) " "Inferred latch for \"op_min_tens\[1\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225814 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_min_tens\[2\] changerange.vhd(44) " "Inferred latch for \"op_min_tens\[2\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225814 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_min_tens\[3\] changerange.vhd(44) " "Inferred latch for \"op_min_tens\[3\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225814 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_tens\[0\] changerange.vhd(44) " "Inferred latch for \"temp_tens\[0\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225814 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_tens\[1\] changerange.vhd(44) " "Inferred latch for \"temp_tens\[1\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225814 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_tens\[2\] changerange.vhd(44) " "Inferred latch for \"temp_tens\[2\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225814 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_tens\[3\] changerange.vhd(44) " "Inferred latch for \"temp_tens\[3\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225814 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_digits\[0\] changerange.vhd(44) " "Inferred latch for \"temp_digits\[0\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225814 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_digits\[1\] changerange.vhd(44) " "Inferred latch for \"temp_digits\[1\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225814 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_digits\[2\] changerange.vhd(44) " "Inferred latch for \"temp_digits\[2\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225814 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_digits\[3\] changerange.vhd(44) " "Inferred latch for \"temp_digits\[3\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225815 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zb changerange.vhd(44) " "Inferred latch for \"zb\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225815 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb changerange.vhd(44) " "Inferred latch for \"yb\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225815 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xb changerange.vhd(44) " "Inferred latch for \"xb\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225815 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "za changerange.vhd(44) " "Inferred latch for \"za\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225815 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ya changerange.vhd(44) " "Inferred latch for \"ya\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225815 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xa changerange.vhd(44) " "Inferred latch for \"xa\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225815 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_zb changerange.vhd(44) " "Inferred latch for \"max_zb\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225815 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_yb changerange.vhd(44) " "Inferred latch for \"max_yb\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225815 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_xb changerange.vhd(44) " "Inferred latch for \"max_xb\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225815 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_za changerange.vhd(44) " "Inferred latch for \"max_za\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225815 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_ya changerange.vhd(44) " "Inferred latch for \"max_ya\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225815 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_xa changerange.vhd(44) " "Inferred latch for \"max_xa\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225815 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_zb changerange.vhd(44) " "Inferred latch for \"min_zb\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225816 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_yb changerange.vhd(44) " "Inferred latch for \"min_yb\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225816 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_xb changerange.vhd(44) " "Inferred latch for \"min_xb\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225816 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_za changerange.vhd(44) " "Inferred latch for \"min_za\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225816 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_ya changerange.vhd(44) " "Inferred latch for \"min_ya\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225816 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_xa changerange.vhd(44) " "Inferred latch for \"min_xa\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225816 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tp_max_dg\[0\] changerange.vhd(44) " "Inferred latch for \"tp_max_dg\[0\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225816 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tp_max_dg\[1\] changerange.vhd(44) " "Inferred latch for \"tp_max_dg\[1\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225816 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tp_max_dg\[2\] changerange.vhd(44) " "Inferred latch for \"tp_max_dg\[2\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225816 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tp_max_dg\[3\] changerange.vhd(44) " "Inferred latch for \"tp_max_dg\[3\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225816 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tp_max_tens\[0\] changerange.vhd(44) " "Inferred latch for \"tp_max_tens\[0\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225816 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tp_max_tens\[1\] changerange.vhd(44) " "Inferred latch for \"tp_max_tens\[1\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225816 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tp_max_tens\[2\] changerange.vhd(44) " "Inferred latch for \"tp_max_tens\[2\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225816 "|projectFull|changeRange:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tp_max_tens\[3\] changerange.vhd(44) " "Inferred latch for \"tp_max_tens\[3\]\" at changerange.vhd(44)" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623510225816 "|projectFull|changeRange:inst1"}
{ "Warning" "WSGN_SEARCH_FILE" "genface.bdf 1 1 " "Using design file genface.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 genFace " "Found entity 1: genFace" {  } { { "genface.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/genface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623510225858 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1623510225858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genFace genFace:inst3 " "Elaborating entity \"genFace\" for hierarchy \"genFace:inst3\"" {  } { { "projectFull.bdf" "inst3" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 480 1272 1440 800 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225858 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "col_s " "Converted elements in bus name \"col_s\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "col_s\[0..7\] col_s0..7 " "Converted element name(s) from \"col_s\[0..7\]\" to \"col_s0..7\"" {  } { { "genface.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/genface.bdf" { { 328 800 960 344 "col_s\[0..7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225861 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "col_s\[0\] col_s0 " "Converted element name(s) from \"col_s\[0\]\" to \"col_s0\"" {  } { { "genface.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/genface.bdf" { { 216 960 1128 232 "col_s\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225861 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "col_s\[1\] col_s1 " "Converted element name(s) from \"col_s\[1\]\" to \"col_s1\"" {  } { { "genface.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/genface.bdf" { { 232 976 1128 248 "col_s\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225861 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "col_s\[2\] col_s2 " "Converted element name(s) from \"col_s\[2\]\" to \"col_s2\"" {  } { { "genface.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/genface.bdf" { { 248 992 1128 264 "col_s\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225861 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "col_s\[3\] col_s3 " "Converted element name(s) from \"col_s\[3\]\" to \"col_s3\"" {  } { { "genface.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/genface.bdf" { { 264 1008 1128 280 "col_s\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225861 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "col_s\[4\] col_s4 " "Converted element name(s) from \"col_s\[4\]\" to \"col_s4\"" {  } { { "genface.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/genface.bdf" { { 280 1024 1128 296 "col_s\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225861 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "col_s\[5\] col_s5 " "Converted element name(s) from \"col_s\[5\]\" to \"col_s5\"" {  } { { "genface.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/genface.bdf" { { 296 1040 1128 312 "col_s\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225861 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "col_s\[6\] col_s6 " "Converted element name(s) from \"col_s\[6\]\" to \"col_s6\"" {  } { { "genface.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/genface.bdf" { { 312 1056 1128 328 "col_s\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225861 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "col_s\[7\] col_s7 " "Converted element name(s) from \"col_s\[7\]\" to \"col_s7\"" {  } { { "genface.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/genface.bdf" { { 328 1064 1128 344 "col_s\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225861 ""}  } { { "genface.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/genface.bdf" { { 328 800 960 344 "col_s\[0..7\]" "" } { 216 960 1128 232 "col_s\[0\]" "" } { 232 976 1128 248 "col_s\[1\]" "" } { 248 992 1128 264 "col_s\[2\]" "" } { 264 1008 1128 280 "col_s\[3\]" "" } { 280 1024 1128 296 "col_s\[4\]" "" } { 296 1040 1128 312 "col_s\[5\]" "" } { 312 1056 1128 328 "col_s\[6\]" "" } { 328 1064 1128 344 "col_s\[7\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1623510225861 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "row_s " "Converted elements in bus name \"row_s\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "row_s\[0..7\] row_s0..7 " "Converted element name(s) from \"row_s\[0..7\]\" to \"row_s0..7\"" {  } { { "genface.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/genface.bdf" { { 344 800 960 360 "row_s\[0..7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225862 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "row_s\[1\] row_s1 " "Converted element name(s) from \"row_s\[1\]\" to \"row_s1\"" {  } { { "genface.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/genface.bdf" { { 360 1056 1128 376 "row_s\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225862 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "row_s\[2\] row_s2 " "Converted element name(s) from \"row_s\[2\]\" to \"row_s2\"" {  } { { "genface.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/genface.bdf" { { 376 1040 1128 392 "row_s\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225862 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "row_s\[3\] row_s3 " "Converted element name(s) from \"row_s\[3\]\" to \"row_s3\"" {  } { { "genface.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/genface.bdf" { { 392 1024 1128 408 "row_s\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225862 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "row_s\[4\] row_s4 " "Converted element name(s) from \"row_s\[4\]\" to \"row_s4\"" {  } { { "genface.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/genface.bdf" { { 408 1008 1128 424 "row_s\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225862 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "row_s\[5\] row_s5 " "Converted element name(s) from \"row_s\[5\]\" to \"row_s5\"" {  } { { "genface.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/genface.bdf" { { 424 992 1128 440 "row_s\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225862 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "row_s\[6\] row_s6 " "Converted element name(s) from \"row_s\[6\]\" to \"row_s6\"" {  } { { "genface.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/genface.bdf" { { 440 976 1128 456 "row_s\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225862 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "row_s\[7\] row_s7 " "Converted element name(s) from \"row_s\[7\]\" to \"row_s7\"" {  } { { "genface.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/genface.bdf" { { 456 960 1128 472 "row_s\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225862 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "row_s\[0\] row_s0 " "Converted element name(s) from \"row_s\[0\]\" to \"row_s0\"" {  } { { "genface.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/genface.bdf" { { 344 1064 1128 360 "row_s\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225862 ""}  } { { "genface.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/genface.bdf" { { 344 800 960 360 "row_s\[0..7\]" "" } { 360 1056 1128 376 "row_s\[1\]" "" } { 376 1040 1128 392 "row_s\[2\]" "" } { 392 1024 1128 408 "row_s\[3\]" "" } { 408 1008 1128 424 "row_s\[4\]" "" } { 424 992 1128 440 "row_s\[5\]" "" } { 440 976 1128 456 "row_s\[6\]" "" } { 456 960 1128 472 "row_s\[7\]" "" } { 344 1064 1128 360 "row_s\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1623510225862 ""}
{ "Warning" "WSGN_SEARCH_FILE" "matrixface.vhd 2 1 " "Using design file matrixface.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 matrixFace-a " "Found design unit 1: matrixFace-a" {  } { { "matrixface.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/matrixface.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623510225912 ""} { "Info" "ISGN_ENTITY_NAME" "1 matrixFace " "Found entity 1: matrixFace" {  } { { "matrixface.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/matrixface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623510225912 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1623510225912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrixFace genFace:inst3\|matrixFace:inst " "Elaborating entity \"matrixFace\" for hierarchy \"genFace:inst3\|matrixFace:inst\"" {  } { { "genface.bdf" "inst" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/genface.bdf" { { 312 608 800 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225913 ""}
{ "Warning" "WSGN_SEARCH_FILE" "scanf_gen.vhd 2 1 " "Using design file scanf_gen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scanf_gen-arch " "Found design unit 1: scanf_gen-arch" {  } { { "scanf_gen.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/scanf_gen.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623510225964 ""} { "Info" "ISGN_ENTITY_NAME" "1 scanf_gen " "Found entity 1: scanf_gen" {  } { { "scanf_gen.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/scanf_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623510225964 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1623510225964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scanf_gen genFace:inst3\|scanf_gen:inst1 " "Elaborating entity \"scanf_gen\" for hierarchy \"genFace:inst3\|scanf_gen:inst1\"" {  } { { "genface.bdf" "inst1" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/genface.bdf" { { 312 312 472 392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623510225965 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PULSE scanf_gen.vhd(38) " "VHDL Process Statement warning at scanf_gen.vhd(38): signal \"PULSE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scanf_gen.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/scanf_gen.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623510225965 "|projectFull|genFace:inst3|scanf_gen:inst1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:inst2\|op_max_tens\[3\] " "Latch changeRange:inst2\|op_max_tens\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:inst2\|y " "Ports D and ENA on the latch are fed by the same signal changeRange:inst2\|y" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623510226746 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623510226746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:inst2\|op_max_tens\[2\] " "Latch changeRange:inst2\|op_max_tens\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:inst2\|y " "Ports D and ENA on the latch are fed by the same signal changeRange:inst2\|y" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623510226746 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623510226746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:inst2\|op_max_tens\[1\] " "Latch changeRange:inst2\|op_max_tens\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:inst2\|y " "Ports D and ENA on the latch are fed by the same signal changeRange:inst2\|y" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623510226747 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623510226747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:inst2\|op_max_tens\[0\] " "Latch changeRange:inst2\|op_max_tens\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:inst2\|y " "Ports D and ENA on the latch are fed by the same signal changeRange:inst2\|y" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623510226747 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623510226747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:inst2\|op_max_digits\[3\] " "Latch changeRange:inst2\|op_max_digits\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:inst2\|y " "Ports D and ENA on the latch are fed by the same signal changeRange:inst2\|y" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623510226747 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623510226747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:inst2\|op_max_digits\[2\] " "Latch changeRange:inst2\|op_max_digits\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:inst2\|y " "Ports D and ENA on the latch are fed by the same signal changeRange:inst2\|y" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623510226747 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623510226747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:inst2\|op_max_digits\[1\] " "Latch changeRange:inst2\|op_max_digits\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:inst2\|y " "Ports D and ENA on the latch are fed by the same signal changeRange:inst2\|y" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623510226747 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623510226747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:inst2\|op_max_digits\[0\] " "Latch changeRange:inst2\|op_max_digits\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:inst2\|y " "Ports D and ENA on the latch are fed by the same signal changeRange:inst2\|y" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623510226747 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623510226747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:inst2\|op_min_tens\[3\] " "Latch changeRange:inst2\|op_min_tens\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:inst2\|y " "Ports D and ENA on the latch are fed by the same signal changeRange:inst2\|y" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623510226747 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623510226747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:inst2\|op_min_tens\[2\] " "Latch changeRange:inst2\|op_min_tens\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:inst2\|y " "Ports D and ENA on the latch are fed by the same signal changeRange:inst2\|y" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623510226748 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623510226748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:inst2\|op_min_tens\[1\] " "Latch changeRange:inst2\|op_min_tens\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:inst2\|y " "Ports D and ENA on the latch are fed by the same signal changeRange:inst2\|y" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623510226748 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623510226748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:inst2\|op_min_tens\[0\] " "Latch changeRange:inst2\|op_min_tens\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:inst2\|y " "Ports D and ENA on the latch are fed by the same signal changeRange:inst2\|y" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623510226748 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623510226748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:inst2\|op_min_digits\[3\] " "Latch changeRange:inst2\|op_min_digits\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:inst2\|y " "Ports D and ENA on the latch are fed by the same signal changeRange:inst2\|y" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623510226748 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623510226748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:inst2\|op_min_digits\[2\] " "Latch changeRange:inst2\|op_min_digits\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:inst2\|y " "Ports D and ENA on the latch are fed by the same signal changeRange:inst2\|y" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623510226748 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623510226748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:inst2\|op_min_digits\[1\] " "Latch changeRange:inst2\|op_min_digits\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:inst2\|y " "Ports D and ENA on the latch are fed by the same signal changeRange:inst2\|y" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623510226748 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623510226748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:inst2\|op_min_digits\[0\] " "Latch changeRange:inst2\|op_min_digits\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:inst2\|y " "Ports D and ENA on the latch are fed by the same signal changeRange:inst2\|y" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623510226749 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623510226749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:inst2\|temp_tens\[3\] " "Latch changeRange:inst2\|temp_tens\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:inst2\|z " "Ports D and ENA on the latch are fed by the same signal changeRange:inst2\|z" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623510226749 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623510226749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:inst2\|temp_tens\[2\] " "Latch changeRange:inst2\|temp_tens\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:inst2\|z " "Ports D and ENA on the latch are fed by the same signal changeRange:inst2\|z" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623510226749 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623510226749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:inst2\|temp_tens\[1\] " "Latch changeRange:inst2\|temp_tens\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:inst2\|z " "Ports D and ENA on the latch are fed by the same signal changeRange:inst2\|z" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623510226749 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623510226749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:inst2\|temp_tens\[0\] " "Latch changeRange:inst2\|temp_tens\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:inst2\|z " "Ports D and ENA on the latch are fed by the same signal changeRange:inst2\|z" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623510226749 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623510226749 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:inst2\|temp_digits\[3\] " "Latch changeRange:inst2\|temp_digits\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:inst2\|z " "Ports D and ENA on the latch are fed by the same signal changeRange:inst2\|z" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623510226750 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623510226750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:inst2\|temp_digits\[2\] " "Latch changeRange:inst2\|temp_digits\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:inst2\|z " "Ports D and ENA on the latch are fed by the same signal changeRange:inst2\|z" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623510226750 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623510226750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:inst2\|temp_digits\[1\] " "Latch changeRange:inst2\|temp_digits\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:inst2\|z " "Ports D and ENA on the latch are fed by the same signal changeRange:inst2\|z" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623510226750 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623510226750 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "changeRange:inst2\|temp_digits\[0\] " "Latch changeRange:inst2\|temp_digits\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changeRange:inst2\|z " "Ports D and ENA on the latch are fed by the same signal changeRange:inst2\|z" {  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623510226750 ""}  } { { "changerange.vhd" "" { Text "C:/CircuitFinalProject/logic-circuit-design/projectFull/changerange.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623510226750 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cols0 GND " "Pin \"cols0\" is stuck at GND" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 504 1560 1736 520 "cols0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1623510226923 "|projectFull|cols0"} { "Warning" "WMLS_MLS_STUCK_PIN" "cols7 GND " "Pin \"cols7\" is stuck at GND" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 616 1560 1736 632 "cols7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1623510226923 "|projectFull|cols7"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1623510226923 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1623510227059 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1623510227627 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623510227627 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enter " "No output dependent on input pin \"enter\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 248 40 208 264 "enter" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623510227693 "|projectFull|enter"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mad3 " "No output dependent on input pin \"mad3\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 1520 104 272 1536 "mad3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623510227693 "|projectFull|mad3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mad2 " "No output dependent on input pin \"mad2\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 1552 104 272 1568 "mad2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623510227693 "|projectFull|mad2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mad1 " "No output dependent on input pin \"mad1\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 1584 104 272 1600 "mad1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623510227693 "|projectFull|mad1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mad0 " "No output dependent on input pin \"mad0\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 1616 104 272 1632 "mad0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623510227693 "|projectFull|mad0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mat3 " "No output dependent on input pin \"mat3\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 1392 104 272 1408 "mat3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623510227693 "|projectFull|mat3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mat2 " "No output dependent on input pin \"mat2\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 1424 104 272 1440 "mat2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623510227693 "|projectFull|mat2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mat1 " "No output dependent on input pin \"mat1\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 1456 104 272 1472 "mat1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623510227693 "|projectFull|mat1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mat0 " "No output dependent on input pin \"mat0\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 1488 104 272 1504 "mat0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623510227693 "|projectFull|mat0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mit2 " "No output dependent on input pin \"mit2\"" {  } { { "projectFull.bdf" "" { Schematic "C:/CircuitFinalProject/logic-circuit-design/projectFull/projectFull.bdf" { { 1168 96 264 1184 "mit2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623510227693 "|projectFull|mit2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1623510227693 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "253 " "Implemented 253 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1623510227696 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1623510227696 ""} { "Info" "ICUT_CUT_TM_LCELLS" "182 " "Implemented 182 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1623510227696 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1623510227696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 277 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 277 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1623510227771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 12 23:03:47 2021 " "Processing ended: Sat Jun 12 23:03:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1623510227771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1623510227771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1623510227771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1623510227771 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1623510230721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1623510230722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 12 23:03:50 2021 " "Processing started: Sat Jun 12 23:03:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1623510230722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1623510230722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projectFull -c projectFull " "Command: quartus_fit --read_settings_files=off --write_settings_files=off projectFull -c projectFull" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1623510230722 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1623510230919 ""}
{ "Info" "0" "" "Project  = projectFull" {  } {  } 0 0 "Project  = projectFull" 0 0 "Fitter" 0 0 1623510230920 ""}
{ "Info" "0" "" "Revision = projectFull" {  } {  } 0 0 "Revision = projectFull" 0 0 "Fitter" 0 0 1623510230920 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1623510231140 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "projectFull 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"projectFull\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1623510231151 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1623510231206 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1623510231206 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1623510232141 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1623510232177 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1623510232396 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "71 71 " "No exact pin location assignment(s) for 71 pins of 71 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." 0 0 "Fitter" 0 -1 1623510232643 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1623510241947 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 17 global CLKCTRL_G10 " "clk~inputCLKENA0 with 17 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1623510243328 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "start~inputCLKENA0 4 global CLKCTRL_G9 " "start~inputCLKENA0 with 4 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1623510243328 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1623510243328 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623510243653 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1623510243660 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1623510243660 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1623510243661 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1623510243662 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1623510243662 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1623510243662 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "36 " "TimeQuest Timing Analyzer is analyzing 36 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1623510244709 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projectFull.sdc " "Synopsys Design Constraints File file not found: 'projectFull.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1623510244710 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1623510244710 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1623510244713 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1623510244714 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1623510244715 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1623510244742 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1623510244742 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1623510244742 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623510245008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1623510253795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623510254584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1623510254653 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1623510262221 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623510262221 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1623510264454 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X45_Y46 X55_Y57 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X45_Y46 to location X55_Y57" {  } { { "loc" "" { Generic "C:/CircuitFinalProject/logic-circuit-design/projectFull/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X45_Y46 to location X55_Y57"} { { 11 { 0 ""} 45 46 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1623510273435 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1623510273435 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623510278268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1623510278269 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1623510278269 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.95 " "Total time spent on timing analysis during the Fitter is 0.95 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1623510280503 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1623510280729 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1623510281817 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1623510282009 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1623510283800 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1623510291716 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/CircuitFinalProject/logic-circuit-design/projectFull/output_files/projectFull.fit.smsg " "Generated suppressed messages file C:/CircuitFinalProject/logic-circuit-design/projectFull/output_files/projectFull.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1623510292300 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6400 " "Peak virtual memory: 6400 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1623510293451 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 12 23:04:53 2021 " "Processing ended: Sat Jun 12 23:04:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1623510293451 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1623510293451 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1623510293451 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1623510293451 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1623510296042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1623510296043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 12 23:04:55 2021 " "Processing started: Sat Jun 12 23:04:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1623510296043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1623510296043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projectFull -c projectFull " "Command: quartus_asm --read_settings_files=off --write_settings_files=off projectFull -c projectFull" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1623510296043 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1623510307720 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1623510312367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 12 23:05:12 2021 " "Processing ended: Sat Jun 12 23:05:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1623510312367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1623510312367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1623510312367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1623510312367 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1623510313046 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1623510315226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1623510315227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 12 23:05:14 2021 " "Processing started: Sat Jun 12 23:05:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1623510315227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1623510315227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projectFull -c projectFull " "Command: quartus_sta projectFull -c projectFull" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1623510315228 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1623510315425 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1623510316497 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1623510316557 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1623510316557 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "36 " "TimeQuest Timing Analyzer is analyzing 36 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1623510318228 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projectFull.sdc " "Synopsys Design Constraints File file not found: 'projectFull.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1623510318424 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1623510318425 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1623510318427 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name u0 u0 " "create_clock -period 1.000 -name u0 u0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1623510318427 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name start start " "create_clock -period 1.000 -name start start" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1623510318427 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name genFace:inst3\|scanf_gen:inst1\|PULSE genFace:inst3\|scanf_gen:inst1\|PULSE " "create_clock -period 1.000 -name genFace:inst3\|scanf_gen:inst1\|PULSE genFace:inst3\|scanf_gen:inst1\|PULSE" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1623510318427 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name changeRange:inst2\|min_xa changeRange:inst2\|min_xa " "create_clock -period 1.000 -name changeRange:inst2\|min_xa changeRange:inst2\|min_xa" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1623510318427 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1623510318427 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1623510318429 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1623510318432 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1623510318433 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1623510318449 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1623510318485 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1623510318485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.927 " "Worst-case setup slack is -7.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510318489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510318489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.927            -103.601 changeRange:inst2\|min_xa  " "   -7.927            -103.601 changeRange:inst2\|min_xa " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510318489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.486             -53.717 clk  " "   -5.486             -53.717 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510318489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.318             -35.944 u0  " "   -5.318             -35.944 u0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510318489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.026             -30.297 genFace:inst3\|scanf_gen:inst1\|PULSE  " "   -2.026             -30.297 genFace:inst3\|scanf_gen:inst1\|PULSE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510318489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.548              -2.962 start  " "   -0.548              -2.962 start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510318489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1623510318489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.211 " "Worst-case hold slack is -0.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510318504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510318504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.211              -0.211 clk  " "   -0.211              -0.211 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510318504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 changeRange:inst2\|min_xa  " "    0.364               0.000 changeRange:inst2\|min_xa " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510318504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 start  " "    0.392               0.000 start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510318504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.784               0.000 u0  " "    0.784               0.000 u0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510318504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.960               0.000 genFace:inst3\|scanf_gen:inst1\|PULSE  " "    0.960               0.000 genFace:inst3\|scanf_gen:inst1\|PULSE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510318504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1623510318504 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1623510318518 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1623510318523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510318538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510318538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -24.494 clk  " "   -0.724             -24.494 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510318538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -22.100 genFace:inst3\|scanf_gen:inst1\|PULSE  " "   -0.724             -22.100 genFace:inst3\|scanf_gen:inst1\|PULSE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510318538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -6.646 start  " "   -0.724              -6.646 start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510318538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.072              -0.088 u0  " "   -0.072              -0.088 u0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510318538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 changeRange:inst2\|min_xa  " "    0.207               0.000 changeRange:inst2\|min_xa " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510318538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1623510318538 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1623510318585 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1623510318652 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1623510321147 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1623510321355 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1623510321368 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1623510321368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.807 " "Worst-case setup slack is -7.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510321376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510321376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.807            -102.771 changeRange:inst2\|min_xa  " "   -7.807            -102.771 changeRange:inst2\|min_xa " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510321376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.863             -57.011 clk  " "   -5.863             -57.011 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510321376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.490             -37.129 u0  " "   -5.490             -37.129 u0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510321376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.094             -30.206 genFace:inst3\|scanf_gen:inst1\|PULSE  " "   -2.094             -30.206 genFace:inst3\|scanf_gen:inst1\|PULSE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510321376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.623              -3.345 start  " "   -0.623              -3.345 start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510321376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1623510321376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.169 " "Worst-case hold slack is -0.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510321383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510321383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.169              -0.169 clk  " "   -0.169              -0.169 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510321383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 changeRange:inst2\|min_xa  " "    0.240               0.000 changeRange:inst2\|min_xa " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510321383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 start  " "    0.390               0.000 start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510321383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.521               0.000 u0  " "    0.521               0.000 u0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510321383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.912               0.000 genFace:inst3\|scanf_gen:inst1\|PULSE  " "    0.912               0.000 genFace:inst3\|scanf_gen:inst1\|PULSE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510321383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1623510321383 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1623510321393 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1623510321398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510321407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510321407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -24.797 clk  " "   -0.724             -24.797 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510321407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -21.820 genFace:inst3\|scanf_gen:inst1\|PULSE  " "   -0.724             -21.820 genFace:inst3\|scanf_gen:inst1\|PULSE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510321407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -6.817 start  " "   -0.724              -6.817 start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510321407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.132              -0.582 u0  " "   -0.132              -0.582 u0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510321407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 changeRange:inst2\|min_xa  " "    0.197               0.000 changeRange:inst2\|min_xa " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510321407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1623510321407 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1623510321438 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1623510321816 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1623510323294 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1623510323399 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1623510323402 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1623510323402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.225 " "Worst-case setup slack is -3.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510323408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510323408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.225             -41.135 changeRange:inst2\|min_xa  " "   -3.225             -41.135 changeRange:inst2\|min_xa " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510323408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.948             -19.471 u0  " "   -2.948             -19.471 u0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510323408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.229             -11.817 clk  " "   -2.229             -11.817 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510323408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.648              -8.157 genFace:inst3\|scanf_gen:inst1\|PULSE  " "   -0.648              -8.157 genFace:inst3\|scanf_gen:inst1\|PULSE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510323408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 start  " "    0.373               0.000 start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510323408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1623510323408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.001 " "Worst-case hold slack is 0.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510323416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510323416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.001               0.000 changeRange:inst2\|min_xa  " "    0.001               0.000 changeRange:inst2\|min_xa " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510323416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.014               0.000 clk  " "    0.014               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510323416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 start  " "    0.168               0.000 start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510323416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 u0  " "    0.249               0.000 u0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510323416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 genFace:inst3\|scanf_gen:inst1\|PULSE  " "    0.270               0.000 genFace:inst3\|scanf_gen:inst1\|PULSE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510323416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1623510323416 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1623510323437 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1623510323442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.370 " "Worst-case minimum pulse width slack is -0.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510323451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510323451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.370              -2.067 clk  " "   -0.370              -2.067 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510323451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.359              -9.918 u0  " "   -0.359              -9.918 u0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510323451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.080              -0.471 start  " "   -0.080              -0.471 start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510323451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.032               0.000 genFace:inst3\|scanf_gen:inst1\|PULSE  " "    0.032               0.000 genFace:inst3\|scanf_gen:inst1\|PULSE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510323451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 changeRange:inst2\|min_xa  " "    0.225               0.000 changeRange:inst2\|min_xa " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510323451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1623510323451 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1623510323485 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1623510324128 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1623510324131 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1623510324131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.905 " "Worst-case setup slack is -2.905" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510324139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510324139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.905             -37.125 changeRange:inst2\|min_xa  " "   -2.905             -37.125 changeRange:inst2\|min_xa " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510324139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.623             -17.474 u0  " "   -2.623             -17.474 u0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510324139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.056             -10.074 clk  " "   -2.056             -10.074 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510324139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.536              -6.470 genFace:inst3\|scanf_gen:inst1\|PULSE  " "   -0.536              -6.470 genFace:inst3\|scanf_gen:inst1\|PULSE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510324139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 start  " "    0.403               0.000 start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510324139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1623510324139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.036 " "Worst-case hold slack is -0.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510324147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510324147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.036              -0.036 clk  " "   -0.036              -0.036 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510324147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.027               0.000 changeRange:inst2\|min_xa  " "    0.027               0.000 changeRange:inst2\|min_xa " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510324147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 start  " "    0.154               0.000 start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510324147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 u0  " "    0.231               0.000 u0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510324147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 genFace:inst3\|scanf_gen:inst1\|PULSE  " "    0.245               0.000 genFace:inst3\|scanf_gen:inst1\|PULSE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510324147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1623510324147 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1623510324155 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1623510324163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.381 " "Worst-case minimum pulse width slack is -0.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510324170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510324170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.381              -2.085 clk  " "   -0.381              -2.085 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510324170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.307              -8.898 u0  " "   -0.307              -8.898 u0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510324170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.082              -0.486 start  " "   -0.082              -0.486 start " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510324170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.060               0.000 genFace:inst3\|scanf_gen:inst1\|PULSE  " "    0.060               0.000 genFace:inst3\|scanf_gen:inst1\|PULSE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510324170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 changeRange:inst2\|min_xa  " "    0.266               0.000 changeRange:inst2\|min_xa " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1623510324170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1623510324170 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1623510326379 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1623510326379 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5128 " "Peak virtual memory: 5128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1623510326536 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 12 23:05:26 2021 " "Processing ended: Sat Jun 12 23:05:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1623510326536 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1623510326536 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1623510326536 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1623510326536 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1623510329288 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1623510329289 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 12 23:05:29 2021 " "Processing started: Sat Jun 12 23:05:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1623510329289 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1623510329289 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off projectFull -c projectFull " "Command: quartus_eda --read_settings_files=off --write_settings_files=off projectFull -c projectFull" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1623510329290 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "projectFull.vo C:/CircuitFinalProject/logic-circuit-design/projectFull/simulation/qsim// simulation " "Generated file projectFull.vo in folder \"C:/CircuitFinalProject/logic-circuit-design/projectFull/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1623510330827 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1623510330980 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 12 23:05:30 2021 " "Processing ended: Sat Jun 12 23:05:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1623510330980 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1623510330980 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1623510330980 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1623510330980 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 288 s " "Quartus II Full Compilation was successful. 0 errors, 288 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1623510331691 ""}
