Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date              : Tue Nov 18 12:20:43 2025
| Host              : S-K running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    84          
LUTAR-1    Warning           LUT drives async reset alert   6           
TIMING-18  Warning           Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (84)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (152)
5. checking no_input_delay (2)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (84)
-------------------------
 There are 84 register/latch pins with no clock driven by root clock pin: design_1_i/audio_pipeline_0/inst/inst_i2s_master/bclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (152)
--------------------------------------------------
 There are 152 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.797        0.000                      0                43871        0.011        0.000                      0                43871        3.500        0.000                       0                 12190  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         
clk_pl_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            4.797        0.000                      0                43647        0.011        0.000                      0                43647        3.500        0.000                       0                 12190  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 7.459        0.000                      0                  224        0.221        0.000                      0                  224  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_pl_0                    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.797ns  (required time - arrival time)
  Source:                 design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 0.780ns (16.321%)  route 3.999ns (83.679%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.940ns = ( 12.940 - 10.000 ) 
    Source Clock Delay      (SCD):    3.396ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.129ns (routing 1.681ns, distribution 1.448ns)
  Clock Net Delay (Destination): 2.724ns (routing 1.538ns, distribution 1.186ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.129     3.396    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/clk
    SLICE_X46Y15         FDRE                                         r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y15         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.509 r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]/Q
                         net (fo=7, routed)           0.298     3.807    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]
    SLICE_X45Y15         LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     4.030 r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_5/O
                         net (fo=2, routed)           0.320     4.350    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_5_n_0
    SLICE_X43Y16         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.224     4.574 f  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_1/O
                         net (fo=2, routed)           0.099     4.673    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_1_n_0
    SLICE_X43Y16         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082     4.755 r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0/O
                         net (fo=5, routed)           1.521     6.276    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X17Y50         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.138     6.414 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2/O
                         net (fo=32, routed)          1.761     8.175    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X28Y41         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.724    12.940    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X28Y41         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[21]/C
                         clock pessimism              0.242    13.182    
                         clock uncertainty           -0.130    13.053    
    SLICE_X28Y41         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.080    12.973    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[21]
  -------------------------------------------------------------------
                         required time                         12.973    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  4.797    

Slack (MET) :             4.797ns  (required time - arrival time)
  Source:                 design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 0.780ns (16.321%)  route 3.999ns (83.679%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.940ns = ( 12.940 - 10.000 ) 
    Source Clock Delay      (SCD):    3.396ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.129ns (routing 1.681ns, distribution 1.448ns)
  Clock Net Delay (Destination): 2.724ns (routing 1.538ns, distribution 1.186ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.129     3.396    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/clk
    SLICE_X46Y15         FDRE                                         r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y15         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.509 r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]/Q
                         net (fo=7, routed)           0.298     3.807    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]
    SLICE_X45Y15         LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     4.030 r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_5/O
                         net (fo=2, routed)           0.320     4.350    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_5_n_0
    SLICE_X43Y16         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.224     4.574 f  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_1/O
                         net (fo=2, routed)           0.099     4.673    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_1_n_0
    SLICE_X43Y16         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082     4.755 r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0/O
                         net (fo=5, routed)           1.521     6.276    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X17Y50         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.138     6.414 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2/O
                         net (fo=32, routed)          1.761     8.175    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X28Y41         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.724    12.940    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X28Y41         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[23]/C
                         clock pessimism              0.242    13.182    
                         clock uncertainty           -0.130    13.053    
    SLICE_X28Y41         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.080    12.973    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                         12.973    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  4.797    

Slack (MET) :             4.797ns  (required time - arrival time)
  Source:                 design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 0.780ns (16.321%)  route 3.999ns (83.679%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.940ns = ( 12.940 - 10.000 ) 
    Source Clock Delay      (SCD):    3.396ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.129ns (routing 1.681ns, distribution 1.448ns)
  Clock Net Delay (Destination): 2.724ns (routing 1.538ns, distribution 1.186ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.129     3.396    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/clk
    SLICE_X46Y15         FDRE                                         r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y15         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.509 r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]/Q
                         net (fo=7, routed)           0.298     3.807    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]
    SLICE_X45Y15         LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     4.030 r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_5/O
                         net (fo=2, routed)           0.320     4.350    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_5_n_0
    SLICE_X43Y16         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.224     4.574 f  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_1/O
                         net (fo=2, routed)           0.099     4.673    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_1_n_0
    SLICE_X43Y16         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082     4.755 r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0/O
                         net (fo=5, routed)           1.521     6.276    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X17Y50         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.138     6.414 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2/O
                         net (fo=32, routed)          1.761     8.175    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X28Y41         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.724    12.940    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X28Y41         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[24]/C
                         clock pessimism              0.242    13.182    
                         clock uncertainty           -0.130    13.053    
    SLICE_X28Y41         FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.080    12.973    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[24]
  -------------------------------------------------------------------
                         required time                         12.973    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  4.797    

Slack (MET) :             4.797ns  (required time - arrival time)
  Source:                 design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 0.780ns (16.321%)  route 3.999ns (83.679%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.940ns = ( 12.940 - 10.000 ) 
    Source Clock Delay      (SCD):    3.396ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.129ns (routing 1.681ns, distribution 1.448ns)
  Clock Net Delay (Destination): 2.724ns (routing 1.538ns, distribution 1.186ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.129     3.396    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/clk
    SLICE_X46Y15         FDRE                                         r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y15         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.509 r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]/Q
                         net (fo=7, routed)           0.298     3.807    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]
    SLICE_X45Y15         LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     4.030 r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_5/O
                         net (fo=2, routed)           0.320     4.350    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_5_n_0
    SLICE_X43Y16         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.224     4.574 f  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_1/O
                         net (fo=2, routed)           0.099     4.673    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_1_n_0
    SLICE_X43Y16         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082     4.755 r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0/O
                         net (fo=5, routed)           1.521     6.276    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X17Y50         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.138     6.414 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2/O
                         net (fo=32, routed)          1.761     8.175    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X28Y41         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.724    12.940    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X28Y41         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[29]/C
                         clock pessimism              0.242    13.182    
                         clock uncertainty           -0.130    13.053    
    SLICE_X28Y41         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.080    12.973    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[29]
  -------------------------------------------------------------------
                         required time                         12.973    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  4.797    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 0.780ns (16.575%)  route 3.926ns (83.425%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.939ns = ( 12.939 - 10.000 ) 
    Source Clock Delay      (SCD):    3.396ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.129ns (routing 1.681ns, distribution 1.448ns)
  Clock Net Delay (Destination): 2.723ns (routing 1.538ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.129     3.396    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/clk
    SLICE_X46Y15         FDRE                                         r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y15         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.509 r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]/Q
                         net (fo=7, routed)           0.298     3.807    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]
    SLICE_X45Y15         LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     4.030 r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_5/O
                         net (fo=2, routed)           0.320     4.350    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_5_n_0
    SLICE_X43Y16         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.224     4.574 f  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_1/O
                         net (fo=2, routed)           0.099     4.673    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_1_n_0
    SLICE_X43Y16         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082     4.755 r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0/O
                         net (fo=5, routed)           1.521     6.276    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X17Y50         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.138     6.414 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2/O
                         net (fo=32, routed)          1.688     8.102    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X27Y41         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.723    12.939    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X27Y41         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[10]/C
                         clock pessimism              0.242    13.181    
                         clock uncertainty           -0.130    13.052    
    SLICE_X27Y41         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.079    12.973    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[10]
  -------------------------------------------------------------------
                         required time                         12.973    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 0.780ns (16.575%)  route 3.926ns (83.425%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.939ns = ( 12.939 - 10.000 ) 
    Source Clock Delay      (SCD):    3.396ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.129ns (routing 1.681ns, distribution 1.448ns)
  Clock Net Delay (Destination): 2.723ns (routing 1.538ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.129     3.396    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/clk
    SLICE_X46Y15         FDRE                                         r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y15         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.509 r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]/Q
                         net (fo=7, routed)           0.298     3.807    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]
    SLICE_X45Y15         LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     4.030 r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_5/O
                         net (fo=2, routed)           0.320     4.350    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_5_n_0
    SLICE_X43Y16         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.224     4.574 f  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_1/O
                         net (fo=2, routed)           0.099     4.673    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_1_n_0
    SLICE_X43Y16         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082     4.755 r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0/O
                         net (fo=5, routed)           1.521     6.276    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X17Y50         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.138     6.414 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2/O
                         net (fo=32, routed)          1.688     8.102    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X27Y41         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.723    12.939    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X27Y41         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[12]/C
                         clock pessimism              0.242    13.181    
                         clock uncertainty           -0.130    13.052    
    SLICE_X27Y41         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.079    12.973    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[12]
  -------------------------------------------------------------------
                         required time                         12.973    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 0.780ns (16.575%)  route 3.926ns (83.425%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.939ns = ( 12.939 - 10.000 ) 
    Source Clock Delay      (SCD):    3.396ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.129ns (routing 1.681ns, distribution 1.448ns)
  Clock Net Delay (Destination): 2.723ns (routing 1.538ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.129     3.396    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/clk
    SLICE_X46Y15         FDRE                                         r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y15         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.509 r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]/Q
                         net (fo=7, routed)           0.298     3.807    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]
    SLICE_X45Y15         LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     4.030 r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_5/O
                         net (fo=2, routed)           0.320     4.350    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_5_n_0
    SLICE_X43Y16         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.224     4.574 f  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_1/O
                         net (fo=2, routed)           0.099     4.673    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_1_n_0
    SLICE_X43Y16         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082     4.755 r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0/O
                         net (fo=5, routed)           1.521     6.276    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X17Y50         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.138     6.414 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2/O
                         net (fo=32, routed)          1.688     8.102    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X27Y41         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.723    12.939    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X27Y41         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[17]/C
                         clock pessimism              0.242    13.181    
                         clock uncertainty           -0.130    13.052    
    SLICE_X27Y41         FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.079    12.973    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[17]
  -------------------------------------------------------------------
                         required time                         12.973    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 0.780ns (16.575%)  route 3.926ns (83.425%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.939ns = ( 12.939 - 10.000 ) 
    Source Clock Delay      (SCD):    3.396ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.129ns (routing 1.681ns, distribution 1.448ns)
  Clock Net Delay (Destination): 2.723ns (routing 1.538ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.129     3.396    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/clk
    SLICE_X46Y15         FDRE                                         r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y15         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.509 r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]/Q
                         net (fo=7, routed)           0.298     3.807    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]
    SLICE_X45Y15         LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     4.030 r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_5/O
                         net (fo=2, routed)           0.320     4.350    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_5_n_0
    SLICE_X43Y16         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.224     4.574 f  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_1/O
                         net (fo=2, routed)           0.099     4.673    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_1_n_0
    SLICE_X43Y16         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082     4.755 r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0/O
                         net (fo=5, routed)           1.521     6.276    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X17Y50         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.138     6.414 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2/O
                         net (fo=32, routed)          1.688     8.102    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X27Y41         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.723    12.939    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X27Y41         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[2]/C
                         clock pessimism              0.242    13.181    
                         clock uncertainty           -0.130    13.052    
    SLICE_X27Y41         FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.079    12.973    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.973    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.952ns  (required time - arrival time)
  Source:                 design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 0.780ns (16.857%)  route 3.847ns (83.143%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.943ns = ( 12.943 - 10.000 ) 
    Source Clock Delay      (SCD):    3.396ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.129ns (routing 1.681ns, distribution 1.448ns)
  Clock Net Delay (Destination): 2.727ns (routing 1.538ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.129     3.396    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/clk
    SLICE_X46Y15         FDRE                                         r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y15         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.509 r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]/Q
                         net (fo=7, routed)           0.298     3.807    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]
    SLICE_X45Y15         LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     4.030 r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_5/O
                         net (fo=2, routed)           0.320     4.350    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_5_n_0
    SLICE_X43Y16         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.224     4.574 f  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_1/O
                         net (fo=2, routed)           0.099     4.673    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_1_n_0
    SLICE_X43Y16         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082     4.755 r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0/O
                         net (fo=5, routed)           1.521     6.276    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X17Y50         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.138     6.414 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2/O
                         net (fo=32, routed)          1.609     8.024    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X28Y44         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.727    12.943    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X28Y44         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[13]/C
                         clock pessimism              0.242    13.185    
                         clock uncertainty           -0.130    13.056    
    SLICE_X28Y44         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.080    12.976    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[13]
  -------------------------------------------------------------------
                         required time                         12.976    
                         arrival time                          -8.024    
  -------------------------------------------------------------------
                         slack                                  4.952    

Slack (MET) :             4.952ns  (required time - arrival time)
  Source:                 design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 0.780ns (16.857%)  route 3.847ns (83.143%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.943ns = ( 12.943 - 10.000 ) 
    Source Clock Delay      (SCD):    3.396ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.129ns (routing 1.681ns, distribution 1.448ns)
  Clock Net Delay (Destination): 2.727ns (routing 1.538ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.129     3.396    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/clk
    SLICE_X46Y15         FDRE                                         r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y15         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.509 r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]/Q
                         net (fo=7, routed)           0.298     3.807    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/rdp_reg[7]
    SLICE_X45Y15         LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.223     4.030 r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_5/O
                         net (fo=2, routed)           0.320     4.350    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_5_n_0
    SLICE_X43Y16         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.224     4.574 f  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_1/O
                         net (fo=2, routed)           0.099     4.673    design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0_i_1_n_0
    SLICE_X43Y16         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082     4.755 r  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/s_axis_tready_INST_0/O
                         net (fo=5, routed)           1.521     6.276    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axis_mm2s_tready
    SLICE_X17Y50         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.138     6.414 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2/O
                         net (fo=32, routed)          1.609     8.024    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en
    SLICE_X28Y44         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.727    12.943    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X28Y44         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[15]/C
                         clock pessimism              0.242    13.185    
                         clock uncertainty           -0.130    13.056    
    SLICE_X28Y44         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.080    12.976    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[15]
  -------------------------------------------------------------------
                         required time                         12.976    
                         arrival time                          -8.024    
  -------------------------------------------------------------------
                         slack                                  4.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i_reg[1066]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer_reg[1066]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.115ns (46.748%)  route 0.131ns (53.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.533ns
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Net Delay (Source):      2.938ns (routing 1.538ns, distribution 1.400ns)
  Clock Net Delay (Destination): 3.266ns (routing 1.681ns, distribution 1.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.938     3.154    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/aclk
    SLICE_X10Y49         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i_reg[1066]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.269 r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i_reg[1066]/Q
                         net (fo=2, routed)           0.131     3.400    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer_reg[1128]_0[6]
    SLICE_X9Y48          FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer_reg[1066]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.266     3.533    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/aclk
    SLICE_X9Y48          FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer_reg[1066]/C
                         clock pessimism             -0.245     3.288    
    SLICE_X9Y48          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     3.389    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer_reg[1066]
  -------------------------------------------------------------------
                         required time                         -3.389    
                         arrival time                           3.400    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1069]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.115ns (48.117%)  route 0.124ns (51.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.541ns
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Net Delay (Source):      2.948ns (routing 1.538ns, distribution 1.410ns)
  Clock Net Delay (Destination): 3.274ns (routing 1.681ns, distribution 1.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.948     3.164    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X4Y70          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.279 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[104]/Q
                         net (fo=2, routed)           0.124     3.403    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/D[8]
    SLICE_X3Y69          FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1069]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.274     3.541    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/aclk
    SLICE_X3Y69          FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1069]/C
                         clock pessimism             -0.251     3.290    
    SLICE_X3Y69          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     3.392    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1069]
  -------------------------------------------------------------------
                         required time                         -3.392    
                         arrival time                           3.403    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1080]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1080]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.112ns (46.078%)  route 0.131ns (53.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.521ns
    Source Clock Delay      (SCD):    3.141ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Net Delay (Source):      2.925ns (routing 1.538ns, distribution 1.387ns)
  Clock Net Delay (Destination): 3.254ns (routing 1.681ns, distribution 1.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.925     3.141    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X0Y82          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1080]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     3.253 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1080]/Q
                         net (fo=2, routed)           0.131     3.384    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/D[26]
    SLICE_X1Y82          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1080]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.254     3.521    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X1Y82          FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1080]/C
                         clock pessimism             -0.251     3.270    
    SLICE_X1Y82          FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.101     3.371    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1080]
  -------------------------------------------------------------------
                         required time                         -3.371    
                         arrival time                           3.384    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.145ns (43.284%)  route 0.190ns (56.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Net Delay (Source):      2.936ns (routing 1.538ns, distribution 1.398ns)
  Clock Net Delay (Destination): 3.301ns (routing 1.681ns, distribution 1.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.936     3.152    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y117         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.113     3.265 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[37]/Q
                         net (fo=1, routed)           0.145     3.410    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[35]
    SLICE_X1Y124         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.032     3.442 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[38]_i_1/O
                         net (fo=1, routed)           0.045     3.487    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/amesg_mux[38]
    SLICE_X1Y124         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.301     3.568    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y124         FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[38]/C
                         clock pessimism             -0.194     3.374    
    SLICE_X1Y124         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.100     3.474    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[38]
  -------------------------------------------------------------------
                         required time                         -3.474    
                         arrival time                           3.487    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][107]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.112ns (47.863%)  route 0.122ns (52.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.524ns
    Source Clock Delay      (SCD):    3.160ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Net Delay (Source):      2.944ns (routing 1.538ns, distribution 1.406ns)
  Clock Net Delay (Destination): 3.257ns (routing 1.681ns, distribution 1.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.944     3.160    design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X4Y51          FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     3.272 r  design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[107]/Q
                         net (fo=1, routed)           0.122     3.394    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[50]
    SLICE_X2Y51          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][107]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.257     3.524    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X2Y51          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][107]/C
                         clock pessimism             -0.245     3.279    
    SLICE_X2Y51          FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     3.381    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][107]
  -------------------------------------------------------------------
                         required time                         -3.381    
                         arrival time                           3.394    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][109]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.111ns (45.492%)  route 0.133ns (54.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.547ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Net Delay (Source):      2.950ns (routing 1.538ns, distribution 1.412ns)
  Clock Net Delay (Destination): 3.280ns (routing 1.681ns, distribution 1.599ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.950     3.166    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X1Y69          FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     3.277 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[109]/Q
                         net (fo=1, routed)           0.133     3.410    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[97]
    SLICE_X2Y69          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][109]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.280     3.547    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X2Y69          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][109]/C
                         clock pessimism             -0.251     3.296    
    SLICE_X2Y69          FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.101     3.397    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][109]
  -------------------------------------------------------------------
                         required time                         -3.397    
                         arrival time                           3.410    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][43]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.112ns (45.714%)  route 0.133ns (54.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.546ns
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Net Delay (Source):      2.948ns (routing 1.538ns, distribution 1.410ns)
  Clock Net Delay (Destination): 3.279ns (routing 1.681ns, distribution 1.598ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.948     3.164    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X7Y64          FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     3.276 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[43]/Q
                         net (fo=1, routed)           0.133     3.409    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[31]
    SLICE_X5Y64          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.279     3.546    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X5Y64          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][43]/C
                         clock pessimism             -0.251     3.295    
    SLICE_X5Y64          FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.101     3.396    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][43]
  -------------------------------------------------------------------
                         required time                         -3.396    
                         arrival time                           3.409    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.115ns (47.718%)  route 0.126ns (52.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    3.208ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Net Delay (Source):      2.992ns (routing 1.538ns, distribution 1.454ns)
  Clock Net Delay (Destination): 3.321ns (routing 1.681ns, distribution 1.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.992     3.208    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X4Y133         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.323 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]/Q
                         net (fo=1, routed)           0.126     3.449    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[20]
    SLICE_X3Y132         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.321     3.588    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X3Y132         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/C
                         clock pessimism             -0.255     3.333    
    SLICE_X3Y132         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     3.435    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.435    
                         arrival time                           3.449    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[138]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1143]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.114ns (44.427%)  route 0.143ns (55.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.555ns
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Net Delay (Source):      2.948ns (routing 1.538ns, distribution 1.410ns)
  Clock Net Delay (Destination): 3.288ns (routing 1.681ns, distribution 1.607ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.948     3.164    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X4Y71          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[138]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.114     3.278 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[138]/Q
                         net (fo=2, routed)           0.143     3.421    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/D[49]
    SLICE_X3Y71          FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1143]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.288     3.555    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/aclk
    SLICE_X3Y71          FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1143]/C
                         clock pessimism             -0.251     3.304    
    SLICE_X3Y71          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     3.406    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1143]
  -------------------------------------------------------------------
                         required time                         -3.406    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][125]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.112ns (50.224%)  route 0.111ns (49.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.510ns
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Net Delay (Source):      2.943ns (routing 1.538ns, distribution 1.405ns)
  Clock Net Delay (Destination): 3.243ns (routing 1.681ns, distribution 1.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.943     3.159    design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X4Y50          FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     3.271 r  design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[125]/Q
                         net (fo=1, routed)           0.111     3.382    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[68]
    SLICE_X2Y50          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.243     3.510    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][125]/C
                         clock pessimism             -0.245     3.265    
    SLICE_X2Y50          FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.102     3.367    design_1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][125]
  -------------------------------------------------------------------
                         required time                         -3.367    
                         arrival time                           3.382    
  -------------------------------------------------------------------
                         slack                                  0.015    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     URAM288/CLK         n/a            2.471         10.000      7.529      URAM288_X0Y4  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/mem_reg_uram_0/CLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y9   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y9   design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y15  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y15  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMD64E/CLK         n/a            1.524         10.000      8.476      SLICE_X7Y87   design_1_i/audio_pipeline_0/inst/inst_fifo/mem_reg_0_63_0_6/RAMA/CLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    URAM288/CLK         n/a            0.800         5.000       4.200      URAM288_X0Y4  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/mem_reg_uram_0/CLK
Low Pulse Width   Fast    URAM288/CLK         n/a            0.800         5.000       4.200      URAM288_X0Y4  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/mem_reg_uram_0/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    URAM288/CLK         n/a            0.800         5.000       4.200      URAM288_X0Y4  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/mem_reg_uram_0/CLK
High Pulse Width  Fast    URAM288/CLK         n/a            0.800         5.000       4.200      URAM288_X0Y4  design_1_i/amplifier_pipeline_0/inst/inst_fifo_speaker/mem_reg_uram_0/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        7.459ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.459ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_pipeline_0/inst/v_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.114ns (5.529%)  route 1.948ns (94.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 13.108 - 10.000 ) 
    Source Clock Delay      (SCD):    3.559ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.292ns (routing 1.681ns, distribution 1.611ns)
  Clock Net Delay (Destination): 2.892ns (routing 1.538ns, distribution 1.354ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.292     3.559    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X0Y130         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.673 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1427, routed)        1.948     5.621    design_1_i/audio_pipeline_0/inst/inst_ctrl_bus_n_1
    SLICE_X16Y86         FDCE                                         f  design_1_i/audio_pipeline_0/inst/v_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.892    13.108    design_1_i/audio_pipeline_0/inst/clk
    SLICE_X16Y86         FDCE                                         r  design_1_i/audio_pipeline_0/inst/v_cnt_reg[0]/C
                         clock pessimism              0.194    13.302    
                         clock uncertainty           -0.130    13.172    
    SLICE_X16Y86         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.093    13.079    design_1_i/audio_pipeline_0/inst/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.079    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                  7.459    

Slack (MET) :             7.459ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_pipeline_0/inst/v_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.114ns (5.529%)  route 1.948ns (94.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 13.108 - 10.000 ) 
    Source Clock Delay      (SCD):    3.559ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.292ns (routing 1.681ns, distribution 1.611ns)
  Clock Net Delay (Destination): 2.892ns (routing 1.538ns, distribution 1.354ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.292     3.559    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X0Y130         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.673 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1427, routed)        1.948     5.621    design_1_i/audio_pipeline_0/inst/inst_ctrl_bus_n_1
    SLICE_X16Y86         FDCE                                         f  design_1_i/audio_pipeline_0/inst/v_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.892    13.108    design_1_i/audio_pipeline_0/inst/clk
    SLICE_X16Y86         FDCE                                         r  design_1_i/audio_pipeline_0/inst/v_cnt_reg[1]/C
                         clock pessimism              0.194    13.302    
                         clock uncertainty           -0.130    13.172    
    SLICE_X16Y86         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.093    13.079    design_1_i/audio_pipeline_0/inst/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.079    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                  7.459    

Slack (MET) :             7.459ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_pipeline_0/inst/v_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.114ns (5.529%)  route 1.948ns (94.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 13.108 - 10.000 ) 
    Source Clock Delay      (SCD):    3.559ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.292ns (routing 1.681ns, distribution 1.611ns)
  Clock Net Delay (Destination): 2.892ns (routing 1.538ns, distribution 1.354ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.292     3.559    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X0Y130         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.673 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1427, routed)        1.948     5.621    design_1_i/audio_pipeline_0/inst/inst_ctrl_bus_n_1
    SLICE_X16Y86         FDCE                                         f  design_1_i/audio_pipeline_0/inst/v_cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.892    13.108    design_1_i/audio_pipeline_0/inst/clk
    SLICE_X16Y86         FDCE                                         r  design_1_i/audio_pipeline_0/inst/v_cnt_reg[2]/C
                         clock pessimism              0.194    13.302    
                         clock uncertainty           -0.130    13.172    
    SLICE_X16Y86         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093    13.079    design_1_i/audio_pipeline_0/inst/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.079    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                  7.459    

Slack (MET) :             7.459ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_pipeline_0/inst/v_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.114ns (5.529%)  route 1.948ns (94.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 13.108 - 10.000 ) 
    Source Clock Delay      (SCD):    3.559ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.292ns (routing 1.681ns, distribution 1.611ns)
  Clock Net Delay (Destination): 2.892ns (routing 1.538ns, distribution 1.354ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.292     3.559    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X0Y130         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.673 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1427, routed)        1.948     5.621    design_1_i/audio_pipeline_0/inst/inst_ctrl_bus_n_1
    SLICE_X16Y86         FDCE                                         f  design_1_i/audio_pipeline_0/inst/v_cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.892    13.108    design_1_i/audio_pipeline_0/inst/clk
    SLICE_X16Y86         FDCE                                         r  design_1_i/audio_pipeline_0/inst/v_cnt_reg[3]/C
                         clock pessimism              0.194    13.302    
                         clock uncertainty           -0.130    13.172    
    SLICE_X16Y86         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093    13.079    design_1_i/audio_pipeline_0/inst/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.079    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                  7.459    

Slack (MET) :             7.459ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_pipeline_0/inst/v_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.114ns (5.532%)  route 1.947ns (94.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 13.107 - 10.000 ) 
    Source Clock Delay      (SCD):    3.559ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.292ns (routing 1.681ns, distribution 1.611ns)
  Clock Net Delay (Destination): 2.891ns (routing 1.538ns, distribution 1.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.292     3.559    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X0Y130         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.673 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1427, routed)        1.947     5.620    design_1_i/audio_pipeline_0/inst/inst_ctrl_bus_n_1
    SLICE_X16Y87         FDCE                                         f  design_1_i/audio_pipeline_0/inst/v_cnt_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.891    13.107    design_1_i/audio_pipeline_0/inst/clk
    SLICE_X16Y87         FDCE                                         r  design_1_i/audio_pipeline_0/inst/v_cnt_reg[10]/C
                         clock pessimism              0.194    13.301    
                         clock uncertainty           -0.130    13.171    
    SLICE_X16Y87         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093    13.078    design_1_i/audio_pipeline_0/inst/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         13.078    
                         arrival time                          -5.620    
  -------------------------------------------------------------------
                         slack                                  7.459    

Slack (MET) :             7.459ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_pipeline_0/inst/v_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.114ns (5.532%)  route 1.947ns (94.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 13.107 - 10.000 ) 
    Source Clock Delay      (SCD):    3.559ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.292ns (routing 1.681ns, distribution 1.611ns)
  Clock Net Delay (Destination): 2.891ns (routing 1.538ns, distribution 1.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.292     3.559    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X0Y130         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.673 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1427, routed)        1.947     5.620    design_1_i/audio_pipeline_0/inst/inst_ctrl_bus_n_1
    SLICE_X16Y87         FDCE                                         f  design_1_i/audio_pipeline_0/inst/v_cnt_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.891    13.107    design_1_i/audio_pipeline_0/inst/clk
    SLICE_X16Y87         FDCE                                         r  design_1_i/audio_pipeline_0/inst/v_cnt_reg[11]/C
                         clock pessimism              0.194    13.301    
                         clock uncertainty           -0.130    13.171    
    SLICE_X16Y87         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093    13.078    design_1_i/audio_pipeline_0/inst/v_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         13.078    
                         arrival time                          -5.620    
  -------------------------------------------------------------------
                         slack                                  7.459    

Slack (MET) :             7.459ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_pipeline_0/inst/v_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.114ns (5.532%)  route 1.947ns (94.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 13.107 - 10.000 ) 
    Source Clock Delay      (SCD):    3.559ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.292ns (routing 1.681ns, distribution 1.611ns)
  Clock Net Delay (Destination): 2.891ns (routing 1.538ns, distribution 1.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.292     3.559    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X0Y130         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.673 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1427, routed)        1.947     5.620    design_1_i/audio_pipeline_0/inst/inst_ctrl_bus_n_1
    SLICE_X16Y87         FDCE                                         f  design_1_i/audio_pipeline_0/inst/v_cnt_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.891    13.107    design_1_i/audio_pipeline_0/inst/clk
    SLICE_X16Y87         FDCE                                         r  design_1_i/audio_pipeline_0/inst/v_cnt_reg[8]/C
                         clock pessimism              0.194    13.301    
                         clock uncertainty           -0.130    13.171    
    SLICE_X16Y87         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.093    13.078    design_1_i/audio_pipeline_0/inst/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         13.078    
                         arrival time                          -5.620    
  -------------------------------------------------------------------
                         slack                                  7.459    

Slack (MET) :             7.459ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_pipeline_0/inst/v_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 0.114ns (5.532%)  route 1.947ns (94.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 13.107 - 10.000 ) 
    Source Clock Delay      (SCD):    3.559ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.292ns (routing 1.681ns, distribution 1.611ns)
  Clock Net Delay (Destination): 2.891ns (routing 1.538ns, distribution 1.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.292     3.559    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X0Y130         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.673 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1427, routed)        1.947     5.620    design_1_i/audio_pipeline_0/inst/inst_ctrl_bus_n_1
    SLICE_X16Y87         FDCE                                         f  design_1_i/audio_pipeline_0/inst/v_cnt_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.891    13.107    design_1_i/audio_pipeline_0/inst/clk
    SLICE_X16Y87         FDCE                                         r  design_1_i/audio_pipeline_0/inst/v_cnt_reg[9]/C
                         clock pessimism              0.194    13.301    
                         clock uncertainty           -0.130    13.171    
    SLICE_X16Y87         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.093    13.078    design_1_i/audio_pipeline_0/inst/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         13.078    
                         arrival time                          -5.620    
  -------------------------------------------------------------------
                         slack                                  7.459    

Slack (MET) :             7.460ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_pipeline_0/inst/v_cnt_reg[16]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.114ns (5.537%)  route 1.945ns (94.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 13.106 - 10.000 ) 
    Source Clock Delay      (SCD):    3.559ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.292ns (routing 1.681ns, distribution 1.611ns)
  Clock Net Delay (Destination): 2.890ns (routing 1.538ns, distribution 1.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.292     3.559    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X0Y130         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.673 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1427, routed)        1.945     5.618    design_1_i/audio_pipeline_0/inst/inst_ctrl_bus_n_1
    SLICE_X16Y88         FDCE                                         f  design_1_i/audio_pipeline_0/inst/v_cnt_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.890    13.106    design_1_i/audio_pipeline_0/inst/clk
    SLICE_X16Y88         FDCE                                         r  design_1_i/audio_pipeline_0/inst/v_cnt_reg[16]/C
                         clock pessimism              0.194    13.300    
                         clock uncertainty           -0.130    13.170    
    SLICE_X16Y88         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.093    13.077    design_1_i/audio_pipeline_0/inst/v_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         13.077    
                         arrival time                          -5.618    
  -------------------------------------------------------------------
                         slack                                  7.460    

Slack (MET) :             7.460ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_pipeline_0/inst/v_cnt_reg[17]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.114ns (5.537%)  route 1.945ns (94.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 13.106 - 10.000 ) 
    Source Clock Delay      (SCD):    3.559ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.292ns (routing 1.681ns, distribution 1.611ns)
  Clock Net Delay (Destination): 2.890ns (routing 1.538ns, distribution 1.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.292     3.559    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X0Y130         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.673 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1427, routed)        1.945     5.618    design_1_i/audio_pipeline_0/inst/inst_ctrl_bus_n_1
    SLICE_X16Y88         FDCE                                         f  design_1_i/audio_pipeline_0/inst/v_cnt_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.890    13.106    design_1_i/audio_pipeline_0/inst/clk
    SLICE_X16Y88         FDCE                                         r  design_1_i/audio_pipeline_0/inst/v_cnt_reg[17]/C
                         clock pessimism              0.194    13.300    
                         clock uncertainty           -0.130    13.170    
    SLICE_X16Y88         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.093    13.077    design_1_i/audio_pipeline_0/inst/v_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         13.077    
                         arrival time                          -5.618    
  -------------------------------------------------------------------
                         slack                                  7.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.104ns (40.815%)  route 0.151ns (59.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.820ns (routing 0.940ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.996ns (routing 1.033ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.820     1.971    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y139         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     2.055 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.053     2.108    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y139         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.020     2.128 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.098     2.226    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y139         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.996     2.183    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y139         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.160     2.023    
    SLICE_X6Y139         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.018     2.005    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.104ns (40.815%)  route 0.151ns (59.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.820ns (routing 0.940ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.996ns (routing 1.033ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.820     1.971    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y139         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     2.055 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.053     2.108    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y139         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.020     2.128 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.098     2.226    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y139         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.996     2.183    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y139         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.160     2.023    
    SLICE_X6Y139         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.018     2.005    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.104ns (40.815%)  route 0.151ns (59.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.820ns (routing 0.940ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.996ns (routing 1.033ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.820     1.971    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y139         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     2.055 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.053     2.108    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y139         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.020     2.128 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.098     2.226    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X6Y139         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.996     2.183    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X6Y139         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.160     2.023    
    SLICE_X6Y139         FDPE (Remov_FFF_SLICEL_C_PRE)
                                                     -0.018     2.005    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.104ns (40.815%)  route 0.151ns (59.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.820ns (routing 0.940ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.996ns (routing 1.033ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.820     1.971    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y139         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     2.055 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.053     2.108    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y139         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.020     2.128 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.098     2.226    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X6Y139         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.996     2.183    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X6Y139         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.160     2.023    
    SLICE_X6Y139         FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                     -0.018     2.005    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.104ns (40.815%)  route 0.151ns (59.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.820ns (routing 0.940ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.996ns (routing 1.033ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.820     1.971    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y139         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     2.055 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.053     2.108    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y139         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.020     2.128 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.098     2.226    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X6Y139         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.996     2.183    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X6Y139         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.160     2.023    
    SLICE_X6Y139         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.018     2.005    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.104ns (40.815%)  route 0.151ns (59.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.820ns (routing 0.940ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.996ns (routing 1.033ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.820     1.971    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y139         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y139         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.084     2.055 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.053     2.108    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X6Y139         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.020     2.128 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.098     2.226    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X6Y139         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.996     2.183    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X6Y139         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.160     2.023    
    SLICE_X6Y139         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.018     2.005    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.120ns (42.426%)  route 0.163ns (57.574%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.784ns (routing 0.940ns, distribution 0.844ns)
  Clock Net Delay (Destination): 1.960ns (routing 1.033ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.784     1.935    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y113         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     2.018 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.030     2.048    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y113         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     2.085 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.133     2.217    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y112         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.960     2.147    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y112         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.157     1.990    
    SLICE_X3Y112         FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.018     1.972    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.120ns (42.426%)  route 0.163ns (57.574%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.784ns (routing 0.940ns, distribution 0.844ns)
  Clock Net Delay (Destination): 1.960ns (routing 1.033ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.784     1.935    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y113         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     2.018 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.030     2.048    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y113         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     2.085 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.133     2.217    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y112         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.960     2.147    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y112         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.157     1.990    
    SLICE_X3Y112         FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.018     1.972    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.120ns (42.426%)  route 0.163ns (57.574%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.784ns (routing 0.940ns, distribution 0.844ns)
  Clock Net Delay (Destination): 1.960ns (routing 1.033ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.784     1.935    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y113         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     2.018 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.030     2.048    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y113         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     2.085 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.133     2.217    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y112         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.960     2.147    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y112         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.157     1.990    
    SLICE_X3Y112         FDPE (Remov_BFF_SLICEL_C_PRE)
                                                     -0.018     1.972    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.120ns (42.426%)  route 0.163ns (57.574%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.784ns (routing 0.940ns, distribution 0.844ns)
  Clock Net Delay (Destination): 1.960ns (routing 1.033ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.784     1.935    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y113         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     2.018 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.030     2.048    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X1Y113         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     2.085 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.133     2.217    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y112         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.960     2.147    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y112         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.157     1.990    
    SLICE_X3Y112         FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.018     1.972    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.245    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.690ns  (logic 0.056ns (3.314%)  route 1.634ns (96.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.989ns (routing 1.538ns, distribution 1.451ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.274     1.274    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y136         LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.056     1.330 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.360     1.690    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X3Y136         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.989     3.205    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X3Y136         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.021ns (3.420%)  route 0.593ns (96.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.995ns (routing 1.033ns, distribution 0.962ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.484     0.484    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X0Y136         LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.021     0.505 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.109     0.614    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X3Y136         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.995     2.182    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X3Y136         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.397ns  (logic 0.114ns (4.756%)  route 2.283ns (95.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.136ns
    Source Clock Delay      (SCD):    3.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.212ns (routing 1.681ns, distribution 1.531ns)
  Clock Net Delay (Destination): 2.920ns (routing 1.538ns, distribution 1.382ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.212     3.479    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X12Y40         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.593 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          2.283     5.876    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X18Y64         FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.920     3.136    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X18Y64         FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.397ns  (logic 0.114ns (4.756%)  route 2.283ns (95.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.136ns
    Source Clock Delay      (SCD):    3.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.212ns (routing 1.681ns, distribution 1.531ns)
  Clock Net Delay (Destination): 2.920ns (routing 1.538ns, distribution 1.382ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.212     3.479    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X12Y40         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.593 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          2.283     5.876    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X18Y64         FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.920     3.136    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X18Y64         FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.397ns  (logic 0.114ns (4.756%)  route 2.283ns (95.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.136ns
    Source Clock Delay      (SCD):    3.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.212ns (routing 1.681ns, distribution 1.531ns)
  Clock Net Delay (Destination): 2.920ns (routing 1.538ns, distribution 1.382ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.212     3.479    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X12Y40         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.593 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          2.283     5.876    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X18Y64         FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.920     3.136    design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X18Y64         FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.172ns  (logic 0.196ns (9.023%)  route 1.976ns (90.977%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.139ns
    Source Clock Delay      (SCD):    3.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.292ns (routing 1.681ns, distribution 1.611ns)
  Clock Net Delay (Destination): 2.923ns (routing 1.538ns, distribution 1.385ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.292     3.559    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X0Y130         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.673 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1427, routed)        1.734     5.407    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X12Y50         LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.082     5.489 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.242     5.731    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X12Y50         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.923     3.139    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X12Y50         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.845ns  (logic 0.114ns (6.177%)  route 1.731ns (93.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.186ns
    Source Clock Delay      (SCD):    3.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.292ns (routing 1.681ns, distribution 1.611ns)
  Clock Net Delay (Destination): 2.970ns (routing 1.538ns, distribution 1.432ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.292     3.559    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X0Y130         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.673 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1427, routed)        1.731     5.405    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X12Y120        FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.970     3.186    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y120        FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.845ns  (logic 0.114ns (6.177%)  route 1.731ns (93.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.186ns
    Source Clock Delay      (SCD):    3.559ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.292ns (routing 1.681ns, distribution 1.611ns)
  Clock Net Delay (Destination): 2.970ns (routing 1.538ns, distribution 1.432ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.292     3.559    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X0Y130         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.673 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1427, routed)        1.731     5.405    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X12Y120        FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.970     3.186    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y120        FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.913ns  (logic 0.114ns (5.959%)  route 1.799ns (94.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns
    Source Clock Delay      (SCD):    3.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.212ns (routing 1.681ns, distribution 1.531ns)
  Clock Net Delay (Destination): 2.951ns (routing 1.538ns, distribution 1.413ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.212     3.479    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X12Y40         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.593 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          1.799     5.392    design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y62          FDCE                                         f  design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.951     3.167    design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y62          FDCE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.913ns  (logic 0.114ns (5.959%)  route 1.799ns (94.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns
    Source Clock Delay      (SCD):    3.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.212ns (routing 1.681ns, distribution 1.531ns)
  Clock Net Delay (Destination): 2.951ns (routing 1.538ns, distribution 1.413ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.212     3.479    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X12Y40         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.593 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          1.799     5.392    design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y62          FDCE                                         f  design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.951     3.167    design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y62          FDCE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.913ns  (logic 0.114ns (5.959%)  route 1.799ns (94.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns
    Source Clock Delay      (SCD):    3.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.212ns (routing 1.681ns, distribution 1.531ns)
  Clock Net Delay (Destination): 2.951ns (routing 1.538ns, distribution 1.413ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.212     3.479    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X12Y40         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.593 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          1.799     5.392    design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X9Y62          FDCE                                         f  design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.951     3.167    design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y62          FDCE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.849ns  (logic 0.114ns (6.165%)  route 1.735ns (93.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.169ns
    Source Clock Delay      (SCD):    3.479ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.212ns (routing 1.681ns, distribution 1.531ns)
  Clock Net Delay (Destination): 2.953ns (routing 1.538ns, distribution 1.415ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.212     3.479    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X12Y40         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     3.593 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          1.735     5.328    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y66          FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.953     3.169    design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X8Y66          FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.083ns (27.486%)  route 0.219ns (72.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.940ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.957ns (routing 1.033ns, distribution 0.924ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.782     1.933    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X12Y40         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.016 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.219     2.234    design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y40          FDCE                                         f  design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.957     2.144    design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y40          FDCE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.083ns (27.486%)  route 0.219ns (72.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.940ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.957ns (routing 1.033ns, distribution 0.924ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.782     1.933    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X12Y40         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.016 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.219     2.234    design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y40          FDCE                                         f  design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.957     2.144    design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y40          FDCE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.083ns (27.486%)  route 0.219ns (72.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.940ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.957ns (routing 1.033ns, distribution 0.924ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.782     1.933    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X12Y40         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.016 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.219     2.234    design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X6Y40          FDCE                                         f  design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.957     2.144    design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X6Y40          FDCE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.084ns (29.818%)  route 0.198ns (70.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.940ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.956ns (routing 1.033ns, distribution 0.923ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.820     1.971    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X0Y130         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     2.055 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1427, routed)        0.198     2.252    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y113         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.956     2.143    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y113         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.084ns (29.818%)  route 0.198ns (70.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.820ns (routing 0.940ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.956ns (routing 1.033ns, distribution 0.923ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.820     1.971    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X0Y130         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     2.055 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1427, routed)        0.198     2.252    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X1Y113         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.956     2.143    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X1Y113         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.083ns (24.293%)  route 0.259ns (75.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.940ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.960ns (routing 1.033ns, distribution 0.927ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.782     1.933    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X12Y40         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.016 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.259     2.274    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y52          FDCE                                         f  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.960     2.147    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y52          FDCE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.083ns (24.293%)  route 0.259ns (75.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.940ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.960ns (routing 1.033ns, distribution 0.927ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.782     1.933    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X12Y40         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.016 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.259     2.274    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y52          FDCE                                         f  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.960     2.147    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y52          FDCE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.083ns (24.293%)  route 0.259ns (75.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.940ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.960ns (routing 1.033ns, distribution 0.927ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.782     1.933    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X12Y40         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.016 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.259     2.274    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y52          FDCE                                         f  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.960     2.147    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y52          FDCE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.083ns (24.120%)  route 0.261ns (75.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.940ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.970ns (routing 1.033ns, distribution 0.937ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.782     1.933    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X12Y40         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.016 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.261     2.277    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y42          FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.970     2.157    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y42          FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.083ns (24.120%)  route 0.261ns (75.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.940ns, distribution 0.842ns)
  Clock Net Delay (Destination): 1.970ns (routing 1.033ns, distribution 0.937ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.782     1.933    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X12Y40         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     2.016 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          0.261     2.277    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X5Y42          FDCE                                         f  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.970     2.157    design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y42          FDCE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           153 Endpoints
Min Delay           153 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/lrcl_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pmod_i2s_lrclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.445ns  (logic 3.617ns (66.428%)  route 1.828ns (33.572%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         FDRE                         0.000     0.000 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/lrcl_reg/C
    SLICE_X14Y96         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     0.115 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/lrcl_reg/Q
                         net (fo=3, routed)           1.828     1.943    pmod_i2s_lrclk_OBUF
    B10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.502     5.445 r  pmod_i2s_lrclk_OBUF_inst/O
                         net (fo=0)                   0.000     5.445    pmod_i2s_lrclk
    B10                                                               r  pmod_i2s_lrclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmod_i2s_dout
                            (input port)
  Destination:            design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.621ns  (logic 1.252ns (47.762%)  route 1.369ns (52.238%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E12                                               0.000     0.000 r  pmod_i2s_dout (IN)
                         net (fo=0)                   0.000     0.000    pmod_i2s_dout_IBUF_inst/I
    E12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.252     1.252 r  pmod_i2s_dout_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.252    pmod_i2s_dout_IBUF_inst/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.252 r  pmod_i2s_dout_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.369     2.621    design_1_i/audio_pipeline_0/inst/inst_i2s_master/i2s_dout
    SLICE_X11Y101        FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.556ns  (logic 1.408ns (55.080%)  route 1.148ns (44.920%))
  Logic Levels:           9  (CARRY8=4 FDRE=1 LUT4=2 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y100        FDRE                         0.000     0.000 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[4]/C
    SLICE_X17Y100        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.113 f  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[4]/Q
                         net (fo=6, routed)           0.381     0.494    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[4]
    SLICE_X17Y104        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.226     0.720 f  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_17/O
                         net (fo=1, routed)           0.052     0.772    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_17_n_0
    SLICE_X17Y104        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.056     0.828 f  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_14/O
                         net (fo=1, routed)           0.226     1.054    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_14_n_0
    SLICE_X17Y104        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.220     1.274 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_11/O
                         net (fo=31, routed)          0.343     1.617    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_11_n_0
    SLICE_X17Y100        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.225     1.842 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_8/O
                         net (fo=1, routed)           0.022     1.864    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_8_n_0
    SLICE_X17Y100        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     2.131 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.030     2.161    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[0]_i_1_n_0
    SLICE_X17Y101        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     2.226 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.030     2.256    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[8]_i_1_n_0
    SLICE_X17Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     2.321 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.030     2.351    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[16]_i_1_n_0
    SLICE_X17Y103        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.171     2.522 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[24]_i_1/O[7]
                         net (fo=1, routed)           0.034     2.556    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[24]_i_1_n_8
    SLICE_X17Y103        FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.545ns  (logic 1.398ns (54.925%)  route 1.147ns (45.075%))
  Logic Levels:           9  (CARRY8=4 FDRE=1 LUT4=2 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y100        FDRE                         0.000     0.000 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[4]/C
    SLICE_X17Y100        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.113 f  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[4]/Q
                         net (fo=6, routed)           0.381     0.494    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[4]
    SLICE_X17Y104        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.226     0.720 f  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_17/O
                         net (fo=1, routed)           0.052     0.772    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_17_n_0
    SLICE_X17Y104        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.056     0.828 f  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_14/O
                         net (fo=1, routed)           0.226     1.054    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_14_n_0
    SLICE_X17Y104        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.220     1.274 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_11/O
                         net (fo=31, routed)          0.343     1.617    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_11_n_0
    SLICE_X17Y100        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.225     1.842 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_8/O
                         net (fo=1, routed)           0.022     1.864    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_8_n_0
    SLICE_X17Y100        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     2.131 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.030     2.161    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[0]_i_1_n_0
    SLICE_X17Y101        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     2.226 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.030     2.256    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[8]_i_1_n_0
    SLICE_X17Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     2.321 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.030     2.351    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[16]_i_1_n_0
    SLICE_X17Y103        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     2.512 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[24]_i_1/O[5]
                         net (fo=1, routed)           0.033     2.545    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[24]_i_1_n_10
    SLICE_X17Y103        FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.542ns  (logic 1.394ns (54.833%)  route 1.148ns (45.167%))
  Logic Levels:           9  (CARRY8=4 FDRE=1 LUT4=2 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y100        FDRE                         0.000     0.000 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[4]/C
    SLICE_X17Y100        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.113 f  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[4]/Q
                         net (fo=6, routed)           0.381     0.494    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[4]
    SLICE_X17Y104        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.226     0.720 f  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_17/O
                         net (fo=1, routed)           0.052     0.772    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_17_n_0
    SLICE_X17Y104        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.056     0.828 f  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_14/O
                         net (fo=1, routed)           0.226     1.054    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_14_n_0
    SLICE_X17Y104        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.220     1.274 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_11/O
                         net (fo=31, routed)          0.343     1.617    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_11_n_0
    SLICE_X17Y100        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.225     1.842 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_8/O
                         net (fo=1, routed)           0.022     1.864    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_8_n_0
    SLICE_X17Y100        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     2.131 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.030     2.161    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[0]_i_1_n_0
    SLICE_X17Y101        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     2.226 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.030     2.256    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[8]_i_1_n_0
    SLICE_X17Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     2.321 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.030     2.351    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[16]_i_1_n_0
    SLICE_X17Y103        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157     2.508 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[24]_i_1/O[6]
                         net (fo=1, routed)           0.034     2.542    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[24]_i_1_n_9
    SLICE_X17Y103        FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.502ns  (logic 1.356ns (54.191%)  route 1.146ns (45.809%))
  Logic Levels:           9  (CARRY8=4 FDRE=1 LUT4=2 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y100        FDRE                         0.000     0.000 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[4]/C
    SLICE_X17Y100        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.113 f  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[4]/Q
                         net (fo=6, routed)           0.381     0.494    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[4]
    SLICE_X17Y104        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.226     0.720 f  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_17/O
                         net (fo=1, routed)           0.052     0.772    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_17_n_0
    SLICE_X17Y104        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.056     0.828 f  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_14/O
                         net (fo=1, routed)           0.226     1.054    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_14_n_0
    SLICE_X17Y104        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.220     1.274 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_11/O
                         net (fo=31, routed)          0.343     1.617    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_11_n_0
    SLICE_X17Y100        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.225     1.842 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_8/O
                         net (fo=1, routed)           0.022     1.864    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_8_n_0
    SLICE_X17Y100        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     2.131 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.030     2.161    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[0]_i_1_n_0
    SLICE_X17Y101        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     2.226 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.030     2.256    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[8]_i_1_n_0
    SLICE_X17Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     2.321 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.030     2.351    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[16]_i_1_n_0
    SLICE_X17Y103        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119     2.470 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[24]_i_1/O[4]
                         net (fo=1, routed)           0.032     2.502    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[24]_i_1_n_11
    SLICE_X17Y103        FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.499ns  (logic 1.351ns (54.056%)  route 1.148ns (45.944%))
  Logic Levels:           9  (CARRY8=4 FDRE=1 LUT4=2 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y100        FDRE                         0.000     0.000 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[4]/C
    SLICE_X17Y100        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.113 f  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[4]/Q
                         net (fo=6, routed)           0.381     0.494    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[4]
    SLICE_X17Y104        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.226     0.720 f  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_17/O
                         net (fo=1, routed)           0.052     0.772    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_17_n_0
    SLICE_X17Y104        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.056     0.828 f  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_14/O
                         net (fo=1, routed)           0.226     1.054    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_14_n_0
    SLICE_X17Y104        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.220     1.274 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_11/O
                         net (fo=31, routed)          0.343     1.617    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_11_n_0
    SLICE_X17Y100        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.225     1.842 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_8/O
                         net (fo=1, routed)           0.022     1.864    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_8_n_0
    SLICE_X17Y100        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     2.131 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.030     2.161    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[0]_i_1_n_0
    SLICE_X17Y101        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     2.226 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.030     2.256    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[8]_i_1_n_0
    SLICE_X17Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     2.321 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.030     2.351    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[16]_i_1_n_0
    SLICE_X17Y103        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     2.465 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.034     2.499    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[24]_i_1_n_12
    SLICE_X17Y103        FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.490ns  (logic 1.343ns (53.930%)  route 1.147ns (46.070%))
  Logic Levels:           9  (CARRY8=4 FDRE=1 LUT4=2 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y100        FDRE                         0.000     0.000 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[4]/C
    SLICE_X17Y100        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.113 f  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[4]/Q
                         net (fo=6, routed)           0.381     0.494    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[4]
    SLICE_X17Y104        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.226     0.720 f  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_17/O
                         net (fo=1, routed)           0.052     0.772    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_17_n_0
    SLICE_X17Y104        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.056     0.828 f  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_14/O
                         net (fo=1, routed)           0.226     1.054    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_14_n_0
    SLICE_X17Y104        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.220     1.274 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_11/O
                         net (fo=31, routed)          0.343     1.617    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_11_n_0
    SLICE_X17Y100        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.225     1.842 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_8/O
                         net (fo=1, routed)           0.022     1.864    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_8_n_0
    SLICE_X17Y100        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     2.131 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.030     2.161    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[0]_i_1_n_0
    SLICE_X17Y101        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     2.226 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.030     2.256    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[8]_i_1_n_0
    SLICE_X17Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     2.321 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.030     2.351    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[16]_i_1_n_0
    SLICE_X17Y103        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     2.457 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.033     2.490    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[24]_i_1_n_14
    SLICE_X17Y103        FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.478ns  (logic 1.330ns (53.666%)  route 1.148ns (46.334%))
  Logic Levels:           9  (CARRY8=4 FDRE=1 LUT4=2 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y100        FDRE                         0.000     0.000 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[4]/C
    SLICE_X17Y100        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.113 f  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[4]/Q
                         net (fo=6, routed)           0.381     0.494    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[4]
    SLICE_X17Y104        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.226     0.720 f  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_17/O
                         net (fo=1, routed)           0.052     0.772    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_17_n_0
    SLICE_X17Y104        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.056     0.828 f  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_14/O
                         net (fo=1, routed)           0.226     1.054    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_14_n_0
    SLICE_X17Y104        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.220     1.274 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_11/O
                         net (fo=31, routed)          0.343     1.617    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_11_n_0
    SLICE_X17Y100        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.225     1.842 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_8/O
                         net (fo=1, routed)           0.022     1.864    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_8_n_0
    SLICE_X17Y100        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     2.131 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.030     2.161    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[0]_i_1_n_0
    SLICE_X17Y101        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     2.226 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.030     2.256    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[8]_i_1_n_0
    SLICE_X17Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     2.321 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.030     2.351    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[16]_i_1_n_0
    SLICE_X17Y103        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     2.444 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.034     2.478    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[24]_i_1_n_13
    SLICE_X17Y103        FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.461ns  (logic 1.343ns (54.565%)  route 1.118ns (45.435%))
  Logic Levels:           8  (CARRY8=3 FDRE=1 LUT4=2 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y100        FDRE                         0.000     0.000 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[4]/C
    SLICE_X17Y100        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.113 f  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[4]/Q
                         net (fo=6, routed)           0.381     0.494    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[4]
    SLICE_X17Y104        LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.226     0.720 f  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_17/O
                         net (fo=1, routed)           0.052     0.772    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_17_n_0
    SLICE_X17Y104        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.056     0.828 f  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_14/O
                         net (fo=1, routed)           0.226     1.054    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_14_n_0
    SLICE_X17Y104        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.220     1.274 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_11/O
                         net (fo=31, routed)          0.343     1.617    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_11_n_0
    SLICE_X17Y100        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.225     1.842 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_8/O
                         net (fo=1, routed)           0.022     1.864    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count[0]_i_8_n_0
    SLICE_X17Y100        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     2.131 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.030     2.161    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[0]_i_1_n_0
    SLICE_X17Y101        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     2.226 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.030     2.256    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[8]_i_1_n_0
    SLICE_X17Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.171     2.427 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[16]_i_1/O[7]
                         net (fo=1, routed)           0.034     2.461    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[16]_i_1_n_8
    SLICE_X17Y102        FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fsm_count_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.121ns  (logic 0.083ns (68.595%)  route 0.038ns (31.405%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE                         0.000     0.000 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[22]/C
    SLICE_X11Y100        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     0.083 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[22]/Q
                         net (fo=2, routed)           0.038     0.121    design_1_i/audio_pipeline_0/inst/inst_i2s_master/p_0_in[8]
    SLICE_X11Y100        FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.125ns  (logic 0.083ns (66.594%)  route 0.042ns (33.406%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE                         0.000     0.000 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[27]/C
    SLICE_X14Y97         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     0.083 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[27]/Q
                         net (fo=2, routed)           0.042     0.125    design_1_i/audio_pipeline_0/inst/inst_i2s_master/p_0_in[13]
    SLICE_X14Y97         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.150ns  (logic 0.085ns (56.805%)  route 0.065ns (43.195%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE                         0.000     0.000 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[31]/C
    SLICE_X11Y101        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     0.085 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[31]/Q
                         net (fo=2, routed)           0.065     0.150    design_1_i/audio_pipeline_0/inst/inst_i2s_master/p_0_in[17]
    SLICE_X11Y99         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.168ns  (logic 0.103ns (61.443%)  route 0.065ns (38.557%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y81         FDRE                         0.000     0.000 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[17]/C
    SLICE_X14Y81         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     0.084 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[17]/Q
                         net (fo=2, routed)           0.057     0.141    design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[17]
    SLICE_X14Y81         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.019     0.160 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.008     0.168    design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[16]_i_1_n_14
    SLICE_X14Y81         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.168ns  (logic 0.103ns (61.443%)  route 0.065ns (38.557%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y79         FDRE                         0.000     0.000 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[1]/C
    SLICE_X14Y79         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     0.084 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[1]/Q
                         net (fo=2, routed)           0.057     0.141    design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[1]
    SLICE_X14Y79         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.019     0.160 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.008     0.168    design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[0]_i_1_n_14
    SLICE_X14Y79         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.168ns  (logic 0.103ns (61.443%)  route 0.065ns (38.557%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y82         FDRE                         0.000     0.000 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[25]/C
    SLICE_X14Y82         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     0.084 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[25]/Q
                         net (fo=2, routed)           0.057     0.141    design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[25]
    SLICE_X14Y82         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.019     0.160 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.008     0.168    design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[24]_i_1_n_14
    SLICE_X14Y82         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.168ns  (logic 0.103ns (61.443%)  route 0.065ns (38.557%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDRE                         0.000     0.000 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[9]/C
    SLICE_X14Y80         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     0.084 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[9]/Q
                         net (fo=2, routed)           0.057     0.141    design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[9]
    SLICE_X14Y80         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.019     0.160 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.008     0.168    design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[8]_i_1_n_14
    SLICE_X14Y80         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.169ns  (logic 0.103ns (61.078%)  route 0.066ns (38.922%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDRE                         0.000     0.000 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[10]/C
    SLICE_X14Y80         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     0.084 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[10]/Q
                         net (fo=2, routed)           0.058     0.142    design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[10]
    SLICE_X14Y80         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.019     0.161 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.008     0.169    design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[8]_i_1_n_13
    SLICE_X14Y80         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.169ns  (logic 0.104ns (61.671%)  route 0.065ns (38.329%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y80         FDRE                         0.000     0.000 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[15]/C
    SLICE_X14Y80         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[15]/Q
                         net (fo=2, routed)           0.057     0.141    design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[15]
    SLICE_X14Y80         CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.020     0.161 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.008     0.169    design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[8]_i_1_n_8
    SLICE_X14Y80         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.169ns  (logic 0.103ns (61.078%)  route 0.066ns (38.922%))
  Logic Levels:           2  (CARRY8=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y81         FDRE                         0.000     0.000 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[18]/C
    SLICE_X14Y81         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     0.084 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[18]/Q
                         net (fo=2, routed)           0.058     0.142    design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[18]
    SLICE_X14Y81         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.019     0.161 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.008     0.169    design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[16]_i_1_n_13
    SLICE_X14Y81         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/bit_count_reg[18]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/bclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_i2s_bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.213ns  (logic 3.648ns (50.577%)  route 3.565ns (49.423%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.042ns (routing 1.681ns, distribution 1.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.042     3.309    design_1_i/audio_pipeline_0/inst/inst_i2s_master/clk
    SLICE_X23Y146        FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/bclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y146        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     3.424 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/bclk_reg/Q
                         net (fo=2, routed)           0.645     4.069    design_1_i/audio_pipeline_0/i2s_bclk__0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     4.113 r  design_1_i/audio_pipeline_0/i2s_bclk_BUFG_inst/O
                         net (fo=85, routed)          2.920     7.033    pmod_i2s_bclk_OBUF
    D11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.489    10.522 r  pmod_i2s_bclk_OBUF_inst/O
                         net (fo=0)                   0.000    10.522    pmod_i2s_bclk
    D11                                                               r  pmod_i2s_bclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/amplifier_pipeline_0/inst/inst_i2s_tx/i2s_din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_i2s2_dout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.636ns  (logic 3.622ns (54.580%)  route 3.014ns (45.420%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.111ns (routing 1.681ns, distribution 1.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.111     3.378    design_1_i/amplifier_pipeline_0/inst/inst_i2s_tx/clk
    SLICE_X42Y17         FDRE                                         r  design_1_i/amplifier_pipeline_0/inst/inst_i2s_tx/i2s_din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.491 r  design_1_i/amplifier_pipeline_0/inst/inst_i2s_tx/i2s_din_reg_reg/Q
                         net (fo=1, routed)           3.014     6.505    pmod_i2s2_dout_OBUF
    E10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.509    10.013 r  pmod_i2s2_dout_OBUF_inst/O
                         net (fo=0)                   0.000    10.013    pmod_i2s2_dout
    E10                                                               r  pmod_i2s2_dout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/inst/led_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_led_d1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.236ns  (logic 3.615ns (69.037%)  route 1.621ns (30.963%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.263ns (routing 1.681ns, distribution 1.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.263     3.530    design_1_i/axi_gpio_0/inst/S_AXI_ACLK
    SLICE_X9Y109         FDRE                                         r  design_1_i/axi_gpio_0/inst/led_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.643 r  design_1_i/axi_gpio_0/inst/led_out_reg_reg[0]/Q
                         net (fo=2, routed)           1.621     5.264    pmod_led_d1_OBUF
    C11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.502     8.765 r  pmod_led_d1_OBUF_inst/O
                         net (fo=0)                   0.000     8.765    pmod_led_d1
    C11                                                               r  pmod_led_d1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/amplifier_pipeline_0/inst/inst_i2s_tx/bclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_i2s2_bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.195ns  (logic 3.624ns (69.745%)  route 1.572ns (30.255%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.239ns (routing 1.681ns, distribution 1.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.239     3.506    design_1_i/amplifier_pipeline_0/inst/inst_i2s_tx/clk
    SLICE_X1Y83          FDRE                                         r  design_1_i/amplifier_pipeline_0/inst/inst_i2s_tx/bclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.621 r  design_1_i/amplifier_pipeline_0/inst/inst_i2s_tx/bclk_reg/Q
                         net (fo=3, routed)           1.572     5.193    pmod_i2s2_bclk_OBUF
    D10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.509     8.702 r  pmod_i2s2_bclk_OBUF_inst/O
                         net (fo=0)                   0.000     8.702    pmod_i2s2_bclk
    D10                                                               r  pmod_i2s2_bclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/amplifier_pipeline_0/inst/inst_i2s_tx/lrclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_i2s2_lrclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.428ns  (logic 3.599ns (81.281%)  route 0.829ns (18.719%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.251ns (routing 1.681ns, distribution 1.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       3.251     3.518    design_1_i/amplifier_pipeline_0/inst/inst_i2s_tx/clk
    SLICE_X11Y131        FDRE                                         r  design_1_i/amplifier_pipeline_0/inst/inst_i2s_tx/lrclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y131        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     3.633 r  design_1_i/amplifier_pipeline_0/inst/inst_i2s_tx/lrclk_reg/Q
                         net (fo=2, routed)           0.829     4.462    pmod_i2s2_lrclk_OBUF
    H12                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.484     7.946 r  pmod_i2s2_lrclk_OBUF_inst/O
                         net (fo=0)                   0.000     7.946    pmod_i2s2_lrclk
    H12                                                               r  pmod_i2s2_lrclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/amplifier_pipeline_0/inst/inst_i2s_tx/lrclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_i2s2_lrclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.258ns  (logic 1.965ns (87.040%)  route 0.293ns (12.960%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.799ns (routing 0.940ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.799     1.950    design_1_i/amplifier_pipeline_0/inst/inst_i2s_tx/clk
    SLICE_X11Y131        FDRE                                         r  design_1_i/amplifier_pipeline_0/inst/inst_i2s_tx/lrclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y131        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     2.036 r  design_1_i/amplifier_pipeline_0/inst/inst_i2s_tx/lrclk_reg/Q
                         net (fo=2, routed)           0.293     2.329    pmod_i2s2_lrclk_OBUF
    H12                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.879     4.208 r  pmod_i2s2_lrclk_OBUF_inst/O
                         net (fo=0)                   0.000     4.208    pmod_i2s2_lrclk
    H12                                                               r  pmod_i2s2_lrclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/amplifier_pipeline_0/inst/inst_i2s_tx/bclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_i2s2_bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.593ns  (logic 1.989ns (76.721%)  route 0.604ns (23.279%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.782ns (routing 0.940ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.782     1.933    design_1_i/amplifier_pipeline_0/inst/inst_i2s_tx/clk
    SLICE_X1Y83          FDRE                                         r  design_1_i/amplifier_pipeline_0/inst/inst_i2s_tx/bclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     2.019 r  design_1_i/amplifier_pipeline_0/inst/inst_i2s_tx/bclk_reg/Q
                         net (fo=3, routed)           0.604     2.622    pmod_i2s2_bclk_OBUF
    D10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.903     4.526 r  pmod_i2s2_bclk_OBUF_inst/O
                         net (fo=0)                   0.000     4.526    pmod_i2s2_bclk
    D10                                                               r  pmod_i2s2_bclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/inst/led_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_led_d1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.627ns  (logic 1.980ns (75.394%)  route 0.646ns (24.606%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.790ns (routing 0.940ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.790     1.941    design_1_i/axi_gpio_0/inst/S_AXI_ACLK
    SLICE_X9Y109         FDRE                                         r  design_1_i/axi_gpio_0/inst/led_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.025 r  design_1_i/axi_gpio_0/inst/led_out_reg_reg[0]/Q
                         net (fo=2, routed)           0.646     2.671    pmod_led_d1_OBUF
    C11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.896     4.567 r  pmod_led_d1_OBUF_inst/O
                         net (fo=0)                   0.000     4.567    pmod_led_d1
    C11                                                               r  pmod_led_d1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/amplifier_pipeline_0/inst/inst_i2s_tx/i2s_din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_i2s2_dout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.247ns  (logic 1.988ns (61.221%)  route 1.259ns (38.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.716ns (routing 0.940ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.716     1.867    design_1_i/amplifier_pipeline_0/inst/inst_i2s_tx/clk
    SLICE_X42Y17         FDRE                                         r  design_1_i/amplifier_pipeline_0/inst/inst_i2s_tx/i2s_din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y17         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.951 r  design_1_i/amplifier_pipeline_0/inst/inst_i2s_tx/i2s_din_reg_reg/Q
                         net (fo=1, routed)           1.259     3.210    pmod_i2s2_dout_OBUF
    E10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.904     5.113 r  pmod_i2s2_dout_OBUF_inst/O
                         net (fo=0)                   0.000     5.113    pmod_i2s2_dout
    E10                                                               r  pmod_i2s2_dout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/bclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pmod_i2s_bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.764ns  (logic 1.993ns (52.957%)  route 1.771ns (47.043%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.684ns (routing 0.940ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.684     1.835    design_1_i/audio_pipeline_0/inst/inst_i2s_master/clk
    SLICE_X23Y146        FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/bclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y146        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.086     1.921 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/bclk_reg/Q
                         net (fo=2, routed)           0.290     2.211    design_1_i/audio_pipeline_0/i2s_bclk__0
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.234 r  design_1_i/audio_pipeline_0/i2s_bclk_BUFG_inst/O
                         net (fo=85, routed)          1.481     3.715    pmod_i2s_bclk_OBUF
    D11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.884     5.599 r  pmod_i2s_bclk_OBUF_inst/O
                         net (fo=0)                   0.000     5.599    pmod_i2s_bclk
    D11                                                               r  pmod_i2s_bclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmod_btn_sw1
                            (input port)
  Destination:            design_1_i/axi_gpio_0/inst/button_in_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.404ns  (logic 1.253ns (52.128%)  route 1.151ns (47.872%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.146ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.930ns (routing 1.538ns, distribution 1.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 r  pmod_btn_sw1 (IN)
                         net (fo=0)                   0.000     0.000    pmod_btn_sw1_IBUF_inst/I
    B11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.253     1.253 r  pmod_btn_sw1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.253    pmod_btn_sw1_IBUF_inst/OUT
    B11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.253 r  pmod_btn_sw1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.151     2.404    design_1_i/axi_gpio_0/inst/BUTTON
    SLICE_X10Y116        FDRE                                         r  design_1_i/axi_gpio_0/inst/button_in_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.930     3.146    design_1_i/axi_gpio_0/inst/S_AXI_ACLK
    SLICE_X10Y116        FDRE                                         r  design_1_i/axi_gpio_0/inst/button_in_sync_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/lrcl_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.870ns  (logic 0.268ns (30.812%)  route 0.602ns (69.188%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.898ns (routing 1.538ns, distribution 1.360ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         FDRE                         0.000     0.000 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/lrcl_reg/C
    SLICE_X14Y96         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     0.115 f  design_1_i/audio_pipeline_0/inst/inst_i2s_master/lrcl_reg/Q
                         net (fo=3, routed)           0.158     0.273    design_1_i/audio_pipeline_0/inst/inst_i2s_master/i2s_lrcl
    SLICE_X14Y96         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.153     0.426 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din[17]_i_1/O
                         net (fo=19, routed)          0.444     0.870    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din[17]_i_1_n_0
    SLICE_X11Y99         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.898     3.114    design_1_i/audio_pipeline_0/inst/inst_i2s_master/clk
    SLICE_X11Y99         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/lrcl_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.870ns  (logic 0.268ns (30.812%)  route 0.602ns (69.188%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.898ns (routing 1.538ns, distribution 1.360ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         FDRE                         0.000     0.000 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/lrcl_reg/C
    SLICE_X14Y96         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     0.115 f  design_1_i/audio_pipeline_0/inst/inst_i2s_master/lrcl_reg/Q
                         net (fo=3, routed)           0.158     0.273    design_1_i/audio_pipeline_0/inst/inst_i2s_master/i2s_lrcl
    SLICE_X14Y96         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.153     0.426 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din[17]_i_1/O
                         net (fo=19, routed)          0.444     0.870    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din[17]_i_1_n_0
    SLICE_X11Y99         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.898     3.114    design_1_i/audio_pipeline_0/inst/inst_i2s_master/clk
    SLICE_X11Y99         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/lrcl_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.870ns  (logic 0.268ns (30.812%)  route 0.602ns (69.188%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.898ns (routing 1.538ns, distribution 1.360ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         FDRE                         0.000     0.000 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/lrcl_reg/C
    SLICE_X14Y96         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     0.115 f  design_1_i/audio_pipeline_0/inst/inst_i2s_master/lrcl_reg/Q
                         net (fo=3, routed)           0.158     0.273    design_1_i/audio_pipeline_0/inst/inst_i2s_master/i2s_lrcl
    SLICE_X14Y96         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.153     0.426 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din[17]_i_1/O
                         net (fo=19, routed)          0.444     0.870    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din[17]_i_1_n_0
    SLICE_X11Y99         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.898     3.114    design_1_i/audio_pipeline_0/inst/inst_i2s_master/clk
    SLICE_X11Y99         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[16]/C

Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/lrcl_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.870ns  (logic 0.268ns (30.812%)  route 0.602ns (69.188%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.898ns (routing 1.538ns, distribution 1.360ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         FDRE                         0.000     0.000 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/lrcl_reg/C
    SLICE_X14Y96         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     0.115 f  design_1_i/audio_pipeline_0/inst/inst_i2s_master/lrcl_reg/Q
                         net (fo=3, routed)           0.158     0.273    design_1_i/audio_pipeline_0/inst/inst_i2s_master/i2s_lrcl
    SLICE_X14Y96         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.153     0.426 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din[17]_i_1/O
                         net (fo=19, routed)          0.444     0.870    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din[17]_i_1_n_0
    SLICE_X11Y99         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.898     3.114    design_1_i/audio_pipeline_0/inst/inst_i2s_master/clk
    SLICE_X11Y99         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/lrcl_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.870ns  (logic 0.268ns (30.812%)  route 0.602ns (69.188%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.898ns (routing 1.538ns, distribution 1.360ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         FDRE                         0.000     0.000 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/lrcl_reg/C
    SLICE_X14Y96         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     0.115 f  design_1_i/audio_pipeline_0/inst/inst_i2s_master/lrcl_reg/Q
                         net (fo=3, routed)           0.158     0.273    design_1_i/audio_pipeline_0/inst/inst_i2s_master/i2s_lrcl
    SLICE_X14Y96         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.153     0.426 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din[17]_i_1/O
                         net (fo=19, routed)          0.444     0.870    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din[17]_i_1_n_0
    SLICE_X11Y99         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.898     3.114    design_1_i/audio_pipeline_0/inst/inst_i2s_master/clk
    SLICE_X11Y99         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/lrcl_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.870ns  (logic 0.268ns (30.812%)  route 0.602ns (69.188%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.898ns (routing 1.538ns, distribution 1.360ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         FDRE                         0.000     0.000 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/lrcl_reg/C
    SLICE_X14Y96         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     0.115 f  design_1_i/audio_pipeline_0/inst/inst_i2s_master/lrcl_reg/Q
                         net (fo=3, routed)           0.158     0.273    design_1_i/audio_pipeline_0/inst/inst_i2s_master/i2s_lrcl
    SLICE_X14Y96         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.153     0.426 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din[17]_i_1/O
                         net (fo=19, routed)          0.444     0.870    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din[17]_i_1_n_0
    SLICE_X11Y99         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.898     3.114    design_1_i/audio_pipeline_0/inst/inst_i2s_master/clk
    SLICE_X11Y99         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/lrcl_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.870ns  (logic 0.268ns (30.812%)  route 0.602ns (69.188%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.898ns (routing 1.538ns, distribution 1.360ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         FDRE                         0.000     0.000 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/lrcl_reg/C
    SLICE_X14Y96         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     0.115 f  design_1_i/audio_pipeline_0/inst/inst_i2s_master/lrcl_reg/Q
                         net (fo=3, routed)           0.158     0.273    design_1_i/audio_pipeline_0/inst/inst_i2s_master/i2s_lrcl
    SLICE_X14Y96         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.153     0.426 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din[17]_i_1/O
                         net (fo=19, routed)          0.444     0.870    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din[17]_i_1_n_0
    SLICE_X11Y99         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.898     3.114    design_1_i/audio_pipeline_0/inst/inst_i2s_master/clk
    SLICE_X11Y99         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/lrcl_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.821ns  (logic 0.268ns (32.651%)  route 0.553ns (67.349%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.896ns (routing 1.538ns, distribution 1.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         FDRE                         0.000     0.000 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/lrcl_reg/C
    SLICE_X14Y96         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     0.115 f  design_1_i/audio_pipeline_0/inst/inst_i2s_master/lrcl_reg/Q
                         net (fo=3, routed)           0.158     0.273    design_1_i/audio_pipeline_0/inst/inst_i2s_master/i2s_lrcl
    SLICE_X14Y96         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.153     0.426 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din[17]_i_1/O
                         net (fo=19, routed)          0.395     0.821    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din[17]_i_1_n_0
    SLICE_X11Y97         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.896     3.112    design_1_i/audio_pipeline_0/inst/inst_i2s_master/clk
    SLICE_X11Y97         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/lrcl_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.821ns  (logic 0.268ns (32.651%)  route 0.553ns (67.349%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.896ns (routing 1.538ns, distribution 1.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         FDRE                         0.000     0.000 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/lrcl_reg/C
    SLICE_X14Y96         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     0.115 f  design_1_i/audio_pipeline_0/inst/inst_i2s_master/lrcl_reg/Q
                         net (fo=3, routed)           0.158     0.273    design_1_i/audio_pipeline_0/inst/inst_i2s_master/i2s_lrcl
    SLICE_X14Y96         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.153     0.426 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din[17]_i_1/O
                         net (fo=19, routed)          0.395     0.821    design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din[17]_i_1_n_0
    SLICE_X11Y97         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       2.896     3.112    design_1_i/audio_pipeline_0/inst/inst_i2s_master/clk
    SLICE_X11Y97         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.141ns  (logic 0.083ns (58.865%)  route 0.058ns (41.135%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.926ns (routing 1.033ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE                         0.000     0.000 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[22]/C
    SLICE_X11Y100        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     0.083 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[22]/Q
                         net (fo=2, routed)           0.058     0.141    design_1_i/audio_pipeline_0/inst/inst_i2s_master/p_0_in[8]
    SLICE_X11Y100        FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.926     2.113    design_1_i/audio_pipeline_0/inst/inst_i2s_master/clk
    SLICE_X11Y100        FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.153ns  (logic 0.084ns (54.811%)  route 0.069ns (45.189%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.917ns (routing 1.033ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y98         FDRE                         0.000     0.000 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[28]/C
    SLICE_X15Y98         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     0.084 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[28]/Q
                         net (fo=2, routed)           0.069     0.153    design_1_i/audio_pipeline_0/inst/inst_i2s_master/p_0_in[14]
    SLICE_X15Y98         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.917     2.104    design_1_i/audio_pipeline_0/inst/inst_i2s_master/clk
    SLICE_X15Y98         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.084ns (54.321%)  route 0.071ns (45.679%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.920ns (routing 1.033ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE                         0.000     0.000 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[16]/C
    SLICE_X14Y99         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     0.084 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[16]/Q
                         net (fo=2, routed)           0.071     0.155    design_1_i/audio_pipeline_0/inst/inst_i2s_master/p_0_in[2]
    SLICE_X14Y99         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.920     2.107    design_1_i/audio_pipeline_0/inst/inst_i2s_master/clk
    SLICE_X14Y99         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.156ns  (logic 0.084ns (53.846%)  route 0.072ns (46.154%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.925ns (routing 1.033ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE                         0.000     0.000 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[20]/C
    SLICE_X11Y100        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     0.084 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[20]/Q
                         net (fo=2, routed)           0.072     0.156    design_1_i/audio_pipeline_0/inst/inst_i2s_master/p_0_in[6]
    SLICE_X11Y99         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.925     2.112    design_1_i/audio_pipeline_0/inst/inst_i2s_master/clk
    SLICE_X11Y99         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.157ns  (logic 0.084ns (53.628%)  route 0.073ns (46.372%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.919ns (routing 1.033ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE                         0.000     0.000 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[23]/C
    SLICE_X14Y97         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     0.084 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[23]/Q
                         net (fo=2, routed)           0.073     0.157    design_1_i/audio_pipeline_0/inst/inst_i2s_master/p_0_in[9]
    SLICE_X14Y97         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.919     2.106    design_1_i/audio_pipeline_0/inst/inst_i2s_master/clk
    SLICE_X14Y97         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.160ns  (logic 0.085ns (53.125%)  route 0.075ns (46.875%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.924ns (routing 1.033ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE                         0.000     0.000 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[18]/C
    SLICE_X11Y97         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     0.085 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[18]/Q
                         net (fo=2, routed)           0.075     0.160    design_1_i/audio_pipeline_0/inst/inst_i2s_master/p_0_in[4]
    SLICE_X11Y97         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.924     2.111    design_1_i/audio_pipeline_0/inst/inst_i2s_master/clk
    SLICE_X11Y97         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.084ns (49.665%)  route 0.085ns (50.335%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.925ns (routing 1.033ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE                         0.000     0.000 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[29]/C
    SLICE_X11Y99         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[29]/Q
                         net (fo=2, routed)           0.085     0.169    design_1_i/audio_pipeline_0/inst/inst_i2s_master/p_0_in[15]
    SLICE_X11Y99         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.925     2.112    design_1_i/audio_pipeline_0/inst/inst_i2s_master/clk
    SLICE_X11Y99         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.170ns  (logic 0.085ns (50.100%)  route 0.085ns (49.900%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.919ns (routing 1.033ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE                         0.000     0.000 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[26]/C
    SLICE_X14Y97         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     0.085 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[26]/Q
                         net (fo=2, routed)           0.085     0.170    design_1_i/audio_pipeline_0/inst/inst_i2s_master/p_0_in[12]
    SLICE_X14Y97         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.919     2.106    design_1_i/audio_pipeline_0/inst/inst_i2s_master/clk
    SLICE_X14Y97         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.085ns (49.165%)  route 0.088ns (50.835%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.926ns (routing 1.033ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE                         0.000     0.000 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[21]/C
    SLICE_X11Y100        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     0.085 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[21]/Q
                         net (fo=2, routed)           0.088     0.173    design_1_i/audio_pipeline_0/inst/inst_i2s_master/p_0_in[7]
    SLICE_X11Y100        FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.926     2.113    design_1_i/audio_pipeline_0/inst/inst_i2s_master/clk
    SLICE_X11Y100        FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.085ns (46.926%)  route 0.096ns (53.074%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.925ns (routing 1.033ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE                         0.000     0.000 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[15]/C
    SLICE_X11Y99         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.085     0.085 r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/data_source_reg[15]/Q
                         net (fo=2, routed)           0.096     0.181    design_1_i/audio_pipeline_0/inst/inst_i2s_master/p_0_in[1]
    SLICE_X11Y99         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y90        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=12190, routed)       1.925     2.112    design_1_i/audio_pipeline_0/inst/inst_i2s_master/clk
    SLICE_X11Y99         FDRE                                         r  design_1_i/audio_pipeline_0/inst/inst_i2s_master/fifo_din_reg[1]/C





