;;
; Copyright(c) 2010-2015 Intel Corporation.
; All rights reserved.
;
; Redistribution and use in source and binary forms, with or without
; modification, are permitted provided that the following conditions
; are met:
;
;   * Redistributions of source code must retain the above copyright
;     notice, this list of conditions and the following disclaimer.
;   * Redistributions in binary form must reproduce the above copyright
;     notice, this list of conditions and the following disclaimer in
;     the documentation and/or other materials provided with the
;     distribution.
;   * Neither the name of Intel Corporation nor the names of its
;     contributors may be used to endorse or promote products derived
;     from this software without specific prior written permission.
;
; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
; "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
; LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
; A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
; OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
; SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
; LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
; DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
; THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
; (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
; OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
;;

[eal options]
-n=4 ; force number of memory channels
no-output=no ; disable DPDK debug output

[port 0]
name=if0
mac=00:00:00:00:00:01
rx_ring=dpdkr0_tx
tx_ring=dpdkr0_rx
[port 1]
name=if1
mac=00:00:00:00:00:02
rx_ring=dpdkr1_tx
tx_ring=dpdkr1_rx
[port 2]
name=if2
mac=00:00:00:00:00:03
rx_ring=dpdkr2_tx
tx_ring=dpdkr2_rx
[port 3]
name=if3
mac=00:00:00:00:00:04
rx_ring=dpdkr3_tx
tx_ring=dpdkr3_rx

[defaults]
mempool size=4K

[global]
start time=5
name=Handle None (4x)

[core 0]
mode=master

[core 1]
name=none
task=0
mode=none
rx port=if0
tx port=if1
drop=no

[core 2]
name=none
task=0
mode=none
rx port=if1
tx port=if0
drop=no

[core 3]
name=none
task=0
mode=none
rx port=if2
tx port=if3
drop=no

[core 4]
name=none
task=0
mode=none
rx port=if3
tx port=if2
drop=no
