#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* KA1 */
KA1__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
KA1__0__MASK EQU 0x04
KA1__0__PC EQU CYREG_PRT4_PC2
KA1__0__PORT EQU 4
KA1__0__SHIFT EQU 2
KA1__AG EQU CYREG_PRT4_AG
KA1__AMUX EQU CYREG_PRT4_AMUX
KA1__BIE EQU CYREG_PRT4_BIE
KA1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
KA1__BYP EQU CYREG_PRT4_BYP
KA1__CTL EQU CYREG_PRT4_CTL
KA1__DM0 EQU CYREG_PRT4_DM0
KA1__DM1 EQU CYREG_PRT4_DM1
KA1__DM2 EQU CYREG_PRT4_DM2
KA1__DR EQU CYREG_PRT4_DR
KA1__INP_DIS EQU CYREG_PRT4_INP_DIS
KA1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
KA1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
KA1__LCD_EN EQU CYREG_PRT4_LCD_EN
KA1__MASK EQU 0x04
KA1__PORT EQU 4
KA1__PRT EQU CYREG_PRT4_PRT
KA1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
KA1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
KA1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
KA1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
KA1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
KA1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
KA1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
KA1__PS EQU CYREG_PRT4_PS
KA1__SHIFT EQU 2
KA1__SLW EQU CYREG_PRT4_SLW

/* KA2 */
KA2__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
KA2__0__MASK EQU 0x08
KA2__0__PC EQU CYREG_PRT4_PC3
KA2__0__PORT EQU 4
KA2__0__SHIFT EQU 3
KA2__AG EQU CYREG_PRT4_AG
KA2__AMUX EQU CYREG_PRT4_AMUX
KA2__BIE EQU CYREG_PRT4_BIE
KA2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
KA2__BYP EQU CYREG_PRT4_BYP
KA2__CTL EQU CYREG_PRT4_CTL
KA2__DM0 EQU CYREG_PRT4_DM0
KA2__DM1 EQU CYREG_PRT4_DM1
KA2__DM2 EQU CYREG_PRT4_DM2
KA2__DR EQU CYREG_PRT4_DR
KA2__INP_DIS EQU CYREG_PRT4_INP_DIS
KA2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
KA2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
KA2__LCD_EN EQU CYREG_PRT4_LCD_EN
KA2__MASK EQU 0x08
KA2__PORT EQU 4
KA2__PRT EQU CYREG_PRT4_PRT
KA2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
KA2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
KA2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
KA2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
KA2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
KA2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
KA2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
KA2__PS EQU CYREG_PRT4_PS
KA2__SHIFT EQU 3
KA2__SLW EQU CYREG_PRT4_SLW

/* KA3 */
KA3__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
KA3__0__MASK EQU 0x10
KA3__0__PC EQU CYREG_PRT4_PC4
KA3__0__PORT EQU 4
KA3__0__SHIFT EQU 4
KA3__AG EQU CYREG_PRT4_AG
KA3__AMUX EQU CYREG_PRT4_AMUX
KA3__BIE EQU CYREG_PRT4_BIE
KA3__BIT_MASK EQU CYREG_PRT4_BIT_MASK
KA3__BYP EQU CYREG_PRT4_BYP
KA3__CTL EQU CYREG_PRT4_CTL
KA3__DM0 EQU CYREG_PRT4_DM0
KA3__DM1 EQU CYREG_PRT4_DM1
KA3__DM2 EQU CYREG_PRT4_DM2
KA3__DR EQU CYREG_PRT4_DR
KA3__INP_DIS EQU CYREG_PRT4_INP_DIS
KA3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
KA3__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
KA3__LCD_EN EQU CYREG_PRT4_LCD_EN
KA3__MASK EQU 0x10
KA3__PORT EQU 4
KA3__PRT EQU CYREG_PRT4_PRT
KA3__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
KA3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
KA3__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
KA3__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
KA3__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
KA3__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
KA3__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
KA3__PS EQU CYREG_PRT4_PS
KA3__SHIFT EQU 4
KA3__SLW EQU CYREG_PRT4_SLW

/* KA4 */
KA4__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
KA4__0__MASK EQU 0x20
KA4__0__PC EQU CYREG_PRT4_PC5
KA4__0__PORT EQU 4
KA4__0__SHIFT EQU 5
KA4__AG EQU CYREG_PRT4_AG
KA4__AMUX EQU CYREG_PRT4_AMUX
KA4__BIE EQU CYREG_PRT4_BIE
KA4__BIT_MASK EQU CYREG_PRT4_BIT_MASK
KA4__BYP EQU CYREG_PRT4_BYP
KA4__CTL EQU CYREG_PRT4_CTL
KA4__DM0 EQU CYREG_PRT4_DM0
KA4__DM1 EQU CYREG_PRT4_DM1
KA4__DM2 EQU CYREG_PRT4_DM2
KA4__DR EQU CYREG_PRT4_DR
KA4__INP_DIS EQU CYREG_PRT4_INP_DIS
KA4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
KA4__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
KA4__LCD_EN EQU CYREG_PRT4_LCD_EN
KA4__MASK EQU 0x20
KA4__PORT EQU 4
KA4__PRT EQU CYREG_PRT4_PRT
KA4__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
KA4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
KA4__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
KA4__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
KA4__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
KA4__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
KA4__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
KA4__PS EQU CYREG_PRT4_PS
KA4__SHIFT EQU 5
KA4__SLW EQU CYREG_PRT4_SLW

/* KA5 */
KA5__0__INTTYPE EQU CYREG_PICU6_INTTYPE2
KA5__0__MASK EQU 0x04
KA5__0__PC EQU CYREG_PRT6_PC2
KA5__0__PORT EQU 6
KA5__0__SHIFT EQU 2
KA5__AG EQU CYREG_PRT6_AG
KA5__AMUX EQU CYREG_PRT6_AMUX
KA5__BIE EQU CYREG_PRT6_BIE
KA5__BIT_MASK EQU CYREG_PRT6_BIT_MASK
KA5__BYP EQU CYREG_PRT6_BYP
KA5__CTL EQU CYREG_PRT6_CTL
KA5__DM0 EQU CYREG_PRT6_DM0
KA5__DM1 EQU CYREG_PRT6_DM1
KA5__DM2 EQU CYREG_PRT6_DM2
KA5__DR EQU CYREG_PRT6_DR
KA5__INP_DIS EQU CYREG_PRT6_INP_DIS
KA5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
KA5__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
KA5__LCD_EN EQU CYREG_PRT6_LCD_EN
KA5__MASK EQU 0x04
KA5__PORT EQU 6
KA5__PRT EQU CYREG_PRT6_PRT
KA5__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
KA5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
KA5__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
KA5__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
KA5__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
KA5__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
KA5__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
KA5__PS EQU CYREG_PRT6_PS
KA5__SHIFT EQU 2
KA5__SLW EQU CYREG_PRT6_SLW

/* KA6 */
KA6__0__INTTYPE EQU CYREG_PICU6_INTTYPE3
KA6__0__MASK EQU 0x08
KA6__0__PC EQU CYREG_PRT6_PC3
KA6__0__PORT EQU 6
KA6__0__SHIFT EQU 3
KA6__AG EQU CYREG_PRT6_AG
KA6__AMUX EQU CYREG_PRT6_AMUX
KA6__BIE EQU CYREG_PRT6_BIE
KA6__BIT_MASK EQU CYREG_PRT6_BIT_MASK
KA6__BYP EQU CYREG_PRT6_BYP
KA6__CTL EQU CYREG_PRT6_CTL
KA6__DM0 EQU CYREG_PRT6_DM0
KA6__DM1 EQU CYREG_PRT6_DM1
KA6__DM2 EQU CYREG_PRT6_DM2
KA6__DR EQU CYREG_PRT6_DR
KA6__INP_DIS EQU CYREG_PRT6_INP_DIS
KA6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
KA6__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
KA6__LCD_EN EQU CYREG_PRT6_LCD_EN
KA6__MASK EQU 0x08
KA6__PORT EQU 6
KA6__PRT EQU CYREG_PRT6_PRT
KA6__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
KA6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
KA6__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
KA6__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
KA6__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
KA6__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
KA6__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
KA6__PS EQU CYREG_PRT6_PS
KA6__SHIFT EQU 3
KA6__SLW EQU CYREG_PRT6_SLW

/* KA7 */
KA7__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
KA7__0__MASK EQU 0x10
KA7__0__PC EQU CYREG_IO_PC_PRT15_PC4
KA7__0__PORT EQU 15
KA7__0__SHIFT EQU 4
KA7__AG EQU CYREG_PRT15_AG
KA7__AMUX EQU CYREG_PRT15_AMUX
KA7__BIE EQU CYREG_PRT15_BIE
KA7__BIT_MASK EQU CYREG_PRT15_BIT_MASK
KA7__BYP EQU CYREG_PRT15_BYP
KA7__CTL EQU CYREG_PRT15_CTL
KA7__DM0 EQU CYREG_PRT15_DM0
KA7__DM1 EQU CYREG_PRT15_DM1
KA7__DM2 EQU CYREG_PRT15_DM2
KA7__DR EQU CYREG_PRT15_DR
KA7__INP_DIS EQU CYREG_PRT15_INP_DIS
KA7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
KA7__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
KA7__LCD_EN EQU CYREG_PRT15_LCD_EN
KA7__MASK EQU 0x10
KA7__PORT EQU 15
KA7__PRT EQU CYREG_PRT15_PRT
KA7__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
KA7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
KA7__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
KA7__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
KA7__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
KA7__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
KA7__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
KA7__PS EQU CYREG_PRT15_PS
KA7__SHIFT EQU 4
KA7__SLW EQU CYREG_PRT15_SLW

/* IN_1 */
IN_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
IN_1__0__MASK EQU 0x10
IN_1__0__PC EQU CYREG_PRT0_PC4
IN_1__0__PORT EQU 0
IN_1__0__SHIFT EQU 4
IN_1__AG EQU CYREG_PRT0_AG
IN_1__AMUX EQU CYREG_PRT0_AMUX
IN_1__BIE EQU CYREG_PRT0_BIE
IN_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
IN_1__BYP EQU CYREG_PRT0_BYP
IN_1__CTL EQU CYREG_PRT0_CTL
IN_1__DM0 EQU CYREG_PRT0_DM0
IN_1__DM1 EQU CYREG_PRT0_DM1
IN_1__DM2 EQU CYREG_PRT0_DM2
IN_1__DR EQU CYREG_PRT0_DR
IN_1__INP_DIS EQU CYREG_PRT0_INP_DIS
IN_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
IN_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
IN_1__LCD_EN EQU CYREG_PRT0_LCD_EN
IN_1__MASK EQU 0x10
IN_1__PORT EQU 0
IN_1__PRT EQU CYREG_PRT0_PRT
IN_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
IN_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
IN_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
IN_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
IN_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
IN_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
IN_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
IN_1__PS EQU CYREG_PRT0_PS
IN_1__SHIFT EQU 4
IN_1__SLW EQU CYREG_PRT0_SLW

/* IN_2 */
IN_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
IN_2__0__MASK EQU 0x20
IN_2__0__PC EQU CYREG_PRT0_PC5
IN_2__0__PORT EQU 0
IN_2__0__SHIFT EQU 5
IN_2__AG EQU CYREG_PRT0_AG
IN_2__AMUX EQU CYREG_PRT0_AMUX
IN_2__BIE EQU CYREG_PRT0_BIE
IN_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
IN_2__BYP EQU CYREG_PRT0_BYP
IN_2__CTL EQU CYREG_PRT0_CTL
IN_2__DM0 EQU CYREG_PRT0_DM0
IN_2__DM1 EQU CYREG_PRT0_DM1
IN_2__DM2 EQU CYREG_PRT0_DM2
IN_2__DR EQU CYREG_PRT0_DR
IN_2__INP_DIS EQU CYREG_PRT0_INP_DIS
IN_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
IN_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
IN_2__LCD_EN EQU CYREG_PRT0_LCD_EN
IN_2__MASK EQU 0x20
IN_2__PORT EQU 0
IN_2__PRT EQU CYREG_PRT0_PRT
IN_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
IN_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
IN_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
IN_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
IN_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
IN_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
IN_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
IN_2__PS EQU CYREG_PRT0_PS
IN_2__SHIFT EQU 5
IN_2__SLW EQU CYREG_PRT0_SLW

/* IN_3 */
IN_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
IN_3__0__MASK EQU 0x40
IN_3__0__PC EQU CYREG_PRT0_PC6
IN_3__0__PORT EQU 0
IN_3__0__SHIFT EQU 6
IN_3__AG EQU CYREG_PRT0_AG
IN_3__AMUX EQU CYREG_PRT0_AMUX
IN_3__BIE EQU CYREG_PRT0_BIE
IN_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
IN_3__BYP EQU CYREG_PRT0_BYP
IN_3__CTL EQU CYREG_PRT0_CTL
IN_3__DM0 EQU CYREG_PRT0_DM0
IN_3__DM1 EQU CYREG_PRT0_DM1
IN_3__DM2 EQU CYREG_PRT0_DM2
IN_3__DR EQU CYREG_PRT0_DR
IN_3__INP_DIS EQU CYREG_PRT0_INP_DIS
IN_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
IN_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
IN_3__LCD_EN EQU CYREG_PRT0_LCD_EN
IN_3__MASK EQU 0x40
IN_3__PORT EQU 0
IN_3__PRT EQU CYREG_PRT0_PRT
IN_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
IN_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
IN_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
IN_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
IN_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
IN_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
IN_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
IN_3__PS EQU CYREG_PRT0_PS
IN_3__SHIFT EQU 6
IN_3__SLW EQU CYREG_PRT0_SLW

/* IN_4 */
IN_4__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
IN_4__0__MASK EQU 0x80
IN_4__0__PC EQU CYREG_PRT0_PC7
IN_4__0__PORT EQU 0
IN_4__0__SHIFT EQU 7
IN_4__AG EQU CYREG_PRT0_AG
IN_4__AMUX EQU CYREG_PRT0_AMUX
IN_4__BIE EQU CYREG_PRT0_BIE
IN_4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
IN_4__BYP EQU CYREG_PRT0_BYP
IN_4__CTL EQU CYREG_PRT0_CTL
IN_4__DM0 EQU CYREG_PRT0_DM0
IN_4__DM1 EQU CYREG_PRT0_DM1
IN_4__DM2 EQU CYREG_PRT0_DM2
IN_4__DR EQU CYREG_PRT0_DR
IN_4__INP_DIS EQU CYREG_PRT0_INP_DIS
IN_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
IN_4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
IN_4__LCD_EN EQU CYREG_PRT0_LCD_EN
IN_4__MASK EQU 0x80
IN_4__PORT EQU 0
IN_4__PRT EQU CYREG_PRT0_PRT
IN_4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
IN_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
IN_4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
IN_4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
IN_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
IN_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
IN_4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
IN_4__PS EQU CYREG_PRT0_PS
IN_4__SHIFT EQU 7
IN_4__SLW EQU CYREG_PRT0_SLW

/* IN_5 */
IN_5__0__INTTYPE EQU CYREG_PICU4_INTTYPE6
IN_5__0__MASK EQU 0x40
IN_5__0__PC EQU CYREG_PRT4_PC6
IN_5__0__PORT EQU 4
IN_5__0__SHIFT EQU 6
IN_5__AG EQU CYREG_PRT4_AG
IN_5__AMUX EQU CYREG_PRT4_AMUX
IN_5__BIE EQU CYREG_PRT4_BIE
IN_5__BIT_MASK EQU CYREG_PRT4_BIT_MASK
IN_5__BYP EQU CYREG_PRT4_BYP
IN_5__CTL EQU CYREG_PRT4_CTL
IN_5__DM0 EQU CYREG_PRT4_DM0
IN_5__DM1 EQU CYREG_PRT4_DM1
IN_5__DM2 EQU CYREG_PRT4_DM2
IN_5__DR EQU CYREG_PRT4_DR
IN_5__INP_DIS EQU CYREG_PRT4_INP_DIS
IN_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
IN_5__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
IN_5__LCD_EN EQU CYREG_PRT4_LCD_EN
IN_5__MASK EQU 0x40
IN_5__PORT EQU 4
IN_5__PRT EQU CYREG_PRT4_PRT
IN_5__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
IN_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
IN_5__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
IN_5__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
IN_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
IN_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
IN_5__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
IN_5__PS EQU CYREG_PRT4_PS
IN_5__SHIFT EQU 6
IN_5__SLW EQU CYREG_PRT4_SLW

/* IN_6 */
IN_6__0__INTTYPE EQU CYREG_PICU4_INTTYPE7
IN_6__0__MASK EQU 0x80
IN_6__0__PC EQU CYREG_PRT4_PC7
IN_6__0__PORT EQU 4
IN_6__0__SHIFT EQU 7
IN_6__AG EQU CYREG_PRT4_AG
IN_6__AMUX EQU CYREG_PRT4_AMUX
IN_6__BIE EQU CYREG_PRT4_BIE
IN_6__BIT_MASK EQU CYREG_PRT4_BIT_MASK
IN_6__BYP EQU CYREG_PRT4_BYP
IN_6__CTL EQU CYREG_PRT4_CTL
IN_6__DM0 EQU CYREG_PRT4_DM0
IN_6__DM1 EQU CYREG_PRT4_DM1
IN_6__DM2 EQU CYREG_PRT4_DM2
IN_6__DR EQU CYREG_PRT4_DR
IN_6__INP_DIS EQU CYREG_PRT4_INP_DIS
IN_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
IN_6__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
IN_6__LCD_EN EQU CYREG_PRT4_LCD_EN
IN_6__MASK EQU 0x80
IN_6__PORT EQU 4
IN_6__PRT EQU CYREG_PRT4_PRT
IN_6__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
IN_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
IN_6__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
IN_6__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
IN_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
IN_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
IN_6__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
IN_6__PS EQU CYREG_PRT4_PS
IN_6__SHIFT EQU 7
IN_6__SLW EQU CYREG_PRT4_SLW

/* IN_7 */
IN_7__0__INTTYPE EQU CYREG_PICU6_INTTYPE0
IN_7__0__MASK EQU 0x01
IN_7__0__PC EQU CYREG_PRT6_PC0
IN_7__0__PORT EQU 6
IN_7__0__SHIFT EQU 0
IN_7__AG EQU CYREG_PRT6_AG
IN_7__AMUX EQU CYREG_PRT6_AMUX
IN_7__BIE EQU CYREG_PRT6_BIE
IN_7__BIT_MASK EQU CYREG_PRT6_BIT_MASK
IN_7__BYP EQU CYREG_PRT6_BYP
IN_7__CTL EQU CYREG_PRT6_CTL
IN_7__DM0 EQU CYREG_PRT6_DM0
IN_7__DM1 EQU CYREG_PRT6_DM1
IN_7__DM2 EQU CYREG_PRT6_DM2
IN_7__DR EQU CYREG_PRT6_DR
IN_7__INP_DIS EQU CYREG_PRT6_INP_DIS
IN_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
IN_7__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
IN_7__LCD_EN EQU CYREG_PRT6_LCD_EN
IN_7__MASK EQU 0x01
IN_7__PORT EQU 6
IN_7__PRT EQU CYREG_PRT6_PRT
IN_7__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
IN_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
IN_7__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
IN_7__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
IN_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
IN_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
IN_7__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
IN_7__PS EQU CYREG_PRT6_PS
IN_7__SHIFT EQU 0
IN_7__SLW EQU CYREG_PRT6_SLW

/* LED1 */
LED1__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
LED1__0__MASK EQU 0x08
LED1__0__PC EQU CYREG_PRT0_PC3
LED1__0__PORT EQU 0
LED1__0__SHIFT EQU 3
LED1__AG EQU CYREG_PRT0_AG
LED1__AMUX EQU CYREG_PRT0_AMUX
LED1__BIE EQU CYREG_PRT0_BIE
LED1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED1__BYP EQU CYREG_PRT0_BYP
LED1__CTL EQU CYREG_PRT0_CTL
LED1__DM0 EQU CYREG_PRT0_DM0
LED1__DM1 EQU CYREG_PRT0_DM1
LED1__DM2 EQU CYREG_PRT0_DM2
LED1__DR EQU CYREG_PRT0_DR
LED1__INP_DIS EQU CYREG_PRT0_INP_DIS
LED1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED1__LCD_EN EQU CYREG_PRT0_LCD_EN
LED1__MASK EQU 0x08
LED1__PORT EQU 0
LED1__PRT EQU CYREG_PRT0_PRT
LED1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED1__PS EQU CYREG_PRT0_PS
LED1__SHIFT EQU 3
LED1__SLW EQU CYREG_PRT0_SLW

/* LED2 */
LED2__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
LED2__0__MASK EQU 0x04
LED2__0__PC EQU CYREG_PRT0_PC2
LED2__0__PORT EQU 0
LED2__0__SHIFT EQU 2
LED2__AG EQU CYREG_PRT0_AG
LED2__AMUX EQU CYREG_PRT0_AMUX
LED2__BIE EQU CYREG_PRT0_BIE
LED2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED2__BYP EQU CYREG_PRT0_BYP
LED2__CTL EQU CYREG_PRT0_CTL
LED2__DM0 EQU CYREG_PRT0_DM0
LED2__DM1 EQU CYREG_PRT0_DM1
LED2__DM2 EQU CYREG_PRT0_DM2
LED2__DR EQU CYREG_PRT0_DR
LED2__INP_DIS EQU CYREG_PRT0_INP_DIS
LED2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED2__LCD_EN EQU CYREG_PRT0_LCD_EN
LED2__MASK EQU 0x04
LED2__PORT EQU 0
LED2__PRT EQU CYREG_PRT0_PRT
LED2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED2__PS EQU CYREG_PRT0_PS
LED2__SHIFT EQU 2
LED2__SLW EQU CYREG_PRT0_SLW

/* LED3 */
LED3__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
LED3__0__MASK EQU 0x01
LED3__0__PC EQU CYREG_PRT12_PC0
LED3__0__PORT EQU 12
LED3__0__SHIFT EQU 0
LED3__AG EQU CYREG_PRT12_AG
LED3__BIE EQU CYREG_PRT12_BIE
LED3__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LED3__BYP EQU CYREG_PRT12_BYP
LED3__DM0 EQU CYREG_PRT12_DM0
LED3__DM1 EQU CYREG_PRT12_DM1
LED3__DM2 EQU CYREG_PRT12_DM2
LED3__DR EQU CYREG_PRT12_DR
LED3__INP_DIS EQU CYREG_PRT12_INP_DIS
LED3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
LED3__MASK EQU 0x01
LED3__PORT EQU 12
LED3__PRT EQU CYREG_PRT12_PRT
LED3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LED3__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LED3__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LED3__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LED3__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LED3__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LED3__PS EQU CYREG_PRT12_PS
LED3__SHIFT EQU 0
LED3__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LED3__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LED3__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LED3__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LED3__SLW EQU CYREG_PRT12_SLW

/* LED4 */
LED4__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
LED4__0__MASK EQU 0x08
LED4__0__PC EQU CYREG_IO_PC_PRT15_PC3
LED4__0__PORT EQU 15
LED4__0__SHIFT EQU 3
LED4__AG EQU CYREG_PRT15_AG
LED4__AMUX EQU CYREG_PRT15_AMUX
LED4__BIE EQU CYREG_PRT15_BIE
LED4__BIT_MASK EQU CYREG_PRT15_BIT_MASK
LED4__BYP EQU CYREG_PRT15_BYP
LED4__CTL EQU CYREG_PRT15_CTL
LED4__DM0 EQU CYREG_PRT15_DM0
LED4__DM1 EQU CYREG_PRT15_DM1
LED4__DM2 EQU CYREG_PRT15_DM2
LED4__DR EQU CYREG_PRT15_DR
LED4__INP_DIS EQU CYREG_PRT15_INP_DIS
LED4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
LED4__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
LED4__LCD_EN EQU CYREG_PRT15_LCD_EN
LED4__MASK EQU 0x08
LED4__PORT EQU 15
LED4__PRT EQU CYREG_PRT15_PRT
LED4__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
LED4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
LED4__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
LED4__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
LED4__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
LED4__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
LED4__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
LED4__PS EQU CYREG_PRT15_PS
LED4__SHIFT EQU 3
LED4__SLW EQU CYREG_PRT15_SLW

/* RX_1 */
RX_1__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
RX_1__0__MASK EQU 0x02
RX_1__0__PC EQU CYREG_PRT4_PC1
RX_1__0__PORT EQU 4
RX_1__0__SHIFT EQU 1
RX_1__AG EQU CYREG_PRT4_AG
RX_1__AMUX EQU CYREG_PRT4_AMUX
RX_1__BIE EQU CYREG_PRT4_BIE
RX_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
RX_1__BYP EQU CYREG_PRT4_BYP
RX_1__CTL EQU CYREG_PRT4_CTL
RX_1__DM0 EQU CYREG_PRT4_DM0
RX_1__DM1 EQU CYREG_PRT4_DM1
RX_1__DM2 EQU CYREG_PRT4_DM2
RX_1__DR EQU CYREG_PRT4_DR
RX_1__INP_DIS EQU CYREG_PRT4_INP_DIS
RX_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
RX_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
RX_1__LCD_EN EQU CYREG_PRT4_LCD_EN
RX_1__MASK EQU 0x02
RX_1__PORT EQU 4
RX_1__PRT EQU CYREG_PRT4_PRT
RX_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
RX_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
RX_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
RX_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
RX_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
RX_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
RX_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
RX_1__PS EQU CYREG_PRT4_PS
RX_1__SHIFT EQU 1
RX_1__SLW EQU CYREG_PRT4_SLW

/* TX_1 */
TX_1__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
TX_1__0__MASK EQU 0x01
TX_1__0__PC EQU CYREG_PRT4_PC0
TX_1__0__PORT EQU 4
TX_1__0__SHIFT EQU 0
TX_1__AG EQU CYREG_PRT4_AG
TX_1__AMUX EQU CYREG_PRT4_AMUX
TX_1__BIE EQU CYREG_PRT4_BIE
TX_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
TX_1__BYP EQU CYREG_PRT4_BYP
TX_1__CTL EQU CYREG_PRT4_CTL
TX_1__DM0 EQU CYREG_PRT4_DM0
TX_1__DM1 EQU CYREG_PRT4_DM1
TX_1__DM2 EQU CYREG_PRT4_DM2
TX_1__DR EQU CYREG_PRT4_DR
TX_1__INP_DIS EQU CYREG_PRT4_INP_DIS
TX_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
TX_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
TX_1__LCD_EN EQU CYREG_PRT4_LCD_EN
TX_1__MASK EQU 0x01
TX_1__PORT EQU 4
TX_1__PRT EQU CYREG_PRT4_PRT
TX_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
TX_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
TX_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
TX_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
TX_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
TX_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
TX_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
TX_1__PS EQU CYREG_PRT4_PS
TX_1__SHIFT EQU 0
TX_1__SLW EQU CYREG_PRT4_SLW

/* test */
test__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
test__0__MASK EQU 0x02
test__0__PC EQU CYREG_PRT6_PC1
test__0__PORT EQU 6
test__0__SHIFT EQU 1
test__AG EQU CYREG_PRT6_AG
test__AMUX EQU CYREG_PRT6_AMUX
test__BIE EQU CYREG_PRT6_BIE
test__BIT_MASK EQU CYREG_PRT6_BIT_MASK
test__BYP EQU CYREG_PRT6_BYP
test__CTL EQU CYREG_PRT6_CTL
test__DM0 EQU CYREG_PRT6_DM0
test__DM1 EQU CYREG_PRT6_DM1
test__DM2 EQU CYREG_PRT6_DM2
test__DR EQU CYREG_PRT6_DR
test__INP_DIS EQU CYREG_PRT6_INP_DIS
test__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
test__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
test__LCD_EN EQU CYREG_PRT6_LCD_EN
test__MASK EQU 0x02
test__PORT EQU 6
test__PRT EQU CYREG_PRT6_PRT
test__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
test__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
test__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
test__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
test__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
test__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
test__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
test__PS EQU CYREG_PRT6_PS
test__SHIFT EQU 1
test__SLW EQU CYREG_PRT6_SLW

/* CAN_1_CanIP */
CAN_1_CanIP__CSR_BUF_SR EQU CYREG_CAN0_CSR_BUF_SR
CAN_1_CanIP__CSR_CFG EQU CYREG_CAN0_CSR_CFG
CAN_1_CanIP__CSR_CMD EQU CYREG_CAN0_CSR_CMD
CAN_1_CanIP__CSR_ERR_SR EQU CYREG_CAN0_CSR_ERR_SR
CAN_1_CanIP__CSR_INT_EN EQU CYREG_CAN0_CSR_INT_EN
CAN_1_CanIP__CSR_INT_SR EQU CYREG_CAN0_CSR_INT_SR
CAN_1_CanIP__PM_ACT_CFG EQU CYREG_PM_ACT_CFG6
CAN_1_CanIP__PM_ACT_MSK EQU 0x01
CAN_1_CanIP__PM_STBY_CFG EQU CYREG_PM_STBY_CFG6
CAN_1_CanIP__PM_STBY_MSK EQU 0x01
CAN_1_CanIP__RX0_ACR EQU CYREG_CAN0_RX0_ACR
CAN_1_CanIP__RX0_ACRD EQU CYREG_CAN0_RX0_ACRD
CAN_1_CanIP__RX0_AMR EQU CYREG_CAN0_RX0_AMR
CAN_1_CanIP__RX0_AMRD EQU CYREG_CAN0_RX0_AMRD
CAN_1_CanIP__RX0_CMD EQU CYREG_CAN0_RX0_CMD
CAN_1_CanIP__RX0_DH EQU CYREG_CAN0_RX0_DH
CAN_1_CanIP__RX0_DL EQU CYREG_CAN0_RX0_DL
CAN_1_CanIP__RX0_ID EQU CYREG_CAN0_RX0_ID
CAN_1_CanIP__RX1_ACR EQU CYREG_CAN0_RX1_ACR
CAN_1_CanIP__RX1_ACRD EQU CYREG_CAN0_RX1_ACRD
CAN_1_CanIP__RX1_AMR EQU CYREG_CAN0_RX1_AMR
CAN_1_CanIP__RX1_AMRD EQU CYREG_CAN0_RX1_AMRD
CAN_1_CanIP__RX1_CMD EQU CYREG_CAN0_RX1_CMD
CAN_1_CanIP__RX1_DH EQU CYREG_CAN0_RX1_DH
CAN_1_CanIP__RX1_DL EQU CYREG_CAN0_RX1_DL
CAN_1_CanIP__RX1_ID EQU CYREG_CAN0_RX1_ID
CAN_1_CanIP__RX10_ACR EQU CYREG_CAN0_RX10_ACR
CAN_1_CanIP__RX10_ACRD EQU CYREG_CAN0_RX10_ACRD
CAN_1_CanIP__RX10_AMR EQU CYREG_CAN0_RX10_AMR
CAN_1_CanIP__RX10_AMRD EQU CYREG_CAN0_RX10_AMRD
CAN_1_CanIP__RX10_CMD EQU CYREG_CAN0_RX10_CMD
CAN_1_CanIP__RX10_DH EQU CYREG_CAN0_RX10_DH
CAN_1_CanIP__RX10_DL EQU CYREG_CAN0_RX10_DL
CAN_1_CanIP__RX10_ID EQU CYREG_CAN0_RX10_ID
CAN_1_CanIP__RX11_ACR EQU CYREG_CAN0_RX11_ACR
CAN_1_CanIP__RX11_ACRD EQU CYREG_CAN0_RX11_ACRD
CAN_1_CanIP__RX11_AMR EQU CYREG_CAN0_RX11_AMR
CAN_1_CanIP__RX11_AMRD EQU CYREG_CAN0_RX11_AMRD
CAN_1_CanIP__RX11_CMD EQU CYREG_CAN0_RX11_CMD
CAN_1_CanIP__RX11_DH EQU CYREG_CAN0_RX11_DH
CAN_1_CanIP__RX11_DL EQU CYREG_CAN0_RX11_DL
CAN_1_CanIP__RX11_ID EQU CYREG_CAN0_RX11_ID
CAN_1_CanIP__RX12_ACR EQU CYREG_CAN0_RX12_ACR
CAN_1_CanIP__RX12_ACRD EQU CYREG_CAN0_RX12_ACRD
CAN_1_CanIP__RX12_AMR EQU CYREG_CAN0_RX12_AMR
CAN_1_CanIP__RX12_AMRD EQU CYREG_CAN0_RX12_AMRD
CAN_1_CanIP__RX12_CMD EQU CYREG_CAN0_RX12_CMD
CAN_1_CanIP__RX12_DH EQU CYREG_CAN0_RX12_DH
CAN_1_CanIP__RX12_DL EQU CYREG_CAN0_RX12_DL
CAN_1_CanIP__RX12_ID EQU CYREG_CAN0_RX12_ID
CAN_1_CanIP__RX13_ACR EQU CYREG_CAN0_RX13_ACR
CAN_1_CanIP__RX13_ACRD EQU CYREG_CAN0_RX13_ACRD
CAN_1_CanIP__RX13_AMR EQU CYREG_CAN0_RX13_AMR
CAN_1_CanIP__RX13_AMRD EQU CYREG_CAN0_RX13_AMRD
CAN_1_CanIP__RX13_CMD EQU CYREG_CAN0_RX13_CMD
CAN_1_CanIP__RX13_DH EQU CYREG_CAN0_RX13_DH
CAN_1_CanIP__RX13_DL EQU CYREG_CAN0_RX13_DL
CAN_1_CanIP__RX13_ID EQU CYREG_CAN0_RX13_ID
CAN_1_CanIP__RX14_ACR EQU CYREG_CAN0_RX14_ACR
CAN_1_CanIP__RX14_ACRD EQU CYREG_CAN0_RX14_ACRD
CAN_1_CanIP__RX14_AMR EQU CYREG_CAN0_RX14_AMR
CAN_1_CanIP__RX14_AMRD EQU CYREG_CAN0_RX14_AMRD
CAN_1_CanIP__RX14_CMD EQU CYREG_CAN0_RX14_CMD
CAN_1_CanIP__RX14_DH EQU CYREG_CAN0_RX14_DH
CAN_1_CanIP__RX14_DL EQU CYREG_CAN0_RX14_DL
CAN_1_CanIP__RX14_ID EQU CYREG_CAN0_RX14_ID
CAN_1_CanIP__RX15_ACR EQU CYREG_CAN0_RX15_ACR
CAN_1_CanIP__RX15_ACRD EQU CYREG_CAN0_RX15_ACRD
CAN_1_CanIP__RX15_AMR EQU CYREG_CAN0_RX15_AMR
CAN_1_CanIP__RX15_AMRD EQU CYREG_CAN0_RX15_AMRD
CAN_1_CanIP__RX15_CMD EQU CYREG_CAN0_RX15_CMD
CAN_1_CanIP__RX15_DH EQU CYREG_CAN0_RX15_DH
CAN_1_CanIP__RX15_DL EQU CYREG_CAN0_RX15_DL
CAN_1_CanIP__RX15_ID EQU CYREG_CAN0_RX15_ID
CAN_1_CanIP__RX2_ACR EQU CYREG_CAN0_RX2_ACR
CAN_1_CanIP__RX2_ACRD EQU CYREG_CAN0_RX2_ACRD
CAN_1_CanIP__RX2_AMR EQU CYREG_CAN0_RX2_AMR
CAN_1_CanIP__RX2_AMRD EQU CYREG_CAN0_RX2_AMRD
CAN_1_CanIP__RX2_CMD EQU CYREG_CAN0_RX2_CMD
CAN_1_CanIP__RX2_DH EQU CYREG_CAN0_RX2_DH
CAN_1_CanIP__RX2_DL EQU CYREG_CAN0_RX2_DL
CAN_1_CanIP__RX2_ID EQU CYREG_CAN0_RX2_ID
CAN_1_CanIP__RX3_ACR EQU CYREG_CAN0_RX3_ACR
CAN_1_CanIP__RX3_ACRD EQU CYREG_CAN0_RX3_ACRD
CAN_1_CanIP__RX3_AMR EQU CYREG_CAN0_RX3_AMR
CAN_1_CanIP__RX3_AMRD EQU CYREG_CAN0_RX3_AMRD
CAN_1_CanIP__RX3_CMD EQU CYREG_CAN0_RX3_CMD
CAN_1_CanIP__RX3_DH EQU CYREG_CAN0_RX3_DH
CAN_1_CanIP__RX3_DL EQU CYREG_CAN0_RX3_DL
CAN_1_CanIP__RX3_ID EQU CYREG_CAN0_RX3_ID
CAN_1_CanIP__RX4_ACR EQU CYREG_CAN0_RX4_ACR
CAN_1_CanIP__RX4_ACRD EQU CYREG_CAN0_RX4_ACRD
CAN_1_CanIP__RX4_AMR EQU CYREG_CAN0_RX4_AMR
CAN_1_CanIP__RX4_AMRD EQU CYREG_CAN0_RX4_AMRD
CAN_1_CanIP__RX4_CMD EQU CYREG_CAN0_RX4_CMD
CAN_1_CanIP__RX4_DH EQU CYREG_CAN0_RX4_DH
CAN_1_CanIP__RX4_DL EQU CYREG_CAN0_RX4_DL
CAN_1_CanIP__RX4_ID EQU CYREG_CAN0_RX4_ID
CAN_1_CanIP__RX5_ACR EQU CYREG_CAN0_RX5_ACR
CAN_1_CanIP__RX5_ACRD EQU CYREG_CAN0_RX5_ACRD
CAN_1_CanIP__RX5_AMR EQU CYREG_CAN0_RX5_AMR
CAN_1_CanIP__RX5_AMRD EQU CYREG_CAN0_RX5_AMRD
CAN_1_CanIP__RX5_CMD EQU CYREG_CAN0_RX5_CMD
CAN_1_CanIP__RX5_DH EQU CYREG_CAN0_RX5_DH
CAN_1_CanIP__RX5_DL EQU CYREG_CAN0_RX5_DL
CAN_1_CanIP__RX5_ID EQU CYREG_CAN0_RX5_ID
CAN_1_CanIP__RX6_ACR EQU CYREG_CAN0_RX6_ACR
CAN_1_CanIP__RX6_ACRD EQU CYREG_CAN0_RX6_ACRD
CAN_1_CanIP__RX6_AMR EQU CYREG_CAN0_RX6_AMR
CAN_1_CanIP__RX6_AMRD EQU CYREG_CAN0_RX6_AMRD
CAN_1_CanIP__RX6_CMD EQU CYREG_CAN0_RX6_CMD
CAN_1_CanIP__RX6_DH EQU CYREG_CAN0_RX6_DH
CAN_1_CanIP__RX6_DL EQU CYREG_CAN0_RX6_DL
CAN_1_CanIP__RX6_ID EQU CYREG_CAN0_RX6_ID
CAN_1_CanIP__RX7_ACR EQU CYREG_CAN0_RX7_ACR
CAN_1_CanIP__RX7_ACRD EQU CYREG_CAN0_RX7_ACRD
CAN_1_CanIP__RX7_AMR EQU CYREG_CAN0_RX7_AMR
CAN_1_CanIP__RX7_AMRD EQU CYREG_CAN0_RX7_AMRD
CAN_1_CanIP__RX7_CMD EQU CYREG_CAN0_RX7_CMD
CAN_1_CanIP__RX7_DH EQU CYREG_CAN0_RX7_DH
CAN_1_CanIP__RX7_DL EQU CYREG_CAN0_RX7_DL
CAN_1_CanIP__RX7_ID EQU CYREG_CAN0_RX7_ID
CAN_1_CanIP__RX8_ACR EQU CYREG_CAN0_RX8_ACR
CAN_1_CanIP__RX8_ACRD EQU CYREG_CAN0_RX8_ACRD
CAN_1_CanIP__RX8_AMR EQU CYREG_CAN0_RX8_AMR
CAN_1_CanIP__RX8_AMRD EQU CYREG_CAN0_RX8_AMRD
CAN_1_CanIP__RX8_CMD EQU CYREG_CAN0_RX8_CMD
CAN_1_CanIP__RX8_DH EQU CYREG_CAN0_RX8_DH
CAN_1_CanIP__RX8_DL EQU CYREG_CAN0_RX8_DL
CAN_1_CanIP__RX8_ID EQU CYREG_CAN0_RX8_ID
CAN_1_CanIP__RX9_ACR EQU CYREG_CAN0_RX9_ACR
CAN_1_CanIP__RX9_ACRD EQU CYREG_CAN0_RX9_ACRD
CAN_1_CanIP__RX9_AMR EQU CYREG_CAN0_RX9_AMR
CAN_1_CanIP__RX9_AMRD EQU CYREG_CAN0_RX9_AMRD
CAN_1_CanIP__RX9_CMD EQU CYREG_CAN0_RX9_CMD
CAN_1_CanIP__RX9_DH EQU CYREG_CAN0_RX9_DH
CAN_1_CanIP__RX9_DL EQU CYREG_CAN0_RX9_DL
CAN_1_CanIP__RX9_ID EQU CYREG_CAN0_RX9_ID
CAN_1_CanIP__TX0_CMD EQU CYREG_CAN0_TX0_CMD
CAN_1_CanIP__TX0_DH EQU CYREG_CAN0_TX0_DH
CAN_1_CanIP__TX0_DL EQU CYREG_CAN0_TX0_DL
CAN_1_CanIP__TX0_ID EQU CYREG_CAN0_TX0_ID
CAN_1_CanIP__TX1_CMD EQU CYREG_CAN0_TX1_CMD
CAN_1_CanIP__TX1_DH EQU CYREG_CAN0_TX1_DH
CAN_1_CanIP__TX1_DL EQU CYREG_CAN0_TX1_DL
CAN_1_CanIP__TX1_ID EQU CYREG_CAN0_TX1_ID
CAN_1_CanIP__TX2_CMD EQU CYREG_CAN0_TX2_CMD
CAN_1_CanIP__TX2_DH EQU CYREG_CAN0_TX2_DH
CAN_1_CanIP__TX2_DL EQU CYREG_CAN0_TX2_DL
CAN_1_CanIP__TX2_ID EQU CYREG_CAN0_TX2_ID
CAN_1_CanIP__TX3_CMD EQU CYREG_CAN0_TX3_CMD
CAN_1_CanIP__TX3_DH EQU CYREG_CAN0_TX3_DH
CAN_1_CanIP__TX3_DL EQU CYREG_CAN0_TX3_DL
CAN_1_CanIP__TX3_ID EQU CYREG_CAN0_TX3_ID
CAN_1_CanIP__TX4_CMD EQU CYREG_CAN0_TX4_CMD
CAN_1_CanIP__TX4_DH EQU CYREG_CAN0_TX4_DH
CAN_1_CanIP__TX4_DL EQU CYREG_CAN0_TX4_DL
CAN_1_CanIP__TX4_ID EQU CYREG_CAN0_TX4_ID
CAN_1_CanIP__TX5_CMD EQU CYREG_CAN0_TX5_CMD
CAN_1_CanIP__TX5_DH EQU CYREG_CAN0_TX5_DH
CAN_1_CanIP__TX5_DL EQU CYREG_CAN0_TX5_DL
CAN_1_CanIP__TX5_ID EQU CYREG_CAN0_TX5_ID
CAN_1_CanIP__TX6_CMD EQU CYREG_CAN0_TX6_CMD
CAN_1_CanIP__TX6_DH EQU CYREG_CAN0_TX6_DH
CAN_1_CanIP__TX6_DL EQU CYREG_CAN0_TX6_DL
CAN_1_CanIP__TX6_ID EQU CYREG_CAN0_TX6_ID
CAN_1_CanIP__TX7_CMD EQU CYREG_CAN0_TX7_CMD
CAN_1_CanIP__TX7_DH EQU CYREG_CAN0_TX7_DH
CAN_1_CanIP__TX7_DL EQU CYREG_CAN0_TX7_DL
CAN_1_CanIP__TX7_ID EQU CYREG_CAN0_TX7_ID

/* CAN_1_isr */
CAN_1_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CAN_1_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CAN_1_isr__INTC_MASK EQU 0x10000
CAN_1_isr__INTC_NUMBER EQU 16
CAN_1_isr__INTC_PRIOR_NUM EQU 7
CAN_1_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_16
CAN_1_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CAN_1_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* RX_ISR */
RX_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RX_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RX_ISR__INTC_MASK EQU 0x02
RX_ISR__INTC_NUMBER EQU 1
RX_ISR__INTC_PRIOR_NUM EQU 7
RX_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
RX_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RX_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* UART_1_BUART */
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB06_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB06_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB06_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB06_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB06_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB06_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB06_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB06_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB06_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB06_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB06_F1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB05_MSK
UART_1_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
UART_1_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_1_BUART_sRX_RxSts__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
UART_1_BUART_sRX_RxSts__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB05_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB07_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB07_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB07_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB07_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB07_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB07_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB04_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB04_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB04_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB04_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB04_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB04_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB05_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB05_ST

/* UART_1_IntClock */
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x02
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x04
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x04

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x01
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x02
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x02

/* Timer_1_TimerUDB */
Timer_1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_1_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
Timer_1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_1_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_1_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_1_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB07_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Timer_1_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Timer_1_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
Timer_1_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
Timer_1_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Timer_1_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
Timer_1_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
Timer_1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Timer_1_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Timer_1_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
Timer_1_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
Timer_1_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Timer_1_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Timer_1_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Timer_1_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B1_UDB07_A0
Timer_1_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B1_UDB07_A1
Timer_1_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Timer_1_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B1_UDB07_D0
Timer_1_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B1_UDB07_D1
Timer_1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Timer_1_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Timer_1_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B1_UDB07_F0
Timer_1_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B1_UDB07_F1
Timer_1_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Timer_1_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL

/* UART_RX */
UART_RX__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
UART_RX__0__MASK EQU 0x08
UART_RX__0__PC EQU CYREG_PRT12_PC3
UART_RX__0__PORT EQU 12
UART_RX__0__SHIFT EQU 3
UART_RX__AG EQU CYREG_PRT12_AG
UART_RX__BIE EQU CYREG_PRT12_BIE
UART_RX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
UART_RX__BYP EQU CYREG_PRT12_BYP
UART_RX__DM0 EQU CYREG_PRT12_DM0
UART_RX__DM1 EQU CYREG_PRT12_DM1
UART_RX__DM2 EQU CYREG_PRT12_DM2
UART_RX__DR EQU CYREG_PRT12_DR
UART_RX__INP_DIS EQU CYREG_PRT12_INP_DIS
UART_RX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
UART_RX__MASK EQU 0x08
UART_RX__PORT EQU 12
UART_RX__PRT EQU CYREG_PRT12_PRT
UART_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
UART_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
UART_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
UART_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
UART_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
UART_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
UART_RX__PS EQU CYREG_PRT12_PS
UART_RX__SHIFT EQU 3
UART_RX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
UART_RX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
UART_RX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
UART_RX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
UART_RX__SLW EQU CYREG_PRT12_SLW

/* UART_TX */
UART_TX__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
UART_TX__0__MASK EQU 0x02
UART_TX__0__PC EQU CYREG_PRT12_PC1
UART_TX__0__PORT EQU 12
UART_TX__0__SHIFT EQU 1
UART_TX__AG EQU CYREG_PRT12_AG
UART_TX__BIE EQU CYREG_PRT12_BIE
UART_TX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
UART_TX__BYP EQU CYREG_PRT12_BYP
UART_TX__DM0 EQU CYREG_PRT12_DM0
UART_TX__DM1 EQU CYREG_PRT12_DM1
UART_TX__DM2 EQU CYREG_PRT12_DM2
UART_TX__DR EQU CYREG_PRT12_DR
UART_TX__INP_DIS EQU CYREG_PRT12_INP_DIS
UART_TX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
UART_TX__MASK EQU 0x02
UART_TX__PORT EQU 12
UART_TX__PRT EQU CYREG_PRT12_PRT
UART_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
UART_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
UART_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
UART_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
UART_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
UART_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
UART_TX__PS EQU CYREG_PRT12_PS
UART_TX__SHIFT EQU 1
UART_TX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
UART_TX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
UART_TX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
UART_TX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
UART_TX__SLW EQU CYREG_PRT12_SLW

/* LCD_Char_1_LCDPort */
LCD_Char_1_LCDPort__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
LCD_Char_1_LCDPort__0__MASK EQU 0x01
LCD_Char_1_LCDPort__0__PC EQU CYREG_PRT3_PC0
LCD_Char_1_LCDPort__0__PORT EQU 3
LCD_Char_1_LCDPort__0__SHIFT EQU 0
LCD_Char_1_LCDPort__1__INTTYPE EQU CYREG_PICU3_INTTYPE1
LCD_Char_1_LCDPort__1__MASK EQU 0x02
LCD_Char_1_LCDPort__1__PC EQU CYREG_PRT3_PC1
LCD_Char_1_LCDPort__1__PORT EQU 3
LCD_Char_1_LCDPort__1__SHIFT EQU 1
LCD_Char_1_LCDPort__2__INTTYPE EQU CYREG_PICU3_INTTYPE2
LCD_Char_1_LCDPort__2__MASK EQU 0x04
LCD_Char_1_LCDPort__2__PC EQU CYREG_PRT3_PC2
LCD_Char_1_LCDPort__2__PORT EQU 3
LCD_Char_1_LCDPort__2__SHIFT EQU 2
LCD_Char_1_LCDPort__3__INTTYPE EQU CYREG_PICU3_INTTYPE3
LCD_Char_1_LCDPort__3__MASK EQU 0x08
LCD_Char_1_LCDPort__3__PC EQU CYREG_PRT3_PC3
LCD_Char_1_LCDPort__3__PORT EQU 3
LCD_Char_1_LCDPort__3__SHIFT EQU 3
LCD_Char_1_LCDPort__4__INTTYPE EQU CYREG_PICU3_INTTYPE4
LCD_Char_1_LCDPort__4__MASK EQU 0x10
LCD_Char_1_LCDPort__4__PC EQU CYREG_PRT3_PC4
LCD_Char_1_LCDPort__4__PORT EQU 3
LCD_Char_1_LCDPort__4__SHIFT EQU 4
LCD_Char_1_LCDPort__5__INTTYPE EQU CYREG_PICU3_INTTYPE5
LCD_Char_1_LCDPort__5__MASK EQU 0x20
LCD_Char_1_LCDPort__5__PC EQU CYREG_PRT3_PC5
LCD_Char_1_LCDPort__5__PORT EQU 3
LCD_Char_1_LCDPort__5__SHIFT EQU 5
LCD_Char_1_LCDPort__6__INTTYPE EQU CYREG_PICU3_INTTYPE6
LCD_Char_1_LCDPort__6__MASK EQU 0x40
LCD_Char_1_LCDPort__6__PC EQU CYREG_PRT3_PC6
LCD_Char_1_LCDPort__6__PORT EQU 3
LCD_Char_1_LCDPort__6__SHIFT EQU 6
LCD_Char_1_LCDPort__AG EQU CYREG_PRT3_AG
LCD_Char_1_LCDPort__AMUX EQU CYREG_PRT3_AMUX
LCD_Char_1_LCDPort__BIE EQU CYREG_PRT3_BIE
LCD_Char_1_LCDPort__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LCD_Char_1_LCDPort__BYP EQU CYREG_PRT3_BYP
LCD_Char_1_LCDPort__CTL EQU CYREG_PRT3_CTL
LCD_Char_1_LCDPort__DM0 EQU CYREG_PRT3_DM0
LCD_Char_1_LCDPort__DM1 EQU CYREG_PRT3_DM1
LCD_Char_1_LCDPort__DM2 EQU CYREG_PRT3_DM2
LCD_Char_1_LCDPort__DR EQU CYREG_PRT3_DR
LCD_Char_1_LCDPort__INP_DIS EQU CYREG_PRT3_INP_DIS
LCD_Char_1_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LCD_Char_1_LCDPort__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LCD_Char_1_LCDPort__LCD_EN EQU CYREG_PRT3_LCD_EN
LCD_Char_1_LCDPort__MASK EQU 0x7F
LCD_Char_1_LCDPort__PORT EQU 3
LCD_Char_1_LCDPort__PRT EQU CYREG_PRT3_PRT
LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LCD_Char_1_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LCD_Char_1_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LCD_Char_1_LCDPort__PS EQU CYREG_PRT3_PS
LCD_Char_1_LCDPort__SHIFT EQU 0
LCD_Char_1_LCDPort__SLW EQU CYREG_PRT3_SLW

/* TLC5616_CLK */
TLC5616_CLK__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
TLC5616_CLK__0__MASK EQU 0x40
TLC5616_CLK__0__PC EQU CYREG_PRT5_PC6
TLC5616_CLK__0__PORT EQU 5
TLC5616_CLK__0__SHIFT EQU 6
TLC5616_CLK__AG EQU CYREG_PRT5_AG
TLC5616_CLK__AMUX EQU CYREG_PRT5_AMUX
TLC5616_CLK__BIE EQU CYREG_PRT5_BIE
TLC5616_CLK__BIT_MASK EQU CYREG_PRT5_BIT_MASK
TLC5616_CLK__BYP EQU CYREG_PRT5_BYP
TLC5616_CLK__CTL EQU CYREG_PRT5_CTL
TLC5616_CLK__DM0 EQU CYREG_PRT5_DM0
TLC5616_CLK__DM1 EQU CYREG_PRT5_DM1
TLC5616_CLK__DM2 EQU CYREG_PRT5_DM2
TLC5616_CLK__DR EQU CYREG_PRT5_DR
TLC5616_CLK__INP_DIS EQU CYREG_PRT5_INP_DIS
TLC5616_CLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
TLC5616_CLK__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
TLC5616_CLK__LCD_EN EQU CYREG_PRT5_LCD_EN
TLC5616_CLK__MASK EQU 0x40
TLC5616_CLK__PORT EQU 5
TLC5616_CLK__PRT EQU CYREG_PRT5_PRT
TLC5616_CLK__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
TLC5616_CLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
TLC5616_CLK__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
TLC5616_CLK__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
TLC5616_CLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
TLC5616_CLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
TLC5616_CLK__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
TLC5616_CLK__PS EQU CYREG_PRT5_PS
TLC5616_CLK__SHIFT EQU 6
TLC5616_CLK__SLW EQU CYREG_PRT5_SLW

/* TLC5616_CS1 */
TLC5616_CS1__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
TLC5616_CS1__0__MASK EQU 0x20
TLC5616_CS1__0__PC EQU CYREG_PRT5_PC5
TLC5616_CS1__0__PORT EQU 5
TLC5616_CS1__0__SHIFT EQU 5
TLC5616_CS1__AG EQU CYREG_PRT5_AG
TLC5616_CS1__AMUX EQU CYREG_PRT5_AMUX
TLC5616_CS1__BIE EQU CYREG_PRT5_BIE
TLC5616_CS1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
TLC5616_CS1__BYP EQU CYREG_PRT5_BYP
TLC5616_CS1__CTL EQU CYREG_PRT5_CTL
TLC5616_CS1__DM0 EQU CYREG_PRT5_DM0
TLC5616_CS1__DM1 EQU CYREG_PRT5_DM1
TLC5616_CS1__DM2 EQU CYREG_PRT5_DM2
TLC5616_CS1__DR EQU CYREG_PRT5_DR
TLC5616_CS1__INP_DIS EQU CYREG_PRT5_INP_DIS
TLC5616_CS1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
TLC5616_CS1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
TLC5616_CS1__LCD_EN EQU CYREG_PRT5_LCD_EN
TLC5616_CS1__MASK EQU 0x20
TLC5616_CS1__PORT EQU 5
TLC5616_CS1__PRT EQU CYREG_PRT5_PRT
TLC5616_CS1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
TLC5616_CS1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
TLC5616_CS1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
TLC5616_CS1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
TLC5616_CS1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
TLC5616_CS1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
TLC5616_CS1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
TLC5616_CS1__PS EQU CYREG_PRT5_PS
TLC5616_CS1__SHIFT EQU 5
TLC5616_CS1__SLW EQU CYREG_PRT5_SLW

/* TLC5616_CS2 */
TLC5616_CS2__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
TLC5616_CS2__0__MASK EQU 0x04
TLC5616_CS2__0__PC EQU CYREG_PRT12_PC2
TLC5616_CS2__0__PORT EQU 12
TLC5616_CS2__0__SHIFT EQU 2
TLC5616_CS2__AG EQU CYREG_PRT12_AG
TLC5616_CS2__BIE EQU CYREG_PRT12_BIE
TLC5616_CS2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
TLC5616_CS2__BYP EQU CYREG_PRT12_BYP
TLC5616_CS2__DM0 EQU CYREG_PRT12_DM0
TLC5616_CS2__DM1 EQU CYREG_PRT12_DM1
TLC5616_CS2__DM2 EQU CYREG_PRT12_DM2
TLC5616_CS2__DR EQU CYREG_PRT12_DR
TLC5616_CS2__INP_DIS EQU CYREG_PRT12_INP_DIS
TLC5616_CS2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
TLC5616_CS2__MASK EQU 0x04
TLC5616_CS2__PORT EQU 12
TLC5616_CS2__PRT EQU CYREG_PRT12_PRT
TLC5616_CS2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
TLC5616_CS2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
TLC5616_CS2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
TLC5616_CS2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
TLC5616_CS2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
TLC5616_CS2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
TLC5616_CS2__PS EQU CYREG_PRT12_PS
TLC5616_CS2__SHIFT EQU 2
TLC5616_CS2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
TLC5616_CS2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
TLC5616_CS2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
TLC5616_CS2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
TLC5616_CS2__SLW EQU CYREG_PRT12_SLW

/* TLC5616_DAT */
TLC5616_DAT__0__INTTYPE EQU CYREG_PICU5_INTTYPE7
TLC5616_DAT__0__MASK EQU 0x80
TLC5616_DAT__0__PC EQU CYREG_PRT5_PC7
TLC5616_DAT__0__PORT EQU 5
TLC5616_DAT__0__SHIFT EQU 7
TLC5616_DAT__AG EQU CYREG_PRT5_AG
TLC5616_DAT__AMUX EQU CYREG_PRT5_AMUX
TLC5616_DAT__BIE EQU CYREG_PRT5_BIE
TLC5616_DAT__BIT_MASK EQU CYREG_PRT5_BIT_MASK
TLC5616_DAT__BYP EQU CYREG_PRT5_BYP
TLC5616_DAT__CTL EQU CYREG_PRT5_CTL
TLC5616_DAT__DM0 EQU CYREG_PRT5_DM0
TLC5616_DAT__DM1 EQU CYREG_PRT5_DM1
TLC5616_DAT__DM2 EQU CYREG_PRT5_DM2
TLC5616_DAT__DR EQU CYREG_PRT5_DR
TLC5616_DAT__INP_DIS EQU CYREG_PRT5_INP_DIS
TLC5616_DAT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
TLC5616_DAT__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
TLC5616_DAT__LCD_EN EQU CYREG_PRT5_LCD_EN
TLC5616_DAT__MASK EQU 0x80
TLC5616_DAT__PORT EQU 5
TLC5616_DAT__PRT EQU CYREG_PRT5_PRT
TLC5616_DAT__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
TLC5616_DAT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
TLC5616_DAT__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
TLC5616_DAT__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
TLC5616_DAT__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
TLC5616_DAT__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
TLC5616_DAT__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
TLC5616_DAT__PS EQU CYREG_PRT5_PS
TLC5616_DAT__SHIFT EQU 7
TLC5616_DAT__SLW EQU CYREG_PRT5_SLW

/* Status_Reg_1 */
Status_Reg_1_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_1_sts_sts_reg__0__POS EQU 0
Status_Reg_1_sts_sts_reg__1__MASK EQU 0x02
Status_Reg_1_sts_sts_reg__1__POS EQU 1
Status_Reg_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Status_Reg_1_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
Status_Reg_1_sts_sts_reg__2__MASK EQU 0x04
Status_Reg_1_sts_sts_reg__2__POS EQU 2
Status_Reg_1_sts_sts_reg__3__MASK EQU 0x08
Status_Reg_1_sts_sts_reg__3__POS EQU 3
Status_Reg_1_sts_sts_reg__4__MASK EQU 0x10
Status_Reg_1_sts_sts_reg__4__POS EQU 4
Status_Reg_1_sts_sts_reg__5__MASK EQU 0x20
Status_Reg_1_sts_sts_reg__5__POS EQU 5
Status_Reg_1_sts_sts_reg__6__MASK EQU 0x40
Status_Reg_1_sts_sts_reg__6__POS EQU 6
Status_Reg_1_sts_sts_reg__MASK EQU 0x7F
Status_Reg_1_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB07_MSK
Status_Reg_1_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Status_Reg_1_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Status_Reg_1_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Status_Reg_1_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
Status_Reg_1_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
Status_Reg_1_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB07_ST

/* Control_Reg_1 */
Control_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_1_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_1_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Control_Reg_1_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_1_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_1_Sync_ctrl_reg__3__MASK EQU 0x08
Control_Reg_1_Sync_ctrl_reg__3__POS EQU 3
Control_Reg_1_Sync_ctrl_reg__4__MASK EQU 0x10
Control_Reg_1_Sync_ctrl_reg__4__POS EQU 4
Control_Reg_1_Sync_ctrl_reg__5__MASK EQU 0x20
Control_Reg_1_Sync_ctrl_reg__5__POS EQU 5
Control_Reg_1_Sync_ctrl_reg__6__MASK EQU 0x40
Control_Reg_1_Sync_ctrl_reg__6__POS EQU 6
Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB05_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Control_Reg_1_Sync_ctrl_reg__MASK EQU 0x7F
Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB05_MSK

/* ISR_Stroke_Timer */
ISR_Stroke_Timer__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_Stroke_Timer__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_Stroke_Timer__INTC_MASK EQU 0x01
ISR_Stroke_Timer__INTC_NUMBER EQU 0
ISR_Stroke_Timer__INTC_PRIOR_NUM EQU 7
ISR_Stroke_Timer__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ISR_Stroke_Timer__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_Stroke_Timer__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 66000000
BCLK__BUS_CLK__KHZ EQU 66000
BCLK__BUS_CLK__MHZ EQU 66
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E163069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 0
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 1
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
