
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003540                       # Number of seconds simulated
sim_ticks                                  3540228669                       # Number of ticks simulated
final_tick                               533104608606                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 317591                       # Simulator instruction rate (inst/s)
host_op_rate                                   411144                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 283779                       # Simulator tick rate (ticks/s)
host_mem_usage                               16930644                       # Number of bytes of host memory used
host_seconds                                 12475.29                       # Real time elapsed on the host
sim_insts                                  3962034764                       # Number of instructions simulated
sim_ops                                    5129140925                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       145536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       160512                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        50816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        83200                       # Number of bytes read from this memory
system.physmem.bytes_read::total               446976                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       189952                       # Number of bytes written to this memory
system.physmem.bytes_written::total            189952                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1137                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1254                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          397                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          650                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3492                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1484                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1484                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       361559                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     41109209                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       542338                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     45339444                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       578494                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     14353875                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       470026                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     23501307                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               126256251                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       361559                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       542338                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       578494                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       470026                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1952416                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          53655291                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               53655291                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          53655291                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       361559                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     41109209                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       542338                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     45339444                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       578494                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     14353875                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       470026                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     23501307                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              179911542                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8489758                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3108262                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2552344                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202245                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1271550                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1206244                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314525                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8818                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3196615                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17029218                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3108262                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1520769                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3658388                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1081224                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        665326                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1563659                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80798                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8396264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.493647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.336708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4737876     56.43%     56.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          364530      4.34%     60.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318470      3.79%     64.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342529      4.08%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          304209      3.62%     72.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155343      1.85%     74.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101777      1.21%     75.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          268193      3.19%     78.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1803337     21.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8396264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366119                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.005854                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3365647                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       622024                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3477212                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56281                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        875091                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       506348                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          915                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20200941                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6337                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        875091                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3533789                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         275550                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        70123                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3362109                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       279594                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19512601                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          538                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        174993                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        77102                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27081424                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90960495                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90960495                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10274429                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3301                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1704                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           743741                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1938374                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1006907                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26295                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       304715                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18400207                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3299                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14766652                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28342                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6124109                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18707742                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          103                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8396264                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.758717                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.911067                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2982724     35.52%     35.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1786927     21.28%     56.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1186762     14.13%     70.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       760911      9.06%     80.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       757544      9.02%     89.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       442953      5.28%     94.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       336603      4.01%     98.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        75811      0.90%     99.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66029      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8396264                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108707     69.46%     69.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21099     13.48%     82.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26689     17.05%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12136353     82.19%     82.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200397      1.36%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1577534     10.68%     94.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       850771      5.76%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14766652                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.739349                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156500                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010598                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38114408                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24527739                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14352550                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14923152                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26251                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       709171                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          128                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227007                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           66                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        875091                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         201632                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16773                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18403506                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        30207                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1938374                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1006907                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1701                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         12004                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          932                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          128                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121847                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114911                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       236758                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14508871                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1485353                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       257779                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2311806                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2056805                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            826453                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.708985                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14367182                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14352550                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9359957                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26123088                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.690572                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358302                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6164582                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204357                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7521173                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.627316                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.174739                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2997649     39.86%     39.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2040772     27.13%     66.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       834191     11.09%     78.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429309      5.71%     83.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       367373      4.88%     88.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       180743      2.40%     91.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       199372      2.65%     93.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101305      1.35%     95.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       370459      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7521173                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       370459                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25554623                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37683838                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3914                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  93494                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.848976                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.848976                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.177890                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.177890                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65520227                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19671083                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18955340                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8489758                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3119471                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2722798                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       199178                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1543568                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1487729                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          225884                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6408                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3652259                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17332473                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3119471                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1713613                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3574845                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         978608                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        402353                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1800284                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        79642                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8407775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.378440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.178525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4832930     57.48%     57.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          179108      2.13%     59.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          328506      3.91%     63.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          306920      3.65%     67.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          493222      5.87%     73.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          508975      6.05%     79.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          124164      1.48%     80.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           93835      1.12%     81.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1540115     18.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8407775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367439                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.041574                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3769995                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       389097                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3457215                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        13941                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        777526                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       344634                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          773                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19420338                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1317                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        777526                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3932459                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         124218                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        46142                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3306817                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       220612                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18892035                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         75635                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        88031                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25134304                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86042504                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86042504                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16290301                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8843981                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2256                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1101                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           596662                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2871849                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       637186                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10555                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       259174                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17876133                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2201                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15043137                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20281                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5409525                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14922930                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8407775                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.789194                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.839037                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2901165     34.51%     34.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1562216     18.58%     53.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1390443     16.54%     69.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       839037      9.98%     79.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       868284     10.33%     89.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       515146      6.13%     96.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       228186      2.71%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61442      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        41856      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8407775                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          59969     66.49%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19194     21.28%     87.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11026     12.23%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11824253     78.60%     78.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       120286      0.80%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1102      0.01%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2557829     17.00%     96.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       539667      3.59%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15043137                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.771916                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              90189                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005995                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38604518                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23287913                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14556839                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15133326                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        37428                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       830166                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           84                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           55                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       155591                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        777526                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          63442                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         6071                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17878338                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        21929                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2871849                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       637186                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1101                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3402                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           55                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       106132                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       117871                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       224003                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14764322                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2457825                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       278814                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2984797                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2229201                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            526972                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.739075                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14572899                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14556839                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8952477                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21958458                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.714635                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.407701                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10896896                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12407455                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5470962                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2200                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199517                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7630249                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.626088                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.314363                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3486796     45.70%     45.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1634664     21.42%     67.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       903506     11.84%     78.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       310246      4.07%     83.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       298836      3.92%     86.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       126767      1.66%     88.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       327117      4.29%     92.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95376      1.25%     94.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       446941      5.86%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7630249                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10896896                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12407455                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2523275                       # Number of memory references committed
system.switch_cpus1.commit.loads              2041680                       # Number of loads committed
system.switch_cpus1.commit.membars               1100                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1939017                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10839995                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       169986                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       446941                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25061725                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36535052                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2969                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  81983                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10896896                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12407455                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10896896                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.779099                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.779099                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.283534                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.283534                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68237414                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19117496                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19954676                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2200                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8489758                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3202750                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2614222                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       215079                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1357476                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1259218                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          330935                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9542                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3319512                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17403996                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3202750                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1590153                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3771863                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1120174                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        463266                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1616459                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        83633                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8457982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.545231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.341394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4686119     55.40%     55.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          309978      3.66%     59.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          460732      5.45%     64.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          320941      3.79%     68.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          224364      2.65%     70.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          219186      2.59%     73.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          134658      1.59%     75.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          284111      3.36%     78.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1817893     21.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8457982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.377249                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.049999                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3413218                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       487635                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3601460                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        52502                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        903161                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       538265                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          203                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20848242                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1012                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        903161                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3606127                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          51160                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       160528                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3457175                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       279826                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20221311                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        116021                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        95535                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28367037                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     94136356                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     94136356                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17412652                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10954356                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3611                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1735                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           835479                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1855832                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       947130                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11220                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       290761                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18835193                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3465                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15030125                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30121                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6306808                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19309297                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8457982                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.777034                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.916773                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3015851     35.66%     35.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1690991     19.99%     55.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1230519     14.55%     70.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       813963      9.62%     79.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       817916      9.67%     89.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       393251      4.65%     94.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       350172      4.14%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        65296      0.77%     99.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        80023      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8457982                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          81848     71.17%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16197     14.08%     85.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16963     14.75%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12571038     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       189356      1.26%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1730      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1479296      9.84%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       788705      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15030125                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.770383                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             115008                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007652                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38663359                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25145508                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14610460                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15145133                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        46669                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       724221                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          635                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       227532                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        903161                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          27162                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4964                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18838660                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        65554                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1855832                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       947130                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1735                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4104                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       130707                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       116886                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       247593                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14751094                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1380938                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       279029                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2150235                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2094967                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            769297                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.737516                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14616863                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14610460                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9464838                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26898092                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.720951                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351878                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10124273                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12479867                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6358810                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3460                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       216642                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7554821                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.651908                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.175188                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2882883     38.16%     38.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2167103     28.69%     66.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       819552     10.85%     77.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       457457      6.06%     83.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       388515      5.14%     88.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       173893      2.30%     91.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       165877      2.20%     93.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       113826      1.51%     94.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       385715      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7554821                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10124273                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12479867                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1851207                       # Number of memory references committed
system.switch_cpus2.commit.loads              1131609                       # Number of loads committed
system.switch_cpus2.commit.membars               1730                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1810752                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11235081                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       258137                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       385715                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26007783                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38581100                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1841                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  31776                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10124273                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12479867                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10124273                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.838555                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.838555                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.192528                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.192528                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66251453                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20326327                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19154905                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3460                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8489758                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3119745                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2539753                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209609                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1327308                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1227246                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          320489                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9411                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3446270                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17047983                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3119745                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1547735                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3580829                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1073890                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        509098                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1684558                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        84419                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8397041                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.500817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.303220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4816212     57.36%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          192527      2.29%     59.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          253063      3.01%     62.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          378856      4.51%     67.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          367663      4.38%     71.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          279421      3.33%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          164508      1.96%     76.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          248893      2.96%     79.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1695898     20.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8397041                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.367472                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.008065                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3560199                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       498133                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3451065                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        27008                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        860635                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       527267                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          195                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20392671                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1073                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        860635                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3750224                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         101308                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       122668                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3283584                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       278616                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19794239                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          125                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        119590                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        88120                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     27586507                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     92182959                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     92182959                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17110915                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10475536                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4147                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2306                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           792666                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1834739                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       970430                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18710                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       349213                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18390483                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3923                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14794775                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28054                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6000738                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18271788                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          583                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8397041                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.761903                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.895468                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2894011     34.46%     34.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1853765     22.08%     56.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1206926     14.37%     70.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       813535      9.69%     80.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       759376      9.04%     89.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       406036      4.84%     94.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       299282      3.56%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        89703      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74407      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8397041                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          72671     69.57%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         14750     14.12%     83.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17031     16.31%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12313213     83.23%     83.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       208844      1.41%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1671      0.01%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1460530      9.87%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       810517      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14794775                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.742662                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             104452                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007060                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38119097                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24395220                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14379386                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14899227                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        50202                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       705347                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          242                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           80                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       246544                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            5                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        860635                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          58592                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9680                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18394411                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       127184                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1834739                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       970430                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2253                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7304                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           80                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       127781                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       118527                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       246308                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14511804                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1375161                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       282971                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2168405                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2032619                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            793244                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.709331                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14383378                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14379386                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9237620                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25937845                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.693733                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356144                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10020998                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12317111                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6077296                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3340                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       212836                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7536406                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.634348                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.151467                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2885973     38.29%     38.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2176437     28.88%     67.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       798736     10.60%     77.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       459308      6.09%     83.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       382409      5.07%     88.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       194289      2.58%     91.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       184687      2.45%     93.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        80461      1.07%     95.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       374106      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7536406                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10020998                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12317111                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1853272                       # Number of memory references committed
system.switch_cpus3.commit.loads              1129390                       # Number of loads committed
system.switch_cpus3.commit.membars               1670                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1766770                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11102145                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251384                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       374106                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25556707                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           37649934                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3263                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  92717                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10020998                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12317111                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10020998                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.847197                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.847197                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.180363                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.180363                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        65302539                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       19864899                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       18832677                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3340                       # number of misc regfile writes
system.l2.replacements                           3492                       # number of replacements
system.l2.tagsinuse                      65535.960162                       # Cycle average of tags in use
system.l2.total_refs                          1470457                       # Total number of references to valid blocks.
system.l2.sampled_refs                          69028                       # Sample count of references to valid blocks.
system.l2.avg_refs                          21.302327                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          3895.016807                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.975392                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    599.510133                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.939076                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    670.247787                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     15.962487                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    207.701429                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.970612                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    345.016193                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          18107.594504                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst              0.881570                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          18964.709397                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           8657.269021                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          14034.165754                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.059433                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000152                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.009148                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000228                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.010227                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000244                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.003169                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000198                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.005265                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.276300                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000013                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.289379                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.132099                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.214144                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         8694                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4103                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2981                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4460                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   20238                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6502                       # number of Writeback hits
system.l2.Writeback_hits::total                  6502                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         8694                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4103                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2981                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4460                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20238                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         8694                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4103                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2981                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4460                       # number of overall hits
system.l2.overall_hits::total                   20238                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1137                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1254                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          397                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          650                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3492                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1137                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1254                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          397                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          650                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3492                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1137                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1254                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          397                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          650                       # number of overall misses
system.l2.overall_misses::total                  3492                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       439019                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     53009641                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       633089                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     57877048                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       728997                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     18806692                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       556865                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     28899923                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       160951274                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       439019                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     53009641                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       633089                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     57877048                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       728997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     18806692                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       556865                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     28899923                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        160951274                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       439019                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     53009641                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       633089                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     57877048                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       728997                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     18806692                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       556865                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     28899923                       # number of overall miss cycles
system.l2.overall_miss_latency::total       160951274                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9831                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5357                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3378                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5110                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               23730                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6502                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6502                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9831                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5357                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3378                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5110                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                23730                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9831                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5357                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3378                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5110                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               23730                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.115655                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.234086                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.117525                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.127202                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.147155                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.115655                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.234086                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.117525                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.127202                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.147155                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.115655                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.234086                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.117525                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.127202                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.147155                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 43901.900000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 46622.375550                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 42205.933333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46153.945774                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 45562.312500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 47372.020151                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 42835.769231                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 44461.420000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46091.430126                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 43901.900000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 46622.375550                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 42205.933333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46153.945774                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 45562.312500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 47372.020151                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 42835.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 44461.420000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46091.430126                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 43901.900000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 46622.375550                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 42205.933333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46153.945774                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 45562.312500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 47372.020151                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 42835.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 44461.420000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46091.430126                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1484                       # number of writebacks
system.l2.writebacks::total                      1484                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1137                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1254                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          397                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          650                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3492                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1137                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1254                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          397                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          650                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3492                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1137                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1254                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          397                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          650                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3492                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       380679                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     46446037                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       545905                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     50595884                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       639976                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     16500553                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       482844                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     25126420                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    140718298                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       380679                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     46446037                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       545905                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     50595884                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       639976                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     16500553                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       482844                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     25126420                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    140718298                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       380679                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     46446037                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       545905                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     50595884                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       639976                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     16500553                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       482844                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     25126420                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    140718298                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.115655                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.234086                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.117525                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.127202                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.147155                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.115655                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.234086                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.117525                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.127202                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.147155                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.115655                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.234086                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.117525                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.127202                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.147155                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38067.900000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40849.636763                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 36393.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40347.594896                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 39998.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 41563.105793                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 37141.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 38656.030769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40297.336197                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38067.900000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 40849.636763                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 36393.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40347.594896                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 39998.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 41563.105793                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 37141.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 38656.030769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40297.336197                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38067.900000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 40849.636763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 36393.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40347.594896                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 39998.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 41563.105793                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 37141.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 38656.030769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40297.336197                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.975375                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001571309                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1821038.743636                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.975375                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015986                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881371                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1563648                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1563648                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1563648                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1563648                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1563648                       # number of overall hits
system.cpu0.icache.overall_hits::total        1563648                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       523664                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       523664                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       523664                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       523664                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       523664                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       523664                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1563659                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1563659                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1563659                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1563659                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1563659                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1563659                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 47605.818182                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47605.818182                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 47605.818182                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47605.818182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 47605.818182                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47605.818182                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       449689                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       449689                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       449689                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       449689                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       449689                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       449689                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 44968.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 44968.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 44968.900000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 44968.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 44968.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 44968.900000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9831                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174469277                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10087                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17296.448597                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.869735                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.130265                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897929                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102071                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1167537                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1167537                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776687                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776687                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1633                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1633                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1944224                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1944224                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1944224                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1944224                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37922                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37922                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data            5                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37927                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37927                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37927                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37927                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1029640694                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1029640694                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       176821                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       176821                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1029817515                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1029817515                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1029817515                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1029817515                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1205459                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1205459                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1633                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1633                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1982151                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1982151                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1982151                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1982151                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031459                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031459                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019134                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019134                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019134                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019134                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 27151.539845                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27151.539845                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 35364.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 35364.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 27152.622538                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27152.622538                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 27152.622538                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27152.622538                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1815                       # number of writebacks
system.cpu0.dcache.writebacks::total             1815                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28091                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28091                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28096                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28096                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28096                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28096                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9831                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9831                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9831                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9831                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9831                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9831                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    144699207                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    144699207                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    144699207                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    144699207                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    144699207                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    144699207                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008155                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008155                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004960                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004960                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004960                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004960                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14718.666158                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14718.666158                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14718.666158                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14718.666158                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14718.666158                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14718.666158                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.939049                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913266258                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1684993.095941                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.939049                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023941                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868492                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1800268                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1800268                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1800268                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1800268                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1800268                       # number of overall hits
system.cpu1.icache.overall_hits::total        1800268                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       740825                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       740825                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       740825                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       740825                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       740825                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       740825                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1800284                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1800284                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1800284                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1800284                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1800284                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1800284                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 46301.562500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 46301.562500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 46301.562500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 46301.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 46301.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 46301.562500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       657113                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       657113                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       657113                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       657113                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       657113                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       657113                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 43807.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 43807.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 43807.533333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 43807.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 43807.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 43807.533333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5357                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207677358                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5613                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36999.351149                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   199.842877                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    56.157123                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.780636                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.219364                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2226560                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2226560                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       479393                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        479393                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1101                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1101                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1100                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1100                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2705953                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2705953                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2705953                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2705953                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        16060                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16060                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        16060                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         16060                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        16060                       # number of overall misses
system.cpu1.dcache.overall_misses::total        16060                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    558041476                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    558041476                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    558041476                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    558041476                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    558041476                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    558041476                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2242620                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2242620                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       479393                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       479393                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2722013                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2722013                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2722013                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2722013                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007161                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007161                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005900                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005900                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005900                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005900                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34747.289913                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34747.289913                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34747.289913                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34747.289913                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 34747.289913                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34747.289913                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1414                       # number of writebacks
system.cpu1.dcache.writebacks::total             1414                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        10703                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        10703                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        10703                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10703                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        10703                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10703                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5357                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5357                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5357                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5357                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5357                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5357                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     95455386                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     95455386                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     95455386                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     95455386                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     95455386                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     95455386                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002389                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002389                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001968                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001968                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001968                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001968                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17818.813888                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17818.813888                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17818.813888                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17818.813888                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17818.813888                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17818.813888                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.962455                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1007967006                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2181746.766234                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.962455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025581                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740324                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1616441                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1616441                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1616441                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1616441                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1616441                       # number of overall hits
system.cpu2.icache.overall_hits::total        1616441                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       936677                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       936677                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       936677                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       936677                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       936677                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       936677                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1616459                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1616459                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1616459                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1616459                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1616459                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1616459                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 52037.611111                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 52037.611111                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 52037.611111                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 52037.611111                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 52037.611111                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 52037.611111                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       786864                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       786864                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       786864                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       786864                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       786864                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       786864                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        49179                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total        49179                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst        49179                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total        49179                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst        49179                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total        49179                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3378                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148912110                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3634                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              40977.465603                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   214.403984                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    41.596016                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.837516                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.162484                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1051808                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1051808                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       716138                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        716138                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1732                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1732                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1730                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1730                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1767946                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1767946                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1767946                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1767946                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         6972                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         6972                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         6972                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          6972                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         6972                       # number of overall misses
system.cpu2.dcache.overall_misses::total         6972                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    177000313                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    177000313                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    177000313                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    177000313                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    177000313                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    177000313                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1058780                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1058780                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       716138                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       716138                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1732                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1732                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1730                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1730                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1774918                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1774918                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1774918                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1774918                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006585                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006585                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003928                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003928                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003928                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003928                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 25387.308233                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 25387.308233                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 25387.308233                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 25387.308233                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 25387.308233                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 25387.308233                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          880                       # number of writebacks
system.cpu2.dcache.writebacks::total              880                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3594                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3594                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3594                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3594                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3594                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3594                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3378                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3378                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3378                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3378                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3378                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3378                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     47362036                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     47362036                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     47362036                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     47362036                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     47362036                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     47362036                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003190                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003190                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001903                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001903                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001903                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001903                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 14020.732978                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14020.732978                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 14020.732978                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 14020.732978                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 14020.732978                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14020.732978                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.970588                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004907963                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2026024.118952                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.970588                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020786                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794825                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1684542                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1684542                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1684542                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1684542                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1684542                       # number of overall hits
system.cpu3.icache.overall_hits::total        1684542                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       751198                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       751198                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       751198                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       751198                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       751198                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       751198                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1684558                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1684558                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1684558                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1684558                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1684558                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1684558                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 46949.875000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 46949.875000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 46949.875000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 46949.875000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 46949.875000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 46949.875000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       582351                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       582351                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       582351                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       582351                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       582351                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       582351                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 44796.230769                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 44796.230769                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 44796.230769                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 44796.230769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 44796.230769                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 44796.230769                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5110                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158239416                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5366                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              29489.268729                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.174569                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.825431                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.883494                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.116506                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1046654                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1046654                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       720184                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        720184                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1747                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1747                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1670                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1670                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1766838                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1766838                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1766838                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1766838                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12953                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12953                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          254                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          254                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13207                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13207                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13207                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13207                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    376900877                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    376900877                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     13035604                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     13035604                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    389936481                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    389936481                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    389936481                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    389936481                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1059607                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1059607                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       720438                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       720438                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1747                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1747                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1780045                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1780045                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1780045                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1780045                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012224                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012224                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000353                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000353                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007419                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007419                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007419                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007419                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 29097.574076                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 29097.574076                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 51321.275591                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 51321.275591                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 29524.985311                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 29524.985311                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 29524.985311                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 29524.985311                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        13198                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        13198                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2393                       # number of writebacks
system.cpu3.dcache.writebacks::total             2393                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7843                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7843                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          254                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          254                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8097                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8097                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8097                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8097                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5110                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5110                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5110                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5110                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5110                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5110                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     72244361                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     72244361                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     72244361                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     72244361                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     72244361                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     72244361                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004823                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004823                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002871                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002871                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002871                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002871                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 14137.839726                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 14137.839726                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 14137.839726                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 14137.839726                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 14137.839726                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 14137.839726                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
