// Seed: 379635733
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  genvar id_4;
  assign module_1.id_1 = 0;
  always_latch id_2 <= 1 * id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  initial
    if (1'h0)
      #1
      `define pp_18 0
  assign id_17 = 1;
  module_0 modCall_1 (
      id_16,
      id_11,
      id_4
  );
  always id_11 <= id_1;
  assign id_8 = id_2;
endmodule
