WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2561856 heartbeat IPC: 3.90343 cumulative IPC: 3.90343 (Simulation time: 0 hr 0 min 39 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2561857 cumulative IPC: 3.90342 (Simulation time: 0 hr 0 min 39 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2561857 (Simulation time: 0 hr 0 min 39 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 44671434 heartbeat IPC: 0.237476 cumulative IPC: 0.237476 (Simulation time: 0 hr 4 min 25 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 86897017 heartbeat IPC: 0.236824 cumulative IPC: 0.23715 (Simulation time: 0 hr 8 min 9 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 130431647 heartbeat IPC: 0.229703 cumulative IPC: 0.234614 (Simulation time: 0 hr 12 min 22 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 174892693 heartbeat IPC: 0.224916 cumulative IPC: 0.232112 (Simulation time: 0 hr 17 min 15 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 217857288 heartbeat IPC: 0.23275 cumulative IPC: 0.23224 (Simulation time: 0 hr 21 min 53 sec) 
Simulation finished CPU 0 instructions: 50000001 cycles: 215295432 cumulative IPC: 0.23224 (Simulation time: 0 hr 21 min 53 sec) 

Simulation complete CPU 0 instructions: 50000001 cycles: 215295432 (Simulation time: 0 hr 21 min 53 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/620.omnetpp_s-141B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.23224 instructions: 50000001 cycles: 215295432
CPU 0 Branch Prediction Accuracy: 91.4963% MPKI: 17.9018 Average ROB Occupancy at Mispredict: 36.0854
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.83684
BRANCH_INDIRECT: 0.35484
BRANCH_CONDITIONAL: 15.4063
BRANCH_DIRECT_CALL: 0.00142
BRANCH_INDIRECT_CALL: 0.85716
BRANCH_RETURN: 0.44522

LLC TOTAL       ACCESS:    2871115  HIT:     804682  MISS:    2066433
LLC LOAD         ACCESS:    1451892  HIT:     402399  MISS:    1049493
LLC RFO          ACCESS:     157140  HIT:      41604  MISS:     115536
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     471288  HIT:     218164  MISS:     253124
LLC TRANSLATION  ACCESS:     790795  HIT:     142515  MISS:     648280
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 200.407 cycles
cpu0_DTLB TOTAL       ACCESS:   17696108  HIT:   12041316  MISS:    5654792
cpu0_DTLB LOAD         ACCESS:   17696108  HIT:   12041316  MISS:    5654792
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 39.1648 cycles
cpu0_ITLB TOTAL       ACCESS:    4014569  HIT:    3516253  MISS:     498316
cpu0_ITLB LOAD         ACCESS:    4014569  HIT:    3516253  MISS:     498316
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 31.8948 cycles
cpu0_L1D TOTAL       ACCESS:   22648294  HIT:   13460932  MISS:    9187362
cpu0_L1D LOAD         ACCESS:   11950613  HIT:    6223071  MISS:    5727542
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    9170748  HIT:    7228398  MISS:    1942350
cpu0_L1D TRANSLATION  ACCESS:    1526933  HIT:       9463  MISS:    1517470
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 54.3275 cycles
cpu0_L1I TOTAL       ACCESS:    4417686  HIT:    3688278  MISS:     729408
cpu0_L1I LOAD         ACCESS:    4417686  HIT:    3688278  MISS:     729408
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 49.6037 cycles
cpu0_L2C TOTAL       ACCESS:    8263884  HIT:    5774242  MISS:    2489642
cpu0_L2C LOAD         ACCESS:    4521175  HIT:    3069246  MISS:    1451929
cpu0_L2C RFO          ACCESS:     770675  HIT:     613528  MISS:     157147
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:    1469712  HIT:    1379941  MISS:      89771
cpu0_L2C TRANSLATION  ACCESS:    1502322  HIT:     711527  MISS:     790795
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 186.35 cycles
cpu0_STLB TOTAL       ACCESS:    3275598  HIT:    1962619  MISS:    1312979
cpu0_STLB LOAD         ACCESS:    3275598  HIT:    1962619  MISS:    1312979
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 159.676 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      59558
  ROW_BUFFER_MISS:    1747591
 AVG DBUS CONGESTED CYCLE:    3.89026
 WQ ROW_BUFFER_HIT:      48147
  ROW_BUFFER_MISS:     281097  FULL:          0

