$date
	Thu Mar 20 18:02:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ckt_two_testbench $end
$var wire 1 ! cout $end
$var wire 1 " S $end
$var reg 1 # cin $end
$var reg 1 $ x $end
$var reg 1 % y $end
$scope module dut $end
$var wire 1 " S $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( c $end
$var wire 1 # cin $end
$var wire 1 ! cout $end
$var wire 1 ) d $end
$var wire 1 $ x $end
$var wire 1 % y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1)
1(
1'
0&
1%
1$
1#
1"
1!
$end
#10
0"
1&
0(
0)
0%
#20
1"
0!
0&
0'
0$
#30
0"
1!
1&
1(
1%
#40
