/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue Oct 10 01:11:43 2017
 *                 Full Compile MD5 Checksum  ea353cbbaf7534b1acfabe87187756c5
 *                     (minus title and desc)
 *                 MD5 Checksum               bd09f6ea4577b9d8ea88a425effe4ef4
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1777
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   LOCAL projects/stbgit/bin/gen_rdb.pl
 *
 *
********************************************************************************/

#ifndef BCHP_MEMC_GEN_1_H__
#define BCHP_MEMC_GEN_1_H__

/***************************************************************************
 *MEMC_GEN_1 - Testability Registers (MSA, CRC, etc)
 ***************************************************************************/
#define BCHP_MEMC_GEN_1_CORE_REV_ID              0x0001b00000 /* [RO][32] Memory-Controller-Core  Revision ID Register. */
#define BCHP_MEMC_GEN_1_CORE_OPTIONS             0x0001b00004 /* [RO][32] Memory-Controller-Core Options Register. */
#define BCHP_MEMC_GEN_1_CORE_PDEPTH              0x0001b00008 /* [RO][32] Memory-Controller-Core PDEPTH Register */
#define BCHP_MEMC_GEN_1_FIRMWARE_DEBUG           0x0001b0000c /* [RW][32] Spare register bits for firmware debug state tracing */
#define BCHP_MEMC_GEN_1_SM_TIMEOUT_INTR_INFO     0x0001b00010 /* [RO][32] MEMC State Machine Timeout Interrupt Information */
#define BCHP_MEMC_GEN_1_SM_TIMEOUT_INTR_WRITE_CLEAR 0x0001b00014 /* [CFG][32] MEMC State Machine timeout interrupt write clear register */
#define BCHP_MEMC_GEN_1_SCB_NOREQ_INTR_INFO      0x0001b00018 /* [RO][32] MEMC Premature Request Withdrawal Interrupt Information */
#define BCHP_MEMC_GEN_1_SCB_NOREQ_INTR_WRITE_CLEAR 0x0001b0001c /* [CFG][32] MEMC No Request interrupt write clear register */
#define BCHP_MEMC_GEN_1_SCB_CMD_INTR_INFO        0x0001b00020 /* [RO][32] MEMC Illegal Command Interrupt Information */
#define BCHP_MEMC_GEN_1_SCB_CMD_INTR_WRITE_CLEAR 0x0001b00024 /* [CFG][32] MEMC Command interrupt write clear register */
#define BCHP_MEMC_GEN_1_SCB_START_ADDR_INTR_INFO 0x0001b00028 /* [RO][32] MEMC Illegal Start Address Interrupt Information */
#define BCHP_MEMC_GEN_1_SCB_START_ADDR_INTR_WRITE_CLEAR 0x0001b0002c /* [CFG][32] MEMC Illegal Start Addr interrupt write clear register */
#define BCHP_MEMC_GEN_1_SCB_LAST_WRITE_ERROR_INFO 0x0001b00030 /* [RO][32] MEMC Missing SCB last write pulse error information */
#define BCHP_MEMC_GEN_1_SCB_LAST_WRITE_ERROR_INFO2 0x0001b00034 /* [RO][32] MEMC Missing SCB Client ID for last write pulse errors */
#define BCHP_MEMC_GEN_1_SCB_LAST_WRITE_ERROR_WRITE_CLEAR 0x0001b00038 /* [CFG][32] MEMC scb Missing SCB last write pulse write clear register */
#define BCHP_MEMC_GEN_1_CMD_TRACE_FIFO_MODE      0x0001b0003c /* [CFG][32] Mode of the SCB command trace FIFO */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0            0x0001b00040 /* [RO][32] Current DATA command pushed out from sequencer. */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1            0x0001b00044 /* [RO][32] Current DATA command pushed out from sequencer. */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2            0x0001b00048 /* [RO][32] Current DATA command pushed out from sequencer. */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3            0x0001b0004c /* [RO][32] Current DATA command pushed out from sequencer. */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4            0x0001b00050 /* [RO][32] Current DATA command pushed out from sequencer. */
#define BCHP_MEMC_GEN_1_SEQ_INPUT_DBG_INFO       0x0001b00054 /* [RO][32] Current input from CMD formatter to seq. */
#define BCHP_MEMC_GEN_1_MISC_SEQ_DBG_INFO        0x0001b00058 /* [RO][32] Status register of MISC command Sequencer. */
#define BCHP_MEMC_GEN_1_BIU_DBG_INFO             0x0001b0005c /* [RO][32] Debug information from BIU> */
#define BCHP_MEMC_GEN_1_MISC_BIU_MSA_REG         0x0001b00068 /* [CFG][32] MISC BIU Control register */
#define BCHP_MEMC_GEN_1_SCB_NOREQ_CMDBUS_INTR_INFO_0 0x0001b0006c /* [RO][32] MEMC Premature Request Withdrawal Interrupt, SCB CMD bus Information, bits 31:0 */
#define BCHP_MEMC_GEN_1_SCB_NOREQ_CMDBUS_INTR_INFO_1 0x0001b00070 /* [RO][32] MEMC Premature Request Withdrawal Interrupt, SCB CMD bus Information, bits 47:32 */
#define BCHP_MEMC_GEN_1_SPARE_1                  0x0001b00074 /* [RW][32] Spare Register 1 . */
#define BCHP_MEMC_GEN_1_SPARE_2                  0x0001b00078 /* [RW][32] Spare Register 2 . */
#define BCHP_MEMC_GEN_1_SPARE_RO_1               0x0001b0007c /* [RO][32] Read only Spare Register 0 . */
#define BCHP_MEMC_GEN_1_SPARE_RO_2               0x0001b00080 /* [RO][32] Read only Spare Register 1 . */
#define BCHP_MEMC_GEN_1_FIFO_ERROR               0x0001b00088 /* [RW][32] FIFO Error Status Register */
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0         0x0001b0008c /* [RW][32] PFRI FIFO Error Status Register 0 */
#define BCHP_MEMC_GEN_1_ZQCS_CONTROL             0x0001b000e0 /* [CFG][32] ZQCS Client Control */
#define BCHP_MEMC_GEN_1_ZQCS_ADDR                0x0001b000e4 /* [CFG][32] ZQCS Client Address */
#define BCHP_MEMC_GEN_1_ZQCS_PERIOD              0x0001b000e8 /* [CFG][32] ZQCS Client Request Period */
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_CONTROL        0x0001b000ec /* [CFG][32] ZQCS Client Control for Second Command of Paired Command */
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_ADDR           0x0001b000f0 /* [CFG][32] ZQCS Client Address for Second Command of Paired Command */
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_DELAY          0x0001b000f4 /* [CFG][32] ZQCS Client Paired Command Delay */
#define BCHP_MEMC_GEN_1_ZQCS_STATUS              0x0001b000f8 /* [RO][32] ZQCS Client Status */
#define BCHP_MEMC_GEN_1_PFRI_0_PAGE_BRK_INTR_INFO_0 0x0001b00100 /* [RO][32] PFRI 0 Page Break Interrupt Information Register 0 */
#define BCHP_MEMC_GEN_1_PFRI_0_PAGE_BRK_INTR_INFO_1 0x0001b00104 /* [RO][32] PFRI 0 Page Break Interrupt Information Register 1 */
#define BCHP_MEMC_GEN_1_PFRI_0_VIOL_VALID        0x0001b00108 /* [RO][32] PFRI 0 Violation Valid Register */
#define BCHP_MEMC_GEN_1_PFRI_0_VIOL_ADDR_LSB     0x0001b0010c /* [RO][32] PFRI 0 Violation Address LSB Register */
#define BCHP_MEMC_GEN_1_PFRI_0_VIOL_ADDR_MSB     0x0001b00110 /* [RO][32] PFRI 0 Violation Address MSB Register */
#define BCHP_MEMC_GEN_1_PFRI_0_VIOLATION_INFO_WRITE_CLEAR 0x0001b00114 /* [CFG][32] PFRI 0 violation info write clear register */
#define BCHP_MEMC_GEN_1_PFRI_0_LADDR_FIFO_DEPTH_COUNT 0x0001b00118 /* [CFG][32] PFRI 0 Laddr fifo depth count register */
#define BCHP_MEMC_GEN_1_PFRI_0_LADDR_FIFO_STATUS 0x0001b0011c /* [RO][32] PFRI 0 Laddr fifo status register */
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_CONFIG   0x0001b00120 /* [CFG][32] PFRI 0 Throttle Configuration */
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_FILTER_CTRL 0x0001b00124 /* [CFG][32] PFRI 0 Throttle Filter Control */
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_THRESH0  0x0001b00128 /* [CFG][32] PFRI 0 Throttle Threshold 0 */
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_THRESH1  0x0001b0012c /* [CFG][32] PFRI 0 Throttle Threshold 1 */
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_STATUS   0x0001b00130 /* [RW][32] PFRI 0 Throttle Status */
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_STATE_MAX 0x0001b00134 /* [RW][32] PFRI 0 Throttle State Max */
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_COUNT_NORM 0x0001b00138 /* [RW][32] PFRI 0 Throttle Count Normal Priority */
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_COUNT_ALT 0x0001b0013c /* [RW][32] PFRI 0 Throttle Count Alternate Prioirty */
#define BCHP_MEMC_GEN_1_PFRI_1_PAGE_BRK_INTR_INFO_0 0x0001b00140 /* [RO][32] PFRI 1 Page Break Interrupt Information Register 0 */
#define BCHP_MEMC_GEN_1_PFRI_1_PAGE_BRK_INTR_INFO_1 0x0001b00144 /* [RO][32] PFRI 1 Page Break Interrupt Information Register 1 */
#define BCHP_MEMC_GEN_1_PFRI_1_VIOL_VALID        0x0001b00148 /* [RO][32] PFRI 1 Violation Valid Register */
#define BCHP_MEMC_GEN_1_PFRI_1_VIOL_ADDR_LSB     0x0001b0014c /* [RO][32] PFRI 1 Violation Address LSB Register */
#define BCHP_MEMC_GEN_1_PFRI_1_VIOL_ADDR_MSB     0x0001b00150 /* [RO][32] PFRI 1 Violation Address MSB Register */
#define BCHP_MEMC_GEN_1_PFRI_1_VIOLATION_INFO_WRITE_CLEAR 0x0001b00154 /* [CFG][32] PFRI 1 violation info write clear register */
#define BCHP_MEMC_GEN_1_PFRI_1_LADDR_FIFO_DEPTH_COUNT 0x0001b00158 /* [CFG][32] PFRI 1 Laddr fifo depth count register */
#define BCHP_MEMC_GEN_1_PFRI_1_LADDR_FIFO_STATUS 0x0001b0015c /* [RO][32] PFRI 1 Laddr fifo status register */
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_CONFIG   0x0001b00160 /* [CFG][32] PFRI 1 Throttle Configuration */
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_FILTER_CTRL 0x0001b00164 /* [CFG][32] PFRI 1 Throttle Filter Control */
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_THRESH0  0x0001b00168 /* [CFG][32] PFRI 1 Throttle Threshold 0 */
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_THRESH1  0x0001b0016c /* [CFG][32] PFRI 1 Throttle Threshold 1 */
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_STATUS   0x0001b00170 /* [RW][32] PFRI 1 Throttle Status */
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_STATE_MAX 0x0001b00174 /* [RW][32] PFRI 1 Throttle State Max */
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_COUNT_NORM 0x0001b00178 /* [RW][32] PFRI 1 Throttle Count Normal Priority */
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_COUNT_ALT 0x0001b0017c /* [RW][32] PFRI 1 Throttle Count Alternate Prioirty */
#define BCHP_MEMC_GEN_1_PFRI_2_PAGE_BRK_INTR_INFO_0 0x0001b00180 /* [RO][32] PFRI 2 Page Break Interrupt Information Register 0 */
#define BCHP_MEMC_GEN_1_PFRI_2_PAGE_BRK_INTR_INFO_1 0x0001b00184 /* [RO][32] PFRI 2 Page Break Interrupt Information Register 1 */
#define BCHP_MEMC_GEN_1_PFRI_2_VIOL_VALID        0x0001b00188 /* [RO][32] PFRI 2 Violation Valid Register */
#define BCHP_MEMC_GEN_1_PFRI_2_VIOL_ADDR_LSB     0x0001b0018c /* [RO][32] PFRI 2 Violation Address LSB Register */
#define BCHP_MEMC_GEN_1_PFRI_2_VIOL_ADDR_MSB     0x0001b00190 /* [RO][32] PFRI 2 Violation Address MSB Register */
#define BCHP_MEMC_GEN_1_PFRI_2_VIOLATION_INFO_WRITE_CLEAR 0x0001b00194 /* [CFG][32] PFRI 2 violation info write clear register */
#define BCHP_MEMC_GEN_1_PFRI_2_LADDR_FIFO_DEPTH_COUNT 0x0001b00198 /* [CFG][32] PFRI 2 Laddr fifo depth count register */
#define BCHP_MEMC_GEN_1_PFRI_2_LADDR_FIFO_STATUS 0x0001b0019c /* [RO][32] PFRI 2 Laddr fifo status register */
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_CONFIG   0x0001b001a0 /* [CFG][32] PFRI 2 Throttle Configuration */
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_FILTER_CTRL 0x0001b001a4 /* [CFG][32] PFRI 2 Throttle Filter Control */
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_THRESH0  0x0001b001a8 /* [CFG][32] PFRI 2 Throttle Threshold 0 */
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_THRESH1  0x0001b001ac /* [CFG][32] PFRI 2 Throttle Threshold 1 */
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_STATUS   0x0001b001b0 /* [RW][32] PFRI 2 Throttle Status */
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_STATE_MAX 0x0001b001b4 /* [RW][32] PFRI 2 Throttle State Max */
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_COUNT_NORM 0x0001b001b8 /* [RW][32] PFRI 2 Throttle Count Normal Priority */
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_COUNT_ALT 0x0001b001bc /* [RW][32] PFRI 2 Throttle Count Alternate Prioirty */
#define BCHP_MEMC_GEN_1_PFRI_3_PAGE_BRK_INTR_INFO_0 0x0001b001c0 /* [RO][32] PFRI 3 Page Break Interrupt Information Register 0 */
#define BCHP_MEMC_GEN_1_PFRI_3_PAGE_BRK_INTR_INFO_1 0x0001b001c4 /* [RO][32] PFRI 3 Page Break Interrupt Information Register 1 */
#define BCHP_MEMC_GEN_1_PFRI_3_VIOL_VALID        0x0001b001c8 /* [RO][32] PFRI 3 Violation Valid Register */
#define BCHP_MEMC_GEN_1_PFRI_3_VIOL_ADDR_LSB     0x0001b001cc /* [RO][32] PFRI 3 Violation Address LSB Register */
#define BCHP_MEMC_GEN_1_PFRI_3_VIOL_ADDR_MSB     0x0001b001d0 /* [RO][32] PFRI 3 Violation Address MSB Register */
#define BCHP_MEMC_GEN_1_PFRI_3_VIOLATION_INFO_WRITE_CLEAR 0x0001b001d4 /* [CFG][32] PFRI 3 violation info write clear register */
#define BCHP_MEMC_GEN_1_PFRI_3_LADDR_FIFO_DEPTH_COUNT 0x0001b001d8 /* [CFG][32] PFRI 3 Laddr fifo depth count register */
#define BCHP_MEMC_GEN_1_PFRI_3_LADDR_FIFO_STATUS 0x0001b001dc /* [RO][32] PFRI 3 Laddr fifo status register */
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_CONFIG   0x0001b001e0 /* [CFG][32] PFRI 3 Throttle Configuration */
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_FILTER_CTRL 0x0001b001e4 /* [CFG][32] PFRI 3 Throttle Filter Control */
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_THRESH0  0x0001b001e8 /* [CFG][32] PFRI 3 Throttle Threshold 0 */
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_THRESH1  0x0001b001ec /* [CFG][32] PFRI 3 Throttle Threshold 1 */
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_STATUS   0x0001b001f0 /* [RW][32] PFRI 3 Throttle Status */
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_STATE_MAX 0x0001b001f4 /* [RW][32] PFRI 3 Throttle State Max */
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_COUNT_NORM 0x0001b001f8 /* [RW][32] PFRI 3 Throttle Count Normal Priority */
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_COUNT_ALT 0x0001b001fc /* [RW][32] PFRI 3 Throttle Count Alternate Prioirty */
#define BCHP_MEMC_GEN_1_MCP_0_REQ_FIFO_DEPTH     0x0001b00300 /* [RO][32] MCP Interface 0 Request Fifo Depth */
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_LSB 0x0001b00304 /* [RO][32] MCP 0 Violation Status LSB */
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_MSB 0x0001b00308 /* [RO][32] MCP 0 Violation Status MSB */
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_SUB_ID 0x0001b0030c /* [RO][32] MCP 0 Violation Status Sub_Id */
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_WRITE_CLEAR 0x0001b00310 /* [CFG][32] MCP 0 Violation Write Clear */
#define BCHP_MEMC_GEN_1_MCP_1_REQ_FIFO_DEPTH     0x0001b00314 /* [RO][32] MCP Interface 1 Request Fifo Depth */
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_LSB 0x0001b00318 /* [RO][32] MCP 1 Violation Status LSB */
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_MSB 0x0001b0031c /* [RO][32] MCP 1 Violation Status MSB */
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_SUB_ID 0x0001b00320 /* [RO][32] MCP 1 Violation Status Sub_Id */
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_WRITE_CLEAR 0x0001b00324 /* [CFG][32] MCP 1 Violation Write Clear */
#define BCHP_MEMC_GEN_1_AXI_0_CONFIG             0x0001b00380 /* [CFG][32] AXI 0 Configuration Register */
#define BCHP_MEMC_GEN_1_AXI_0_FIFO_THRESHOLD     0x0001b00384 /* [CFG][32] AXI 0 FIFO Threshold Register */
#define BCHP_MEMC_GEN_1_AXI_1_CONFIG             0x0001b00388 /* [CFG][32] AXI 1 Configuration Register */
#define BCHP_MEMC_GEN_1_AXI_1_FIFO_THRESHOLD     0x0001b0038c /* [CFG][32] AXI 1 FIFO Threshold Register */
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_ENABLE      0x0001b005d0 /* [CFG][32] Test CRC control register */
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_0           0x0001b005d4 /* [RO][32] Test CRC read data 0 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_1           0x0001b005d8 /* [RO][32] Test CRC read data 1 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_2           0x0001b005dc /* [RO][32] Test CRC read data 2 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_3           0x0001b005e0 /* [RO][32] Test CRC read data 3 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_4           0x0001b005e4 /* [RO][32] Test CRC read data 4 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_5           0x0001b005e8 /* [RO][32] Test CRC read data 5 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_6           0x0001b005ec /* [RO][32] Test CRC read data 6 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_LFSR        0x0001b005f0 /* [RW][32] Test CRC LFSR State */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_ENABLE     0x0001b00600 /* [CFG][32] CRC Unit 0 SCB read/write data enable register */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_0          0x0001b00604 /* [RO][32] CRC Unit 0 SCB read data 0 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_1          0x0001b00608 /* [RO][32] CRC Unit 0 SCB read data 1 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_2          0x0001b0060c /* [RO][32] CRC Unit 0 SCB read data 2 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_3          0x0001b00610 /* [RO][32] CRC Unit 0 SCB read data 3 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_4          0x0001b00614 /* [RO][32] CRC Unit 0 SCB read data 4 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_5          0x0001b00618 /* [RO][32] CRC Unit 0 SCB read data 5 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_6          0x0001b0061c /* [RO][32] CRC Unit 0 SCB read data 6 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_7          0x0001b00620 /* [RO][32] CRC Unit 0 SCB read data 7 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_8          0x0001b00624 /* [RO][32] CRC Unit 0 SCB read data 8 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_9          0x0001b00628 /* [RO][32] CRC Unit 0 SCB read data 9 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_10         0x0001b0062c /* [RO][32] CRC Unit 0 SCB read data 10 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_11         0x0001b00630 /* [RO][32] CRC Unit 0 SCB read data 11 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_12         0x0001b00634 /* [RO][32] CRC Unit 0 SCB read data 12 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_13         0x0001b00638 /* [RO][32] CRC Unit 0 SCB read data 13 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_14         0x0001b0063c /* [RO][32] CRC Unit 0 SCB read data 14 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_15         0x0001b00640 /* [RO][32] CRC Unit 0 SCB read data 15 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_16         0x0001b00644 /* [RO][32] CRC Unit 0 SCB read data 16 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_17         0x0001b00648 /* [RO][32] CRC Unit 0 SCB read data 17 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_ENABLE     0x0001b0064c /* [CFG][32] CRC Unit 1 SCB read/write data enable register */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_0          0x0001b00650 /* [RO][32] CRC Unit 1 SCB read data 0 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_1          0x0001b00654 /* [RO][32] CRC Unit 1 SCB read data 1 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_2          0x0001b00658 /* [RO][32] CRC Unit 1 SCB read data 2 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_3          0x0001b0065c /* [RO][32] CRC Unit 1 SCB read data 3 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_4          0x0001b00660 /* [RO][32] CRC Unit 1 SCB read data 4 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_5          0x0001b00664 /* [RO][32] CRC Unit 1 SCB read data 5 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_6          0x0001b00668 /* [RO][32] CRC Unit 1 SCB read data 6 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_7          0x0001b0066c /* [RO][32] CRC Unit 1 SCB read data 7 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_8          0x0001b00670 /* [RO][32] CRC Unit 1 SCB read data 8 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_9          0x0001b00674 /* [RO][32] CRC Unit 1 SCB read data 9 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_10         0x0001b00678 /* [RO][32] CRC Unit 1 SCB read data 10 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_11         0x0001b0067c /* [RO][32] CRC Unit 1 SCB read data 11 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_12         0x0001b00680 /* [RO][32] CRC Unit 1 SCB read data 12 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_13         0x0001b00684 /* [RO][32] CRC Unit 1 SCB read data 13 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_14         0x0001b00688 /* [RO][32] CRC Unit 1 SCB read data 14 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_15         0x0001b0068c /* [RO][32] CRC Unit 1 SCB read data 15 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_16         0x0001b00690 /* [RO][32] CRC Unit 1 SCB read data 16 register */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_17         0x0001b00694 /* [RO][32] CRC Unit 1 SCB read data 17 register */
#define BCHP_MEMC_GEN_1_MSA_MODE                 0x0001b006c0 /* [CFG][32] MSA Control Register */
#define BCHP_MEMC_GEN_1_MSA_STATUS               0x0001b006c4 /* [RW][32] MSA Status Register */
#define BCHP_MEMC_GEN_1_MSA_CMD_TYPE             0x0001b006c8 /* [CFG][32] MSA Command Type Register */
#define BCHP_MEMC_GEN_1_MSA_CMD_TRIGGER          0x0001b006cc /* [WO][32] MSA Command Trigger Register */
#define BCHP_MEMC_GEN_1_MSA_CMD_ADDR             0x0001b006d0 /* [CFG][64] MSA Address Register */
#define BCHP_MEMC_GEN_1_MSA_MALL                 0x0001b006d8 /* [WO][32] MSA Block Write Mask Register */
#define BCHP_MEMC_GEN_1_MSA_DALL                 0x0001b006dc /* [WO][32] MSA Block Write Data Register */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA_CLR          0x0001b006e0 /* [CFG][32] MSA Read Data Clear register */
#define BCHP_MEMC_GEN_1_MSA_DQM                  0x0001b006e4 /* [RW][32] MSA DQM 0 Register */
#define BCHP_MEMC_GEN_1_MSA_DQM1                 0x0001b006e8 /* [RW][32] MSA DQM 1 Register */
#define BCHP_MEMC_GEN_1_MSA_DQM2                 0x0001b006ec /* [RW][32] MSA DQM 2 Register */
#define BCHP_MEMC_GEN_1_MSA_DQM3                 0x0001b006f0 /* [RW][32] MSA DQM 3 Register */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA0             0x0001b00700 /* [RW][32] MSA Write Data 0 Register */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA1             0x0001b00704 /* [RW][32] MSA Write Data 1 Register */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA2             0x0001b00708 /* [RW][32] MSA Write Data 2 Register */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA3             0x0001b0070c /* [RW][32] MSA Write Data 3 Register */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA4             0x0001b00710 /* [RW][32] MSA Write Data 4 Register */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA5             0x0001b00714 /* [RW][32] MSA Write Data 5 Register */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA6             0x0001b00718 /* [RW][32] MSA Write Data 6 Register */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA7             0x0001b0071c /* [RW][32] MSA Write Data 7 Register */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA8             0x0001b00720 /* [RW][32] MSA Write Data 8 Register */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA9             0x0001b00724 /* [RW][32] MSA Write Data 9 Register */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA10            0x0001b00728 /* [RW][32] MSA Write Data 10 Register */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA11            0x0001b0072c /* [RW][32] MSA Write Data 11 Register */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA12            0x0001b00730 /* [RW][32] MSA Write Data 12 Register */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA13            0x0001b00734 /* [RW][32] MSA Write Data 13 Register */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA14            0x0001b00738 /* [RW][32] MSA Write Data 14 Register */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA15            0x0001b0073c /* [RW][32] MSA Write Data 15 Register */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA16            0x0001b00740 /* [RW][32] MSA Write Data 16 Register */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA17            0x0001b00744 /* [RW][32] MSA Write Data 17 Register */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA18            0x0001b00748 /* [RW][32] MSA Write Data 18 Register */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA19            0x0001b0074c /* [RW][32] MSA Write Data 19 Register */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA20            0x0001b00750 /* [RW][32] MSA Write Data 20 Register */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA21            0x0001b00754 /* [RW][32] MSA Write Data 21 Register */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA22            0x0001b00758 /* [RW][32] MSA Write Data 22 Register */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA23            0x0001b0075c /* [RW][32] MSA Write Data 23 Register */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA24            0x0001b00760 /* [RW][32] MSA Write Data 24 Register */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA25            0x0001b00764 /* [RW][32] MSA Write Data 25 Register */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA26            0x0001b00768 /* [RW][32] MSA Write Data 26 Register */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA27            0x0001b0076c /* [RW][32] MSA Write Data 27 Register */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA28            0x0001b00770 /* [RW][32] MSA Write Data 28 Register */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA29            0x0001b00774 /* [RW][32] MSA Write Data 29 Register */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA30            0x0001b00778 /* [RW][32] MSA Write Data 30 Register */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA31            0x0001b0077c /* [RW][32] MSA Write Data 31 Register */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA0             0x0001b00780 /* [RO][32] MSA Read Data 0 Register */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA1             0x0001b00784 /* [RO][32] MSA Read Data 1 Register */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA2             0x0001b00788 /* [RO][32] MSA Read Data 2 Register */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA3             0x0001b0078c /* [RO][32] MSA Read Data 3 Register */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA4             0x0001b00790 /* [RO][32] MSA Read Data 4 Register */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA5             0x0001b00794 /* [RO][32] MSA Read Data 5 Register */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA6             0x0001b00798 /* [RO][32] MSA Read Data 6 Register */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA7             0x0001b0079c /* [RO][32] MSA Read Data 7 Register */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA8             0x0001b007a0 /* [RO][32] MSA Read Data 8 Register */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA9             0x0001b007a4 /* [RO][32] MSA Read Data 9 Register */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA10            0x0001b007a8 /* [RO][32] MSA Read Data 10 Register */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA11            0x0001b007ac /* [RO][32] MSA Read Data 11 Register */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA12            0x0001b007b0 /* [RO][32] MSA Read Data 12 Register */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA13            0x0001b007b4 /* [RO][32] MSA Read Data 13 Register */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA14            0x0001b007b8 /* [RO][32] MSA Read Data 14 Register */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA15            0x0001b007bc /* [RO][32] MSA Read Data 15 Register */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA16            0x0001b007c0 /* [RO][32] MSA Read Data 16 Register */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA17            0x0001b007c4 /* [RO][32] MSA Read Data 17 Register */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA18            0x0001b007c8 /* [RO][32] MSA Read Data 18 Register */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA19            0x0001b007cc /* [RO][32] MSA Read Data 19 Register */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA20            0x0001b007d0 /* [RO][32] MSA Read Data 20 Register */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA21            0x0001b007d4 /* [RO][32] MSA Read Data 21 Register */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA22            0x0001b007d8 /* [RO][32] MSA Read Data 22 Register */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA23            0x0001b007dc /* [RO][32] MSA Read Data 23 Register */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA24            0x0001b007e0 /* [RO][32] MSA Read Data 24 Register */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA25            0x0001b007e4 /* [RO][32] MSA Read Data 25 Register */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA26            0x0001b007e8 /* [RO][32] MSA Read Data 26 Register */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA27            0x0001b007ec /* [RO][32] MSA Read Data 27 Register */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA28            0x0001b007f0 /* [RO][32] MSA Read Data 28 Register */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA29            0x0001b007f4 /* [RO][32] MSA Read Data 29 Register */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA30            0x0001b007f8 /* [RO][32] MSA Read Data 30 Register */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA31            0x0001b007fc /* [RO][32] MSA Read Data 31 Register */

/***************************************************************************
 *CORE_REV_ID - Memory-Controller-Core  Revision ID Register.
 ***************************************************************************/
/* MEMC_GEN_1 :: CORE_REV_ID :: reserved0 [31:16] */
#define BCHP_MEMC_GEN_1_CORE_REV_ID_reserved0_MASK                 0xffff0000
#define BCHP_MEMC_GEN_1_CORE_REV_ID_reserved0_SHIFT                16

/* MEMC_GEN_1 :: CORE_REV_ID :: ARCH_REV_ID [15:12] */
#define BCHP_MEMC_GEN_1_CORE_REV_ID_ARCH_REV_ID_MASK               0x0000f000
#define BCHP_MEMC_GEN_1_CORE_REV_ID_ARCH_REV_ID_SHIFT              12
#define BCHP_MEMC_GEN_1_CORE_REV_ID_ARCH_REV_ID_DEFAULT            0x0000000b

/* MEMC_GEN_1 :: CORE_REV_ID :: CFG_REV_ID [11:08] */
#define BCHP_MEMC_GEN_1_CORE_REV_ID_CFG_REV_ID_MASK                0x00000f00
#define BCHP_MEMC_GEN_1_CORE_REV_ID_CFG_REV_ID_SHIFT               8
#define BCHP_MEMC_GEN_1_CORE_REV_ID_CFG_REV_ID_DEFAULT             0x00000003

/* MEMC_GEN_1 :: CORE_REV_ID :: SUB_CFG_REV_ID [07:04] */
#define BCHP_MEMC_GEN_1_CORE_REV_ID_SUB_CFG_REV_ID_MASK            0x000000f0
#define BCHP_MEMC_GEN_1_CORE_REV_ID_SUB_CFG_REV_ID_SHIFT           4
#define BCHP_MEMC_GEN_1_CORE_REV_ID_SUB_CFG_REV_ID_DEFAULT         0x00000001

/* MEMC_GEN_1 :: CORE_REV_ID :: METAL_LAYER_ID [03:00] */
#define BCHP_MEMC_GEN_1_CORE_REV_ID_METAL_LAYER_ID_MASK            0x0000000f
#define BCHP_MEMC_GEN_1_CORE_REV_ID_METAL_LAYER_ID_SHIFT           0
#define BCHP_MEMC_GEN_1_CORE_REV_ID_METAL_LAYER_ID_DEFAULT         0x00000000

/***************************************************************************
 *CORE_OPTIONS - Memory-Controller-Core Options Register.
 ***************************************************************************/
/* MEMC_GEN_1 :: CORE_OPTIONS :: INTERFACE_DISABLED [31:31] */
#define BCHP_MEMC_GEN_1_CORE_OPTIONS_INTERFACE_DISABLED_MASK       0x80000000
#define BCHP_MEMC_GEN_1_CORE_OPTIONS_INTERFACE_DISABLED_SHIFT      31
#define BCHP_MEMC_GEN_1_CORE_OPTIONS_INTERFACE_DISABLED_DEFAULT    0x00000000

/* MEMC_GEN_1 :: CORE_OPTIONS :: reserved0 [30:12] */
#define BCHP_MEMC_GEN_1_CORE_OPTIONS_reserved0_MASK                0x7ffff000
#define BCHP_MEMC_GEN_1_CORE_OPTIONS_reserved0_SHIFT               12

/* MEMC_GEN_1 :: CORE_OPTIONS :: DRAM_MAP_ENCODING [11:08] */
#define BCHP_MEMC_GEN_1_CORE_OPTIONS_DRAM_MAP_ENCODING_MASK        0x00000f00
#define BCHP_MEMC_GEN_1_CORE_OPTIONS_DRAM_MAP_ENCODING_SHIFT       8
#define BCHP_MEMC_GEN_1_CORE_OPTIONS_DRAM_MAP_ENCODING_DEFAULT     0x00000001

/* MEMC_GEN_1 :: CORE_OPTIONS :: reserved1 [07:03] */
#define BCHP_MEMC_GEN_1_CORE_OPTIONS_reserved1_MASK                0x000000f8
#define BCHP_MEMC_GEN_1_CORE_OPTIONS_reserved1_SHIFT               3

/* MEMC_GEN_1 :: CORE_OPTIONS :: DTU [02:02] */
#define BCHP_MEMC_GEN_1_CORE_OPTIONS_DTU_MASK                      0x00000004
#define BCHP_MEMC_GEN_1_CORE_OPTIONS_DTU_SHIFT                     2
#define BCHP_MEMC_GEN_1_CORE_OPTIONS_DTU_DEFAULT                   0x00000000

/* MEMC_GEN_1 :: CORE_OPTIONS :: DPFE [01:01] */
#define BCHP_MEMC_GEN_1_CORE_OPTIONS_DPFE_MASK                     0x00000002
#define BCHP_MEMC_GEN_1_CORE_OPTIONS_DPFE_SHIFT                    1
#define BCHP_MEMC_GEN_1_CORE_OPTIONS_DPFE_DEFAULT                  0x00000000

/* MEMC_GEN_1 :: CORE_OPTIONS :: UBUS_BRIDGE [00:00] */
#define BCHP_MEMC_GEN_1_CORE_OPTIONS_UBUS_BRIDGE_MASK              0x00000001
#define BCHP_MEMC_GEN_1_CORE_OPTIONS_UBUS_BRIDGE_SHIFT             0
#define BCHP_MEMC_GEN_1_CORE_OPTIONS_UBUS_BRIDGE_DEFAULT           0x00000000

/***************************************************************************
 *CORE_PDEPTH - Memory-Controller-Core PDEPTH Register
 ***************************************************************************/
/* MEMC_GEN_1 :: CORE_PDEPTH :: reserved0 [31:05] */
#define BCHP_MEMC_GEN_1_CORE_PDEPTH_reserved0_MASK                 0xffffffe0
#define BCHP_MEMC_GEN_1_CORE_PDEPTH_reserved0_SHIFT                5

/* MEMC_GEN_1 :: CORE_PDEPTH :: PDEPTH [04:00] */
#define BCHP_MEMC_GEN_1_CORE_PDEPTH_PDEPTH_MASK                    0x0000001f
#define BCHP_MEMC_GEN_1_CORE_PDEPTH_PDEPTH_SHIFT                   0
#define BCHP_MEMC_GEN_1_CORE_PDEPTH_PDEPTH_DEFAULT                 0x00000014

/***************************************************************************
 *FIRMWARE_DEBUG - Spare register bits for firmware debug state tracing
 ***************************************************************************/
/* MEMC_GEN_1 :: FIRMWARE_DEBUG :: Reserved [31:04] */
#define BCHP_MEMC_GEN_1_FIRMWARE_DEBUG_Reserved_MASK               0xfffffff0
#define BCHP_MEMC_GEN_1_FIRMWARE_DEBUG_Reserved_SHIFT              4
#define BCHP_MEMC_GEN_1_FIRMWARE_DEBUG_Reserved_DEFAULT            0x00000000

/* MEMC_GEN_1 :: FIRMWARE_DEBUG :: STATE [03:00] */
#define BCHP_MEMC_GEN_1_FIRMWARE_DEBUG_STATE_MASK                  0x0000000f
#define BCHP_MEMC_GEN_1_FIRMWARE_DEBUG_STATE_SHIFT                 0
#define BCHP_MEMC_GEN_1_FIRMWARE_DEBUG_STATE_DEFAULT               0x00000000

/***************************************************************************
 *SM_TIMEOUT_INTR_INFO - MEMC State Machine Timeout Interrupt Information
 ***************************************************************************/
/* MEMC_GEN_1 :: SM_TIMEOUT_INTR_INFO :: reserved0 [31:08] */
#define BCHP_MEMC_GEN_1_SM_TIMEOUT_INTR_INFO_reserved0_MASK        0xffffff00
#define BCHP_MEMC_GEN_1_SM_TIMEOUT_INTR_INFO_reserved0_SHIFT       8

/* MEMC_GEN_1 :: SM_TIMEOUT_INTR_INFO :: STATE [07:00] */
#define BCHP_MEMC_GEN_1_SM_TIMEOUT_INTR_INFO_STATE_MASK            0x000000ff
#define BCHP_MEMC_GEN_1_SM_TIMEOUT_INTR_INFO_STATE_SHIFT           0
#define BCHP_MEMC_GEN_1_SM_TIMEOUT_INTR_INFO_STATE_DEFAULT         0x00000000

/***************************************************************************
 *SM_TIMEOUT_INTR_WRITE_CLEAR - MEMC State Machine timeout interrupt write clear register
 ***************************************************************************/
/* MEMC_GEN_1 :: SM_TIMEOUT_INTR_WRITE_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_1_SM_TIMEOUT_INTR_WRITE_CLEAR_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_GEN_1_SM_TIMEOUT_INTR_WRITE_CLEAR_reserved0_SHIFT 1

/* MEMC_GEN_1 :: SM_TIMEOUT_INTR_WRITE_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_GEN_1_SM_TIMEOUT_INTR_WRITE_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_GEN_1_SM_TIMEOUT_INTR_WRITE_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_GEN_1_SM_TIMEOUT_INTR_WRITE_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *SCB_NOREQ_INTR_INFO - MEMC Premature Request Withdrawal Interrupt Information
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_NOREQ_INTR_INFO :: VALID [31:31] */
#define BCHP_MEMC_GEN_1_SCB_NOREQ_INTR_INFO_VALID_MASK             0x80000000
#define BCHP_MEMC_GEN_1_SCB_NOREQ_INTR_INFO_VALID_SHIFT            31
#define BCHP_MEMC_GEN_1_SCB_NOREQ_INTR_INFO_VALID_DEFAULT          0x00000000

/* MEMC_GEN_1 :: SCB_NOREQ_INTR_INFO :: reserved0 [30:08] */
#define BCHP_MEMC_GEN_1_SCB_NOREQ_INTR_INFO_reserved0_MASK         0x7fffff00
#define BCHP_MEMC_GEN_1_SCB_NOREQ_INTR_INFO_reserved0_SHIFT        8

/* MEMC_GEN_1 :: SCB_NOREQ_INTR_INFO :: CLIENTID [07:00] */
#define BCHP_MEMC_GEN_1_SCB_NOREQ_INTR_INFO_CLIENTID_MASK          0x000000ff
#define BCHP_MEMC_GEN_1_SCB_NOREQ_INTR_INFO_CLIENTID_SHIFT         0
#define BCHP_MEMC_GEN_1_SCB_NOREQ_INTR_INFO_CLIENTID_DEFAULT       0x00000000

/***************************************************************************
 *SCB_NOREQ_INTR_WRITE_CLEAR - MEMC No Request interrupt write clear register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_NOREQ_INTR_WRITE_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_1_SCB_NOREQ_INTR_WRITE_CLEAR_reserved0_MASK  0xfffffffe
#define BCHP_MEMC_GEN_1_SCB_NOREQ_INTR_WRITE_CLEAR_reserved0_SHIFT 1

/* MEMC_GEN_1 :: SCB_NOREQ_INTR_WRITE_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_GEN_1_SCB_NOREQ_INTR_WRITE_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_GEN_1_SCB_NOREQ_INTR_WRITE_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_GEN_1_SCB_NOREQ_INTR_WRITE_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *SCB_CMD_INTR_INFO - MEMC Illegal Command Interrupt Information
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CMD_INTR_INFO :: VALID [31:31] */
#define BCHP_MEMC_GEN_1_SCB_CMD_INTR_INFO_VALID_MASK               0x80000000
#define BCHP_MEMC_GEN_1_SCB_CMD_INTR_INFO_VALID_SHIFT              31
#define BCHP_MEMC_GEN_1_SCB_CMD_INTR_INFO_VALID_DEFAULT            0x00000000

/* MEMC_GEN_1 :: SCB_CMD_INTR_INFO :: reserved0 [30:25] */
#define BCHP_MEMC_GEN_1_SCB_CMD_INTR_INFO_reserved0_MASK           0x7e000000
#define BCHP_MEMC_GEN_1_SCB_CMD_INTR_INFO_reserved0_SHIFT          25

/* MEMC_GEN_1 :: SCB_CMD_INTR_INFO :: REQ_TYPE [24:16] */
#define BCHP_MEMC_GEN_1_SCB_CMD_INTR_INFO_REQ_TYPE_MASK            0x01ff0000
#define BCHP_MEMC_GEN_1_SCB_CMD_INTR_INFO_REQ_TYPE_SHIFT           16
#define BCHP_MEMC_GEN_1_SCB_CMD_INTR_INFO_REQ_TYPE_DEFAULT         0x00000000

/* MEMC_GEN_1 :: SCB_CMD_INTR_INFO :: reserved1 [15:08] */
#define BCHP_MEMC_GEN_1_SCB_CMD_INTR_INFO_reserved1_MASK           0x0000ff00
#define BCHP_MEMC_GEN_1_SCB_CMD_INTR_INFO_reserved1_SHIFT          8

/* MEMC_GEN_1 :: SCB_CMD_INTR_INFO :: CLIENTID [07:00] */
#define BCHP_MEMC_GEN_1_SCB_CMD_INTR_INFO_CLIENTID_MASK            0x000000ff
#define BCHP_MEMC_GEN_1_SCB_CMD_INTR_INFO_CLIENTID_SHIFT           0
#define BCHP_MEMC_GEN_1_SCB_CMD_INTR_INFO_CLIENTID_DEFAULT         0x00000000

/***************************************************************************
 *SCB_CMD_INTR_WRITE_CLEAR - MEMC Command interrupt write clear register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CMD_INTR_WRITE_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_1_SCB_CMD_INTR_WRITE_CLEAR_reserved0_MASK    0xfffffffe
#define BCHP_MEMC_GEN_1_SCB_CMD_INTR_WRITE_CLEAR_reserved0_SHIFT   1

/* MEMC_GEN_1 :: SCB_CMD_INTR_WRITE_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_GEN_1_SCB_CMD_INTR_WRITE_CLEAR_WRITE_CLEAR_MASK  0x00000001
#define BCHP_MEMC_GEN_1_SCB_CMD_INTR_WRITE_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_GEN_1_SCB_CMD_INTR_WRITE_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *SCB_START_ADDR_INTR_INFO - MEMC Illegal Start Address Interrupt Information
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_START_ADDR_INTR_INFO :: VALID [31:31] */
#define BCHP_MEMC_GEN_1_SCB_START_ADDR_INTR_INFO_VALID_MASK        0x80000000
#define BCHP_MEMC_GEN_1_SCB_START_ADDR_INTR_INFO_VALID_SHIFT       31
#define BCHP_MEMC_GEN_1_SCB_START_ADDR_INTR_INFO_VALID_DEFAULT     0x00000000

/* MEMC_GEN_1 :: SCB_START_ADDR_INTR_INFO :: reserved0 [30:25] */
#define BCHP_MEMC_GEN_1_SCB_START_ADDR_INTR_INFO_reserved0_MASK    0x7e000000
#define BCHP_MEMC_GEN_1_SCB_START_ADDR_INTR_INFO_reserved0_SHIFT   25

/* MEMC_GEN_1 :: SCB_START_ADDR_INTR_INFO :: REQ_TYPE [24:16] */
#define BCHP_MEMC_GEN_1_SCB_START_ADDR_INTR_INFO_REQ_TYPE_MASK     0x01ff0000
#define BCHP_MEMC_GEN_1_SCB_START_ADDR_INTR_INFO_REQ_TYPE_SHIFT    16
#define BCHP_MEMC_GEN_1_SCB_START_ADDR_INTR_INFO_REQ_TYPE_DEFAULT  0x00000000

/* MEMC_GEN_1 :: SCB_START_ADDR_INTR_INFO :: reserved1 [15:13] */
#define BCHP_MEMC_GEN_1_SCB_START_ADDR_INTR_INFO_reserved1_MASK    0x0000e000
#define BCHP_MEMC_GEN_1_SCB_START_ADDR_INTR_INFO_reserved1_SHIFT   13

/* MEMC_GEN_1 :: SCB_START_ADDR_INTR_INFO :: ADDR [12:08] */
#define BCHP_MEMC_GEN_1_SCB_START_ADDR_INTR_INFO_ADDR_MASK         0x00001f00
#define BCHP_MEMC_GEN_1_SCB_START_ADDR_INTR_INFO_ADDR_SHIFT        8
#define BCHP_MEMC_GEN_1_SCB_START_ADDR_INTR_INFO_ADDR_DEFAULT      0x00000000

/* MEMC_GEN_1 :: SCB_START_ADDR_INTR_INFO :: CLIENTID [07:00] */
#define BCHP_MEMC_GEN_1_SCB_START_ADDR_INTR_INFO_CLIENTID_MASK     0x000000ff
#define BCHP_MEMC_GEN_1_SCB_START_ADDR_INTR_INFO_CLIENTID_SHIFT    0
#define BCHP_MEMC_GEN_1_SCB_START_ADDR_INTR_INFO_CLIENTID_DEFAULT  0x00000000

/***************************************************************************
 *SCB_START_ADDR_INTR_WRITE_CLEAR - MEMC Illegal Start Addr interrupt write clear register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_START_ADDR_INTR_WRITE_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_1_SCB_START_ADDR_INTR_WRITE_CLEAR_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_GEN_1_SCB_START_ADDR_INTR_WRITE_CLEAR_reserved0_SHIFT 1

/* MEMC_GEN_1 :: SCB_START_ADDR_INTR_WRITE_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_GEN_1_SCB_START_ADDR_INTR_WRITE_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_GEN_1_SCB_START_ADDR_INTR_WRITE_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_GEN_1_SCB_START_ADDR_INTR_WRITE_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *SCB_LAST_WRITE_ERROR_INFO - MEMC Missing SCB last write pulse error information
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_LAST_WRITE_ERROR_INFO :: VALID [31:31] */
#define BCHP_MEMC_GEN_1_SCB_LAST_WRITE_ERROR_INFO_VALID_MASK       0x80000000
#define BCHP_MEMC_GEN_1_SCB_LAST_WRITE_ERROR_INFO_VALID_SHIFT      31
#define BCHP_MEMC_GEN_1_SCB_LAST_WRITE_ERROR_INFO_VALID_DEFAULT    0x00000000

/* MEMC_GEN_1 :: SCB_LAST_WRITE_ERROR_INFO :: reserved0 [30:25] */
#define BCHP_MEMC_GEN_1_SCB_LAST_WRITE_ERROR_INFO_reserved0_MASK   0x7e000000
#define BCHP_MEMC_GEN_1_SCB_LAST_WRITE_ERROR_INFO_reserved0_SHIFT  25

/* MEMC_GEN_1 :: SCB_LAST_WRITE_ERROR_INFO :: NMB [24:15] */
#define BCHP_MEMC_GEN_1_SCB_LAST_WRITE_ERROR_INFO_NMB_MASK         0x01ff8000
#define BCHP_MEMC_GEN_1_SCB_LAST_WRITE_ERROR_INFO_NMB_SHIFT        15
#define BCHP_MEMC_GEN_1_SCB_LAST_WRITE_ERROR_INFO_NMB_DEFAULT      0x00000000

/* MEMC_GEN_1 :: SCB_LAST_WRITE_ERROR_INFO :: REQ_TYPE [14:06] */
#define BCHP_MEMC_GEN_1_SCB_LAST_WRITE_ERROR_INFO_REQ_TYPE_MASK    0x00007fc0
#define BCHP_MEMC_GEN_1_SCB_LAST_WRITE_ERROR_INFO_REQ_TYPE_SHIFT   6
#define BCHP_MEMC_GEN_1_SCB_LAST_WRITE_ERROR_INFO_REQ_TYPE_DEFAULT 0x00000000

/* MEMC_GEN_1 :: SCB_LAST_WRITE_ERROR_INFO :: ADDR [05:00] */
#define BCHP_MEMC_GEN_1_SCB_LAST_WRITE_ERROR_INFO_ADDR_MASK        0x0000003f
#define BCHP_MEMC_GEN_1_SCB_LAST_WRITE_ERROR_INFO_ADDR_SHIFT       0
#define BCHP_MEMC_GEN_1_SCB_LAST_WRITE_ERROR_INFO_ADDR_DEFAULT     0x00000000

/***************************************************************************
 *SCB_LAST_WRITE_ERROR_INFO2 - MEMC Missing SCB Client ID for last write pulse errors
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_LAST_WRITE_ERROR_INFO2 :: reserved0 [31:08] */
#define BCHP_MEMC_GEN_1_SCB_LAST_WRITE_ERROR_INFO2_reserved0_MASK  0xffffff00
#define BCHP_MEMC_GEN_1_SCB_LAST_WRITE_ERROR_INFO2_reserved0_SHIFT 8

/* MEMC_GEN_1 :: SCB_LAST_WRITE_ERROR_INFO2 :: CLIENTID [07:00] */
#define BCHP_MEMC_GEN_1_SCB_LAST_WRITE_ERROR_INFO2_CLIENTID_MASK   0x000000ff
#define BCHP_MEMC_GEN_1_SCB_LAST_WRITE_ERROR_INFO2_CLIENTID_SHIFT  0
#define BCHP_MEMC_GEN_1_SCB_LAST_WRITE_ERROR_INFO2_CLIENTID_DEFAULT 0x00000000

/***************************************************************************
 *SCB_LAST_WRITE_ERROR_WRITE_CLEAR - MEMC scb Missing SCB last write pulse write clear register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_LAST_WRITE_ERROR_WRITE_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_1_SCB_LAST_WRITE_ERROR_WRITE_CLEAR_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_GEN_1_SCB_LAST_WRITE_ERROR_WRITE_CLEAR_reserved0_SHIFT 1

/* MEMC_GEN_1 :: SCB_LAST_WRITE_ERROR_WRITE_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_GEN_1_SCB_LAST_WRITE_ERROR_WRITE_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_GEN_1_SCB_LAST_WRITE_ERROR_WRITE_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_GEN_1_SCB_LAST_WRITE_ERROR_WRITE_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *CMD_TRACE_FIFO_MODE - Mode of the SCB command trace FIFO
 ***************************************************************************/
/* MEMC_GEN_1 :: CMD_TRACE_FIFO_MODE :: reserved0 [31:17] */
#define BCHP_MEMC_GEN_1_CMD_TRACE_FIFO_MODE_reserved0_MASK         0xfffe0000
#define BCHP_MEMC_GEN_1_CMD_TRACE_FIFO_MODE_reserved0_SHIFT        17

/* MEMC_GEN_1 :: CMD_TRACE_FIFO_MODE :: UNFREEZE [16:16] */
#define BCHP_MEMC_GEN_1_CMD_TRACE_FIFO_MODE_UNFREEZE_MASK          0x00010000
#define BCHP_MEMC_GEN_1_CMD_TRACE_FIFO_MODE_UNFREEZE_SHIFT         16
#define BCHP_MEMC_GEN_1_CMD_TRACE_FIFO_MODE_UNFREEZE_DEFAULT       0x00000000

/* MEMC_GEN_1 :: CMD_TRACE_FIFO_MODE :: reserved1 [15:13] */
#define BCHP_MEMC_GEN_1_CMD_TRACE_FIFO_MODE_reserved1_MASK         0x0000e000
#define BCHP_MEMC_GEN_1_CMD_TRACE_FIFO_MODE_reserved1_SHIFT        13

/* MEMC_GEN_1 :: CMD_TRACE_FIFO_MODE :: TRIG_SMTO [12:12] */
#define BCHP_MEMC_GEN_1_CMD_TRACE_FIFO_MODE_TRIG_SMTO_MASK         0x00001000
#define BCHP_MEMC_GEN_1_CMD_TRACE_FIFO_MODE_TRIG_SMTO_SHIFT        12
#define BCHP_MEMC_GEN_1_CMD_TRACE_FIFO_MODE_TRIG_SMTO_DEFAULT      0x00000000

/* MEMC_GEN_1 :: CMD_TRACE_FIFO_MODE :: TRIG_NOREQ [11:11] */
#define BCHP_MEMC_GEN_1_CMD_TRACE_FIFO_MODE_TRIG_NOREQ_MASK        0x00000800
#define BCHP_MEMC_GEN_1_CMD_TRACE_FIFO_MODE_TRIG_NOREQ_SHIFT       11
#define BCHP_MEMC_GEN_1_CMD_TRACE_FIFO_MODE_TRIG_NOREQ_DEFAULT     0x00000000

/* MEMC_GEN_1 :: CMD_TRACE_FIFO_MODE :: TRIG_INV_CMD [10:10] */
#define BCHP_MEMC_GEN_1_CMD_TRACE_FIFO_MODE_TRIG_INV_CMD_MASK      0x00000400
#define BCHP_MEMC_GEN_1_CMD_TRACE_FIFO_MODE_TRIG_INV_CMD_SHIFT     10
#define BCHP_MEMC_GEN_1_CMD_TRACE_FIFO_MODE_TRIG_INV_CMD_DEFAULT   0x00000000

/* MEMC_GEN_1 :: CMD_TRACE_FIFO_MODE :: reserved2 [09:09] */
#define BCHP_MEMC_GEN_1_CMD_TRACE_FIFO_MODE_reserved2_MASK         0x00000200
#define BCHP_MEMC_GEN_1_CMD_TRACE_FIFO_MODE_reserved2_SHIFT        9

/* MEMC_GEN_1 :: CMD_TRACE_FIFO_MODE :: TRIG_START_ADDR [08:08] */
#define BCHP_MEMC_GEN_1_CMD_TRACE_FIFO_MODE_TRIG_START_ADDR_MASK   0x00000100
#define BCHP_MEMC_GEN_1_CMD_TRACE_FIFO_MODE_TRIG_START_ADDR_SHIFT  8
#define BCHP_MEMC_GEN_1_CMD_TRACE_FIFO_MODE_TRIG_START_ADDR_DEFAULT 0x00000000

/* MEMC_GEN_1 :: CMD_TRACE_FIFO_MODE :: reserved3 [07:04] */
#define BCHP_MEMC_GEN_1_CMD_TRACE_FIFO_MODE_reserved3_MASK         0x000000f0
#define BCHP_MEMC_GEN_1_CMD_TRACE_FIFO_MODE_reserved3_SHIFT        4

/* MEMC_GEN_1 :: CMD_TRACE_FIFO_MODE :: TRIG_ARC3 [03:03] */
#define BCHP_MEMC_GEN_1_CMD_TRACE_FIFO_MODE_TRIG_ARC3_MASK         0x00000008
#define BCHP_MEMC_GEN_1_CMD_TRACE_FIFO_MODE_TRIG_ARC3_SHIFT        3
#define BCHP_MEMC_GEN_1_CMD_TRACE_FIFO_MODE_TRIG_ARC3_DEFAULT      0x00000000

/* MEMC_GEN_1 :: CMD_TRACE_FIFO_MODE :: TRIG_ARC2 [02:02] */
#define BCHP_MEMC_GEN_1_CMD_TRACE_FIFO_MODE_TRIG_ARC2_MASK         0x00000004
#define BCHP_MEMC_GEN_1_CMD_TRACE_FIFO_MODE_TRIG_ARC2_SHIFT        2
#define BCHP_MEMC_GEN_1_CMD_TRACE_FIFO_MODE_TRIG_ARC2_DEFAULT      0x00000000

/* MEMC_GEN_1 :: CMD_TRACE_FIFO_MODE :: TRIG_ARC1 [01:01] */
#define BCHP_MEMC_GEN_1_CMD_TRACE_FIFO_MODE_TRIG_ARC1_MASK         0x00000002
#define BCHP_MEMC_GEN_1_CMD_TRACE_FIFO_MODE_TRIG_ARC1_SHIFT        1
#define BCHP_MEMC_GEN_1_CMD_TRACE_FIFO_MODE_TRIG_ARC1_DEFAULT      0x00000000

/* MEMC_GEN_1 :: CMD_TRACE_FIFO_MODE :: TRIG_ARC0 [00:00] */
#define BCHP_MEMC_GEN_1_CMD_TRACE_FIFO_MODE_TRIG_ARC0_MASK         0x00000001
#define BCHP_MEMC_GEN_1_CMD_TRACE_FIFO_MODE_TRIG_ARC0_SHIFT        0
#define BCHP_MEMC_GEN_1_CMD_TRACE_FIFO_MODE_TRIG_ARC0_DEFAULT      0x00000000

/***************************************************************************
 *SEQ_CMD_DBG_0 - Current DATA command pushed out from sequencer.
 ***************************************************************************/
/* MEMC_GEN_1 :: SEQ_CMD_DBG_0 :: reserved0 [31:25] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_reserved0_MASK               0xfe000000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_reserved0_SHIFT              25

/* MEMC_GEN_1 :: SEQ_CMD_DBG_0 :: CAS1_LAST [24:24] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_CAS1_LAST_MASK               0x01000000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_CAS1_LAST_SHIFT              24
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_CAS1_LAST_DEFAULT            0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_0 :: CAS1_AP [23:23] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_CAS1_AP_MASK                 0x00800000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_CAS1_AP_SHIFT                23
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_CAS1_AP_DEFAULT              0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_0 :: CAS1_BANK_ADDR [22:19] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_CAS1_BANK_ADDR_MASK          0x00780000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_CAS1_BANK_ADDR_SHIFT         19
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_CAS1_BANK_ADDR_DEFAULT       0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_0 :: CAS1_POSITION [18:17] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_CAS1_POSITION_MASK           0x00060000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_CAS1_POSITION_SHIFT          17
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_CAS1_POSITION_DEFAULT        0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_0 :: CAS1_ISSUED [16:16] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_CAS1_ISSUED_MASK             0x00010000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_CAS1_ISSUED_SHIFT            16
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_CAS1_ISSUED_DEFAULT          0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_0 :: CAS0_LAST [15:15] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_CAS0_LAST_MASK               0x00008000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_CAS0_LAST_SHIFT              15
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_CAS0_LAST_DEFAULT            0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_0 :: CAS0_AP [14:14] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_CAS0_AP_MASK                 0x00004000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_CAS0_AP_SHIFT                14
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_CAS0_AP_DEFAULT              0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_0 :: CAS0_BANK_ADDR [13:10] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_CAS0_BANK_ADDR_MASK          0x00003c00
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_CAS0_BANK_ADDR_SHIFT         10
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_CAS0_BANK_ADDR_DEFAULT       0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_0 :: CAS0_POSITION [09:08] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_CAS0_POSITION_MASK           0x00000300
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_CAS0_POSITION_SHIFT          8
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_CAS0_POSITION_DEFAULT        0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_0 :: CAS0_ISSUED [07:07] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_CAS0_ISSUED_MASK             0x00000080
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_CAS0_ISSUED_SHIFT            7
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_CAS0_ISSUED_DEFAULT          0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_0 :: RAS_BANK_ADDR [06:03] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_RAS_BANK_ADDR_MASK           0x00000078
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_RAS_BANK_ADDR_SHIFT          3
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_RAS_BANK_ADDR_DEFAULT        0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_0 :: RAS_POSITION [02:01] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_RAS_POSITION_MASK            0x00000006
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_RAS_POSITION_SHIFT           1
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_RAS_POSITION_DEFAULT         0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_0 :: RAS_ISSUED [00:00] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_RAS_ISSUED_MASK              0x00000001
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_RAS_ISSUED_SHIFT             0
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_0_RAS_ISSUED_DEFAULT           0x00000000

/***************************************************************************
 *SEQ_CMD_DBG_1 - Current DATA command pushed out from sequencer.
 ***************************************************************************/
/* MEMC_GEN_1 :: SEQ_CMD_DBG_1 :: reserved0 [31:25] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_reserved0_MASK               0xfe000000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_reserved0_SHIFT              25

/* MEMC_GEN_1 :: SEQ_CMD_DBG_1 :: CAS1_LAST [24:24] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_CAS1_LAST_MASK               0x01000000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_CAS1_LAST_SHIFT              24
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_CAS1_LAST_DEFAULT            0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_1 :: CAS1_AP [23:23] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_CAS1_AP_MASK                 0x00800000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_CAS1_AP_SHIFT                23
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_CAS1_AP_DEFAULT              0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_1 :: CAS1_BANK_ADDR [22:19] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_CAS1_BANK_ADDR_MASK          0x00780000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_CAS1_BANK_ADDR_SHIFT         19
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_CAS1_BANK_ADDR_DEFAULT       0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_1 :: CAS1_POSITION [18:17] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_CAS1_POSITION_MASK           0x00060000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_CAS1_POSITION_SHIFT          17
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_CAS1_POSITION_DEFAULT        0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_1 :: CAS1_ISSUED [16:16] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_CAS1_ISSUED_MASK             0x00010000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_CAS1_ISSUED_SHIFT            16
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_CAS1_ISSUED_DEFAULT          0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_1 :: CAS0_LAST [15:15] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_CAS0_LAST_MASK               0x00008000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_CAS0_LAST_SHIFT              15
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_CAS0_LAST_DEFAULT            0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_1 :: CAS0_AP [14:14] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_CAS0_AP_MASK                 0x00004000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_CAS0_AP_SHIFT                14
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_CAS0_AP_DEFAULT              0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_1 :: CAS0_BANK_ADDR [13:10] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_CAS0_BANK_ADDR_MASK          0x00003c00
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_CAS0_BANK_ADDR_SHIFT         10
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_CAS0_BANK_ADDR_DEFAULT       0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_1 :: CAS0_POSITION [09:08] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_CAS0_POSITION_MASK           0x00000300
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_CAS0_POSITION_SHIFT          8
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_CAS0_POSITION_DEFAULT        0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_1 :: CAS0_ISSUED [07:07] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_CAS0_ISSUED_MASK             0x00000080
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_CAS0_ISSUED_SHIFT            7
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_CAS0_ISSUED_DEFAULT          0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_1 :: RAS_BANK_ADDR [06:03] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_RAS_BANK_ADDR_MASK           0x00000078
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_RAS_BANK_ADDR_SHIFT          3
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_RAS_BANK_ADDR_DEFAULT        0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_1 :: RAS_POSITION [02:01] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_RAS_POSITION_MASK            0x00000006
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_RAS_POSITION_SHIFT           1
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_RAS_POSITION_DEFAULT         0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_1 :: RAS_ISSUED [00:00] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_RAS_ISSUED_MASK              0x00000001
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_RAS_ISSUED_SHIFT             0
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_1_RAS_ISSUED_DEFAULT           0x00000000

/***************************************************************************
 *SEQ_CMD_DBG_2 - Current DATA command pushed out from sequencer.
 ***************************************************************************/
/* MEMC_GEN_1 :: SEQ_CMD_DBG_2 :: reserved0 [31:25] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_reserved0_MASK               0xfe000000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_reserved0_SHIFT              25

/* MEMC_GEN_1 :: SEQ_CMD_DBG_2 :: CAS1_LAST [24:24] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_CAS1_LAST_MASK               0x01000000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_CAS1_LAST_SHIFT              24
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_CAS1_LAST_DEFAULT            0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_2 :: CAS1_AP [23:23] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_CAS1_AP_MASK                 0x00800000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_CAS1_AP_SHIFT                23
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_CAS1_AP_DEFAULT              0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_2 :: CAS1_BANK_ADDR [22:19] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_CAS1_BANK_ADDR_MASK          0x00780000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_CAS1_BANK_ADDR_SHIFT         19
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_CAS1_BANK_ADDR_DEFAULT       0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_2 :: CAS1_POSITION [18:17] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_CAS1_POSITION_MASK           0x00060000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_CAS1_POSITION_SHIFT          17
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_CAS1_POSITION_DEFAULT        0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_2 :: CAS1_ISSUED [16:16] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_CAS1_ISSUED_MASK             0x00010000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_CAS1_ISSUED_SHIFT            16
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_CAS1_ISSUED_DEFAULT          0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_2 :: CAS0_LAST [15:15] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_CAS0_LAST_MASK               0x00008000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_CAS0_LAST_SHIFT              15
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_CAS0_LAST_DEFAULT            0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_2 :: CAS0_AP [14:14] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_CAS0_AP_MASK                 0x00004000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_CAS0_AP_SHIFT                14
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_CAS0_AP_DEFAULT              0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_2 :: CAS0_BANK_ADDR [13:10] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_CAS0_BANK_ADDR_MASK          0x00003c00
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_CAS0_BANK_ADDR_SHIFT         10
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_CAS0_BANK_ADDR_DEFAULT       0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_2 :: CAS0_POSITION [09:08] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_CAS0_POSITION_MASK           0x00000300
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_CAS0_POSITION_SHIFT          8
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_CAS0_POSITION_DEFAULT        0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_2 :: CAS0_ISSUED [07:07] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_CAS0_ISSUED_MASK             0x00000080
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_CAS0_ISSUED_SHIFT            7
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_CAS0_ISSUED_DEFAULT          0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_2 :: RAS_BANK_ADDR [06:03] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_RAS_BANK_ADDR_MASK           0x00000078
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_RAS_BANK_ADDR_SHIFT          3
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_RAS_BANK_ADDR_DEFAULT        0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_2 :: RAS_POSITION [02:01] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_RAS_POSITION_MASK            0x00000006
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_RAS_POSITION_SHIFT           1
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_RAS_POSITION_DEFAULT         0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_2 :: RAS_ISSUED [00:00] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_RAS_ISSUED_MASK              0x00000001
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_RAS_ISSUED_SHIFT             0
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_2_RAS_ISSUED_DEFAULT           0x00000000

/***************************************************************************
 *SEQ_CMD_DBG_3 - Current DATA command pushed out from sequencer.
 ***************************************************************************/
/* MEMC_GEN_1 :: SEQ_CMD_DBG_3 :: reserved0 [31:25] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_reserved0_MASK               0xfe000000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_reserved0_SHIFT              25

/* MEMC_GEN_1 :: SEQ_CMD_DBG_3 :: CAS1_LAST [24:24] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_CAS1_LAST_MASK               0x01000000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_CAS1_LAST_SHIFT              24
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_CAS1_LAST_DEFAULT            0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_3 :: CAS1_AP [23:23] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_CAS1_AP_MASK                 0x00800000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_CAS1_AP_SHIFT                23
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_CAS1_AP_DEFAULT              0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_3 :: CAS1_BANK_ADDR [22:19] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_CAS1_BANK_ADDR_MASK          0x00780000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_CAS1_BANK_ADDR_SHIFT         19
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_CAS1_BANK_ADDR_DEFAULT       0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_3 :: CAS1_POSITION [18:17] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_CAS1_POSITION_MASK           0x00060000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_CAS1_POSITION_SHIFT          17
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_CAS1_POSITION_DEFAULT        0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_3 :: CAS1_ISSUED [16:16] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_CAS1_ISSUED_MASK             0x00010000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_CAS1_ISSUED_SHIFT            16
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_CAS1_ISSUED_DEFAULT          0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_3 :: CAS0_LAST [15:15] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_CAS0_LAST_MASK               0x00008000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_CAS0_LAST_SHIFT              15
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_CAS0_LAST_DEFAULT            0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_3 :: CAS0_AP [14:14] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_CAS0_AP_MASK                 0x00004000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_CAS0_AP_SHIFT                14
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_CAS0_AP_DEFAULT              0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_3 :: CAS0_BANK_ADDR [13:10] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_CAS0_BANK_ADDR_MASK          0x00003c00
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_CAS0_BANK_ADDR_SHIFT         10
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_CAS0_BANK_ADDR_DEFAULT       0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_3 :: CAS0_POSITION [09:08] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_CAS0_POSITION_MASK           0x00000300
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_CAS0_POSITION_SHIFT          8
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_CAS0_POSITION_DEFAULT        0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_3 :: CAS0_ISSUED [07:07] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_CAS0_ISSUED_MASK             0x00000080
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_CAS0_ISSUED_SHIFT            7
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_CAS0_ISSUED_DEFAULT          0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_3 :: RAS_BANK_ADDR [06:03] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_RAS_BANK_ADDR_MASK           0x00000078
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_RAS_BANK_ADDR_SHIFT          3
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_RAS_BANK_ADDR_DEFAULT        0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_3 :: RAS_POSITION [02:01] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_RAS_POSITION_MASK            0x00000006
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_RAS_POSITION_SHIFT           1
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_RAS_POSITION_DEFAULT         0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_3 :: RAS_ISSUED [00:00] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_RAS_ISSUED_MASK              0x00000001
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_RAS_ISSUED_SHIFT             0
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_3_RAS_ISSUED_DEFAULT           0x00000000

/***************************************************************************
 *SEQ_CMD_DBG_4 - Current DATA command pushed out from sequencer.
 ***************************************************************************/
/* MEMC_GEN_1 :: SEQ_CMD_DBG_4 :: reserved0 [31:25] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_reserved0_MASK               0xfe000000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_reserved0_SHIFT              25

/* MEMC_GEN_1 :: SEQ_CMD_DBG_4 :: CAS1_LAST [24:24] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_CAS1_LAST_MASK               0x01000000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_CAS1_LAST_SHIFT              24
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_CAS1_LAST_DEFAULT            0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_4 :: CAS1_AP [23:23] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_CAS1_AP_MASK                 0x00800000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_CAS1_AP_SHIFT                23
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_CAS1_AP_DEFAULT              0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_4 :: CAS1_BANK_ADDR [22:19] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_CAS1_BANK_ADDR_MASK          0x00780000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_CAS1_BANK_ADDR_SHIFT         19
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_CAS1_BANK_ADDR_DEFAULT       0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_4 :: CAS1_POSITION [18:17] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_CAS1_POSITION_MASK           0x00060000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_CAS1_POSITION_SHIFT          17
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_CAS1_POSITION_DEFAULT        0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_4 :: CAS1_ISSUED [16:16] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_CAS1_ISSUED_MASK             0x00010000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_CAS1_ISSUED_SHIFT            16
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_CAS1_ISSUED_DEFAULT          0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_4 :: CAS0_LAST [15:15] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_CAS0_LAST_MASK               0x00008000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_CAS0_LAST_SHIFT              15
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_CAS0_LAST_DEFAULT            0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_4 :: CAS0_AP [14:14] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_CAS0_AP_MASK                 0x00004000
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_CAS0_AP_SHIFT                14
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_CAS0_AP_DEFAULT              0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_4 :: CAS0_BANK_ADDR [13:10] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_CAS0_BANK_ADDR_MASK          0x00003c00
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_CAS0_BANK_ADDR_SHIFT         10
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_CAS0_BANK_ADDR_DEFAULT       0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_4 :: CAS0_POSITION [09:08] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_CAS0_POSITION_MASK           0x00000300
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_CAS0_POSITION_SHIFT          8
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_CAS0_POSITION_DEFAULT        0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_4 :: CAS0_ISSUED [07:07] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_CAS0_ISSUED_MASK             0x00000080
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_CAS0_ISSUED_SHIFT            7
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_CAS0_ISSUED_DEFAULT          0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_4 :: RAS_BANK_ADDR [06:03] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_RAS_BANK_ADDR_MASK           0x00000078
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_RAS_BANK_ADDR_SHIFT          3
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_RAS_BANK_ADDR_DEFAULT        0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_4 :: RAS_POSITION [02:01] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_RAS_POSITION_MASK            0x00000006
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_RAS_POSITION_SHIFT           1
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_RAS_POSITION_DEFAULT         0x00000000

/* MEMC_GEN_1 :: SEQ_CMD_DBG_4 :: RAS_ISSUED [00:00] */
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_RAS_ISSUED_MASK              0x00000001
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_RAS_ISSUED_SHIFT             0
#define BCHP_MEMC_GEN_1_SEQ_CMD_DBG_4_RAS_ISSUED_DEFAULT           0x00000000

/***************************************************************************
 *SEQ_INPUT_DBG_INFO - Current input from CMD formatter to seq.
 ***************************************************************************/
/* MEMC_GEN_1 :: SEQ_INPUT_DBG_INFO :: reserved0 [31:20] */
#define BCHP_MEMC_GEN_1_SEQ_INPUT_DBG_INFO_reserved0_MASK          0xfff00000
#define BCHP_MEMC_GEN_1_SEQ_INPUT_DBG_INFO_reserved0_SHIFT         20

/* MEMC_GEN_1 :: SEQ_INPUT_DBG_INFO :: CAS_1_LAST [19:19] */
#define BCHP_MEMC_GEN_1_SEQ_INPUT_DBG_INFO_CAS_1_LAST_MASK         0x00080000
#define BCHP_MEMC_GEN_1_SEQ_INPUT_DBG_INFO_CAS_1_LAST_SHIFT        19
#define BCHP_MEMC_GEN_1_SEQ_INPUT_DBG_INFO_CAS_1_LAST_DEFAULT      0x00000000

/* MEMC_GEN_1 :: SEQ_INPUT_DBG_INFO :: CAS_1_AP [18:18] */
#define BCHP_MEMC_GEN_1_SEQ_INPUT_DBG_INFO_CAS_1_AP_MASK           0x00040000
#define BCHP_MEMC_GEN_1_SEQ_INPUT_DBG_INFO_CAS_1_AP_SHIFT          18
#define BCHP_MEMC_GEN_1_SEQ_INPUT_DBG_INFO_CAS_1_AP_DEFAULT        0x00000000

/* MEMC_GEN_1 :: SEQ_INPUT_DBG_INFO :: CAS_1_BANK_ADDR [17:14] */
#define BCHP_MEMC_GEN_1_SEQ_INPUT_DBG_INFO_CAS_1_BANK_ADDR_MASK    0x0003c000
#define BCHP_MEMC_GEN_1_SEQ_INPUT_DBG_INFO_CAS_1_BANK_ADDR_SHIFT   14
#define BCHP_MEMC_GEN_1_SEQ_INPUT_DBG_INFO_CAS_1_BANK_ADDR_DEFAULT 0x00000000

/* MEMC_GEN_1 :: SEQ_INPUT_DBG_INFO :: CAS_1_VALID [13:13] */
#define BCHP_MEMC_GEN_1_SEQ_INPUT_DBG_INFO_CAS_1_VALID_MASK        0x00002000
#define BCHP_MEMC_GEN_1_SEQ_INPUT_DBG_INFO_CAS_1_VALID_SHIFT       13
#define BCHP_MEMC_GEN_1_SEQ_INPUT_DBG_INFO_CAS_1_VALID_DEFAULT     0x00000000

/* MEMC_GEN_1 :: SEQ_INPUT_DBG_INFO :: CAS_0_LAST [12:12] */
#define BCHP_MEMC_GEN_1_SEQ_INPUT_DBG_INFO_CAS_0_LAST_MASK         0x00001000
#define BCHP_MEMC_GEN_1_SEQ_INPUT_DBG_INFO_CAS_0_LAST_SHIFT        12
#define BCHP_MEMC_GEN_1_SEQ_INPUT_DBG_INFO_CAS_0_LAST_DEFAULT      0x00000000

/* MEMC_GEN_1 :: SEQ_INPUT_DBG_INFO :: CAS_0_AP [11:11] */
#define BCHP_MEMC_GEN_1_SEQ_INPUT_DBG_INFO_CAS_0_AP_MASK           0x00000800
#define BCHP_MEMC_GEN_1_SEQ_INPUT_DBG_INFO_CAS_0_AP_SHIFT          11
#define BCHP_MEMC_GEN_1_SEQ_INPUT_DBG_INFO_CAS_0_AP_DEFAULT        0x00000000

/* MEMC_GEN_1 :: SEQ_INPUT_DBG_INFO :: CAS_0_BANK_ADDR [10:07] */
#define BCHP_MEMC_GEN_1_SEQ_INPUT_DBG_INFO_CAS_0_BANK_ADDR_MASK    0x00000780
#define BCHP_MEMC_GEN_1_SEQ_INPUT_DBG_INFO_CAS_0_BANK_ADDR_SHIFT   7
#define BCHP_MEMC_GEN_1_SEQ_INPUT_DBG_INFO_CAS_0_BANK_ADDR_DEFAULT 0x00000000

/* MEMC_GEN_1 :: SEQ_INPUT_DBG_INFO :: CAS_0_VALID [06:06] */
#define BCHP_MEMC_GEN_1_SEQ_INPUT_DBG_INFO_CAS_0_VALID_MASK        0x00000040
#define BCHP_MEMC_GEN_1_SEQ_INPUT_DBG_INFO_CAS_0_VALID_SHIFT       6
#define BCHP_MEMC_GEN_1_SEQ_INPUT_DBG_INFO_CAS_0_VALID_DEFAULT     0x00000000

/* MEMC_GEN_1 :: SEQ_INPUT_DBG_INFO :: RAS_BANK_ADDR [05:02] */
#define BCHP_MEMC_GEN_1_SEQ_INPUT_DBG_INFO_RAS_BANK_ADDR_MASK      0x0000003c
#define BCHP_MEMC_GEN_1_SEQ_INPUT_DBG_INFO_RAS_BANK_ADDR_SHIFT     2
#define BCHP_MEMC_GEN_1_SEQ_INPUT_DBG_INFO_RAS_BANK_ADDR_DEFAULT   0x00000000

/* MEMC_GEN_1 :: SEQ_INPUT_DBG_INFO :: RAS_CMD_DATA [01:01] */
#define BCHP_MEMC_GEN_1_SEQ_INPUT_DBG_INFO_RAS_CMD_DATA_MASK       0x00000002
#define BCHP_MEMC_GEN_1_SEQ_INPUT_DBG_INFO_RAS_CMD_DATA_SHIFT      1
#define BCHP_MEMC_GEN_1_SEQ_INPUT_DBG_INFO_RAS_CMD_DATA_DEFAULT    0x00000000

/* MEMC_GEN_1 :: SEQ_INPUT_DBG_INFO :: RAS_CMD_RDY [00:00] */
#define BCHP_MEMC_GEN_1_SEQ_INPUT_DBG_INFO_RAS_CMD_RDY_MASK        0x00000001
#define BCHP_MEMC_GEN_1_SEQ_INPUT_DBG_INFO_RAS_CMD_RDY_SHIFT       0
#define BCHP_MEMC_GEN_1_SEQ_INPUT_DBG_INFO_RAS_CMD_RDY_DEFAULT     0x00000000

/***************************************************************************
 *MISC_SEQ_DBG_INFO - Status register of MISC command Sequencer.
 ***************************************************************************/
/* MEMC_GEN_1 :: MISC_SEQ_DBG_INFO :: reserved0 [31:21] */
#define BCHP_MEMC_GEN_1_MISC_SEQ_DBG_INFO_reserved0_MASK           0xffe00000
#define BCHP_MEMC_GEN_1_MISC_SEQ_DBG_INFO_reserved0_SHIFT          21

/* MEMC_GEN_1 :: MISC_SEQ_DBG_INFO :: INIT_DONE [20:20] */
#define BCHP_MEMC_GEN_1_MISC_SEQ_DBG_INFO_INIT_DONE_MASK           0x00100000
#define BCHP_MEMC_GEN_1_MISC_SEQ_DBG_INFO_INIT_DONE_SHIFT          20
#define BCHP_MEMC_GEN_1_MISC_SEQ_DBG_INFO_INIT_DONE_DEFAULT        0x00000000

/* MEMC_GEN_1 :: MISC_SEQ_DBG_INFO :: ILLEGAL_CMD_COUNT [19:16] */
#define BCHP_MEMC_GEN_1_MISC_SEQ_DBG_INFO_ILLEGAL_CMD_COUNT_MASK   0x000f0000
#define BCHP_MEMC_GEN_1_MISC_SEQ_DBG_INFO_ILLEGAL_CMD_COUNT_SHIFT  16
#define BCHP_MEMC_GEN_1_MISC_SEQ_DBG_INFO_ILLEGAL_CMD_COUNT_DEFAULT 0x00000000

/* MEMC_GEN_1 :: MISC_SEQ_DBG_INFO :: LAST_ILLEGAL_CMD [15:11] */
#define BCHP_MEMC_GEN_1_MISC_SEQ_DBG_INFO_LAST_ILLEGAL_CMD_MASK    0x0000f800
#define BCHP_MEMC_GEN_1_MISC_SEQ_DBG_INFO_LAST_ILLEGAL_CMD_SHIFT   11
#define BCHP_MEMC_GEN_1_MISC_SEQ_DBG_INFO_LAST_ILLEGAL_CMD_DEFAULT 0x00000000

/* MEMC_GEN_1 :: MISC_SEQ_DBG_INFO :: CURRENT_STATE [10:09] */
#define BCHP_MEMC_GEN_1_MISC_SEQ_DBG_INFO_CURRENT_STATE_MASK       0x00000600
#define BCHP_MEMC_GEN_1_MISC_SEQ_DBG_INFO_CURRENT_STATE_SHIFT      9
#define BCHP_MEMC_GEN_1_MISC_SEQ_DBG_INFO_CURRENT_STATE_DEFAULT    0x00000000

/* MEMC_GEN_1 :: MISC_SEQ_DBG_INFO :: INPUT_CMD_CODE [08:00] */
#define BCHP_MEMC_GEN_1_MISC_SEQ_DBG_INFO_INPUT_CMD_CODE_MASK      0x000001ff
#define BCHP_MEMC_GEN_1_MISC_SEQ_DBG_INFO_INPUT_CMD_CODE_SHIFT     0
#define BCHP_MEMC_GEN_1_MISC_SEQ_DBG_INFO_INPUT_CMD_CODE_DEFAULT   0x00000000

/***************************************************************************
 *BIU_DBG_INFO - Debug information from BIU>
 ***************************************************************************/
/* MEMC_GEN_1 :: BIU_DBG_INFO :: BIU_DBG_INFO [31:00] */
#define BCHP_MEMC_GEN_1_BIU_DBG_INFO_BIU_DBG_INFO_MASK             0xffffffff
#define BCHP_MEMC_GEN_1_BIU_DBG_INFO_BIU_DBG_INFO_SHIFT            0
#define BCHP_MEMC_GEN_1_BIU_DBG_INFO_BIU_DBG_INFO_DEFAULT          0x00000000

/***************************************************************************
 *MISC_BIU_MSA_REG - MISC BIU Control register
 ***************************************************************************/
/* MEMC_GEN_1 :: MISC_BIU_MSA_REG :: reserved0 [31:07] */
#define BCHP_MEMC_GEN_1_MISC_BIU_MSA_REG_reserved0_MASK            0xffffff80
#define BCHP_MEMC_GEN_1_MISC_BIU_MSA_REG_reserved0_SHIFT           7

/* MEMC_GEN_1 :: MISC_BIU_MSA_REG :: reserved_for_eco1 [06:02] */
#define BCHP_MEMC_GEN_1_MISC_BIU_MSA_REG_reserved_for_eco1_MASK    0x0000007c
#define BCHP_MEMC_GEN_1_MISC_BIU_MSA_REG_reserved_for_eco1_SHIFT   2
#define BCHP_MEMC_GEN_1_MISC_BIU_MSA_REG_reserved_for_eco1_DEFAULT 0x00000000

/* MEMC_GEN_1 :: MISC_BIU_MSA_REG :: LFSR_4_ABORT_SEL [01:01] */
#define BCHP_MEMC_GEN_1_MISC_BIU_MSA_REG_LFSR_4_ABORT_SEL_MASK     0x00000002
#define BCHP_MEMC_GEN_1_MISC_BIU_MSA_REG_LFSR_4_ABORT_SEL_SHIFT    1
#define BCHP_MEMC_GEN_1_MISC_BIU_MSA_REG_LFSR_4_ABORT_SEL_DEFAULT  0x00000000

/* MEMC_GEN_1 :: MISC_BIU_MSA_REG :: DISABLE_MSA_SCB_OR_TREE [00:00] */
#define BCHP_MEMC_GEN_1_MISC_BIU_MSA_REG_DISABLE_MSA_SCB_OR_TREE_MASK 0x00000001
#define BCHP_MEMC_GEN_1_MISC_BIU_MSA_REG_DISABLE_MSA_SCB_OR_TREE_SHIFT 0
#define BCHP_MEMC_GEN_1_MISC_BIU_MSA_REG_DISABLE_MSA_SCB_OR_TREE_DEFAULT 0x00000000

/***************************************************************************
 *SCB_NOREQ_CMDBUS_INTR_INFO_0 - MEMC Premature Request Withdrawal Interrupt, SCB CMD bus Information, bits 31:0
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_NOREQ_CMDBUS_INTR_INFO_0 :: CMDBUS_LO [31:00] */
#define BCHP_MEMC_GEN_1_SCB_NOREQ_CMDBUS_INTR_INFO_0_CMDBUS_LO_MASK 0xffffffff
#define BCHP_MEMC_GEN_1_SCB_NOREQ_CMDBUS_INTR_INFO_0_CMDBUS_LO_SHIFT 0
#define BCHP_MEMC_GEN_1_SCB_NOREQ_CMDBUS_INTR_INFO_0_CMDBUS_LO_DEFAULT 0x00000000

/***************************************************************************
 *SCB_NOREQ_CMDBUS_INTR_INFO_1 - MEMC Premature Request Withdrawal Interrupt, SCB CMD bus Information, bits 47:32
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_NOREQ_CMDBUS_INTR_INFO_1 :: reserved0 [31:25] */
#define BCHP_MEMC_GEN_1_SCB_NOREQ_CMDBUS_INTR_INFO_1_reserved0_MASK 0xfe000000
#define BCHP_MEMC_GEN_1_SCB_NOREQ_CMDBUS_INTR_INFO_1_reserved0_SHIFT 25

/* MEMC_GEN_1 :: SCB_NOREQ_CMDBUS_INTR_INFO_1 :: CMDBUS_HI [24:00] */
#define BCHP_MEMC_GEN_1_SCB_NOREQ_CMDBUS_INTR_INFO_1_CMDBUS_HI_MASK 0x01ffffff
#define BCHP_MEMC_GEN_1_SCB_NOREQ_CMDBUS_INTR_INFO_1_CMDBUS_HI_SHIFT 0
#define BCHP_MEMC_GEN_1_SCB_NOREQ_CMDBUS_INTR_INFO_1_CMDBUS_HI_DEFAULT 0x00000000

/***************************************************************************
 *SPARE_1 - Spare Register 1 .
 ***************************************************************************/
/* MEMC_GEN_1 :: SPARE_1 :: SPARE [31:00] */
#define BCHP_MEMC_GEN_1_SPARE_1_SPARE_MASK                         0xffffffff
#define BCHP_MEMC_GEN_1_SPARE_1_SPARE_SHIFT                        0
#define BCHP_MEMC_GEN_1_SPARE_1_SPARE_DEFAULT                      0x00000000

/***************************************************************************
 *SPARE_2 - Spare Register 2 .
 ***************************************************************************/
/* MEMC_GEN_1 :: SPARE_2 :: SPARE [31:00] */
#define BCHP_MEMC_GEN_1_SPARE_2_SPARE_MASK                         0xffffffff
#define BCHP_MEMC_GEN_1_SPARE_2_SPARE_SHIFT                        0
#define BCHP_MEMC_GEN_1_SPARE_2_SPARE_DEFAULT                      0x00000000

/***************************************************************************
 *SPARE_RO_1 - Read only Spare Register 0 .
 ***************************************************************************/
/* MEMC_GEN_1 :: SPARE_RO_1 :: SPARE_RO [31:00] */
#define BCHP_MEMC_GEN_1_SPARE_RO_1_SPARE_RO_MASK                   0xffffffff
#define BCHP_MEMC_GEN_1_SPARE_RO_1_SPARE_RO_SHIFT                  0
#define BCHP_MEMC_GEN_1_SPARE_RO_1_SPARE_RO_DEFAULT                0x00000000

/***************************************************************************
 *SPARE_RO_2 - Read only Spare Register 1 .
 ***************************************************************************/
/* MEMC_GEN_1 :: SPARE_RO_2 :: SPARE_RO [31:00] */
#define BCHP_MEMC_GEN_1_SPARE_RO_2_SPARE_RO_MASK                   0xffffffff
#define BCHP_MEMC_GEN_1_SPARE_RO_2_SPARE_RO_SHIFT                  0
#define BCHP_MEMC_GEN_1_SPARE_RO_2_SPARE_RO_DEFAULT                0x00000000

/***************************************************************************
 *FIFO_ERROR - FIFO Error Status Register
 ***************************************************************************/
/* MEMC_GEN_1 :: FIFO_ERROR :: reserved0 [31:26] */
#define BCHP_MEMC_GEN_1_FIFO_ERROR_reserved0_MASK                  0xfc000000
#define BCHP_MEMC_GEN_1_FIFO_ERROR_reserved0_SHIFT                 26

/* MEMC_GEN_1 :: FIFO_ERROR :: MCP_1_CHAN_1_FIFO_OVERFLOW [25:25] */
#define BCHP_MEMC_GEN_1_FIFO_ERROR_MCP_1_CHAN_1_FIFO_OVERFLOW_MASK 0x02000000
#define BCHP_MEMC_GEN_1_FIFO_ERROR_MCP_1_CHAN_1_FIFO_OVERFLOW_SHIFT 25
#define BCHP_MEMC_GEN_1_FIFO_ERROR_MCP_1_CHAN_1_FIFO_OVERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: FIFO_ERROR :: MCP_1_CHAN_1_FIFO_UNDERFLOW [24:24] */
#define BCHP_MEMC_GEN_1_FIFO_ERROR_MCP_1_CHAN_1_FIFO_UNDERFLOW_MASK 0x01000000
#define BCHP_MEMC_GEN_1_FIFO_ERROR_MCP_1_CHAN_1_FIFO_UNDERFLOW_SHIFT 24
#define BCHP_MEMC_GEN_1_FIFO_ERROR_MCP_1_CHAN_1_FIFO_UNDERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: FIFO_ERROR :: MCP_1_CHAN_0_FIFO_OVERFLOW [23:23] */
#define BCHP_MEMC_GEN_1_FIFO_ERROR_MCP_1_CHAN_0_FIFO_OVERFLOW_MASK 0x00800000
#define BCHP_MEMC_GEN_1_FIFO_ERROR_MCP_1_CHAN_0_FIFO_OVERFLOW_SHIFT 23
#define BCHP_MEMC_GEN_1_FIFO_ERROR_MCP_1_CHAN_0_FIFO_OVERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: FIFO_ERROR :: MCP_1_CHAN_0_FIFO_UNDERFLOW [22:22] */
#define BCHP_MEMC_GEN_1_FIFO_ERROR_MCP_1_CHAN_0_FIFO_UNDERFLOW_MASK 0x00400000
#define BCHP_MEMC_GEN_1_FIFO_ERROR_MCP_1_CHAN_0_FIFO_UNDERFLOW_SHIFT 22
#define BCHP_MEMC_GEN_1_FIFO_ERROR_MCP_1_CHAN_0_FIFO_UNDERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: FIFO_ERROR :: MCP_0_CHAN_1_FIFO_OVERFLOW [21:21] */
#define BCHP_MEMC_GEN_1_FIFO_ERROR_MCP_0_CHAN_1_FIFO_OVERFLOW_MASK 0x00200000
#define BCHP_MEMC_GEN_1_FIFO_ERROR_MCP_0_CHAN_1_FIFO_OVERFLOW_SHIFT 21
#define BCHP_MEMC_GEN_1_FIFO_ERROR_MCP_0_CHAN_1_FIFO_OVERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: FIFO_ERROR :: MCP_0_CHAN_1_FIFO_UNDERFLOW [20:20] */
#define BCHP_MEMC_GEN_1_FIFO_ERROR_MCP_0_CHAN_1_FIFO_UNDERFLOW_MASK 0x00100000
#define BCHP_MEMC_GEN_1_FIFO_ERROR_MCP_0_CHAN_1_FIFO_UNDERFLOW_SHIFT 20
#define BCHP_MEMC_GEN_1_FIFO_ERROR_MCP_0_CHAN_1_FIFO_UNDERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: FIFO_ERROR :: MCP_0_CHAN_0_FIFO_OVERFLOW [19:19] */
#define BCHP_MEMC_GEN_1_FIFO_ERROR_MCP_0_CHAN_0_FIFO_OVERFLOW_MASK 0x00080000
#define BCHP_MEMC_GEN_1_FIFO_ERROR_MCP_0_CHAN_0_FIFO_OVERFLOW_SHIFT 19
#define BCHP_MEMC_GEN_1_FIFO_ERROR_MCP_0_CHAN_0_FIFO_OVERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: FIFO_ERROR :: MCP_0_CHAN_0_FIFO_UNDERFLOW [18:18] */
#define BCHP_MEMC_GEN_1_FIFO_ERROR_MCP_0_CHAN_0_FIFO_UNDERFLOW_MASK 0x00040000
#define BCHP_MEMC_GEN_1_FIFO_ERROR_MCP_0_CHAN_0_FIFO_UNDERFLOW_SHIFT 18
#define BCHP_MEMC_GEN_1_FIFO_ERROR_MCP_0_CHAN_0_FIFO_UNDERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: FIFO_ERROR :: SCB_WRITE_DATA_FIFO_OVERFLOW [17:17] */
#define BCHP_MEMC_GEN_1_FIFO_ERROR_SCB_WRITE_DATA_FIFO_OVERFLOW_MASK 0x00020000
#define BCHP_MEMC_GEN_1_FIFO_ERROR_SCB_WRITE_DATA_FIFO_OVERFLOW_SHIFT 17
#define BCHP_MEMC_GEN_1_FIFO_ERROR_SCB_WRITE_DATA_FIFO_OVERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: FIFO_ERROR :: SCB_WRITE_DATA_FIFO_UNDERFLOW [16:16] */
#define BCHP_MEMC_GEN_1_FIFO_ERROR_SCB_WRITE_DATA_FIFO_UNDERFLOW_MASK 0x00010000
#define BCHP_MEMC_GEN_1_FIFO_ERROR_SCB_WRITE_DATA_FIFO_UNDERFLOW_SHIFT 16
#define BCHP_MEMC_GEN_1_FIFO_ERROR_SCB_WRITE_DATA_FIFO_UNDERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: FIFO_ERROR :: SCB_TRANSACTION_ID_FIFO_OVERFLOW [15:15] */
#define BCHP_MEMC_GEN_1_FIFO_ERROR_SCB_TRANSACTION_ID_FIFO_OVERFLOW_MASK 0x00008000
#define BCHP_MEMC_GEN_1_FIFO_ERROR_SCB_TRANSACTION_ID_FIFO_OVERFLOW_SHIFT 15
#define BCHP_MEMC_GEN_1_FIFO_ERROR_SCB_TRANSACTION_ID_FIFO_OVERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: FIFO_ERROR :: SCB_TRANSACTION_ID_FIFO_UNDERFLOW [14:14] */
#define BCHP_MEMC_GEN_1_FIFO_ERROR_SCB_TRANSACTION_ID_FIFO_UNDERFLOW_MASK 0x00004000
#define BCHP_MEMC_GEN_1_FIFO_ERROR_SCB_TRANSACTION_ID_FIFO_UNDERFLOW_SHIFT 14
#define BCHP_MEMC_GEN_1_FIFO_ERROR_SCB_TRANSACTION_ID_FIFO_UNDERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: FIFO_ERROR :: CMD_FIFO_OVERFLOW [13:13] */
#define BCHP_MEMC_GEN_1_FIFO_ERROR_CMD_FIFO_OVERFLOW_MASK          0x00002000
#define BCHP_MEMC_GEN_1_FIFO_ERROR_CMD_FIFO_OVERFLOW_SHIFT         13
#define BCHP_MEMC_GEN_1_FIFO_ERROR_CMD_FIFO_OVERFLOW_DEFAULT       0x00000000

/* MEMC_GEN_1 :: FIFO_ERROR :: CMD_FIFO_UNDERFLOW [12:12] */
#define BCHP_MEMC_GEN_1_FIFO_ERROR_CMD_FIFO_UNDERFLOW_MASK         0x00001000
#define BCHP_MEMC_GEN_1_FIFO_ERROR_CMD_FIFO_UNDERFLOW_SHIFT        12
#define BCHP_MEMC_GEN_1_FIFO_ERROR_CMD_FIFO_UNDERFLOW_DEFAULT      0x00000000

/* MEMC_GEN_1 :: FIFO_ERROR :: FULLNESS_FIFO_OVERFLOW [11:11] */
#define BCHP_MEMC_GEN_1_FIFO_ERROR_FULLNESS_FIFO_OVERFLOW_MASK     0x00000800
#define BCHP_MEMC_GEN_1_FIFO_ERROR_FULLNESS_FIFO_OVERFLOW_SHIFT    11
#define BCHP_MEMC_GEN_1_FIFO_ERROR_FULLNESS_FIFO_OVERFLOW_DEFAULT  0x00000000

/* MEMC_GEN_1 :: FIFO_ERROR :: FULLNESS_FIFO_UNDERFLOW [10:10] */
#define BCHP_MEMC_GEN_1_FIFO_ERROR_FULLNESS_FIFO_UNDERFLOW_MASK    0x00000400
#define BCHP_MEMC_GEN_1_FIFO_ERROR_FULLNESS_FIFO_UNDERFLOW_SHIFT   10
#define BCHP_MEMC_GEN_1_FIFO_ERROR_FULLNESS_FIFO_UNDERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: FIFO_ERROR :: EDIS_1_FIFO_OVERFLOW [09:09] */
#define BCHP_MEMC_GEN_1_FIFO_ERROR_EDIS_1_FIFO_OVERFLOW_MASK       0x00000200
#define BCHP_MEMC_GEN_1_FIFO_ERROR_EDIS_1_FIFO_OVERFLOW_SHIFT      9
#define BCHP_MEMC_GEN_1_FIFO_ERROR_EDIS_1_FIFO_OVERFLOW_DEFAULT    0x00000000

/* MEMC_GEN_1 :: FIFO_ERROR :: EDIS_1_FIFO_UNDERFLOW [08:08] */
#define BCHP_MEMC_GEN_1_FIFO_ERROR_EDIS_1_FIFO_UNDERFLOW_MASK      0x00000100
#define BCHP_MEMC_GEN_1_FIFO_ERROR_EDIS_1_FIFO_UNDERFLOW_SHIFT     8
#define BCHP_MEMC_GEN_1_FIFO_ERROR_EDIS_1_FIFO_UNDERFLOW_DEFAULT   0x00000000

/* MEMC_GEN_1 :: FIFO_ERROR :: EDIS_0_FIFO_OVERFLOW [07:07] */
#define BCHP_MEMC_GEN_1_FIFO_ERROR_EDIS_0_FIFO_OVERFLOW_MASK       0x00000080
#define BCHP_MEMC_GEN_1_FIFO_ERROR_EDIS_0_FIFO_OVERFLOW_SHIFT      7
#define BCHP_MEMC_GEN_1_FIFO_ERROR_EDIS_0_FIFO_OVERFLOW_DEFAULT    0x00000000

/* MEMC_GEN_1 :: FIFO_ERROR :: EDIS_0_FIFO_UNDERFLOW [06:06] */
#define BCHP_MEMC_GEN_1_FIFO_ERROR_EDIS_0_FIFO_UNDERFLOW_MASK      0x00000040
#define BCHP_MEMC_GEN_1_FIFO_ERROR_EDIS_0_FIFO_UNDERFLOW_SHIFT     6
#define BCHP_MEMC_GEN_1_FIFO_ERROR_EDIS_0_FIFO_UNDERFLOW_DEFAULT   0x00000000

/* MEMC_GEN_1 :: FIFO_ERROR :: MSA_FIFO_OVERFLOW [05:05] */
#define BCHP_MEMC_GEN_1_FIFO_ERROR_MSA_FIFO_OVERFLOW_MASK          0x00000020
#define BCHP_MEMC_GEN_1_FIFO_ERROR_MSA_FIFO_OVERFLOW_SHIFT         5
#define BCHP_MEMC_GEN_1_FIFO_ERROR_MSA_FIFO_OVERFLOW_DEFAULT       0x00000000

/* MEMC_GEN_1 :: FIFO_ERROR :: MSA_FIFO_UNDERFLOW [04:04] */
#define BCHP_MEMC_GEN_1_FIFO_ERROR_MSA_FIFO_UNDERFLOW_MASK         0x00000010
#define BCHP_MEMC_GEN_1_FIFO_ERROR_MSA_FIFO_UNDERFLOW_SHIFT        4
#define BCHP_MEMC_GEN_1_FIFO_ERROR_MSA_FIFO_UNDERFLOW_DEFAULT      0x00000000

/* MEMC_GEN_1 :: FIFO_ERROR :: CONTROL_FIFO_OVERFLOW [03:03] */
#define BCHP_MEMC_GEN_1_FIFO_ERROR_CONTROL_FIFO_OVERFLOW_MASK      0x00000008
#define BCHP_MEMC_GEN_1_FIFO_ERROR_CONTROL_FIFO_OVERFLOW_SHIFT     3
#define BCHP_MEMC_GEN_1_FIFO_ERROR_CONTROL_FIFO_OVERFLOW_DEFAULT   0x00000000

/* MEMC_GEN_1 :: FIFO_ERROR :: CONTROL_FIFO_UNDERFLOW [02:02] */
#define BCHP_MEMC_GEN_1_FIFO_ERROR_CONTROL_FIFO_UNDERFLOW_MASK     0x00000004
#define BCHP_MEMC_GEN_1_FIFO_ERROR_CONTROL_FIFO_UNDERFLOW_SHIFT    2
#define BCHP_MEMC_GEN_1_FIFO_ERROR_CONTROL_FIFO_UNDERFLOW_DEFAULT  0x00000000

/* MEMC_GEN_1 :: FIFO_ERROR :: STATS_FIFO_OVERFLOW [01:01] */
#define BCHP_MEMC_GEN_1_FIFO_ERROR_STATS_FIFO_OVERFLOW_MASK        0x00000002
#define BCHP_MEMC_GEN_1_FIFO_ERROR_STATS_FIFO_OVERFLOW_SHIFT       1
#define BCHP_MEMC_GEN_1_FIFO_ERROR_STATS_FIFO_OVERFLOW_DEFAULT     0x00000000

/* MEMC_GEN_1 :: FIFO_ERROR :: STATS_FIFO_UNDERFLOW [00:00] */
#define BCHP_MEMC_GEN_1_FIFO_ERROR_STATS_FIFO_UNDERFLOW_MASK       0x00000001
#define BCHP_MEMC_GEN_1_FIFO_ERROR_STATS_FIFO_UNDERFLOW_SHIFT      0
#define BCHP_MEMC_GEN_1_FIFO_ERROR_STATS_FIFO_UNDERFLOW_DEFAULT    0x00000000

/***************************************************************************
 *PFRI_FIFO_ERROR0 - PFRI FIFO Error Status Register 0
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_FIFO_ERROR0 :: PFRI_3_ACCNO_FIFO_OVERFLOW [31:31] */
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_3_ACCNO_FIFO_OVERFLOW_MASK 0x80000000
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_3_ACCNO_FIFO_OVERFLOW_SHIFT 31
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_3_ACCNO_FIFO_OVERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_FIFO_ERROR0 :: PFRI_3_ACCNO_FIFO_UNDERFLOW [30:30] */
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_3_ACCNO_FIFO_UNDERFLOW_MASK 0x40000000
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_3_ACCNO_FIFO_UNDERFLOW_SHIFT 30
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_3_ACCNO_FIFO_UNDERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_FIFO_ERROR0 :: PFRI_3_REQ_FIFO_OVERFLOW [29:29] */
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_3_REQ_FIFO_OVERFLOW_MASK 0x20000000
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_3_REQ_FIFO_OVERFLOW_SHIFT 29
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_3_REQ_FIFO_OVERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_FIFO_ERROR0 :: PFRI_3_REQ_FIFO_UNDERFLOW [28:28] */
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_3_REQ_FIFO_UNDERFLOW_MASK 0x10000000
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_3_REQ_FIFO_UNDERFLOW_SHIFT 28
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_3_REQ_FIFO_UNDERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_FIFO_ERROR0 :: PFRI_3_RAS_FIFO_OVERFLOW [27:27] */
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_3_RAS_FIFO_OVERFLOW_MASK 0x08000000
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_3_RAS_FIFO_OVERFLOW_SHIFT 27
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_3_RAS_FIFO_OVERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_FIFO_ERROR0 :: PFRI_3_RAS_FIFO_UNDERFLOW [26:26] */
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_3_RAS_FIFO_UNDERFLOW_MASK 0x04000000
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_3_RAS_FIFO_UNDERFLOW_SHIFT 26
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_3_RAS_FIFO_UNDERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_FIFO_ERROR0 :: PFRI_3_LADDR_FIFO_OVERFLOW [25:25] */
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_3_LADDR_FIFO_OVERFLOW_MASK 0x02000000
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_3_LADDR_FIFO_OVERFLOW_SHIFT 25
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_3_LADDR_FIFO_OVERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_FIFO_ERROR0 :: PFRI_3_LADDR_FIFO_UNDERFLOW [24:24] */
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_3_LADDR_FIFO_UNDERFLOW_MASK 0x01000000
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_3_LADDR_FIFO_UNDERFLOW_SHIFT 24
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_3_LADDR_FIFO_UNDERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_FIFO_ERROR0 :: PFRI_2_ACCNO_FIFO_OVERFLOW [23:23] */
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_2_ACCNO_FIFO_OVERFLOW_MASK 0x00800000
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_2_ACCNO_FIFO_OVERFLOW_SHIFT 23
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_2_ACCNO_FIFO_OVERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_FIFO_ERROR0 :: PFRI_2_ACCNO_FIFO_UNDERFLOW [22:22] */
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_2_ACCNO_FIFO_UNDERFLOW_MASK 0x00400000
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_2_ACCNO_FIFO_UNDERFLOW_SHIFT 22
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_2_ACCNO_FIFO_UNDERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_FIFO_ERROR0 :: PFRI_2_REQ_FIFO_OVERFLOW [21:21] */
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_2_REQ_FIFO_OVERFLOW_MASK 0x00200000
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_2_REQ_FIFO_OVERFLOW_SHIFT 21
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_2_REQ_FIFO_OVERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_FIFO_ERROR0 :: PFRI_2_REQ_FIFO_UNDERFLOW [20:20] */
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_2_REQ_FIFO_UNDERFLOW_MASK 0x00100000
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_2_REQ_FIFO_UNDERFLOW_SHIFT 20
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_2_REQ_FIFO_UNDERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_FIFO_ERROR0 :: PFRI_2_RAS_FIFO_OVERFLOW [19:19] */
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_2_RAS_FIFO_OVERFLOW_MASK 0x00080000
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_2_RAS_FIFO_OVERFLOW_SHIFT 19
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_2_RAS_FIFO_OVERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_FIFO_ERROR0 :: PFRI_2_RAS_FIFO_UNDERFLOW [18:18] */
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_2_RAS_FIFO_UNDERFLOW_MASK 0x00040000
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_2_RAS_FIFO_UNDERFLOW_SHIFT 18
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_2_RAS_FIFO_UNDERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_FIFO_ERROR0 :: PFRI_2_LADDR_FIFO_OVERFLOW [17:17] */
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_2_LADDR_FIFO_OVERFLOW_MASK 0x00020000
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_2_LADDR_FIFO_OVERFLOW_SHIFT 17
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_2_LADDR_FIFO_OVERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_FIFO_ERROR0 :: PFRI_2_LADDR_FIFO_UNDERFLOW [16:16] */
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_2_LADDR_FIFO_UNDERFLOW_MASK 0x00010000
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_2_LADDR_FIFO_UNDERFLOW_SHIFT 16
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_2_LADDR_FIFO_UNDERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_FIFO_ERROR0 :: PFRI_1_ACCNO_FIFO_OVERFLOW [15:15] */
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_1_ACCNO_FIFO_OVERFLOW_MASK 0x00008000
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_1_ACCNO_FIFO_OVERFLOW_SHIFT 15
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_1_ACCNO_FIFO_OVERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_FIFO_ERROR0 :: PFRI_1_ACCNO_FIFO_UNDERFLOW [14:14] */
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_1_ACCNO_FIFO_UNDERFLOW_MASK 0x00004000
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_1_ACCNO_FIFO_UNDERFLOW_SHIFT 14
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_1_ACCNO_FIFO_UNDERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_FIFO_ERROR0 :: PFRI_1_REQ_FIFO_OVERFLOW [13:13] */
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_1_REQ_FIFO_OVERFLOW_MASK 0x00002000
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_1_REQ_FIFO_OVERFLOW_SHIFT 13
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_1_REQ_FIFO_OVERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_FIFO_ERROR0 :: PFRI_1_REQ_FIFO_UNDERFLOW [12:12] */
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_1_REQ_FIFO_UNDERFLOW_MASK 0x00001000
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_1_REQ_FIFO_UNDERFLOW_SHIFT 12
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_1_REQ_FIFO_UNDERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_FIFO_ERROR0 :: PFRI_1_RAS_FIFO_OVERFLOW [11:11] */
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_1_RAS_FIFO_OVERFLOW_MASK 0x00000800
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_1_RAS_FIFO_OVERFLOW_SHIFT 11
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_1_RAS_FIFO_OVERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_FIFO_ERROR0 :: PFRI_1_RAS_FIFO_UNDERFLOW [10:10] */
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_1_RAS_FIFO_UNDERFLOW_MASK 0x00000400
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_1_RAS_FIFO_UNDERFLOW_SHIFT 10
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_1_RAS_FIFO_UNDERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_FIFO_ERROR0 :: PFRI_1_LADDR_FIFO_OVERFLOW [09:09] */
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_1_LADDR_FIFO_OVERFLOW_MASK 0x00000200
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_1_LADDR_FIFO_OVERFLOW_SHIFT 9
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_1_LADDR_FIFO_OVERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_FIFO_ERROR0 :: PFRI_1_LADDR_FIFO_UNDERFLOW [08:08] */
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_1_LADDR_FIFO_UNDERFLOW_MASK 0x00000100
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_1_LADDR_FIFO_UNDERFLOW_SHIFT 8
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_1_LADDR_FIFO_UNDERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_FIFO_ERROR0 :: PFRI_0_ACCNO_FIFO_OVERFLOW [07:07] */
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_0_ACCNO_FIFO_OVERFLOW_MASK 0x00000080
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_0_ACCNO_FIFO_OVERFLOW_SHIFT 7
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_0_ACCNO_FIFO_OVERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_FIFO_ERROR0 :: PFRI_0_ACCNO_FIFO_UNDERFLOW [06:06] */
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_0_ACCNO_FIFO_UNDERFLOW_MASK 0x00000040
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_0_ACCNO_FIFO_UNDERFLOW_SHIFT 6
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_0_ACCNO_FIFO_UNDERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_FIFO_ERROR0 :: PFRI_0_REQ_FIFO_OVERFLOW [05:05] */
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_0_REQ_FIFO_OVERFLOW_MASK 0x00000020
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_0_REQ_FIFO_OVERFLOW_SHIFT 5
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_0_REQ_FIFO_OVERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_FIFO_ERROR0 :: PFRI_0_REQ_FIFO_UNDERFLOW [04:04] */
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_0_REQ_FIFO_UNDERFLOW_MASK 0x00000010
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_0_REQ_FIFO_UNDERFLOW_SHIFT 4
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_0_REQ_FIFO_UNDERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_FIFO_ERROR0 :: PFRI_0_RAS_FIFO_OVERFLOW [03:03] */
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_0_RAS_FIFO_OVERFLOW_MASK 0x00000008
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_0_RAS_FIFO_OVERFLOW_SHIFT 3
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_0_RAS_FIFO_OVERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_FIFO_ERROR0 :: PFRI_0_RAS_FIFO_UNDERFLOW [02:02] */
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_0_RAS_FIFO_UNDERFLOW_MASK 0x00000004
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_0_RAS_FIFO_UNDERFLOW_SHIFT 2
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_0_RAS_FIFO_UNDERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_FIFO_ERROR0 :: PFRI_0_LADDR_FIFO_OVERFLOW [01:01] */
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_0_LADDR_FIFO_OVERFLOW_MASK 0x00000002
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_0_LADDR_FIFO_OVERFLOW_SHIFT 1
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_0_LADDR_FIFO_OVERFLOW_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_FIFO_ERROR0 :: PFRI_0_LADDR_FIFO_UNDERFLOW [00:00] */
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_0_LADDR_FIFO_UNDERFLOW_MASK 0x00000001
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_0_LADDR_FIFO_UNDERFLOW_SHIFT 0
#define BCHP_MEMC_GEN_1_PFRI_FIFO_ERROR0_PFRI_0_LADDR_FIFO_UNDERFLOW_DEFAULT 0x00000000

/***************************************************************************
 *ZQCS_CONTROL - ZQCS Client Control
 ***************************************************************************/
/* MEMC_GEN_1 :: ZQCS_CONTROL :: enable [31:31] */
#define BCHP_MEMC_GEN_1_ZQCS_CONTROL_enable_MASK                   0x80000000
#define BCHP_MEMC_GEN_1_ZQCS_CONTROL_enable_SHIFT                  31
#define BCHP_MEMC_GEN_1_ZQCS_CONTROL_enable_DEFAULT                0x00000000

/* MEMC_GEN_1 :: ZQCS_CONTROL :: single_shot [30:30] */
#define BCHP_MEMC_GEN_1_ZQCS_CONTROL_single_shot_MASK              0x40000000
#define BCHP_MEMC_GEN_1_ZQCS_CONTROL_single_shot_SHIFT             30
#define BCHP_MEMC_GEN_1_ZQCS_CONTROL_single_shot_DEFAULT           0x00000000

/* MEMC_GEN_1 :: ZQCS_CONTROL :: alternate_ranks [29:29] */
#define BCHP_MEMC_GEN_1_ZQCS_CONTROL_alternate_ranks_MASK          0x20000000
#define BCHP_MEMC_GEN_1_ZQCS_CONTROL_alternate_ranks_SHIFT         29
#define BCHP_MEMC_GEN_1_ZQCS_CONTROL_alternate_ranks_DEFAULT       0x00000000

/* MEMC_GEN_1 :: ZQCS_CONTROL :: reserved0 [28:21] */
#define BCHP_MEMC_GEN_1_ZQCS_CONTROL_reserved0_MASK                0x1fe00000
#define BCHP_MEMC_GEN_1_ZQCS_CONTROL_reserved0_SHIFT               21

/* MEMC_GEN_1 :: ZQCS_CONTROL :: command [20:12] */
#define BCHP_MEMC_GEN_1_ZQCS_CONTROL_command_MASK                  0x001ff000
#define BCHP_MEMC_GEN_1_ZQCS_CONTROL_command_SHIFT                 12
#define BCHP_MEMC_GEN_1_ZQCS_CONTROL_command_DEFAULT               0x000000fe

/* MEMC_GEN_1 :: ZQCS_CONTROL :: post_delay [11:00] */
#define BCHP_MEMC_GEN_1_ZQCS_CONTROL_post_delay_MASK               0x00000fff
#define BCHP_MEMC_GEN_1_ZQCS_CONTROL_post_delay_SHIFT              0
#define BCHP_MEMC_GEN_1_ZQCS_CONTROL_post_delay_DEFAULT            0x00000040

/***************************************************************************
 *ZQCS_ADDR - ZQCS Client Address
 ***************************************************************************/
/* MEMC_GEN_1 :: ZQCS_ADDR :: reserved0 [31:28] */
#define BCHP_MEMC_GEN_1_ZQCS_ADDR_reserved0_MASK                   0xf0000000
#define BCHP_MEMC_GEN_1_ZQCS_ADDR_reserved0_SHIFT                  28

/* union - case ddr34 [27:00] */
/* MEMC_GEN_1 :: ZQCS_ADDR :: ddr34 :: spares [27:24] */
#define BCHP_MEMC_GEN_1_ZQCS_ADDR_ddr34_spares_MASK                0x0f000000
#define BCHP_MEMC_GEN_1_ZQCS_ADDR_ddr34_spares_SHIFT               24

/* MEMC_GEN_1 :: ZQCS_ADDR :: ddr34 :: bank_addr [23:20] */
#define BCHP_MEMC_GEN_1_ZQCS_ADDR_ddr34_bank_addr_MASK             0x00f00000
#define BCHP_MEMC_GEN_1_ZQCS_ADDR_ddr34_bank_addr_SHIFT            20
#define BCHP_MEMC_GEN_1_ZQCS_ADDR_ddr34_bank_addr_DEFAULT          0x00000000

/* MEMC_GEN_1 :: ZQCS_ADDR :: ddr34 :: row_addr [19:00] */
#define BCHP_MEMC_GEN_1_ZQCS_ADDR_ddr34_row_addr_MASK              0x000fffff
#define BCHP_MEMC_GEN_1_ZQCS_ADDR_ddr34_row_addr_SHIFT             0
#define BCHP_MEMC_GEN_1_ZQCS_ADDR_ddr34_row_addr_DEFAULT           0x00000000

/* union - case lpddr4 [27:00] */
/* MEMC_GEN_1 :: ZQCS_ADDR :: lpddr4 :: phases_used [27:26] */
#define BCHP_MEMC_GEN_1_ZQCS_ADDR_lpddr4_phases_used_MASK          0x0c000000
#define BCHP_MEMC_GEN_1_ZQCS_ADDR_lpddr4_phases_used_SHIFT         26
#define BCHP_MEMC_GEN_1_ZQCS_ADDR_lpddr4_phases_used_DEFAULT       0x00000000

/* MEMC_GEN_1 :: ZQCS_ADDR :: lpddr4 :: ca3 [25:20] */
#define BCHP_MEMC_GEN_1_ZQCS_ADDR_lpddr4_ca3_MASK                  0x03f00000
#define BCHP_MEMC_GEN_1_ZQCS_ADDR_lpddr4_ca3_SHIFT                 20
#define BCHP_MEMC_GEN_1_ZQCS_ADDR_lpddr4_ca3_DEFAULT               0x00000000

/* MEMC_GEN_1 :: ZQCS_ADDR :: lpddr4 :: ca2 [19:14] */
#define BCHP_MEMC_GEN_1_ZQCS_ADDR_lpddr4_ca2_MASK                  0x000fc000
#define BCHP_MEMC_GEN_1_ZQCS_ADDR_lpddr4_ca2_SHIFT                 14
#define BCHP_MEMC_GEN_1_ZQCS_ADDR_lpddr4_ca2_DEFAULT               0x00000000

/* MEMC_GEN_1 :: ZQCS_ADDR :: lpddr4 :: ca1 [13:08] */
#define BCHP_MEMC_GEN_1_ZQCS_ADDR_lpddr4_ca1_MASK                  0x00003f00
#define BCHP_MEMC_GEN_1_ZQCS_ADDR_lpddr4_ca1_SHIFT                 8
#define BCHP_MEMC_GEN_1_ZQCS_ADDR_lpddr4_ca1_DEFAULT               0x00000000

/* MEMC_GEN_1 :: ZQCS_ADDR :: lpddr4 :: ca0 [07:02] */
#define BCHP_MEMC_GEN_1_ZQCS_ADDR_lpddr4_ca0_MASK                  0x000000fc
#define BCHP_MEMC_GEN_1_ZQCS_ADDR_lpddr4_ca0_SHIFT                 2
#define BCHP_MEMC_GEN_1_ZQCS_ADDR_lpddr4_ca0_DEFAULT               0x00000000

/* MEMC_GEN_1 :: ZQCS_ADDR :: lpddr4 :: cs [01:00] */
#define BCHP_MEMC_GEN_1_ZQCS_ADDR_lpddr4_cs_MASK                   0x00000003
#define BCHP_MEMC_GEN_1_ZQCS_ADDR_lpddr4_cs_SHIFT                  0
#define BCHP_MEMC_GEN_1_ZQCS_ADDR_lpddr4_cs_DEFAULT                0x00000000

/***************************************************************************
 *ZQCS_PERIOD - ZQCS Client Request Period
 ***************************************************************************/
/* MEMC_GEN_1 :: ZQCS_PERIOD :: period [31:00] */
#define BCHP_MEMC_GEN_1_ZQCS_PERIOD_period_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_ZQCS_PERIOD_period_SHIFT                   0
#define BCHP_MEMC_GEN_1_ZQCS_PERIOD_period_DEFAULT                 0x00000000

/***************************************************************************
 *ZQCS_PAIR_CONTROL - ZQCS Client Control for Second Command of Paired Command
 ***************************************************************************/
/* MEMC_GEN_1 :: ZQCS_PAIR_CONTROL :: pair_enable [31:31] */
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_CONTROL_pair_enable_MASK         0x80000000
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_CONTROL_pair_enable_SHIFT        31
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_CONTROL_pair_enable_DEFAULT      0x00000000

/* MEMC_GEN_1 :: ZQCS_PAIR_CONTROL :: reserved0 [30:21] */
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_CONTROL_reserved0_MASK           0x7fe00000
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_CONTROL_reserved0_SHIFT          21

/* MEMC_GEN_1 :: ZQCS_PAIR_CONTROL :: command2 [20:12] */
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_CONTROL_command2_MASK            0x001ff000
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_CONTROL_command2_SHIFT           12
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_CONTROL_command2_DEFAULT         0x000000fe

/* MEMC_GEN_1 :: ZQCS_PAIR_CONTROL :: post_delay2 [11:00] */
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_CONTROL_post_delay2_MASK         0x00000fff
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_CONTROL_post_delay2_SHIFT        0
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_CONTROL_post_delay2_DEFAULT      0x00000040

/***************************************************************************
 *ZQCS_PAIR_ADDR - ZQCS Client Address for Second Command of Paired Command
 ***************************************************************************/
/* MEMC_GEN_1 :: ZQCS_PAIR_ADDR :: reserved0 [31:28] */
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_ADDR_reserved0_MASK              0xf0000000
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_ADDR_reserved0_SHIFT             28

/* union - case ddr34 [27:00] */
/* MEMC_GEN_1 :: ZQCS_PAIR_ADDR :: ddr34 :: spares [27:24] */
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_ADDR_ddr34_spares_MASK           0x0f000000
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_ADDR_ddr34_spares_SHIFT          24

/* MEMC_GEN_1 :: ZQCS_PAIR_ADDR :: ddr34 :: bank_addr [23:20] */
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_ADDR_ddr34_bank_addr_MASK        0x00f00000
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_ADDR_ddr34_bank_addr_SHIFT       20
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_ADDR_ddr34_bank_addr_DEFAULT     0x00000000

/* MEMC_GEN_1 :: ZQCS_PAIR_ADDR :: ddr34 :: row_addr [19:00] */
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_ADDR_ddr34_row_addr_MASK         0x000fffff
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_ADDR_ddr34_row_addr_SHIFT        0
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_ADDR_ddr34_row_addr_DEFAULT      0x00000000

/* union - case lpddr4 [27:00] */
/* MEMC_GEN_1 :: ZQCS_PAIR_ADDR :: lpddr4 :: phases_used [27:26] */
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_ADDR_lpddr4_phases_used_MASK     0x0c000000
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_ADDR_lpddr4_phases_used_SHIFT    26
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_ADDR_lpddr4_phases_used_DEFAULT  0x00000000

/* MEMC_GEN_1 :: ZQCS_PAIR_ADDR :: lpddr4 :: ca3 [25:20] */
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_ADDR_lpddr4_ca3_MASK             0x03f00000
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_ADDR_lpddr4_ca3_SHIFT            20
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_ADDR_lpddr4_ca3_DEFAULT          0x00000000

/* MEMC_GEN_1 :: ZQCS_PAIR_ADDR :: lpddr4 :: ca2 [19:14] */
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_ADDR_lpddr4_ca2_MASK             0x000fc000
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_ADDR_lpddr4_ca2_SHIFT            14
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_ADDR_lpddr4_ca2_DEFAULT          0x00000000

/* MEMC_GEN_1 :: ZQCS_PAIR_ADDR :: lpddr4 :: ca1 [13:08] */
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_ADDR_lpddr4_ca1_MASK             0x00003f00
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_ADDR_lpddr4_ca1_SHIFT            8
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_ADDR_lpddr4_ca1_DEFAULT          0x00000000

/* MEMC_GEN_1 :: ZQCS_PAIR_ADDR :: lpddr4 :: ca0 [07:02] */
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_ADDR_lpddr4_ca0_MASK             0x000000fc
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_ADDR_lpddr4_ca0_SHIFT            2
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_ADDR_lpddr4_ca0_DEFAULT          0x00000000

/* MEMC_GEN_1 :: ZQCS_PAIR_ADDR :: lpddr4 :: cs [01:00] */
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_ADDR_lpddr4_cs_MASK              0x00000003
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_ADDR_lpddr4_cs_SHIFT             0
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_ADDR_lpddr4_cs_DEFAULT           0x00000000

/***************************************************************************
 *ZQCS_PAIR_DELAY - ZQCS Client Paired Command Delay
 ***************************************************************************/
/* MEMC_GEN_1 :: ZQCS_PAIR_DELAY :: pair_delay [31:00] */
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_DELAY_pair_delay_MASK            0xffffffff
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_DELAY_pair_delay_SHIFT           0
#define BCHP_MEMC_GEN_1_ZQCS_PAIR_DELAY_pair_delay_DEFAULT         0x00000000

/***************************************************************************
 *ZQCS_STATUS - ZQCS Client Status
 ***************************************************************************/
/* MEMC_GEN_1 :: ZQCS_STATUS :: busy [31:31] */
#define BCHP_MEMC_GEN_1_ZQCS_STATUS_busy_MASK                      0x80000000
#define BCHP_MEMC_GEN_1_ZQCS_STATUS_busy_SHIFT                     31
#define BCHP_MEMC_GEN_1_ZQCS_STATUS_busy_DEFAULT                   0x00000000

/* MEMC_GEN_1 :: ZQCS_STATUS :: done [30:30] */
#define BCHP_MEMC_GEN_1_ZQCS_STATUS_done_MASK                      0x40000000
#define BCHP_MEMC_GEN_1_ZQCS_STATUS_done_SHIFT                     30
#define BCHP_MEMC_GEN_1_ZQCS_STATUS_done_DEFAULT                   0x00000000

/* MEMC_GEN_1 :: ZQCS_STATUS :: other_rank [29:29] */
#define BCHP_MEMC_GEN_1_ZQCS_STATUS_other_rank_MASK                0x20000000
#define BCHP_MEMC_GEN_1_ZQCS_STATUS_other_rank_SHIFT               29
#define BCHP_MEMC_GEN_1_ZQCS_STATUS_other_rank_DEFAULT             0x00000000

/* MEMC_GEN_1 :: ZQCS_STATUS :: reserved0 [28:19] */
#define BCHP_MEMC_GEN_1_ZQCS_STATUS_reserved0_MASK                 0x1ff80000
#define BCHP_MEMC_GEN_1_ZQCS_STATUS_reserved0_SHIFT                19

/* MEMC_GEN_1 :: ZQCS_STATUS :: zqcal_state [18:16] */
#define BCHP_MEMC_GEN_1_ZQCS_STATUS_zqcal_state_MASK               0x00070000
#define BCHP_MEMC_GEN_1_ZQCS_STATUS_zqcal_state_SHIFT              16
#define BCHP_MEMC_GEN_1_ZQCS_STATUS_zqcal_state_DEFAULT            0x00000000

/* MEMC_GEN_1 :: ZQCS_STATUS :: reserved1 [15:00] */
#define BCHP_MEMC_GEN_1_ZQCS_STATUS_reserved1_MASK                 0x0000ffff
#define BCHP_MEMC_GEN_1_ZQCS_STATUS_reserved1_SHIFT                0

/***************************************************************************
 *PFRI_0_PAGE_BRK_INTR_INFO_0 - PFRI 0 Page Break Interrupt Information Register 0
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_0_PAGE_BRK_INTR_INFO_0 :: reserved0 [31:25] */
#define BCHP_MEMC_GEN_1_PFRI_0_PAGE_BRK_INTR_INFO_0_reserved0_MASK 0xfe000000
#define BCHP_MEMC_GEN_1_PFRI_0_PAGE_BRK_INTR_INFO_0_reserved0_SHIFT 25

/* MEMC_GEN_1 :: PFRI_0_PAGE_BRK_INTR_INFO_0 :: RANK_ADDRESS [24:24] */
#define BCHP_MEMC_GEN_1_PFRI_0_PAGE_BRK_INTR_INFO_0_RANK_ADDRESS_MASK 0x01000000
#define BCHP_MEMC_GEN_1_PFRI_0_PAGE_BRK_INTR_INFO_0_RANK_ADDRESS_SHIFT 24
#define BCHP_MEMC_GEN_1_PFRI_0_PAGE_BRK_INTR_INFO_0_RANK_ADDRESS_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_0_PAGE_BRK_INTR_INFO_0 :: BANK_ADDRESS [23:20] */
#define BCHP_MEMC_GEN_1_PFRI_0_PAGE_BRK_INTR_INFO_0_BANK_ADDRESS_MASK 0x00f00000
#define BCHP_MEMC_GEN_1_PFRI_0_PAGE_BRK_INTR_INFO_0_BANK_ADDRESS_SHIFT 20
#define BCHP_MEMC_GEN_1_PFRI_0_PAGE_BRK_INTR_INFO_0_BANK_ADDRESS_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_0_PAGE_BRK_INTR_INFO_0 :: reserved1 [19:17] */
#define BCHP_MEMC_GEN_1_PFRI_0_PAGE_BRK_INTR_INFO_0_reserved1_MASK 0x000e0000
#define BCHP_MEMC_GEN_1_PFRI_0_PAGE_BRK_INTR_INFO_0_reserved1_SHIFT 17

/* MEMC_GEN_1 :: PFRI_0_PAGE_BRK_INTR_INFO_0 :: ROW_ADDRESS [16:00] */
#define BCHP_MEMC_GEN_1_PFRI_0_PAGE_BRK_INTR_INFO_0_ROW_ADDRESS_MASK 0x0001ffff
#define BCHP_MEMC_GEN_1_PFRI_0_PAGE_BRK_INTR_INFO_0_ROW_ADDRESS_SHIFT 0
#define BCHP_MEMC_GEN_1_PFRI_0_PAGE_BRK_INTR_INFO_0_ROW_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_0_PAGE_BRK_INTR_INFO_1 - PFRI 0 Page Break Interrupt Information Register 1
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_0_PAGE_BRK_INTR_INFO_1 :: reserved0 [31:25] */
#define BCHP_MEMC_GEN_1_PFRI_0_PAGE_BRK_INTR_INFO_1_reserved0_MASK 0xfe000000
#define BCHP_MEMC_GEN_1_PFRI_0_PAGE_BRK_INTR_INFO_1_reserved0_SHIFT 25

/* MEMC_GEN_1 :: PFRI_0_PAGE_BRK_INTR_INFO_1 :: RANK_ADDRESS [24:24] */
#define BCHP_MEMC_GEN_1_PFRI_0_PAGE_BRK_INTR_INFO_1_RANK_ADDRESS_MASK 0x01000000
#define BCHP_MEMC_GEN_1_PFRI_0_PAGE_BRK_INTR_INFO_1_RANK_ADDRESS_SHIFT 24
#define BCHP_MEMC_GEN_1_PFRI_0_PAGE_BRK_INTR_INFO_1_RANK_ADDRESS_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_0_PAGE_BRK_INTR_INFO_1 :: BANK_ADDRESS [23:20] */
#define BCHP_MEMC_GEN_1_PFRI_0_PAGE_BRK_INTR_INFO_1_BANK_ADDRESS_MASK 0x00f00000
#define BCHP_MEMC_GEN_1_PFRI_0_PAGE_BRK_INTR_INFO_1_BANK_ADDRESS_SHIFT 20
#define BCHP_MEMC_GEN_1_PFRI_0_PAGE_BRK_INTR_INFO_1_BANK_ADDRESS_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_0_PAGE_BRK_INTR_INFO_1 :: reserved1 [19:17] */
#define BCHP_MEMC_GEN_1_PFRI_0_PAGE_BRK_INTR_INFO_1_reserved1_MASK 0x000e0000
#define BCHP_MEMC_GEN_1_PFRI_0_PAGE_BRK_INTR_INFO_1_reserved1_SHIFT 17

/* MEMC_GEN_1 :: PFRI_0_PAGE_BRK_INTR_INFO_1 :: ROW_ADDRESS [16:00] */
#define BCHP_MEMC_GEN_1_PFRI_0_PAGE_BRK_INTR_INFO_1_ROW_ADDRESS_MASK 0x0001ffff
#define BCHP_MEMC_GEN_1_PFRI_0_PAGE_BRK_INTR_INFO_1_ROW_ADDRESS_SHIFT 0
#define BCHP_MEMC_GEN_1_PFRI_0_PAGE_BRK_INTR_INFO_1_ROW_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_0_VIOL_VALID - PFRI 0 Violation Valid Register
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_0_VIOL_VALID :: reserved0 [31:07] */
#define BCHP_MEMC_GEN_1_PFRI_0_VIOL_VALID_reserved0_MASK           0xffffff80
#define BCHP_MEMC_GEN_1_PFRI_0_VIOL_VALID_reserved0_SHIFT          7

/* MEMC_GEN_1 :: PFRI_0_VIOL_VALID :: TOO_MANY_BANKS [06:06] */
#define BCHP_MEMC_GEN_1_PFRI_0_VIOL_VALID_TOO_MANY_BANKS_MASK      0x00000040
#define BCHP_MEMC_GEN_1_PFRI_0_VIOL_VALID_TOO_MANY_BANKS_SHIFT     6
#define BCHP_MEMC_GEN_1_PFRI_0_VIOL_VALID_TOO_MANY_BANKS_DEFAULT   0x00000000

/* MEMC_GEN_1 :: PFRI_0_VIOL_VALID :: PAGE_BREAK [05:05] */
#define BCHP_MEMC_GEN_1_PFRI_0_VIOL_VALID_PAGE_BREAK_MASK          0x00000020
#define BCHP_MEMC_GEN_1_PFRI_0_VIOL_VALID_PAGE_BREAK_SHIFT         5
#define BCHP_MEMC_GEN_1_PFRI_0_VIOL_VALID_PAGE_BREAK_DEFAULT       0x00000000

/* MEMC_GEN_1 :: PFRI_0_VIOL_VALID :: ILLEGAL_ADDR [04:04] */
#define BCHP_MEMC_GEN_1_PFRI_0_VIOL_VALID_ILLEGAL_ADDR_MASK        0x00000010
#define BCHP_MEMC_GEN_1_PFRI_0_VIOL_VALID_ILLEGAL_ADDR_SHIFT       4
#define BCHP_MEMC_GEN_1_PFRI_0_VIOL_VALID_ILLEGAL_ADDR_DEFAULT     0x00000000

/* MEMC_GEN_1 :: PFRI_0_VIOL_VALID :: MIXED_TYPE [03:03] */
#define BCHP_MEMC_GEN_1_PFRI_0_VIOL_VALID_MIXED_TYPE_MASK          0x00000008
#define BCHP_MEMC_GEN_1_PFRI_0_VIOL_VALID_MIXED_TYPE_SHIFT         3
#define BCHP_MEMC_GEN_1_PFRI_0_VIOL_VALID_MIXED_TYPE_DEFAULT       0x00000000

/* MEMC_GEN_1 :: PFRI_0_VIOL_VALID :: GSIZE_VIOL [02:02] */
#define BCHP_MEMC_GEN_1_PFRI_0_VIOL_VALID_GSIZE_VIOL_MASK          0x00000004
#define BCHP_MEMC_GEN_1_PFRI_0_VIOL_VALID_GSIZE_VIOL_SHIFT         2
#define BCHP_MEMC_GEN_1_PFRI_0_VIOL_VALID_GSIZE_VIOL_DEFAULT       0x00000000

/* MEMC_GEN_1 :: PFRI_0_VIOL_VALID :: MISSING_SOG_VIOL [01:01] */
#define BCHP_MEMC_GEN_1_PFRI_0_VIOL_VALID_MISSING_SOG_VIOL_MASK    0x00000002
#define BCHP_MEMC_GEN_1_PFRI_0_VIOL_VALID_MISSING_SOG_VIOL_SHIFT   1
#define BCHP_MEMC_GEN_1_PFRI_0_VIOL_VALID_MISSING_SOG_VIOL_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_0_VIOL_VALID :: MISSING_EOG_VIOL [00:00] */
#define BCHP_MEMC_GEN_1_PFRI_0_VIOL_VALID_MISSING_EOG_VIOL_MASK    0x00000001
#define BCHP_MEMC_GEN_1_PFRI_0_VIOL_VALID_MISSING_EOG_VIOL_SHIFT   0
#define BCHP_MEMC_GEN_1_PFRI_0_VIOL_VALID_MISSING_EOG_VIOL_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_0_VIOL_ADDR_LSB - PFRI 0 Violation Address LSB Register
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_0_VIOL_ADDR_LSB :: GW_ADDR_31_0 [31:00] */
#define BCHP_MEMC_GEN_1_PFRI_0_VIOL_ADDR_LSB_GW_ADDR_31_0_MASK     0xffffffff
#define BCHP_MEMC_GEN_1_PFRI_0_VIOL_ADDR_LSB_GW_ADDR_31_0_SHIFT    0
#define BCHP_MEMC_GEN_1_PFRI_0_VIOL_ADDR_LSB_GW_ADDR_31_0_DEFAULT  0x00000000

/***************************************************************************
 *PFRI_0_VIOL_ADDR_MSB - PFRI 0 Violation Address MSB Register
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_0_VIOL_ADDR_MSB :: reserved0 [31:04] */
#define BCHP_MEMC_GEN_1_PFRI_0_VIOL_ADDR_MSB_reserved0_MASK        0xfffffff0
#define BCHP_MEMC_GEN_1_PFRI_0_VIOL_ADDR_MSB_reserved0_SHIFT       4

/* MEMC_GEN_1 :: PFRI_0_VIOL_ADDR_MSB :: GW_ADDR_35_32 [03:00] */
#define BCHP_MEMC_GEN_1_PFRI_0_VIOL_ADDR_MSB_GW_ADDR_35_32_MASK    0x0000000f
#define BCHP_MEMC_GEN_1_PFRI_0_VIOL_ADDR_MSB_GW_ADDR_35_32_SHIFT   0
#define BCHP_MEMC_GEN_1_PFRI_0_VIOL_ADDR_MSB_GW_ADDR_35_32_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_0_VIOLATION_INFO_WRITE_CLEAR - PFRI 0 violation info write clear register
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_0_VIOLATION_INFO_WRITE_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_1_PFRI_0_VIOLATION_INFO_WRITE_CLEAR_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_GEN_1_PFRI_0_VIOLATION_INFO_WRITE_CLEAR_reserved0_SHIFT 1

/* MEMC_GEN_1 :: PFRI_0_VIOLATION_INFO_WRITE_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_GEN_1_PFRI_0_VIOLATION_INFO_WRITE_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_GEN_1_PFRI_0_VIOLATION_INFO_WRITE_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_GEN_1_PFRI_0_VIOLATION_INFO_WRITE_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_0_LADDR_FIFO_DEPTH_COUNT - PFRI 0 Laddr fifo depth count register
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_0_LADDR_FIFO_DEPTH_COUNT :: reserved0 [31:08] */
#define BCHP_MEMC_GEN_1_PFRI_0_LADDR_FIFO_DEPTH_COUNT_reserved0_MASK 0xffffff00
#define BCHP_MEMC_GEN_1_PFRI_0_LADDR_FIFO_DEPTH_COUNT_reserved0_SHIFT 8

/* MEMC_GEN_1 :: PFRI_0_LADDR_FIFO_DEPTH_COUNT :: DEPTH_COUNT [07:00] */
#define BCHP_MEMC_GEN_1_PFRI_0_LADDR_FIFO_DEPTH_COUNT_DEPTH_COUNT_MASK 0x000000ff
#define BCHP_MEMC_GEN_1_PFRI_0_LADDR_FIFO_DEPTH_COUNT_DEPTH_COUNT_SHIFT 0
#define BCHP_MEMC_GEN_1_PFRI_0_LADDR_FIFO_DEPTH_COUNT_DEPTH_COUNT_DEFAULT 0x00000080

/***************************************************************************
 *PFRI_0_LADDR_FIFO_STATUS - PFRI 0 Laddr fifo status register
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_0_LADDR_FIFO_STATUS :: reserved0 [31:10] */
#define BCHP_MEMC_GEN_1_PFRI_0_LADDR_FIFO_STATUS_reserved0_MASK    0xfffffc00
#define BCHP_MEMC_GEN_1_PFRI_0_LADDR_FIFO_STATUS_reserved0_SHIFT   10

/* MEMC_GEN_1 :: PFRI_0_LADDR_FIFO_STATUS :: LADDR_FIFO_FULL [09:09] */
#define BCHP_MEMC_GEN_1_PFRI_0_LADDR_FIFO_STATUS_LADDR_FIFO_FULL_MASK 0x00000200
#define BCHP_MEMC_GEN_1_PFRI_0_LADDR_FIFO_STATUS_LADDR_FIFO_FULL_SHIFT 9
#define BCHP_MEMC_GEN_1_PFRI_0_LADDR_FIFO_STATUS_LADDR_FIFO_FULL_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_0_LADDR_FIFO_STATUS :: LADDR_FIFO_EMPTY [08:08] */
#define BCHP_MEMC_GEN_1_PFRI_0_LADDR_FIFO_STATUS_LADDR_FIFO_EMPTY_MASK 0x00000100
#define BCHP_MEMC_GEN_1_PFRI_0_LADDR_FIFO_STATUS_LADDR_FIFO_EMPTY_SHIFT 8
#define BCHP_MEMC_GEN_1_PFRI_0_LADDR_FIFO_STATUS_LADDR_FIFO_EMPTY_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_0_LADDR_FIFO_STATUS :: LADDR_FIFO_LEVEL [07:00] */
#define BCHP_MEMC_GEN_1_PFRI_0_LADDR_FIFO_STATUS_LADDR_FIFO_LEVEL_MASK 0x000000ff
#define BCHP_MEMC_GEN_1_PFRI_0_LADDR_FIFO_STATUS_LADDR_FIFO_LEVEL_SHIFT 0
#define BCHP_MEMC_GEN_1_PFRI_0_LADDR_FIFO_STATUS_LADDR_FIFO_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_0_THROTTLE_CONFIG - PFRI 0 Throttle Configuration
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_0_THROTTLE_CONFIG :: Enable [31:31] */
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_CONFIG_Enable_MASK         0x80000000
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_CONFIG_Enable_SHIFT        31
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_CONFIG_Enable_DEFAULT      0x00000000

/* MEMC_GEN_1 :: PFRI_0_THROTTLE_CONFIG :: AlternateDisable [30:30] */
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_CONFIG_AlternateDisable_MASK 0x40000000
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_CONFIG_AlternateDisable_SHIFT 30
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_CONFIG_AlternateDisable_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_0_THROTTLE_CONFIG :: reserved_for_eco0 [29:24] */
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_CONFIG_reserved_for_eco0_MASK 0x3f000000
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_CONFIG_reserved_for_eco0_SHIFT 24
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_CONFIG_reserved_for_eco0_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_0_THROTTLE_CONFIG :: AlternatePriority [23:16] */
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_CONFIG_AlternatePriority_MASK 0x00ff0000
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_CONFIG_AlternatePriority_SHIFT 16
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_CONFIG_AlternatePriority_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_0_THROTTLE_CONFIG :: ReqMinGW [15:08] */
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_CONFIG_ReqMinGW_MASK       0x0000ff00
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_CONFIG_ReqMinGW_SHIFT      8
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_CONFIG_ReqMinGW_DEFAULT    0x00000000

/* MEMC_GEN_1 :: PFRI_0_THROTTLE_CONFIG :: ReqConstGW [07:00] */
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_CONFIG_ReqConstGW_MASK     0x000000ff
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_CONFIG_ReqConstGW_SHIFT    0
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_CONFIG_ReqConstGW_DEFAULT  0x00000000

/***************************************************************************
 *PFRI_0_THROTTLE_FILTER_CTRL - PFRI 0 Throttle Filter Control
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_0_THROTTLE_FILTER_CTRL :: reserved0 [31:31] */
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_FILTER_CTRL_reserved0_MASK 0x80000000
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_FILTER_CTRL_reserved0_SHIFT 31

/* MEMC_GEN_1 :: PFRI_0_THROTTLE_FILTER_CTRL :: LeakageK [30:28] */
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_FILTER_CTRL_LeakageK_MASK  0x70000000
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_FILTER_CTRL_LeakageK_SHIFT 28
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_FILTER_CTRL_LeakageK_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_0_THROTTLE_FILTER_CTRL :: reserved1 [27:24] */
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_FILTER_CTRL_reserved1_MASK 0x0f000000
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_FILTER_CTRL_reserved1_SHIFT 24

/* MEMC_GEN_1 :: PFRI_0_THROTTLE_FILTER_CTRL :: UpdatePeriod [23:00] */
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_FILTER_CTRL_UpdatePeriod_MASK 0x00ffffff
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_FILTER_CTRL_UpdatePeriod_SHIFT 0
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_FILTER_CTRL_UpdatePeriod_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_0_THROTTLE_THRESH0 - PFRI 0 Throttle Threshold 0
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_0_THROTTLE_THRESH0 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_THRESH0_reserved0_MASK     0xff000000
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_THRESH0_reserved0_SHIFT    24

/* MEMC_GEN_1 :: PFRI_0_THROTTLE_THRESH0 :: ThresholdGW [23:00] */
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_THRESH0_ThresholdGW_MASK   0x00ffffff
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_THRESH0_ThresholdGW_SHIFT  0
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_THRESH0_ThresholdGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_0_THROTTLE_THRESH1 - PFRI 0 Throttle Threshold 1
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_0_THROTTLE_THRESH1 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_THRESH1_reserved0_MASK     0xff000000
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_THRESH1_reserved0_SHIFT    24

/* MEMC_GEN_1 :: PFRI_0_THROTTLE_THRESH1 :: ThresholdGW [23:00] */
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_THRESH1_ThresholdGW_MASK   0x00ffffff
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_THRESH1_ThresholdGW_SHIFT  0
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_THRESH1_ThresholdGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_0_THROTTLE_STATUS - PFRI 0 Throttle Status
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_0_THROTTLE_STATUS :: reserved0 [31:03] */
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_STATUS_reserved0_MASK      0xfffffff8
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_STATUS_reserved0_SHIFT     3

/* MEMC_GEN_1 :: PFRI_0_THROTTLE_STATUS :: ClientThresholdExceeded [02:02] */
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_STATUS_ClientThresholdExceeded_MASK 0x00000004
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_STATUS_ClientThresholdExceeded_SHIFT 2
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_STATUS_ClientThresholdExceeded_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_0_THROTTLE_STATUS :: ClientThresholdState [01:01] */
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_STATUS_ClientThresholdState_MASK 0x00000002
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_STATUS_ClientThresholdState_SHIFT 1
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_STATUS_ClientThresholdState_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_0_THROTTLE_STATUS :: ClientThresholdInput [00:00] */
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_STATUS_ClientThresholdInput_MASK 0x00000001
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_STATUS_ClientThresholdInput_SHIFT 0
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_STATUS_ClientThresholdInput_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_0_THROTTLE_STATE_MAX - PFRI 0 Throttle State Max
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_0_THROTTLE_STATE_MAX :: reserved0 [31:26] */
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_STATE_MAX_reserved0_MASK   0xfc000000
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_STATE_MAX_reserved0_SHIFT  26

/* MEMC_GEN_1 :: PFRI_0_THROTTLE_STATE_MAX :: FilterStateMaxGW [25:00] */
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_STATE_MAX_FilterStateMaxGW_MASK 0x03ffffff
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_STATE_MAX_FilterStateMaxGW_SHIFT 0
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_STATE_MAX_FilterStateMaxGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_0_THROTTLE_COUNT_NORM - PFRI 0 Throttle Count Normal Priority
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_0_THROTTLE_COUNT_NORM :: CountGW [31:00] */
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_COUNT_NORM_CountGW_MASK    0xffffffff
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_COUNT_NORM_CountGW_SHIFT   0
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_COUNT_NORM_CountGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_0_THROTTLE_COUNT_ALT - PFRI 0 Throttle Count Alternate Prioirty
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_0_THROTTLE_COUNT_ALT :: CountGW [31:00] */
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_COUNT_ALT_CountGW_MASK     0xffffffff
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_COUNT_ALT_CountGW_SHIFT    0
#define BCHP_MEMC_GEN_1_PFRI_0_THROTTLE_COUNT_ALT_CountGW_DEFAULT  0x00000000

/***************************************************************************
 *PFRI_1_PAGE_BRK_INTR_INFO_0 - PFRI 1 Page Break Interrupt Information Register 0
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_1_PAGE_BRK_INTR_INFO_0 :: reserved0 [31:25] */
#define BCHP_MEMC_GEN_1_PFRI_1_PAGE_BRK_INTR_INFO_0_reserved0_MASK 0xfe000000
#define BCHP_MEMC_GEN_1_PFRI_1_PAGE_BRK_INTR_INFO_0_reserved0_SHIFT 25

/* MEMC_GEN_1 :: PFRI_1_PAGE_BRK_INTR_INFO_0 :: RANK_ADDRESS [24:24] */
#define BCHP_MEMC_GEN_1_PFRI_1_PAGE_BRK_INTR_INFO_0_RANK_ADDRESS_MASK 0x01000000
#define BCHP_MEMC_GEN_1_PFRI_1_PAGE_BRK_INTR_INFO_0_RANK_ADDRESS_SHIFT 24
#define BCHP_MEMC_GEN_1_PFRI_1_PAGE_BRK_INTR_INFO_0_RANK_ADDRESS_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_1_PAGE_BRK_INTR_INFO_0 :: BANK_ADDRESS [23:20] */
#define BCHP_MEMC_GEN_1_PFRI_1_PAGE_BRK_INTR_INFO_0_BANK_ADDRESS_MASK 0x00f00000
#define BCHP_MEMC_GEN_1_PFRI_1_PAGE_BRK_INTR_INFO_0_BANK_ADDRESS_SHIFT 20
#define BCHP_MEMC_GEN_1_PFRI_1_PAGE_BRK_INTR_INFO_0_BANK_ADDRESS_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_1_PAGE_BRK_INTR_INFO_0 :: reserved1 [19:17] */
#define BCHP_MEMC_GEN_1_PFRI_1_PAGE_BRK_INTR_INFO_0_reserved1_MASK 0x000e0000
#define BCHP_MEMC_GEN_1_PFRI_1_PAGE_BRK_INTR_INFO_0_reserved1_SHIFT 17

/* MEMC_GEN_1 :: PFRI_1_PAGE_BRK_INTR_INFO_0 :: ROW_ADDRESS [16:00] */
#define BCHP_MEMC_GEN_1_PFRI_1_PAGE_BRK_INTR_INFO_0_ROW_ADDRESS_MASK 0x0001ffff
#define BCHP_MEMC_GEN_1_PFRI_1_PAGE_BRK_INTR_INFO_0_ROW_ADDRESS_SHIFT 0
#define BCHP_MEMC_GEN_1_PFRI_1_PAGE_BRK_INTR_INFO_0_ROW_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_1_PAGE_BRK_INTR_INFO_1 - PFRI 1 Page Break Interrupt Information Register 1
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_1_PAGE_BRK_INTR_INFO_1 :: reserved0 [31:25] */
#define BCHP_MEMC_GEN_1_PFRI_1_PAGE_BRK_INTR_INFO_1_reserved0_MASK 0xfe000000
#define BCHP_MEMC_GEN_1_PFRI_1_PAGE_BRK_INTR_INFO_1_reserved0_SHIFT 25

/* MEMC_GEN_1 :: PFRI_1_PAGE_BRK_INTR_INFO_1 :: RANK_ADDRESS [24:24] */
#define BCHP_MEMC_GEN_1_PFRI_1_PAGE_BRK_INTR_INFO_1_RANK_ADDRESS_MASK 0x01000000
#define BCHP_MEMC_GEN_1_PFRI_1_PAGE_BRK_INTR_INFO_1_RANK_ADDRESS_SHIFT 24
#define BCHP_MEMC_GEN_1_PFRI_1_PAGE_BRK_INTR_INFO_1_RANK_ADDRESS_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_1_PAGE_BRK_INTR_INFO_1 :: BANK_ADDRESS [23:20] */
#define BCHP_MEMC_GEN_1_PFRI_1_PAGE_BRK_INTR_INFO_1_BANK_ADDRESS_MASK 0x00f00000
#define BCHP_MEMC_GEN_1_PFRI_1_PAGE_BRK_INTR_INFO_1_BANK_ADDRESS_SHIFT 20
#define BCHP_MEMC_GEN_1_PFRI_1_PAGE_BRK_INTR_INFO_1_BANK_ADDRESS_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_1_PAGE_BRK_INTR_INFO_1 :: reserved1 [19:17] */
#define BCHP_MEMC_GEN_1_PFRI_1_PAGE_BRK_INTR_INFO_1_reserved1_MASK 0x000e0000
#define BCHP_MEMC_GEN_1_PFRI_1_PAGE_BRK_INTR_INFO_1_reserved1_SHIFT 17

/* MEMC_GEN_1 :: PFRI_1_PAGE_BRK_INTR_INFO_1 :: ROW_ADDRESS [16:00] */
#define BCHP_MEMC_GEN_1_PFRI_1_PAGE_BRK_INTR_INFO_1_ROW_ADDRESS_MASK 0x0001ffff
#define BCHP_MEMC_GEN_1_PFRI_1_PAGE_BRK_INTR_INFO_1_ROW_ADDRESS_SHIFT 0
#define BCHP_MEMC_GEN_1_PFRI_1_PAGE_BRK_INTR_INFO_1_ROW_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_1_VIOL_VALID - PFRI 1 Violation Valid Register
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_1_VIOL_VALID :: reserved0 [31:07] */
#define BCHP_MEMC_GEN_1_PFRI_1_VIOL_VALID_reserved0_MASK           0xffffff80
#define BCHP_MEMC_GEN_1_PFRI_1_VIOL_VALID_reserved0_SHIFT          7

/* MEMC_GEN_1 :: PFRI_1_VIOL_VALID :: TOO_MANY_BANKS [06:06] */
#define BCHP_MEMC_GEN_1_PFRI_1_VIOL_VALID_TOO_MANY_BANKS_MASK      0x00000040
#define BCHP_MEMC_GEN_1_PFRI_1_VIOL_VALID_TOO_MANY_BANKS_SHIFT     6
#define BCHP_MEMC_GEN_1_PFRI_1_VIOL_VALID_TOO_MANY_BANKS_DEFAULT   0x00000000

/* MEMC_GEN_1 :: PFRI_1_VIOL_VALID :: PAGE_BREAK [05:05] */
#define BCHP_MEMC_GEN_1_PFRI_1_VIOL_VALID_PAGE_BREAK_MASK          0x00000020
#define BCHP_MEMC_GEN_1_PFRI_1_VIOL_VALID_PAGE_BREAK_SHIFT         5
#define BCHP_MEMC_GEN_1_PFRI_1_VIOL_VALID_PAGE_BREAK_DEFAULT       0x00000000

/* MEMC_GEN_1 :: PFRI_1_VIOL_VALID :: ILLEGAL_ADDR [04:04] */
#define BCHP_MEMC_GEN_1_PFRI_1_VIOL_VALID_ILLEGAL_ADDR_MASK        0x00000010
#define BCHP_MEMC_GEN_1_PFRI_1_VIOL_VALID_ILLEGAL_ADDR_SHIFT       4
#define BCHP_MEMC_GEN_1_PFRI_1_VIOL_VALID_ILLEGAL_ADDR_DEFAULT     0x00000000

/* MEMC_GEN_1 :: PFRI_1_VIOL_VALID :: MIXED_TYPE [03:03] */
#define BCHP_MEMC_GEN_1_PFRI_1_VIOL_VALID_MIXED_TYPE_MASK          0x00000008
#define BCHP_MEMC_GEN_1_PFRI_1_VIOL_VALID_MIXED_TYPE_SHIFT         3
#define BCHP_MEMC_GEN_1_PFRI_1_VIOL_VALID_MIXED_TYPE_DEFAULT       0x00000000

/* MEMC_GEN_1 :: PFRI_1_VIOL_VALID :: GSIZE_VIOL [02:02] */
#define BCHP_MEMC_GEN_1_PFRI_1_VIOL_VALID_GSIZE_VIOL_MASK          0x00000004
#define BCHP_MEMC_GEN_1_PFRI_1_VIOL_VALID_GSIZE_VIOL_SHIFT         2
#define BCHP_MEMC_GEN_1_PFRI_1_VIOL_VALID_GSIZE_VIOL_DEFAULT       0x00000000

/* MEMC_GEN_1 :: PFRI_1_VIOL_VALID :: MISSING_SOG_VIOL [01:01] */
#define BCHP_MEMC_GEN_1_PFRI_1_VIOL_VALID_MISSING_SOG_VIOL_MASK    0x00000002
#define BCHP_MEMC_GEN_1_PFRI_1_VIOL_VALID_MISSING_SOG_VIOL_SHIFT   1
#define BCHP_MEMC_GEN_1_PFRI_1_VIOL_VALID_MISSING_SOG_VIOL_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_1_VIOL_VALID :: MISSING_EOG_VIOL [00:00] */
#define BCHP_MEMC_GEN_1_PFRI_1_VIOL_VALID_MISSING_EOG_VIOL_MASK    0x00000001
#define BCHP_MEMC_GEN_1_PFRI_1_VIOL_VALID_MISSING_EOG_VIOL_SHIFT   0
#define BCHP_MEMC_GEN_1_PFRI_1_VIOL_VALID_MISSING_EOG_VIOL_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_1_VIOL_ADDR_LSB - PFRI 1 Violation Address LSB Register
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_1_VIOL_ADDR_LSB :: GW_ADDR_31_0 [31:00] */
#define BCHP_MEMC_GEN_1_PFRI_1_VIOL_ADDR_LSB_GW_ADDR_31_0_MASK     0xffffffff
#define BCHP_MEMC_GEN_1_PFRI_1_VIOL_ADDR_LSB_GW_ADDR_31_0_SHIFT    0
#define BCHP_MEMC_GEN_1_PFRI_1_VIOL_ADDR_LSB_GW_ADDR_31_0_DEFAULT  0x00000000

/***************************************************************************
 *PFRI_1_VIOL_ADDR_MSB - PFRI 1 Violation Address MSB Register
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_1_VIOL_ADDR_MSB :: reserved0 [31:04] */
#define BCHP_MEMC_GEN_1_PFRI_1_VIOL_ADDR_MSB_reserved0_MASK        0xfffffff0
#define BCHP_MEMC_GEN_1_PFRI_1_VIOL_ADDR_MSB_reserved0_SHIFT       4

/* MEMC_GEN_1 :: PFRI_1_VIOL_ADDR_MSB :: GW_ADDR_35_32 [03:00] */
#define BCHP_MEMC_GEN_1_PFRI_1_VIOL_ADDR_MSB_GW_ADDR_35_32_MASK    0x0000000f
#define BCHP_MEMC_GEN_1_PFRI_1_VIOL_ADDR_MSB_GW_ADDR_35_32_SHIFT   0
#define BCHP_MEMC_GEN_1_PFRI_1_VIOL_ADDR_MSB_GW_ADDR_35_32_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_1_VIOLATION_INFO_WRITE_CLEAR - PFRI 1 violation info write clear register
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_1_VIOLATION_INFO_WRITE_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_1_PFRI_1_VIOLATION_INFO_WRITE_CLEAR_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_GEN_1_PFRI_1_VIOLATION_INFO_WRITE_CLEAR_reserved0_SHIFT 1

/* MEMC_GEN_1 :: PFRI_1_VIOLATION_INFO_WRITE_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_GEN_1_PFRI_1_VIOLATION_INFO_WRITE_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_GEN_1_PFRI_1_VIOLATION_INFO_WRITE_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_GEN_1_PFRI_1_VIOLATION_INFO_WRITE_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_1_LADDR_FIFO_DEPTH_COUNT - PFRI 1 Laddr fifo depth count register
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_1_LADDR_FIFO_DEPTH_COUNT :: reserved0 [31:08] */
#define BCHP_MEMC_GEN_1_PFRI_1_LADDR_FIFO_DEPTH_COUNT_reserved0_MASK 0xffffff00
#define BCHP_MEMC_GEN_1_PFRI_1_LADDR_FIFO_DEPTH_COUNT_reserved0_SHIFT 8

/* MEMC_GEN_1 :: PFRI_1_LADDR_FIFO_DEPTH_COUNT :: DEPTH_COUNT [07:00] */
#define BCHP_MEMC_GEN_1_PFRI_1_LADDR_FIFO_DEPTH_COUNT_DEPTH_COUNT_MASK 0x000000ff
#define BCHP_MEMC_GEN_1_PFRI_1_LADDR_FIFO_DEPTH_COUNT_DEPTH_COUNT_SHIFT 0
#define BCHP_MEMC_GEN_1_PFRI_1_LADDR_FIFO_DEPTH_COUNT_DEPTH_COUNT_DEFAULT 0x00000080

/***************************************************************************
 *PFRI_1_LADDR_FIFO_STATUS - PFRI 1 Laddr fifo status register
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_1_LADDR_FIFO_STATUS :: reserved0 [31:10] */
#define BCHP_MEMC_GEN_1_PFRI_1_LADDR_FIFO_STATUS_reserved0_MASK    0xfffffc00
#define BCHP_MEMC_GEN_1_PFRI_1_LADDR_FIFO_STATUS_reserved0_SHIFT   10

/* MEMC_GEN_1 :: PFRI_1_LADDR_FIFO_STATUS :: LADDR_FIFO_FULL [09:09] */
#define BCHP_MEMC_GEN_1_PFRI_1_LADDR_FIFO_STATUS_LADDR_FIFO_FULL_MASK 0x00000200
#define BCHP_MEMC_GEN_1_PFRI_1_LADDR_FIFO_STATUS_LADDR_FIFO_FULL_SHIFT 9
#define BCHP_MEMC_GEN_1_PFRI_1_LADDR_FIFO_STATUS_LADDR_FIFO_FULL_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_1_LADDR_FIFO_STATUS :: LADDR_FIFO_EMPTY [08:08] */
#define BCHP_MEMC_GEN_1_PFRI_1_LADDR_FIFO_STATUS_LADDR_FIFO_EMPTY_MASK 0x00000100
#define BCHP_MEMC_GEN_1_PFRI_1_LADDR_FIFO_STATUS_LADDR_FIFO_EMPTY_SHIFT 8
#define BCHP_MEMC_GEN_1_PFRI_1_LADDR_FIFO_STATUS_LADDR_FIFO_EMPTY_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_1_LADDR_FIFO_STATUS :: LADDR_FIFO_LEVEL [07:00] */
#define BCHP_MEMC_GEN_1_PFRI_1_LADDR_FIFO_STATUS_LADDR_FIFO_LEVEL_MASK 0x000000ff
#define BCHP_MEMC_GEN_1_PFRI_1_LADDR_FIFO_STATUS_LADDR_FIFO_LEVEL_SHIFT 0
#define BCHP_MEMC_GEN_1_PFRI_1_LADDR_FIFO_STATUS_LADDR_FIFO_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_1_THROTTLE_CONFIG - PFRI 1 Throttle Configuration
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_1_THROTTLE_CONFIG :: Enable [31:31] */
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_CONFIG_Enable_MASK         0x80000000
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_CONFIG_Enable_SHIFT        31
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_CONFIG_Enable_DEFAULT      0x00000000

/* MEMC_GEN_1 :: PFRI_1_THROTTLE_CONFIG :: AlternateDisable [30:30] */
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_CONFIG_AlternateDisable_MASK 0x40000000
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_CONFIG_AlternateDisable_SHIFT 30
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_CONFIG_AlternateDisable_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_1_THROTTLE_CONFIG :: reserved_for_eco0 [29:24] */
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_CONFIG_reserved_for_eco0_MASK 0x3f000000
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_CONFIG_reserved_for_eco0_SHIFT 24
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_CONFIG_reserved_for_eco0_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_1_THROTTLE_CONFIG :: AlternatePriority [23:16] */
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_CONFIG_AlternatePriority_MASK 0x00ff0000
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_CONFIG_AlternatePriority_SHIFT 16
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_CONFIG_AlternatePriority_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_1_THROTTLE_CONFIG :: ReqMinGW [15:08] */
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_CONFIG_ReqMinGW_MASK       0x0000ff00
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_CONFIG_ReqMinGW_SHIFT      8
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_CONFIG_ReqMinGW_DEFAULT    0x00000000

/* MEMC_GEN_1 :: PFRI_1_THROTTLE_CONFIG :: ReqConstGW [07:00] */
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_CONFIG_ReqConstGW_MASK     0x000000ff
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_CONFIG_ReqConstGW_SHIFT    0
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_CONFIG_ReqConstGW_DEFAULT  0x00000000

/***************************************************************************
 *PFRI_1_THROTTLE_FILTER_CTRL - PFRI 1 Throttle Filter Control
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_1_THROTTLE_FILTER_CTRL :: reserved0 [31:31] */
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_FILTER_CTRL_reserved0_MASK 0x80000000
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_FILTER_CTRL_reserved0_SHIFT 31

/* MEMC_GEN_1 :: PFRI_1_THROTTLE_FILTER_CTRL :: LeakageK [30:28] */
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_FILTER_CTRL_LeakageK_MASK  0x70000000
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_FILTER_CTRL_LeakageK_SHIFT 28
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_FILTER_CTRL_LeakageK_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_1_THROTTLE_FILTER_CTRL :: reserved1 [27:24] */
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_FILTER_CTRL_reserved1_MASK 0x0f000000
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_FILTER_CTRL_reserved1_SHIFT 24

/* MEMC_GEN_1 :: PFRI_1_THROTTLE_FILTER_CTRL :: UpdatePeriod [23:00] */
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_FILTER_CTRL_UpdatePeriod_MASK 0x00ffffff
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_FILTER_CTRL_UpdatePeriod_SHIFT 0
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_FILTER_CTRL_UpdatePeriod_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_1_THROTTLE_THRESH0 - PFRI 1 Throttle Threshold 0
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_1_THROTTLE_THRESH0 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_THRESH0_reserved0_MASK     0xff000000
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_THRESH0_reserved0_SHIFT    24

/* MEMC_GEN_1 :: PFRI_1_THROTTLE_THRESH0 :: ThresholdGW [23:00] */
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_THRESH0_ThresholdGW_MASK   0x00ffffff
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_THRESH0_ThresholdGW_SHIFT  0
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_THRESH0_ThresholdGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_1_THROTTLE_THRESH1 - PFRI 1 Throttle Threshold 1
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_1_THROTTLE_THRESH1 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_THRESH1_reserved0_MASK     0xff000000
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_THRESH1_reserved0_SHIFT    24

/* MEMC_GEN_1 :: PFRI_1_THROTTLE_THRESH1 :: ThresholdGW [23:00] */
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_THRESH1_ThresholdGW_MASK   0x00ffffff
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_THRESH1_ThresholdGW_SHIFT  0
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_THRESH1_ThresholdGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_1_THROTTLE_STATUS - PFRI 1 Throttle Status
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_1_THROTTLE_STATUS :: reserved0 [31:03] */
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_STATUS_reserved0_MASK      0xfffffff8
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_STATUS_reserved0_SHIFT     3

/* MEMC_GEN_1 :: PFRI_1_THROTTLE_STATUS :: ClientThresholdExceeded [02:02] */
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_STATUS_ClientThresholdExceeded_MASK 0x00000004
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_STATUS_ClientThresholdExceeded_SHIFT 2
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_STATUS_ClientThresholdExceeded_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_1_THROTTLE_STATUS :: ClientThresholdState [01:01] */
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_STATUS_ClientThresholdState_MASK 0x00000002
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_STATUS_ClientThresholdState_SHIFT 1
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_STATUS_ClientThresholdState_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_1_THROTTLE_STATUS :: ClientThresholdInput [00:00] */
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_STATUS_ClientThresholdInput_MASK 0x00000001
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_STATUS_ClientThresholdInput_SHIFT 0
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_STATUS_ClientThresholdInput_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_1_THROTTLE_STATE_MAX - PFRI 1 Throttle State Max
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_1_THROTTLE_STATE_MAX :: reserved0 [31:26] */
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_STATE_MAX_reserved0_MASK   0xfc000000
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_STATE_MAX_reserved0_SHIFT  26

/* MEMC_GEN_1 :: PFRI_1_THROTTLE_STATE_MAX :: FilterStateMaxGW [25:00] */
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_STATE_MAX_FilterStateMaxGW_MASK 0x03ffffff
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_STATE_MAX_FilterStateMaxGW_SHIFT 0
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_STATE_MAX_FilterStateMaxGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_1_THROTTLE_COUNT_NORM - PFRI 1 Throttle Count Normal Priority
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_1_THROTTLE_COUNT_NORM :: CountGW [31:00] */
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_COUNT_NORM_CountGW_MASK    0xffffffff
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_COUNT_NORM_CountGW_SHIFT   0
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_COUNT_NORM_CountGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_1_THROTTLE_COUNT_ALT - PFRI 1 Throttle Count Alternate Prioirty
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_1_THROTTLE_COUNT_ALT :: CountGW [31:00] */
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_COUNT_ALT_CountGW_MASK     0xffffffff
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_COUNT_ALT_CountGW_SHIFT    0
#define BCHP_MEMC_GEN_1_PFRI_1_THROTTLE_COUNT_ALT_CountGW_DEFAULT  0x00000000

/***************************************************************************
 *PFRI_2_PAGE_BRK_INTR_INFO_0 - PFRI 2 Page Break Interrupt Information Register 0
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_2_PAGE_BRK_INTR_INFO_0 :: reserved0 [31:25] */
#define BCHP_MEMC_GEN_1_PFRI_2_PAGE_BRK_INTR_INFO_0_reserved0_MASK 0xfe000000
#define BCHP_MEMC_GEN_1_PFRI_2_PAGE_BRK_INTR_INFO_0_reserved0_SHIFT 25

/* MEMC_GEN_1 :: PFRI_2_PAGE_BRK_INTR_INFO_0 :: RANK_ADDRESS [24:24] */
#define BCHP_MEMC_GEN_1_PFRI_2_PAGE_BRK_INTR_INFO_0_RANK_ADDRESS_MASK 0x01000000
#define BCHP_MEMC_GEN_1_PFRI_2_PAGE_BRK_INTR_INFO_0_RANK_ADDRESS_SHIFT 24
#define BCHP_MEMC_GEN_1_PFRI_2_PAGE_BRK_INTR_INFO_0_RANK_ADDRESS_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_2_PAGE_BRK_INTR_INFO_0 :: BANK_ADDRESS [23:20] */
#define BCHP_MEMC_GEN_1_PFRI_2_PAGE_BRK_INTR_INFO_0_BANK_ADDRESS_MASK 0x00f00000
#define BCHP_MEMC_GEN_1_PFRI_2_PAGE_BRK_INTR_INFO_0_BANK_ADDRESS_SHIFT 20
#define BCHP_MEMC_GEN_1_PFRI_2_PAGE_BRK_INTR_INFO_0_BANK_ADDRESS_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_2_PAGE_BRK_INTR_INFO_0 :: reserved1 [19:17] */
#define BCHP_MEMC_GEN_1_PFRI_2_PAGE_BRK_INTR_INFO_0_reserved1_MASK 0x000e0000
#define BCHP_MEMC_GEN_1_PFRI_2_PAGE_BRK_INTR_INFO_0_reserved1_SHIFT 17

/* MEMC_GEN_1 :: PFRI_2_PAGE_BRK_INTR_INFO_0 :: ROW_ADDRESS [16:00] */
#define BCHP_MEMC_GEN_1_PFRI_2_PAGE_BRK_INTR_INFO_0_ROW_ADDRESS_MASK 0x0001ffff
#define BCHP_MEMC_GEN_1_PFRI_2_PAGE_BRK_INTR_INFO_0_ROW_ADDRESS_SHIFT 0
#define BCHP_MEMC_GEN_1_PFRI_2_PAGE_BRK_INTR_INFO_0_ROW_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_2_PAGE_BRK_INTR_INFO_1 - PFRI 2 Page Break Interrupt Information Register 1
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_2_PAGE_BRK_INTR_INFO_1 :: reserved0 [31:25] */
#define BCHP_MEMC_GEN_1_PFRI_2_PAGE_BRK_INTR_INFO_1_reserved0_MASK 0xfe000000
#define BCHP_MEMC_GEN_1_PFRI_2_PAGE_BRK_INTR_INFO_1_reserved0_SHIFT 25

/* MEMC_GEN_1 :: PFRI_2_PAGE_BRK_INTR_INFO_1 :: RANK_ADDRESS [24:24] */
#define BCHP_MEMC_GEN_1_PFRI_2_PAGE_BRK_INTR_INFO_1_RANK_ADDRESS_MASK 0x01000000
#define BCHP_MEMC_GEN_1_PFRI_2_PAGE_BRK_INTR_INFO_1_RANK_ADDRESS_SHIFT 24
#define BCHP_MEMC_GEN_1_PFRI_2_PAGE_BRK_INTR_INFO_1_RANK_ADDRESS_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_2_PAGE_BRK_INTR_INFO_1 :: BANK_ADDRESS [23:20] */
#define BCHP_MEMC_GEN_1_PFRI_2_PAGE_BRK_INTR_INFO_1_BANK_ADDRESS_MASK 0x00f00000
#define BCHP_MEMC_GEN_1_PFRI_2_PAGE_BRK_INTR_INFO_1_BANK_ADDRESS_SHIFT 20
#define BCHP_MEMC_GEN_1_PFRI_2_PAGE_BRK_INTR_INFO_1_BANK_ADDRESS_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_2_PAGE_BRK_INTR_INFO_1 :: reserved1 [19:17] */
#define BCHP_MEMC_GEN_1_PFRI_2_PAGE_BRK_INTR_INFO_1_reserved1_MASK 0x000e0000
#define BCHP_MEMC_GEN_1_PFRI_2_PAGE_BRK_INTR_INFO_1_reserved1_SHIFT 17

/* MEMC_GEN_1 :: PFRI_2_PAGE_BRK_INTR_INFO_1 :: ROW_ADDRESS [16:00] */
#define BCHP_MEMC_GEN_1_PFRI_2_PAGE_BRK_INTR_INFO_1_ROW_ADDRESS_MASK 0x0001ffff
#define BCHP_MEMC_GEN_1_PFRI_2_PAGE_BRK_INTR_INFO_1_ROW_ADDRESS_SHIFT 0
#define BCHP_MEMC_GEN_1_PFRI_2_PAGE_BRK_INTR_INFO_1_ROW_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_2_VIOL_VALID - PFRI 2 Violation Valid Register
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_2_VIOL_VALID :: reserved0 [31:07] */
#define BCHP_MEMC_GEN_1_PFRI_2_VIOL_VALID_reserved0_MASK           0xffffff80
#define BCHP_MEMC_GEN_1_PFRI_2_VIOL_VALID_reserved0_SHIFT          7

/* MEMC_GEN_1 :: PFRI_2_VIOL_VALID :: TOO_MANY_BANKS [06:06] */
#define BCHP_MEMC_GEN_1_PFRI_2_VIOL_VALID_TOO_MANY_BANKS_MASK      0x00000040
#define BCHP_MEMC_GEN_1_PFRI_2_VIOL_VALID_TOO_MANY_BANKS_SHIFT     6
#define BCHP_MEMC_GEN_1_PFRI_2_VIOL_VALID_TOO_MANY_BANKS_DEFAULT   0x00000000

/* MEMC_GEN_1 :: PFRI_2_VIOL_VALID :: PAGE_BREAK [05:05] */
#define BCHP_MEMC_GEN_1_PFRI_2_VIOL_VALID_PAGE_BREAK_MASK          0x00000020
#define BCHP_MEMC_GEN_1_PFRI_2_VIOL_VALID_PAGE_BREAK_SHIFT         5
#define BCHP_MEMC_GEN_1_PFRI_2_VIOL_VALID_PAGE_BREAK_DEFAULT       0x00000000

/* MEMC_GEN_1 :: PFRI_2_VIOL_VALID :: ILLEGAL_ADDR [04:04] */
#define BCHP_MEMC_GEN_1_PFRI_2_VIOL_VALID_ILLEGAL_ADDR_MASK        0x00000010
#define BCHP_MEMC_GEN_1_PFRI_2_VIOL_VALID_ILLEGAL_ADDR_SHIFT       4
#define BCHP_MEMC_GEN_1_PFRI_2_VIOL_VALID_ILLEGAL_ADDR_DEFAULT     0x00000000

/* MEMC_GEN_1 :: PFRI_2_VIOL_VALID :: MIXED_TYPE [03:03] */
#define BCHP_MEMC_GEN_1_PFRI_2_VIOL_VALID_MIXED_TYPE_MASK          0x00000008
#define BCHP_MEMC_GEN_1_PFRI_2_VIOL_VALID_MIXED_TYPE_SHIFT         3
#define BCHP_MEMC_GEN_1_PFRI_2_VIOL_VALID_MIXED_TYPE_DEFAULT       0x00000000

/* MEMC_GEN_1 :: PFRI_2_VIOL_VALID :: GSIZE_VIOL [02:02] */
#define BCHP_MEMC_GEN_1_PFRI_2_VIOL_VALID_GSIZE_VIOL_MASK          0x00000004
#define BCHP_MEMC_GEN_1_PFRI_2_VIOL_VALID_GSIZE_VIOL_SHIFT         2
#define BCHP_MEMC_GEN_1_PFRI_2_VIOL_VALID_GSIZE_VIOL_DEFAULT       0x00000000

/* MEMC_GEN_1 :: PFRI_2_VIOL_VALID :: MISSING_SOG_VIOL [01:01] */
#define BCHP_MEMC_GEN_1_PFRI_2_VIOL_VALID_MISSING_SOG_VIOL_MASK    0x00000002
#define BCHP_MEMC_GEN_1_PFRI_2_VIOL_VALID_MISSING_SOG_VIOL_SHIFT   1
#define BCHP_MEMC_GEN_1_PFRI_2_VIOL_VALID_MISSING_SOG_VIOL_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_2_VIOL_VALID :: MISSING_EOG_VIOL [00:00] */
#define BCHP_MEMC_GEN_1_PFRI_2_VIOL_VALID_MISSING_EOG_VIOL_MASK    0x00000001
#define BCHP_MEMC_GEN_1_PFRI_2_VIOL_VALID_MISSING_EOG_VIOL_SHIFT   0
#define BCHP_MEMC_GEN_1_PFRI_2_VIOL_VALID_MISSING_EOG_VIOL_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_2_VIOL_ADDR_LSB - PFRI 2 Violation Address LSB Register
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_2_VIOL_ADDR_LSB :: GW_ADDR_31_0 [31:00] */
#define BCHP_MEMC_GEN_1_PFRI_2_VIOL_ADDR_LSB_GW_ADDR_31_0_MASK     0xffffffff
#define BCHP_MEMC_GEN_1_PFRI_2_VIOL_ADDR_LSB_GW_ADDR_31_0_SHIFT    0
#define BCHP_MEMC_GEN_1_PFRI_2_VIOL_ADDR_LSB_GW_ADDR_31_0_DEFAULT  0x00000000

/***************************************************************************
 *PFRI_2_VIOL_ADDR_MSB - PFRI 2 Violation Address MSB Register
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_2_VIOL_ADDR_MSB :: reserved0 [31:04] */
#define BCHP_MEMC_GEN_1_PFRI_2_VIOL_ADDR_MSB_reserved0_MASK        0xfffffff0
#define BCHP_MEMC_GEN_1_PFRI_2_VIOL_ADDR_MSB_reserved0_SHIFT       4

/* MEMC_GEN_1 :: PFRI_2_VIOL_ADDR_MSB :: GW_ADDR_35_32 [03:00] */
#define BCHP_MEMC_GEN_1_PFRI_2_VIOL_ADDR_MSB_GW_ADDR_35_32_MASK    0x0000000f
#define BCHP_MEMC_GEN_1_PFRI_2_VIOL_ADDR_MSB_GW_ADDR_35_32_SHIFT   0
#define BCHP_MEMC_GEN_1_PFRI_2_VIOL_ADDR_MSB_GW_ADDR_35_32_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_2_VIOLATION_INFO_WRITE_CLEAR - PFRI 2 violation info write clear register
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_2_VIOLATION_INFO_WRITE_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_1_PFRI_2_VIOLATION_INFO_WRITE_CLEAR_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_GEN_1_PFRI_2_VIOLATION_INFO_WRITE_CLEAR_reserved0_SHIFT 1

/* MEMC_GEN_1 :: PFRI_2_VIOLATION_INFO_WRITE_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_GEN_1_PFRI_2_VIOLATION_INFO_WRITE_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_GEN_1_PFRI_2_VIOLATION_INFO_WRITE_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_GEN_1_PFRI_2_VIOLATION_INFO_WRITE_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_2_LADDR_FIFO_DEPTH_COUNT - PFRI 2 Laddr fifo depth count register
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_2_LADDR_FIFO_DEPTH_COUNT :: reserved0 [31:08] */
#define BCHP_MEMC_GEN_1_PFRI_2_LADDR_FIFO_DEPTH_COUNT_reserved0_MASK 0xffffff00
#define BCHP_MEMC_GEN_1_PFRI_2_LADDR_FIFO_DEPTH_COUNT_reserved0_SHIFT 8

/* MEMC_GEN_1 :: PFRI_2_LADDR_FIFO_DEPTH_COUNT :: DEPTH_COUNT [07:00] */
#define BCHP_MEMC_GEN_1_PFRI_2_LADDR_FIFO_DEPTH_COUNT_DEPTH_COUNT_MASK 0x000000ff
#define BCHP_MEMC_GEN_1_PFRI_2_LADDR_FIFO_DEPTH_COUNT_DEPTH_COUNT_SHIFT 0
#define BCHP_MEMC_GEN_1_PFRI_2_LADDR_FIFO_DEPTH_COUNT_DEPTH_COUNT_DEFAULT 0x00000080

/***************************************************************************
 *PFRI_2_LADDR_FIFO_STATUS - PFRI 2 Laddr fifo status register
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_2_LADDR_FIFO_STATUS :: reserved0 [31:10] */
#define BCHP_MEMC_GEN_1_PFRI_2_LADDR_FIFO_STATUS_reserved0_MASK    0xfffffc00
#define BCHP_MEMC_GEN_1_PFRI_2_LADDR_FIFO_STATUS_reserved0_SHIFT   10

/* MEMC_GEN_1 :: PFRI_2_LADDR_FIFO_STATUS :: LADDR_FIFO_FULL [09:09] */
#define BCHP_MEMC_GEN_1_PFRI_2_LADDR_FIFO_STATUS_LADDR_FIFO_FULL_MASK 0x00000200
#define BCHP_MEMC_GEN_1_PFRI_2_LADDR_FIFO_STATUS_LADDR_FIFO_FULL_SHIFT 9
#define BCHP_MEMC_GEN_1_PFRI_2_LADDR_FIFO_STATUS_LADDR_FIFO_FULL_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_2_LADDR_FIFO_STATUS :: LADDR_FIFO_EMPTY [08:08] */
#define BCHP_MEMC_GEN_1_PFRI_2_LADDR_FIFO_STATUS_LADDR_FIFO_EMPTY_MASK 0x00000100
#define BCHP_MEMC_GEN_1_PFRI_2_LADDR_FIFO_STATUS_LADDR_FIFO_EMPTY_SHIFT 8
#define BCHP_MEMC_GEN_1_PFRI_2_LADDR_FIFO_STATUS_LADDR_FIFO_EMPTY_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_2_LADDR_FIFO_STATUS :: LADDR_FIFO_LEVEL [07:00] */
#define BCHP_MEMC_GEN_1_PFRI_2_LADDR_FIFO_STATUS_LADDR_FIFO_LEVEL_MASK 0x000000ff
#define BCHP_MEMC_GEN_1_PFRI_2_LADDR_FIFO_STATUS_LADDR_FIFO_LEVEL_SHIFT 0
#define BCHP_MEMC_GEN_1_PFRI_2_LADDR_FIFO_STATUS_LADDR_FIFO_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_2_THROTTLE_CONFIG - PFRI 2 Throttle Configuration
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_2_THROTTLE_CONFIG :: Enable [31:31] */
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_CONFIG_Enable_MASK         0x80000000
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_CONFIG_Enable_SHIFT        31
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_CONFIG_Enable_DEFAULT      0x00000000

/* MEMC_GEN_1 :: PFRI_2_THROTTLE_CONFIG :: AlternateDisable [30:30] */
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_CONFIG_AlternateDisable_MASK 0x40000000
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_CONFIG_AlternateDisable_SHIFT 30
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_CONFIG_AlternateDisable_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_2_THROTTLE_CONFIG :: reserved_for_eco0 [29:24] */
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_CONFIG_reserved_for_eco0_MASK 0x3f000000
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_CONFIG_reserved_for_eco0_SHIFT 24
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_CONFIG_reserved_for_eco0_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_2_THROTTLE_CONFIG :: AlternatePriority [23:16] */
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_CONFIG_AlternatePriority_MASK 0x00ff0000
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_CONFIG_AlternatePriority_SHIFT 16
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_CONFIG_AlternatePriority_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_2_THROTTLE_CONFIG :: ReqMinGW [15:08] */
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_CONFIG_ReqMinGW_MASK       0x0000ff00
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_CONFIG_ReqMinGW_SHIFT      8
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_CONFIG_ReqMinGW_DEFAULT    0x00000000

/* MEMC_GEN_1 :: PFRI_2_THROTTLE_CONFIG :: ReqConstGW [07:00] */
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_CONFIG_ReqConstGW_MASK     0x000000ff
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_CONFIG_ReqConstGW_SHIFT    0
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_CONFIG_ReqConstGW_DEFAULT  0x00000000

/***************************************************************************
 *PFRI_2_THROTTLE_FILTER_CTRL - PFRI 2 Throttle Filter Control
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_2_THROTTLE_FILTER_CTRL :: reserved0 [31:31] */
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_FILTER_CTRL_reserved0_MASK 0x80000000
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_FILTER_CTRL_reserved0_SHIFT 31

/* MEMC_GEN_1 :: PFRI_2_THROTTLE_FILTER_CTRL :: LeakageK [30:28] */
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_FILTER_CTRL_LeakageK_MASK  0x70000000
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_FILTER_CTRL_LeakageK_SHIFT 28
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_FILTER_CTRL_LeakageK_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_2_THROTTLE_FILTER_CTRL :: reserved1 [27:24] */
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_FILTER_CTRL_reserved1_MASK 0x0f000000
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_FILTER_CTRL_reserved1_SHIFT 24

/* MEMC_GEN_1 :: PFRI_2_THROTTLE_FILTER_CTRL :: UpdatePeriod [23:00] */
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_FILTER_CTRL_UpdatePeriod_MASK 0x00ffffff
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_FILTER_CTRL_UpdatePeriod_SHIFT 0
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_FILTER_CTRL_UpdatePeriod_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_2_THROTTLE_THRESH0 - PFRI 2 Throttle Threshold 0
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_2_THROTTLE_THRESH0 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_THRESH0_reserved0_MASK     0xff000000
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_THRESH0_reserved0_SHIFT    24

/* MEMC_GEN_1 :: PFRI_2_THROTTLE_THRESH0 :: ThresholdGW [23:00] */
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_THRESH0_ThresholdGW_MASK   0x00ffffff
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_THRESH0_ThresholdGW_SHIFT  0
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_THRESH0_ThresholdGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_2_THROTTLE_THRESH1 - PFRI 2 Throttle Threshold 1
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_2_THROTTLE_THRESH1 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_THRESH1_reserved0_MASK     0xff000000
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_THRESH1_reserved0_SHIFT    24

/* MEMC_GEN_1 :: PFRI_2_THROTTLE_THRESH1 :: ThresholdGW [23:00] */
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_THRESH1_ThresholdGW_MASK   0x00ffffff
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_THRESH1_ThresholdGW_SHIFT  0
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_THRESH1_ThresholdGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_2_THROTTLE_STATUS - PFRI 2 Throttle Status
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_2_THROTTLE_STATUS :: reserved0 [31:03] */
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_STATUS_reserved0_MASK      0xfffffff8
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_STATUS_reserved0_SHIFT     3

/* MEMC_GEN_1 :: PFRI_2_THROTTLE_STATUS :: ClientThresholdExceeded [02:02] */
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_STATUS_ClientThresholdExceeded_MASK 0x00000004
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_STATUS_ClientThresholdExceeded_SHIFT 2
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_STATUS_ClientThresholdExceeded_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_2_THROTTLE_STATUS :: ClientThresholdState [01:01] */
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_STATUS_ClientThresholdState_MASK 0x00000002
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_STATUS_ClientThresholdState_SHIFT 1
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_STATUS_ClientThresholdState_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_2_THROTTLE_STATUS :: ClientThresholdInput [00:00] */
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_STATUS_ClientThresholdInput_MASK 0x00000001
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_STATUS_ClientThresholdInput_SHIFT 0
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_STATUS_ClientThresholdInput_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_2_THROTTLE_STATE_MAX - PFRI 2 Throttle State Max
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_2_THROTTLE_STATE_MAX :: reserved0 [31:26] */
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_STATE_MAX_reserved0_MASK   0xfc000000
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_STATE_MAX_reserved0_SHIFT  26

/* MEMC_GEN_1 :: PFRI_2_THROTTLE_STATE_MAX :: FilterStateMaxGW [25:00] */
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_STATE_MAX_FilterStateMaxGW_MASK 0x03ffffff
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_STATE_MAX_FilterStateMaxGW_SHIFT 0
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_STATE_MAX_FilterStateMaxGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_2_THROTTLE_COUNT_NORM - PFRI 2 Throttle Count Normal Priority
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_2_THROTTLE_COUNT_NORM :: CountGW [31:00] */
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_COUNT_NORM_CountGW_MASK    0xffffffff
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_COUNT_NORM_CountGW_SHIFT   0
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_COUNT_NORM_CountGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_2_THROTTLE_COUNT_ALT - PFRI 2 Throttle Count Alternate Prioirty
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_2_THROTTLE_COUNT_ALT :: CountGW [31:00] */
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_COUNT_ALT_CountGW_MASK     0xffffffff
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_COUNT_ALT_CountGW_SHIFT    0
#define BCHP_MEMC_GEN_1_PFRI_2_THROTTLE_COUNT_ALT_CountGW_DEFAULT  0x00000000

/***************************************************************************
 *PFRI_3_PAGE_BRK_INTR_INFO_0 - PFRI 3 Page Break Interrupt Information Register 0
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_3_PAGE_BRK_INTR_INFO_0 :: reserved0 [31:25] */
#define BCHP_MEMC_GEN_1_PFRI_3_PAGE_BRK_INTR_INFO_0_reserved0_MASK 0xfe000000
#define BCHP_MEMC_GEN_1_PFRI_3_PAGE_BRK_INTR_INFO_0_reserved0_SHIFT 25

/* MEMC_GEN_1 :: PFRI_3_PAGE_BRK_INTR_INFO_0 :: RANK_ADDRESS [24:24] */
#define BCHP_MEMC_GEN_1_PFRI_3_PAGE_BRK_INTR_INFO_0_RANK_ADDRESS_MASK 0x01000000
#define BCHP_MEMC_GEN_1_PFRI_3_PAGE_BRK_INTR_INFO_0_RANK_ADDRESS_SHIFT 24
#define BCHP_MEMC_GEN_1_PFRI_3_PAGE_BRK_INTR_INFO_0_RANK_ADDRESS_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_3_PAGE_BRK_INTR_INFO_0 :: BANK_ADDRESS [23:20] */
#define BCHP_MEMC_GEN_1_PFRI_3_PAGE_BRK_INTR_INFO_0_BANK_ADDRESS_MASK 0x00f00000
#define BCHP_MEMC_GEN_1_PFRI_3_PAGE_BRK_INTR_INFO_0_BANK_ADDRESS_SHIFT 20
#define BCHP_MEMC_GEN_1_PFRI_3_PAGE_BRK_INTR_INFO_0_BANK_ADDRESS_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_3_PAGE_BRK_INTR_INFO_0 :: reserved1 [19:17] */
#define BCHP_MEMC_GEN_1_PFRI_3_PAGE_BRK_INTR_INFO_0_reserved1_MASK 0x000e0000
#define BCHP_MEMC_GEN_1_PFRI_3_PAGE_BRK_INTR_INFO_0_reserved1_SHIFT 17

/* MEMC_GEN_1 :: PFRI_3_PAGE_BRK_INTR_INFO_0 :: ROW_ADDRESS [16:00] */
#define BCHP_MEMC_GEN_1_PFRI_3_PAGE_BRK_INTR_INFO_0_ROW_ADDRESS_MASK 0x0001ffff
#define BCHP_MEMC_GEN_1_PFRI_3_PAGE_BRK_INTR_INFO_0_ROW_ADDRESS_SHIFT 0
#define BCHP_MEMC_GEN_1_PFRI_3_PAGE_BRK_INTR_INFO_0_ROW_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_3_PAGE_BRK_INTR_INFO_1 - PFRI 3 Page Break Interrupt Information Register 1
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_3_PAGE_BRK_INTR_INFO_1 :: reserved0 [31:25] */
#define BCHP_MEMC_GEN_1_PFRI_3_PAGE_BRK_INTR_INFO_1_reserved0_MASK 0xfe000000
#define BCHP_MEMC_GEN_1_PFRI_3_PAGE_BRK_INTR_INFO_1_reserved0_SHIFT 25

/* MEMC_GEN_1 :: PFRI_3_PAGE_BRK_INTR_INFO_1 :: RANK_ADDRESS [24:24] */
#define BCHP_MEMC_GEN_1_PFRI_3_PAGE_BRK_INTR_INFO_1_RANK_ADDRESS_MASK 0x01000000
#define BCHP_MEMC_GEN_1_PFRI_3_PAGE_BRK_INTR_INFO_1_RANK_ADDRESS_SHIFT 24
#define BCHP_MEMC_GEN_1_PFRI_3_PAGE_BRK_INTR_INFO_1_RANK_ADDRESS_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_3_PAGE_BRK_INTR_INFO_1 :: BANK_ADDRESS [23:20] */
#define BCHP_MEMC_GEN_1_PFRI_3_PAGE_BRK_INTR_INFO_1_BANK_ADDRESS_MASK 0x00f00000
#define BCHP_MEMC_GEN_1_PFRI_3_PAGE_BRK_INTR_INFO_1_BANK_ADDRESS_SHIFT 20
#define BCHP_MEMC_GEN_1_PFRI_3_PAGE_BRK_INTR_INFO_1_BANK_ADDRESS_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_3_PAGE_BRK_INTR_INFO_1 :: reserved1 [19:17] */
#define BCHP_MEMC_GEN_1_PFRI_3_PAGE_BRK_INTR_INFO_1_reserved1_MASK 0x000e0000
#define BCHP_MEMC_GEN_1_PFRI_3_PAGE_BRK_INTR_INFO_1_reserved1_SHIFT 17

/* MEMC_GEN_1 :: PFRI_3_PAGE_BRK_INTR_INFO_1 :: ROW_ADDRESS [16:00] */
#define BCHP_MEMC_GEN_1_PFRI_3_PAGE_BRK_INTR_INFO_1_ROW_ADDRESS_MASK 0x0001ffff
#define BCHP_MEMC_GEN_1_PFRI_3_PAGE_BRK_INTR_INFO_1_ROW_ADDRESS_SHIFT 0
#define BCHP_MEMC_GEN_1_PFRI_3_PAGE_BRK_INTR_INFO_1_ROW_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_3_VIOL_VALID - PFRI 3 Violation Valid Register
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_3_VIOL_VALID :: reserved0 [31:07] */
#define BCHP_MEMC_GEN_1_PFRI_3_VIOL_VALID_reserved0_MASK           0xffffff80
#define BCHP_MEMC_GEN_1_PFRI_3_VIOL_VALID_reserved0_SHIFT          7

/* MEMC_GEN_1 :: PFRI_3_VIOL_VALID :: TOO_MANY_BANKS [06:06] */
#define BCHP_MEMC_GEN_1_PFRI_3_VIOL_VALID_TOO_MANY_BANKS_MASK      0x00000040
#define BCHP_MEMC_GEN_1_PFRI_3_VIOL_VALID_TOO_MANY_BANKS_SHIFT     6
#define BCHP_MEMC_GEN_1_PFRI_3_VIOL_VALID_TOO_MANY_BANKS_DEFAULT   0x00000000

/* MEMC_GEN_1 :: PFRI_3_VIOL_VALID :: PAGE_BREAK [05:05] */
#define BCHP_MEMC_GEN_1_PFRI_3_VIOL_VALID_PAGE_BREAK_MASK          0x00000020
#define BCHP_MEMC_GEN_1_PFRI_3_VIOL_VALID_PAGE_BREAK_SHIFT         5
#define BCHP_MEMC_GEN_1_PFRI_3_VIOL_VALID_PAGE_BREAK_DEFAULT       0x00000000

/* MEMC_GEN_1 :: PFRI_3_VIOL_VALID :: ILLEGAL_ADDR [04:04] */
#define BCHP_MEMC_GEN_1_PFRI_3_VIOL_VALID_ILLEGAL_ADDR_MASK        0x00000010
#define BCHP_MEMC_GEN_1_PFRI_3_VIOL_VALID_ILLEGAL_ADDR_SHIFT       4
#define BCHP_MEMC_GEN_1_PFRI_3_VIOL_VALID_ILLEGAL_ADDR_DEFAULT     0x00000000

/* MEMC_GEN_1 :: PFRI_3_VIOL_VALID :: MIXED_TYPE [03:03] */
#define BCHP_MEMC_GEN_1_PFRI_3_VIOL_VALID_MIXED_TYPE_MASK          0x00000008
#define BCHP_MEMC_GEN_1_PFRI_3_VIOL_VALID_MIXED_TYPE_SHIFT         3
#define BCHP_MEMC_GEN_1_PFRI_3_VIOL_VALID_MIXED_TYPE_DEFAULT       0x00000000

/* MEMC_GEN_1 :: PFRI_3_VIOL_VALID :: GSIZE_VIOL [02:02] */
#define BCHP_MEMC_GEN_1_PFRI_3_VIOL_VALID_GSIZE_VIOL_MASK          0x00000004
#define BCHP_MEMC_GEN_1_PFRI_3_VIOL_VALID_GSIZE_VIOL_SHIFT         2
#define BCHP_MEMC_GEN_1_PFRI_3_VIOL_VALID_GSIZE_VIOL_DEFAULT       0x00000000

/* MEMC_GEN_1 :: PFRI_3_VIOL_VALID :: MISSING_SOG_VIOL [01:01] */
#define BCHP_MEMC_GEN_1_PFRI_3_VIOL_VALID_MISSING_SOG_VIOL_MASK    0x00000002
#define BCHP_MEMC_GEN_1_PFRI_3_VIOL_VALID_MISSING_SOG_VIOL_SHIFT   1
#define BCHP_MEMC_GEN_1_PFRI_3_VIOL_VALID_MISSING_SOG_VIOL_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_3_VIOL_VALID :: MISSING_EOG_VIOL [00:00] */
#define BCHP_MEMC_GEN_1_PFRI_3_VIOL_VALID_MISSING_EOG_VIOL_MASK    0x00000001
#define BCHP_MEMC_GEN_1_PFRI_3_VIOL_VALID_MISSING_EOG_VIOL_SHIFT   0
#define BCHP_MEMC_GEN_1_PFRI_3_VIOL_VALID_MISSING_EOG_VIOL_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_3_VIOL_ADDR_LSB - PFRI 3 Violation Address LSB Register
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_3_VIOL_ADDR_LSB :: GW_ADDR_31_0 [31:00] */
#define BCHP_MEMC_GEN_1_PFRI_3_VIOL_ADDR_LSB_GW_ADDR_31_0_MASK     0xffffffff
#define BCHP_MEMC_GEN_1_PFRI_3_VIOL_ADDR_LSB_GW_ADDR_31_0_SHIFT    0
#define BCHP_MEMC_GEN_1_PFRI_3_VIOL_ADDR_LSB_GW_ADDR_31_0_DEFAULT  0x00000000

/***************************************************************************
 *PFRI_3_VIOL_ADDR_MSB - PFRI 3 Violation Address MSB Register
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_3_VIOL_ADDR_MSB :: reserved0 [31:04] */
#define BCHP_MEMC_GEN_1_PFRI_3_VIOL_ADDR_MSB_reserved0_MASK        0xfffffff0
#define BCHP_MEMC_GEN_1_PFRI_3_VIOL_ADDR_MSB_reserved0_SHIFT       4

/* MEMC_GEN_1 :: PFRI_3_VIOL_ADDR_MSB :: GW_ADDR_35_32 [03:00] */
#define BCHP_MEMC_GEN_1_PFRI_3_VIOL_ADDR_MSB_GW_ADDR_35_32_MASK    0x0000000f
#define BCHP_MEMC_GEN_1_PFRI_3_VIOL_ADDR_MSB_GW_ADDR_35_32_SHIFT   0
#define BCHP_MEMC_GEN_1_PFRI_3_VIOL_ADDR_MSB_GW_ADDR_35_32_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_3_VIOLATION_INFO_WRITE_CLEAR - PFRI 3 violation info write clear register
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_3_VIOLATION_INFO_WRITE_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_1_PFRI_3_VIOLATION_INFO_WRITE_CLEAR_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_GEN_1_PFRI_3_VIOLATION_INFO_WRITE_CLEAR_reserved0_SHIFT 1

/* MEMC_GEN_1 :: PFRI_3_VIOLATION_INFO_WRITE_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_GEN_1_PFRI_3_VIOLATION_INFO_WRITE_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_GEN_1_PFRI_3_VIOLATION_INFO_WRITE_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_GEN_1_PFRI_3_VIOLATION_INFO_WRITE_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_3_LADDR_FIFO_DEPTH_COUNT - PFRI 3 Laddr fifo depth count register
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_3_LADDR_FIFO_DEPTH_COUNT :: reserved0 [31:08] */
#define BCHP_MEMC_GEN_1_PFRI_3_LADDR_FIFO_DEPTH_COUNT_reserved0_MASK 0xffffff00
#define BCHP_MEMC_GEN_1_PFRI_3_LADDR_FIFO_DEPTH_COUNT_reserved0_SHIFT 8

/* MEMC_GEN_1 :: PFRI_3_LADDR_FIFO_DEPTH_COUNT :: DEPTH_COUNT [07:00] */
#define BCHP_MEMC_GEN_1_PFRI_3_LADDR_FIFO_DEPTH_COUNT_DEPTH_COUNT_MASK 0x000000ff
#define BCHP_MEMC_GEN_1_PFRI_3_LADDR_FIFO_DEPTH_COUNT_DEPTH_COUNT_SHIFT 0
#define BCHP_MEMC_GEN_1_PFRI_3_LADDR_FIFO_DEPTH_COUNT_DEPTH_COUNT_DEFAULT 0x00000080

/***************************************************************************
 *PFRI_3_LADDR_FIFO_STATUS - PFRI 3 Laddr fifo status register
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_3_LADDR_FIFO_STATUS :: reserved0 [31:10] */
#define BCHP_MEMC_GEN_1_PFRI_3_LADDR_FIFO_STATUS_reserved0_MASK    0xfffffc00
#define BCHP_MEMC_GEN_1_PFRI_3_LADDR_FIFO_STATUS_reserved0_SHIFT   10

/* MEMC_GEN_1 :: PFRI_3_LADDR_FIFO_STATUS :: LADDR_FIFO_FULL [09:09] */
#define BCHP_MEMC_GEN_1_PFRI_3_LADDR_FIFO_STATUS_LADDR_FIFO_FULL_MASK 0x00000200
#define BCHP_MEMC_GEN_1_PFRI_3_LADDR_FIFO_STATUS_LADDR_FIFO_FULL_SHIFT 9
#define BCHP_MEMC_GEN_1_PFRI_3_LADDR_FIFO_STATUS_LADDR_FIFO_FULL_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_3_LADDR_FIFO_STATUS :: LADDR_FIFO_EMPTY [08:08] */
#define BCHP_MEMC_GEN_1_PFRI_3_LADDR_FIFO_STATUS_LADDR_FIFO_EMPTY_MASK 0x00000100
#define BCHP_MEMC_GEN_1_PFRI_3_LADDR_FIFO_STATUS_LADDR_FIFO_EMPTY_SHIFT 8
#define BCHP_MEMC_GEN_1_PFRI_3_LADDR_FIFO_STATUS_LADDR_FIFO_EMPTY_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_3_LADDR_FIFO_STATUS :: LADDR_FIFO_LEVEL [07:00] */
#define BCHP_MEMC_GEN_1_PFRI_3_LADDR_FIFO_STATUS_LADDR_FIFO_LEVEL_MASK 0x000000ff
#define BCHP_MEMC_GEN_1_PFRI_3_LADDR_FIFO_STATUS_LADDR_FIFO_LEVEL_SHIFT 0
#define BCHP_MEMC_GEN_1_PFRI_3_LADDR_FIFO_STATUS_LADDR_FIFO_LEVEL_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_3_THROTTLE_CONFIG - PFRI 3 Throttle Configuration
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_3_THROTTLE_CONFIG :: Enable [31:31] */
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_CONFIG_Enable_MASK         0x80000000
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_CONFIG_Enable_SHIFT        31
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_CONFIG_Enable_DEFAULT      0x00000000

/* MEMC_GEN_1 :: PFRI_3_THROTTLE_CONFIG :: AlternateDisable [30:30] */
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_CONFIG_AlternateDisable_MASK 0x40000000
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_CONFIG_AlternateDisable_SHIFT 30
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_CONFIG_AlternateDisable_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_3_THROTTLE_CONFIG :: reserved_for_eco0 [29:24] */
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_CONFIG_reserved_for_eco0_MASK 0x3f000000
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_CONFIG_reserved_for_eco0_SHIFT 24
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_CONFIG_reserved_for_eco0_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_3_THROTTLE_CONFIG :: AlternatePriority [23:16] */
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_CONFIG_AlternatePriority_MASK 0x00ff0000
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_CONFIG_AlternatePriority_SHIFT 16
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_CONFIG_AlternatePriority_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_3_THROTTLE_CONFIG :: ReqMinGW [15:08] */
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_CONFIG_ReqMinGW_MASK       0x0000ff00
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_CONFIG_ReqMinGW_SHIFT      8
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_CONFIG_ReqMinGW_DEFAULT    0x00000000

/* MEMC_GEN_1 :: PFRI_3_THROTTLE_CONFIG :: ReqConstGW [07:00] */
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_CONFIG_ReqConstGW_MASK     0x000000ff
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_CONFIG_ReqConstGW_SHIFT    0
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_CONFIG_ReqConstGW_DEFAULT  0x00000000

/***************************************************************************
 *PFRI_3_THROTTLE_FILTER_CTRL - PFRI 3 Throttle Filter Control
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_3_THROTTLE_FILTER_CTRL :: reserved0 [31:31] */
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_FILTER_CTRL_reserved0_MASK 0x80000000
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_FILTER_CTRL_reserved0_SHIFT 31

/* MEMC_GEN_1 :: PFRI_3_THROTTLE_FILTER_CTRL :: LeakageK [30:28] */
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_FILTER_CTRL_LeakageK_MASK  0x70000000
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_FILTER_CTRL_LeakageK_SHIFT 28
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_FILTER_CTRL_LeakageK_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_3_THROTTLE_FILTER_CTRL :: reserved1 [27:24] */
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_FILTER_CTRL_reserved1_MASK 0x0f000000
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_FILTER_CTRL_reserved1_SHIFT 24

/* MEMC_GEN_1 :: PFRI_3_THROTTLE_FILTER_CTRL :: UpdatePeriod [23:00] */
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_FILTER_CTRL_UpdatePeriod_MASK 0x00ffffff
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_FILTER_CTRL_UpdatePeriod_SHIFT 0
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_FILTER_CTRL_UpdatePeriod_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_3_THROTTLE_THRESH0 - PFRI 3 Throttle Threshold 0
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_3_THROTTLE_THRESH0 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_THRESH0_reserved0_MASK     0xff000000
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_THRESH0_reserved0_SHIFT    24

/* MEMC_GEN_1 :: PFRI_3_THROTTLE_THRESH0 :: ThresholdGW [23:00] */
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_THRESH0_ThresholdGW_MASK   0x00ffffff
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_THRESH0_ThresholdGW_SHIFT  0
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_THRESH0_ThresholdGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_3_THROTTLE_THRESH1 - PFRI 3 Throttle Threshold 1
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_3_THROTTLE_THRESH1 :: reserved0 [31:24] */
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_THRESH1_reserved0_MASK     0xff000000
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_THRESH1_reserved0_SHIFT    24

/* MEMC_GEN_1 :: PFRI_3_THROTTLE_THRESH1 :: ThresholdGW [23:00] */
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_THRESH1_ThresholdGW_MASK   0x00ffffff
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_THRESH1_ThresholdGW_SHIFT  0
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_THRESH1_ThresholdGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_3_THROTTLE_STATUS - PFRI 3 Throttle Status
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_3_THROTTLE_STATUS :: reserved0 [31:03] */
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_STATUS_reserved0_MASK      0xfffffff8
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_STATUS_reserved0_SHIFT     3

/* MEMC_GEN_1 :: PFRI_3_THROTTLE_STATUS :: ClientThresholdExceeded [02:02] */
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_STATUS_ClientThresholdExceeded_MASK 0x00000004
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_STATUS_ClientThresholdExceeded_SHIFT 2
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_STATUS_ClientThresholdExceeded_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_3_THROTTLE_STATUS :: ClientThresholdState [01:01] */
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_STATUS_ClientThresholdState_MASK 0x00000002
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_STATUS_ClientThresholdState_SHIFT 1
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_STATUS_ClientThresholdState_DEFAULT 0x00000000

/* MEMC_GEN_1 :: PFRI_3_THROTTLE_STATUS :: ClientThresholdInput [00:00] */
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_STATUS_ClientThresholdInput_MASK 0x00000001
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_STATUS_ClientThresholdInput_SHIFT 0
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_STATUS_ClientThresholdInput_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_3_THROTTLE_STATE_MAX - PFRI 3 Throttle State Max
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_3_THROTTLE_STATE_MAX :: reserved0 [31:26] */
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_STATE_MAX_reserved0_MASK   0xfc000000
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_STATE_MAX_reserved0_SHIFT  26

/* MEMC_GEN_1 :: PFRI_3_THROTTLE_STATE_MAX :: FilterStateMaxGW [25:00] */
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_STATE_MAX_FilterStateMaxGW_MASK 0x03ffffff
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_STATE_MAX_FilterStateMaxGW_SHIFT 0
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_STATE_MAX_FilterStateMaxGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_3_THROTTLE_COUNT_NORM - PFRI 3 Throttle Count Normal Priority
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_3_THROTTLE_COUNT_NORM :: CountGW [31:00] */
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_COUNT_NORM_CountGW_MASK    0xffffffff
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_COUNT_NORM_CountGW_SHIFT   0
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_COUNT_NORM_CountGW_DEFAULT 0x00000000

/***************************************************************************
 *PFRI_3_THROTTLE_COUNT_ALT - PFRI 3 Throttle Count Alternate Prioirty
 ***************************************************************************/
/* MEMC_GEN_1 :: PFRI_3_THROTTLE_COUNT_ALT :: CountGW [31:00] */
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_COUNT_ALT_CountGW_MASK     0xffffffff
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_COUNT_ALT_CountGW_SHIFT    0
#define BCHP_MEMC_GEN_1_PFRI_3_THROTTLE_COUNT_ALT_CountGW_DEFAULT  0x00000000

/***************************************************************************
 *MCP_0_REQ_FIFO_DEPTH - MCP Interface 0 Request Fifo Depth
 ***************************************************************************/
/* MEMC_GEN_1 :: MCP_0_REQ_FIFO_DEPTH :: reserved0 [31:16] */
#define BCHP_MEMC_GEN_1_MCP_0_REQ_FIFO_DEPTH_reserved0_MASK        0xffff0000
#define BCHP_MEMC_GEN_1_MCP_0_REQ_FIFO_DEPTH_reserved0_SHIFT       16

/* MEMC_GEN_1 :: MCP_0_REQ_FIFO_DEPTH :: wr_level [15:12] */
#define BCHP_MEMC_GEN_1_MCP_0_REQ_FIFO_DEPTH_wr_level_MASK         0x0000f000
#define BCHP_MEMC_GEN_1_MCP_0_REQ_FIFO_DEPTH_wr_level_SHIFT        12
#define BCHP_MEMC_GEN_1_MCP_0_REQ_FIFO_DEPTH_wr_level_DEFAULT      0x00000000

/* MEMC_GEN_1 :: MCP_0_REQ_FIFO_DEPTH :: rd_level [11:08] */
#define BCHP_MEMC_GEN_1_MCP_0_REQ_FIFO_DEPTH_rd_level_MASK         0x00000f00
#define BCHP_MEMC_GEN_1_MCP_0_REQ_FIFO_DEPTH_rd_level_SHIFT        8
#define BCHP_MEMC_GEN_1_MCP_0_REQ_FIFO_DEPTH_rd_level_DEFAULT      0x00000000

/* MEMC_GEN_1 :: MCP_0_REQ_FIFO_DEPTH :: wr_depth [07:04] */
#define BCHP_MEMC_GEN_1_MCP_0_REQ_FIFO_DEPTH_wr_depth_MASK         0x000000f0
#define BCHP_MEMC_GEN_1_MCP_0_REQ_FIFO_DEPTH_wr_depth_SHIFT        4
#define BCHP_MEMC_GEN_1_MCP_0_REQ_FIFO_DEPTH_wr_depth_DEFAULT      0x00000008

/* MEMC_GEN_1 :: MCP_0_REQ_FIFO_DEPTH :: rd_depth [03:00] */
#define BCHP_MEMC_GEN_1_MCP_0_REQ_FIFO_DEPTH_rd_depth_MASK         0x0000000f
#define BCHP_MEMC_GEN_1_MCP_0_REQ_FIFO_DEPTH_rd_depth_SHIFT        0
#define BCHP_MEMC_GEN_1_MCP_0_REQ_FIFO_DEPTH_rd_depth_DEFAULT      0x00000008

/***************************************************************************
 *MCP_0_VIOLATION_STATUS_LSB - MCP 0 Violation Status LSB
 ***************************************************************************/
/* MEMC_GEN_1 :: MCP_0_VIOLATION_STATUS_LSB :: addr_lsb [31:05] */
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_LSB_addr_lsb_MASK   0xffffffe0
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_LSB_addr_lsb_SHIFT  5
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_LSB_addr_lsb_DEFAULT 0x00000000

/* MEMC_GEN_1 :: MCP_0_VIOLATION_STATUS_LSB :: reserved0 [04:00] */
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_LSB_reserved0_MASK  0x0000001f
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_LSB_reserved0_SHIFT 0

/***************************************************************************
 *MCP_0_VIOLATION_STATUS_MSB - MCP 0 Violation Status MSB
 ***************************************************************************/
/* MEMC_GEN_1 :: MCP_0_VIOLATION_STATUS_MSB :: viol [31:31] */
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_MSB_viol_MASK       0x80000000
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_MSB_viol_SHIFT      31
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_MSB_viol_DEFAULT    0x00000000

/* MEMC_GEN_1 :: MCP_0_VIOLATION_STATUS_MSB :: op_viol [30:30] */
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_MSB_op_viol_MASK    0x40000000
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_MSB_op_viol_SHIFT   30
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_MSB_op_viol_DEFAULT 0x00000000

/* MEMC_GEN_1 :: MCP_0_VIOLATION_STATUS_MSB :: exacc_viol [29:29] */
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_MSB_exacc_viol_MASK 0x20000000
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_MSB_exacc_viol_SHIFT 29
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_MSB_exacc_viol_DEFAULT 0x00000000

/* MEMC_GEN_1 :: MCP_0_VIOLATION_STATUS_MSB :: fifo_overflow [28:28] */
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_MSB_fifo_overflow_MASK 0x10000000
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_MSB_fifo_overflow_SHIFT 28
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_MSB_fifo_overflow_DEFAULT 0x00000000

/* MEMC_GEN_1 :: MCP_0_VIOLATION_STATUS_MSB :: oper [27:24] */
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_MSB_oper_MASK       0x0f000000
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_MSB_oper_SHIFT      24
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_MSB_oper_DEFAULT    0x00000000

/* MEMC_GEN_1 :: MCP_0_VIOLATION_STATUS_MSB :: reserved0 [23:22] */
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_MSB_reserved0_MASK  0x00c00000
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_MSB_reserved0_SHIFT 22

/* MEMC_GEN_1 :: MCP_0_VIOLATION_STATUS_MSB :: len [21:17] */
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_MSB_len_MASK        0x003e0000
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_MSB_len_SHIFT       17
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_MSB_len_DEFAULT     0x00000000

/* MEMC_GEN_1 :: MCP_0_VIOLATION_STATUS_MSB :: id [16:08] */
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_MSB_id_MASK         0x0001ff00
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_MSB_id_SHIFT        8
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_MSB_id_DEFAULT      0x00000000

/* MEMC_GEN_1 :: MCP_0_VIOLATION_STATUS_MSB :: addr_msb [07:00] */
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_MSB_addr_msb_MASK   0x000000ff
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_MSB_addr_msb_SHIFT  0
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_MSB_addr_msb_DEFAULT 0x00000000

/***************************************************************************
 *MCP_0_VIOLATION_STATUS_SUB_ID - MCP 0 Violation Status Sub_Id
 ***************************************************************************/
/* MEMC_GEN_1 :: MCP_0_VIOLATION_STATUS_SUB_ID :: reserved0 [31:09] */
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_SUB_ID_reserved0_MASK 0xfffffe00
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_SUB_ID_reserved0_SHIFT 9

/* MEMC_GEN_1 :: MCP_0_VIOLATION_STATUS_SUB_ID :: sub_valid [08:08] */
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_SUB_ID_sub_valid_MASK 0x00000100
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_SUB_ID_sub_valid_SHIFT 8
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_SUB_ID_sub_valid_DEFAULT 0x00000000

/* MEMC_GEN_1 :: MCP_0_VIOLATION_STATUS_SUB_ID :: sub_id [07:00] */
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_SUB_ID_sub_id_MASK  0x000000ff
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_SUB_ID_sub_id_SHIFT 0
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_STATUS_SUB_ID_sub_id_DEFAULT 0x00000000

/***************************************************************************
 *MCP_0_VIOLATION_WRITE_CLEAR - MCP 0 Violation Write Clear
 ***************************************************************************/
/* MEMC_GEN_1 :: MCP_0_VIOLATION_WRITE_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_WRITE_CLEAR_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_WRITE_CLEAR_reserved0_SHIFT 1

/* MEMC_GEN_1 :: MCP_0_VIOLATION_WRITE_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_WRITE_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_WRITE_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_GEN_1_MCP_0_VIOLATION_WRITE_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *MCP_1_REQ_FIFO_DEPTH - MCP Interface 1 Request Fifo Depth
 ***************************************************************************/
/* MEMC_GEN_1 :: MCP_1_REQ_FIFO_DEPTH :: reserved0 [31:16] */
#define BCHP_MEMC_GEN_1_MCP_1_REQ_FIFO_DEPTH_reserved0_MASK        0xffff0000
#define BCHP_MEMC_GEN_1_MCP_1_REQ_FIFO_DEPTH_reserved0_SHIFT       16

/* MEMC_GEN_1 :: MCP_1_REQ_FIFO_DEPTH :: wr_level [15:12] */
#define BCHP_MEMC_GEN_1_MCP_1_REQ_FIFO_DEPTH_wr_level_MASK         0x0000f000
#define BCHP_MEMC_GEN_1_MCP_1_REQ_FIFO_DEPTH_wr_level_SHIFT        12
#define BCHP_MEMC_GEN_1_MCP_1_REQ_FIFO_DEPTH_wr_level_DEFAULT      0x00000000

/* MEMC_GEN_1 :: MCP_1_REQ_FIFO_DEPTH :: rd_level [11:08] */
#define BCHP_MEMC_GEN_1_MCP_1_REQ_FIFO_DEPTH_rd_level_MASK         0x00000f00
#define BCHP_MEMC_GEN_1_MCP_1_REQ_FIFO_DEPTH_rd_level_SHIFT        8
#define BCHP_MEMC_GEN_1_MCP_1_REQ_FIFO_DEPTH_rd_level_DEFAULT      0x00000000

/* MEMC_GEN_1 :: MCP_1_REQ_FIFO_DEPTH :: wr_depth [07:04] */
#define BCHP_MEMC_GEN_1_MCP_1_REQ_FIFO_DEPTH_wr_depth_MASK         0x000000f0
#define BCHP_MEMC_GEN_1_MCP_1_REQ_FIFO_DEPTH_wr_depth_SHIFT        4
#define BCHP_MEMC_GEN_1_MCP_1_REQ_FIFO_DEPTH_wr_depth_DEFAULT      0x00000008

/* MEMC_GEN_1 :: MCP_1_REQ_FIFO_DEPTH :: rd_depth [03:00] */
#define BCHP_MEMC_GEN_1_MCP_1_REQ_FIFO_DEPTH_rd_depth_MASK         0x0000000f
#define BCHP_MEMC_GEN_1_MCP_1_REQ_FIFO_DEPTH_rd_depth_SHIFT        0
#define BCHP_MEMC_GEN_1_MCP_1_REQ_FIFO_DEPTH_rd_depth_DEFAULT      0x00000008

/***************************************************************************
 *MCP_1_VIOLATION_STATUS_LSB - MCP 1 Violation Status LSB
 ***************************************************************************/
/* MEMC_GEN_1 :: MCP_1_VIOLATION_STATUS_LSB :: addr_lsb [31:05] */
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_LSB_addr_lsb_MASK   0xffffffe0
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_LSB_addr_lsb_SHIFT  5
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_LSB_addr_lsb_DEFAULT 0x00000000

/* MEMC_GEN_1 :: MCP_1_VIOLATION_STATUS_LSB :: reserved0 [04:00] */
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_LSB_reserved0_MASK  0x0000001f
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_LSB_reserved0_SHIFT 0

/***************************************************************************
 *MCP_1_VIOLATION_STATUS_MSB - MCP 1 Violation Status MSB
 ***************************************************************************/
/* MEMC_GEN_1 :: MCP_1_VIOLATION_STATUS_MSB :: viol [31:31] */
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_MSB_viol_MASK       0x80000000
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_MSB_viol_SHIFT      31
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_MSB_viol_DEFAULT    0x00000000

/* MEMC_GEN_1 :: MCP_1_VIOLATION_STATUS_MSB :: op_viol [30:30] */
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_MSB_op_viol_MASK    0x40000000
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_MSB_op_viol_SHIFT   30
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_MSB_op_viol_DEFAULT 0x00000000

/* MEMC_GEN_1 :: MCP_1_VIOLATION_STATUS_MSB :: exacc_viol [29:29] */
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_MSB_exacc_viol_MASK 0x20000000
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_MSB_exacc_viol_SHIFT 29
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_MSB_exacc_viol_DEFAULT 0x00000000

/* MEMC_GEN_1 :: MCP_1_VIOLATION_STATUS_MSB :: fifo_overflow [28:28] */
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_MSB_fifo_overflow_MASK 0x10000000
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_MSB_fifo_overflow_SHIFT 28
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_MSB_fifo_overflow_DEFAULT 0x00000000

/* MEMC_GEN_1 :: MCP_1_VIOLATION_STATUS_MSB :: oper [27:24] */
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_MSB_oper_MASK       0x0f000000
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_MSB_oper_SHIFT      24
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_MSB_oper_DEFAULT    0x00000000

/* MEMC_GEN_1 :: MCP_1_VIOLATION_STATUS_MSB :: reserved0 [23:22] */
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_MSB_reserved0_MASK  0x00c00000
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_MSB_reserved0_SHIFT 22

/* MEMC_GEN_1 :: MCP_1_VIOLATION_STATUS_MSB :: len [21:17] */
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_MSB_len_MASK        0x003e0000
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_MSB_len_SHIFT       17
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_MSB_len_DEFAULT     0x00000000

/* MEMC_GEN_1 :: MCP_1_VIOLATION_STATUS_MSB :: id [16:08] */
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_MSB_id_MASK         0x0001ff00
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_MSB_id_SHIFT        8
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_MSB_id_DEFAULT      0x00000000

/* MEMC_GEN_1 :: MCP_1_VIOLATION_STATUS_MSB :: addr_msb [07:00] */
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_MSB_addr_msb_MASK   0x000000ff
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_MSB_addr_msb_SHIFT  0
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_MSB_addr_msb_DEFAULT 0x00000000

/***************************************************************************
 *MCP_1_VIOLATION_STATUS_SUB_ID - MCP 1 Violation Status Sub_Id
 ***************************************************************************/
/* MEMC_GEN_1 :: MCP_1_VIOLATION_STATUS_SUB_ID :: reserved0 [31:09] */
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_SUB_ID_reserved0_MASK 0xfffffe00
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_SUB_ID_reserved0_SHIFT 9

/* MEMC_GEN_1 :: MCP_1_VIOLATION_STATUS_SUB_ID :: sub_valid [08:08] */
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_SUB_ID_sub_valid_MASK 0x00000100
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_SUB_ID_sub_valid_SHIFT 8
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_SUB_ID_sub_valid_DEFAULT 0x00000000

/* MEMC_GEN_1 :: MCP_1_VIOLATION_STATUS_SUB_ID :: sub_id [07:00] */
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_SUB_ID_sub_id_MASK  0x000000ff
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_SUB_ID_sub_id_SHIFT 0
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_STATUS_SUB_ID_sub_id_DEFAULT 0x00000000

/***************************************************************************
 *MCP_1_VIOLATION_WRITE_CLEAR - MCP 1 Violation Write Clear
 ***************************************************************************/
/* MEMC_GEN_1 :: MCP_1_VIOLATION_WRITE_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_WRITE_CLEAR_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_WRITE_CLEAR_reserved0_SHIFT 1

/* MEMC_GEN_1 :: MCP_1_VIOLATION_WRITE_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_WRITE_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_WRITE_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_GEN_1_MCP_1_VIOLATION_WRITE_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *AXI_0_CONFIG - AXI 0 Configuration Register
 ***************************************************************************/
/* MEMC_GEN_1 :: AXI_0_CONFIG :: reserved0 [31:03] */
#define BCHP_MEMC_GEN_1_AXI_0_CONFIG_reserved0_MASK                0xfffffff8
#define BCHP_MEMC_GEN_1_AXI_0_CONFIG_reserved0_SHIFT               3

/* MEMC_GEN_1 :: AXI_0_CONFIG :: write_command_full_limits_data [02:02] */
#define BCHP_MEMC_GEN_1_AXI_0_CONFIG_write_command_full_limits_data_MASK 0x00000004
#define BCHP_MEMC_GEN_1_AXI_0_CONFIG_write_command_full_limits_data_SHIFT 2
#define BCHP_MEMC_GEN_1_AXI_0_CONFIG_write_command_full_limits_data_DEFAULT 0x00000000

/* MEMC_GEN_1 :: AXI_0_CONFIG :: write_data_full_limits_command [01:01] */
#define BCHP_MEMC_GEN_1_AXI_0_CONFIG_write_data_full_limits_command_MASK 0x00000002
#define BCHP_MEMC_GEN_1_AXI_0_CONFIG_write_data_full_limits_command_SHIFT 1
#define BCHP_MEMC_GEN_1_AXI_0_CONFIG_write_data_full_limits_command_DEFAULT 0x00000000

/* MEMC_GEN_1 :: AXI_0_CONFIG :: convert_locked_to_normal [00:00] */
#define BCHP_MEMC_GEN_1_AXI_0_CONFIG_convert_locked_to_normal_MASK 0x00000001
#define BCHP_MEMC_GEN_1_AXI_0_CONFIG_convert_locked_to_normal_SHIFT 0
#define BCHP_MEMC_GEN_1_AXI_0_CONFIG_convert_locked_to_normal_DEFAULT 0x00000000

/***************************************************************************
 *AXI_0_FIFO_THRESHOLD - AXI 0 FIFO Threshold Register
 ***************************************************************************/
/* MEMC_GEN_1 :: AXI_0_FIFO_THRESHOLD :: reserved0 [31:31] */
#define BCHP_MEMC_GEN_1_AXI_0_FIFO_THRESHOLD_reserved0_MASK        0x80000000
#define BCHP_MEMC_GEN_1_AXI_0_FIFO_THRESHOLD_reserved0_SHIFT       31

/* MEMC_GEN_1 :: AXI_0_FIFO_THRESHOLD :: read_data_async_fifo_empty_threshold [30:24] */
#define BCHP_MEMC_GEN_1_AXI_0_FIFO_THRESHOLD_read_data_async_fifo_empty_threshold_MASK 0x7f000000
#define BCHP_MEMC_GEN_1_AXI_0_FIFO_THRESHOLD_read_data_async_fifo_empty_threshold_SHIFT 24
#define BCHP_MEMC_GEN_1_AXI_0_FIFO_THRESHOLD_read_data_async_fifo_empty_threshold_DEFAULT 0x0000007f

/* MEMC_GEN_1 :: AXI_0_FIFO_THRESHOLD :: read_cmd_async_fifo_full_threshold [23:20] */
#define BCHP_MEMC_GEN_1_AXI_0_FIFO_THRESHOLD_read_cmd_async_fifo_full_threshold_MASK 0x00f00000
#define BCHP_MEMC_GEN_1_AXI_0_FIFO_THRESHOLD_read_cmd_async_fifo_full_threshold_SHIFT 20
#define BCHP_MEMC_GEN_1_AXI_0_FIFO_THRESHOLD_read_cmd_async_fifo_full_threshold_DEFAULT 0x0000000f

/* MEMC_GEN_1 :: AXI_0_FIFO_THRESHOLD :: write_response_async_fifo_full_threshold [19:16] */
#define BCHP_MEMC_GEN_1_AXI_0_FIFO_THRESHOLD_write_response_async_fifo_full_threshold_MASK 0x000f0000
#define BCHP_MEMC_GEN_1_AXI_0_FIFO_THRESHOLD_write_response_async_fifo_full_threshold_SHIFT 16
#define BCHP_MEMC_GEN_1_AXI_0_FIFO_THRESHOLD_write_response_async_fifo_full_threshold_DEFAULT 0x0000000f

/* MEMC_GEN_1 :: AXI_0_FIFO_THRESHOLD :: write_data_fifo_full_threshold [15:10] */
#define BCHP_MEMC_GEN_1_AXI_0_FIFO_THRESHOLD_write_data_fifo_full_threshold_MASK 0x0000fc00
#define BCHP_MEMC_GEN_1_AXI_0_FIFO_THRESHOLD_write_data_fifo_full_threshold_SHIFT 10
#define BCHP_MEMC_GEN_1_AXI_0_FIFO_THRESHOLD_write_data_fifo_full_threshold_DEFAULT 0x0000003f

/* MEMC_GEN_1 :: AXI_0_FIFO_THRESHOLD :: write_cmd_fifo_full_threshold [09:06] */
#define BCHP_MEMC_GEN_1_AXI_0_FIFO_THRESHOLD_write_cmd_fifo_full_threshold_MASK 0x000003c0
#define BCHP_MEMC_GEN_1_AXI_0_FIFO_THRESHOLD_write_cmd_fifo_full_threshold_SHIFT 6
#define BCHP_MEMC_GEN_1_AXI_0_FIFO_THRESHOLD_write_cmd_fifo_full_threshold_DEFAULT 0x0000000f

/* MEMC_GEN_1 :: AXI_0_FIFO_THRESHOLD :: write_data_async_fifo_full_threshold [05:03] */
#define BCHP_MEMC_GEN_1_AXI_0_FIFO_THRESHOLD_write_data_async_fifo_full_threshold_MASK 0x00000038
#define BCHP_MEMC_GEN_1_AXI_0_FIFO_THRESHOLD_write_data_async_fifo_full_threshold_SHIFT 3
#define BCHP_MEMC_GEN_1_AXI_0_FIFO_THRESHOLD_write_data_async_fifo_full_threshold_DEFAULT 0x00000007

/* MEMC_GEN_1 :: AXI_0_FIFO_THRESHOLD :: write_cmd_async_fifo_full_threshold [02:00] */
#define BCHP_MEMC_GEN_1_AXI_0_FIFO_THRESHOLD_write_cmd_async_fifo_full_threshold_MASK 0x00000007
#define BCHP_MEMC_GEN_1_AXI_0_FIFO_THRESHOLD_write_cmd_async_fifo_full_threshold_SHIFT 0
#define BCHP_MEMC_GEN_1_AXI_0_FIFO_THRESHOLD_write_cmd_async_fifo_full_threshold_DEFAULT 0x00000007

/***************************************************************************
 *AXI_1_CONFIG - AXI 1 Configuration Register
 ***************************************************************************/
/* MEMC_GEN_1 :: AXI_1_CONFIG :: reserved0 [31:03] */
#define BCHP_MEMC_GEN_1_AXI_1_CONFIG_reserved0_MASK                0xfffffff8
#define BCHP_MEMC_GEN_1_AXI_1_CONFIG_reserved0_SHIFT               3

/* MEMC_GEN_1 :: AXI_1_CONFIG :: write_command_full_limits_data [02:02] */
#define BCHP_MEMC_GEN_1_AXI_1_CONFIG_write_command_full_limits_data_MASK 0x00000004
#define BCHP_MEMC_GEN_1_AXI_1_CONFIG_write_command_full_limits_data_SHIFT 2
#define BCHP_MEMC_GEN_1_AXI_1_CONFIG_write_command_full_limits_data_DEFAULT 0x00000000

/* MEMC_GEN_1 :: AXI_1_CONFIG :: write_data_full_limits_command [01:01] */
#define BCHP_MEMC_GEN_1_AXI_1_CONFIG_write_data_full_limits_command_MASK 0x00000002
#define BCHP_MEMC_GEN_1_AXI_1_CONFIG_write_data_full_limits_command_SHIFT 1
#define BCHP_MEMC_GEN_1_AXI_1_CONFIG_write_data_full_limits_command_DEFAULT 0x00000000

/* MEMC_GEN_1 :: AXI_1_CONFIG :: convert_locked_to_normal [00:00] */
#define BCHP_MEMC_GEN_1_AXI_1_CONFIG_convert_locked_to_normal_MASK 0x00000001
#define BCHP_MEMC_GEN_1_AXI_1_CONFIG_convert_locked_to_normal_SHIFT 0
#define BCHP_MEMC_GEN_1_AXI_1_CONFIG_convert_locked_to_normal_DEFAULT 0x00000000

/***************************************************************************
 *AXI_1_FIFO_THRESHOLD - AXI 1 FIFO Threshold Register
 ***************************************************************************/
/* MEMC_GEN_1 :: AXI_1_FIFO_THRESHOLD :: reserved0 [31:31] */
#define BCHP_MEMC_GEN_1_AXI_1_FIFO_THRESHOLD_reserved0_MASK        0x80000000
#define BCHP_MEMC_GEN_1_AXI_1_FIFO_THRESHOLD_reserved0_SHIFT       31

/* MEMC_GEN_1 :: AXI_1_FIFO_THRESHOLD :: read_data_async_fifo_empty_threshold [30:24] */
#define BCHP_MEMC_GEN_1_AXI_1_FIFO_THRESHOLD_read_data_async_fifo_empty_threshold_MASK 0x7f000000
#define BCHP_MEMC_GEN_1_AXI_1_FIFO_THRESHOLD_read_data_async_fifo_empty_threshold_SHIFT 24
#define BCHP_MEMC_GEN_1_AXI_1_FIFO_THRESHOLD_read_data_async_fifo_empty_threshold_DEFAULT 0x0000007f

/* MEMC_GEN_1 :: AXI_1_FIFO_THRESHOLD :: read_cmd_async_fifo_full_threshold [23:20] */
#define BCHP_MEMC_GEN_1_AXI_1_FIFO_THRESHOLD_read_cmd_async_fifo_full_threshold_MASK 0x00f00000
#define BCHP_MEMC_GEN_1_AXI_1_FIFO_THRESHOLD_read_cmd_async_fifo_full_threshold_SHIFT 20
#define BCHP_MEMC_GEN_1_AXI_1_FIFO_THRESHOLD_read_cmd_async_fifo_full_threshold_DEFAULT 0x0000000f

/* MEMC_GEN_1 :: AXI_1_FIFO_THRESHOLD :: write_response_async_fifo_full_threshold [19:16] */
#define BCHP_MEMC_GEN_1_AXI_1_FIFO_THRESHOLD_write_response_async_fifo_full_threshold_MASK 0x000f0000
#define BCHP_MEMC_GEN_1_AXI_1_FIFO_THRESHOLD_write_response_async_fifo_full_threshold_SHIFT 16
#define BCHP_MEMC_GEN_1_AXI_1_FIFO_THRESHOLD_write_response_async_fifo_full_threshold_DEFAULT 0x0000000f

/* MEMC_GEN_1 :: AXI_1_FIFO_THRESHOLD :: write_data_fifo_full_threshold [15:10] */
#define BCHP_MEMC_GEN_1_AXI_1_FIFO_THRESHOLD_write_data_fifo_full_threshold_MASK 0x0000fc00
#define BCHP_MEMC_GEN_1_AXI_1_FIFO_THRESHOLD_write_data_fifo_full_threshold_SHIFT 10
#define BCHP_MEMC_GEN_1_AXI_1_FIFO_THRESHOLD_write_data_fifo_full_threshold_DEFAULT 0x0000003f

/* MEMC_GEN_1 :: AXI_1_FIFO_THRESHOLD :: write_cmd_fifo_full_threshold [09:06] */
#define BCHP_MEMC_GEN_1_AXI_1_FIFO_THRESHOLD_write_cmd_fifo_full_threshold_MASK 0x000003c0
#define BCHP_MEMC_GEN_1_AXI_1_FIFO_THRESHOLD_write_cmd_fifo_full_threshold_SHIFT 6
#define BCHP_MEMC_GEN_1_AXI_1_FIFO_THRESHOLD_write_cmd_fifo_full_threshold_DEFAULT 0x0000000f

/* MEMC_GEN_1 :: AXI_1_FIFO_THRESHOLD :: write_data_async_fifo_full_threshold [05:03] */
#define BCHP_MEMC_GEN_1_AXI_1_FIFO_THRESHOLD_write_data_async_fifo_full_threshold_MASK 0x00000038
#define BCHP_MEMC_GEN_1_AXI_1_FIFO_THRESHOLD_write_data_async_fifo_full_threshold_SHIFT 3
#define BCHP_MEMC_GEN_1_AXI_1_FIFO_THRESHOLD_write_data_async_fifo_full_threshold_DEFAULT 0x00000007

/* MEMC_GEN_1 :: AXI_1_FIFO_THRESHOLD :: write_cmd_async_fifo_full_threshold [02:00] */
#define BCHP_MEMC_GEN_1_AXI_1_FIFO_THRESHOLD_write_cmd_async_fifo_full_threshold_MASK 0x00000007
#define BCHP_MEMC_GEN_1_AXI_1_FIFO_THRESHOLD_write_cmd_async_fifo_full_threshold_SHIFT 0
#define BCHP_MEMC_GEN_1_AXI_1_FIFO_THRESHOLD_write_cmd_async_fifo_full_threshold_DEFAULT 0x00000007

/***************************************************************************
 *SCB_CRC_TEST_ENABLE - Test CRC control register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_TEST_ENABLE :: reserved0 [31:14] */
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_ENABLE_reserved0_MASK         0xffffc000
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_ENABLE_reserved0_SHIFT        14

/* MEMC_GEN_1 :: SCB_CRC_TEST_ENABLE :: CRC_ABORT_PATTERN [13:12] */
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_ENABLE_CRC_ABORT_PATTERN_MASK 0x00003000
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_ENABLE_CRC_ABORT_PATTERN_SHIFT 12
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_ENABLE_CRC_ABORT_PATTERN_DEFAULT 0x00000000
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_ENABLE_CRC_ABORT_PATTERN_All_Zero 0
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_ENABLE_CRC_ABORT_PATTERN_Dead_Dead 1
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_ENABLE_CRC_ABORT_PATTERN_Lfsr_Data 2
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_ENABLE_CRC_ABORT_PATTERN_Reserved_3 3

/* MEMC_GEN_1 :: SCB_CRC_TEST_ENABLE :: CRC_CLIENT [11:04] */
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_ENABLE_CRC_CLIENT_MASK        0x00000ff0
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_ENABLE_CRC_CLIENT_SHIFT       4
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_ENABLE_CRC_CLIENT_DEFAULT     0x00000000

/* MEMC_GEN_1 :: SCB_CRC_TEST_ENABLE :: reserved1 [03:03] */
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_ENABLE_reserved1_MASK         0x00000008
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_ENABLE_reserved1_SHIFT        3

/* MEMC_GEN_1 :: SCB_CRC_TEST_ENABLE :: CRC_CLEAR [02:02] */
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_ENABLE_CRC_CLEAR_MASK         0x00000004
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_ENABLE_CRC_CLEAR_SHIFT        2
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_ENABLE_CRC_CLEAR_DEFAULT      0x00000000

/* MEMC_GEN_1 :: SCB_CRC_TEST_ENABLE :: reserved2 [01:01] */
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_ENABLE_reserved2_MASK         0x00000002
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_ENABLE_reserved2_SHIFT        1

/* MEMC_GEN_1 :: SCB_CRC_TEST_ENABLE :: CRC_EN [00:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_ENABLE_CRC_EN_MASK            0x00000001
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_ENABLE_CRC_EN_SHIFT           0
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_ENABLE_CRC_EN_DEFAULT         0x00000000

/***************************************************************************
 *SCB_CRC_TEST_0 - Test CRC read data 0 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_TEST_0 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_0_CRC1_MASK                   0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_0_CRC1_SHIFT                  16
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_0_CRC1_DEFAULT                0x00000000

/* MEMC_GEN_1 :: SCB_CRC_TEST_0 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_0_CRC0_MASK                   0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_0_CRC0_SHIFT                  0
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_0_CRC0_DEFAULT                0x00000000

/***************************************************************************
 *SCB_CRC_TEST_1 - Test CRC read data 1 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_TEST_1 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_1_CRC1_MASK                   0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_1_CRC1_SHIFT                  16
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_1_CRC1_DEFAULT                0x00000000

/* MEMC_GEN_1 :: SCB_CRC_TEST_1 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_1_CRC0_MASK                   0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_1_CRC0_SHIFT                  0
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_1_CRC0_DEFAULT                0x00000000

/***************************************************************************
 *SCB_CRC_TEST_2 - Test CRC read data 2 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_TEST_2 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_2_CRC1_MASK                   0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_2_CRC1_SHIFT                  16
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_2_CRC1_DEFAULT                0x00000000

/* MEMC_GEN_1 :: SCB_CRC_TEST_2 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_2_CRC0_MASK                   0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_2_CRC0_SHIFT                  0
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_2_CRC0_DEFAULT                0x00000000

/***************************************************************************
 *SCB_CRC_TEST_3 - Test CRC read data 3 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_TEST_3 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_3_CRC1_MASK                   0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_3_CRC1_SHIFT                  16
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_3_CRC1_DEFAULT                0x00000000

/* MEMC_GEN_1 :: SCB_CRC_TEST_3 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_3_CRC0_MASK                   0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_3_CRC0_SHIFT                  0
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_3_CRC0_DEFAULT                0x00000000

/***************************************************************************
 *SCB_CRC_TEST_4 - Test CRC read data 4 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_TEST_4 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_4_CRC1_MASK                   0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_4_CRC1_SHIFT                  16
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_4_CRC1_DEFAULT                0x00000000

/* MEMC_GEN_1 :: SCB_CRC_TEST_4 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_4_CRC0_MASK                   0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_4_CRC0_SHIFT                  0
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_4_CRC0_DEFAULT                0x00000000

/***************************************************************************
 *SCB_CRC_TEST_5 - Test CRC read data 5 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_TEST_5 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_5_CRC1_MASK                   0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_5_CRC1_SHIFT                  16
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_5_CRC1_DEFAULT                0x00000000

/* MEMC_GEN_1 :: SCB_CRC_TEST_5 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_5_CRC0_MASK                   0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_5_CRC0_SHIFT                  0
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_5_CRC0_DEFAULT                0x00000000

/***************************************************************************
 *SCB_CRC_TEST_6 - Test CRC read data 6 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_TEST_6 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_6_CRC1_MASK                   0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_6_CRC1_SHIFT                  16
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_6_CRC1_DEFAULT                0x00000000

/* MEMC_GEN_1 :: SCB_CRC_TEST_6 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_6_CRC0_MASK                   0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_6_CRC0_SHIFT                  0
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_6_CRC0_DEFAULT                0x00000000

/***************************************************************************
 *SCB_CRC_TEST_LFSR - Test CRC LFSR State
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_TEST_LFSR :: TEST_CRC_LFSR_STATE [31:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_LFSR_TEST_CRC_LFSR_STATE_MASK 0xffffffff
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_LFSR_TEST_CRC_LFSR_STATE_SHIFT 0
#define BCHP_MEMC_GEN_1_SCB_CRC_TEST_LFSR_TEST_CRC_LFSR_STATE_DEFAULT 0x0000ffff

/***************************************************************************
 *SCB_CRC_UNIT0_ENABLE - CRC Unit 0 SCB read/write data enable register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_UNIT0_ENABLE :: reserved0 [31:12] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_ENABLE_reserved0_MASK        0xfffff000
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_ENABLE_reserved0_SHIFT       12

/* MEMC_GEN_1 :: SCB_CRC_UNIT0_ENABLE :: CRC_CLIENT [11:04] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_ENABLE_CRC_CLIENT_MASK       0x00000ff0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_ENABLE_CRC_CLIENT_SHIFT      4
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_ENABLE_CRC_CLIENT_DEFAULT    0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT0_ENABLE :: reserved1 [03:03] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_ENABLE_reserved1_MASK        0x00000008
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_ENABLE_reserved1_SHIFT       3

/* MEMC_GEN_1 :: SCB_CRC_UNIT0_ENABLE :: CRC_CLEAR [02:02] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_ENABLE_CRC_CLEAR_MASK        0x00000004
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_ENABLE_CRC_CLEAR_SHIFT       2
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_ENABLE_CRC_CLEAR_DEFAULT     0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT0_ENABLE :: CRC_MODE [01:01] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_ENABLE_CRC_MODE_MASK         0x00000002
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_ENABLE_CRC_MODE_SHIFT        1
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_ENABLE_CRC_MODE_DEFAULT      0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT0_ENABLE :: CRC_EN [00:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_ENABLE_CRC_EN_MASK           0x00000001
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_ENABLE_CRC_EN_SHIFT          0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_ENABLE_CRC_EN_DEFAULT        0x00000000

/***************************************************************************
 *SCB_CRC_UNIT0_0 - CRC Unit 0 SCB read data 0 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_UNIT0_0 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_0_CRC1_MASK                  0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_0_CRC1_SHIFT                 16
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_0_CRC1_DEFAULT               0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT0_0 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_0_CRC0_MASK                  0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_0_CRC0_SHIFT                 0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_0_CRC0_DEFAULT               0x00000000

/***************************************************************************
 *SCB_CRC_UNIT0_1 - CRC Unit 0 SCB read data 1 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_UNIT0_1 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_1_CRC1_MASK                  0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_1_CRC1_SHIFT                 16
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_1_CRC1_DEFAULT               0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT0_1 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_1_CRC0_MASK                  0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_1_CRC0_SHIFT                 0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_1_CRC0_DEFAULT               0x00000000

/***************************************************************************
 *SCB_CRC_UNIT0_2 - CRC Unit 0 SCB read data 2 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_UNIT0_2 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_2_CRC1_MASK                  0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_2_CRC1_SHIFT                 16
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_2_CRC1_DEFAULT               0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT0_2 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_2_CRC0_MASK                  0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_2_CRC0_SHIFT                 0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_2_CRC0_DEFAULT               0x00000000

/***************************************************************************
 *SCB_CRC_UNIT0_3 - CRC Unit 0 SCB read data 3 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_UNIT0_3 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_3_CRC1_MASK                  0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_3_CRC1_SHIFT                 16
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_3_CRC1_DEFAULT               0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT0_3 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_3_CRC0_MASK                  0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_3_CRC0_SHIFT                 0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_3_CRC0_DEFAULT               0x00000000

/***************************************************************************
 *SCB_CRC_UNIT0_4 - CRC Unit 0 SCB read data 4 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_UNIT0_4 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_4_CRC1_MASK                  0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_4_CRC1_SHIFT                 16
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_4_CRC1_DEFAULT               0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT0_4 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_4_CRC0_MASK                  0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_4_CRC0_SHIFT                 0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_4_CRC0_DEFAULT               0x00000000

/***************************************************************************
 *SCB_CRC_UNIT0_5 - CRC Unit 0 SCB read data 5 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_UNIT0_5 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_5_CRC1_MASK                  0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_5_CRC1_SHIFT                 16
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_5_CRC1_DEFAULT               0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT0_5 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_5_CRC0_MASK                  0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_5_CRC0_SHIFT                 0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_5_CRC0_DEFAULT               0x00000000

/***************************************************************************
 *SCB_CRC_UNIT0_6 - CRC Unit 0 SCB read data 6 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_UNIT0_6 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_6_CRC1_MASK                  0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_6_CRC1_SHIFT                 16
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_6_CRC1_DEFAULT               0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT0_6 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_6_CRC0_MASK                  0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_6_CRC0_SHIFT                 0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_6_CRC0_DEFAULT               0x00000000

/***************************************************************************
 *SCB_CRC_UNIT0_7 - CRC Unit 0 SCB read data 7 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_UNIT0_7 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_7_CRC1_MASK                  0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_7_CRC1_SHIFT                 16
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_7_CRC1_DEFAULT               0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT0_7 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_7_CRC0_MASK                  0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_7_CRC0_SHIFT                 0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_7_CRC0_DEFAULT               0x00000000

/***************************************************************************
 *SCB_CRC_UNIT0_8 - CRC Unit 0 SCB read data 8 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_UNIT0_8 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_8_CRC1_MASK                  0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_8_CRC1_SHIFT                 16
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_8_CRC1_DEFAULT               0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT0_8 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_8_CRC0_MASK                  0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_8_CRC0_SHIFT                 0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_8_CRC0_DEFAULT               0x00000000

/***************************************************************************
 *SCB_CRC_UNIT0_9 - CRC Unit 0 SCB read data 9 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_UNIT0_9 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_9_CRC1_MASK                  0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_9_CRC1_SHIFT                 16
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_9_CRC1_DEFAULT               0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT0_9 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_9_CRC0_MASK                  0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_9_CRC0_SHIFT                 0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_9_CRC0_DEFAULT               0x00000000

/***************************************************************************
 *SCB_CRC_UNIT0_10 - CRC Unit 0 SCB read data 10 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_UNIT0_10 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_10_CRC1_MASK                 0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_10_CRC1_SHIFT                16
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_10_CRC1_DEFAULT              0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT0_10 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_10_CRC0_MASK                 0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_10_CRC0_SHIFT                0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_10_CRC0_DEFAULT              0x00000000

/***************************************************************************
 *SCB_CRC_UNIT0_11 - CRC Unit 0 SCB read data 11 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_UNIT0_11 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_11_CRC1_MASK                 0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_11_CRC1_SHIFT                16
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_11_CRC1_DEFAULT              0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT0_11 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_11_CRC0_MASK                 0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_11_CRC0_SHIFT                0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_11_CRC0_DEFAULT              0x00000000

/***************************************************************************
 *SCB_CRC_UNIT0_12 - CRC Unit 0 SCB read data 12 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_UNIT0_12 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_12_CRC1_MASK                 0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_12_CRC1_SHIFT                16
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_12_CRC1_DEFAULT              0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT0_12 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_12_CRC0_MASK                 0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_12_CRC0_SHIFT                0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_12_CRC0_DEFAULT              0x00000000

/***************************************************************************
 *SCB_CRC_UNIT0_13 - CRC Unit 0 SCB read data 13 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_UNIT0_13 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_13_CRC1_MASK                 0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_13_CRC1_SHIFT                16
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_13_CRC1_DEFAULT              0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT0_13 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_13_CRC0_MASK                 0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_13_CRC0_SHIFT                0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_13_CRC0_DEFAULT              0x00000000

/***************************************************************************
 *SCB_CRC_UNIT0_14 - CRC Unit 0 SCB read data 14 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_UNIT0_14 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_14_CRC1_MASK                 0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_14_CRC1_SHIFT                16
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_14_CRC1_DEFAULT              0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT0_14 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_14_CRC0_MASK                 0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_14_CRC0_SHIFT                0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_14_CRC0_DEFAULT              0x00000000

/***************************************************************************
 *SCB_CRC_UNIT0_15 - CRC Unit 0 SCB read data 15 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_UNIT0_15 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_15_CRC1_MASK                 0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_15_CRC1_SHIFT                16
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_15_CRC1_DEFAULT              0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT0_15 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_15_CRC0_MASK                 0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_15_CRC0_SHIFT                0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_15_CRC0_DEFAULT              0x00000000

/***************************************************************************
 *SCB_CRC_UNIT0_16 - CRC Unit 0 SCB read data 16 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_UNIT0_16 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_16_CRC1_MASK                 0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_16_CRC1_SHIFT                16
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_16_CRC1_DEFAULT              0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT0_16 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_16_CRC0_MASK                 0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_16_CRC0_SHIFT                0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_16_CRC0_DEFAULT              0x00000000

/***************************************************************************
 *SCB_CRC_UNIT0_17 - CRC Unit 0 SCB read data 17 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_UNIT0_17 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_17_CRC1_MASK                 0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_17_CRC1_SHIFT                16
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_17_CRC1_DEFAULT              0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT0_17 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_17_CRC0_MASK                 0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_17_CRC0_SHIFT                0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT0_17_CRC0_DEFAULT              0x00000000

/***************************************************************************
 *SCB_CRC_UNIT1_ENABLE - CRC Unit 1 SCB read/write data enable register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_UNIT1_ENABLE :: reserved0 [31:12] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_ENABLE_reserved0_MASK        0xfffff000
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_ENABLE_reserved0_SHIFT       12

/* MEMC_GEN_1 :: SCB_CRC_UNIT1_ENABLE :: CRC_CLIENT [11:04] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_ENABLE_CRC_CLIENT_MASK       0x00000ff0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_ENABLE_CRC_CLIENT_SHIFT      4
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_ENABLE_CRC_CLIENT_DEFAULT    0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT1_ENABLE :: reserved1 [03:03] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_ENABLE_reserved1_MASK        0x00000008
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_ENABLE_reserved1_SHIFT       3

/* MEMC_GEN_1 :: SCB_CRC_UNIT1_ENABLE :: CRC_CLEAR [02:02] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_ENABLE_CRC_CLEAR_MASK        0x00000004
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_ENABLE_CRC_CLEAR_SHIFT       2
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_ENABLE_CRC_CLEAR_DEFAULT     0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT1_ENABLE :: CRC_MODE [01:01] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_ENABLE_CRC_MODE_MASK         0x00000002
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_ENABLE_CRC_MODE_SHIFT        1
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_ENABLE_CRC_MODE_DEFAULT      0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT1_ENABLE :: CRC_EN [00:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_ENABLE_CRC_EN_MASK           0x00000001
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_ENABLE_CRC_EN_SHIFT          0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_ENABLE_CRC_EN_DEFAULT        0x00000000

/***************************************************************************
 *SCB_CRC_UNIT1_0 - CRC Unit 1 SCB read data 0 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_UNIT1_0 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_0_CRC1_MASK                  0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_0_CRC1_SHIFT                 16
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_0_CRC1_DEFAULT               0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT1_0 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_0_CRC0_MASK                  0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_0_CRC0_SHIFT                 0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_0_CRC0_DEFAULT               0x00000000

/***************************************************************************
 *SCB_CRC_UNIT1_1 - CRC Unit 1 SCB read data 1 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_UNIT1_1 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_1_CRC1_MASK                  0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_1_CRC1_SHIFT                 16
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_1_CRC1_DEFAULT               0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT1_1 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_1_CRC0_MASK                  0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_1_CRC0_SHIFT                 0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_1_CRC0_DEFAULT               0x00000000

/***************************************************************************
 *SCB_CRC_UNIT1_2 - CRC Unit 1 SCB read data 2 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_UNIT1_2 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_2_CRC1_MASK                  0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_2_CRC1_SHIFT                 16
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_2_CRC1_DEFAULT               0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT1_2 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_2_CRC0_MASK                  0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_2_CRC0_SHIFT                 0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_2_CRC0_DEFAULT               0x00000000

/***************************************************************************
 *SCB_CRC_UNIT1_3 - CRC Unit 1 SCB read data 3 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_UNIT1_3 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_3_CRC1_MASK                  0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_3_CRC1_SHIFT                 16
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_3_CRC1_DEFAULT               0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT1_3 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_3_CRC0_MASK                  0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_3_CRC0_SHIFT                 0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_3_CRC0_DEFAULT               0x00000000

/***************************************************************************
 *SCB_CRC_UNIT1_4 - CRC Unit 1 SCB read data 4 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_UNIT1_4 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_4_CRC1_MASK                  0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_4_CRC1_SHIFT                 16
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_4_CRC1_DEFAULT               0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT1_4 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_4_CRC0_MASK                  0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_4_CRC0_SHIFT                 0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_4_CRC0_DEFAULT               0x00000000

/***************************************************************************
 *SCB_CRC_UNIT1_5 - CRC Unit 1 SCB read data 5 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_UNIT1_5 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_5_CRC1_MASK                  0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_5_CRC1_SHIFT                 16
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_5_CRC1_DEFAULT               0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT1_5 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_5_CRC0_MASK                  0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_5_CRC0_SHIFT                 0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_5_CRC0_DEFAULT               0x00000000

/***************************************************************************
 *SCB_CRC_UNIT1_6 - CRC Unit 1 SCB read data 6 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_UNIT1_6 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_6_CRC1_MASK                  0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_6_CRC1_SHIFT                 16
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_6_CRC1_DEFAULT               0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT1_6 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_6_CRC0_MASK                  0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_6_CRC0_SHIFT                 0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_6_CRC0_DEFAULT               0x00000000

/***************************************************************************
 *SCB_CRC_UNIT1_7 - CRC Unit 1 SCB read data 7 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_UNIT1_7 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_7_CRC1_MASK                  0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_7_CRC1_SHIFT                 16
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_7_CRC1_DEFAULT               0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT1_7 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_7_CRC0_MASK                  0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_7_CRC0_SHIFT                 0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_7_CRC0_DEFAULT               0x00000000

/***************************************************************************
 *SCB_CRC_UNIT1_8 - CRC Unit 1 SCB read data 8 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_UNIT1_8 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_8_CRC1_MASK                  0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_8_CRC1_SHIFT                 16
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_8_CRC1_DEFAULT               0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT1_8 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_8_CRC0_MASK                  0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_8_CRC0_SHIFT                 0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_8_CRC0_DEFAULT               0x00000000

/***************************************************************************
 *SCB_CRC_UNIT1_9 - CRC Unit 1 SCB read data 9 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_UNIT1_9 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_9_CRC1_MASK                  0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_9_CRC1_SHIFT                 16
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_9_CRC1_DEFAULT               0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT1_9 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_9_CRC0_MASK                  0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_9_CRC0_SHIFT                 0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_9_CRC0_DEFAULT               0x00000000

/***************************************************************************
 *SCB_CRC_UNIT1_10 - CRC Unit 1 SCB read data 10 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_UNIT1_10 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_10_CRC1_MASK                 0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_10_CRC1_SHIFT                16
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_10_CRC1_DEFAULT              0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT1_10 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_10_CRC0_MASK                 0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_10_CRC0_SHIFT                0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_10_CRC0_DEFAULT              0x00000000

/***************************************************************************
 *SCB_CRC_UNIT1_11 - CRC Unit 1 SCB read data 11 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_UNIT1_11 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_11_CRC1_MASK                 0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_11_CRC1_SHIFT                16
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_11_CRC1_DEFAULT              0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT1_11 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_11_CRC0_MASK                 0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_11_CRC0_SHIFT                0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_11_CRC0_DEFAULT              0x00000000

/***************************************************************************
 *SCB_CRC_UNIT1_12 - CRC Unit 1 SCB read data 12 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_UNIT1_12 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_12_CRC1_MASK                 0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_12_CRC1_SHIFT                16
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_12_CRC1_DEFAULT              0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT1_12 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_12_CRC0_MASK                 0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_12_CRC0_SHIFT                0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_12_CRC0_DEFAULT              0x00000000

/***************************************************************************
 *SCB_CRC_UNIT1_13 - CRC Unit 1 SCB read data 13 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_UNIT1_13 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_13_CRC1_MASK                 0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_13_CRC1_SHIFT                16
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_13_CRC1_DEFAULT              0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT1_13 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_13_CRC0_MASK                 0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_13_CRC0_SHIFT                0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_13_CRC0_DEFAULT              0x00000000

/***************************************************************************
 *SCB_CRC_UNIT1_14 - CRC Unit 1 SCB read data 14 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_UNIT1_14 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_14_CRC1_MASK                 0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_14_CRC1_SHIFT                16
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_14_CRC1_DEFAULT              0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT1_14 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_14_CRC0_MASK                 0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_14_CRC0_SHIFT                0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_14_CRC0_DEFAULT              0x00000000

/***************************************************************************
 *SCB_CRC_UNIT1_15 - CRC Unit 1 SCB read data 15 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_UNIT1_15 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_15_CRC1_MASK                 0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_15_CRC1_SHIFT                16
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_15_CRC1_DEFAULT              0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT1_15 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_15_CRC0_MASK                 0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_15_CRC0_SHIFT                0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_15_CRC0_DEFAULT              0x00000000

/***************************************************************************
 *SCB_CRC_UNIT1_16 - CRC Unit 1 SCB read data 16 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_UNIT1_16 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_16_CRC1_MASK                 0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_16_CRC1_SHIFT                16
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_16_CRC1_DEFAULT              0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT1_16 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_16_CRC0_MASK                 0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_16_CRC0_SHIFT                0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_16_CRC0_DEFAULT              0x00000000

/***************************************************************************
 *SCB_CRC_UNIT1_17 - CRC Unit 1 SCB read data 17 register
 ***************************************************************************/
/* MEMC_GEN_1 :: SCB_CRC_UNIT1_17 :: CRC1 [31:16] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_17_CRC1_MASK                 0xffff0000
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_17_CRC1_SHIFT                16
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_17_CRC1_DEFAULT              0x00000000

/* MEMC_GEN_1 :: SCB_CRC_UNIT1_17 :: CRC0 [15:00] */
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_17_CRC0_MASK                 0x0000ffff
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_17_CRC0_SHIFT                0
#define BCHP_MEMC_GEN_1_SCB_CRC_UNIT1_17_CRC0_DEFAULT              0x00000000

/***************************************************************************
 *MSA_MODE - MSA Control Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_MODE :: CLOCK_GATE [31:31] */
#define BCHP_MEMC_GEN_1_MSA_MODE_CLOCK_GATE_MASK                   0x80000000
#define BCHP_MEMC_GEN_1_MSA_MODE_CLOCK_GATE_SHIFT                  31
#define BCHP_MEMC_GEN_1_MSA_MODE_CLOCK_GATE_DEFAULT                0x00000001

/* MEMC_GEN_1 :: MSA_MODE :: FSM_INIT [30:30] */
#define BCHP_MEMC_GEN_1_MSA_MODE_FSM_INIT_MASK                     0x40000000
#define BCHP_MEMC_GEN_1_MSA_MODE_FSM_INIT_SHIFT                    30
#define BCHP_MEMC_GEN_1_MSA_MODE_FSM_INIT_DEFAULT                  0x00000000

/* MEMC_GEN_1 :: MSA_MODE :: reserved0 [29:04] */
#define BCHP_MEMC_GEN_1_MSA_MODE_reserved0_MASK                    0x3ffffff0
#define BCHP_MEMC_GEN_1_MSA_MODE_reserved0_SHIFT                   4

/* MEMC_GEN_1 :: MSA_MODE :: ENHANCED_DATA [03:03] */
#define BCHP_MEMC_GEN_1_MSA_MODE_ENHANCED_DATA_MASK                0x00000008
#define BCHP_MEMC_GEN_1_MSA_MODE_ENHANCED_DATA_SHIFT               3
#define BCHP_MEMC_GEN_1_MSA_MODE_ENHANCED_DATA_DEFAULT             0x00000000

/* MEMC_GEN_1 :: MSA_MODE :: CHKSM_RD [02:02] */
#define BCHP_MEMC_GEN_1_MSA_MODE_CHKSM_RD_MASK                     0x00000004
#define BCHP_MEMC_GEN_1_MSA_MODE_CHKSM_RD_SHIFT                    2
#define BCHP_MEMC_GEN_1_MSA_MODE_CHKSM_RD_DEFAULT                  0x00000000

/* MEMC_GEN_1 :: MSA_MODE :: PRBS_DQM [01:01] */
#define BCHP_MEMC_GEN_1_MSA_MODE_PRBS_DQM_MASK                     0x00000002
#define BCHP_MEMC_GEN_1_MSA_MODE_PRBS_DQM_SHIFT                    1
#define BCHP_MEMC_GEN_1_MSA_MODE_PRBS_DQM_DEFAULT                  0x00000000

/* MEMC_GEN_1 :: MSA_MODE :: PRBS_WR [00:00] */
#define BCHP_MEMC_GEN_1_MSA_MODE_PRBS_WR_MASK                      0x00000001
#define BCHP_MEMC_GEN_1_MSA_MODE_PRBS_WR_SHIFT                     0
#define BCHP_MEMC_GEN_1_MSA_MODE_PRBS_WR_DEFAULT                   0x00000000

/***************************************************************************
 *MSA_STATUS - MSA Status Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_STATUS :: reserved0 [31:04] */
#define BCHP_MEMC_GEN_1_MSA_STATUS_reserved0_MASK                  0xfffffff0
#define BCHP_MEMC_GEN_1_MSA_STATUS_reserved0_SHIFT                 4

/* MEMC_GEN_1 :: MSA_STATUS :: FIFO_FULL [03:03] */
#define BCHP_MEMC_GEN_1_MSA_STATUS_FIFO_FULL_MASK                  0x00000008
#define BCHP_MEMC_GEN_1_MSA_STATUS_FIFO_FULL_SHIFT                 3
#define BCHP_MEMC_GEN_1_MSA_STATUS_FIFO_FULL_DEFAULT               0x00000000
#define BCHP_MEMC_GEN_1_MSA_STATUS_FIFO_FULL_YES                   1
#define BCHP_MEMC_GEN_1_MSA_STATUS_FIFO_FULL_NO                    0

/* MEMC_GEN_1 :: MSA_STATUS :: FIFO_EMPTY [02:02] */
#define BCHP_MEMC_GEN_1_MSA_STATUS_FIFO_EMPTY_MASK                 0x00000004
#define BCHP_MEMC_GEN_1_MSA_STATUS_FIFO_EMPTY_SHIFT                2
#define BCHP_MEMC_GEN_1_MSA_STATUS_FIFO_EMPTY_DEFAULT              0x00000000
#define BCHP_MEMC_GEN_1_MSA_STATUS_FIFO_EMPTY_YES                  1
#define BCHP_MEMC_GEN_1_MSA_STATUS_FIFO_EMPTY_NO                   0

/* MEMC_GEN_1 :: MSA_STATUS :: T_LOCK [01:01] */
#define BCHP_MEMC_GEN_1_MSA_STATUS_T_LOCK_MASK                     0x00000002
#define BCHP_MEMC_GEN_1_MSA_STATUS_T_LOCK_SHIFT                    1
#define BCHP_MEMC_GEN_1_MSA_STATUS_T_LOCK_DEFAULT                  0x00000000
#define BCHP_MEMC_GEN_1_MSA_STATUS_T_LOCK_YES                      1
#define BCHP_MEMC_GEN_1_MSA_STATUS_T_LOCK_NO                       0

/* MEMC_GEN_1 :: MSA_STATUS :: BUSY [00:00] */
#define BCHP_MEMC_GEN_1_MSA_STATUS_BUSY_MASK                       0x00000001
#define BCHP_MEMC_GEN_1_MSA_STATUS_BUSY_SHIFT                      0
#define BCHP_MEMC_GEN_1_MSA_STATUS_BUSY_DEFAULT                    0x00000000
#define BCHP_MEMC_GEN_1_MSA_STATUS_BUSY_YES                        1
#define BCHP_MEMC_GEN_1_MSA_STATUS_BUSY_NO                         0

/***************************************************************************
 *MSA_CMD_TYPE - MSA Command Type Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_CMD_TYPE :: reserved0 [31:22] */
#define BCHP_MEMC_GEN_1_MSA_CMD_TYPE_reserved0_MASK                0xffc00000
#define BCHP_MEMC_GEN_1_MSA_CMD_TYPE_reserved0_SHIFT               22

/* MEMC_GEN_1 :: MSA_CMD_TYPE :: NMB [21:12] */
#define BCHP_MEMC_GEN_1_MSA_CMD_TYPE_NMB_MASK                      0x003ff000
#define BCHP_MEMC_GEN_1_MSA_CMD_TYPE_NMB_SHIFT                     12
#define BCHP_MEMC_GEN_1_MSA_CMD_TYPE_NMB_DEFAULT                   0x00000000

/* MEMC_GEN_1 :: MSA_CMD_TYPE :: COHERENT [11:11] */
#define BCHP_MEMC_GEN_1_MSA_CMD_TYPE_COHERENT_MASK                 0x00000800
#define BCHP_MEMC_GEN_1_MSA_CMD_TYPE_COHERENT_SHIFT                11
#define BCHP_MEMC_GEN_1_MSA_CMD_TYPE_COHERENT_DEFAULT              0x00000000

/* MEMC_GEN_1 :: MSA_CMD_TYPE :: reserved1 [10:09] */
#define BCHP_MEMC_GEN_1_MSA_CMD_TYPE_reserved1_MASK                0x00000600
#define BCHP_MEMC_GEN_1_MSA_CMD_TYPE_reserved1_SHIFT               9

/* MEMC_GEN_1 :: MSA_CMD_TYPE :: REQ_TYPE [08:00] */
#define BCHP_MEMC_GEN_1_MSA_CMD_TYPE_REQ_TYPE_MASK                 0x000001ff
#define BCHP_MEMC_GEN_1_MSA_CMD_TYPE_REQ_TYPE_SHIFT                0
#define BCHP_MEMC_GEN_1_MSA_CMD_TYPE_REQ_TYPE_DEFAULT              0x00000000

/***************************************************************************
 *MSA_CMD_TRIGGER - MSA Command Trigger Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_CMD_TRIGGER :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_1_MSA_CMD_TRIGGER_reserved0_MASK             0xfffffffe
#define BCHP_MEMC_GEN_1_MSA_CMD_TRIGGER_reserved0_SHIFT            1

/* MEMC_GEN_1 :: MSA_CMD_TRIGGER :: REQUEST [00:00] */
#define BCHP_MEMC_GEN_1_MSA_CMD_TRIGGER_REQUEST_MASK               0x00000001
#define BCHP_MEMC_GEN_1_MSA_CMD_TRIGGER_REQUEST_SHIFT              0
#define BCHP_MEMC_GEN_1_MSA_CMD_TRIGGER_REQUEST_DEFAULT            0x00000000

/***************************************************************************
 *MSA_CMD_ADDR - MSA Address Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_CMD_ADDR :: reserved0 [63:37] */
#define BCHP_MEMC_GEN_1_MSA_CMD_ADDR_reserved0_MASK                BCHP_UINT64_C(0xffffffe0, 0x00000000)
#define BCHP_MEMC_GEN_1_MSA_CMD_ADDR_reserved0_SHIFT               37

/* MEMC_GEN_1 :: MSA_CMD_ADDR :: ADDR [36:00] */
#define BCHP_MEMC_GEN_1_MSA_CMD_ADDR_ADDR_MASK                     BCHP_UINT64_C(0x0000001f, 0xffffffff)
#define BCHP_MEMC_GEN_1_MSA_CMD_ADDR_ADDR_SHIFT                    0
#define BCHP_MEMC_GEN_1_MSA_CMD_ADDR_ADDR_DEFAULT                  0

/***************************************************************************
 *MSA_MALL - MSA Block Write Mask Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_MALL :: Masks [31:00] */
#define BCHP_MEMC_GEN_1_MSA_MALL_Masks_MASK                        0xffffffff
#define BCHP_MEMC_GEN_1_MSA_MALL_Masks_SHIFT                       0
#define BCHP_MEMC_GEN_1_MSA_MALL_Masks_DEFAULT                     0x00000000

/***************************************************************************
 *MSA_DALL - MSA Block Write Data Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_DALL :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_DALL_Data_MASK                         0xffffffff
#define BCHP_MEMC_GEN_1_MSA_DALL_Data_SHIFT                        0
#define BCHP_MEMC_GEN_1_MSA_DALL_Data_DEFAULT                      0x00000000

/***************************************************************************
 *MSA_RD_DATA_CLR - MSA Read Data Clear register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_RD_DATA_CLR :: reserved0 [31:01] */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA_CLR_reserved0_MASK             0xfffffffe
#define BCHP_MEMC_GEN_1_MSA_RD_DATA_CLR_reserved0_SHIFT            1

/* MEMC_GEN_1 :: MSA_RD_DATA_CLR :: CLR_REGS [00:00] */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA_CLR_CLR_REGS_MASK              0x00000001
#define BCHP_MEMC_GEN_1_MSA_RD_DATA_CLR_CLR_REGS_SHIFT             0
#define BCHP_MEMC_GEN_1_MSA_RD_DATA_CLR_CLR_REGS_DEFAULT           0x00000000

/***************************************************************************
 *MSA_DQM - MSA DQM 0 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_DQM :: MSA_Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_DQM_MSA_Data_MASK                      0xffffffff
#define BCHP_MEMC_GEN_1_MSA_DQM_MSA_Data_SHIFT                     0

/***************************************************************************
 *MSA_DQM1 - MSA DQM 1 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_DQM1 :: MSA_Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_DQM1_MSA_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_1_MSA_DQM1_MSA_Data_SHIFT                    0

/***************************************************************************
 *MSA_DQM2 - MSA DQM 2 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_DQM2 :: MSA_Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_DQM2_MSA_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_1_MSA_DQM2_MSA_Data_SHIFT                    0

/***************************************************************************
 *MSA_DQM3 - MSA DQM 3 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_DQM3 :: MSA_Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_DQM3_MSA_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_1_MSA_DQM3_MSA_Data_SHIFT                    0

/***************************************************************************
 *MSA_WR_DATA0 - MSA Write Data 0 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_WR_DATA0 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA0_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_1_MSA_WR_DATA0_Data_SHIFT                    0

/***************************************************************************
 *MSA_WR_DATA1 - MSA Write Data 1 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_WR_DATA1 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA1_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_1_MSA_WR_DATA1_Data_SHIFT                    0

/***************************************************************************
 *MSA_WR_DATA2 - MSA Write Data 2 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_WR_DATA2 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA2_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_1_MSA_WR_DATA2_Data_SHIFT                    0

/***************************************************************************
 *MSA_WR_DATA3 - MSA Write Data 3 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_WR_DATA3 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA3_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_1_MSA_WR_DATA3_Data_SHIFT                    0

/***************************************************************************
 *MSA_WR_DATA4 - MSA Write Data 4 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_WR_DATA4 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA4_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_1_MSA_WR_DATA4_Data_SHIFT                    0

/***************************************************************************
 *MSA_WR_DATA5 - MSA Write Data 5 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_WR_DATA5 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA5_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_1_MSA_WR_DATA5_Data_SHIFT                    0

/***************************************************************************
 *MSA_WR_DATA6 - MSA Write Data 6 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_WR_DATA6 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA6_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_1_MSA_WR_DATA6_Data_SHIFT                    0

/***************************************************************************
 *MSA_WR_DATA7 - MSA Write Data 7 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_WR_DATA7 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA7_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_1_MSA_WR_DATA7_Data_SHIFT                    0

/***************************************************************************
 *MSA_WR_DATA8 - MSA Write Data 8 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_WR_DATA8 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA8_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_1_MSA_WR_DATA8_Data_SHIFT                    0

/***************************************************************************
 *MSA_WR_DATA9 - MSA Write Data 9 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_WR_DATA9 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA9_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_1_MSA_WR_DATA9_Data_SHIFT                    0

/***************************************************************************
 *MSA_WR_DATA10 - MSA Write Data 10 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_WR_DATA10 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA10_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_WR_DATA10_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA11 - MSA Write Data 11 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_WR_DATA11 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA11_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_WR_DATA11_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA12 - MSA Write Data 12 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_WR_DATA12 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA12_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_WR_DATA12_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA13 - MSA Write Data 13 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_WR_DATA13 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA13_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_WR_DATA13_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA14 - MSA Write Data 14 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_WR_DATA14 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA14_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_WR_DATA14_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA15 - MSA Write Data 15 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_WR_DATA15 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA15_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_WR_DATA15_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA16 - MSA Write Data 16 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_WR_DATA16 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA16_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_WR_DATA16_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA17 - MSA Write Data 17 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_WR_DATA17 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA17_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_WR_DATA17_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA18 - MSA Write Data 18 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_WR_DATA18 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA18_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_WR_DATA18_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA19 - MSA Write Data 19 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_WR_DATA19 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA19_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_WR_DATA19_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA20 - MSA Write Data 20 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_WR_DATA20 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA20_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_WR_DATA20_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA21 - MSA Write Data 21 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_WR_DATA21 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA21_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_WR_DATA21_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA22 - MSA Write Data 22 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_WR_DATA22 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA22_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_WR_DATA22_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA23 - MSA Write Data 23 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_WR_DATA23 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA23_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_WR_DATA23_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA24 - MSA Write Data 24 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_WR_DATA24 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA24_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_WR_DATA24_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA25 - MSA Write Data 25 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_WR_DATA25 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA25_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_WR_DATA25_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA26 - MSA Write Data 26 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_WR_DATA26 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA26_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_WR_DATA26_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA27 - MSA Write Data 27 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_WR_DATA27 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA27_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_WR_DATA27_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA28 - MSA Write Data 28 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_WR_DATA28 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA28_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_WR_DATA28_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA29 - MSA Write Data 29 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_WR_DATA29 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA29_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_WR_DATA29_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA30 - MSA Write Data 30 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_WR_DATA30 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA30_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_WR_DATA30_Data_SHIFT                   0

/***************************************************************************
 *MSA_WR_DATA31 - MSA Write Data 31 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_WR_DATA31 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_WR_DATA31_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_WR_DATA31_Data_SHIFT                   0

/***************************************************************************
 *MSA_RD_DATA0 - MSA Read Data 0 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_RD_DATA0 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA0_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_1_MSA_RD_DATA0_Data_SHIFT                    0
#define BCHP_MEMC_GEN_1_MSA_RD_DATA0_Data_DEFAULT                  0x00000000

/***************************************************************************
 *MSA_RD_DATA1 - MSA Read Data 1 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_RD_DATA1 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA1_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_1_MSA_RD_DATA1_Data_SHIFT                    0
#define BCHP_MEMC_GEN_1_MSA_RD_DATA1_Data_DEFAULT                  0x00000000

/***************************************************************************
 *MSA_RD_DATA2 - MSA Read Data 2 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_RD_DATA2 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA2_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_1_MSA_RD_DATA2_Data_SHIFT                    0
#define BCHP_MEMC_GEN_1_MSA_RD_DATA2_Data_DEFAULT                  0x00000000

/***************************************************************************
 *MSA_RD_DATA3 - MSA Read Data 3 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_RD_DATA3 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA3_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_1_MSA_RD_DATA3_Data_SHIFT                    0
#define BCHP_MEMC_GEN_1_MSA_RD_DATA3_Data_DEFAULT                  0x00000000

/***************************************************************************
 *MSA_RD_DATA4 - MSA Read Data 4 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_RD_DATA4 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA4_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_1_MSA_RD_DATA4_Data_SHIFT                    0
#define BCHP_MEMC_GEN_1_MSA_RD_DATA4_Data_DEFAULT                  0x00000000

/***************************************************************************
 *MSA_RD_DATA5 - MSA Read Data 5 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_RD_DATA5 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA5_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_1_MSA_RD_DATA5_Data_SHIFT                    0
#define BCHP_MEMC_GEN_1_MSA_RD_DATA5_Data_DEFAULT                  0x00000000

/***************************************************************************
 *MSA_RD_DATA6 - MSA Read Data 6 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_RD_DATA6 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA6_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_1_MSA_RD_DATA6_Data_SHIFT                    0
#define BCHP_MEMC_GEN_1_MSA_RD_DATA6_Data_DEFAULT                  0x00000000

/***************************************************************************
 *MSA_RD_DATA7 - MSA Read Data 7 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_RD_DATA7 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA7_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_1_MSA_RD_DATA7_Data_SHIFT                    0
#define BCHP_MEMC_GEN_1_MSA_RD_DATA7_Data_DEFAULT                  0x00000000

/***************************************************************************
 *MSA_RD_DATA8 - MSA Read Data 8 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_RD_DATA8 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA8_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_1_MSA_RD_DATA8_Data_SHIFT                    0
#define BCHP_MEMC_GEN_1_MSA_RD_DATA8_Data_DEFAULT                  0x00000000

/***************************************************************************
 *MSA_RD_DATA9 - MSA Read Data 9 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_RD_DATA9 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA9_Data_MASK                     0xffffffff
#define BCHP_MEMC_GEN_1_MSA_RD_DATA9_Data_SHIFT                    0
#define BCHP_MEMC_GEN_1_MSA_RD_DATA9_Data_DEFAULT                  0x00000000

/***************************************************************************
 *MSA_RD_DATA10 - MSA Read Data 10 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_RD_DATA10 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA10_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_RD_DATA10_Data_SHIFT                   0
#define BCHP_MEMC_GEN_1_MSA_RD_DATA10_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA11 - MSA Read Data 11 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_RD_DATA11 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA11_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_RD_DATA11_Data_SHIFT                   0
#define BCHP_MEMC_GEN_1_MSA_RD_DATA11_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA12 - MSA Read Data 12 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_RD_DATA12 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA12_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_RD_DATA12_Data_SHIFT                   0
#define BCHP_MEMC_GEN_1_MSA_RD_DATA12_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA13 - MSA Read Data 13 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_RD_DATA13 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA13_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_RD_DATA13_Data_SHIFT                   0
#define BCHP_MEMC_GEN_1_MSA_RD_DATA13_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA14 - MSA Read Data 14 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_RD_DATA14 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA14_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_RD_DATA14_Data_SHIFT                   0
#define BCHP_MEMC_GEN_1_MSA_RD_DATA14_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA15 - MSA Read Data 15 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_RD_DATA15 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA15_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_RD_DATA15_Data_SHIFT                   0
#define BCHP_MEMC_GEN_1_MSA_RD_DATA15_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA16 - MSA Read Data 16 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_RD_DATA16 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA16_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_RD_DATA16_Data_SHIFT                   0
#define BCHP_MEMC_GEN_1_MSA_RD_DATA16_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA17 - MSA Read Data 17 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_RD_DATA17 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA17_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_RD_DATA17_Data_SHIFT                   0
#define BCHP_MEMC_GEN_1_MSA_RD_DATA17_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA18 - MSA Read Data 18 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_RD_DATA18 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA18_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_RD_DATA18_Data_SHIFT                   0
#define BCHP_MEMC_GEN_1_MSA_RD_DATA18_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA19 - MSA Read Data 19 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_RD_DATA19 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA19_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_RD_DATA19_Data_SHIFT                   0
#define BCHP_MEMC_GEN_1_MSA_RD_DATA19_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA20 - MSA Read Data 20 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_RD_DATA20 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA20_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_RD_DATA20_Data_SHIFT                   0
#define BCHP_MEMC_GEN_1_MSA_RD_DATA20_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA21 - MSA Read Data 21 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_RD_DATA21 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA21_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_RD_DATA21_Data_SHIFT                   0
#define BCHP_MEMC_GEN_1_MSA_RD_DATA21_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA22 - MSA Read Data 22 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_RD_DATA22 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA22_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_RD_DATA22_Data_SHIFT                   0
#define BCHP_MEMC_GEN_1_MSA_RD_DATA22_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA23 - MSA Read Data 23 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_RD_DATA23 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA23_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_RD_DATA23_Data_SHIFT                   0
#define BCHP_MEMC_GEN_1_MSA_RD_DATA23_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA24 - MSA Read Data 24 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_RD_DATA24 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA24_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_RD_DATA24_Data_SHIFT                   0
#define BCHP_MEMC_GEN_1_MSA_RD_DATA24_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA25 - MSA Read Data 25 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_RD_DATA25 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA25_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_RD_DATA25_Data_SHIFT                   0
#define BCHP_MEMC_GEN_1_MSA_RD_DATA25_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA26 - MSA Read Data 26 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_RD_DATA26 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA26_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_RD_DATA26_Data_SHIFT                   0
#define BCHP_MEMC_GEN_1_MSA_RD_DATA26_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA27 - MSA Read Data 27 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_RD_DATA27 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA27_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_RD_DATA27_Data_SHIFT                   0
#define BCHP_MEMC_GEN_1_MSA_RD_DATA27_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA28 - MSA Read Data 28 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_RD_DATA28 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA28_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_RD_DATA28_Data_SHIFT                   0
#define BCHP_MEMC_GEN_1_MSA_RD_DATA28_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA29 - MSA Read Data 29 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_RD_DATA29 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA29_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_RD_DATA29_Data_SHIFT                   0
#define BCHP_MEMC_GEN_1_MSA_RD_DATA29_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA30 - MSA Read Data 30 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_RD_DATA30 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA30_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_RD_DATA30_Data_SHIFT                   0
#define BCHP_MEMC_GEN_1_MSA_RD_DATA30_Data_DEFAULT                 0x00000000

/***************************************************************************
 *MSA_RD_DATA31 - MSA Read Data 31 Register
 ***************************************************************************/
/* MEMC_GEN_1 :: MSA_RD_DATA31 :: Data [31:00] */
#define BCHP_MEMC_GEN_1_MSA_RD_DATA31_Data_MASK                    0xffffffff
#define BCHP_MEMC_GEN_1_MSA_RD_DATA31_Data_SHIFT                   0
#define BCHP_MEMC_GEN_1_MSA_RD_DATA31_Data_DEFAULT                 0x00000000

#endif /* #ifndef BCHP_MEMC_GEN_1_H__ */

/* End of File */
