// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_latency_ap_fixed_ap_fixed_32_18_5_3_0_config2_0_0_0_0_0_0_0_0_0 (
        ap_clk,
        ap_rst,
        data_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [63:0] data_V_read;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] ap_return_4;
output  [31:0] ap_return_5;
output  [31:0] ap_return_6;
output  [31:0] ap_return_7;
input   ap_ce;

reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;
reg[31:0] ap_return_4;
reg[31:0] ap_return_5;
reg[31:0] ap_return_6;
reg[31:0] ap_return_7;

wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_11001;
wire  signed [45:0] r_V_cast_fu_1256_p1;
wire  signed [45:0] r_V_1_cast_fu_1287_p1;
reg   [31:0] tmp_3_reg_1637;
reg   [30:0] tmp_s_reg_1642;
reg   [31:0] tmp_33_0_2_reg_1647;
reg   [31:0] tmp_33_0_3_reg_1652;
reg   [31:0] tmp_33_0_4_reg_1657;
reg   [31:0] tmp_33_0_5_reg_1662;
reg   [31:0] tmp_33_0_6_reg_1667;
reg   [31:0] tmp_33_0_7_reg_1672;
reg   [31:0] tmp_33_1_reg_1677;
reg   [31:0] tmp_33_1_1_reg_1682;
reg   [31:0] tmp_33_1_2_reg_1687;
reg   [31:0] tmp_33_1_3_reg_1692;
reg   [31:0] tmp_33_1_4_reg_1697;
reg   [29:0] tmp_28_reg_1702;
reg   [31:0] tmp_33_1_6_reg_1707;
reg   [30:0] tmp_29_reg_1712;
wire  signed [12:0] grp_fu_94_p0;
wire    ap_block_pp0_stage0;
wire  signed [13:0] grp_fu_95_p0;
wire  signed [31:0] grp_fu_95_p1;
wire  signed [13:0] grp_fu_96_p0;
wire  signed [31:0] grp_fu_96_p1;
wire   [13:0] grp_fu_97_p0;
wire  signed [31:0] grp_fu_97_p1;
wire   [13:0] grp_fu_98_p0;
wire  signed [31:0] grp_fu_98_p1;
wire  signed [12:0] grp_fu_99_p0;
wire   [14:0] grp_fu_100_p0;
wire  signed [31:0] grp_fu_100_p1;
wire   [13:0] grp_fu_101_p0;
wire  signed [31:0] grp_fu_101_p1;
wire   [13:0] grp_fu_102_p0;
wire  signed [31:0] grp_fu_102_p1;
wire   [13:0] grp_fu_103_p0;
wire  signed [31:0] grp_fu_103_p1;
wire  signed [13:0] grp_fu_104_p0;
wire  signed [31:0] grp_fu_104_p1;
wire  signed [14:0] grp_fu_105_p0;
wire  signed [31:0] grp_fu_105_p1;
wire   [14:0] grp_fu_106_p0;
wire  signed [31:0] grp_fu_106_p1;
wire   [11:0] grp_fu_107_p0;
wire  signed [13:0] grp_fu_108_p0;
wire  signed [31:0] grp_fu_108_p1;
wire  signed [13:0] grp_fu_109_p0;
wire  signed [31:0] grp_fu_109_p1;
wire  signed [31:0] tmp_fu_1247_p1;
wire  signed [31:0] tmp_2_fu_1267_p4;
wire   [45:0] grp_fu_95_p2;
wire   [44:0] grp_fu_99_p2;
wire   [45:0] grp_fu_109_p2;
wire   [45:0] grp_fu_102_p2;
wire   [45:0] grp_fu_97_p2;
wire   [45:0] grp_fu_98_p2;
wire   [45:0] grp_fu_100_p2;
wire   [45:0] grp_fu_106_p2;
wire   [45:0] grp_fu_103_p2;
wire   [45:0] grp_fu_96_p2;
wire   [45:0] grp_fu_104_p2;
wire   [45:0] grp_fu_101_p2;
wire   [45:0] grp_fu_105_p2;
wire   [43:0] grp_fu_107_p2;
wire   [45:0] grp_fu_108_p2;
wire   [44:0] grp_fu_94_p2;
wire   [31:0] tmp1_fu_1466_p2;
wire   [31:0] tmp2_fu_1476_p2;
wire  signed [31:0] tmp_27_fu_1457_p1;
wire   [31:0] tmp3_fu_1487_p2;
wire   [31:0] tmp4_fu_1497_p2;
wire   [31:0] tmp5_fu_1507_p2;
wire  signed [30:0] tmp_31_cast_fu_1460_p1;
wire   [30:0] tmp6_fu_1517_p2;
wire  signed [31:0] tmp6_cast_fu_1523_p1;
wire   [31:0] tmp7_fu_1532_p2;
wire  signed [31:0] tmp_30_fu_1463_p1;
wire   [31:0] tmp8_fu_1542_p2;
wire   [31:0] res_0_V_write_assign_fu_1471_p2;
wire   [31:0] acc_1_V_fu_1481_p2;
wire   [31:0] acc_2_V_fu_1492_p2;
wire   [31:0] acc_3_V_fu_1502_p2;
wire   [31:0] acc_4_V_fu_1512_p2;
wire   [31:0] acc_5_V_fu_1527_p2;
wire   [31:0] acc_6_V_fu_1537_p2;
wire   [31:0] acc_7_V_fu_1548_p2;
reg    grp_fu_94_ce;
reg    grp_fu_95_ce;
reg    grp_fu_96_ce;
reg    grp_fu_97_ce;
reg    grp_fu_98_ce;
reg    grp_fu_99_ce;
reg    grp_fu_100_ce;
reg    grp_fu_101_ce;
reg    grp_fu_102_ce;
reg    grp_fu_103_ce;
reg    grp_fu_104_ce;
reg    grp_fu_105_ce;
reg    grp_fu_106_ce;
reg    grp_fu_107_ce;
reg    grp_fu_108_ce;
reg    grp_fu_109_ce;
reg    ap_ce_reg;
reg   [63:0] data_V_read_int_reg;
reg   [31:0] ap_return_0_int_reg;
reg   [31:0] ap_return_1_int_reg;
reg   [31:0] ap_return_2_int_reg;
reg   [31:0] ap_return_3_int_reg;
reg   [31:0] ap_return_4_int_reg;
reg   [31:0] ap_return_5_int_reg;
reg   [31:0] ap_return_6_int_reg;
reg   [31:0] ap_return_7_int_reg;

myproject_mul_13s_32s_45_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 45 ))
myproject_mul_13s_32s_45_3_0_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_94_p0),
    .din1(tmp_2_fu_1267_p4),
    .ce(grp_fu_94_ce),
    .dout(grp_fu_94_p2)
);

myproject_mul_14s_32s_46_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 46 ))
myproject_mul_14s_32s_46_3_0_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_95_p0),
    .din1(grp_fu_95_p1),
    .ce(grp_fu_95_ce),
    .dout(grp_fu_95_p2)
);

myproject_mul_14s_32s_46_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 46 ))
myproject_mul_14s_32s_46_3_0_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_96_p0),
    .din1(grp_fu_96_p1),
    .ce(grp_fu_96_ce),
    .dout(grp_fu_96_p2)
);

myproject_mul_14ns_32s_46_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 46 ))
myproject_mul_14ns_32s_46_3_0_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_97_p0),
    .din1(grp_fu_97_p1),
    .ce(grp_fu_97_ce),
    .dout(grp_fu_97_p2)
);

myproject_mul_14ns_32s_46_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 46 ))
myproject_mul_14ns_32s_46_3_0_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_98_p0),
    .din1(grp_fu_98_p1),
    .ce(grp_fu_98_ce),
    .dout(grp_fu_98_p2)
);

myproject_mul_13s_32s_45_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 45 ))
myproject_mul_13s_32s_45_3_0_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_99_p0),
    .din1(tmp_fu_1247_p1),
    .ce(grp_fu_99_ce),
    .dout(grp_fu_99_p2)
);

myproject_mul_15ns_32s_46_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 46 ))
myproject_mul_15ns_32s_46_3_0_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_100_p0),
    .din1(grp_fu_100_p1),
    .ce(grp_fu_100_ce),
    .dout(grp_fu_100_p2)
);

myproject_mul_14ns_32s_46_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 46 ))
myproject_mul_14ns_32s_46_3_0_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_101_p0),
    .din1(grp_fu_101_p1),
    .ce(grp_fu_101_ce),
    .dout(grp_fu_101_p2)
);

myproject_mul_14ns_32s_46_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 46 ))
myproject_mul_14ns_32s_46_3_0_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_102_p0),
    .din1(grp_fu_102_p1),
    .ce(grp_fu_102_ce),
    .dout(grp_fu_102_p2)
);

myproject_mul_14ns_32s_46_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 46 ))
myproject_mul_14ns_32s_46_3_0_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_103_p0),
    .din1(grp_fu_103_p1),
    .ce(grp_fu_103_ce),
    .dout(grp_fu_103_p2)
);

myproject_mul_14s_32s_46_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 46 ))
myproject_mul_14s_32s_46_3_0_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_104_p0),
    .din1(grp_fu_104_p1),
    .ce(grp_fu_104_ce),
    .dout(grp_fu_104_p2)
);

myproject_mul_15s_32s_46_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 46 ))
myproject_mul_15s_32s_46_3_0_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_105_p0),
    .din1(grp_fu_105_p1),
    .ce(grp_fu_105_ce),
    .dout(grp_fu_105_p2)
);

myproject_mul_15ns_32s_46_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 46 ))
myproject_mul_15ns_32s_46_3_0_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_106_p0),
    .din1(grp_fu_106_p1),
    .ce(grp_fu_106_ce),
    .dout(grp_fu_106_p2)
);

myproject_mul_12ns_32s_44_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 44 ))
myproject_mul_12ns_32s_44_3_0_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_107_p0),
    .din1(tmp_2_fu_1267_p4),
    .ce(grp_fu_107_ce),
    .dout(grp_fu_107_p2)
);

myproject_mul_14s_32s_46_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 46 ))
myproject_mul_14s_32s_46_3_0_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_108_p0),
    .din1(grp_fu_108_p1),
    .ce(grp_fu_108_ce),
    .dout(grp_fu_108_p2)
);

myproject_mul_14s_32s_46_3_0 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 46 ))
myproject_mul_14s_32s_46_3_0_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_109_p0),
    .din1(grp_fu_109_p1),
    .ce(grp_fu_109_ce),
    .dout(grp_fu_109_p2)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= res_0_V_write_assign_fu_1471_p2;
        ap_return_1_int_reg <= acc_1_V_fu_1481_p2;
        ap_return_2_int_reg <= acc_2_V_fu_1492_p2;
        ap_return_3_int_reg <= acc_3_V_fu_1502_p2;
        ap_return_4_int_reg <= acc_4_V_fu_1512_p2;
        ap_return_5_int_reg <= acc_5_V_fu_1527_p2;
        ap_return_6_int_reg <= acc_6_V_fu_1537_p2;
        ap_return_7_int_reg <= acc_7_V_fu_1548_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        data_V_read_int_reg <= data_V_read;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_28_reg_1702 <= {{grp_fu_107_p2[43:14]}};
        tmp_29_reg_1712 <= {{grp_fu_94_p2[44:14]}};
        tmp_33_0_2_reg_1647 <= {{grp_fu_109_p2[45:14]}};
        tmp_33_0_3_reg_1652 <= {{grp_fu_102_p2[45:14]}};
        tmp_33_0_4_reg_1657 <= {{grp_fu_97_p2[45:14]}};
        tmp_33_0_5_reg_1662 <= {{grp_fu_98_p2[45:14]}};
        tmp_33_0_6_reg_1667 <= {{grp_fu_100_p2[45:14]}};
        tmp_33_0_7_reg_1672 <= {{grp_fu_106_p2[45:14]}};
        tmp_33_1_1_reg_1682 <= {{grp_fu_96_p2[45:14]}};
        tmp_33_1_2_reg_1687 <= {{grp_fu_104_p2[45:14]}};
        tmp_33_1_3_reg_1692 <= {{grp_fu_101_p2[45:14]}};
        tmp_33_1_4_reg_1697 <= {{grp_fu_105_p2[45:14]}};
        tmp_33_1_6_reg_1707 <= {{grp_fu_108_p2[45:14]}};
        tmp_33_1_reg_1677 <= {{grp_fu_103_p2[45:14]}};
        tmp_3_reg_1637 <= {{grp_fu_95_p2[45:14]}};
        tmp_s_reg_1642 <= {{grp_fu_99_p2[44:14]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = res_0_V_write_assign_fu_1471_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = acc_1_V_fu_1481_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = acc_2_V_fu_1492_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_3 = ap_return_3_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_3 = acc_3_V_fu_1502_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_4 = ap_return_4_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_4 = acc_4_V_fu_1512_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_5 = ap_return_5_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_5 = acc_5_V_fu_1527_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_6 = ap_return_6_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_6 = acc_6_V_fu_1537_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_7 = ap_return_7_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_7 = acc_7_V_fu_1548_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_100_ce = 1'b1;
    end else begin
        grp_fu_100_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_101_ce = 1'b1;
    end else begin
        grp_fu_101_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_102_ce = 1'b1;
    end else begin
        grp_fu_102_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_103_ce = 1'b1;
    end else begin
        grp_fu_103_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_104_ce = 1'b1;
    end else begin
        grp_fu_104_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_105_ce = 1'b1;
    end else begin
        grp_fu_105_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_106_ce = 1'b1;
    end else begin
        grp_fu_106_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_107_ce = 1'b1;
    end else begin
        grp_fu_107_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_108_ce = 1'b1;
    end else begin
        grp_fu_108_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_109_ce = 1'b1;
    end else begin
        grp_fu_109_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_94_ce = 1'b1;
    end else begin
        grp_fu_94_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_95_ce = 1'b1;
    end else begin
        grp_fu_95_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_96_ce = 1'b1;
    end else begin
        grp_fu_96_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_97_ce = 1'b1;
    end else begin
        grp_fu_97_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_98_ce = 1'b1;
    end else begin
        grp_fu_98_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_99_ce = 1'b1;
    end else begin
        grp_fu_99_ce = 1'b0;
    end
end

assign acc_1_V_fu_1481_p2 = ($signed(tmp2_fu_1476_p2) + $signed(tmp_27_fu_1457_p1));

assign acc_2_V_fu_1492_p2 = (tmp3_fu_1487_p2 + tmp_33_0_2_reg_1647);

assign acc_3_V_fu_1502_p2 = (tmp4_fu_1497_p2 + tmp_33_0_3_reg_1652);

assign acc_4_V_fu_1512_p2 = (tmp5_fu_1507_p2 + tmp_33_0_4_reg_1657);

assign acc_5_V_fu_1527_p2 = ($signed(tmp6_cast_fu_1523_p1) + $signed(tmp_33_0_5_reg_1662));

assign acc_6_V_fu_1537_p2 = (tmp7_fu_1532_p2 + tmp_33_0_6_reg_1667);

assign acc_7_V_fu_1548_p2 = (tmp8_fu_1542_p2 + tmp_33_0_7_reg_1672);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign grp_fu_100_p0 = 46'd13918;

assign grp_fu_100_p1 = r_V_cast_fu_1256_p1;

assign grp_fu_101_p0 = 46'd5117;

assign grp_fu_101_p1 = r_V_1_cast_fu_1287_p1;

assign grp_fu_102_p0 = 46'd5539;

assign grp_fu_102_p1 = r_V_cast_fu_1256_p1;

assign grp_fu_103_p0 = 46'd4872;

assign grp_fu_103_p1 = r_V_1_cast_fu_1287_p1;

assign grp_fu_104_p0 = 46'd70368744172946;

assign grp_fu_104_p1 = r_V_1_cast_fu_1287_p1;

assign grp_fu_105_p0 = 46'd70368744167113;

assign grp_fu_105_p1 = r_V_1_cast_fu_1287_p1;

assign grp_fu_106_p0 = 46'd9298;

assign grp_fu_106_p1 = r_V_cast_fu_1256_p1;

assign grp_fu_107_p0 = 44'd2015;

assign grp_fu_108_p0 = 46'd70368744172173;

assign grp_fu_108_p1 = r_V_1_cast_fu_1287_p1;

assign grp_fu_109_p0 = 46'd70368744169581;

assign grp_fu_109_p1 = r_V_cast_fu_1256_p1;

assign grp_fu_94_p0 = 45'd35184372085819;

assign grp_fu_95_p0 = 46'd70368744173044;

assign grp_fu_95_p1 = r_V_cast_fu_1256_p1;

assign grp_fu_96_p0 = 46'd70368744169774;

assign grp_fu_96_p1 = r_V_1_cast_fu_1287_p1;

assign grp_fu_97_p0 = 46'd6496;

assign grp_fu_97_p1 = r_V_cast_fu_1256_p1;

assign grp_fu_98_p0 = 46'd8165;

assign grp_fu_98_p1 = r_V_cast_fu_1256_p1;

assign grp_fu_99_p0 = 45'd35184372084861;

assign r_V_1_cast_fu_1287_p1 = tmp_2_fu_1267_p4;

assign r_V_cast_fu_1256_p1 = tmp_fu_1247_p1;

assign res_0_V_write_assign_fu_1471_p2 = (tmp1_fu_1466_p2 + tmp_3_reg_1637);

assign tmp1_fu_1466_p2 = (32'd2521 + tmp_33_1_reg_1677);

assign tmp2_fu_1476_p2 = (32'd1786 + tmp_33_1_1_reg_1682);

assign tmp3_fu_1487_p2 = (32'd3848 + tmp_33_1_2_reg_1687);

assign tmp4_fu_1497_p2 = (32'd5213 + tmp_33_1_3_reg_1692);

assign tmp5_fu_1507_p2 = ($signed(32'd4294964649) + $signed(tmp_33_1_4_reg_1697));

assign tmp6_cast_fu_1523_p1 = $signed(tmp6_fu_1517_p2);

assign tmp6_fu_1517_p2 = ($signed(31'd2147482870) + $signed(tmp_31_cast_fu_1460_p1));

assign tmp7_fu_1532_p2 = (32'd620 + tmp_33_1_6_reg_1707);

assign tmp8_fu_1542_p2 = ($signed(32'd4294965894) + $signed(tmp_30_fu_1463_p1));

assign tmp_27_fu_1457_p1 = $signed(tmp_s_reg_1642);

assign tmp_2_fu_1267_p4 = {{data_V_read_int_reg[63:32]}};

assign tmp_30_fu_1463_p1 = $signed(tmp_29_reg_1712);

assign tmp_31_cast_fu_1460_p1 = $signed(tmp_28_reg_1702);

assign tmp_fu_1247_p1 = data_V_read_int_reg[31:0];

endmodule //dense_latency_ap_fixed_ap_fixed_32_18_5_3_0_config2_0_0_0_0_0_0_0_0_0
