<!DOCTYPE html SYSTEM "about:legacy-compat">
<html lang="en-US" data-preset="contrast" data-primary-color="#6860F6" data-link-color="#307FFF" data-resizable-sidebar="true" data-sidebar-width="260"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"><meta charset="UTF-8"><meta name="built-on" content="2024-11-10T19:44:32.5603512"><title>RISC-Ⅴ Architecture | Computer Science Study Notes</title><script type="application/json" id="virtual-toc-data">[{"id":"6-introduction-to-assembly-language-riscv","level":0,"title":"6 Introduction to Assembly Language","anchor":"#6-introduction-to-assembly-language-riscv"},{"id":"6-1-assembly-language-riscv","level":1,"title":"6.1 Assembly Language","anchor":"#6-1-assembly-language-riscv"},{"id":"6-2-registers-riscv","level":1,"title":"6.2 Registers","anchor":"#6-2-registers-riscv"},{"id":"6-3-risc-instructions-riscv","level":1,"title":"6.3 RISC-Ⅴ Instructions","anchor":"#6-3-risc-instructions-riscv"},{"id":"6-3-1-basic-arithmetic-instructions","level":2,"title":"6.3.1 Basic Arithmetic Instructions","anchor":"#6-3-1-basic-arithmetic-instructions"},{"id":"6-3-2-immediate-instructions","level":2,"title":"6.3.2 Immediate Instructions","anchor":"#6-3-2-immediate-instructions"},{"id":"6-3-3-data-transfer-instructions","level":2,"title":"6.3.3 Data Transfer Instructions","anchor":"#6-3-3-data-transfer-instructions"},{"id":"6-3-4-control-flow-instructions","level":2,"title":"6.3.4 Control Flow Instructions","anchor":"#6-3-4-control-flow-instructions"},{"id":"6-3-5-shifting-instructions","level":2,"title":"6.3.5 Shifting Instructions","anchor":"#6-3-5-shifting-instructions"},{"id":"6-4-c-assembly-machine-code-riscv","level":1,"title":"6.4 C, Assembly \u0026 Machine Code","anchor":"#6-4-c-assembly-machine-code-riscv"}]</script><script type="application/json" id="topic-shortcuts"></script><link href="https://resources.jetbrains.com/writerside/apidoc/6.10.0-b419/app.css" rel="stylesheet"><link href="static/custom.css" rel="stylesheet"><link rel="icon" type="image/png" sizes="16x16" href="Computer-Science-Study-Notes/photo.png"><meta name="image" content=""><!-- Open Graph --><meta property="og:title" content="RISC-Ⅴ Architecture | Computer Science Study Notes"><meta property="og:description" content=""><meta property="og:image" content=""><meta property="og:site_name" content="Computer Science Study Notes Help"><meta property="og:type" content="website"><meta property="og:locale" content="en_US"><meta property="og:url" content="writerside-documentation/computer-architecture-risc-v.html"><!-- End Open Graph --><!-- Twitter Card --><meta name="twitter:card" content="summary_large_image"><meta name="twitter:site" content=""><meta name="twitter:title" content="RISC-Ⅴ Architecture | Computer Science Study Notes"><meta name="twitter:description" content=""><meta name="twitter:creator" content=""><meta name="twitter:image:src" content=""><!-- End Twitter Card --><!-- Schema.org WebPage --><script type="application/ld+json">{
    "@context": "http://schema.org",
    "@type": "WebPage",
    "@id": "writerside-documentation/computer-architecture-risc-v.html#webpage",
    "url": "writerside-documentation/computer-architecture-risc-v.html",
    "name": "RISC-Ⅴ Architecture | Computer Science Study Notes",
    "description": "",
    "image": "",
    "inLanguage":"en-US"
}</script><!-- End Schema.org --><!-- Schema.org WebSite --><script type="application/ld+json">{
    "@type": "WebSite",
    "@id": "writerside-documentation/#website",
    "url": "writerside-documentation/",
    "name": "Computer Science Study Notes Help"
}</script><!-- End Schema.org --></head><body data-id="Computer-Architecture-RISC-V" data-main-title="RISC-Ⅴ Architecture" data-article-props="{&quot;seeAlsoStyle&quot;:&quot;links&quot;}" data-template="article" data-breadcrumbs="Computer-Architecture.topic|Computer Architecture"><div class="wrapper"><main class="panel _main"><header class="panel__header"><div class="container"><h3>Computer Science Study Notes  Help</h3><div class="panel-trigger"></div></div></header><section class="panel__content"><div class="container"><article class="article" data-shortcut-switcher="inactive"><h1 data-toc="Computer-Architecture-RISC-V" id="Computer-Architecture-RISC-V.topic">RISC-Ⅴ Architecture</h1><section class="chapter"><h2 id="6-introduction-to-assembly-language-riscv" data-toc="6-introduction-to-assembly-language-riscv">6 Introduction to Assembly Language</h2><section class="chapter"><h3 id="6-1-assembly-language-riscv" data-toc="6-1-assembly-language-riscv">6.1 Assembly Language</h3><p id="z1cred3_9"><span id="z1cred3_18"><font style="color:#ff8c00">Assembly (also known as Assembly language, ASM):</font></span> A low-level programming language where the program instructions match a particular architecture's operations.</p><p id="z1cred3_10"><span id="z1cred3_19"><font style="color:#ff8c00">Architecture:</font></span> (also ISA: instruction set architecture) The parts of a processor design that one needs to understand for writing assembly/machine code.</p><p id="z1cred3_11"><span id="z1cred3_20"><font style="color:#8a2be2">Properties:</font></span></p><ul class="list _bullet" id="z1cred3_12"><li class="list__item" id="z1cred3_21"><p id="z1cred3_24">Splits a program into many small instructions that each do one single part of the process.</p></li><li class="list__item" id="z1cred3_22"><p id="z1cred3_25">Each architecture will have a different set of operations that it supports (although there are similarities).</p></li><li class="list__item" id="z1cred3_23"><p id="z1cred3_26">Assembly is not <span id="z1cred3_27"><i>portable</i></span> to other architectures.</p></li></ul><p id="z1cred3_13"><span id="z1cred3_28"><font style="color:#8a2be2">Complex/Reduced Instruction Set Computing</font></span></p><ol class="list _alpha-lower" id="z1cred3_14" type="a"><li class="list__item" id="z1cred3_29"><p id="z1cred3_31">Early trend - add more and more instructions to do elaborate operations</p><p id="z1cred3_32"><span id="z1cred3_34"><font style="color:#ff00ff">Complex Instruction Set Computing (CISC)</font></span></p><ul class="list _bullet" id="z1cred3_33"><li class="list__item" id="z1cred3_35"><p id="z1cred3_38">Difficult to learn and comprehend language</p></li><li class="list__item" id="z1cred3_36"><p id="z1cred3_39">Less work for the compiler</p></li><li class="list__item" id="z1cred3_37"><p id="z1cred3_40">Complicated hardware runs more slowly</p></li></ul></li><li class="list__item" id="z1cred3_30"><p id="z1cred3_41">Opposite philosophy later began to dominate</p><p id="z1cred3_42"><span id="z1cred3_44"><font style="color:#ff00ff">Reduced Instruction Set Computing (RISC)</font></span></p><ul class="list _bullet" id="z1cred3_43"><li class="list__item" id="z1cred3_45"><p id="z1cred3_47">Simple (and smaller) instruction set makes it easier to build fast hardware.</p></li><li class="list__item" id="z1cred3_46"><p id="z1cred3_48">Let software do the complicated operations by composing simpler ones.</p></li></ul></li></ol><p id="z1cred3_15"><span id="z1cred3_49"><font style="color:#8a2be2">Code:</font></span></p><p id="z1cred3_16">op dst, src1, src2</p><ul class="list _bullet" id="z1cred3_17"><li class="list__item" id="z1cred3_50"><p id="z1cred3_54"><code class="code" id="z1cred3_55">op</code>: operation name (&quot;operator&quot;)</p></li><li class="list__item" id="z1cred3_51"><p id="z1cred3_56"><code class="code" id="z1cred3_57">dst</code>: register getting result (&quot;destination&quot;)</p></li><li class="list__item" id="z1cred3_52"><p id="z1cred3_58"><code class="code" id="z1cred3_59">src1</code>: first register for operation (&quot;source 1&quot;)</p></li><li class="list__item" id="z1cred3_53"><p id="z1cred3_60"><code class="code" id="z1cred3_61">src2</code>: second register for operation (&quot;source 2&quot;)</p></li></ul></section><section class="chapter"><h3 id="6-2-registers-riscv" data-toc="6-2-registers-riscv">6.2 Registers</h3><p id="z1cred3_62">Assembly uses registers to store values. Registers are:</p><ul class="list _bullet" id="z1cred3_63"><li class="list__item" id="z1cred3_67"><p id="z1cred3_71">Small memories of a fixed size.</p></li><li class="list__item" id="z1cred3_68"><p id="z1cred3_72">Can be read or written.</p></li><li class="list__item" id="z1cred3_69"><p id="z1cred3_73">Limited in number.</p></li><li class="list__item" id="z1cred3_70"><p id="z1cred3_74">Very fast and low power to access.</p></li></ul><div class="table-wrapper"><table class="left_header wide" id="z1cred3_64"><thead><tr class="ijRowHead" id="z1cred3_75"><th id="z1cred3_79"><p>Registers</p></th><th id="z1cred3_80"><p>Memory</p></th></tr></thead><tbody><tr id="z1cred3_76"><th id="z1cred3_81"><p>Speed</p></th><td id="z1cred3_82"><p>Fast</p></td><td id="z1cred3_83"><p>Slow</p></td></tr><tr id="z1cred3_77"><th id="z1cred3_84"><p>Size</p></th><td id="z1cred3_85"><p id="z1cred3_87">Small</p><p id="z1cred3_88">e.g., 32 registers * 32 bit = 128 bytes</p></td><td id="z1cred3_86"><p id="z1cred3_89">Big</p><p id="z1cred3_90">4-32 GB</p></td></tr><tr id="z1cred3_78"><th id="z1cred3_91"><p>Connection</p></th><td id="z1cred3_92" colspan="2"><p id="z1cred3_93">More variables than registers?</p><p id="z1cred3_94">Keep most frequently used in registers and move the rest to memory</p></td></tr></tbody></table></div><figure id="z1cred3_65"><img alt="Registers" src="Computer-Science-Study-Notes/a6-2-1.png" title="Registers" width="2207" height="1307"></figure><aside class="prompt" data-type="warning" data-title="" id="z1cred3_66"><p id="z1cred3_95">Some important notes about registers:</p><ul class="list _bullet" id="z1cred3_96"><li class="list__item" id="z1cred3_97"><p id="z1cred3_102">Each ISA has a predetermined number of registers, registers are built in with hardware.</p></li><li class="list__item" id="z1cred3_98"><p id="z1cred3_103">Register denoted by 'x' can be referenced by number (x0 - x31) or by name (s0 - s11, t0 - t6).</p><ul class="list _bullet" id="z1cred3_104"><li class="list__item" id="z1cred3_105"><p id="z1cred3_108"><span id="z1cred3_110"><font style="color:#ff00ff">Safe registers:</font></span> Registers that hold programmer variables</p><ul class="list _bullet" id="z1cred3_109"><li class="list__item" id="z1cred3_111"><p id="z1cred3_113">s0 - s1 &lt;=&gt; x8 - x9</p></li><li class="list__item" id="z1cred3_112"><p id="z1cred3_114">s2 - s1 &lt;=&gt; x8 - x9</p></li></ul></li><li class="list__item" id="z1cred3_106"><p id="z1cred3_115"><span id="z1cred3_117"><font style="color:#ff00ff">Temporary registers:</font></span> Registers that hold temporary variables</p><ul class="list _bullet" id="z1cred3_116"><li class="list__item" id="z1cred3_118"><p id="z1cred3_120">t0 - t2 &lt;=&gt; x5 - x7</p></li><li class="list__item" id="z1cred3_119"><p id="z1cred3_121">t3 - t6 &lt;=&gt; x28 - x31</p></li></ul></li><li class="list__item" id="z1cred3_107"><p id="z1cred3_122">Other registers have special functions!</p></li></ul></li><li class="list__item" id="z1cred3_99"><p id="z1cred3_123">Registers have no type!</p></li><li class="list__item" id="z1cred3_100"><p id="z1cred3_124">Register zero (x0 or zero) always has the value 0 and cannot be changed! Any instruction writing to x0 has no effect!</p></li><li class="list__item" id="z1cred3_101"><p id="z1cred3_125">In high-level languages, number of variables limited only by available memory.</p></li></ul></aside></section><section class="chapter"><h3 id="6-3-risc-instructions-riscv" data-toc="6-3-risc-instructions-riscv">6.3 RISC-Ⅴ Instructions</h3><p id="z1cred3_127">In high-level languages, variable types determine operation.</p><p id="z1cred3_128">In assembly, operation determines type, i.e., how register contents are treated.</p><p id="z1cred3_129"><span id="z1cred3_136"><font style="color:#8a2be2">Operations</font></span></p><ul class="list _bullet" id="z1cred3_130"><li class="list__item" id="z1cred3_137"><p id="z1cred3_140"><span id="z1cred3_142"><font style="color:#ff00ff">Transfer data between memory and register</font></span></p><ul class="list _bullet" id="z1cred3_141"><li class="list__item" id="z1cred3_143"><p id="z1cred3_145">Load data from memory into register</p></li><li class="list__item" id="z1cred3_144"><p id="z1cred3_146">Store register data into memory</p></li></ul></li><li class="list__item" id="z1cred3_138"><p id="z1cred3_147"><span id="z1cred3_148"><font style="color:#ff00ff">Perform arithmetic function on register or memory data</font></span></p></li><li class="list__item" id="z1cred3_139"><p id="z1cred3_149"><span id="z1cred3_151"><font style="color:#ff00ff">Transfer control</font></span></p><ul class="list _bullet" id="z1cred3_150"><li class="list__item" id="z1cred3_152"><p id="z1cred3_155">Unconditional jumps to/from procedures</p></li><li class="list__item" id="z1cred3_153"><p id="z1cred3_156">Conditional branches</p></li><li class="list__item" id="z1cred3_154"><p id="z1cred3_157">Indirect branches</p></li></ul></li></ul><section class="chapter"><h4 id="6-3-1-basic-arithmetic-instructions" data-toc="6-3-1-basic-arithmetic-instructions">6.3.1 Basic Arithmetic Instructions</h4><aside class="prompt" data-type="note" data-title="" id="z1cred3_158"><p id="z1cred3_162">Assume here that the variables a, b and c are assigned to registers s1, s2 and s3, respectively.</p></aside><p id="z1cred3_159"><span id="z1cred3_163"><font style="color:#8a2be2">Types:</font></span></p><ul class="list _bullet" id="z1cred3_160"><li class="list__item" id="z1cred3_164"><p id="z1cred3_166"><span id="z1cred3_168"><font style="color:#ff00ff">Integer Addition</font></span></p><ul class="list _bullet" id="z1cred3_167"><li class="list__item" id="z1cred3_169"><p id="z1cred3_171">C: a = b + c;</p></li><li class="list__item" id="z1cred3_170"><p id="z1cred3_172">RISC-Ⅴ: add s1, s2, s3</p></li></ul></li><li class="list__item" id="z1cred3_165"><p id="z1cred3_173"><span id="z1cred3_175"><font style="color:#ff00ff">Integer Subtraction</font></span></p><ul class="list _bullet" id="z1cred3_174"><li class="list__item" id="z1cred3_176"><p id="z1cred3_178">C: a = b - c;</p></li><li class="list__item" id="z1cred3_177"><p id="z1cred3_179">RISC-Ⅴ: sub s1, s2, s3</p></li></ul></li></ul><aside class="prompt" data-type="note" data-title="" id="z1cred3_161"><p id="z1cred3_180"><span id="z1cred3_182"><font style="color:#ff00ff">add:</font></span> Perform addition</p><p id="z1cred3_181"><span id="z1cred3_183"><font style="color:#ff00ff">addw:</font></span> Addition with words (32 bits)</p></aside></section><section class="chapter"><h4 id="6-3-2-immediate-instructions" data-toc="6-3-2-immediate-instructions">6.3.2 Immediate Instructions</h4><p id="z1cred3_184"><span id="z1cred3_188"><font style="color:#ff8c00">Immediates:</font></span> Numerical constants.</p><p id="z1cred3_185"><span id="z1cred3_189"><font style="color:#8a2be2">Syntax:</font></span> opi dst, src, imm</p><ul class="list _bullet" id="z1cred3_186"><li class="list__item" id="z1cred3_190"><p id="z1cred3_194">Operation names end with &quot;i&quot;, replace <mjx-container class="MathJax" jax="SVG"><svg style="vertical-align: 0;" xmlns="http://www.w3.org/2000/svg" width="3.098ex" height="1.932ex" role="img" focusable="false" viewBox="0 -853.7 1369.3 853.7"><g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="msup"><g data-mml-node="mn"><path data-c="32" d="M109 429Q82 429 66 447T50 491Q50 562 103 614T235 666Q326 666 387 610T449 465Q449 422 429 383T381 315T301 241Q265 210 201 149L142 93L218 92Q375 92 385 97Q392 99 409 186V189H449V186Q448 183 436 95T421 3V0H50V19V31Q50 38 56 46T86 81Q115 113 136 137Q145 147 170 174T204 211T233 244T261 278T284 308T305 340T320 369T333 401T340 431T343 464Q343 527 309 573T212 619Q179 619 154 602T119 569T109 550Q109 549 114 549Q132 549 151 535T170 489Q170 464 154 447T109 429Z"></path></g><g data-mml-node="TeXAtom" transform="translate(533,363) scale(0.707)" data-mjx-texclass="ORD"><g data-mml-node="mtext"><path data-c="6E" d="M41 46H55Q94 46 102 60V68Q102 77 102 91T102 122T103 161T103 203Q103 234 103 269T102 328V351Q99 370 88 376T43 385H25V408Q25 431 27 431L37 432Q47 433 65 434T102 436Q119 437 138 438T167 441T178 442H181V402Q181 364 182 364T187 369T199 384T218 402T247 421T285 437Q305 442 336 442Q450 438 463 329Q464 322 464 190V104Q464 66 466 59T477 49Q498 46 526 46H542V0H534L510 1Q487 2 460 2T422 3Q319 3 310 0H302V46H318Q379 46 379 62Q380 64 380 200Q379 335 378 343Q372 371 358 385T334 402T308 404Q263 404 229 370Q202 343 195 315T187 232V168V108Q187 78 188 68T191 55T200 49Q221 46 249 46H265V0H257L234 1Q210 2 183 2T145 3Q42 3 33 0H25V46H41Z"></path><path data-c="64" d="M376 495Q376 511 376 535T377 568Q377 613 367 624T316 637H298V660Q298 683 300 683L310 684Q320 685 339 686T376 688Q393 689 413 690T443 693T454 694H457V390Q457 84 458 81Q461 61 472 55T517 46H535V0Q533 0 459 -5T380 -11H373V44L365 37Q307 -11 235 -11Q158 -11 96 50T34 215Q34 315 97 378T244 442Q319 442 376 393V495ZM373 342Q328 405 260 405Q211 405 173 369Q146 341 139 305T131 211Q131 155 138 120T173 59Q203 26 251 26Q322 26 373 103V342Z" transform="translate(556,0)"></path></g></g></g></g></g></svg></mjx-container> source register with an immeidate.</p></li><li class="list__item" id="z1cred3_191"><p id="z1cred3_196">Immediates can up to 12-bits in size.</p></li><li class="list__item" id="z1cred3_192"><p id="z1cred3_197">Interpreted as sign-extended two's complement.</p></li><li class="list__item" id="z1cred3_193"><p id="z1cred3_198">RISC-Ⅴ hardwires the register zero (x0) to value 0.</p><p id="z1cred3_199">Example: RISC-Ⅴ: add x3 x4 0</p><p id="z1cred3_200">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;C:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;f = g</p></li></ul><aside class="prompt" data-type="warning" data-title="" id="z1cred3_187"><p id="z1cred3_201">No <code class="code" id="z1cred3_202">subi</code> instruction, since RISC-Ⅴ is all about reducing # of instructions.</p></aside></section><section class="chapter"><h4 id="6-3-3-data-transfer-instructions" data-toc="6-3-3-data-transfer-instructions">6.3.3 Data Transfer Instructions</h4><p id="z1cred3_203">Specialized <span id="z1cred3_211"><font style="color:#ff4500">data transfer instructions</font></span> move data between registers and memory.</p><ul class="list _bullet" id="z1cred3_204"><li class="list__item" id="z1cred3_212"><p id="z1cred3_214"><span id="z1cred3_215"><font style="color:#ff00ff">Store:</font></span> register TO memory</p></li><li class="list__item" id="z1cred3_213"><p id="z1cred3_216"><span id="z1cred3_217"><font style="color:#ff00ff">Load:</font></span> register FROM memory</p></li></ul><p id="z1cred3_205"><span id="z1cred3_218"><font style="color:#8a2be2">Syntax:</font></span> memop reg, off (bAbbr)</p><ul class="list _bullet" id="z1cred3_206"><li class="list__item" id="z1cred3_219"><p id="z1cred3_223"><code class="code" id="z1cred3_224">memop</code>: operation name (&quot;operator&quot;)</p></li><li class="list__item" id="z1cred3_220"><p id="z1cred3_225"><code class="code" id="z1cred3_226">reg</code>: register for operation source or destination.</p></li><li class="list__item" id="z1cred3_221"><p id="z1cred3_227"><code class="code" id="z1cred3_228">bAbbr</code>: register with pointer to memory (&quot;base address&quot;)</p></li><li class="list__item" id="z1cred3_222"><p id="z1cred3_229"><code class="code" id="z1cred3_230">off</code>: Address offset (immediate) in bytes (&quot;offset&quot;)</p></li></ul><p id="z1cred3_207"><span id="z1cred3_231"><font style="color:#8a2be2">Types:</font></span></p><ul class="list _bullet" id="z1cred3_208"><li class="list__item" id="z1cred3_232"><p id="z1cred3_234"><span id="z1cred3_235"><font style="color:#ff00ff">Load Word:</font></span> Takes data at address <code class="code" id="z1cred3_236">bAbbr+off</code> FROM memory and places it into <code class="code" id="z1cred3_237">reg</code>.</p></li><li class="list__item" id="z1cred3_233"><p id="z1cred3_238"><span id="z1cred3_239"><font style="color:#ff00ff">Store Word:</font></span> Takes data in <code class="code" id="z1cred3_240">reg</code> and stores it TO memory at <code class="code" id="z1cred3_241">bAbbr+off</code>.</p></li></ul><p id="z1cred3_209"><span id="z1cred3_242"><font style="color:#8a2be2">Example:</font></span> address of int array [] -&gt; s3, value of b -&gt; s2</p><ul class="list _bullet" id="z1cred3_210"><li class="list__item" id="z1cred3_243"><p id="z1cred3_245">C: array[10] = array[3] + b;</p></li><li class="list__item" id="z1cred3_244"><p id="z1cred3_246">RISC-Ⅴ</p><p id="z1cred3_247">lw&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;t0, <span id="z1cred3_250"><font style="color:#ff4500">l2</font></span> (s3)&nbsp;&nbsp;&nbsp;&nbsp;# t0 = A[<span id="z1cred3_251"><font style="color:#ff4500">3</font></span>]</p><p id="z1cred3_248">add&nbsp;&nbsp;&nbsp;&nbsp;t0, s2, t0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;# t0 = A[3] + b</p><p id="z1cred3_249">sw&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;t0, <span id="z1cred3_252"><font style="color:#ff4500">40</font></span> (s3)&nbsp;&nbsp;# A[<span id="z1cred3_253"><font style="color:#ff4500">10</font></span>] = A[3] + b</p></li></ul></section><section class="chapter"><h4 id="6-3-4-control-flow-instructions" data-toc="6-3-4-control-flow-instructions">6.3.4 Control Flow Instructions</h4><p id="z1cred3_254"><span id="z1cred3_262"><font style="color:#ff8c00">Labels in RISC-Ⅴ:</font></span> Defined by a text and followed by a colon (e.g., main:) and refers to the instructions that follows; generate control flow by jumping to labels.</p><p id="z1cred3_255"><span id="z1cred3_263"><font style="color:#8a2be2">Types:</font></span></p><ol class="list _alpha-lower" id="z1cred3_256" type="a"><li class="list__item" id="z1cred3_264"><p id="z1cred3_269"><span id="z1cred3_271"><font style="color:#ff00ff">Branch If Equal</font></span> (beq)</p><ul class="list _bullet" id="z1cred3_270"><li class="list__item" id="z1cred3_272"><p id="z1cred3_275"><span id="z1cred3_276"><font style="color:#7cfc00">Syntax:</font></span> beq reg1, reg2, label</p></li><li class="list__item" id="z1cred3_273"><p id="z1cred3_277">If value in reg1 == value in reg2, go to label.</p></li><li class="list__item" id="z1cred3_274"><p id="z1cred3_278">Otherwise go to next instruction.</p></li></ul></li><li class="list__item" id="z1cred3_265"><p id="z1cred3_279"><span id="z1cred3_281"><font style="color:#ff00ff">Branch If Not Equal</font></span> (bne)</p><ul class="list _bullet" id="z1cred3_280"><li class="list__item" id="z1cred3_282"><p id="z1cred3_284"><span id="z1cred3_285"><font style="color:#7cfc00">Syntax:</font></span> bne reg1, reg2, label</p></li><li class="list__item" id="z1cred3_283"><p id="z1cred3_286">If value in reg1 &amp;#8800; value in reg2, go to label.</p></li></ul></li><li class="list__item" id="z1cred3_266"><p id="z1cred3_287"><span id="z1cred3_289"><font style="color:#ff00ff">Jump</font></span> (j)</p><ul class="list _bullet" id="z1cred3_288"><li class="list__item" id="z1cred3_290"><p id="z1cred3_292"><span id="z1cred3_293"><font style="color:#7cfc00">Syntax:</font></span> j label</p></li><li class="list__item" id="z1cred3_291"><p id="z1cred3_294">Unconditional jump to label.</p></li></ul></li><li class="list__item" id="z1cred3_267"><p id="z1cred3_295"><span id="z1cred3_297"><font style="color:#ff00ff">Branch Less Than</font></span> (blt)</p><ul class="list _bullet" id="z1cred3_296"><li class="list__item" id="z1cred3_298"><p id="z1cred3_300"><span id="z1cred3_301"><font style="color:#7cfc00">Syntax:</font></span> blt reg1, reg2, label</p></li><li class="list__item" id="z1cred3_299"><p id="z1cred3_302">If value in reg1 &lt; value in reg2, go to label.</p></li></ul></li><li class="list__item" id="z1cred3_268"><p id="z1cred3_303"><span id="z1cred3_305"><font style="color:#ff00ff">Branch Less Than or Equal</font></span> (ble)</p><ul class="list _bullet" id="z1cred3_304"><li class="list__item" id="z1cred3_306"><p id="z1cred3_308"><span id="z1cred3_309"><font style="color:#7cfc00">Syntax:</font></span> ble reg1, reg2, label</p></li><li class="list__item" id="z1cred3_307"><p id="z1cred3_310">If value in reg1 &amp;#8804; value in reg2, go to label.</p></li></ul></li></ol><div class="code-comparer" id="z1cred3_257" data-comparing="vertically"><div class="code-block" data-lang="c" data-title="C">
                        if (i == j) {
                        a = b; /* then */
                        } else {
                        a = -b; /* else */
                        }
                    </div><div class="code-block" data-lang="python" data-title="RISCV (beq)">
                        # i -&gt; s0, j -&gt; s1
                        # a -&gt; s2, b -&gt; s3
                        beq s0, s1, then
                        else:
                        sub s2, x0, s3
                        j end
                        then:
                        add s2, s3, x0
                        end:
                    </div></div><p id="z1cred3_258"><span id="z1cred3_313"><font style="color:#8a2be2">Loops in RISC-Ⅴ:</font></span></p><ul class="list _bullet" id="z1cred3_259"><li class="list__item" id="z1cred3_314"><p id="z1cred3_317">There are three types of loops in C: while, do...while, and for.</p></li><li class="list__item" id="z1cred3_315"><p id="z1cred3_318">These can be created with branch instructions as well.</p></li><li class="list__item" id="z1cred3_316"><p id="z1cred3_319">The key to decision making is the branch statement.</p></li></ul><p id="z1cred3_260"><span id="z1cred3_320"><font style="color:#8a2be2">Program Counter:</font></span></p><ul class="list _bullet" id="z1cred3_261"><li class="list__item" id="z1cred3_321"><p id="z1cred3_325">Program Counter (PC): A special register that contains the current address of the code that is being executed.</p></li><li class="list__item" id="z1cred3_322"><p id="z1cred3_326">Branches and Jumps change the flow of execution by modifying the PC.</p></li><li class="list__item" id="z1cred3_323"><p id="z1cred3_327">Instructions are stored as data in memory (code section) and have addresses! Labels get converted to instruction addresses.</p></li><li class="list__item" id="z1cred3_324"><p id="z1cred3_328">The PC tracks where in memory the current instruction is.</p></li></ul></section><section class="chapter"><h4 id="6-3-5-shifting-instructions" data-toc="6-3-5-shifting-instructions">6.3.5 Shifting Instructions</h4><p id="z1cred3_329"><span id="z1cred3_333"><font style="color:#8a2be2">Shifting Operations</font></span></p><div class="table-wrapper"><table class="wide" id="z1cred3_330"><thead><tr class="ijRowHead" id="z1cred3_334"><th id="z1cred3_341"><p>Instruction Name</p></th><th id="z1cred3_342"><p>RISC-Ⅴ</p></th></tr></thead><tbody><tr id="z1cred3_335"><td id="z1cred3_343"><p>Shift Left Logical</p></td><td id="z1cred3_344"><p>sll s1, s2, s3</p></td></tr><tr id="z1cred3_336"><td id="z1cred3_345"><p>Shift Left Logical Imm</p></td><td id="z1cred3_346"><p>sll1 s1, s2, imm</p></td></tr><tr id="z1cred3_337"><td id="z1cred3_347"><p>Shift Right Logical</p></td><td id="z1cred3_348"><p>srl s1, s2, s3</p></td></tr><tr id="z1cred3_338"><td id="z1cred3_349"><p>Shift Right Logical Imm</p></td><td id="z1cred3_350"><p>srli s1, s2, imm</p></td></tr><tr id="z1cred3_339"><td id="z1cred3_351"><p>Shift Right Arithmetic</p></td><td id="z1cred3_352"><p>sra s1, s2, s3</p></td></tr><tr id="z1cred3_340"><td id="z1cred3_353"><p>Shift Right Arithmetic Imm</p></td><td id="z1cred3_354"><p>srai s1, s2, imm</p></td></tr></tbody></table></div><aside class="prompt" data-type="note" data-title="" id="z1cred3_331"><p id="z1cred3_355">For a 32-bit RISC-Ⅴ system,</p><ul class="list _bullet" id="z1cred3_356"><li class="list__item" id="z1cred3_357"><p id="z1cred3_359">When using immediate, only values 0-31 are practical.</p></li><li class="list__item" id="z1cred3_358"><p id="z1cred3_360">When using variable, only lowest 5 bits are used.</p></li></ul></aside><div class="code-block" data-lang="plaintext">
                    addi t0, x0, -256 # t0=0xFFFFFF00
                    slli s0, t0, 3    # s0=0xFFFFF800
                    srli s1, t0, 8    # s1=0x00FFFFFF
                    srai s2, t0, 8    # s2=0xFFFFFFFF

                    addi t1, x0, -22  # t1=0xFFFFFFEA
                    sll s3, t0, t1    # s3=0xFFFC0000
                </div></section></section><section class="chapter"><h3 id="6-4-c-assembly-machine-code-riscv" data-toc="6-4-c-assembly-machine-code-riscv">6.4 C, Assembly &amp; Machine Code</h3><p id="z1cred3_361">Compile with the following code (debugging-friendly):</p><div class="code-block" data-lang="plaintext">
                gcc –Og p1.c -o p
            </div><figure id="z1cred3_363"><img alt="C, Assembly &amp; Machine Code" src="Computer-Science-Study-Notes/a6-4-1.png" title="C, Assembly &amp; Machine Code" width="2631" height="1242"></figure><p id="z1cred3_364">Use the following command to generate the assembly code:</p><div class="code-block" data-lang="plaintext">
                gcc –Og –S p1.c
            </div><p id="z1cred3_366">Use the following command to disassembly the machine code:</p><div class="code-block" data-lang="plaintext">
                objdump –d p1
            </div></section></section><div class="last-modified">Last modified: 10 November 2024</div><div data-feedback-placeholder="true"></div><div class="navigation-links _bottom"><a href="computer-architecture.html" class="navigation-links__prev">Computer Architecture</a><a href="computer-architecture-x86-64.html" class="navigation-links__next">x86-64 Architecture</a></div></article><div id="disqus_thread"></div></div></section></main></div><script src="https://resources.jetbrains.com/writerside/apidoc/6.10.0-b419/app.js"></script></body></html>