Load RC corner of view WC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=2182.11MB/2182.11MB)

Begin Processing Timing Window Data for Power Calculation

CK: assigning clock clk to net clk
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=2182.15MB/2182.15MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=2182.15MB/2182.15MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-22 08:49:48 (2025-Mar-22 15:49:48 GMT)
2025-Mar-22 08:49:48 (2025-Mar-22 15:49:48 GMT): 10%
2025-Mar-22 08:49:48 (2025-Mar-22 15:49:48 GMT): 20%
2025-Mar-22 08:49:48 (2025-Mar-22 15:49:48 GMT): 30%
2025-Mar-22 08:49:48 (2025-Mar-22 15:49:48 GMT): 40%
2025-Mar-22 08:49:48 (2025-Mar-22 15:49:48 GMT): 50%
2025-Mar-22 08:49:48 (2025-Mar-22 15:49:48 GMT): 60%
2025-Mar-22 08:49:48 (2025-Mar-22 15:49:48 GMT): 70%
2025-Mar-22 08:49:48 (2025-Mar-22 15:49:48 GMT): 80%
2025-Mar-22 08:49:48 (2025-Mar-22 15:49:48 GMT): 90%

Finished Levelizing
2025-Mar-22 08:49:49 (2025-Mar-22 15:49:49 GMT)

Starting Activity Propagation
2025-Mar-22 08:49:49 (2025-Mar-22 15:49:49 GMT)
2025-Mar-22 08:49:49 (2025-Mar-22 15:49:49 GMT): 10%
2025-Mar-22 08:49:49 (2025-Mar-22 15:49:49 GMT): 20%
2025-Mar-22 08:49:49 (2025-Mar-22 15:49:49 GMT): 30%

Finished Activity Propagation
2025-Mar-22 08:49:50 (2025-Mar-22 15:49:50 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=2185.16MB/2185.16MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 4
      # of cell(s) missing leakage table: 2
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEH                                      internal power, 
TIEL                                      internal power, 
sram_w16_in                               internal power, leakge power, 
sram_w16_out                              internal power, leakge power, 



Starting Calculating power
2025-Mar-22 08:49:50 (2025-Mar-22 15:49:50 GMT)
2025-Mar-22 08:49:51 (2025-Mar-22 15:49:51 GMT): 10%
2025-Mar-22 08:49:51 (2025-Mar-22 15:49:51 GMT): 20%
2025-Mar-22 08:49:51 (2025-Mar-22 15:49:51 GMT): 30%
2025-Mar-22 08:49:51 (2025-Mar-22 15:49:51 GMT): 40%
2025-Mar-22 08:49:51 (2025-Mar-22 15:49:51 GMT): 50%
2025-Mar-22 08:49:51 (2025-Mar-22 15:49:51 GMT): 60%
2025-Mar-22 08:49:51 (2025-Mar-22 15:49:51 GMT): 70%
2025-Mar-22 08:49:51 (2025-Mar-22 15:49:51 GMT): 80%
2025-Mar-22 08:49:51 (2025-Mar-22 15:49:51 GMT): 90%

Finished Calculating power
2025-Mar-22 08:49:51 (2025-Mar-22 15:49:51 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total)=2196.01MB/2196.01MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=2196.01MB/2196.01MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:04, mem(process/total)=2196.01MB/2196.01MB)

Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       29.99648026 	   55.2901%
Total Switching Power:      22.45389707 	   41.3875%
Total Leakage Power:         1.80249556 	    3.3224%
Total Power:                54.25287292
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=2196.56MB/2196.56MB)


Output file is ./summaryReport/core.post_route.power.rpt
Start to collect the design information.
Build netlist information for Cell core.
Finished collecting the design information.
Generating macro cells used in the design report.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file ./summaryReport/core.post_route.summary.rpt.
