Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat May 18 14:43:56 2024
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   896 |
|    Minimum number of control sets                        |   896 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2400 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   896 |
| >= 0 to < 4        |    80 |
| >= 4 to < 6        |   163 |
| >= 6 to < 8        |    52 |
| >= 8 to < 10       |   216 |
| >= 10 to < 12      |    25 |
| >= 12 to < 14      |    14 |
| >= 14 to < 16      |    10 |
| >= 16              |   336 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             887 |          359 |
| No           | No                    | Yes                    |            1408 |          499 |
| No           | Yes                   | No                     |            1412 |          602 |
| Yes          | No                    | No                     |            5588 |         2089 |
| Yes          | No                    | Yes                    |            4602 |         1446 |
| Yes          | Yes                   | No                     |            4911 |         1422 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                   Clock Signal                                                                  |                                                                                                                                   Enable Signal                                                                                                                                   |                                                                                                                                Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_rstart_reg_2                                                                       |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/wr_mb__0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/rd_ss_complete__0                                                                               |                                                                                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wr_mb__0                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/secnd_data_ss_valid_reg_i_1_n_0                                                                 |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/first_ss_tuser_reg[0]_0                                                                         |                                                                                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wr_mb__0                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_sm_valid_reg_i_1_n_0                                                                         |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ss/axis_tready_reg_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/sm/bk_ready_reg_i_1_n_0                                                                     |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_rstart_reg_1                                                                       |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/wr_mb__0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_lm_wr_reg_i_2_n_0                                                                          |                                                                                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wr_mb__0                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/next_ss_reg                                                                              |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/wr_mb__0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/next_ss_reg_2                                                                            |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/wr_mb__0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/next_ss_reg_3                                                                            |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/wr_mb__0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/next_ss_reg_4                                                                            |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/wr_mb__0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_rdone_reg_4                                                                        |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/wr_mb__0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/cache_rdone_reg_1                                                                        |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/wr_mb__0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/wait_rd_data_back17_out                                                      |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/trig_lm_rd_reg_i_1_n_0                                                       |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/wr_mb__0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/ps_axil_0/inst/PL_AA/ls/next_ss_reg_4                                                                                               |                                                                                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wr_mb__0                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/ps_axil_0/inst/PL_AA/ss/axis_tready_reg_i_1_n_0                                                                                     |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/ps_axil_0/inst/PL_AA/sm/bk_ready_reg_i_1_n_0                                                                                        |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/ps_axil_0/inst/PL_AA/ls/cache_rstart_reg_1                                                                                          |                                                                                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wr_mb__0                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/ps_axil_0/inst/PL_AA/ls/cache_rstart_reg_2                                                                                          |                                                                                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wr_mb__0                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/ps_axil_0/inst/PL_AA/ls/next_ss_reg                                                                                                 |                                                                                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wr_mb__0                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/ps_axil_0/inst/PL_AA/ls/next_ss_reg_2                                                                                               |                                                                                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wr_mb__0                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/ps_axil_0/inst/PL_AA/ls/next_ss_reg_3                                                                                               |                                                                                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wr_mb__0                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/R                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                                        | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[2][0]                                                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/ps_axil_0/inst/PL_AA/ls/cache_rdone_reg_4                                                                                           |                                                                                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wr_mb__0                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axi_reset_nr_reg[2]                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/ps_axil_0/inst/PL_AA/ls/cache_rdone_reg_1                                                                                           |                                                                                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wr_mb__0                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wait_rd_data_back17_out                                                                         |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/trig_lm_rd_reg_i_1_n_0                                                                          |                                                                                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wr_mb__0                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/set_bk_ss_ready__0                                                                              |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/trig_lm_wr_reg_i_2_n_0                                                       |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/wr_mb__0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/fifo_resp/U_fifo_srl/push                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                                                                                                                                       | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/fifo_burst/U_fifo_srl/pop                                                                                                                                                                                                        | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/m2s_sts_clear_c_U/U_userdma_fifo_w1_d3_S_ram/shiftReg_ce                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/s2m_sts_clear_c_U/U_userdma_fifo_w1_d3_S_ram/internal_full_n_reg                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/sendoutstream_U0/regslice_both_outStreamTop_V_last_V_U/B_V_data_1_load_A                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/sendoutstream_U0/regslice_both_outStreamTop_V_last_V_U/B_V_data_1_load_B                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/sendoutstream_U0/regslice_both_outStreamTop_V_user_V_U/B_V_data_1_load_A                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/sendoutstream_U0/regslice_both_outStreamTop_V_user_V_U/B_V_data_1_load_B                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                                                                                                                                | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/E[0]                                                                                                                                                                                                                                 | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/set_bk_ss_ready__0                                                           |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/first_ss_tuser_reg[0]_0                                                      |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/wr_mb__0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/bk_sm_valid_reg_i_1_n_0                                                      |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/secnd_data_ss_valid_reg_i_1_n_0                                              |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/rd_ss_complete__0                                                            |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/wr_mb__0                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                                 | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_resp/U_fifo_srl/push                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                               |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/rxen_ctl                                                                                                                                                                                                                       | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/txen_ctl_i_2_n_0                                                                                                                                                                                                           |                1 |              2 |         2.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axi_reset_nr_reg[2]                                                                                                                                                                                   |                2 |              2 |         1.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/get_secnd_data_ss__0                                                         |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/wr_mb__0                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[2][2]                                                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/rxen_ctl                                                                                                                                                                                                                                          | design_1_i/ps_axil_0/inst/PL_IS/txen_ctl_i_2_n_0                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                       |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/get_secnd_data_ss__0                                                                            |                                                                                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wr_mb__0                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/is_as_tready_out_i_2_n_0                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2_n_0                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
| ~design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/sck_o_BUFG |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state[4]_i_2_n_0                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/E[2]                                                                                                                                                                                                                                 | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/FSM_sequential_state_reg[0]_0[0]                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/_zz_iBus_rsp_valid                                                                                                                                                                                                                    | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/reset0                                                                                                                                                                                                     |                1 |              3 |         3.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/rx_sync_fifo0__0                                                                                                                                                                                                          | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/housekeeping/hkspi/reset_reg_reg_3[0]                                                                                                                                                                                                               |                3 |              4 |         1.33 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rx_sync_fifo0__0                                                                                                                                                                                               | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                1 |              4 |         4.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/rx_sync_fifo0__0                                                                                                                                                                                               | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                3 |              4 |         1.33 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/rx_sync_fifo0__0                                                                                                                                                                                               | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                1 |              4 |         4.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/rx_sync_fifo0__0                                                                                                                                                                                               | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                1 |              4 |         4.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_sync_fifo0__0                                                                                                                                                                                               | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                1 |              4 |         4.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_sync_fifo0__0                                                                                                                                                                                               | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                2 |              4 |         2.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_sync_fifo0__0                                                                                                                                                                                               | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                1 |              4 |         4.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_sync_fifo0__0                                                                                                                                                                                               | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                1 |              4 |         4.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/rx_sync_fifo0__0                                                                                                                                                                                                           | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                1 |              4 |         4.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/rx_sync_fifo0__0                                                                                                                                                                                                          | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/wbs_ack_o_reg_0[0]                                                                                                                                                                                             | design_1_i/caravel_0/inst/housekeeping/hkspi/AR[0]                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/rx_sync_fifo0__0                                                                                                                                                                                                      | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/litespi_grant_reg[0]                                                                                                                                                                                           | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/rx_sync_fifo0__0                                                                                                                                                                            | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axi_reset_nr_reg[2]                                                                                                                                                                                   |                1 |              4 |         4.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/rx_sync_fifo0__0                                                                                                                                                                            | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axi_reset_nr_reg[2]                                                                                                                                                                                   |                1 |              4 |         4.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/rx_sync_fifo0__0                                                                                                                                                                            | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axi_reset_nr_reg[2]                                                                                                                                                                                   |                1 |              4 |         4.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[4].fsic_io_serdes_rx_tdata/rx_sync_fifo0__0                                                                                                                                                                            | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axi_reset_nr_reg[2]                                                                                                                                                                                   |                1 |              4 |         4.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[3].fsic_io_serdes_rx_tdata/rx_sync_fifo0__0                                                                                                                                                                            | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axi_reset_nr_reg[2]                                                                                                                                                                                   |                1 |              4 |         4.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/rx_sync_fifo0__0                                                                                                                                                                            | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axi_reset_nr_reg[2]                                                                                                                                                                                   |                2 |              4 |         2.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_sync_fifo0__0                                                                                                                                                                            | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axi_reset_nr_reg[2]                                                                                                                                                                                   |                1 |              4 |         4.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_upsb/rx_sync_fifo0__0                                                                                                                                                                                        | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axi_reset_nr_reg[2]                                                                                                                                                                                   |                1 |              4 |         4.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_sync_fifo0__0                                                                                                                                                                                       | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axi_reset_nr_reg[2]                                                                                                                                                                                   |                1 |              4 |         4.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_sync_fifo0__0                                                                                                                                                                                       | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axi_reset_nr_reg[2]                                                                                                                                                                                   |                1 |              4 |         4.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/rx_sync_fifo0__0                                                                                                                                                                                   | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axi_reset_nr_reg[2]                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_0                                                                                                                                                                                      | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                                          | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/fifo_resp/could_multi_bursts.sect_handling_reg_2[0]                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/uart_phy_tx_tick_reg_0[0]                                                                                                                                                                                                                      | design_1_i/caravel_0/inst/soc/core/p_23_in                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/mgmtsoc_litespisdrphycore_count_reg[3]_0[0]                                                                                                                                                                                                    | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/SR[0]                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_0                                                                                                                                                                                                   | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/dbg_uart_tx_tick_reg_0[0]                                                                                                                                                                                                                      | design_1_i/caravel_0/inst/soc/core/dbg_uart_tx_phase[31]_i_1_n_0                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[2][0]                                                                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wstrb_ss_reg[3]_i_1_n_0                                                                         |                                                                                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wr_mb__0                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                                                      | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/rst_ps7_0_10M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/housekeeping/xfer_count[3]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[2][4]                                                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0      |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mstatus_MPIE                                                                                                                                                                                                                | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/reset0                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_0                                                                                                                                                                               | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                1 |              4 |         4.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_sync_fifo0__0                                                                                                                                                                            | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axi_reset_nr_reg[2]                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                            |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/raddr[3]_i_1_n_0                                                                                                                                                                                              | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AS/TH_reg                                                                                                                                                                                                                                            | design_1_i/ps_axil_0/inst/PL_AS/TH_reg[3]_i_2_n_0                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_108_2_fu_161/ap_block_pp0_stage0_subdone                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__6_n_0                                                                                                                                                                                                   | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_wstrb_o_reg[0]_11[0]                                                                                                                                                                                                        | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[1][0]                                                                                                                                                                                           | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/fifo_rctl/full_n_reg_6                                                                                                                                                                                                           | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/store_unit/fifo_wreq/raddr[3]_i_1_n_0                                                                                                                                                                                                     | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[1][0]                                                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/sync_trig_int_i_1_n_0                                                                                                                                                                                           | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/sm_data_cnt[3]_i_1_n_0                                                                                                                                                                                          | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/streamtoparallelwithburst_U0/E[0]                                                                                                                                                                                                                | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/sync_trig_int_i_1_n_0                                                                                                                                                                                                              | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_0                                                                                                                                                                                            | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_resp/axi_reset_m_n_0[0]                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[1][0]                                                                                                                                                                                    | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/wstrb_ss_reg[3]_i_1_n_0                                                      |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/wr_mb__0                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/fifo_rreq/raddr[3]_i_1__5_n_0                                                                                                                                                                                                   | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_3_0                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                                               | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/sm_data_cnt[3]_i_1_n_0                                                                                                                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[7]_4[1]                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/sck_o_BUFG | design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state[4]_i_1_n_0                                                                                                                                                                                                          | design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state[4]_i_2_n_0                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/m_axis_tupsb_reg[4]_i_1_n_0                                                                                                                                                                                                        | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[7]_0[1]                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/Q[0]                                                                                                                                                                                                      | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/execute_LightShifterPlugin_amplitudeReg[4]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/output_pin_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[4]_2[1]                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/Q[0]                                                                                                                                                                                                                         | design_1_i/ps_axil_0/inst/PL_AS/TH_reg[3]_i_2_n_0                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AS/m_axis_tupsb_reg[4]_i_1_n_0                                                                                                                                                                                                                       | design_1_i/ps_axil_0/inst/PL_AS/TH_reg[3]_i_2_n_0                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__11_n_0                                                                                                                                                                                                 | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__3_n_0                                                                                                                                                                                                 | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/fifo_rreq/mOutPtr[4]_i_1__8_n_0                                                                                                                                                                                                 | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__3_n_0                                                                                                                                                                                          | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/full_n_reg[0]                                                                                                                                                                                      | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[4]_1[1]                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[6]_1[1]                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[6]_4[1]                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[6]_3[1]                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__4_n_0                                                                                                                                                                                    | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/store_unit/fifo_wreq/mOutPtr[4]_i_1_n_0                                                                                                                                                                                                   | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[6]_2[1]                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[3]_0[1]                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[4]_0[1]                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                           | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l1019                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                         | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                           | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/user_prj_sel_o                                                                                                                                                                                                                  | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                           |                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[7]_2[1]                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[7]_1[1]                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/E[0]                                                                                                                                                                                                      | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_readable_reg[0]                                                                                                                                                                                   | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[7]_3[1]                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[6]_0[1]                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/store_unit/user_resp/mOutPtr[4]_i_1__7_n_0                                                                                                                                                                                                | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                         | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                       |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__10_n_0                                                                                                                                                                                                | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                           | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              5 |         2.50 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_sync_fifo0__0                                                                                                                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                3 |              5 |         1.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[6]_0[1]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[3]_3[1]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[0]_1[1]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/store_unit/user_resp/mOutPtr[4]_i_1__7_n_0                                                                                                                                                                                         | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/E[0]                                                                                                                                                                                               | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[0]_0[1]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                4 |              5 |         1.25 |
| ~design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_sync_fifo0__0                                                                                                                                                                                          | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axi_reset_nr_reg[2]                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[3]_0[1]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/mOutPtr[4]_i_1_n_0                                                                                                                                                                                            | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__4_n_0                                                                                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/full_n_reg[0]                                                                                                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_write_reg_0[1]                                                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[2]_5[1]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[6][1]                                                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[6]_4[1]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                4 |              5 |         1.25 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[3]_2[1]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[2]_3[1]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[6]_2[1]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[3]_1[1]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[0][1]                                                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[2]_0[1]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[2]_1[1]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_0[1]                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg[1]                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[2]_2[1]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[6]_1[1]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[3][1]                                                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                4 |              5 |         1.25 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[3]_4[1]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[2]_4[1]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[1]                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[6]_3[0]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/caravel_0/inst/housekeeping/hkspi/flash_clk_BUFG                                                                                    | design_1_i/spiflash_0/inst/spi_addr[15]_i_1_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]_0[1]                                                                                                                                                                                                         | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/control_s_axi_U/ar_hs                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |              6 |         1.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                            |                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_in                                                                                                                                                                                                                       | design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop                                                                                                                                                                                                       | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_write_reg                                                                                                                                                                                                                       | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140/WEBWE[0]                                                                                                                                              | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_154/WEBWE[0]                                                                                                                                                     | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/WEBWE[0]                                                                                                                                                                                                                   | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_ps_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rready_0[0]                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_48_1_fu_112/WEBWE[0]                                                                                                                                                                                 | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/push                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wrstb_reg_2[0]                                                                                                                                                                                                                       | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                                                                                                | design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/HorDer_inst/EdgeDetect_HorDer_run_inst/EdgeDetect_HorDer_run_dx_rsci_inst/EdgeDetect_HorDer_run_dx_rsci_dx_wait_dp_inst/reg_rst_reg_rep__0[0]                              | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop                                                                                                                                                                                                | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/output_pin_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/push                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[5]_i_1_n_0                                                                                                                                                                                        | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/housekeeping/hkspi/AR[0]                                                                                                                                                                                                                            |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                5 |              6 |         1.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                |                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/rst_ps7_0_10M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                        | design_1_i/rst_ps7_0_10M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[5]_i_1_n_0                                                                                                                                                                                 | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/l_thresh                                                                                                                                                                                                                      | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/web00                                                                                                                                                                                                                         | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/r_ptr                                                                                                                                                                                                                         | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_154/E[0]                                                                                                                                                         | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/pop_cond                                                                                                                                                                                                                      | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/h_thresh                                                                                                                                                                                                                      | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                        | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/sck_o_BUFG | design_1_i/caravel_0/inst/housekeeping/hkspi/predata[6]_i_1_n_0                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state[4]_i_2_n_0                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                                       | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/outcount_U/mOutPtr[6]_i_1__4_n_0                                                                                                                                                                                                                        | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AS/rd_ptr_reg                                                                                                                                                                                                                                        | design_1_i/ps_axil_0/inst/PL_AS/TH_reg[3]_i_2_n_0                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WLAST_Dummy_reg[0]                                                                                                                                                                    | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/incount_U/mOutPtr[6]_i_1__3_n_0                                                                                                                                                                                                                         | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140/full_n_reg_0[0]                                                                                                                                       | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                                                                                                                                                         | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/control_s_axi_U/waddr                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118/WEBWE[0]                                                                                                                                                                          | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/housekeeping/wbbd_addr                                                                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/hkspi/reset_reg_reg_3[0]                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[6]_i_1__0_n_0                                                                                                                                                                            | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[6]_i_1__0_n_0                                                                                                                                                                                   | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/rd_ptr_reg                                                                                                                                                                                                                         | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                                       | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                                           | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/dbg_uart_words_count_uartwishbonebridge_next_value_ce1                                                                                                                                                                                         | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/FSM_onehot_wbbd_state_reg[1]_0[0]                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/hkspi/reset_reg_reg_3[0]                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_regs[0][7]_i_1_n_0                                                                                                                                                                                                              | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/spi_master_mosi_latch                                                                                                                                                                                                                          | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_regs[2][31]_i_1_n_0                                                                                                                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_regs[5][31]_i_1_n_0                                                                                                                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_regs[0][31]_i_1_n_0                                                                                                                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wrstb_reg_1                                                                                                                                                                                                                          | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_regs[0][23]_i_1_n_0                                                                                                                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                              | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/MagAng_inst/EdgeDetect_MagAng_run_inst/EdgeDetect_MagAng_run_pix_in_rsci_inst/EdgeDetect_MagAng_run_pix_in_rsci_pix_in_wait_dp_inst/MROW_stage_0_reg[0]                    | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_regs[0][15]_i_1_n_0                                                                                                                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/sck_o_BUFG | design_1_i/caravel_0/inst/housekeeping/hkspi/addr[7]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state[4]_i_2_n_0                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_regs[1][15]_i_1_n_0                                                                                                                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_regs[1][23]_i_1_n_0                                                                                                                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]_0[0]                                                                                                                                                                                                         | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_regs[1][31]_i_1_n_0                                                                                                                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_regs[6][23]_i_1_n_0                                                                                                                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_regs[6][31]_i_1_n_0                                                                                                                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[3]_0[0]                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_regs[1][7]_i_1_n_0                                                                                                                                                                                                              | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/dout_vld_reg[0]                                                                                                                                                                                    | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/axi_reset_m_n_0[0]                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_regs[2][15]_i_1_n_0                                                                                                                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_regs[2][23]_i_1_n_0                                                                                                                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[4]_0[0]                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_regs[5][23]_i_1_n_0                                                                                                                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_1_0[0]                                                                                                                                                                         | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/csrbank9_mosi0_re                                                                                                                                                                                              | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/state_reg_5                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_regs[4][15]_i_1_n_0                                                                                                                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_regs[4][23]_i_1_n_0                                                                                                                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/spi_master_miso_latch                                                                                                                                                                                                                          | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_regs[7][7]_i_1_n_0                                                                                                                                                                                                              | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_regs[6][15]_i_1_n_0                                                                                                                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                   |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_regs[4][31]_i_1_n_0                                                                                                                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_regs[4][7]_i_1_n_0                                                                                                                                                                                                              | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_regs[5][15]_i_1_n_0                                                                                                                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/spi_master_clk_rise                                                                                                                                                                                                                            | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]_2                                                                                                                                                                                                            | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_regs[5][7]_i_1_n_0                                                                                                                                                                                                              | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/state_reg_3[0]                                                                                                                                                                                                 | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_regs[7][31]_i_1_n_0                                                                                                                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_regs[7][23]_i_1_n_0                                                                                                                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_regs[7][15]_i_1_n_0                                                                                                                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                               |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_regs[6][7]_i_1_n_0                                                                                                                                                                                                              | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/mgmtsoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                              | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                              | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/VerDer_inst/EdgeDetect_VerDer_run_inst/EdgeDetect_VerDer_run_run_fsm_inst/E[0]                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_regs[2][7]_i_1_n_0                                                                                                                                                                                                              | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                    |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_regs[3][15]_i_1_n_0                                                                                                                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_regs[3][23]_i_1_n_0                                                                                                                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_regs[3][31]_i_1_n_0                                                                                                                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
| ~design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/sck_o_BUFG | design_1_i/caravel_0/inst/housekeeping/hkspi/ldata                                                                                                                                                                                                                                | design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state[4]_i_2_n_0                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                              | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                              | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                              | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/VerDer_inst/EdgeDetect_VerDer_run_inst/EdgeDetect_VerDer_run_dy_rsci_inst/EdgeDetect_VerDer_run_dy_rsci_dy_wait_dp_inst/reg_rst_reg_rep__2                                 | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                              | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                               | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_regs[3][7]_i_1_n_0                                                                                                                                                                                                              | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state_reg[3]_1                                                                                                                                                                                                            | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_rdport_re                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[7]_1[0]                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[2]_3[0]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                     | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int[0]_i_1_n_0                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                           |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[0]_0[0]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                             |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[6]_2[0]                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                      | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                       |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[7]_4[0]                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[7]_3[0]                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                     |                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[7]_2[0]                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_00110                                                                                                                        | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[6]_4[0]                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[7]_0[0]                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[6]_3[0]                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/mb_regs[0][15]_i_1_n_0                                                                                                                                                                                          | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/mb_regs[0][23]_i_1_n_0                                                                                                                                                                                          | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/mb_regs[0][31]_i_1_n_0                                                                                                                                                                                          | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/mb_regs[0][7]_i_1_n_0                                                                                                                                                                                           | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/mb_regs[1][15]_i_1_n_0                                                                                                                                                                                          | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/mb_regs[1][23]_i_1_n_0                                                                                                                                                                                          | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/mb_regs[1][31]_i_1_n_0                                                                                                                                                                                          | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/mb_regs[1][7]_i_1_n_0                                                                                                                                                                                           | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/mb_regs[2][15]_i_1_n_0                                                                                                                                                                                          | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/mb_regs[2][23]_i_1_n_0                                                                                                                                                                                          | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[6]_2[0]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[10]                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg[0]                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/state_reg_4[0]                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[3]_2[0]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_write_reg_0[0]                                                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/soc/core/mgmtsoc_litespisdrphycore_cnt[7]_i_1_n_0                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ss/axi_reset_nr_reg[2]                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[6][0]                                                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[2]_2[0]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/PL_AA/ss/axis_rst_n_0                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[3]_3[0]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[0]_1[0]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[2]_5[0]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118/E[0]                                                                                                                                                                              | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_busy_reg_0[0]                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                       |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/dout_vld_reg[0]                                                                                                                                                                                           | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[6]_4[0]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[2]_0[0]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                     | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/housekeeping/hkspi/reset_reg_reg                                                                                                                                                                                                                        | design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_wbbd_state_reg[3]_2                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/housekeeping/hkspi/reset_reg_reg_2                                                                                                                                                                                                                      | design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_wbbd_state_reg[3]                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/housekeeping/hkspi/reset_reg_reg_1                                                                                                                                                                                                                      | design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_wbbd_state_reg[3]_0                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/housekeeping/hkspi/reset_reg_reg_0                                                                                                                                                                                                                      | design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_wbbd_state_reg[3]_1                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[0][0]                                                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_01100                                                                                                                        | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[2]_1[0]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[6]_0[0]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/mb_regs[6][31]_i_1_n_0                                                                                                                                                                                          | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[3]_0[0]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/mb_regs[6][7]_i_1_n_0                                                                                                                                                                                           | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/E[0]                                                                                                                                                                                                                          | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/mb_regs[7][15]_i_1_n_0                                                                                                                                                                                          | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/fifo_count[7]_i_1_n_0                                                                                                                                                                                                         | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/mb_regs[7][23]_i_1_n_0                                                                                                                                                                                          | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/mb_regs[7][31]_i_1_n_0                                                                                                                                                                                          | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/mb_regs[7][7]_i_1_n_0                                                                                                                                                                                           | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[4]_1[0]                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[3]_1[0]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/mb_regs[2][7]_i_1_n_0                                                                                                                                                                                           | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[2][3]                                                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[3][0]                                                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[6]_0[0]                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/caravel_0/inst/housekeeping/hkspi/flash_clk_BUFG                                                                                    | design_1_i/spiflash_0/inst/spi_addr[7]_i_1_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/caravel_0/inst/housekeeping/hkspi/flash_clk_BUFG                                                                                    | design_1_i/spiflash_0/inst/spi_cmd[7]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[6]_1[0]                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              8 |         2.67 |
| ~design_1_i/caravel_0/inst/housekeeping/hkspi/flash_clk_BUFG                                                                                    |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/housekeeping/hkspi/flash_csb                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_wstrb_o_reg[0]_0                                                                                                                                                                                                            | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/addr_reg[4]_2[0]                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_wstrb_o_reg[0]_1                                                                                                                                                                                                            | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[2]_4[0]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/mb_regs[3][15]_i_1_n_0                                                                                                                                                                                          | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/mb_regs[3][23]_i_1_n_0                                                                                                                                                                                          | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/mb_regs[2][31]_i_1_n_0                                                                                                                                                                                          | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/mb_regs[3][31]_i_1_n_0                                                                                                                                                                                          | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/mb_regs[3][7]_i_1_n_0                                                                                                                                                                                           | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/mb_regs[4][15]_i_1_n_0                                                                                                                                                                                          | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/mb_regs[4][23]_i_1_n_0                                                                                                                                                                                          | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[3]_4[0]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/mb_regs[4][31]_i_1_n_0                                                                                                                                                                                          | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/mb_regs[4][7]_i_1_n_0                                                                                                                                                                                           | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/mb_regs[5][15]_i_1_n_0                                                                                                                                                                                          | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/mb_regs[5][23]_i_1_n_0                                                                                                                                                                                          | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/mb_regs[5][31]_i_1_n_0                                                                                                                                                                                          | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/mb_regs[5][7]_i_1_n_0                                                                                                                                                                                           | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              | design_1_i/caravel_0/inst/housekeeping/hkspi/wbbd_addr_reg[6]_1[0]                                                                                                                                                                                                                | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/HorDer_inst/EdgeDetect_HorDer_run_inst/EdgeDetect_HorDer_run_run_fsm_inst/E[0]                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/mb_regs[6][15]_i_1_n_0                                                                                                                                                                                          | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/HorDer_inst/EdgeDetect_HorDer_run_inst/EdgeDetect_HorDer_run_dx_rsci_inst/EdgeDetect_HorDer_run_dx_rsci_dx_wait_dp_inst/HROW_stage_0_2_reg_0[0]                            | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/push                                                                                                                                                                                                                    | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/mb_regs[6][23]_i_1_n_0                                                                                                                                                                                          | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/transfered_count                                                                                                                                                                                                              | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/rx_start                                                                                                                                                                                                  | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axi_reset_nr_reg[2]                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tid_tuser/rx_start                                                                                                                                                                                           | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axi_reset_nr_reg[2]                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_0                                                                                                                                                                                            | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                   | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                           |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tkeep/rx_start                                                                                                                                                                                               | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axi_reset_nr_reg[2]                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/genblk2[1].fsic_io_serdes_rx_tdata/rx_start                                                                                                                                                                                                       | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[4].fsic_io_serdes_rx_tdata/rx_start                                                                                                                                                                                    | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axi_reset_nr_reg[2]                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[5].fsic_io_serdes_rx_tdata/rx_start                                                                                                                                                                                    | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axi_reset_nr_reg[2]                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[3].fsic_io_serdes_rx_tdata/rx_start                                                                                                                                                                                    | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axi_reset_nr_reg[2]                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[6].fsic_io_serdes_rx_tdata/rx_start                                                                                                                                                                                    | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axi_reset_nr_reg[2]                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/rx_start                                                                                                                                                                                    | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axi_reset_nr_reg[2]                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/rx_start                                                                                                                                                                                                                     | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tid_tuser/rx_start                                                                                                                                                                                                              | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tkeep/rx_start                                                                                                                                                                                                                  | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_tstrb/rx_start                                                                                                                                                                                                                  | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_upsb/rx_start                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/genblk2[0].fsic_io_serdes_rx_tdata/rx_start                                                                                                                                                                                                       | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_tstrb/rx_start                                                                                                                                                                                               | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axi_reset_nr_reg[2]                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/genblk2[2].fsic_io_serdes_rx_tdata/rx_start                                                                                                                                                                                                       | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/genblk2[3].fsic_io_serdes_rx_tdata/rx_start                                                                                                                                                                                                       | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/genblk2[4].fsic_io_serdes_rx_tdata/rx_start                                                                                                                                                                                                       | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/genblk2[5].fsic_io_serdes_rx_tdata/rx_start                                                                                                                                                                                                       | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/genblk2[6].fsic_io_serdes_rx_tdata/rx_start                                                                                                                                                                                                       | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[2].fsic_io_serdes_rx_tdata/rx_start                                                                                                                                                                                    | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axi_reset_nr_reg[2]                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/rx_start                                                                                                                                                                                                       | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[1].fsic_io_serdes_rx_tdata/rx_start                                                                                                                                                                                    | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axi_reset_nr_reg[2]                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[0].fsic_io_serdes_rx_tdata/rx_start                                                                                                                                                                                    | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axi_reset_nr_reg[2]                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_upsb/rx_start                                                                                                                                                                                                | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axi_reset_nr_reg[2]                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/HorDer_inst/EdgeDetect_HorDer_run_inst/EdgeDetect_HorDer_run_run_fsm_inst/reg_rst_reg_rep__0[0]                                                                            | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                     | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                       |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                                   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_89_in                                                                                                                     | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/VerDer_inst/EdgeDetect_VerDer_run_inst/EdgeDetect_VerDer_run_run_fsm_inst/FSM_sequential_state_var_reg[0]_0[0]                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                                   | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                           | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                             |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/uart_rx_fifo_rdport_re                                                                                                                                                                                                                         | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/mgmtsoc_litespimmap_burst_cs_litespi_next_value01                                                                                                                                                                                              | design_1_i/caravel_0/inst/soc/core/mgmtsoc_litespimmap_count[8]_i_1_n_0                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/MagAng_inst/EdgeDetect_MagAng_run_inst/EdgeDetect_MagAng_run_run_fsm_inst/E[0]                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1__0_n_0                                                                                                                                                                                                | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/ps_axil_0/inst/PL_AA/ls/next_ss_reg_0[0]                                                                                            |                                                                                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wr_mb__0                                                                                                                                                                                                                       |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_arvalid_o_reg_1[0]                                                                                                                                                                                                          | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_awvalid_o_reg_1[0]                                                                                                                                                                                                          | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/VerDer_inst/EdgeDetect_VerDer_run_inst/EdgeDetect_VerDer_run_dat_in_rsci_inst/EdgeDetect_VerDer_run_dat_in_rsci_dat_in_wait_dp_inst/VROW_stage_0_2_reg_1                   | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_108_2_fu_161/we                                                                                                                                                          | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/mb_index_reg[9]_i_2_n_0                                                      |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/wr_mb__0                                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_resp/p_14_in                                                                                                                                                                                                        | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_resp/axi_reset_m_n_1[0]                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                                   | design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/mb_index_reg[9]_i_2_n_0                                                                         |                                                                                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wr_mb__0                                                                                                                                                                                                                       |                6 |             10 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/fifo_resp/could_multi_bursts.sect_handling_reg_0                                                                                                                                                                                | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_48_1_fu_112/we                                                                                                                                                                                       | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                                                                                                                  | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/fifo_resp/could_multi_bursts.sect_handling_reg_1[0]                                                                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/housekeeping/hkspi/wrstb_reg_0[0]                                                                                                                                                                                                                       | design_1_i/caravel_0/inst/housekeeping/hkspi/reset_reg_reg_3[0]                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/next_ss_reg_0[0]                                                                         |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/wr_mb__0                                                                                                                                                                                                    |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/housekeeping/xfer_state__0[1]                                                                                                                                                                                                                           | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_108_2_fu_161/ap_enable_reg_pp0_iter2_reg_1[0]                                                                                                                            | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                4 |             11 |         2.75 |
|  design_1_i/caravel_0/inst/housekeeping/hkspi/flash_clk_BUFG                                                                                    |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/housekeeping/hkspi/flash_csb                                                                                                                                                                                                                        |                2 |             11 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_48_1_fu_112/ap_CS_fsm_reg[1]_3[0]                                                                                                                                                                    | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                      |                                                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                8 |             12 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                          |                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                            |                                                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  design_1_i/caravel_0/inst/housekeeping/hkspi/flash_clk_BUFG                                                                                    | design_1_i/spiflash_0/inst/sel                                                                                                                                                                                                                                                    | design_1_i/caravel_0/inst/housekeeping/hkspi/flash_csb                                                                                                                                                                                                                        |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                             |                5 |             13 |         2.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/ss_tready_reg_reg                                                                                                                                                                                                                  | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                6 |             13 |         2.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                5 |             14 |         2.80 |
|  design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/sck_o_BUFG |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/housekeeping/hkspi/FSM_onehot_state[4]_i_2_n_0                                                                                                                                                                                                      |                8 |             14 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  design_1_i/caravel_0/inst/housekeeping/csclk_BUFG                                                                                              |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                9 |             14 |         1.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/ls/s_awready                                                                                                                                                                                                                                      | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                3 |             15 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/ls/FSM_onehot_axi_rd_state_reg[1]_0[0]                                                                                                                                                                                                            | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/s_awready                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                6 |             15 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/FSM_onehot_axi_rd_state_reg[1]_0[0]                                                                                                                                                                                         | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                2 |             15 |         7.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             15 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[12]_1[0]                                                                                                                                                                                | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/soc/core/spi_master_clk_divider1[0]_i_1_n_0                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                           |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/axi_araddr_o[14]_i_1_n_0                                                                                                                                                                                                                                | design_1_i/ps_axil_0/inst/s_axi_arready_o_i_2_n_0                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[12]_2[0]                                                                                                                                                                                | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/axi_awaddr_o[14]_i_1_n_0                                                                                                                                                                                                                                | design_1_i/ps_axil_0/inst/s_axi_arready_o_i_2_n_0                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_arvalid_o_i_1_n_0                                                                                                                                                                                                           | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/axi_awvalid_o_i_1_n_0                                                                                                                                                                                                           | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                             |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/s_axi_arready_o_i_2_n_0                                                                                                                                                                                                                             |                9 |             17 |         1.89 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/soc/core/dbg_uart_tx_phase[31]_i_1_n_0                                                                                                                                                                                                              |                8 |             17 |         2.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                   |                5 |             17 |         3.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[12]_4[0]                                                                                                                                                                            |                9 |             17 |         1.89 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                      | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                             |                6 |             17 |         2.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[12]_0[0]                                                                                                                                                                                | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                4 |             17 |         4.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                   |                                                                                                                                                                                                                                                                               |                5 |             18 |         3.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/reset0                                                                                                                                                                                                     |                9 |             19 |         2.11 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                     | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                6 |             19 |         3.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/count_reg_10_sn_1                                                                                                                                                                                              | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/int_rst_reg_1                                                                                                                                                                                              |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/sel                                                                                                                                                                                                                                            | design_1_i/caravel_0/inst/soc/core/dbg_uart_count[0]_i_1_n_0                                                                                                                                                                                                                  |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                 |                                                                                                                                                                                                                                                                               |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                 |                                                                                                                                                                                                                                                                               |                6 |             20 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                   | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                7 |             21 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                6 |             21 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                                           |                                                                                                                                                                                                                                                                               |               10 |             21 |         2.10 |
|  design_1_i/caravel_0/inst/housekeeping/hkspi/flash_clk_BUFG                                                                                    | design_1_i/spiflash_0/inst/write_addr                                                                                                                                                                                                                                             | design_1_i/caravel_0/inst/housekeeping/hkspi/flash_csb                                                                                                                                                                                                                        |                9 |             21 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/la_enable                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/getinstream_U0/ap_CS_fsm_reg[3]_0[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                4 |             24 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/axi_wdata_reg                                                                                                                                                                                                                 | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/la_changed                                                                                                                                                                                                                    | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface3_bank_bus_dat_r[31]_i_1_1[0]                                                                                                                                                                         | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/HorDer_inst/EdgeDetect_HorDer_run_inst/EdgeDetect_HorDer_run_dx_rsci_inst/EdgeDetect_HorDer_run_dx_rsci_dx_wait_dp_inst/E[0]                                               | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |               10 |             24 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                                             |                                                                                                                                                                                                                                                                               |               11 |             24 |         2.18 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |               11 |             24 |         2.18 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ3/sel                                                                                                                                                                                                                | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |               16 |             26 |         1.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               12 |             26 |         2.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/control_s_axi_U/ar_hs                                                                                                                                                                                                                            | design_1_i/ps_axil_0/inst/LA_DMA/control_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                                            |                9 |             26 |         2.89 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/axi_rvalid_o                                                                                                                                                                                                                  | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |               10 |             26 |         2.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1[12]_i_1_n_0                                                                                                                                                                                                          | design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2_n_0                                                                                                                                                                                                   |                9 |             26 |         2.89 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg                                                                                                                                                                            | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/int_rst_reg_2                                                                                                                                                                                              |                9 |             26 |         2.89 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_IBusCachedPlugin_l250                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             27 |         3.38 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/HorDer_inst/EdgeDetect_HorDer_run_inst/EdgeDetect_HorDer_run_dx_rsci_inst/EdgeDetect_HorDer_run_dx_rsci_dx_wait_dp_inst/HROW_stage_0_2_reg[0]                              | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                4 |             27 |         6.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/soc/core/p_23_in                                                                                                                                                                                                                                    |                7 |             27 |         3.86 |
|  design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/addr_ss_reg[27]_i_1_n_0                                                      |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/wr_mb__0                                                                                                                                                                                                    |                9 |             28 |         3.11 |
|  design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/addr_ss_reg[27]_i_1_n_0                                                                         |                                                                                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wr_mb__0                                                                                                                                                                                                                       |               11 |             28 |         2.55 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_lm_rstart_i_1_n_0                                                                                                                                                                                                               | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                6 |             29 |         4.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/D[28]                                                                                                                                                                                                                              | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                8 |             29 |         3.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/D[28]                                                                                                                                                                                                           | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                6 |             29 |         4.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/bk_lm_rstart_i_1_n_0                                                                                                                                                                                            | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                4 |             29 |         7.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mtvec_base                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                9 |             30 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/when_Pipeline_l124_2                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                6 |             30 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/mgmtsoc_litespimmap_burst_adr_litespi_next_value_ce1                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                9 |             30 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/dbg_uart_words_count[7]_i_5_n_0                                                                                                                                                                                                                | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |               14 |             30 |         2.14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/ap_CS_fsm_state4                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                9 |             31 |         3.44 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                        |                8 |             31 |         3.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140/i_fu_62[30]_i_2_n_0                                                                                                                                   | design_1_i/ps_axil_0/inst/LA_DMA/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_15_2_fu_140/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                    |                8 |             31 |         3.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/wb_axi_request_add[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/caravel_0/inst/housekeeping/hkspi/AR[0]                                                                                                                                                                                                                            |               14 |             31 |         2.21 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/sendoutstream_U0/grp_sendoutstream_Pipeline_VITIS_LOOP_152_2_fu_101/i_fu_660                                                                                                                                                                            | design_1_i/userdma_0/inst/sendoutstream_U0/grp_sendoutstream_Pipeline_VITIS_LOOP_152_2_fu_101/ap_NS_fsm14_out                                                                                                                                                                 |                8 |             31 |         3.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/streamtoparallelwithburst_U0/ap_CS_fsm_state5                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               10 |             31 |         3.10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_154/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_23_2_fu_154/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                       |                9 |             31 |         3.44 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_108_2_fu_161/flow_control_loop_pipe_sequential_init_U/grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_108_2_fu_161_ap_start_reg_reg_0[0]                               | design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_108_2_fu_161/flow_control_loop_pipe_sequential_init_U/grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_108_2_fu_161_ap_start_reg_reg[0]                             |                8 |             31 |         3.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/sendoutstream_U0/regslice_both_outStreamTop_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/p_9_in                                                                                                                                                                                                                     | design_1_i/userdma_0/inst/s2m_enb_clrsts_c_U/U_userdma_fifo_w1_d2_S_ram/final_s2m_len_V0                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/empty_58_reg_152[31]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_108_2_fu_161/out_val_data_filed_V_reg_2670                                                                                                                               |                                                                                                                                                                                                                                                                               |                5 |             32 |         6.40 |
|  design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/secnd_data_ss__0                                                                                |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_108_2_fu_161/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                               |                                                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_108_2_fu_161/flow_control_loop_pipe_sequential_init_U/grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_108_2_fu_161_ap_start_reg_reg_0[0]                               |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/sendoutstream_U0/regslice_both_outStreamTop_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/data_ss_reg[31]_i_2_n_0_BUFG                                                 |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/wr_mb__0                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/state_reg_0[2]                                                                                                                                                                                                 | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |               13 |             32 |         2.46 |
|  design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/data_ss_reg[31]_i_2_n_0                                                                         |                                                                                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/wr_mb__0                                                                                                                                                                                                                       |               12 |             32 |         2.67 |
|  design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/secnd_data_ss__0                                                             |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface1_bank_bus_dat_r[0]_i_1_0[1]                                                                                                                                                                          | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/state_reg_2[0]                                                                                                                                                                                                 | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/state_reg_0[3]                                                                                                                                                                                                 | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/state_reg_0[1]                                                                                                                                                                                                 | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/state_reg_0[0]                                                                                                                                                                                                 | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_master_rx_fifo_source_valid_reg_0[0]                                                                                                                                                                   | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/int_rst_reg_0[0]                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_load_storage[31]_i_2_0[0]                                                                                                                                                                              | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface1_bank_bus_dat_r[0]_i_1_0[3]                                                                                                                                                                          | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface1_bank_bus_dat_r[0]_i_1_0[2]                                                                                                                                                                          | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit                                                                                                                                                                                                 | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/reset0                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/interface1_bank_bus_dat_r[0]_i_1_0[0]                                                                                                                                                                          | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[4]_0[3]                                                                                                                                                                                   | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[4]_0[2]                                                                                                                                                                                   | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[4]_0[1]                                                                                                                                                                                   | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_address_reg[4]_0[0]                                                                                                                                                                                   | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/E[0]                                                                                                                                                                                                           | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_reg                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/control_s_axi_U/int_s2m_len[31]_i_1_n_0                                                                                                                                                                                                          | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/data_return[31]_i_1_n_0                                                                                                                                                                                                            | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_ls_rdata[31]_i_1_n_0                                                                                                                                                                                                            | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/streamtoparallelwithburst_U0/p_6_in                                                                                                                                                                                                              | design_1_i/ps_axil_0/inst/LA_DMA/streamtoparallelwithburst_U0/final_s2m_len_V0                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/streamtoparallelwithburst_U0/ap_CS_fsm_state2                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]                                                                                                                  | design_1_i/ps_axil_0/inst/LA_DMA/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118/flow_control_loop_pipe_sequential_init_U/grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg                                                                     |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/control_s_axi_U/int_outbuf[31]_i_1_n_0                                                                                                                                                                                                           | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/control_s_axi_U/int_outbuf[63]_i_1_n_0                                                                                                                                                                                                           | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/control_s_axi_U/int_pattern[31]_i_1_n_0                                                                                                                                                                                                          | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_ready                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/dbg_uart_data_uartwishbonebridge_next_value_ce6                                                                                                                                                                                                | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/mgmtsoc_update_value_re                                                                                                                                                                                                                        | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/mgmtsoc_litespisdrphycore_sr_out[31]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/mgmtsoc_litespisdrphycore_sr_in                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/mgmtsoc_bus_errors                                                                                                                                                                                                                             | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_mepc[31]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/CsrPlugin_hadException                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/DebugPlugin_busReadDataReg[31]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/data_return[31]_i_1_n_0                                                                                                                                                                                         | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118/grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118_ap_start_reg_reg                                                                                                                  |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/HorDer_inst/EdgeDetect_HorDer_run_inst/EdgeDetect_HorDer_run_dx_rsci_inst/EdgeDetect_HorDer_run_dx_rsci_dx_wait_dp_inst/HCOL_if_slc_operator_11_true_acc_8_svs_1_reg[0]    | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/fifo_latchdata                                                                                                                                                                                                                | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/f_axi_rdata                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/f_axi_request_add[31]_i_1_n_0                                                                                                                                                                                                   | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/wb_axi_wdata[31]_i_1_n_0                                                                                                                                                                                                        | design_1_i/caravel_0/inst/housekeeping/hkspi/AR[0]                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/lm/bk_rdata[31]_i_1_n_0                                                                                                                                                                                                        | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/next_ss_reg_1[0]                                                                                                                                                                                                | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118/in_len_V00_out                                                                                                                                                                    | design_1_i/ps_axil_0/inst/LA_DMA/getinstream_U0/regslice_both_inStreamTop_V_data_V_U/in_len_V0                                                                                                                                                                                |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/bk_ls_rdata[31]_i_1_n_0                                                                                                                                                                                         | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                           | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_ps_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_in3_out                                                                                                                                                                                                                  | design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/state_reg_9[0]                                                                                                                                                                                             |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/state_reg_8[0]                                                                                                                                                                                             |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_load_storage[31]_i_2_2[0]                                                                                                                                                                          |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/state_reg_7                                                                                                                                                                                                |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/VerDer_inst/EdgeDetect_VerDer_run_inst/EdgeDetect_VerDer_run_dat_in_rsci_inst/EdgeDetect_VerDer_run_dat_in_rsci_dat_in_wait_dp_inst/reg_rst_reg_rep__5[0]                  | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/i___79_n_0                                                                                                                                                                                                                                         | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/i___5_n_0                                                                                                                                                                                                                                          | design_1_i/caravel_0/inst/housekeeping/hkspi/AR[0]                                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/i___3_n_0                                                                                                                                                                                                                                          | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fir_U0/tap_WE_merge                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fir_U0/tap_RE                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fir_U0/data_WE_merge                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fir_U0/counter_data_number[31]_i_1_n_0                                                                                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/getinstream_U0/umax_reg_2120                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/VerDer_inst/EdgeDetect_VerDer_run_inst/EdgeDetect_VerDer_run_dat_in_rsci_inst/EdgeDetect_VerDer_run_dat_in_rsci_dat_in_wait_dp_inst/VROW_stage_0_1_reg_0[0]                | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/VerDer_inst/EdgeDetect_VerDer_run_inst/EdgeDetect_VerDer_run_dat_in_rsci_inst/EdgeDetect_VerDer_run_dat_in_rsci_dat_in_wait_dp_inst/VCOL_x_9_2_sva_reg[0][0]               | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/VerDer_inst/EdgeDetect_VerDer_run_inst/EdgeDetect_VerDer_run_dat_in_rsci_inst/EdgeDetect_VerDer_run_dat_in_rsci_dat_in_wait_dp_inst/E[0]                                   | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/VerDer_inst/EdgeDetect_VerDer_run_inst/EdgeDetect_VerDer_run_dat_in_rsci_inst/EdgeDetect_VerDer_run_dat_in_rsci_dat_in_wait_dp_inst/dat_in_rsci_idat_bfwt_31_0[31]_i_1_n_0 | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/MagAng_inst/EdgeDetect_MagAng_run_inst/EdgeDetect_MagAng_run_pix_in_rsci_inst/EdgeDetect_MagAng_run_pix_in_rsci_pix_in_wait_dp_inst/pix_in_rsci_idat_bfwt[31]_i_1_n_0      | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/getinstream_U0/regslice_both_inStreamTop_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/getinstream_U0/regslice_both_inStreamTop_V_data_V_U/B_V_data_1_payload_A[31]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118/shiftReg_ce                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/next_ss_reg_1[0]                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/ps_axi_rdata_2                                                                                                                                                                                                                                          | design_1_i/ps_axil_0/inst/s_axi_arready_o_i_2_n_0                                                                                                                                                                                                                             |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/ps_axi_request_add[31]_i_1_n_0                                                                                                                                                                                                                          | design_1_i/ps_axil_0/inst/s_axi_arready_o_i_2_n_0                                                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/control_s_axi_U/int_s2mbuf[63]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/control_s_axi_U/int_s2mbuf[31]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_48_1_fu_112/count_fu_620                                                                                                                                                                             | design_1_i/userdma_0/inst/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_48_1_fu_112/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                                                                      |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/control_s_axi_U/int_s2m_len[31]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/control_s_axi_U/int_m2sbuf[63]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/control_s_axi_U/int_m2sbuf[31]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/getinstream_U0/regslice_both_inStreamTop_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/control_s_axi_U/int_m2s_len[31]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/getinstream_U0/regslice_both_inStreamTop_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/control_s_axi_U/int_Img_width[31]_i_1_n_0                                                                                                                                                                                                               | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/lm/bk_rdata[31]_i_1_n_0                                                                                                                                                                                                                           | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/control_s_axi_U/E[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_48_1_fu_112/flow_control_loop_pipe_sequential_init_U/empty_fu_66                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_48_1_fu_112/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                            | design_1_i/userdma_0/inst/control_s_axi_U/int_s2m_enb_clrsts_reg[0]_0[0]                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               10 |             33 |         3.30 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/Q[1]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                8 |             33 |         4.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_48_1_fu_112/ap_block_pp0_stage0_subdone                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               10 |             33 |         3.30 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                9 |             33 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/aa_cfg_rdata_o[31]_i_1_n_0                                                                                                                                                                                                      | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                7 |             33 |         4.71 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/streamtoparallelwithburst_U0/Q[1]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                8 |             33 |         4.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/s_axi_rdata_o[31]_i_1_n_0                                                                                                                                                                                                                               | design_1_i/ps_axil_0/inst/s_axi_arready_o_i_2_n_0                                                                                                                                                                                                                             |               12 |             33 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/ss/bk_data[31]_i_1_n_0                                                                                                                                                                                                                            | design_1_i/ps_axil_0/inst/PL_AA/ss/axis_rst_n_0                                                                                                                                                                                                                               |               15 |             34 |         2.27 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/sm/axis_tdata[31]_i_1_n_0                                                                                                                                                                                                                         | design_1_i/ps_axil_0/inst/PL_AA/ss/axis_rst_n_0                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/ls/FSM_sequential_axi_state_reg[2][0]                                                                                                                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |               12 |             34 |         2.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ1/fir_U0/sm_tvalid_reg_i_1_n_0                                                                                                                                                                                       | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                7 |             34 |         4.86 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ss/bk_data[31]_i_1_n_0                                                                                                                                                                                                         | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ss/axi_reset_nr_reg[2]                                                                                                                                                                                                     |                5 |             34 |         6.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_sm_data[31]_i_1_n_0                                                                                                                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |               11 |             34 |         3.09 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/bk_sm_data[31]_i_1_n_0                                                                                                                                                                                          | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |               11 |             34 |         3.09 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/MagAng_inst/EdgeDetect_MagAng_run_inst/EdgeDetect_MagAng_run_pix_in_rsci_inst/EdgeDetect_MagAng_run_pix_in_rsci_pix_in_wait_dp_inst/E[0]                                   | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |               20 |             34 |         1.70 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/FSM_sequential_axi_state_reg[2][0]                                                                                                                                                                                          | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                8 |             34 |         4.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/sm/axis_tdata[31]_i_1_n_0                                                                                                                                                                                                      | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ss/axi_reset_nr_reg[2]                                                                                                                                                                                                     |                8 |             34 |         4.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                    |                8 |             35 |         4.38 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               10 |             35 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/dy_chan_cns_pipe/FIFO/FIFO_REG.GEN_REGS[1].STATREG/E[0]                                                                                                                    | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |               10 |             36 |         3.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/dy_chan_cns_pipe/FIFO/FIFO_REG.GEN_REGS[0].STATREG/E[0]                                                                                                                    | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |               15 |             36 |         2.40 |
| ~design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg_0_BUFG                                                                              |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg_0                                                                                                                                                                                                                |               22 |             36 |         1.64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_CFG_CTRL0/f_axi_wstrb                                                                                                                                                                                                                     | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                5 |             36 |         7.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/ps_axi_wstrb[3]_i_1_n_0                                                                                                                                                                                                                                 | design_1_i/ps_axil_0/inst/s_axi_arready_o_i_2_n_0                                                                                                                                                                                                                             |                8 |             36 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/ls/FSM_sequential_axi_wr_state_reg[1]_0[0]                                                                                                                                                                                     | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |                9 |             36 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/ls/FSM_sequential_axi_wr_state_reg[1]_0[0]                                                                                                                                                                                                        | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |               10 |             36 |         3.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/getinstream_U0/grp_getinstream_Pipeline_VITIS_LOOP_44_1_fu_118/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             37 |         2.47 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |               19 |             37 |         1.95 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/i___0_n_0                                                                                                                                                                                                                                          | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |               11 |             37 |         3.36 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/axi_wdata_o[31]_i_1_n_0                                                                                                                                                                                                                                 | design_1_i/ps_axil_0/inst/s_axi_arready_o_i_2_n_0                                                                                                                                                                                                                             |                8 |             37 |         4.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                                                                                                          | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |               19 |             37 |         1.95 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_vexriscv_transfer_complete_reg_0                                                                                                                                                                       | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |               11 |             38 |         3.45 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_LOGIC_ANLZ0/fifo_wren4_out                                                                                                                                                                                                                | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |                8 |             40 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               10 |             41 |         4.10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               19 |             42 |         2.21 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                               | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               13 |             43 |         3.31 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/E[0]                                                                                                                                                                                                                                           | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |               14 |             43 |         3.07 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                     |               21 |             44 |         2.10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                8 |             47 |         5.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               10 |             47 |         4.70 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |               23 |             49 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |               19 |             49 |         2.58 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/mem[9][49]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               39 |             50 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AS/mem[9][49]_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               42 |             50 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/mem[2][49]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               20 |             50 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/mem[0][49]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               25 |             50 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/mem[3][49]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               20 |             50 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/mem[7][49]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               28 |             50 |         1.79 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/mem[11][49]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               26 |             50 |         1.92 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/mem[12][49]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               19 |             50 |         2.63 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/mem[13][49]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               24 |             50 |         2.08 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/mem[15][49]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               21 |             50 |         2.38 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/mem[14][49]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               20 |             50 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AS/mem[0][49]_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               31 |             50 |         1.61 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AS/mem[5][49]_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               33 |             50 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AS/mem[4][49]_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               32 |             50 |         1.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AS/mem[3][49]_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               24 |             50 |         2.08 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AS/mem[6][49]_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               28 |             50 |         1.79 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AS/mem[2][49]_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               33 |             50 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/mem[4][49]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               18 |             50 |         2.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AS/mem[1][49]_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               28 |             50 |         1.79 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AS/mem[15][49]_i_1_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               24 |             50 |         2.08 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/mem[1][49]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               21 |             50 |         2.38 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AS/mem[14][49]_i_1_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               32 |             50 |         1.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/mem[10][49]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               23 |             50 |         2.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/mem[8][49]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               37 |             50 |         1.35 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/mem[6][49]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               24 |             50 |         2.08 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/AXIS_SW0/mem[5][49]_i_1_n_0                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               22 |             50 |         2.27 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AS/mem[10][49]_i_1_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               33 |             50 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AS/mem[11][49]_i_1_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               21 |             50 |         2.38 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AS/mem[12][49]_i_1_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               26 |             50 |         1.92 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AS/mem[13][49]_i_1_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               25 |             50 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AS/mem[8][49]_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               32 |             50 |         1.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AS/mem[7][49]_i_1_n_0                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               32 |             50 |         1.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               10 |             52 |         5.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq/rreq_handling_reg[0]                                                                                                                                                                                                     | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                8 |             52 |         6.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                8 |             52 |         6.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/fifo_resp/could_multi_bursts.sect_handling_reg_3[0]                                                                                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                8 |             52 |         6.50 |
| ~design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/PL_IS/is_as_tready_out_i_2_n_0                                                                                                                                                                                                                      |               15 |             52 |         3.47 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_coreclk_phase_cnt_0/E[0]                                                                                                                                                                                                  | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axi_reset_nr_reg[2]                                                                                                                                                                                   |               11 |             52 |         4.73 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             | design_1_i/ps_axil_0/inst/PL_IS/fsic_coreclk_phase_cnt_0/E[0]                                                                                                                                                                                                                     | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |               12 |             52 |         4.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                          |                                                                                                                                                                                                                                                                               |               12 |             52 |         4.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               12 |             52 |         4.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                                                                                                           | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |               10 |             52 |         5.20 |
| ~design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/is_as_tready_out_i_2_n_0                                                                                                                                                                                                   |               16 |             52 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                                                                                                                  | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |               10 |             53 |         5.30 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/PL_AS/TH_reg[3]_i_2_n_0                                                                                                                                                                                                                             |               24 |             55 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/trunc_ln_reg_3210                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               16 |             62 |         3.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_108_2_fu_161/full_n_reg                                                                                                                                                  | design_1_i/userdma_0/inst/control_s_axi_U/ap_CS_fsm_reg[0]                                                                                                                                                                                                                    |               16 |             62 |         3.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                                                                                                | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |               16 |             62 |         3.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/ap_NS_fsm15_out                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               16 |             62 |         3.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/ap_NS_fsm12_out                                                                                                                                                                                                            | design_1_i/userdma_0/inst/s2m_enb_clrsts_c_U/U_userdma_fifo_w1_d2_S_ram/ap_NS_fsm15_out                                                                                                                                                                                       |               16 |             62 |         3.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/streamtoparallelwithburst_U0/p_6_in                                                                                                                                                                                                              | design_1_i/ps_axil_0/inst/LA_DMA/streamtoparallelwithburst_U0/streamtoparallelwithburst_U0_out_memory_read                                                                                                                                                                    |               16 |             62 |         3.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               19 |             62 |         3.26 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/streamtoparallelwithburst_U0/trunc_ln_reg_2790                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             62 |         3.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_resp/p_14_in                                                                                                                                                                                                        | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |               15 |             63 |         4.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/outbuf_c_U/U_ladmatr_fifo_w64_d3_S_ram/shiftReg_ce                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |             63 |         7.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/s2mbuf_c_U/U_userdma_fifo_w64_d3_S_ram/shiftReg_ce                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                8 |             63 |         7.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                                   | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |               13 |             63 |         4.85 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/E[0]                                                                                                                                                                                                  | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |               19 |             64 |         3.37 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/ap_CS_fsm_state2                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               14 |             64 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/s2m_len_c_U/U_ladmatr_fifo_w32_d2_S_ram/shiftReg_ce                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               15 |             64 |         4.27 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/MagAng_inst/EdgeDetect_MagAng_run_inst/EdgeDetect_MagAng_run_pix_in_rsci_inst/EdgeDetect_MagAng_run_pix_in_rsci_pix_in_wait_dp_inst/not_96                                 | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |               15 |             64 |         4.27 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/getinstream_U0/E[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               13 |             64 |         4.92 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               15 |             64 |         4.27 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/VerDer_inst/EdgeDetect_VerDer_run_inst/EdgeDetect_VerDer_run_dy_rsci_inst/EdgeDetect_VerDer_run_dy_rsci_dy_wait_dp_inst/E[0]                                               | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |               35 |             64 |         1.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/E[0]                                                                                                                                                                                                            | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |               13 |             65 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/E[0]                                                                                                                                                                                                                               | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |               17 |             65 |         3.82 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                               |                                                                                                                                                                                                                                                                               |               23 |             65 |         2.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                               |               21 |             65 |         3.10 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/bk_lm_wstart_i_1_n_0                                                                                                                                                                                            | design_1_i/caravel_0/inst/mprj/u_fsic/U_AXIL_AXIS0/axi_ctrl_logic/axi_reset_nr_reg[2]                                                                                                                                                                                         |               11 |             66 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/bk_lm_wstart_i_1_n_0                                                                                                                                                                                                               | design_1_i/ps_axil_0/inst/PL_AA/axi_ctrl_logic/axi_reset_n_0                                                                                                                                                                                                                  |               17 |             66 |         3.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_ready                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               33 |             67 |         2.03 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               21 |             67 |         3.19 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_1                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             67 |         3.72 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                9 |             68 |         7.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             68 |         3.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_vld_reg_0[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               19 |             68 |         3.58 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/HorDer_inst/EdgeDetect_HorDer_run_inst/EdgeDetect_HorDer_run_run_fsm_inst/HROW_stage_0_2_reg[0]                                                                            | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |               15 |             68 |         4.53 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                                                    | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |                9 |             68 |         7.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                9 |             68 |         7.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/VerDer_inst/EdgeDetect_VerDer_run_inst/EdgeDetect_VerDer_run_run_fsm_inst/reg_rst_reg_rep__2[0]                                                                            | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |               18 |             68 |         3.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               26 |             68 |         2.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                                          | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |               21 |             68 |         3.24 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                                                           | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |                9 |             68 |         7.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               25 |             68 |         2.72 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |               22 |             68 |         3.09 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/mprj/u_fsic/U_USER_SUBSYS0/U_USRPRJ0/U_EdgeDetect/EdgeDetect_Top_struct_inst/MagAng_inst/EdgeDetect_MagAng_run_inst/EdgeDetect_MagAng_run_pix_in_rsci_inst/EdgeDetect_MagAng_run_pix_in_rsci_pix_in_wait_dp_inst/reg_dat_out_rsci_iswt0_cse             | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |               40 |             69 |         1.73 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                               |               22 |             70 |         3.18 |
|  design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg_0_BUFG                                                                              |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               14 |             72 |         5.14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                               |               19 |             72 |         3.79 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                               |               19 |             72 |         3.79 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                           |               19 |             73 |         3.84 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             74 |         3.89 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               19 |             74 |         3.89 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               23 |             79 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/fsic_io_serdes_rx_fc/axi_reset_nr_reg[2]                                                                                                                                                                                   |               26 |             88 |         3.38 |
|  design_1_i/clk_wiz_0/inst/clk_out2                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/PL_IS/fsic_io_serdes_rx_fc/axis_rst_n_0                                                                                                                                                                                                             |               28 |             88 |         3.14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               26 |             91 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/store_unit/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               26 |             92 |         3.54 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg                                                                                                                                                                                         | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |               28 |             92 |         3.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               27 |             92 |         3.41 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                                  | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |               25 |             92 |         3.68 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               32 |             92 |         2.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               28 |             92 |         3.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/store_unit/E[0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               18 |             92 |         5.11 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               29 |             92 |         3.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg                                                                                                                                                                                                | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |               30 |             92 |         3.07 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                                        | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |               12 |             94 |         7.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/paralleltostreamwithburst_U0/push                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               12 |             94 |         7.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               12 |             94 |         7.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                                                                                                | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |               12 |             94 |         7.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/full_n_reg                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               12 |             94 |         7.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                                                                                                       | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |               12 |             94 |         7.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/streamtoparallelwithburst_U0/Q[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               20 |             96 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/streamtoparallelwithburst_U0/Q[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               19 |             96 |         5.05 |
| ~design_1_i/caravel_0/inst/gpio_control_bidir_2[0]/mprj_o_BUFG[0]                                                                               |                                                                                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/PL_IS/genblk2[7].fsic_io_serdes_rx_tdata/axis_rst_n_0                                                                                                                                                                                               |               26 |            104 |         4.00 |
| ~design_1_i/ps_axil_0/inst/PL_IS/serial_tclk_BUFG                                                                                               |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/mprj/u_fsic/U_IO_SERDES0/genblk2[7].fsic_io_serdes_rx_tdata/axi_reset_nr_reg[2]                                                                                                                                                                     |               24 |            104 |         4.33 |
|  design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg_0_BUFG                                                                               |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg_0                                                                                                                                                                                                                |               32 |            121 |         3.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |               67 |            127 |         1.90 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/fifo_resp/next_wreq                                                                                                                                                                                                             | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |               32 |            134 |         4.19 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/fifo_resp/next_wreq                                                                                                                                                                                                      | design_1_i/ps_axil_0/inst/LA_DMA/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                              |               37 |            134 |         3.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             | design_1_i/userdma_0/inst/gmem1_m_axi_U/bus_read/rs_rreq/E[0]                                                                                                                                                                                                                     | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |               35 |            134 |         3.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/soc/core/int_rst                                                                                                                                                                                                                                    |               66 |            173 |         2.62 |
|  design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg_0_BUFG                                                                              |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/housekeeping/serial_resetn_pre_reg_0                                                                                                                                                                                                                |               52 |            192 |         3.69 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/userdma_0/inst/gmem0_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                     |              110 |            246 |         2.24 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   | design_1_i/caravel_0/inst/mprj/u_fsic/U_FSIC_CLKRST0/axi_reset_nr_reg[2]_0                                                                                                                                                                                                    |              123 |            268 |         2.18 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                             |                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |              313 |            793 |         2.53 |
+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


