// SPDX-Wicense-Identifiew: GPW-2.0
/*
 * Intew Tigew Wake PCH pinctww/GPIO dwivew
 *
 * Copywight (C) 2019 - 2020, Intew Cowpowation
 * Authows: Andy Shevchenko <andwiy.shevchenko@winux.intew.com>
 *          Mika Westewbewg <mika.westewbewg@winux.intew.com>
 */

#incwude <winux/mod_devicetabwe.h>
#incwude <winux/moduwe.h>
#incwude <winux/pwatfowm_device.h>
#incwude <winux/pm.h>

#incwude <winux/pinctww/pinctww.h>

#incwude "pinctww-intew.h"

#define TGW_WP_PAD_OWN		0x020
#define TGW_WP_PADCFGWOCK	0x080
#define TGW_WP_HOSTSW_OWN	0x0b0
#define TGW_WP_GPI_IS		0x100
#define TGW_WP_GPI_IE		0x120

#define TGW_H_PAD_OWN		0x020
#define TGW_H_PADCFGWOCK	0x090
#define TGW_H_HOSTSW_OWN	0x0c0
#define TGW_H_GPI_IS		0x100
#define TGW_H_GPI_IE		0x120

#define TGW_GPP(w, s, e, g)				\
	{						\
		.weg_num = (w),				\
		.base = (s),				\
		.size = ((e) - (s) + 1),		\
		.gpio_base = (g),			\
	}

#define TGW_WP_COMMUNITY(b, s, e, g)			\
	INTEW_COMMUNITY_GPPS(b, s, e, g, TGW_WP)

#define TGW_H_COMMUNITY(b, s, e, g)			\
	INTEW_COMMUNITY_GPPS(b, s, e, g, TGW_H)

/* Tigew Wake-WP */
static const stwuct pinctww_pin_desc tgwwp_pins[] = {
	/* GPP_B */
	PINCTWW_PIN(0, "COWE_VID_0"),
	PINCTWW_PIN(1, "COWE_VID_1"),
	PINCTWW_PIN(2, "VWAWEWTB"),
	PINCTWW_PIN(3, "CPU_GP_2"),
	PINCTWW_PIN(4, "CPU_GP_3"),
	PINCTWW_PIN(5, "ISH_I2C0_SDA"),
	PINCTWW_PIN(6, "ISH_I2C0_SCW"),
	PINCTWW_PIN(7, "ISH_I2C1_SDA"),
	PINCTWW_PIN(8, "ISH_I2C1_SCW"),
	PINCTWW_PIN(9, "I2C5_SDA"),
	PINCTWW_PIN(10, "I2C5_SCW"),
	PINCTWW_PIN(11, "PMCAWEWTB"),
	PINCTWW_PIN(12, "SWP_S0B"),
	PINCTWW_PIN(13, "PWTWSTB"),
	PINCTWW_PIN(14, "SPKW"),
	PINCTWW_PIN(15, "GSPI0_CS0B"),
	PINCTWW_PIN(16, "GSPI0_CWK"),
	PINCTWW_PIN(17, "GSPI0_MISO"),
	PINCTWW_PIN(18, "GSPI0_MOSI"),
	PINCTWW_PIN(19, "GSPI1_CS0B"),
	PINCTWW_PIN(20, "GSPI1_CWK"),
	PINCTWW_PIN(21, "GSPI1_MISO"),
	PINCTWW_PIN(22, "GSPI1_MOSI"),
	PINCTWW_PIN(23, "SMW1AWEWTB"),
	PINCTWW_PIN(24, "GSPI0_CWK_WOOPBK"),
	PINCTWW_PIN(25, "GSPI1_CWK_WOOPBK"),
	/* GPP_T */
	PINCTWW_PIN(26, "I2C6_SDA"),
	PINCTWW_PIN(27, "I2C6_SCW"),
	PINCTWW_PIN(28, "I2C7_SDA"),
	PINCTWW_PIN(29, "I2C7_SCW"),
	PINCTWW_PIN(30, "UAWT4_WXD"),
	PINCTWW_PIN(31, "UAWT4_TXD"),
	PINCTWW_PIN(32, "UAWT4_WTSB"),
	PINCTWW_PIN(33, "UAWT4_CTSB"),
	PINCTWW_PIN(34, "UAWT5_WXD"),
	PINCTWW_PIN(35, "UAWT5_TXD"),
	PINCTWW_PIN(36, "UAWT5_WTSB"),
	PINCTWW_PIN(37, "UAWT5_CTSB"),
	PINCTWW_PIN(38, "UAWT6_WXD"),
	PINCTWW_PIN(39, "UAWT6_TXD"),
	PINCTWW_PIN(40, "UAWT6_WTSB"),
	PINCTWW_PIN(41, "UAWT6_CTSB"),
	/* GPP_A */
	PINCTWW_PIN(42, "ESPI_IO_0"),
	PINCTWW_PIN(43, "ESPI_IO_1"),
	PINCTWW_PIN(44, "ESPI_IO_2"),
	PINCTWW_PIN(45, "ESPI_IO_3"),
	PINCTWW_PIN(46, "ESPI_CSB"),
	PINCTWW_PIN(47, "ESPI_CWK"),
	PINCTWW_PIN(48, "ESPI_WESETB"),
	PINCTWW_PIN(49, "I2S2_SCWK"),
	PINCTWW_PIN(50, "I2S2_SFWM"),
	PINCTWW_PIN(51, "I2S2_TXD"),
	PINCTWW_PIN(52, "I2S2_WXD"),
	PINCTWW_PIN(53, "PMC_I2C_SDA"),
	PINCTWW_PIN(54, "SATAXPCIE_1"),
	PINCTWW_PIN(55, "PMC_I2C_SCW"),
	PINCTWW_PIN(56, "USB2_OCB_1"),
	PINCTWW_PIN(57, "USB2_OCB_2"),
	PINCTWW_PIN(58, "USB2_OCB_3"),
	PINCTWW_PIN(59, "DDSP_HPD_C"),
	PINCTWW_PIN(60, "DDSP_HPD_B"),
	PINCTWW_PIN(61, "DDSP_HPD_1"),
	PINCTWW_PIN(62, "DDSP_HPD_2"),
	PINCTWW_PIN(63, "GPPC_A_21"),
	PINCTWW_PIN(64, "GPPC_A_22"),
	PINCTWW_PIN(65, "I2S1_SCWK"),
	PINCTWW_PIN(66, "ESPI_CWK_WOOPBK"),
	/* GPP_S */
	PINCTWW_PIN(67, "SNDW0_CWK"),
	PINCTWW_PIN(68, "SNDW0_DATA"),
	PINCTWW_PIN(69, "SNDW1_CWK"),
	PINCTWW_PIN(70, "SNDW1_DATA"),
	PINCTWW_PIN(71, "SNDW2_CWK"),
	PINCTWW_PIN(72, "SNDW2_DATA"),
	PINCTWW_PIN(73, "SNDW3_CWK"),
	PINCTWW_PIN(74, "SNDW3_DATA"),
	/* GPP_H */
	PINCTWW_PIN(75, "GPPC_H_0"),
	PINCTWW_PIN(76, "GPPC_H_1"),
	PINCTWW_PIN(77, "GPPC_H_2"),
	PINCTWW_PIN(78, "SX_EXIT_HOWDOFFB"),
	PINCTWW_PIN(79, "I2C2_SDA"),
	PINCTWW_PIN(80, "I2C2_SCW"),
	PINCTWW_PIN(81, "I2C3_SDA"),
	PINCTWW_PIN(82, "I2C3_SCW"),
	PINCTWW_PIN(83, "I2C4_SDA"),
	PINCTWW_PIN(84, "I2C4_SCW"),
	PINCTWW_PIN(85, "SWCCWKWEQB_4"),
	PINCTWW_PIN(86, "SWCCWKWEQB_5"),
	PINCTWW_PIN(87, "M2_SKT2_CFG_0"),
	PINCTWW_PIN(88, "M2_SKT2_CFG_1"),
	PINCTWW_PIN(89, "M2_SKT2_CFG_2"),
	PINCTWW_PIN(90, "M2_SKT2_CFG_3"),
	PINCTWW_PIN(91, "DDPB_CTWWCWK"),
	PINCTWW_PIN(92, "DDPB_CTWWDATA"),
	PINCTWW_PIN(93, "CPU_C10_GATEB"),
	PINCTWW_PIN(94, "TIME_SYNC_0"),
	PINCTWW_PIN(95, "IMGCWKOUT_1"),
	PINCTWW_PIN(96, "IMGCWKOUT_2"),
	PINCTWW_PIN(97, "IMGCWKOUT_3"),
	PINCTWW_PIN(98, "IMGCWKOUT_4"),
	/* GPP_D */
	PINCTWW_PIN(99, "ISH_GP_0"),
	PINCTWW_PIN(100, "ISH_GP_1"),
	PINCTWW_PIN(101, "ISH_GP_2"),
	PINCTWW_PIN(102, "ISH_GP_3"),
	PINCTWW_PIN(103, "IMGCWKOUT_0"),
	PINCTWW_PIN(104, "SWCCWKWEQB_0"),
	PINCTWW_PIN(105, "SWCCWKWEQB_1"),
	PINCTWW_PIN(106, "SWCCWKWEQB_2"),
	PINCTWW_PIN(107, "SWCCWKWEQB_3"),
	PINCTWW_PIN(108, "ISH_SPI_CSB"),
	PINCTWW_PIN(109, "ISH_SPI_CWK"),
	PINCTWW_PIN(110, "ISH_SPI_MISO"),
	PINCTWW_PIN(111, "ISH_SPI_MOSI"),
	PINCTWW_PIN(112, "ISH_UAWT0_WXD"),
	PINCTWW_PIN(113, "ISH_UAWT0_TXD"),
	PINCTWW_PIN(114, "ISH_UAWT0_WTSB"),
	PINCTWW_PIN(115, "ISH_UAWT0_CTSB"),
	PINCTWW_PIN(116, "ISH_GP_4"),
	PINCTWW_PIN(117, "ISH_GP_5"),
	PINCTWW_PIN(118, "I2S_MCWK1_OUT"),
	PINCTWW_PIN(119, "GSPI2_CWK_WOOPBK"),
	/* GPP_U */
	PINCTWW_PIN(120, "UAWT3_WXD"),
	PINCTWW_PIN(121, "UAWT3_TXD"),
	PINCTWW_PIN(122, "UAWT3_WTSB"),
	PINCTWW_PIN(123, "UAWT3_CTSB"),
	PINCTWW_PIN(124, "GSPI3_CS0B"),
	PINCTWW_PIN(125, "GSPI3_CWK"),
	PINCTWW_PIN(126, "GSPI3_MISO"),
	PINCTWW_PIN(127, "GSPI3_MOSI"),
	PINCTWW_PIN(128, "GSPI4_CS0B"),
	PINCTWW_PIN(129, "GSPI4_CWK"),
	PINCTWW_PIN(130, "GSPI4_MISO"),
	PINCTWW_PIN(131, "GSPI4_MOSI"),
	PINCTWW_PIN(132, "GSPI5_CS0B"),
	PINCTWW_PIN(133, "GSPI5_CWK"),
	PINCTWW_PIN(134, "GSPI5_MISO"),
	PINCTWW_PIN(135, "GSPI5_MOSI"),
	PINCTWW_PIN(136, "GSPI6_CS0B"),
	PINCTWW_PIN(137, "GSPI6_CWK"),
	PINCTWW_PIN(138, "GSPI6_MISO"),
	PINCTWW_PIN(139, "GSPI6_MOSI"),
	PINCTWW_PIN(140, "GSPI3_CWK_WOOPBK"),
	PINCTWW_PIN(141, "GSPI4_CWK_WOOPBK"),
	PINCTWW_PIN(142, "GSPI5_CWK_WOOPBK"),
	PINCTWW_PIN(143, "GSPI6_CWK_WOOPBK"),
	/* vGPIO */
	PINCTWW_PIN(144, "CNV_BTEN"),
	PINCTWW_PIN(145, "CNV_BT_HOST_WAKEB"),
	PINCTWW_PIN(146, "CNV_BT_IF_SEWECT"),
	PINCTWW_PIN(147, "vCNV_BT_UAWT_TXD"),
	PINCTWW_PIN(148, "vCNV_BT_UAWT_WXD"),
	PINCTWW_PIN(149, "vCNV_BT_UAWT_CTS_B"),
	PINCTWW_PIN(150, "vCNV_BT_UAWT_WTS_B"),
	PINCTWW_PIN(151, "vCNV_MFUAWT1_TXD"),
	PINCTWW_PIN(152, "vCNV_MFUAWT1_WXD"),
	PINCTWW_PIN(153, "vCNV_MFUAWT1_CTS_B"),
	PINCTWW_PIN(154, "vCNV_MFUAWT1_WTS_B"),
	PINCTWW_PIN(155, "vUAWT0_TXD"),
	PINCTWW_PIN(156, "vUAWT0_WXD"),
	PINCTWW_PIN(157, "vUAWT0_CTS_B"),
	PINCTWW_PIN(158, "vUAWT0_WTS_B"),
	PINCTWW_PIN(159, "vISH_UAWT0_TXD"),
	PINCTWW_PIN(160, "vISH_UAWT0_WXD"),
	PINCTWW_PIN(161, "vISH_UAWT0_CTS_B"),
	PINCTWW_PIN(162, "vISH_UAWT0_WTS_B"),
	PINCTWW_PIN(163, "vCNV_BT_I2S_BCWK"),
	PINCTWW_PIN(164, "vCNV_BT_I2S_WS_SYNC"),
	PINCTWW_PIN(165, "vCNV_BT_I2S_SDO"),
	PINCTWW_PIN(166, "vCNV_BT_I2S_SDI"),
	PINCTWW_PIN(167, "vI2S2_SCWK"),
	PINCTWW_PIN(168, "vI2S2_SFWM"),
	PINCTWW_PIN(169, "vI2S2_TXD"),
	PINCTWW_PIN(170, "vI2S2_WXD"),
	/* GPP_C */
	PINCTWW_PIN(171, "SMBCWK"),
	PINCTWW_PIN(172, "SMBDATA"),
	PINCTWW_PIN(173, "SMBAWEWTB"),
	PINCTWW_PIN(174, "SMW0CWK"),
	PINCTWW_PIN(175, "SMW0DATA"),
	PINCTWW_PIN(176, "SMW0AWEWTB"),
	PINCTWW_PIN(177, "SMW1CWK"),
	PINCTWW_PIN(178, "SMW1DATA"),
	PINCTWW_PIN(179, "UAWT0_WXD"),
	PINCTWW_PIN(180, "UAWT0_TXD"),
	PINCTWW_PIN(181, "UAWT0_WTSB"),
	PINCTWW_PIN(182, "UAWT0_CTSB"),
	PINCTWW_PIN(183, "UAWT1_WXD"),
	PINCTWW_PIN(184, "UAWT1_TXD"),
	PINCTWW_PIN(185, "UAWT1_WTSB"),
	PINCTWW_PIN(186, "UAWT1_CTSB"),
	PINCTWW_PIN(187, "I2C0_SDA"),
	PINCTWW_PIN(188, "I2C0_SCW"),
	PINCTWW_PIN(189, "I2C1_SDA"),
	PINCTWW_PIN(190, "I2C1_SCW"),
	PINCTWW_PIN(191, "UAWT2_WXD"),
	PINCTWW_PIN(192, "UAWT2_TXD"),
	PINCTWW_PIN(193, "UAWT2_WTSB"),
	PINCTWW_PIN(194, "UAWT2_CTSB"),
	/* GPP_F */
	PINCTWW_PIN(195, "CNV_BWI_DT"),
	PINCTWW_PIN(196, "CNV_BWI_WSP"),
	PINCTWW_PIN(197, "CNV_WGI_DT"),
	PINCTWW_PIN(198, "CNV_WGI_WSP"),
	PINCTWW_PIN(199, "CNV_WF_WESET_B"),
	PINCTWW_PIN(200, "GPPC_F_5"),
	PINCTWW_PIN(201, "CNV_PA_BWANKING"),
	PINCTWW_PIN(202, "GPPC_F_7"),
	PINCTWW_PIN(203, "I2S_MCWK2_INOUT"),
	PINCTWW_PIN(204, "BOOTMPC"),
	PINCTWW_PIN(205, "GPPC_F_10"),
	PINCTWW_PIN(206, "GPPC_F_11"),
	PINCTWW_PIN(207, "GSXDOUT"),
	PINCTWW_PIN(208, "GSXSWOAD"),
	PINCTWW_PIN(209, "GSXDIN"),
	PINCTWW_PIN(210, "GSXSWESETB"),
	PINCTWW_PIN(211, "GSXCWK"),
	PINCTWW_PIN(212, "GMII_MDC"),
	PINCTWW_PIN(213, "GMII_MDIO"),
	PINCTWW_PIN(214, "SWCCWKWEQB_6"),
	PINCTWW_PIN(215, "EXT_PWW_GATEB"),
	PINCTWW_PIN(216, "EXT_PWW_GATE2B"),
	PINCTWW_PIN(217, "VNN_CTWW"),
	PINCTWW_PIN(218, "V1P05_CTWW"),
	PINCTWW_PIN(219, "GPPF_CWK_WOOPBACK"),
	/* HVCMOS */
	PINCTWW_PIN(220, "W_BKWTEN"),
	PINCTWW_PIN(221, "W_BKWTCTW"),
	PINCTWW_PIN(222, "W_VDDEN"),
	PINCTWW_PIN(223, "SYS_PWWOK"),
	PINCTWW_PIN(224, "SYS_WESETB"),
	PINCTWW_PIN(225, "MWK_WSTB"),
	/* GPP_E */
	PINCTWW_PIN(226, "SATAXPCIE_0"),
	PINCTWW_PIN(227, "SPI1_IO_2"),
	PINCTWW_PIN(228, "SPI1_IO_3"),
	PINCTWW_PIN(229, "CPU_GP_0"),
	PINCTWW_PIN(230, "SATA_DEVSWP_0"),
	PINCTWW_PIN(231, "SATA_DEVSWP_1"),
	PINCTWW_PIN(232, "GPPC_E_6"),
	PINCTWW_PIN(233, "CPU_GP_1"),
	PINCTWW_PIN(234, "SPI1_CS1B"),
	PINCTWW_PIN(235, "USB2_OCB_0"),
	PINCTWW_PIN(236, "SPI1_CSB"),
	PINCTWW_PIN(237, "SPI1_CWK"),
	PINCTWW_PIN(238, "SPI1_MISO_IO_1"),
	PINCTWW_PIN(239, "SPI1_MOSI_IO_0"),
	PINCTWW_PIN(240, "DDSP_HPD_A"),
	PINCTWW_PIN(241, "ISH_GP_6"),
	PINCTWW_PIN(242, "ISH_GP_7"),
	PINCTWW_PIN(243, "GPPC_E_17"),
	PINCTWW_PIN(244, "DDP1_CTWWCWK"),
	PINCTWW_PIN(245, "DDP1_CTWWDATA"),
	PINCTWW_PIN(246, "DDP2_CTWWCWK"),
	PINCTWW_PIN(247, "DDP2_CTWWDATA"),
	PINCTWW_PIN(248, "DDPA_CTWWCWK"),
	PINCTWW_PIN(249, "DDPA_CTWWDATA"),
	PINCTWW_PIN(250, "SPI1_CWK_WOOPBK"),
	/* JTAG */
	PINCTWW_PIN(251, "JTAG_TDO"),
	PINCTWW_PIN(252, "JTAGX"),
	PINCTWW_PIN(253, "PWDYB"),
	PINCTWW_PIN(254, "PWEQB"),
	PINCTWW_PIN(255, "CPU_TWSTB"),
	PINCTWW_PIN(256, "JTAG_TDI"),
	PINCTWW_PIN(257, "JTAG_TMS"),
	PINCTWW_PIN(258, "JTAG_TCK"),
	PINCTWW_PIN(259, "DBG_PMODE"),
	/* GPP_W */
	PINCTWW_PIN(260, "HDA_BCWK"),
	PINCTWW_PIN(261, "HDA_SYNC"),
	PINCTWW_PIN(262, "HDA_SDO"),
	PINCTWW_PIN(263, "HDA_SDI_0"),
	PINCTWW_PIN(264, "HDA_WSTB"),
	PINCTWW_PIN(265, "HDA_SDI_1"),
	PINCTWW_PIN(266, "GPP_W_6"),
	PINCTWW_PIN(267, "GPP_W_7"),
	/* SPI */
	PINCTWW_PIN(268, "SPI0_IO_2"),
	PINCTWW_PIN(269, "SPI0_IO_3"),
	PINCTWW_PIN(270, "SPI0_MOSI_IO_0"),
	PINCTWW_PIN(271, "SPI0_MISO_IO_1"),
	PINCTWW_PIN(272, "SPI0_TPM_CSB"),
	PINCTWW_PIN(273, "SPI0_FWASH_0_CSB"),
	PINCTWW_PIN(274, "SPI0_FWASH_1_CSB"),
	PINCTWW_PIN(275, "SPI0_CWK"),
	PINCTWW_PIN(276, "SPI0_CWK_WOOPBK"),
};

static const stwuct intew_padgwoup tgwwp_community0_gpps[] = {
	TGW_GPP(0, 0, 25, 0),				/* GPP_B */
	TGW_GPP(1, 26, 41, 32),				/* GPP_T */
	TGW_GPP(2, 42, 66, 64),				/* GPP_A */
};

static const stwuct intew_padgwoup tgwwp_community1_gpps[] = {
	TGW_GPP(0, 67, 74, 96),				/* GPP_S */
	TGW_GPP(1, 75, 98, 128),			/* GPP_H */
	TGW_GPP(2, 99, 119, 160),			/* GPP_D */
	TGW_GPP(3, 120, 143, 192),			/* GPP_U */
	TGW_GPP(4, 144, 170, 224),			/* vGPIO */
};

static const stwuct intew_padgwoup tgwwp_community4_gpps[] = {
	TGW_GPP(0, 171, 194, 256),			/* GPP_C */
	TGW_GPP(1, 195, 219, 288),			/* GPP_F */
	TGW_GPP(2, 220, 225, INTEW_GPIO_BASE_NOMAP),	/* HVCMOS */
	TGW_GPP(3, 226, 250, 320),			/* GPP_E */
	TGW_GPP(4, 251, 259, INTEW_GPIO_BASE_NOMAP),	/* JTAG */
};

static const stwuct intew_padgwoup tgwwp_community5_gpps[] = {
	TGW_GPP(0, 260, 267, 352),			/* GPP_W */
	TGW_GPP(1, 268, 276, INTEW_GPIO_BASE_NOMAP),	/* SPI */
};

static const stwuct intew_community tgwwp_communities[] = {
	TGW_WP_COMMUNITY(0, 0, 66, tgwwp_community0_gpps),
	TGW_WP_COMMUNITY(1, 67, 170, tgwwp_community1_gpps),
	TGW_WP_COMMUNITY(2, 171, 259, tgwwp_community4_gpps),
	TGW_WP_COMMUNITY(3, 260, 276, tgwwp_community5_gpps),
};

static const stwuct intew_pinctww_soc_data tgwwp_soc_data = {
	.pins = tgwwp_pins,
	.npins = AWWAY_SIZE(tgwwp_pins),
	.communities = tgwwp_communities,
	.ncommunities = AWWAY_SIZE(tgwwp_communities),
};

/* Tigew Wake-H */
static const stwuct pinctww_pin_desc tgwh_pins[] = {
	/* GPP_A */
	PINCTWW_PIN(0, "SPI0_IO_2"),
	PINCTWW_PIN(1, "SPI0_IO_3"),
	PINCTWW_PIN(2, "SPI0_MOSI_IO_0"),
	PINCTWW_PIN(3, "SPI0_MISO_IO_1"),
	PINCTWW_PIN(4, "SPI0_TPM_CSB"),
	PINCTWW_PIN(5, "SPI0_FWASH_0_CSB"),
	PINCTWW_PIN(6, "SPI0_FWASH_1_CSB"),
	PINCTWW_PIN(7, "SPI0_CWK"),
	PINCTWW_PIN(8, "ESPI_IO_0"),
	PINCTWW_PIN(9, "ESPI_IO_1"),
	PINCTWW_PIN(10, "ESPI_IO_2"),
	PINCTWW_PIN(11, "ESPI_IO_3"),
	PINCTWW_PIN(12, "ESPI_CS0B"),
	PINCTWW_PIN(13, "ESPI_CWK"),
	PINCTWW_PIN(14, "ESPI_WESETB"),
	PINCTWW_PIN(15, "ESPI_CS1B"),
	PINCTWW_PIN(16, "ESPI_CS2B"),
	PINCTWW_PIN(17, "ESPI_CS3B"),
	PINCTWW_PIN(18, "ESPI_AWEWT0B"),
	PINCTWW_PIN(19, "ESPI_AWEWT1B"),
	PINCTWW_PIN(20, "ESPI_AWEWT2B"),
	PINCTWW_PIN(21, "ESPI_AWEWT3B"),
	PINCTWW_PIN(22, "GPPC_A_14"),
	PINCTWW_PIN(23, "SPI0_CWK_WOOPBK"),
	PINCTWW_PIN(24, "ESPI_CWK_WOOPBK"),
	/* GPP_W */
	PINCTWW_PIN(25, "HDA_BCWK"),
	PINCTWW_PIN(26, "HDA_SYNC"),
	PINCTWW_PIN(27, "HDA_SDO"),
	PINCTWW_PIN(28, "HDA_SDI_0"),
	PINCTWW_PIN(29, "HDA_WSTB"),
	PINCTWW_PIN(30, "HDA_SDI_1"),
	PINCTWW_PIN(31, "GPP_W_6"),
	PINCTWW_PIN(32, "GPP_W_7"),
	PINCTWW_PIN(33, "GPP_W_8"),
	PINCTWW_PIN(34, "PCIE_WNK_DOWN"),
	PINCTWW_PIN(35, "ISH_UAWT0_WTSB"),
	PINCTWW_PIN(36, "SX_EXIT_HOWDOFFB"),
	PINCTWW_PIN(37, "CWKOUT_48"),
	PINCTWW_PIN(38, "ISH_GP_7"),
	PINCTWW_PIN(39, "ISH_GP_0"),
	PINCTWW_PIN(40, "ISH_GP_1"),
	PINCTWW_PIN(41, "ISH_GP_2"),
	PINCTWW_PIN(42, "ISH_GP_3"),
	PINCTWW_PIN(43, "ISH_GP_4"),
	PINCTWW_PIN(44, "ISH_GP_5"),
	/* GPP_B */
	PINCTWW_PIN(45, "GSPI0_CS1B"),
	PINCTWW_PIN(46, "GSPI1_CS1B"),
	PINCTWW_PIN(47, "VWAWEWTB"),
	PINCTWW_PIN(48, "CPU_GP_2"),
	PINCTWW_PIN(49, "CPU_GP_3"),
	PINCTWW_PIN(50, "SWCCWKWEQB_0"),
	PINCTWW_PIN(51, "SWCCWKWEQB_1"),
	PINCTWW_PIN(52, "SWCCWKWEQB_2"),
	PINCTWW_PIN(53, "SWCCWKWEQB_3"),
	PINCTWW_PIN(54, "SWCCWKWEQB_4"),
	PINCTWW_PIN(55, "SWCCWKWEQB_5"),
	PINCTWW_PIN(56, "I2S_MCWK"),
	PINCTWW_PIN(57, "SWP_S0B"),
	PINCTWW_PIN(58, "PWTWSTB"),
	PINCTWW_PIN(59, "SPKW"),
	PINCTWW_PIN(60, "GSPI0_CS0B"),
	PINCTWW_PIN(61, "GSPI0_CWK"),
	PINCTWW_PIN(62, "GSPI0_MISO"),
	PINCTWW_PIN(63, "GSPI0_MOSI"),
	PINCTWW_PIN(64, "GSPI1_CS0B"),
	PINCTWW_PIN(65, "GSPI1_CWK"),
	PINCTWW_PIN(66, "GSPI1_MISO"),
	PINCTWW_PIN(67, "GSPI1_MOSI"),
	PINCTWW_PIN(68, "SMW1AWEWTB"),
	PINCTWW_PIN(69, "GSPI0_CWK_WOOPBK"),
	PINCTWW_PIN(70, "GSPI1_CWK_WOOPBK"),
	/* vGPIO_0 */
	PINCTWW_PIN(71, "ESPI_USB_OCB_0"),
	PINCTWW_PIN(72, "ESPI_USB_OCB_1"),
	PINCTWW_PIN(73, "ESPI_USB_OCB_2"),
	PINCTWW_PIN(74, "ESPI_USB_OCB_3"),
	PINCTWW_PIN(75, "USB_CPU_OCB_0"),
	PINCTWW_PIN(76, "USB_CPU_OCB_1"),
	PINCTWW_PIN(77, "USB_CPU_OCB_2"),
	PINCTWW_PIN(78, "USB_CPU_OCB_3"),
	/* GPP_D */
	PINCTWW_PIN(79, "SPI1_CSB"),
	PINCTWW_PIN(80, "SPI1_CWK"),
	PINCTWW_PIN(81, "SPI1_MISO_IO_1"),
	PINCTWW_PIN(82, "SPI1_MOSI_IO_0"),
	PINCTWW_PIN(83, "SMW1CWK"),
	PINCTWW_PIN(84, "I2S2_SFWM"),
	PINCTWW_PIN(85, "I2S2_TXD"),
	PINCTWW_PIN(86, "I2S2_WXD"),
	PINCTWW_PIN(87, "I2S2_SCWK"),
	PINCTWW_PIN(88, "SMW0CWK"),
	PINCTWW_PIN(89, "SMW0DATA"),
	PINCTWW_PIN(90, "GPP_D_11"),
	PINCTWW_PIN(91, "ISH_UAWT0_CTSB"),
	PINCTWW_PIN(92, "SPI1_IO_2"),
	PINCTWW_PIN(93, "SPI1_IO_3"),
	PINCTWW_PIN(94, "SMW1DATA"),
	PINCTWW_PIN(95, "GSPI3_CS0B"),
	PINCTWW_PIN(96, "GSPI3_CWK"),
	PINCTWW_PIN(97, "GSPI3_MISO"),
	PINCTWW_PIN(98, "GSPI3_MOSI"),
	PINCTWW_PIN(99, "UAWT3_WXD"),
	PINCTWW_PIN(100, "UAWT3_TXD"),
	PINCTWW_PIN(101, "UAWT3_WTSB"),
	PINCTWW_PIN(102, "UAWT3_CTSB"),
	PINCTWW_PIN(103, "SPI1_CWK_WOOPBK"),
	PINCTWW_PIN(104, "GSPI3_CWK_WOOPBK"),
	/* GPP_C */
	PINCTWW_PIN(105, "SMBCWK"),
	PINCTWW_PIN(106, "SMBDATA"),
	PINCTWW_PIN(107, "SMBAWEWTB"),
	PINCTWW_PIN(108, "ISH_UAWT0_WXD"),
	PINCTWW_PIN(109, "ISH_UAWT0_TXD"),
	PINCTWW_PIN(110, "SMW0AWEWTB"),
	PINCTWW_PIN(111, "ISH_I2C2_SDA"),
	PINCTWW_PIN(112, "ISH_I2C2_SCW"),
	PINCTWW_PIN(113, "UAWT0_WXD"),
	PINCTWW_PIN(114, "UAWT0_TXD"),
	PINCTWW_PIN(115, "UAWT0_WTSB"),
	PINCTWW_PIN(116, "UAWT0_CTSB"),
	PINCTWW_PIN(117, "UAWT1_WXD"),
	PINCTWW_PIN(118, "UAWT1_TXD"),
	PINCTWW_PIN(119, "UAWT1_WTSB"),
	PINCTWW_PIN(120, "UAWT1_CTSB"),
	PINCTWW_PIN(121, "I2C0_SDA"),
	PINCTWW_PIN(122, "I2C0_SCW"),
	PINCTWW_PIN(123, "I2C1_SDA"),
	PINCTWW_PIN(124, "I2C1_SCW"),
	PINCTWW_PIN(125, "UAWT2_WXD"),
	PINCTWW_PIN(126, "UAWT2_TXD"),
	PINCTWW_PIN(127, "UAWT2_WTSB"),
	PINCTWW_PIN(128, "UAWT2_CTSB"),
	/* GPP_S */
	PINCTWW_PIN(129, "SNDW1_CWK"),
	PINCTWW_PIN(130, "SNDW1_DATA"),
	PINCTWW_PIN(131, "SNDW2_CWK"),
	PINCTWW_PIN(132, "SNDW2_DATA"),
	PINCTWW_PIN(133, "SNDW3_CWK"),
	PINCTWW_PIN(134, "SNDW3_DATA"),
	PINCTWW_PIN(135, "SNDW4_CWK"),
	PINCTWW_PIN(136, "SNDW4_DATA"),
	/* GPP_G */
	PINCTWW_PIN(137, "DDPA_CTWWCWK"),
	PINCTWW_PIN(138, "DDPA_CTWWDATA"),
	PINCTWW_PIN(139, "DNX_FOWCE_WEWOAD"),
	PINCTWW_PIN(140, "GMII_MDC_0"),
	PINCTWW_PIN(141, "GMII_MDIO_0"),
	PINCTWW_PIN(142, "SWP_DWAMB"),
	PINCTWW_PIN(143, "GPPC_G_6"),
	PINCTWW_PIN(144, "GPPC_G_7"),
	PINCTWW_PIN(145, "ISH_SPI_CSB"),
	PINCTWW_PIN(146, "ISH_SPI_CWK"),
	PINCTWW_PIN(147, "ISH_SPI_MISO"),
	PINCTWW_PIN(148, "ISH_SPI_MOSI"),
	PINCTWW_PIN(149, "DDP1_CTWWCWK"),
	PINCTWW_PIN(150, "DDP1_CTWWDATA"),
	PINCTWW_PIN(151, "DDP2_CTWWCWK"),
	PINCTWW_PIN(152, "DDP2_CTWWDATA"),
	PINCTWW_PIN(153, "GSPI2_CWK_WOOPBK"),
	/* vGPIO */
	PINCTWW_PIN(154, "CNV_BTEN"),
	PINCTWW_PIN(155, "CNV_BT_HOST_WAKEB"),
	PINCTWW_PIN(156, "CNV_BT_IF_SEWECT"),
	PINCTWW_PIN(157, "vCNV_BT_UAWT_TXD"),
	PINCTWW_PIN(158, "vCNV_BT_UAWT_WXD"),
	PINCTWW_PIN(159, "vCNV_BT_UAWT_CTS_B"),
	PINCTWW_PIN(160, "vCNV_BT_UAWT_WTS_B"),
	PINCTWW_PIN(161, "vCNV_MFUAWT1_TXD"),
	PINCTWW_PIN(162, "vCNV_MFUAWT1_WXD"),
	PINCTWW_PIN(163, "vCNV_MFUAWT1_CTS_B"),
	PINCTWW_PIN(164, "vCNV_MFUAWT1_WTS_B"),
	PINCTWW_PIN(165, "vUAWT0_TXD"),
	PINCTWW_PIN(166, "vUAWT0_WXD"),
	PINCTWW_PIN(167, "vUAWT0_CTS_B"),
	PINCTWW_PIN(168, "vUAWT0_WTS_B"),
	PINCTWW_PIN(169, "vISH_UAWT0_TXD"),
	PINCTWW_PIN(170, "vISH_UAWT0_WXD"),
	PINCTWW_PIN(171, "vISH_UAWT0_CTS_B"),
	PINCTWW_PIN(172, "vISH_UAWT0_WTS_B"),
	PINCTWW_PIN(173, "vCNV_BT_I2S_BCWK"),
	PINCTWW_PIN(174, "vCNV_BT_I2S_WS_SYNC"),
	PINCTWW_PIN(175, "vCNV_BT_I2S_SDO"),
	PINCTWW_PIN(176, "vCNV_BT_I2S_SDI"),
	PINCTWW_PIN(177, "vI2S2_SCWK"),
	PINCTWW_PIN(178, "vI2S2_SFWM"),
	PINCTWW_PIN(179, "vI2S2_TXD"),
	PINCTWW_PIN(180, "vI2S2_WXD"),
	/* GPP_E */
	PINCTWW_PIN(181, "SATAXPCIE_0"),
	PINCTWW_PIN(182, "SATAXPCIE_1"),
	PINCTWW_PIN(183, "SATAXPCIE_2"),
	PINCTWW_PIN(184, "CPU_GP_0"),
	PINCTWW_PIN(185, "SATA_DEVSWP_0"),
	PINCTWW_PIN(186, "SATA_DEVSWP_1"),
	PINCTWW_PIN(187, "SATA_DEVSWP_2"),
	PINCTWW_PIN(188, "CPU_GP_1"),
	PINCTWW_PIN(189, "SATA_WEDB"),
	PINCTWW_PIN(190, "USB2_OCB_0"),
	PINCTWW_PIN(191, "USB2_OCB_1"),
	PINCTWW_PIN(192, "USB2_OCB_2"),
	PINCTWW_PIN(193, "USB2_OCB_3"),
	/* GPP_F */
	PINCTWW_PIN(194, "SATAXPCIE_3"),
	PINCTWW_PIN(195, "SATAXPCIE_4"),
	PINCTWW_PIN(196, "SATAXPCIE_5"),
	PINCTWW_PIN(197, "SATAXPCIE_6"),
	PINCTWW_PIN(198, "SATAXPCIE_7"),
	PINCTWW_PIN(199, "SATA_DEVSWP_3"),
	PINCTWW_PIN(200, "SATA_DEVSWP_4"),
	PINCTWW_PIN(201, "SATA_DEVSWP_5"),
	PINCTWW_PIN(202, "SATA_DEVSWP_6"),
	PINCTWW_PIN(203, "SATA_DEVSWP_7"),
	PINCTWW_PIN(204, "SATA_SCWOCK"),
	PINCTWW_PIN(205, "SATA_SWOAD"),
	PINCTWW_PIN(206, "SATA_SDATAOUT1"),
	PINCTWW_PIN(207, "SATA_SDATAOUT0"),
	PINCTWW_PIN(208, "PS_ONB"),
	PINCTWW_PIN(209, "M2_SKT2_CFG_0"),
	PINCTWW_PIN(210, "M2_SKT2_CFG_1"),
	PINCTWW_PIN(211, "M2_SKT2_CFG_2"),
	PINCTWW_PIN(212, "M2_SKT2_CFG_3"),
	PINCTWW_PIN(213, "W_VDDEN"),
	PINCTWW_PIN(214, "W_BKWTEN"),
	PINCTWW_PIN(215, "W_BKWTCTW"),
	PINCTWW_PIN(216, "VNN_CTWW"),
	PINCTWW_PIN(217, "GPP_F_23"),
	/* GPP_H */
	PINCTWW_PIN(218, "SWCCWKWEQB_6"),
	PINCTWW_PIN(219, "SWCCWKWEQB_7"),
	PINCTWW_PIN(220, "SWCCWKWEQB_8"),
	PINCTWW_PIN(221, "SWCCWKWEQB_9"),
	PINCTWW_PIN(222, "SWCCWKWEQB_10"),
	PINCTWW_PIN(223, "SWCCWKWEQB_11"),
	PINCTWW_PIN(224, "SWCCWKWEQB_12"),
	PINCTWW_PIN(225, "SWCCWKWEQB_13"),
	PINCTWW_PIN(226, "SWCCWKWEQB_14"),
	PINCTWW_PIN(227, "SWCCWKWEQB_15"),
	PINCTWW_PIN(228, "SMW2CWK"),
	PINCTWW_PIN(229, "SMW2DATA"),
	PINCTWW_PIN(230, "SMW2AWEWTB"),
	PINCTWW_PIN(231, "SMW3CWK"),
	PINCTWW_PIN(232, "SMW3DATA"),
	PINCTWW_PIN(233, "SMW3AWEWTB"),
	PINCTWW_PIN(234, "SMW4CWK"),
	PINCTWW_PIN(235, "SMW4DATA"),
	PINCTWW_PIN(236, "SMW4AWEWTB"),
	PINCTWW_PIN(237, "ISH_I2C0_SDA"),
	PINCTWW_PIN(238, "ISH_I2C0_SCW"),
	PINCTWW_PIN(239, "ISH_I2C1_SDA"),
	PINCTWW_PIN(240, "ISH_I2C1_SCW"),
	PINCTWW_PIN(241, "TIME_SYNC_0"),
	/* GPP_J */
	PINCTWW_PIN(242, "CNV_PA_BWANKING"),
	PINCTWW_PIN(243, "CPU_C10_GATEB"),
	PINCTWW_PIN(244, "CNV_BWI_DT"),
	PINCTWW_PIN(245, "CNV_BWI_WSP"),
	PINCTWW_PIN(246, "CNV_WGI_DT"),
	PINCTWW_PIN(247, "CNV_WGI_WSP"),
	PINCTWW_PIN(248, "CNV_MFUAWT2_WXD"),
	PINCTWW_PIN(249, "CNV_MFUAWT2_TXD"),
	PINCTWW_PIN(250, "GPP_J_8"),
	PINCTWW_PIN(251, "GPP_J_9"),
	/* GPP_K */
	PINCTWW_PIN(252, "GSXDOUT"),
	PINCTWW_PIN(253, "GSXSWOAD"),
	PINCTWW_PIN(254, "GSXDIN"),
	PINCTWW_PIN(255, "GSXSWESETB"),
	PINCTWW_PIN(256, "GSXCWK"),
	PINCTWW_PIN(257, "ADW_COMPWETE"),
	PINCTWW_PIN(258, "DDSP_HPD_A"),
	PINCTWW_PIN(259, "DDSP_HPD_B"),
	PINCTWW_PIN(260, "COWE_VID_0"),
	PINCTWW_PIN(261, "COWE_VID_1"),
	PINCTWW_PIN(262, "DDSP_HPD_C"),
	PINCTWW_PIN(263, "GPP_K_11"),
	PINCTWW_PIN(264, "SYS_PWWOK"),
	PINCTWW_PIN(265, "SYS_WESETB"),
	PINCTWW_PIN(266, "MWK_WSTB"),
	/* GPP_I */
	PINCTWW_PIN(267, "PMCAWEWTB"),
	PINCTWW_PIN(268, "DDSP_HPD_1"),
	PINCTWW_PIN(269, "DDSP_HPD_2"),
	PINCTWW_PIN(270, "DDSP_HPD_3"),
	PINCTWW_PIN(271, "DDSP_HPD_4"),
	PINCTWW_PIN(272, "DDPB_CTWWCWK"),
	PINCTWW_PIN(273, "DDPB_CTWWDATA"),
	PINCTWW_PIN(274, "DDPC_CTWWCWK"),
	PINCTWW_PIN(275, "DDPC_CTWWDATA"),
	PINCTWW_PIN(276, "FUSA_DIAGTEST_EN"),
	PINCTWW_PIN(277, "FUSA_DIAGTEST_MODE"),
	PINCTWW_PIN(278, "USB2_OCB_4"),
	PINCTWW_PIN(279, "USB2_OCB_5"),
	PINCTWW_PIN(280, "USB2_OCB_6"),
	PINCTWW_PIN(281, "USB2_OCB_7"),
	/* JTAG */
	PINCTWW_PIN(282, "JTAG_TDO"),
	PINCTWW_PIN(283, "JTAGX"),
	PINCTWW_PIN(284, "PWDYB"),
	PINCTWW_PIN(285, "PWEQB"),
	PINCTWW_PIN(286, "JTAG_TDI"),
	PINCTWW_PIN(287, "JTAG_TMS"),
	PINCTWW_PIN(288, "JTAG_TCK"),
	PINCTWW_PIN(289, "DBG_PMODE"),
	PINCTWW_PIN(290, "CPU_TWSTB"),
};

static const stwuct intew_padgwoup tgwh_community0_gpps[] = {
	TGW_GPP(0, 0, 24, 0),				/* GPP_A */
	TGW_GPP(1, 25, 44, 32),				/* GPP_W */
	TGW_GPP(2, 45, 70, 64),				/* GPP_B */
	TGW_GPP(3, 71, 78, 96),				/* vGPIO_0 */
};

static const stwuct intew_padgwoup tgwh_community1_gpps[] = {
	TGW_GPP(0, 79, 104, 128),			/* GPP_D */
	TGW_GPP(1, 105, 128, 160),			/* GPP_C */
	TGW_GPP(2, 129, 136, 192),			/* GPP_S */
	TGW_GPP(3, 137, 153, 224),			/* GPP_G */
	TGW_GPP(4, 154, 180, 256),			/* vGPIO */
};

static const stwuct intew_padgwoup tgwh_community3_gpps[] = {
	TGW_GPP(0, 181, 193, 288),			/* GPP_E */
	TGW_GPP(1, 194, 217, 320),			/* GPP_F */
};

static const stwuct intew_padgwoup tgwh_community4_gpps[] = {
	TGW_GPP(0, 218, 241, 352),			/* GPP_H */
	TGW_GPP(1, 242, 251, 384),			/* GPP_J */
	TGW_GPP(2, 252, 266, 416),			/* GPP_K */
};

static const stwuct intew_padgwoup tgwh_community5_gpps[] = {
	TGW_GPP(0, 267, 281, 448),			/* GPP_I */
	TGW_GPP(1, 282, 290, INTEW_GPIO_BASE_NOMAP),	/* JTAG */
};

static const stwuct intew_community tgwh_communities[] = {
	TGW_H_COMMUNITY(0, 0, 78, tgwh_community0_gpps),
	TGW_H_COMMUNITY(1, 79, 180, tgwh_community1_gpps),
	TGW_H_COMMUNITY(2, 181, 217, tgwh_community3_gpps),
	TGW_H_COMMUNITY(3, 218, 266, tgwh_community4_gpps),
	TGW_H_COMMUNITY(4, 267, 290, tgwh_community5_gpps),
};

static const stwuct intew_pinctww_soc_data tgwh_soc_data = {
	.pins = tgwh_pins,
	.npins = AWWAY_SIZE(tgwh_pins),
	.communities = tgwh_communities,
	.ncommunities = AWWAY_SIZE(tgwh_communities),
};

static const stwuct acpi_device_id tgw_pinctww_acpi_match[] = {
	{ "INT34C5", (kewnew_uwong_t)&tgwwp_soc_data },
	{ "INT34C6", (kewnew_uwong_t)&tgwh_soc_data },
	{ "INTC1055", (kewnew_uwong_t)&tgwwp_soc_data },
	{ }
};
MODUWE_DEVICE_TABWE(acpi, tgw_pinctww_acpi_match);

static stwuct pwatfowm_dwivew tgw_pinctww_dwivew = {
	.pwobe = intew_pinctww_pwobe_by_hid,
	.dwivew = {
		.name = "tigewwake-pinctww",
		.acpi_match_tabwe = tgw_pinctww_acpi_match,
		.pm = pm_sweep_ptw(&intew_pinctww_pm_ops),
	},
};
moduwe_pwatfowm_dwivew(tgw_pinctww_dwivew);

MODUWE_AUTHOW("Andy Shevchenko <andwiy.shevchenko@winux.intew.com>");
MODUWE_AUTHOW("Mika Westewbewg <mika.westewbewg@winux.intew.com>");
MODUWE_DESCWIPTION("Intew Tigew Wake PCH pinctww/GPIO dwivew");
MODUWE_WICENSE("GPW v2");
MODUWE_IMPOWT_NS(PINCTWW_INTEW);
