Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/itzzinfinity/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SR_conversion_tb_behav xil_defaultlib.SR_conversion_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SR_flipflop
Compiling module xil_defaultlib.JK_flipflop
Compiling module xil_defaultlib.D_flipflop
Compiling module xil_defaultlib.T_flipflop
Compiling module xil_defaultlib.SR_conversion
Compiling module xil_defaultlib.SR_conversion_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SR_conversion_tb_behav
