{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.68102",
   "Default View_TopLeft":"-463,-584",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port pcie_clkin -pg 1 -lvl 0 -x -350 -y -20 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 6 -x 1800 -y 300 -defaultsOSRD
preplace port pci_reset -pg 1 -lvl 0 -x -350 -y -340 -defaultsOSRD
preplace portBus LED_A1 -pg 1 -lvl 6 -x 1800 -y -20 -defaultsOSRD
preplace portBus LED_A2 -pg 1 -lvl 6 -x 1800 -y 0 -defaultsOSRD
preplace portBus LED_A3 -pg 1 -lvl 6 -x 1800 -y 20 -defaultsOSRD
preplace portBus LED_A4 -pg 1 -lvl 6 -x 1800 -y 40 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 3 -x 700 -y -230 -defaultsOSRD
preplace inst axi_pcie_0 -pg 1 -lvl 2 -x 240 -y -240 -defaultsOSRD
preplace inst axi_protocol_convert_0 -pg 1 -lvl 4 -x 1110 -y -230 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 240 -y 130 -defaultsOSRD
preplace inst util_ds_buf -pg 1 -lvl 1 -x -170 -y 150 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -x -170 -y -250 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 1 -x -170 -y 0 -defaultsOSRD
preplace inst prime_finder_0 -pg 1 -lvl 5 -x 1440 -y -270 -defaultsOSRD
preplace netloc axi_pcie_0_axi_aclk_out 1 0 5 -320 -100 -10 -90 430 -110 870 -310 1260
preplace netloc axi_pcie_0_axi_ctl_aclk_out 1 1 2 40 -50 420
preplace netloc axi_pcie_0_mmcm_lock 1 1 2 50 -40 410
preplace netloc pci_reset_1 1 0 2 NJ -340 10
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 2 3 440 -360 850 -320 1270
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 2 30 -30 410
preplace netloc util_ds_buf_IBUF_OUT 1 1 1 20 -190n
preplace netloc xlconstant_0_dout 1 1 1 0 -250n
preplace netloc vio_0_probe_out0 1 1 1 -20 -230n
preplace netloc vio_0_probe_out1 1 1 5 N -20 NJ -20 NJ -20 NJ -20 NJ
preplace netloc vio_0_probe_out2 1 1 5 NJ 0 NJ 0 NJ 0 NJ 0 N
preplace netloc vio_0_probe_out3 1 1 5 N 20 NJ 20 NJ 20 NJ 20 NJ
preplace netloc vio_0_probe_out4 1 1 5 30 30 420J 40 NJ 40 NJ 40 NJ
preplace netloc pcie_clkin_1 1 0 1 -330J -20n
preplace netloc axi_pcie_0_M_AXI 1 2 1 430 -330n
preplace netloc axi_pcie_0_pcie_7x_mgt 1 2 4 410 -350 NJ -350 N -350 1560
preplace netloc axi_protocol_convert_0_M_AXI 1 4 1 1280 -290n
preplace netloc axi_interconnect_0_M00_AXI 1 3 1 860 -250n
levelinfo -pg 1 -350 -170 240 700 1110 1440 1800
pagesize -pg 1 -db -bbox -sgen -470 -690 1930 630
"
}
0
