
// Slave 2 connections (from Master 2)
assign s2_awid    = m2_awid;
assign s2_awaddr  = m2_awaddr;
assign s2_awlen   = m2_awlen;
assign s2_awsize  = m2_awsize;
assign s2_awburst = m2_awburst;
assign s2_awlock  = m2_awlock;
assign s2_awcache = m2_awcache;
assign s2_awprot  = m2_awprot;
assign s2_awqos   = m2_awqos;
assign s2_awvalid = m2_awvalid;
assign m2_awready = s2_awready;

assign s2_wdata   = m2_wdata;
assign s2_wstrb   = m2_wstrb;
assign s2_wlast   = m2_wlast;
assign s2_wvalid  = m2_wvalid;
assign m2_wready  = s2_wready;

assign m2_bid     = s2_bid;
assign m2_bresp   = s2_bresp;
assign m2_bvalid  = s2_bvalid;
assign s2_bready  = m2_bready;

assign s2_arid    = m2_arid;
assign s2_araddr  = m2_araddr;
assign s2_arlen   = m2_arlen;
assign s2_arsize  = m2_arsize;
assign s2_arburst = m2_arburst;
assign s2_arlock  = m2_arlock;
assign s2_arcache = m2_arcache;
assign s2_arprot  = m2_arprot;
assign s2_arqos   = m2_arqos;
assign s2_arvalid = m2_arvalid;
assign m2_arready = s2_arready;

assign m2_rid     = s2_rid;
assign m2_rdata   = s2_rdata;
assign m2_rresp   = s2_rresp;
assign m2_rlast   = s2_rlast;
assign m2_rvalid  = s2_rvalid;
assign s2_rready  = m2_rready;
// Slave 3 connections (from Master 3)
assign s3_awid    = m3_awid;
assign s3_awaddr  = m3_awaddr;
assign s3_awlen   = m3_awlen;
assign s3_awsize  = m3_awsize;
assign s3_awburst = m3_awburst;
assign s3_awlock  = m3_awlock;
assign s3_awcache = m3_awcache;
assign s3_awprot  = m3_awprot;
assign s3_awqos   = m3_awqos;
assign s3_awvalid = m3_awvalid;
assign m3_awready = s3_awready;

assign s3_wdata   = m3_wdata;
assign s3_wstrb   = m3_wstrb;
assign s3_wlast   = m3_wlast;
assign s3_wvalid  = m3_wvalid;
assign m3_wready  = s3_wready;

assign m3_bid     = s3_bid;
assign m3_bresp   = s3_bresp;
assign m3_bvalid  = s3_bvalid;
assign s3_bready  = m3_bready;

assign s3_arid    = m3_arid;
assign s3_araddr  = m3_araddr;
assign s3_arlen   = m3_arlen;
assign s3_arsize  = m3_arsize;
assign s3_arburst = m3_arburst;
assign s3_arlock  = m3_arlock;
assign s3_arcache = m3_arcache;
assign s3_arprot  = m3_arprot;
assign s3_arqos   = m3_arqos;
assign s3_arvalid = m3_arvalid;
assign m3_arready = s3_arready;

assign m3_rid     = s3_rid;
assign m3_rdata   = s3_rdata;
assign m3_rresp   = s3_rresp;
assign m3_rlast   = s3_rlast;
assign m3_rvalid  = s3_rvalid;
assign s3_rready  = m3_rready;
// Slave 4 connections (from Master 4)
assign s4_awid    = m4_awid;
assign s4_awaddr  = m4_awaddr;
assign s4_awlen   = m4_awlen;
assign s4_awsize  = m4_awsize;
assign s4_awburst = m4_awburst;
assign s4_awlock  = m4_awlock;
assign s4_awcache = m4_awcache;
assign s4_awprot  = m4_awprot;
assign s4_awqos   = m4_awqos;
assign s4_awvalid = m4_awvalid;
assign m4_awready = s4_awready;

assign s4_wdata   = m4_wdata;
assign s4_wstrb   = m4_wstrb;
assign s4_wlast   = m4_wlast;
assign s4_wvalid  = m4_wvalid;
assign m4_wready  = s4_wready;

assign m4_bid     = s4_bid;
assign m4_bresp   = s4_bresp;
assign m4_bvalid  = s4_bvalid;
assign s4_bready  = m4_bready;

assign s4_arid    = m4_arid;
assign s4_araddr  = m4_araddr;
assign s4_arlen   = m4_arlen;
assign s4_arsize  = m4_arsize;
assign s4_arburst = m4_arburst;
assign s4_arlock  = m4_arlock;
assign s4_arcache = m4_arcache;
assign s4_arprot  = m4_arprot;
assign s4_arqos   = m4_arqos;
assign s4_arvalid = m4_arvalid;
assign m4_arready = s4_arready;

assign m4_rid     = s4_rid;
assign m4_rdata   = s4_rdata;
assign m4_rresp   = s4_rresp;
assign m4_rlast   = s4_rlast;
assign m4_rvalid  = s4_rvalid;
assign s4_rready  = m4_rready;
// Slave 5 connections (from Master 5)
assign s5_awid    = m5_awid;
assign s5_awaddr  = m5_awaddr;
assign s5_awlen   = m5_awlen;
assign s5_awsize  = m5_awsize;
assign s5_awburst = m5_awburst;
assign s5_awlock  = m5_awlock;
assign s5_awcache = m5_awcache;
assign s5_awprot  = m5_awprot;
assign s5_awqos   = m5_awqos;
assign s5_awvalid = m5_awvalid;
assign m5_awready = s5_awready;

assign s5_wdata   = m5_wdata;
assign s5_wstrb   = m5_wstrb;
assign s5_wlast   = m5_wlast;
assign s5_wvalid  = m5_wvalid;
assign m5_wready  = s5_wready;

assign m5_bid     = s5_bid;
assign m5_bresp   = s5_bresp;
assign m5_bvalid  = s5_bvalid;
assign s5_bready  = m5_bready;

assign s5_arid    = m5_arid;
assign s5_araddr  = m5_araddr;
assign s5_arlen   = m5_arlen;
assign s5_arsize  = m5_arsize;
assign s5_arburst = m5_arburst;
assign s5_arlock  = m5_arlock;
assign s5_arcache = m5_arcache;
assign s5_arprot  = m5_arprot;
assign s5_arqos   = m5_arqos;
assign s5_arvalid = m5_arvalid;
assign m5_arready = s5_arready;

assign m5_rid     = s5_rid;
assign m5_rdata   = s5_rdata;
assign m5_rresp   = s5_rresp;
assign m5_rlast   = s5_rlast;
assign m5_rvalid  = s5_rvalid;
assign s5_rready  = m5_rready;
// Slave 6 connections (from Master 6)
assign s6_awid    = m6_awid;
assign s6_awaddr  = m6_awaddr;
assign s6_awlen   = m6_awlen;
assign s6_awsize  = m6_awsize;
assign s6_awburst = m6_awburst;
assign s6_awlock  = m6_awlock;
assign s6_awcache = m6_awcache;
assign s6_awprot  = m6_awprot;
assign s6_awqos   = m6_awqos;
assign s6_awvalid = m6_awvalid;
assign m6_awready = s6_awready;

assign s6_wdata   = m6_wdata;
assign s6_wstrb   = m6_wstrb;
assign s6_wlast   = m6_wlast;
assign s6_wvalid  = m6_wvalid;
assign m6_wready  = s6_wready;

assign m6_bid     = s6_bid;
assign m6_bresp   = s6_bresp;
assign m6_bvalid  = s6_bvalid;
assign s6_bready  = m6_bready;

assign s6_arid    = m6_arid;
assign s6_araddr  = m6_araddr;
assign s6_arlen   = m6_arlen;
assign s6_arsize  = m6_arsize;
assign s6_arburst = m6_arburst;
assign s6_arlock  = m6_arlock;
assign s6_arcache = m6_arcache;
assign s6_arprot  = m6_arprot;
assign s6_arqos   = m6_arqos;
assign s6_arvalid = m6_arvalid;
assign m6_arready = s6_arready;

assign m6_rid     = s6_rid;
assign m6_rdata   = s6_rdata;
assign m6_rresp   = s6_rresp;
assign m6_rlast   = s6_rlast;
assign m6_rvalid  = s6_rvalid;
assign s6_rready  = m6_rready;
// Slave 7 connections (from Master 7)
assign s7_awid    = m7_awid;
assign s7_awaddr  = m7_awaddr;
assign s7_awlen   = m7_awlen;
assign s7_awsize  = m7_awsize;
assign s7_awburst = m7_awburst;
assign s7_awlock  = m7_awlock;
assign s7_awcache = m7_awcache;
assign s7_awprot  = m7_awprot;
assign s7_awqos   = m7_awqos;
assign s7_awvalid = m7_awvalid;
assign m7_awready = s7_awready;

assign s7_wdata   = m7_wdata;
assign s7_wstrb   = m7_wstrb;
assign s7_wlast   = m7_wlast;
assign s7_wvalid  = m7_wvalid;
assign m7_wready  = s7_wready;

assign m7_bid     = s7_bid;
assign m7_bresp   = s7_bresp;
assign m7_bvalid  = s7_bvalid;
assign s7_bready  = m7_bready;

assign s7_arid    = m7_arid;
assign s7_araddr  = m7_araddr;
assign s7_arlen   = m7_arlen;
assign s7_arsize  = m7_arsize;
assign s7_arburst = m7_arburst;
assign s7_arlock  = m7_arlock;
assign s7_arcache = m7_arcache;
assign s7_arprot  = m7_arprot;
assign s7_arqos   = m7_arqos;
assign s7_arvalid = m7_arvalid;
assign m7_arready = s7_arready;

assign m7_rid     = s7_rid;
assign m7_rdata   = s7_rdata;
assign m7_rresp   = s7_rresp;
assign m7_rlast   = s7_rlast;
assign m7_rvalid  = s7_rvalid;
assign s7_rready  = m7_rready;
// Slave 8 connections (from Master 8)
assign s8_awid    = m8_awid;
assign s8_awaddr  = m8_awaddr;
assign s8_awlen   = m8_awlen;
assign s8_awsize  = m8_awsize;
assign s8_awburst = m8_awburst;
assign s8_awlock  = m8_awlock;
assign s8_awcache = m8_awcache;
assign s8_awprot  = m8_awprot;
assign s8_awqos   = m8_awqos;
assign s8_awvalid = m8_awvalid;
assign m8_awready = s8_awready;

assign s8_wdata   = m8_wdata;
assign s8_wstrb   = m8_wstrb;
assign s8_wlast   = m8_wlast;
assign s8_wvalid  = m8_wvalid;
assign m8_wready  = s8_wready;

assign m8_bid     = s8_bid;
assign m8_bresp   = s8_bresp;
assign m8_bvalid  = s8_bvalid;
assign s8_bready  = m8_bready;

assign s8_arid    = m8_arid;
assign s8_araddr  = m8_araddr;
assign s8_arlen   = m8_arlen;
assign s8_arsize  = m8_arsize;
assign s8_arburst = m8_arburst;
assign s8_arlock  = m8_arlock;
assign s8_arcache = m8_arcache;
assign s8_arprot  = m8_arprot;
assign s8_arqos   = m8_arqos;
assign s8_arvalid = m8_arvalid;
assign m8_arready = s8_arready;

assign m8_rid     = s8_rid;
assign m8_rdata   = s8_rdata;
assign m8_rresp   = s8_rresp;
assign m8_rlast   = s8_rlast;
assign m8_rvalid  = s8_rvalid;
assign s8_rready  = m8_rready;
// Slave 9 connections (from Master 9)
assign s9_awid    = m9_awid;
assign s9_awaddr  = m9_awaddr;
assign s9_awlen   = m9_awlen;
assign s9_awsize  = m9_awsize;
assign s9_awburst = m9_awburst;
assign s9_awlock  = m9_awlock;
assign s9_awcache = m9_awcache;
assign s9_awprot  = m9_awprot;
assign s9_awqos   = m9_awqos;
assign s9_awvalid = m9_awvalid;
assign m9_awready = s9_awready;

assign s9_wdata   = m9_wdata;
assign s9_wstrb   = m9_wstrb;
assign s9_wlast   = m9_wlast;
assign s9_wvalid  = m9_wvalid;
assign m9_wready  = s9_wready;

assign m9_bid     = s9_bid;
assign m9_bresp   = s9_bresp;
assign m9_bvalid  = s9_bvalid;
assign s9_bready  = m9_bready;

assign s9_arid    = m9_arid;
assign s9_araddr  = m9_araddr;
assign s9_arlen   = m9_arlen;
assign s9_arsize  = m9_arsize;
assign s9_arburst = m9_arburst;
assign s9_arlock  = m9_arlock;
assign s9_arcache = m9_arcache;
assign s9_arprot  = m9_arprot;
assign s9_arqos   = m9_arqos;
assign s9_arvalid = m9_arvalid;
assign m9_arready = s9_arready;

assign m9_rid     = s9_rid;
assign m9_rdata   = s9_rdata;
assign m9_rresp   = s9_rresp;
assign m9_rlast   = s9_rlast;
assign m9_rvalid  = s9_rvalid;
assign s9_rready  = m9_rready;
// Slave 10 connections (from Master 10)
assign s10_awid    = m10_awid;
assign s10_awaddr  = m10_awaddr;
assign s10_awlen   = m10_awlen;
assign s10_awsize  = m10_awsize;
assign s10_awburst = m10_awburst;
assign s10_awlock  = m10_awlock;
assign s10_awcache = m10_awcache;
assign s10_awprot  = m10_awprot;
assign s10_awqos   = m10_awqos;
assign s10_awvalid = m10_awvalid;
assign m10_awready = s10_awready;

assign s10_wdata   = m10_wdata;
assign s10_wstrb   = m10_wstrb;
assign s10_wlast   = m10_wlast;
assign s10_wvalid  = m10_wvalid;
assign m10_wready  = s10_wready;

assign m10_bid     = s10_bid;
assign m10_bresp   = s10_bresp;
assign m10_bvalid  = s10_bvalid;
assign s10_bready  = m10_bready;

assign s10_arid    = m10_arid;
assign s10_araddr  = m10_araddr;
assign s10_arlen   = m10_arlen;
assign s10_arsize  = m10_arsize;
assign s10_arburst = m10_arburst;
assign s10_arlock  = m10_arlock;
assign s10_arcache = m10_arcache;
assign s10_arprot  = m10_arprot;
assign s10_arqos   = m10_arqos;
assign s10_arvalid = m10_arvalid;
assign m10_arready = s10_arready;

assign m10_rid     = s10_rid;
assign m10_rdata   = s10_rdata;
assign m10_rresp   = s10_rresp;
assign m10_rlast   = s10_rlast;
assign m10_rvalid  = s10_rvalid;
assign s10_rready  = m10_rready;
// Slave 11 connections (from Master 11)
assign s11_awid    = m11_awid;
assign s11_awaddr  = m11_awaddr;
assign s11_awlen   = m11_awlen;
assign s11_awsize  = m11_awsize;
assign s11_awburst = m11_awburst;
assign s11_awlock  = m11_awlock;
assign s11_awcache = m11_awcache;
assign s11_awprot  = m11_awprot;
assign s11_awqos   = m11_awqos;
assign s11_awvalid = m11_awvalid;
assign m11_awready = s11_awready;

assign s11_wdata   = m11_wdata;
assign s11_wstrb   = m11_wstrb;
assign s11_wlast   = m11_wlast;
assign s11_wvalid  = m11_wvalid;
assign m11_wready  = s11_wready;

assign m11_bid     = s11_bid;
assign m11_bresp   = s11_bresp;
assign m11_bvalid  = s11_bvalid;
assign s11_bready  = m11_bready;

assign s11_arid    = m11_arid;
assign s11_araddr  = m11_araddr;
assign s11_arlen   = m11_arlen;
assign s11_arsize  = m11_arsize;
assign s11_arburst = m11_arburst;
assign s11_arlock  = m11_arlock;
assign s11_arcache = m11_arcache;
assign s11_arprot  = m11_arprot;
assign s11_arqos   = m11_arqos;
assign s11_arvalid = m11_arvalid;
assign m11_arready = s11_arready;

assign m11_rid     = s11_rid;
assign m11_rdata   = s11_rdata;
assign m11_rresp   = s11_rresp;
assign m11_rlast   = s11_rlast;
assign m11_rvalid  = s11_rvalid;
assign s11_rready  = m11_rready;
// Slave 12 connections (from Master 12)
assign s12_awid    = m12_awid;
assign s12_awaddr  = m12_awaddr;
assign s12_awlen   = m12_awlen;
assign s12_awsize  = m12_awsize;
assign s12_awburst = m12_awburst;
assign s12_awlock  = m12_awlock;
assign s12_awcache = m12_awcache;
assign s12_awprot  = m12_awprot;
assign s12_awqos   = m12_awqos;
assign s12_awvalid = m12_awvalid;
assign m12_awready = s12_awready;

assign s12_wdata   = m12_wdata;
assign s12_wstrb   = m12_wstrb;
assign s12_wlast   = m12_wlast;
assign s12_wvalid  = m12_wvalid;
assign m12_wready  = s12_wready;

assign m12_bid     = s12_bid;
assign m12_bresp   = s12_bresp;
assign m12_bvalid  = s12_bvalid;
assign s12_bready  = m12_bready;

assign s12_arid    = m12_arid;
assign s12_araddr  = m12_araddr;
assign s12_arlen   = m12_arlen;
assign s12_arsize  = m12_arsize;
assign s12_arburst = m12_arburst;
assign s12_arlock  = m12_arlock;
assign s12_arcache = m12_arcache;
assign s12_arprot  = m12_arprot;
assign s12_arqos   = m12_arqos;
assign s12_arvalid = m12_arvalid;
assign m12_arready = s12_arready;

assign m12_rid     = s12_rid;
assign m12_rdata   = s12_rdata;
assign m12_rresp   = s12_rresp;
assign m12_rlast   = s12_rlast;
assign m12_rvalid  = s12_rvalid;
assign s12_rready  = m12_rready;
// Slave 13 connections (from Master 13)
assign s13_awid    = m13_awid;
assign s13_awaddr  = m13_awaddr;
assign s13_awlen   = m13_awlen;
assign s13_awsize  = m13_awsize;
assign s13_awburst = m13_awburst;
assign s13_awlock  = m13_awlock;
assign s13_awcache = m13_awcache;
assign s13_awprot  = m13_awprot;
assign s13_awqos   = m13_awqos;
assign s13_awvalid = m13_awvalid;
assign m13_awready = s13_awready;

assign s13_wdata   = m13_wdata;
assign s13_wstrb   = m13_wstrb;
assign s13_wlast   = m13_wlast;
assign s13_wvalid  = m13_wvalid;
assign m13_wready  = s13_wready;

assign m13_bid     = s13_bid;
assign m13_bresp   = s13_bresp;
assign m13_bvalid  = s13_bvalid;
assign s13_bready  = m13_bready;

assign s13_arid    = m13_arid;
assign s13_araddr  = m13_araddr;
assign s13_arlen   = m13_arlen;
assign s13_arsize  = m13_arsize;
assign s13_arburst = m13_arburst;
assign s13_arlock  = m13_arlock;
assign s13_arcache = m13_arcache;
assign s13_arprot  = m13_arprot;
assign s13_arqos   = m13_arqos;
assign s13_arvalid = m13_arvalid;
assign m13_arready = s13_arready;

assign m13_rid     = s13_rid;
assign m13_rdata   = s13_rdata;
assign m13_rresp   = s13_rresp;
assign m13_rlast   = s13_rlast;
assign m13_rvalid  = s13_rvalid;
assign s13_rready  = m13_rready;
// Slave 14 connections (from Master 14)
assign s14_awid    = m14_awid;
assign s14_awaddr  = m14_awaddr;
assign s14_awlen   = m14_awlen;
assign s14_awsize  = m14_awsize;
assign s14_awburst = m14_awburst;
assign s14_awlock  = m14_awlock;
assign s14_awcache = m14_awcache;
assign s14_awprot  = m14_awprot;
assign s14_awqos   = m14_awqos;
assign s14_awvalid = m14_awvalid;
assign m14_awready = s14_awready;

assign s14_wdata   = m14_wdata;
assign s14_wstrb   = m14_wstrb;
assign s14_wlast   = m14_wlast;
assign s14_wvalid  = m14_wvalid;
assign m14_wready  = s14_wready;

assign m14_bid     = s14_bid;
assign m14_bresp   = s14_bresp;
assign m14_bvalid  = s14_bvalid;
assign s14_bready  = m14_bready;

assign s14_arid    = m14_arid;
assign s14_araddr  = m14_araddr;
assign s14_arlen   = m14_arlen;
assign s14_arsize  = m14_arsize;
assign s14_arburst = m14_arburst;
assign s14_arlock  = m14_arlock;
assign s14_arcache = m14_arcache;
assign s14_arprot  = m14_arprot;
assign s14_arqos   = m14_arqos;
assign s14_arvalid = m14_arvalid;
assign m14_arready = s14_arready;

assign m14_rid     = s14_rid;
assign m14_rdata   = s14_rdata;
assign m14_rresp   = s14_rresp;
assign m14_rlast   = s14_rlast;
assign m14_rvalid  = s14_rvalid;
assign s14_rready  = m14_rready;
