// Seed: 1585874011
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  tri id_5;
  assign id_3 = id_3;
  assign id_3 = id_5 != 1 ? 1 : 1 ? 1 : id_3 != id_3;
endmodule
module module_0 ();
  wire id_2;
  module_0(
      id_2, id_2, id_2, id_2
  );
  assign module_1 = id_2;
endmodule
module module_2 (
    input  wand  id_0,
    output tri0  id_1,
    input  uwire id_2,
    output wire  id_3
);
  wire id_5;
  wire id_6;
  module_0(
      id_5, id_6, id_6, id_6
  );
endmodule
