	component quadrature_nios_pwm is
		port (
			clk_clk                                      : in std_logic                    := 'X';             -- clk
			quadrature_encoder_0_input_writebyteenable_n : in std_logic_vector(1 downto 0) := (others => 'X'); -- writebyteenable_n
			reset_reset_n                                : in std_logic                    := 'X'              -- reset_n
		);
	end component quadrature_nios_pwm;

