Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Tue Oct 20 16:16:44 2020
| Host         : DESKTOP-U9MK50B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.394        0.000                      0                 8314        0.014        0.000                      0                 8314        3.750        0.000                       0                  3357  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.394        0.000                      0                 8182        0.014        0.000                      0                 8182        3.750        0.000                       0                  3357  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.886        0.000                      0                  132        0.125        0.000                      0                  132  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 design_1_i/skip_prefetch_0/inst/mul_reg_551_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.430ns  (logic 5.273ns (55.914%)  route 4.157ns (44.086%))
  Logic Levels:           23  (CARRY4=17 LUT1=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.638     2.932    design_1_i/skip_prefetch_0/inst/ap_clk
    SLICE_X42Y70         FDRE                                         r  design_1_i/skip_prefetch_0/inst/mul_reg_551_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.478     3.410 f  design_1_i/skip_prefetch_0/inst/mul_reg_551_reg[5]/Q
                         net (fo=1, routed)           0.678     4.088    design_1_i/skip_prefetch_0/inst/mul_reg_551[5]
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.301     4.389 r  design_1_i/skip_prefetch_0/inst/int_ap_start_i_199/O
                         net (fo=1, routed)           0.000     4.389    design_1_i/skip_prefetch_0/inst/int_ap_start_i_199_n_3
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.939 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_191/CO[3]
                         net (fo=1, routed)           0.000     4.939    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_191_n_3
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_186/CO[3]
                         net (fo=1, routed)           0.000     5.053    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_186_n_3
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_181/CO[3]
                         net (fo=1, routed)           0.000     5.167    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_181_n_3
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_176/CO[3]
                         net (fo=1, routed)           0.009     5.290    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_176_n_3
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.404 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_171/CO[3]
                         net (fo=1, routed)           0.000     5.404    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_171_n_3
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.518 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000     5.518    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_154_n_3
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.632 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000     5.632    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_138_n_3
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.746 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_101/CO[3]
                         net (fo=1, routed)           0.000     5.746    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_101_n_3
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.080 f  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_153/O[1]
                         net (fo=1, routed)           0.574     6.654    design_1_i/skip_prefetch_0/inst/neg_mul_fu_381_p2[37]
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.303     6.957 r  design_1_i/skip_prefetch_0/inst/int_ap_start_i_136/O
                         net (fo=1, routed)           0.000     6.957    design_1_i/skip_prefetch_0/inst/int_ap_start_i_136_n_3
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.507 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000     7.507    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_100_n_3
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.621    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_80_n_3
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.735 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_75/CO[3]
                         net (fo=1, routed)           0.000     7.735    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_75_n_3
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.849 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_48/CO[3]
                         net (fo=1, routed)           0.000     7.849    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_48_n_3
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.963 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.963    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_43_n_3
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.077 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.077    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_29_n_3
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.390 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_25/O[3]
                         net (fo=2, routed)           0.631     9.021    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/neg_ti_fu_410_p2[27]
    SLICE_X41Y85         LUT6 (Prop_lut6_I3_O)        0.306     9.327 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_23/O
                         net (fo=1, routed)           0.433     9.760    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_23_n_3
    SLICE_X41Y85         LUT5 (Prop_lut5_I0_O)        0.124     9.884 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_6/O
                         net (fo=1, routed)           0.472    10.356    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_6_n_3
    SLICE_X41Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.754 f  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_reg_i_2/CO[3]
                         net (fo=12, routed)          0.928    11.682    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/CO[0]
    SLICE_X39Y86         LUT5 (Prop_lut5_I2_O)        0.124    11.806 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/rdata[3]_i_4/O
                         net (fo=1, routed)           0.433    12.238    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/rdata[3]_i_4_n_3
    SLICE_X39Y86         LUT6 (Prop_lut6_I4_O)        0.124    12.362 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    12.362    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/rdata[3]_i_1_n_3
    SLICE_X39Y86         FDRE                                         r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.474    12.653    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/ap_clk
    SLICE_X39Y86         FDRE                                         r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/rdata_reg[3]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X39Y86         FDRE (Setup_fdre_C_D)        0.029    12.757    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.757    
                         arrival time                         -12.362    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 design_1_i/skip_prefetch_0/inst/mul_reg_551_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/skip_prefetch_0/inst/ap_enable_reg_pp0_iter0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.427ns  (logic 5.273ns (55.936%)  route 4.154ns (44.064%))
  Logic Levels:           23  (CARRY4=17 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.638     2.932    design_1_i/skip_prefetch_0/inst/ap_clk
    SLICE_X42Y70         FDRE                                         r  design_1_i/skip_prefetch_0/inst/mul_reg_551_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.478     3.410 f  design_1_i/skip_prefetch_0/inst/mul_reg_551_reg[5]/Q
                         net (fo=1, routed)           0.678     4.088    design_1_i/skip_prefetch_0/inst/mul_reg_551[5]
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.301     4.389 r  design_1_i/skip_prefetch_0/inst/int_ap_start_i_199/O
                         net (fo=1, routed)           0.000     4.389    design_1_i/skip_prefetch_0/inst/int_ap_start_i_199_n_3
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.939 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_191/CO[3]
                         net (fo=1, routed)           0.000     4.939    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_191_n_3
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_186/CO[3]
                         net (fo=1, routed)           0.000     5.053    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_186_n_3
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_181/CO[3]
                         net (fo=1, routed)           0.000     5.167    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_181_n_3
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_176/CO[3]
                         net (fo=1, routed)           0.009     5.290    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_176_n_3
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.404 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_171/CO[3]
                         net (fo=1, routed)           0.000     5.404    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_171_n_3
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.518 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000     5.518    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_154_n_3
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.632 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000     5.632    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_138_n_3
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.746 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_101/CO[3]
                         net (fo=1, routed)           0.000     5.746    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_101_n_3
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.080 f  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_153/O[1]
                         net (fo=1, routed)           0.574     6.654    design_1_i/skip_prefetch_0/inst/neg_mul_fu_381_p2[37]
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.303     6.957 r  design_1_i/skip_prefetch_0/inst/int_ap_start_i_136/O
                         net (fo=1, routed)           0.000     6.957    design_1_i/skip_prefetch_0/inst/int_ap_start_i_136_n_3
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.507 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000     7.507    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_100_n_3
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.621    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_80_n_3
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.735 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_75/CO[3]
                         net (fo=1, routed)           0.000     7.735    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_75_n_3
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.849 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_48/CO[3]
                         net (fo=1, routed)           0.000     7.849    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_48_n_3
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.963 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.963    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_43_n_3
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.077 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.077    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_29_n_3
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.390 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_25/O[3]
                         net (fo=2, routed)           0.631     9.021    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/neg_ti_fu_410_p2[27]
    SLICE_X41Y85         LUT6 (Prop_lut6_I3_O)        0.306     9.327 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_23/O
                         net (fo=1, routed)           0.433     9.760    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_23_n_3
    SLICE_X41Y85         LUT5 (Prop_lut5_I0_O)        0.124     9.884 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_6/O
                         net (fo=1, routed)           0.472    10.356    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_6_n_3
    SLICE_X41Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.754 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_reg_i_2/CO[3]
                         net (fo=12, routed)          0.805    11.559    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U_n_6
    SLICE_X40Y84         LUT2 (Prop_lut2_I0_O)        0.124    11.683 r  design_1_i/skip_prefetch_0/inst/ap_CS_fsm[27]_i_2/O
                         net (fo=2, routed)           0.552    12.235    design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/ap_enable_reg_pp0_iter00
    SLICE_X40Y84         LUT6 (Prop_lut6_I1_O)        0.124    12.359 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/ap_enable_reg_pp0_iter0_i_1/O
                         net (fo=1, routed)           0.000    12.359    design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U_n_25
    SLICE_X40Y84         FDRE                                         r  design_1_i/skip_prefetch_0/inst/ap_enable_reg_pp0_iter0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.473    12.652    design_1_i/skip_prefetch_0/inst/ap_clk
    SLICE_X40Y84         FDRE                                         r  design_1_i/skip_prefetch_0/inst/ap_enable_reg_pp0_iter0_reg/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.154    12.727    
    SLICE_X40Y84         FDRE (Setup_fdre_C_D)        0.029    12.756    design_1_i/skip_prefetch_0/inst/ap_enable_reg_pp0_iter0_reg
  -------------------------------------------------------------------
                         required time                         12.756    
                         arrival time                         -12.359    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 design_1_i/skip_prefetch_0/inst/mul_reg_551_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/skip_prefetch_0/inst/ap_CS_fsm_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.189ns  (logic 5.273ns (57.383%)  route 3.916ns (42.617%))
  Logic Levels:           23  (CARRY4=17 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.638     2.932    design_1_i/skip_prefetch_0/inst/ap_clk
    SLICE_X42Y70         FDRE                                         r  design_1_i/skip_prefetch_0/inst/mul_reg_551_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.478     3.410 f  design_1_i/skip_prefetch_0/inst/mul_reg_551_reg[5]/Q
                         net (fo=1, routed)           0.678     4.088    design_1_i/skip_prefetch_0/inst/mul_reg_551[5]
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.301     4.389 r  design_1_i/skip_prefetch_0/inst/int_ap_start_i_199/O
                         net (fo=1, routed)           0.000     4.389    design_1_i/skip_prefetch_0/inst/int_ap_start_i_199_n_3
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.939 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_191/CO[3]
                         net (fo=1, routed)           0.000     4.939    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_191_n_3
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_186/CO[3]
                         net (fo=1, routed)           0.000     5.053    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_186_n_3
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_181/CO[3]
                         net (fo=1, routed)           0.000     5.167    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_181_n_3
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_176/CO[3]
                         net (fo=1, routed)           0.009     5.290    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_176_n_3
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.404 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_171/CO[3]
                         net (fo=1, routed)           0.000     5.404    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_171_n_3
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.518 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000     5.518    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_154_n_3
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.632 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000     5.632    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_138_n_3
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.746 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_101/CO[3]
                         net (fo=1, routed)           0.000     5.746    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_101_n_3
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.080 f  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_153/O[1]
                         net (fo=1, routed)           0.574     6.654    design_1_i/skip_prefetch_0/inst/neg_mul_fu_381_p2[37]
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.303     6.957 r  design_1_i/skip_prefetch_0/inst/int_ap_start_i_136/O
                         net (fo=1, routed)           0.000     6.957    design_1_i/skip_prefetch_0/inst/int_ap_start_i_136_n_3
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.507 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000     7.507    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_100_n_3
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.621    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_80_n_3
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.735 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_75/CO[3]
                         net (fo=1, routed)           0.000     7.735    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_75_n_3
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.849 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_48/CO[3]
                         net (fo=1, routed)           0.000     7.849    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_48_n_3
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.963 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.963    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_43_n_3
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.077 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.077    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_29_n_3
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.390 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_25/O[3]
                         net (fo=2, routed)           0.631     9.021    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/neg_ti_fu_410_p2[27]
    SLICE_X41Y85         LUT6 (Prop_lut6_I3_O)        0.306     9.327 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_23/O
                         net (fo=1, routed)           0.433     9.760    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_23_n_3
    SLICE_X41Y85         LUT5 (Prop_lut5_I0_O)        0.124     9.884 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_6/O
                         net (fo=1, routed)           0.472    10.356    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_6_n_3
    SLICE_X41Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.754 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_reg_i_2/CO[3]
                         net (fo=12, routed)          0.805    11.559    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U_n_6
    SLICE_X40Y84         LUT2 (Prop_lut2_I0_O)        0.124    11.683 r  design_1_i/skip_prefetch_0/inst/ap_CS_fsm[27]_i_2/O
                         net (fo=2, routed)           0.314    11.997    design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/ap_enable_reg_pp0_iter00
    SLICE_X39Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.121 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/ap_CS_fsm[27]_i_1/O
                         net (fo=1, routed)           0.000    12.121    design_1_i/skip_prefetch_0/inst/ap_NS_fsm[27]
    SLICE_X39Y84         FDRE                                         r  design_1_i/skip_prefetch_0/inst/ap_CS_fsm_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.473    12.652    design_1_i/skip_prefetch_0/inst/ap_clk
    SLICE_X39Y84         FDRE                                         r  design_1_i/skip_prefetch_0/inst/ap_CS_fsm_reg[27]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.154    12.727    
    SLICE_X39Y84         FDRE (Setup_fdre_C_D)        0.029    12.756    design_1_i/skip_prefetch_0/inst/ap_CS_fsm_reg[27]
  -------------------------------------------------------------------
                         required time                         12.756    
                         arrival time                         -12.121    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 design_1_i/skip_prefetch_0/inst/mul_reg_551_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.068ns  (logic 5.149ns (56.782%)  route 3.919ns (43.218%))
  Logic Levels:           22  (CARRY4=17 LUT1=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.638     2.932    design_1_i/skip_prefetch_0/inst/ap_clk
    SLICE_X42Y70         FDRE                                         r  design_1_i/skip_prefetch_0/inst/mul_reg_551_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.478     3.410 f  design_1_i/skip_prefetch_0/inst/mul_reg_551_reg[5]/Q
                         net (fo=1, routed)           0.678     4.088    design_1_i/skip_prefetch_0/inst/mul_reg_551[5]
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.301     4.389 r  design_1_i/skip_prefetch_0/inst/int_ap_start_i_199/O
                         net (fo=1, routed)           0.000     4.389    design_1_i/skip_prefetch_0/inst/int_ap_start_i_199_n_3
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.939 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_191/CO[3]
                         net (fo=1, routed)           0.000     4.939    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_191_n_3
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_186/CO[3]
                         net (fo=1, routed)           0.000     5.053    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_186_n_3
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_181/CO[3]
                         net (fo=1, routed)           0.000     5.167    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_181_n_3
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_176/CO[3]
                         net (fo=1, routed)           0.009     5.290    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_176_n_3
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.404 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_171/CO[3]
                         net (fo=1, routed)           0.000     5.404    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_171_n_3
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.518 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000     5.518    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_154_n_3
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.632 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000     5.632    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_138_n_3
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.746 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_101/CO[3]
                         net (fo=1, routed)           0.000     5.746    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_101_n_3
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.080 f  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_153/O[1]
                         net (fo=1, routed)           0.574     6.654    design_1_i/skip_prefetch_0/inst/neg_mul_fu_381_p2[37]
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.303     6.957 r  design_1_i/skip_prefetch_0/inst/int_ap_start_i_136/O
                         net (fo=1, routed)           0.000     6.957    design_1_i/skip_prefetch_0/inst/int_ap_start_i_136_n_3
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.507 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000     7.507    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_100_n_3
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.621    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_80_n_3
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.735 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_75/CO[3]
                         net (fo=1, routed)           0.000     7.735    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_75_n_3
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.849 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_48/CO[3]
                         net (fo=1, routed)           0.000     7.849    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_48_n_3
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.963 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.963    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_43_n_3
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.077 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.077    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_29_n_3
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.390 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_25/O[3]
                         net (fo=2, routed)           0.631     9.021    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/neg_ti_fu_410_p2[27]
    SLICE_X41Y85         LUT6 (Prop_lut6_I3_O)        0.306     9.327 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_23/O
                         net (fo=1, routed)           0.433     9.760    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_23_n_3
    SLICE_X41Y85         LUT5 (Prop_lut5_I0_O)        0.124     9.884 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_6/O
                         net (fo=1, routed)           0.472    10.356    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_6_n_3
    SLICE_X41Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.754 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_reg_i_2/CO[3]
                         net (fo=12, routed)          1.122    11.876    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/CO[0]
    SLICE_X41Y93         LUT5 (Prop_lut5_I1_O)        0.124    12.000 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_1/O
                         net (fo=1, routed)           0.000    12.000    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_1_n_3
    SLICE_X41Y93         FDRE                                         r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.479    12.658    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/ap_clk
    SLICE_X41Y93         FDRE                                         r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_reg/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X41Y93         FDRE (Setup_fdre_C_D)        0.029    12.762    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_reg
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                         -12.000    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.815ns  (required time - arrival time)
  Source:                 design_1_i/skip_prefetch_0/inst/mul_reg_551_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/skip_prefetch_0/inst/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.077ns  (logic 5.141ns (56.641%)  route 3.936ns (43.359%))
  Logic Levels:           22  (CARRY4=17 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.638     2.932    design_1_i/skip_prefetch_0/inst/ap_clk
    SLICE_X42Y70         FDRE                                         r  design_1_i/skip_prefetch_0/inst/mul_reg_551_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.478     3.410 f  design_1_i/skip_prefetch_0/inst/mul_reg_551_reg[5]/Q
                         net (fo=1, routed)           0.678     4.088    design_1_i/skip_prefetch_0/inst/mul_reg_551[5]
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.301     4.389 r  design_1_i/skip_prefetch_0/inst/int_ap_start_i_199/O
                         net (fo=1, routed)           0.000     4.389    design_1_i/skip_prefetch_0/inst/int_ap_start_i_199_n_3
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.939 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_191/CO[3]
                         net (fo=1, routed)           0.000     4.939    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_191_n_3
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_186/CO[3]
                         net (fo=1, routed)           0.000     5.053    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_186_n_3
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_181/CO[3]
                         net (fo=1, routed)           0.000     5.167    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_181_n_3
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_176/CO[3]
                         net (fo=1, routed)           0.009     5.290    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_176_n_3
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.404 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_171/CO[3]
                         net (fo=1, routed)           0.000     5.404    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_171_n_3
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.518 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000     5.518    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_154_n_3
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.632 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000     5.632    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_138_n_3
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.746 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_101/CO[3]
                         net (fo=1, routed)           0.000     5.746    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_101_n_3
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.080 f  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_153/O[1]
                         net (fo=1, routed)           0.574     6.654    design_1_i/skip_prefetch_0/inst/neg_mul_fu_381_p2[37]
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.303     6.957 r  design_1_i/skip_prefetch_0/inst/int_ap_start_i_136/O
                         net (fo=1, routed)           0.000     6.957    design_1_i/skip_prefetch_0/inst/int_ap_start_i_136_n_3
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.507 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000     7.507    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_100_n_3
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.621    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_80_n_3
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.735 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_75/CO[3]
                         net (fo=1, routed)           0.000     7.735    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_75_n_3
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.849 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_48/CO[3]
                         net (fo=1, routed)           0.000     7.849    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_48_n_3
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.963 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.963    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_43_n_3
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.077 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.077    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_29_n_3
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.390 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_25/O[3]
                         net (fo=2, routed)           0.631     9.021    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/neg_ti_fu_410_p2[27]
    SLICE_X41Y85         LUT6 (Prop_lut6_I3_O)        0.306     9.327 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_23/O
                         net (fo=1, routed)           0.433     9.760    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_23_n_3
    SLICE_X41Y85         LUT5 (Prop_lut5_I0_O)        0.124     9.884 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_6/O
                         net (fo=1, routed)           0.472    10.356    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_6_n_3
    SLICE_X41Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.754 f  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_reg_i_2/CO[3]
                         net (fo=12, routed)          1.139    11.893    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/CO[0]
    SLICE_X42Y92         LUT4 (Prop_lut4_I3_O)        0.116    12.009 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000    12.009    design_1_i/skip_prefetch_0/inst/ap_NS_fsm[0]
    SLICE_X42Y92         FDSE                                         r  design_1_i/skip_prefetch_0/inst/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.478    12.657    design_1_i/skip_prefetch_0/inst/ap_clk
    SLICE_X42Y92         FDSE                                         r  design_1_i/skip_prefetch_0/inst/ap_CS_fsm_reg[0]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X42Y92         FDSE (Setup_fdse_C_D)        0.092    12.824    design_1_i/skip_prefetch_0/inst/ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.824    
                         arrival time                         -12.009    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 design_1_i/skip_prefetch_0/inst/mul_reg_551_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 5.149ns (57.299%)  route 3.837ns (42.701%))
  Logic Levels:           22  (CARRY4=17 LUT1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.638     2.932    design_1_i/skip_prefetch_0/inst/ap_clk
    SLICE_X42Y70         FDRE                                         r  design_1_i/skip_prefetch_0/inst/mul_reg_551_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.478     3.410 f  design_1_i/skip_prefetch_0/inst/mul_reg_551_reg[5]/Q
                         net (fo=1, routed)           0.678     4.088    design_1_i/skip_prefetch_0/inst/mul_reg_551[5]
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.301     4.389 r  design_1_i/skip_prefetch_0/inst/int_ap_start_i_199/O
                         net (fo=1, routed)           0.000     4.389    design_1_i/skip_prefetch_0/inst/int_ap_start_i_199_n_3
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.939 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_191/CO[3]
                         net (fo=1, routed)           0.000     4.939    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_191_n_3
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_186/CO[3]
                         net (fo=1, routed)           0.000     5.053    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_186_n_3
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_181/CO[3]
                         net (fo=1, routed)           0.000     5.167    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_181_n_3
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_176/CO[3]
                         net (fo=1, routed)           0.009     5.290    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_176_n_3
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.404 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_171/CO[3]
                         net (fo=1, routed)           0.000     5.404    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_171_n_3
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.518 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000     5.518    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_154_n_3
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.632 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000     5.632    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_138_n_3
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.746 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_101/CO[3]
                         net (fo=1, routed)           0.000     5.746    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_101_n_3
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.080 f  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_153/O[1]
                         net (fo=1, routed)           0.574     6.654    design_1_i/skip_prefetch_0/inst/neg_mul_fu_381_p2[37]
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.303     6.957 r  design_1_i/skip_prefetch_0/inst/int_ap_start_i_136/O
                         net (fo=1, routed)           0.000     6.957    design_1_i/skip_prefetch_0/inst/int_ap_start_i_136_n_3
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.507 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000     7.507    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_100_n_3
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.621    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_80_n_3
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.735 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_75/CO[3]
                         net (fo=1, routed)           0.000     7.735    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_75_n_3
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.849 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_48/CO[3]
                         net (fo=1, routed)           0.000     7.849    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_48_n_3
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.963 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.963    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_43_n_3
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.077 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.077    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_29_n_3
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.390 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_25/O[3]
                         net (fo=2, routed)           0.631     9.021    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/neg_ti_fu_410_p2[27]
    SLICE_X41Y85         LUT6 (Prop_lut6_I3_O)        0.306     9.327 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_23/O
                         net (fo=1, routed)           0.433     9.760    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_23_n_3
    SLICE_X41Y85         LUT5 (Prop_lut5_I0_O)        0.124     9.884 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_6/O
                         net (fo=1, routed)           0.472    10.356    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_6_n_3
    SLICE_X41Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.754 f  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_reg_i_2/CO[3]
                         net (fo=12, routed)          1.040    11.794    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/CO[0]
    SLICE_X39Y89         LUT6 (Prop_lut6_I0_O)        0.124    11.918 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_done_i_1/O
                         net (fo=1, routed)           0.000    11.918    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_done_i_1_n_3
    SLICE_X39Y89         FDRE                                         r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.477    12.656    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/ap_clk
    SLICE_X39Y89         FDRE                                         r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_done_reg/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X39Y89         FDRE (Setup_fdre_C_D)        0.029    12.760    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_done_reg
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                         -11.918    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 design_1_i/skip_prefetch_0/inst/mul_reg_551_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_isr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.983ns  (logic 5.149ns (57.318%)  route 3.834ns (42.682%))
  Logic Levels:           22  (CARRY4=17 LUT1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.638     2.932    design_1_i/skip_prefetch_0/inst/ap_clk
    SLICE_X42Y70         FDRE                                         r  design_1_i/skip_prefetch_0/inst/mul_reg_551_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.478     3.410 f  design_1_i/skip_prefetch_0/inst/mul_reg_551_reg[5]/Q
                         net (fo=1, routed)           0.678     4.088    design_1_i/skip_prefetch_0/inst/mul_reg_551[5]
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.301     4.389 r  design_1_i/skip_prefetch_0/inst/int_ap_start_i_199/O
                         net (fo=1, routed)           0.000     4.389    design_1_i/skip_prefetch_0/inst/int_ap_start_i_199_n_3
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.939 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_191/CO[3]
                         net (fo=1, routed)           0.000     4.939    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_191_n_3
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_186/CO[3]
                         net (fo=1, routed)           0.000     5.053    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_186_n_3
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_181/CO[3]
                         net (fo=1, routed)           0.000     5.167    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_181_n_3
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_176/CO[3]
                         net (fo=1, routed)           0.009     5.290    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_176_n_3
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.404 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_171/CO[3]
                         net (fo=1, routed)           0.000     5.404    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_171_n_3
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.518 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000     5.518    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_154_n_3
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.632 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000     5.632    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_138_n_3
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.746 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_101/CO[3]
                         net (fo=1, routed)           0.000     5.746    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_101_n_3
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.080 f  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_153/O[1]
                         net (fo=1, routed)           0.574     6.654    design_1_i/skip_prefetch_0/inst/neg_mul_fu_381_p2[37]
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.303     6.957 r  design_1_i/skip_prefetch_0/inst/int_ap_start_i_136/O
                         net (fo=1, routed)           0.000     6.957    design_1_i/skip_prefetch_0/inst/int_ap_start_i_136_n_3
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.507 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000     7.507    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_100_n_3
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.621    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_80_n_3
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.735 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_75/CO[3]
                         net (fo=1, routed)           0.000     7.735    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_75_n_3
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.849 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_48/CO[3]
                         net (fo=1, routed)           0.000     7.849    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_48_n_3
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.963 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.963    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_43_n_3
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.077 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.077    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_29_n_3
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.390 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_25/O[3]
                         net (fo=2, routed)           0.631     9.021    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/neg_ti_fu_410_p2[27]
    SLICE_X41Y85         LUT6 (Prop_lut6_I3_O)        0.306     9.327 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_23/O
                         net (fo=1, routed)           0.433     9.760    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_23_n_3
    SLICE_X41Y85         LUT5 (Prop_lut5_I0_O)        0.124     9.884 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_6/O
                         net (fo=1, routed)           0.472    10.356    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_6_n_3
    SLICE_X41Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.754 f  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_reg_i_2/CO[3]
                         net (fo=12, routed)          1.037    11.791    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/CO[0]
    SLICE_X39Y89         LUT6 (Prop_lut6_I4_O)        0.124    11.915 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_isr[1]_i_1/O
                         net (fo=1, routed)           0.000    11.915    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_isr[1]_i_1_n_3
    SLICE_X39Y89         FDRE                                         r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_isr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.477    12.656    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/ap_clk
    SLICE_X39Y89         FDRE                                         r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_isr_reg[1]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X39Y89         FDRE (Setup_fdre_C_D)        0.031    12.762    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_isr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                         -11.915    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 design_1_i/skip_prefetch_0/inst/mul_reg_551_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/skip_prefetch_0/inst/ap_enable_reg_pp0_iter1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.967ns  (logic 5.149ns (57.419%)  route 3.818ns (42.581%))
  Logic Levels:           22  (CARRY4=17 LUT1=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.638     2.932    design_1_i/skip_prefetch_0/inst/ap_clk
    SLICE_X42Y70         FDRE                                         r  design_1_i/skip_prefetch_0/inst/mul_reg_551_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.478     3.410 f  design_1_i/skip_prefetch_0/inst/mul_reg_551_reg[5]/Q
                         net (fo=1, routed)           0.678     4.088    design_1_i/skip_prefetch_0/inst/mul_reg_551[5]
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.301     4.389 r  design_1_i/skip_prefetch_0/inst/int_ap_start_i_199/O
                         net (fo=1, routed)           0.000     4.389    design_1_i/skip_prefetch_0/inst/int_ap_start_i_199_n_3
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.939 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_191/CO[3]
                         net (fo=1, routed)           0.000     4.939    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_191_n_3
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_186/CO[3]
                         net (fo=1, routed)           0.000     5.053    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_186_n_3
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_181/CO[3]
                         net (fo=1, routed)           0.000     5.167    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_181_n_3
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_176/CO[3]
                         net (fo=1, routed)           0.009     5.290    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_176_n_3
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.404 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_171/CO[3]
                         net (fo=1, routed)           0.000     5.404    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_171_n_3
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.518 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000     5.518    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_154_n_3
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.632 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000     5.632    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_138_n_3
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.746 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_101/CO[3]
                         net (fo=1, routed)           0.000     5.746    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_101_n_3
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.080 f  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_153/O[1]
                         net (fo=1, routed)           0.574     6.654    design_1_i/skip_prefetch_0/inst/neg_mul_fu_381_p2[37]
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.303     6.957 r  design_1_i/skip_prefetch_0/inst/int_ap_start_i_136/O
                         net (fo=1, routed)           0.000     6.957    design_1_i/skip_prefetch_0/inst/int_ap_start_i_136_n_3
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.507 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000     7.507    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_100_n_3
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.621    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_80_n_3
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.735 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_75/CO[3]
                         net (fo=1, routed)           0.000     7.735    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_75_n_3
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.849 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_48/CO[3]
                         net (fo=1, routed)           0.000     7.849    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_48_n_3
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.963 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.963    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_43_n_3
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.077 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.077    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_29_n_3
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.390 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_25/O[3]
                         net (fo=2, routed)           0.631     9.021    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/neg_ti_fu_410_p2[27]
    SLICE_X41Y85         LUT6 (Prop_lut6_I3_O)        0.306     9.327 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_23/O
                         net (fo=1, routed)           0.433     9.760    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_23_n_3
    SLICE_X41Y85         LUT5 (Prop_lut5_I0_O)        0.124     9.884 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_6/O
                         net (fo=1, routed)           0.472    10.356    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_6_n_3
    SLICE_X41Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.754 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_reg_i_2/CO[3]
                         net (fo=12, routed)          1.021    11.775    design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/CO[0]
    SLICE_X41Y85         LUT5 (Prop_lut5_I3_O)        0.124    11.899 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/ap_enable_reg_pp0_iter1_i_1/O
                         net (fo=1, routed)           0.000    11.899    design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U_n_26
    SLICE_X41Y85         FDRE                                         r  design_1_i/skip_prefetch_0/inst/ap_enable_reg_pp0_iter1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.474    12.653    design_1_i/skip_prefetch_0/inst/ap_clk
    SLICE_X41Y85         FDRE                                         r  design_1_i/skip_prefetch_0/inst/ap_enable_reg_pp0_iter1_reg/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X41Y85         FDRE (Setup_fdre_C_D)        0.029    12.757    design_1_i/skip_prefetch_0/inst/ap_enable_reg_pp0_iter1_reg
  -------------------------------------------------------------------
                         required time                         12.757    
                         arrival time                         -11.899    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.920ns  (required time - arrival time)
  Source:                 design_1_i/skip_prefetch_0/inst/mul_reg_551_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_isr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.906ns  (logic 5.149ns (57.815%)  route 3.757ns (42.185%))
  Logic Levels:           22  (CARRY4=17 LUT1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.638     2.932    design_1_i/skip_prefetch_0/inst/ap_clk
    SLICE_X42Y70         FDRE                                         r  design_1_i/skip_prefetch_0/inst/mul_reg_551_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.478     3.410 f  design_1_i/skip_prefetch_0/inst/mul_reg_551_reg[5]/Q
                         net (fo=1, routed)           0.678     4.088    design_1_i/skip_prefetch_0/inst/mul_reg_551[5]
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.301     4.389 r  design_1_i/skip_prefetch_0/inst/int_ap_start_i_199/O
                         net (fo=1, routed)           0.000     4.389    design_1_i/skip_prefetch_0/inst/int_ap_start_i_199_n_3
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.939 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_191/CO[3]
                         net (fo=1, routed)           0.000     4.939    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_191_n_3
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_186/CO[3]
                         net (fo=1, routed)           0.000     5.053    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_186_n_3
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_181/CO[3]
                         net (fo=1, routed)           0.000     5.167    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_181_n_3
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_176/CO[3]
                         net (fo=1, routed)           0.009     5.290    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_176_n_3
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.404 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_171/CO[3]
                         net (fo=1, routed)           0.000     5.404    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_171_n_3
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.518 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000     5.518    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_154_n_3
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.632 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000     5.632    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_138_n_3
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.746 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_101/CO[3]
                         net (fo=1, routed)           0.000     5.746    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_101_n_3
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.080 f  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_153/O[1]
                         net (fo=1, routed)           0.574     6.654    design_1_i/skip_prefetch_0/inst/neg_mul_fu_381_p2[37]
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.303     6.957 r  design_1_i/skip_prefetch_0/inst/int_ap_start_i_136/O
                         net (fo=1, routed)           0.000     6.957    design_1_i/skip_prefetch_0/inst/int_ap_start_i_136_n_3
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.507 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000     7.507    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_100_n_3
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.621    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_80_n_3
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.735 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_75/CO[3]
                         net (fo=1, routed)           0.000     7.735    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_75_n_3
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.849 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_48/CO[3]
                         net (fo=1, routed)           0.000     7.849    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_48_n_3
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.963 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.963    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_43_n_3
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.077 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.077    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_29_n_3
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.390 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_25/O[3]
                         net (fo=2, routed)           0.631     9.021    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/neg_ti_fu_410_p2[27]
    SLICE_X41Y85         LUT6 (Prop_lut6_I3_O)        0.306     9.327 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_23/O
                         net (fo=1, routed)           0.433     9.760    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_23_n_3
    SLICE_X41Y85         LUT5 (Prop_lut5_I0_O)        0.124     9.884 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_6/O
                         net (fo=1, routed)           0.472    10.356    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_6_n_3
    SLICE_X41Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.754 f  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_reg_i_2/CO[3]
                         net (fo=12, routed)          0.960    11.714    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/CO[0]
    SLICE_X39Y87         LUT6 (Prop_lut6_I4_O)        0.124    11.838 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_isr[0]_i_1/O
                         net (fo=1, routed)           0.000    11.838    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_isr[0]_i_1_n_3
    SLICE_X39Y87         FDRE                                         r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_isr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.475    12.654    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/ap_clk
    SLICE_X39Y87         FDRE                                         r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_isr_reg[0]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X39Y87         FDRE (Setup_fdre_C_D)        0.029    12.758    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_isr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                         -11.838    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 design_1_i/skip_prefetch_0/inst/mul_reg_551_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/skip_prefetch_0/inst/j_reg_209_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.756ns  (logic 5.149ns (58.807%)  route 3.607ns (41.193%))
  Logic Levels:           22  (CARRY4=17 LUT1=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.638     2.932    design_1_i/skip_prefetch_0/inst/ap_clk
    SLICE_X42Y70         FDRE                                         r  design_1_i/skip_prefetch_0/inst/mul_reg_551_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.478     3.410 f  design_1_i/skip_prefetch_0/inst/mul_reg_551_reg[5]/Q
                         net (fo=1, routed)           0.678     4.088    design_1_i/skip_prefetch_0/inst/mul_reg_551[5]
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.301     4.389 r  design_1_i/skip_prefetch_0/inst/int_ap_start_i_199/O
                         net (fo=1, routed)           0.000     4.389    design_1_i/skip_prefetch_0/inst/int_ap_start_i_199_n_3
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.939 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_191/CO[3]
                         net (fo=1, routed)           0.000     4.939    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_191_n_3
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_186/CO[3]
                         net (fo=1, routed)           0.000     5.053    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_186_n_3
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_181/CO[3]
                         net (fo=1, routed)           0.000     5.167    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_181_n_3
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_176/CO[3]
                         net (fo=1, routed)           0.009     5.290    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_176_n_3
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.404 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_171/CO[3]
                         net (fo=1, routed)           0.000     5.404    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_171_n_3
    SLICE_X43Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.518 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_154/CO[3]
                         net (fo=1, routed)           0.000     5.518    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_154_n_3
    SLICE_X43Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.632 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_138/CO[3]
                         net (fo=1, routed)           0.000     5.632    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_138_n_3
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.746 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_101/CO[3]
                         net (fo=1, routed)           0.000     5.746    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_101_n_3
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.080 f  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_153/O[1]
                         net (fo=1, routed)           0.574     6.654    design_1_i/skip_prefetch_0/inst/neg_mul_fu_381_p2[37]
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.303     6.957 r  design_1_i/skip_prefetch_0/inst/int_ap_start_i_136/O
                         net (fo=1, routed)           0.000     6.957    design_1_i/skip_prefetch_0/inst/int_ap_start_i_136_n_3
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.507 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000     7.507    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_100_n_3
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.621    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_80_n_3
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.735 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_75/CO[3]
                         net (fo=1, routed)           0.000     7.735    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_75_n_3
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.849 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_48/CO[3]
                         net (fo=1, routed)           0.000     7.849    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_48_n_3
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.963 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.963    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_43_n_3
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.077 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000     8.077    design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_29_n_3
    SLICE_X44Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.390 r  design_1_i/skip_prefetch_0/inst/int_ap_start_reg_i_25/O[3]
                         net (fo=2, routed)           0.631     9.021    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/neg_ti_fu_410_p2[27]
    SLICE_X41Y85         LUT6 (Prop_lut6_I3_O)        0.306     9.327 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_23/O
                         net (fo=1, routed)           0.433     9.760    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_23_n_3
    SLICE_X41Y85         LUT5 (Prop_lut5_I0_O)        0.124     9.884 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_6/O
                         net (fo=1, routed)           0.472    10.356    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_i_6_n_3
    SLICE_X41Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.754 f  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/int_ap_start_reg_i_2/CO[3]
                         net (fo=12, routed)          0.810    11.564    design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/rs_rdata/CO[0]
    SLICE_X40Y85         LUT6 (Prop_lut6_I5_O)        0.124    11.688 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/rs_rdata/j_reg_209[2]_i_1/O
                         net (fo=1, routed)           0.000    11.688    design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U_n_3
    SLICE_X40Y85         FDRE                                         r  design_1_i/skip_prefetch_0/inst/j_reg_209_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.474    12.653    design_1_i/skip_prefetch_0/inst/ap_clk
    SLICE_X40Y85         FDRE                                         r  design_1_i/skip_prefetch_0/inst/j_reg_209_reg[2]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X40Y85         FDRE (Setup_fdre_C_D)        0.031    12.759    design_1_i/skip_prefetch_0/inst/j_reg_209_reg[2]
  -------------------------------------------------------------------
                         required time                         12.759    
                         arrival time                         -11.688    
  -------------------------------------------------------------------
                         slack                                  1.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/start_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.643%)  route 0.156ns (51.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.547     0.883    design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X50Y83         FDRE                                         r  design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.148     1.031 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[6]/Q
                         net (fo=1, routed)           0.156     1.187    design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq_n_78
    SLICE_X49Y83         FDRE                                         r  design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/start_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.817     1.183    design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/ap_clk
    SLICE_X49Y83         FDRE                                         r  design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/start_addr_reg[9]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X49Y83         FDRE (Hold_fdre_C_D)         0.025     1.173    design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/start_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/start_addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.601%)  route 0.157ns (51.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.548     0.884    design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X50Y86         FDRE                                         r  design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.148     1.032 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[14]/Q
                         net (fo=1, routed)           0.157     1.188    design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq_n_70
    SLICE_X48Y86         FDRE                                         r  design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/start_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.819     1.185    design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/ap_clk
    SLICE_X48Y86         FDRE                                         r  design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/start_addr_reg[17]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y86         FDRE (Hold_fdre_C_D)         0.023     1.173    design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/start_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/start_addr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.148ns (47.717%)  route 0.162ns (52.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.548     0.884    design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X50Y86         FDRE                                         r  design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.148     1.032 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[15]/Q
                         net (fo=1, routed)           0.162     1.194    design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq_n_69
    SLICE_X48Y86         FDRE                                         r  design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/start_addr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.819     1.185    design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/ap_clk
    SLICE_X48Y86         FDRE                                         r  design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/start_addr_reg[18]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y86         FDRE (Hold_fdre_C_D)         0.025     1.175    design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/start_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/start_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.278%)  route 0.159ns (51.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.547     0.883    design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X50Y83         FDRE                                         r  design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.148     1.031 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[5]/Q
                         net (fo=1, routed)           0.159     1.189    design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq_n_79
    SLICE_X49Y83         FDRE                                         r  design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/start_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.817     1.183    design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/ap_clk
    SLICE_X49Y83         FDRE                                         r  design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/start_addr_reg[8]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X49Y83         FDRE (Hold_fdre_C_D)         0.022     1.170    design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/start_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/start_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.606%)  route 0.163ns (52.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.548     0.884    design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X50Y86         FDRE                                         r  design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.148     1.032 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq/q_reg[12]/Q
                         net (fo=1, routed)           0.163     1.194    design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/fifo_rreq_n_72
    SLICE_X48Y86         FDRE                                         r  design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/start_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.819     1.185    design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/ap_clk
    SLICE_X48Y86         FDRE                                         r  design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/start_addr_reg[15]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y86         FDRE (Hold_fdre_C_D)         0.022     1.172    design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/start_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/skip_prefetch_0/inst/a2_sum_reg_519_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/skip_prefetch_0/inst/A_BUS_addr_reg_524_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.182%)  route 0.219ns (60.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.548     0.884    design_1_i/skip_prefetch_0/inst/ap_clk
    SLICE_X51Y84         FDRE                                         r  design_1_i/skip_prefetch_0/inst/a2_sum_reg_519_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/skip_prefetch_0/inst/a2_sum_reg_519_reg[6]/Q
                         net (fo=2, routed)           0.219     1.243    design_1_i/skip_prefetch_0/inst/a2_sum_reg_519[6]
    SLICE_X48Y85         FDRE                                         r  design_1_i/skip_prefetch_0/inst/A_BUS_addr_reg_524_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.819     1.185    design_1_i/skip_prefetch_0/inst/ap_clk
    SLICE_X48Y85         FDRE                                         r  design_1_i/skip_prefetch_0/inst/A_BUS_addr_reg_524_reg[6]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y85         FDRE (Hold_fdre_C_D)         0.066     1.216    design_1_i/skip_prefetch_0/inst/A_BUS_addr_reg_524_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/rs_rdata/data_p2_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.634%)  route 0.224ns (61.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.545     0.881    design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/ap_clk
    SLICE_X48Y78         FDRE                                         r  design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[46]/Q
                         net (fo=2, routed)           0.224     1.246    design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/rs_rdata/bus_equal_gen.data_buf_reg[63][14]
    SLICE_X51Y80         FDRE                                         r  design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/rs_rdata/data_p2_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.810     1.176    design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X51Y80         FDRE                                         r  design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/rs_rdata/data_p2_reg[46]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X51Y80         FDRE (Hold_fdre_C_D)         0.076     1.217    design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/rs_rdata/data_p2_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.281%)  route 0.114ns (44.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.558     0.894    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/ap_clk
    SLICE_X33Y94         FDRE                                         r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/rdata_reg[15]/Q
                         net (fo=1, routed)           0.114     1.149    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X34Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.557     0.893    design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/ap_clk
    SLICE_X33Y92         FDRE                                         r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/skip_prefetch_0/inst/skip_prefetch_CFG_s_axi_U/rdata_reg[9]/Q
                         net (fo=1, routed)           0.117     1.150    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.228%)  route 0.193ns (57.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.655     0.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y103        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.193     1.325    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.283    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y15    design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y15    design_1_i/skip_prefetch_0/inst/skip_prefetch_A_BUS_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y28    design_1_i/skip_prefetch_0/inst/skip_prefetch_PREF_WINDOW_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y28    design_1_i/skip_prefetch_0/inst/skip_prefetch_PREF_WINDOW_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y17    design_1_i/skip_prefetch_0/inst/buff_U/skip_prefetch_buff_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y17    design_1_i/skip_prefetch_0/inst/buff_U/skip_prefetch_buff_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y29     design_1_i/skip_prefetch_0/inst/skip_prefetch_mulbkb_U0/skip_prefetch_mulbkb_MulnS_0_U/buff1_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y30     design_1_i/skip_prefetch_0/inst/skip_prefetch_mulbkb_U0/skip_prefetch_mulbkb_MulnS_0_U/buff2_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y28     design_1_i/skip_prefetch_0/inst/skip_prefetch_mulbkb_U0/skip_prefetch_mulbkb_MulnS_0_U/buff0_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y66    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y67    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y67    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y72    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y72    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y72    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y72    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y72    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y72    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y72    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y72    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y67    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y67    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.886ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.580ns (16.518%)  route 2.931ns (83.482%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.619     2.913    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y75         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.456     3.369 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.465     3.834    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X50Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.958 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=98, routed)          2.466     6.424    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X27Y64         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.516    12.695    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y64         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.129    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X27Y64         FDPE (Recov_fdpe_C_PRE)     -0.359    12.311    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.311    
                         arrival time                          -6.424    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.580ns (16.518%)  route 2.931ns (83.482%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.619     2.913    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y75         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.456     3.369 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.465     3.834    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X50Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.958 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=98, routed)          2.466     6.424    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X27Y64         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.516    12.695    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y64         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.129    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X27Y64         FDPE (Recov_fdpe_C_PRE)     -0.359    12.311    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.311    
                         arrival time                          -6.424    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.580ns (16.518%)  route 2.931ns (83.482%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.619     2.913    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y75         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.456     3.369 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.465     3.834    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X50Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.958 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=98, routed)          2.466     6.424    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X27Y64         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.516    12.695    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y64         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.129    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X27Y64         FDPE (Recov_fdpe_C_PRE)     -0.359    12.311    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.311    
                         arrival time                          -6.424    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.580ns (16.518%)  route 2.931ns (83.482%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.619     2.913    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y75         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.456     3.369 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.465     3.834    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X50Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.958 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=98, routed)          2.466     6.424    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X27Y64         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.516    12.695    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y64         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.129    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X27Y64         FDPE (Recov_fdpe_C_PRE)     -0.359    12.311    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.311    
                         arrival time                          -6.424    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             6.966ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 0.580ns (24.330%)  route 1.804ns (75.670%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.619     2.913    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y75         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.456     3.369 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.465     3.834    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X50Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.958 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=98, routed)          1.339     5.297    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X45Y68         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.468    12.647    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X45Y68         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.129    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X45Y68         FDPE (Recov_fdpe_C_PRE)     -0.359    12.263    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.263    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  6.966    

Slack (MET) :             6.966ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 0.580ns (24.330%)  route 1.804ns (75.670%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.619     2.913    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X51Y75         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.456     3.369 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.465     3.834    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X50Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.958 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=98, routed)          1.339     5.297    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X45Y68         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.468    12.647    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X45Y68         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.129    12.776    
                         clock uncertainty           -0.154    12.622    
    SLICE_X45Y68         FDPE (Recov_fdpe_C_PRE)     -0.359    12.263    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.263    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  6.966    

Slack (MET) :             7.122ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.773ns (32.971%)  route 1.571ns (67.029%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 12.630 - 10.000 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.619     2.913    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X50Y74         FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.478     3.391 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     4.244    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X50Y74         LUT2 (Prop_lut2_I1_O)        0.295     4.539 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=4, routed)           0.718     5.257    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1
    SLICE_X51Y73         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.451    12.630    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y73         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.263    12.893    
                         clock uncertainty           -0.154    12.739    
    SLICE_X51Y73         FDPE (Recov_fdpe_C_PRE)     -0.359    12.380    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                          -5.257    
  -------------------------------------------------------------------
                         slack                                  7.122    

Slack (MET) :             7.122ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.773ns (32.971%)  route 1.571ns (67.029%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 12.630 - 10.000 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.619     2.913    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X50Y74         FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.478     3.391 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     4.244    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X50Y74         LUT2 (Prop_lut2_I1_O)        0.295     4.539 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=4, routed)           0.718     5.257    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1
    SLICE_X51Y73         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.451    12.630    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y73         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.263    12.893    
                         clock uncertainty           -0.154    12.739    
    SLICE_X51Y73         FDPE (Recov_fdpe_C_PRE)     -0.359    12.380    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                          -5.257    
  -------------------------------------------------------------------
                         slack                                  7.122    

Slack (MET) :             7.122ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.773ns (32.971%)  route 1.571ns (67.029%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 12.630 - 10.000 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.619     2.913    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X50Y74         FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.478     3.391 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     4.244    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X50Y74         LUT2 (Prop_lut2_I1_O)        0.295     4.539 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=4, routed)           0.718     5.257    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1
    SLICE_X51Y73         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.451    12.630    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y73         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.263    12.893    
                         clock uncertainty           -0.154    12.739    
    SLICE_X51Y73         FDPE (Recov_fdpe_C_PRE)     -0.359    12.380    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                          -5.257    
  -------------------------------------------------------------------
                         slack                                  7.122    

Slack (MET) :             7.133ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.718ns (31.380%)  route 1.570ns (68.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.694     2.988    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X28Y63         FDRE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y63         FDRE (Prop_fdre_C_Q)         0.419     3.407 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     4.256    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X28Y63         LUT2 (Prop_lut2_I1_O)        0.299     4.555 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=4, routed)           0.721     5.276    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1
    SLICE_X27Y66         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        1.514    12.693    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y66         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.229    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X27Y66         FDPE (Recov_fdpe_C_PRE)     -0.359    12.409    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                          -5.276    
  -------------------------------------------------------------------
                         slack                                  7.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.486%)  route 0.156ns (52.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.540     0.876    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y73         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.017 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.156     1.173    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X45Y73         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.809     1.175    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X45Y73         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X45Y73         FDCE (Remov_fdce_C_CLR)     -0.092     1.048    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.486%)  route 0.156ns (52.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.540     0.876    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y73         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.017 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.156     1.173    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X45Y73         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.809     1.175    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X45Y73         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.035     1.140    
    SLICE_X45Y73         FDPE (Remov_fdpe_C_PRE)     -0.095     1.045    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.486%)  route 0.156ns (52.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.540     0.876    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y73         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.017 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.156     1.173    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X45Y73         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.809     1.175    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X45Y73         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.035     1.140    
    SLICE_X45Y73         FDPE (Remov_fdpe_C_PRE)     -0.095     1.045    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.429%)  route 0.199ns (58.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.540     0.876    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y73         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.017 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.199     1.216    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X47Y73         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.809     1.175    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X47Y73         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X47Y73         FDCE (Remov_fdce_C_CLR)     -0.092     1.048    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.429%)  route 0.199ns (58.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.540     0.876    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y73         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.017 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.199     1.216    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X47Y73         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.809     1.175    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X47Y73         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X47Y73         FDCE (Remov_fdce_C_CLR)     -0.092     1.048    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.429%)  route 0.199ns (58.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.540     0.876    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y73         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.017 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.199     1.216    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X47Y73         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.809     1.175    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X47Y73         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X47Y73         FDCE (Remov_fdce_C_CLR)     -0.092     1.048    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.429%)  route 0.199ns (58.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.540     0.876    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y73         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.017 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.199     1.216    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X47Y73         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.809     1.175    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X47Y73         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X47Y73         FDCE (Remov_fdce_C_CLR)     -0.092     1.048    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.429%)  route 0.199ns (58.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.540     0.876    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y73         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.017 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.199     1.216    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X47Y73         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.809     1.175    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X47Y73         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X47Y73         FDPE (Remov_fdpe_C_PRE)     -0.095     1.045    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.029%)  route 0.220ns (60.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.540     0.876    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y73         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.017 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.220     1.237    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X45Y72         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.811     1.177    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X45Y72         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X45Y72         FDCE (Remov_fdce_C_CLR)     -0.092     1.050    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.029%)  route 0.220ns (60.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.540     0.876    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X51Y73         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDPE (Prop_fdpe_C_Q)         0.141     1.017 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=20, routed)          0.220     1.237    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X45Y72         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3358, routed)        0.811     1.177    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X45Y72         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.035     1.142    
    SLICE_X45Y72         FDCE (Remov_fdce_C_CLR)     -0.092     1.050    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.187    





