
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.097148                       # Number of seconds simulated
sim_ticks                                 97147900500                       # Number of ticks simulated
final_tick                                97147900500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 393248                       # Simulator instruction rate (inst/s)
host_op_rate                                   418064                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              874581526                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669856                       # Number of bytes of host memory used
host_seconds                                   111.08                       # Real time elapsed on the host
sim_insts                                    43681711                       # Number of instructions simulated
sim_ops                                      46438296                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  97147900500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         156320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        5388640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5544960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       156320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        156320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       349728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          349728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            4885                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          168395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              173280                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        10929                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10929                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1609093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          55468414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              57077507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1609093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1609093                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3599954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3599954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3599954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1609093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         55468414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             60677462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      8385.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      4885.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    165585.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014012804500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          476                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          476                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              371100                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               8025                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      173280                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10929                       # Number of write requests accepted
system.mem_ctrls.readBursts                    173280                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10929                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               10910080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  179840                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  535040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5544960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               349728                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2810                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2544                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             32247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              187                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   97147822500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                173280                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                10929                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  170466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        27550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    415.363485                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   254.201858                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   351.547231                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8049     29.22%     29.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4476     16.25%     45.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2421      8.79%     54.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1832      6.65%     60.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1760      6.39%     67.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1816      6.59%     73.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2816     10.22%     84.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1205      4.37%     88.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3175     11.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        27550                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          476                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     357.319328                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    215.843888                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    324.466563                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           155     32.56%     32.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           66     13.87%     46.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           76     15.97%     62.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           56     11.76%     74.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           43      9.03%     83.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           19      3.99%     87.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           20      4.20%     91.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           17      3.57%     94.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           13      2.73%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            8      1.68%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.21%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.21%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.21%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           476                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.563025                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.542354                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.834908                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              104     21.85%     21.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.63%     22.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              366     76.89%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.63%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           476                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       156320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      5298720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       267520                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1609092.931452492019                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 54542815.364290863276                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2753739.387296383269                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         4885                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       168395                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        10929                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    161197250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7144404250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2286892681500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32998.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42426.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 209249947.98                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   4109289000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              7305601500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  852350000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24105.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42855.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       112.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         5.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     57.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.53                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   143797                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7476                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.16                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     527378.26                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                115618020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 61429665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               648104940                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               40068720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         6470315280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2729569260                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            327934560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     23639940030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      9144060480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       4578767820                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            47760185115                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            491.623441                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          90297432250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    586631500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2737020000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  14643645250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  23812714000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3526085000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  51841804750                       # Time in different power states
system.mem_ctrls_1.actEnergy                 81138960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 43122585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               569050860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3570480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         5478286320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2127630450                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            301498080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     19941072090                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      7957362240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       7566320640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            44073559275                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            453.674851                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          91687318750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    561561000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2317380000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  27234139500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  20722392500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2581599000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  43730828500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  97147900500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  97147900500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  97147900500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  97147900500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  97147900500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     97147900500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        194295801                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    43681711                       # Number of instructions committed
system.cpu.committedOps                      46438296                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              36551152                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      479840                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      9756863                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     36551152                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            62405820                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21331323                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            167328399                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            30215580                       # number of times the CC registers were written
system.cpu.num_mem_refs                      14199997                       # number of memory refs
system.cpu.num_load_insts                     9180679                       # Number of load instructions
system.cpu.num_store_insts                    5019318                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  194295801                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          10612420                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  32367985     69.48%     69.48% # Class of executed instruction
system.cpu.op_class::IntMult                    19468      0.04%     69.52% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::MemRead                  9180679     19.71%     89.23% # Class of executed instruction
system.cpu.op_class::MemWrite                 5019302     10.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46587450                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  97147900500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.114725                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            14101898                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            675916                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.863388                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            258500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.114725                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992636                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992636                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           63                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          14777814                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         14777814                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  97147900500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      8431222                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8431222                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      4804300                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4804300                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        95230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95230                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        95230                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95230                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     13235522                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13235522                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     13235522                       # number of overall hits
system.cpu.dcache.overall_hits::total        13235522                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       617817                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        617817                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        58099                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        58099                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       675916                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         675916                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       675916                       # number of overall misses
system.cpu.dcache.overall_misses::total        675916                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21185798000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21185798000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1511323500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1511323500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  22697121500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22697121500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  22697121500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22697121500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      9049039                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9049039                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      4862399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     13911438                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13911438                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     13911438                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13911438                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.068274                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.068274                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011949                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011949                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.048587                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048587                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.048587                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048587                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34291.380781                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34291.380781                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 26012.900394                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26012.900394                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33579.796158                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33579.796158                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33579.796158                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33579.796158                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       357708                       # number of writebacks
system.cpu.dcache.writebacks::total            357708                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       617817                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       617817                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        58099                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        58099                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       675916                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       675916                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       675916                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       675916                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  20567981000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  20567981000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1453224500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1453224500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22021205500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22021205500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22021205500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22021205500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.068274                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.068274                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011949                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011949                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048587                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048587                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048587                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048587                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33291.380781                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33291.380781                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 25012.900394                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25012.900394                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 32579.796158                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32579.796158                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32579.796158                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32579.796158                       # average overall mshr miss latency
system.cpu.dcache.replacements                 675660                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  97147900500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.993108                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            43814015                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1404486                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             31.195765                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.993108                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999892                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999892                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          45218501                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         45218501                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  97147900500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     42409529                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42409529                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     42409529                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42409529                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     42409529                       # number of overall hits
system.cpu.icache.overall_hits::total        42409529                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1404486                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1404486                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst      1404486                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1404486                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1404486                       # number of overall misses
system.cpu.icache.overall_misses::total       1404486                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  18641516000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  18641516000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst  18641516000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  18641516000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  18641516000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  18641516000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     43814015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43814015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     43814015                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43814015                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     43814015                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43814015                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.032056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.032056                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.032056                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.032056                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.032056                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.032056                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13272.838604                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13272.838604                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13272.838604                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13272.838604                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13272.838604                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13272.838604                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1404422                       # number of writebacks
system.cpu.icache.writebacks::total           1404422                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1404486                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1404486                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst      1404486                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1404486                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1404486                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1404486                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  17237030000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  17237030000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  17237030000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  17237030000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  17237030000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  17237030000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.032056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.032056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.032056                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.032056                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.032056                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.032056                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12272.838604                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12272.838604                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12272.838604                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12272.838604                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12272.838604                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12272.838604                       # average overall mshr miss latency
system.cpu.icache.replacements                1404422                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  97147900500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   511.867174                       # Cycle average of tags in use
system.l2.tags.total_refs                     4100704                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    203011                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     20.199418                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      93.048751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        54.105949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       364.712475                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.181736                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.105676                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.712329                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999741                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          321                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  66360627                       # Number of tag accesses
system.l2.tags.data_accesses                 66360627                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  97147900500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks       357708                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           357708                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks      1379481                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1379481                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data             55125                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 55125                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst        1399601                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1399601                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        452396                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            452396                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst              1399601                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               507521                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1907122                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1399601                       # number of overall hits
system.l2.overall_hits::.cpu.data              507521                       # number of overall hits
system.l2.overall_hits::total                 1907122                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data            2974                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2974                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         4885                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4885                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data       165421                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          165421                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               4885                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             168395                       # number of demand (read+write) misses
system.l2.demand_misses::total                 173280                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              4885                       # number of overall misses
system.l2.overall_misses::.cpu.data            168395                       # number of overall misses
system.l2.overall_misses::total                173280                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data    787263500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     787263500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    409541500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    409541500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data  14890414000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14890414000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    409541500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  15677677500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16087219000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    409541500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  15677677500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16087219000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks       357708                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       357708                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks      1379481                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1379481                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         58099                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             58099                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst      1404486                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1404486                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       617817                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        617817                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst          1404486                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           675916                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2080402                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1404486                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          675916                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2080402                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.051188                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.051188                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.003478                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003478                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.267751                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.267751                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.003478                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.249136                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.083292                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.003478                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.249136                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.083292                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 264715.366510                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 264715.366510                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 83836.540430                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83836.540430                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90015.258039                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90015.258039                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 83836.540430                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 93100.611657                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92839.444829                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 83836.540430                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 93100.611657                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92839.444829                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               10929                       # number of writebacks
system.l2.writebacks::total                     10929                       # number of writebacks
system.l2.CleanEvict_mshr_misses::.writebacks        34147                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         34147                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data         2974                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2974                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         4885                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4885                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       165421                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       165421                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          4885                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        168395                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            173280                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         4885                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       168395                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           173280                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    757523500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    757523500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    360691500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    360691500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  13236204000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13236204000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    360691500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  13993727500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14354419000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    360691500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  13993727500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14354419000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.051188                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.051188                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.003478                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003478                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.267751                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.267751                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.003478                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.249136                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.083292                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.003478                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.249136                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.083292                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 254715.366510                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 254715.366510                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73836.540430                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73836.540430                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80015.258039                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80015.258039                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73836.540430                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 83100.611657                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82839.444829                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73836.540430                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 83100.611657                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82839.444829                       # average overall mshr miss latency
system.l2.replacements                         202499                       # number of replacements
system.membus.snoop_filter.tot_requests        345904                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       172634                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  97147900500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             170306                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10929                       # Transaction distribution
system.membus.trans_dist::CleanEvict           161695                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2974                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2974                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        170306                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       519184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 519184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5894688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5894688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            173280                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  173280    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              173280                       # Request fanout histogram
system.membus.reqLayer0.occupancy           379039000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          567704500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      4160484                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2080084                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        25633                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          64022                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        64009                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           13                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  97147900500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2022303                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       368637                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1404422                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          509522                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            58099                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           58099                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1404486                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       617817                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4213394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2027492                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6240886                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     89885056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     33075968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              122961024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          202499                       # Total snoops (count)
system.tol2bus.snoopTraffic                    349728                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2282901                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.039279                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.194287                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2193244     96.07%     96.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  89644      3.93%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     13      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2282901                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2961307000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1404486000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         675916000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
