0.6
2018.3
Dec  7 2018
00:33:28
E:/git_repositories/img_sim/img_sim/img_sim/img_sim.sim/sim_1/behav/xsim/glbl.v,1713313360,verilog,,,,glbl,,,,,,,,
E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v,1713618550,verilog,,,,tb_top,,,,,,,,
E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/dilation.v,1715258625,verilog,,E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/new/erosion.v,,dilation,,,,,,,,
E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v,1715252791,verilog,,E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v,,im2bw,,,,,,,,
E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/img_pro.v,1715252910,verilog,,E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/new/line_shift_RAM_8bit.v,,img_pro,,,,,,,,
E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/matrix_generate3x3.v,1713425997,verilog,,E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/new/matrix_generate_3x3_8bit.v,,matrix_generate3x3,,,,,,,,
E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/mean_filter.v,1713426335,verilog,,E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v,,mean_filter,,,,,,,,
E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v,1713407579,verilog,,E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sim_1/new/tb_top.v,,rgb2yuv,,,,,,,,
E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1713409270,verilog,,E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/dilation.v,,blk_mem_gen_0,,,,,,,,
E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/ip/shift_RAM_3X3_1bit/sim/shift_RAM_3X3_1bit.vhd,1713313360,vhdl,,,,shift_ram_3x3_1bit,,,,,,,,
E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/ip/shift_RAM_3X3_8bit/sim/shift_RAM_3X3_8bit.vhd,1713338402,vhdl,,,,shift_ram_3x3_8bit,,,,,,,,
E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/new/erosion.v,1713443185,verilog,,E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/im2bw.v,,erosion,,,,,,,,
E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/new/line_shift_RAM_8bit.v,1715248166,verilog,,E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/new/matrix_generate_3x3_8bit.v,,line_shift_RAM_8bit,,,,,,,,
,,,,E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/new/open.v,,matrix_generate_3x3_8bit,,,,,,,,
E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/new/open.v,1713444494,verilog,,E:/git_repositories/img_sim/img_sim/img_sim/img_sim.srcs/sources_1/imports/img_sim/rgb2yuv.v,,open,,,,,,,,
