module _4dividerTB();
    reg [9:0] n, d, r, q;
    reg [3:0] i;
    wire [9:0] no, qo, ro;
    wire [3:0} io;

    _4divider #(10, 4) M1(
        .N   (n),
        .D   (d),
        .R   (r),
        .Q   (q),
        .I   (i),
        .NO  (no),
        .QO  (qo),
        .RO  (ro),
        .IO  (io)
    );

    initial begin
        n = 10'b0000001010;
        d = 10'b0000000101;
        r = 10'b000000000;
        q = 10'b000000000;
        i = 4'b1001;
        #100
        n = 4'b1010;
        d = 10'b000000111;
        r = 10'b000001111;
        i = 4'b0000;
        #100
	$stop;
    end
endmodule