Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sat May  5 11:45:26 2018
| Host         : ubuntu running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_methodology -file Board_Nexys4DDR_methodology_drc_routed.rpt -pb Board_Nexys4DDR_methodology_drc_routed.pb -rpx Board_Nexys4DDR_methodology_drc_routed.rpx
| Design       : Board_Nexys4DDR
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 74
+-----------+----------+--------------------------------------------+------------+
| Rule      | Severity | Description                                | Violations |
+-----------+----------+--------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert               | 1          |
| SYNTH-6   | Warning  | Timing of a block RAM might be sub-optimal | 2          |
| TIMING-18 | Warning  | Missing input or output delay              | 71         |
+-----------+----------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell makeClk/buffers_0_i_1, with 2 or more inputs, drives asynchronous reset pin(s) core/bufferCC_3/buffers_0_reg/PRE, core/bufferCC_3/buffers_1_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core/coreArea_cpu/mainMem/ramList_0_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#2 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance core/coreArea_cpu/mainMem/ramList_1_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on extInt[0] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on nreset relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on pButtons[0] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on pButtons[1] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on pButtons[2] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on pButtons[3] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on pButtons[4] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on pmodA[0] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on pmodA[1] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on pmodA[2] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on pmodA[3] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on pmodA[4] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on pmodA[5] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on pmodA[6] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on pmodA[7] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on rx relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on sSwitches[0] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on sSwitches[10] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on sSwitches[11] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on sSwitches[12] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on sSwitches[13] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on sSwitches[14] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on sSwitches[15] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on sSwitches[1] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on sSwitches[2] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on sSwitches[3] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on sSwitches[4] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on sSwitches[5] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on sSwitches[6] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on sSwitches[7] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on sSwitches[8] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on sSwitches[9] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on dot relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on leds[0] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on leds[10] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on leds[11] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on leds[12] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on leds[13] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on leds[14] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on leds[15] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on leds[1] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on leds[2] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on leds[3] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on leds[4] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on leds[5] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on leds[6] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on leds[7] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on leds[8] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on leds[9] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on rgbLeds[0] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on rgbLeds[1] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on rgbLeds[2] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on rgbLeds[3] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on rgbLeds[4] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on rgbLeds[5] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on segments_a relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on segments_b relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on segments_c relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on segments_d relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on segments_e relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on segments_f relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on segments_g relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on selector[0] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on selector[1] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on selector[2] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on selector[3] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on selector[4] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on selector[5] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on selector[6] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on selector[7] relative to clock(s) clk100Mhz
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on tx relative to clock(s) clk100Mhz
Related violations: <none>


