// Seed: 2927148028
module module_0 ();
  logic id_0;
  type_7(
      .id_0(id_1), .id_1(1 ? 1 : 1 !== 1), .id_2(id_1)
  );
  logic id_2;
  logic id_4;
  logic id_5;
  logic id_6;
  assign id_4 = 1;
  assign id_0 = 1;
endmodule
`timescale 1ps / 1 ps `timescale 1ps / 1ps
