<?xml version='1.0' encoding='UTF-8'?>
<feed xmlns="http://www.w3.org/2005/Atom">
  <id>1</id>
  <title>Libre/Open blockchain / cryptographic ASICs</title>
  <updated>2026-01-19T04:10:17.152335+00:00</updated>
  <author>
    <name>ZmnSCPxj</name>
  </author>
  <timestamp>2021-02-11 08:20:00+00:00</timestamp>
  <generator uri="https://lkiesow.github.io/python-feedgen" version="0.9.0">python-feedgen</generator>
  <entry>
    <id>1</id>
    <title>Libre/Open blockchain / cryptographic ASICs</title>
    <updated>2026-01-19T04:10:17.152364+00:00</updated>
    <link href="https://gnusha.org/pi/bitcoindev/CAPweEDxRUaGDrezZqdM9dm9QrbQtxF_JZND84SQfgX_yQUuvLA@mail.gmail.com/T/#m5c09e8d98293b461b3637ec3c38be656a904d319" rel="alternate"/>
    <summary>The conversation between ZmnSCPxj and Luke Kenneth Casson Leighton presents a comprehensive dialogue on the intricacies of hardware design, particularly focusing on ASICs (Application-Specific Integrated Circuits), test mode security, and the use of open-source tools in hardware development. The discussion begins with the concept of developing a tool to parse Verilog RTL designs for generating mutated versions to check the coverage of test cases. This approach involves creating a wrapper module to connect and compare outputs from both mutated and unmutated versions of a design, highlighting the potential issue that differences in output do not necessarily mean a test case is effectively checking for specific mutations.

Further, the conversation delves into the technical challenges and strategies employed in manual netlist and layout design, emphasizing the advantages of using inverting buffers over non-inverting ones due to size and performance considerations in various technologies. The discourse also acknowledges the limitations of scan chain test generation in detecting manufacturing defects, especially when using latches instead of flip-flops, which complicates the testing of combinational logic between flip-flops.

ZmnSCPxj reflects on the limitations of open-source synthesis tools, specifically mentioning Icarus Verilog's inability to synthesize netlists or support certain Verilog constructs like `always_comb` and `always_ff`. This limitation underscores the broader challenge of ensuring truly open-source hardware design, where the availability of open-source tools that can fully support synthesis and layout processes is critical.

The email shifts focus to the security implications of test modes in mass-produced chips, elucidating how manufacturing defects necessitate test modes but also introduce vulnerabilities, as these modes can potentially allow data exfiltration from flip-flops. ZmnSCPxj proposes several safeguards, including designing secure memory exempt from scan chain generation and implementing physical layout strategies to mitigate risks associated with manufacturing defects and unauthorized access to test modes.

Lastly, the discussion touches on the necessity of robust test mode designs to prevent inadvertent entry into test modes due to environmental factors such as ESD (Electrostatic Discharge) pulses. The risk of sensitive data extraction via test modes is highlighted, along with the importance of designing countermeasures to ensure that devices remain secure even when exposed to targeted ESD attacks.

In conclusion, the exchange between ZmnSCPxj and Luke Kenneth Casson Leighton offers deep insights into the challenges of ASIC design, the importance of test mode security, and the role of open-source tools in facilitating secure and efficient hardware development.</summary>
    <published>2021-02-11T08:20:00+00:00</published>
  </entry>
</feed>
