<map id="lib/Target/AMDGPU/AMDGPUMIRFormatter.h" name="lib/Target/AMDGPU/AMDGPUMIRFormatter.h">
<area shape="rect" id="node1" title="AMDGPU specific overrides of MIRFormatter." alt="" coords="2406,5,2714,32"/>
<area shape="rect" id="node2" href="$AMDGPUMIRFormatter_8cpp.html" title="Implementation of AMDGPU overrides of MIRFormatter." alt="" coords="5,266,328,293"/>
<area shape="rect" id="node3" href="$SIInstrInfo_8h.html" title="Interface definition for SIInstrInfo." alt="" coords="4970,80,5161,121"/>
<area shape="rect" id="node4" href="$AMDGPUExportClustering_8cpp.html" title=" " alt="" coords="4940,169,5191,211"/>
<area shape="rect" id="node5" href="$AMDGPULegalizerInfo_8h.html" title="This file declares the targeting of the Machinelegalizer class for AMDGPU." alt="" coords="9857,169,10124,211"/>
<area shape="rect" id="node12" href="$AMDGPUMacroFusion_8cpp.html" title=" " alt="" coords="5215,169,5463,211"/>
<area shape="rect" id="node13" href="$AMDGPUAsmParser_8cpp.html" title=" " alt="" coords="5487,169,5705,211"/>
<area shape="rect" id="node14" href="$GCNSubtarget_8h.html" title="AMD GCN specific subclass of TargetSubtarget." alt="" coords="4663,177,4916,203"/>
<area shape="rect" id="node42" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo." alt="" coords="2318,259,2509,300"/>
<area shape="rect" id="node49" href="$SIMachineFunctionInfo_8h.html" title=" " alt="" coords="1641,169,1857,211"/>
<area shape="rect" id="node50" href="$SIMachineScheduler_8cpp.html" title="SI Machine Scheduler interface." alt="" coords="5729,169,5945,211"/>
<area shape="rect" id="node6" href="$AMDGPUCallLowering_8cpp.html" title="This file implements the lowering of LLVM calls to machine code calls for GlobalISel." alt="" coords="3287,348,3521,389"/>
<area shape="rect" id="node7" href="$AMDGPULegalizerInfo_8cpp.html" title="This file implements the targeting of the Machinelegalizer class for AMDGPU." alt="" coords="3545,348,3812,389"/>
<area shape="rect" id="node8" href="$AMDGPUPostLegalizerCombiner_8cpp.html" title=" " alt="" coords="9359,259,9595,300"/>
<area shape="rect" id="node9" href="$AMDGPUPreLegalizerCombiner_8cpp.html" title=" " alt="" coords="9620,259,9849,300"/>
<area shape="rect" id="node10" href="$AMDGPURegBankCombiner_8cpp.html" title=" " alt="" coords="9874,259,10107,300"/>
<area shape="rect" id="node11" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget." alt="" coords="3836,355,4135,382"/>
<area shape="rect" id="node15" href="$AMDGPUAnnotateKernelFeatures_8cpp.html" title=" " alt="" coords="5265,259,5532,300"/>
<area shape="rect" id="node16" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code." alt="" coords="2971,259,3208,300"/>
<area shape="rect" id="node17" href="$AMDGPUAtomicOptimizer_8cpp.html" title="This pass optimizes atomic operations by using a single lane of a wavefront to perform the atomic ope..." alt="" coords="5557,259,5811,300"/>
<area shape="rect" id="node18" href="$AMDGPUAttributor_8cpp.html" title=" " alt="" coords="5836,266,6132,293"/>
<area shape="rect" id="node19" href="$AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer." alt="" coords="3232,259,3531,300"/>
<area shape="rect" id="node20" href="$AMDGPUInstCombineIntrinsic_8cpp.html" title=" " alt="" coords="6156,259,6388,300"/>
<area shape="rect" id="node21" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets." alt="" coords="504,259,736,300"/>
<area shape="rect" id="node22" href="$AMDGPULibCalls_8cpp.html" title="This file does AMD library function optimizations." alt="" coords="6412,259,6639,300"/>
<area shape="rect" id="node23" href="$AMDGPULowerKernelArguments_8cpp.html" title=" " alt="" coords="6663,259,6910,300"/>
<area shape="rect" id="node24" href="$AMDGPUMachineCFGStructurizer_8cpp.html" title=" " alt="" coords="6934,259,7197,300"/>
<area shape="rect" id="node25" href="$AMDGPUPromoteAlloca_8cpp.html" title=" " alt="" coords="7221,259,7483,300"/>
<area shape="rect" id="node26" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="761,259,1023,300"/>
<area shape="rect" id="node27" href="$AMDGPUReplaceLDSUseWithPointer_8cpp.html" title=" " alt="" coords="7507,259,7767,300"/>
<area shape="rect" id="node28" href="$AMDGPUResourceUsageAnalysis_8cpp.html" title="Analyzes how many registers and other resources are used by functions." alt="" coords="1047,259,1315,300"/>
<area shape="rect" id="node29" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets." alt="" coords="3555,259,3803,300"/>
<area shape="rect" id="node30" href="$GCNDPPCombine_8cpp.html" title=" " alt="" coords="7791,266,8081,293"/>
<area shape="rect" id="node31" href="$GCNHazardRecognizer_8cpp.html" title=" " alt="" coords="8105,259,8329,300"/>
<area shape="rect" id="node32" href="$GCNNSAReassign_8cpp.html" title="Try to reassign registers on GFX10+ from non&#45;sequential to sequential in NSA image instructions." alt="" coords="1339,266,1631,293"/>
<area shape="rect" id="node33" href="$GCNPreRAOptimizations_8cpp.html" title="This pass combines split register tuple initialization into a single psuedo:" alt="" coords="8354,259,8553,300"/>
<area shape="rect" id="node34" href="$GCNRegPressure_8h.html" title="This file defines the GCNRegPressure class, which tracks registry pressure by bookkeeping number of S..." alt="" coords="8577,259,8780,300"/>
<area shape="rect" id="node35" href="$SIAnnotateControlFlow_8cpp.html" title="Annotates the control flow with hardware specific intrinsics." alt="" coords="8805,259,9025,300"/>
<area shape="rect" id="node36" href="$SIFixSGPRCopies_8cpp.html" title="Copies from VGPR to SGPR registers are illegal and the register coalescer will sometimes generate the..." alt="" coords="9049,266,9335,293"/>
<area shape="rect" id="node37" href="$SIFixVGPRCopies_8cpp.html" title="Add implicit use of exec to vector register copies." alt="" coords="3827,266,4114,293"/>
<area shape="rect" id="node38" href="$SIFoldOperands_8cpp.html" title=" " alt="" coords="1655,259,1843,300"/>
<area shape="rect" id="node39" href="$SIFrameLowering_8cpp.html" title=" " alt="" coords="1868,259,2071,300"/>
<area shape="rect" id="node40" href="$SIInsertHardClauses_8cpp.html" title="Insert s_clause instructions to form hard clauses." alt="" coords="4138,259,4337,300"/>
<area shape="rect" id="node41" href="$SIInsertWaitcnts_8cpp.html" title="Insert wait instructions for memory reads and writes." alt="" coords="2095,259,2294,300"/>
<area shape="rect" id="node43" href="$SILateBranchLowering_8cpp.html" title="This pass mainly lowers early terminate pseudo instructions." alt="" coords="2533,259,2723,300"/>
<area shape="rect" id="node44" href="$SILoadStoreOptimizer_8cpp.html" title=" " alt="" coords="4361,259,4553,300"/>
<area shape="rect" id="node45" href="$SILowerControlFlow_8cpp.html" title="This pass lowers the pseudo control flow instructions to real machine instructions." alt="" coords="4577,259,4777,300"/>
<area shape="rect" id="node46" href="$SILowerI1Copies_8cpp.html" title=" " alt="" coords="4801,259,5001,300"/>
<area shape="rect" id="node47" href="$SILowerSGPRSpills_8cpp.html" title=" " alt="" coords="2747,259,2947,300"/>
<area shape="rect" id="node48" href="$SIMemoryLegalizer_8cpp.html" title="Memory legalizer &#45; implements memory model." alt="" coords="5026,259,5241,300"/>
</map>
