# Compile of TOP_tb.v failed with 1 errors.
# Compile of BOOT.v was successful.
# Compile of GPIO.v was successful.
# Compile of SPI_SLAVE.v was successful.
# Compile of SPIfifoRX.v was successful.
# Compile of TIMER.v was successful.
# 6 compiles, 1 failed with 1 error.
# Compile of TOP_tb.v failed with 1 errors.
# Compile of TOP_tb.v failed with 1 errors.
# Compile of TOP_tb.v failed with 1 errors.
# Compile of TOP_tb.v failed with 1 errors.
# Compile of TOP_tb.v was successful.
vsim -gui work.TOP_tb
# vsim -gui work.TOP_tb 
# Start time: 10:46:16 on May 11,2024
# Loading work.TOP_tb
# Loading work.TOP
# Loading work.BOOT
# Loading work.serv_rf_top
# Loading work.serv_rf_ram_if
# Loading work.serv_rf_ram
# Loading work.serv_top
# Loading work.serv_state
# Loading work.serv_decode
# Loading work.serv_immdec
# Loading work.serv_bufreg
# Loading work.serv_bufreg2
# Loading work.serv_ctrl
# Loading work.serv_alu
# Loading work.serv_rf_if
# Loading work.serv_mem_if
# Loading work.MDU
# Loading work.IMEM
# Loading work.DMEM
# Loading work.SPI_MODULE
# Loading work.SPI_SLAVE
# Loading work.SPIfifo
# Loading work.GPIO_MOD
# Loading work.interrupt
# Loading work.spi_top
# Loading work.spi_regs
# Loading work.pulse_generator
# Loading work.shiftreg
# Loading work.spi_cu
# Loading work.serv_csr
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'GPIO_out'.
#    Time: 0 ps  Iteration: 0  Instance: /TOP_tb/dut File: C:/Users/guill/OneDrive - Universitat de Barcelona/Electronics/TFG/RISCV_SOC/RV_SoC/Testbench/TOP_tb.v Line: 52
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'spi_master'.  Expected 17, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /TOP_tb/spi_master File: C:/Users/guill/OneDrive - Universitat de Barcelona/Electronics/TFG/RISCV_SOC/RV_SoC/Testbench/TOP_tb.v Line: 66
# ** Warning: (vsim-3722) C:/Users/guill/OneDrive - Universitat de Barcelona/Electronics/TFG/RISCV_SOC/RV_SoC/Testbench/TOP_tb.v(66): [TFMPC] - Missing connection for port 'Ss1'.
# ** Warning: (vsim-3722) C:/Users/guill/OneDrive - Universitat de Barcelona/Electronics/TFG/RISCV_SOC/RV_SoC/Testbench/TOP_tb.v(66): [TFMPC] - Missing connection for port 'Ss2'.
# ** Warning: (vsim-3722) C:/Users/guill/OneDrive - Universitat de Barcelona/Electronics/TFG/RISCV_SOC/RV_SoC/Testbench/TOP_tb.v(66): [TFMPC] - Missing connection for port 'Ss3'.
# ** Warning: (vsim-3722) C:/Users/guill/OneDrive - Universitat de Barcelona/Electronics/TFG/RISCV_SOC/RV_SoC/Testbench/TOP_tb.v(66): [TFMPC] - Missing connection for port 'Ss4'.
# ** Warning: (vsim-3722) C:/Users/guill/OneDrive - Universitat de Barcelona/Electronics/TFG/RISCV_SOC/RV_SoC/Testbench/TOP_tb.v(66): [TFMPC] - Missing connection for port 'Ss5'.
# ** Warning: (vsim-3722) C:/Users/guill/OneDrive - Universitat de Barcelona/Electronics/TFG/RISCV_SOC/RV_SoC/Testbench/TOP_tb.v(66): [TFMPC] - Missing connection for port 'Ss6'.
# ** Warning: (vsim-3722) C:/Users/guill/OneDrive - Universitat de Barcelona/Electronics/TFG/RISCV_SOC/RV_SoC/Testbench/TOP_tb.v(66): [TFMPC] - Missing connection for port 'Ss7'.
# Error loading design
# End time: 10:46:17 on May 11,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 15
# Compile of TOP_tb.v was successful.
# Compile of TOP_tb.v was successful.
vsim -gui work.TOP_tb
# vsim -gui work.TOP_tb 
# Start time: 10:49:46 on May 11,2024
# Loading work.TOP_tb
# Loading work.TOP
# Loading work.BOOT
# Loading work.serv_rf_top
# Loading work.serv_rf_ram_if
# Loading work.serv_rf_ram
# Loading work.serv_top
# Loading work.serv_state
# Loading work.serv_decode
# Loading work.serv_immdec
# Loading work.serv_bufreg
# Loading work.serv_bufreg2
# Loading work.serv_ctrl
# Loading work.serv_alu
# Loading work.serv_rf_if
# Loading work.serv_mem_if
# Loading work.MDU
# Loading work.IMEM
# Loading work.DMEM
# Loading work.SPI_MODULE
# Loading work.SPI_SLAVE
# Loading work.SPIfifo
# Loading work.GPIO_MOD
# Loading work.interrupt
# Loading work.spi_top
# Loading work.spi_regs
# Loading work.pulse_generator
# Loading work.shiftreg
# Loading work.spi_cu
# Loading work.serv_csr
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'spi_master'.  Expected 17, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /TOP_tb/spi_master File: C:/Users/guill/OneDrive - Universitat de Barcelona/Electronics/TFG/RISCV_SOC/RV_SoC/Testbench/TOP_tb.v Line: 69
# ** Warning: (vsim-3722) C:/Users/guill/OneDrive - Universitat de Barcelona/Electronics/TFG/RISCV_SOC/RV_SoC/Testbench/TOP_tb.v(69): [TFMPC] - Missing connection for port 'Ss1'.
# ** Warning: (vsim-3722) C:/Users/guill/OneDrive - Universitat de Barcelona/Electronics/TFG/RISCV_SOC/RV_SoC/Testbench/TOP_tb.v(69): [TFMPC] - Missing connection for port 'Ss2'.
# ** Warning: (vsim-3722) C:/Users/guill/OneDrive - Universitat de Barcelona/Electronics/TFG/RISCV_SOC/RV_SoC/Testbench/TOP_tb.v(69): [TFMPC] - Missing connection for port 'Ss3'.
# ** Warning: (vsim-3722) C:/Users/guill/OneDrive - Universitat de Barcelona/Electronics/TFG/RISCV_SOC/RV_SoC/Testbench/TOP_tb.v(69): [TFMPC] - Missing connection for port 'Ss4'.
# ** Warning: (vsim-3722) C:/Users/guill/OneDrive - Universitat de Barcelona/Electronics/TFG/RISCV_SOC/RV_SoC/Testbench/TOP_tb.v(69): [TFMPC] - Missing connection for port 'Ss5'.
# ** Warning: (vsim-3722) C:/Users/guill/OneDrive - Universitat de Barcelona/Electronics/TFG/RISCV_SOC/RV_SoC/Testbench/TOP_tb.v(69): [TFMPC] - Missing connection for port 'Ss6'.
# ** Warning: (vsim-3722) C:/Users/guill/OneDrive - Universitat de Barcelona/Electronics/TFG/RISCV_SOC/RV_SoC/Testbench/TOP_tb.v(69): [TFMPC] - Missing connection for port 'Ss7'.
# WARNING: No extended dataflow license exists
add wave -position insertpoint sim:/TOP_tb/*
run -all
# [Info-   32.00 ns] Reset
# [Info-   32.00 ns] Reset PROGN
# [Info-   94.00 ns] Comen√ßem a programar
# La dada es: xx
# La dada es: 64646464
# S'han carregat         357 dades
# End of BOOT
# [Info- 2408872.00 ns] Final programacio
# [Info- 2408872.00 ns] Pasem a lectura 
# [Info- 2408872.00 ns] Reset PROGN
# La dada es: 63
# 00000000
# [Info- 4824732.00 ns] Final lectura 
# [Info- 4824732.00 ns] General RST 
# [Info- 4824732.00 ns] Reset
# La dada es: 13
# La dada es: 02
# ** Note: $stop    : C:/Users/guill/OneDrive - Universitat de Barcelona/Electronics/TFG/RISCV_SOC/RV_SoC/Testbench/TOP_tb.v(156)
#    Time: 5988412 ns  Iteration: 0  Instance: /TOP_tb
# Break in Module TOP_tb at C:/Users/guill/OneDrive - Universitat de Barcelona/Electronics/TFG/RISCV_SOC/RV_SoC/Testbench/TOP_tb.v line 156
# End time: 10:53:01 on May 11,2024, Elapsed time: 0:03:15
# Errors: 0, Warnings: 11
