// Seed: 1758431600
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input tri id_2,
    input supply1 id_3,
    output supply0 id_4,
    output wire id_5,
    input wire id_6,
    input uwire id_7,
    input tri0 module_0,
    input tri id_9
);
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    output logic id_2,
    input uwire id_3,
    output wire id_4
    , id_18,
    input uwire id_5,
    output uwire id_6,
    input wire id_7,
    input wand id_8,
    input wand id_9,
    input uwire id_10,
    input wand id_11,
    input tri0 id_12,
    output supply1 id_13,
    input wor id_14,
    output tri0 id_15,
    output wand id_16
);
  always @(posedge 1'b0) id_2 <= 1 - {1, 1};
  module_0(
      id_7, id_11, id_0, id_3, id_13, id_13, id_3, id_10, id_11, id_10
  );
endmodule
