# DIGITAL VLSI SOC DESIGN AND PLANNING

## Day 1 - Inception of Open-Source EDA, OpenLANE, and Sky130 PDK

### [1. How to Talk to Computers](#how-to-talk-to-computers)
- [Introduction to QFN-48 Package, Chip, Pads, Core, Die, and IPs](#introduction-to-qfn-48-package-chip-pads-core-die-and-ips)
- [Introduction to RISC-V](#introduction-to-risc-v)
- [From Software Applications to Hardware](#from-software-applications-to-hardware)

### [2. SoC Design and OpenLANE](#soc-design-and-openlane)
- [Introduction to All Components of Open-Source Digital ASIC Design](#introduction-to-all-components-of-open-source-digital-asic-design)
- [Simplified RTL2GDS Flow](#simplified-rtl2gds-flow)
- [Introduction to OpenLANE and Strive Chipsets](#introduction-to-openlane-and-strive-chipsets)
- [Introduction to OpenLANE Detailed ASIC Design Flow](#introduction-to-openlane-detailed-asic-design-flow)

### [3. Get Familiar with Open-Source EDA Tools](#get-familiar-with-open-source-eda-tools)
- [OpenLANE Directory Structure in Detail](#openlane-directory-structure-in-detail)
- [Design Preparation Step](#design-preparation-step)
- [Review Files After Design Prep and Run Synthesis](#review-files-after-design-prep-and-run-synthesis)
- [OpenLANE Project Git Link Description](#openlane-project-git-link-description)
- [Steps to Characterize Synthesis Results](#steps-to-characterize-synthesis-results)

---

## Introduction to QFN-48 Package, Chip, Pads, Core, Die, and IPs
(Provide content here...)

## Introduction to RISC-V
(Provide content here...)

## From Software Applications to Hardware
(Provide content here...)

## Introduction to All Components of Open-Source Digital ASIC Design
(Provide content here...)

## Simplified RTL2GDS Flow
(Provide content here...)

## Introduction to OpenLANE and Strive Chipsets
(Provide content here...)

## Introduction to OpenLANE Detailed ASIC Design Flow
(Provide content here...)

## OpenLANE Directory Structure in Detail
(Provide content here...)

## Design Preparation Step
(Provide content here...)

## Review Files After Design Prep and Run Synthesis
(Provide content here...)

## OpenLANE Project Git Link Description
(Provide content here...)

## Steps to Characterize Synthesis Results
(Provide content here...)




