0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/escar/OneDrive/Documentos/GitHub/xup_fpga_vivado_flow/vivado_tutorial/lab1/lab1.sim/sim_1/impl/timing/xsim/lab1_tb_time_impl.v,1689761107,verilog,,C:/Users/escar/OneDrive/Documentos/GitHub/xup_fpga_vivado_flow/vivado_tutorial/lab1/lab1.srcs/sim_1/imports/lab1/lab1_tb.v,,glbl;lab1,,,,,,,,
C:/Users/escar/OneDrive/Documentos/GitHub/xup_fpga_vivado_flow/vivado_tutorial/lab1/lab1.srcs/sim_1/imports/lab1/lab1_tb.v,1689755263,verilog,,,,lab1_tb,,,,,,,,
