<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2019.1 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="40" Path="/home/luca/hw/ovc/firmware/ovc3/test_board/vivado/test_board.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="91da508452b54664885f1b79e194ceec"/>
    <Option Name="Part" Val="xczu3eg-sfvc784-1-e"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirXcelium" Val="$PCACHEDIR/compile_simlib/xcelium"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val="trenz.biz:te0820_3eg_1e:part0:2.0"/>
    <Option Name="BoardPartRepoPaths" Val="$PPRDIR/../board_files"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="ProjectType" Val="Default"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../ip_lib"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSAVendor" Val="xilinx"/>
    <Option Name="DSABoardId" Val="te0820_3eg_1e"/>
    <Option Name="DSANumComputeUnits" Val="60"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="15"/>
    <Option Name="WTModelSimExportSim" Val="15"/>
    <Option Name="WTQuestaExportSim" Val="15"/>
    <Option Name="WTIesExportSim" Val="15"/>
    <Option Name="WTVcsExportSim" Val="15"/>
    <Option Name="WTRivieraExportSim" Val="15"/>
    <Option Name="WTActivehdlExportSim" Val="15"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
    <Option Name="SimTypes" Val="rtl"/>
    <Option Name="SimTypes" Val="bfm"/>
    <Option Name="SimTypes" Val="tlm"/>
    <Option Name="SimTypes" Val="tlm_dpi"/>
    <Option Name="MEMEnableMemoryMapGeneration" Val="TRUE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/zusys/zusys.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_fifo_generator_0_0/zusys_fifo_generator_0_0.xci">
          <Proxy FileSetName="zusys_fifo_generator_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_fifo_generator_1_0/zusys_fifo_generator_1_0.xci">
          <Proxy FileSetName="zusys_fifo_generator_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_fifo_generator_0_1/zusys_fifo_generator_0_1.xci">
          <Proxy FileSetName="zusys_fifo_generator_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_util_ds_buf_0_0/zusys_util_ds_buf_0_0.xci">
          <Proxy FileSetName="zusys_util_ds_buf_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_mipi_dphy_2_0/zusys_mipi_dphy_2_0.xci">
          <Proxy FileSetName="zusys_mipi_dphy_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_mipi_image_extractor_1_0/zusys_mipi_image_extractor_1_0.xci">
          <Proxy FileSetName="zusys_mipi_image_extractor_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_fifo_generator_2_0/zusys_fifo_generator_2_0.xci">
          <Proxy FileSetName="zusys_fifo_generator_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_axi_vdma_2_0/zusys_axi_vdma_2_0.xci">
          <Proxy FileSetName="zusys_axi_vdma_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_mipi_dphy_3_0/zusys_mipi_dphy_3_0.xci">
          <Proxy FileSetName="zusys_mipi_dphy_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_mipi_image_extractor_3_0/zusys_mipi_image_extractor_3_0.xci">
          <Proxy FileSetName="zusys_mipi_image_extractor_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_fifo_generator_3_0/zusys_fifo_generator_3_0.xci">
          <Proxy FileSetName="zusys_fifo_generator_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_axi_vdma_3_0/zusys_axi_vdma_3_0.xci">
          <Proxy FileSetName="zusys_axi_vdma_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_mipi_dphy_4_0/zusys_mipi_dphy_4_0.xci">
          <Proxy FileSetName="zusys_mipi_dphy_4_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_mipi_dphy_5_0/zusys_mipi_dphy_5_0.xci">
          <Proxy FileSetName="zusys_mipi_dphy_5_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_fifo_generator_4_0/zusys_fifo_generator_4_0.xci">
          <Proxy FileSetName="zusys_fifo_generator_4_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_fifo_generator_5_0/zusys_fifo_generator_5_0.xci">
          <Proxy FileSetName="zusys_fifo_generator_5_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_mipi_image_extractor_2_0/zusys_mipi_image_extractor_2_0.xci">
          <Proxy FileSetName="zusys_mipi_image_extractor_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_mipi_image_extractor_5_0/zusys_mipi_image_extractor_5_0.xci">
          <Proxy FileSetName="zusys_mipi_image_extractor_5_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_axi_vdma_4_0/zusys_axi_vdma_4_0.xci">
          <Proxy FileSetName="zusys_axi_vdma_4_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_axi_vdma_4_1/zusys_axi_vdma_4_1.xci">
          <Proxy FileSetName="zusys_axi_vdma_4_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_smartconnect_0_0/zusys_smartconnect_0_0.xci">
          <Proxy FileSetName="zusys_smartconnect_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.xci">
          <Proxy FileSetName="zusys_zynq_ultra_ps_e_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_axi_vdma_0_0/zusys_axi_vdma_0_0.xci">
          <Proxy FileSetName="zusys_axi_vdma_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_rst_ps8_0_99M_0/zusys_rst_ps8_0_99M_0.xci">
          <Proxy FileSetName="zusys_rst_ps8_0_99M_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_axi_smc_0/zusys_axi_smc_0.xci">
          <Proxy FileSetName="zusys_axi_smc_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_mipi_dphy_1_0/zusys_mipi_dphy_1_0.xci">
          <Proxy FileSetName="zusys_mipi_dphy_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_axi_vdma_0_1/zusys_axi_vdma_0_1.xci">
          <Proxy FileSetName="zusys_axi_vdma_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_axi_vdma_0_2/zusys_axi_vdma_0_2.xci">
          <Proxy FileSetName="zusys_axi_vdma_0_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_proc_sys_reset_0_0/zusys_proc_sys_reset_0_0.xci">
          <Proxy FileSetName="zusys_proc_sys_reset_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_axi_iic_0_0/zusys_axi_iic_0_0.xci">
          <Proxy FileSetName="zusys_axi_iic_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_c_counter_binary_0_0/zusys_c_counter_binary_0_0.xci">
          <Proxy FileSetName="zusys_c_counter_binary_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_util_vector_logic_0_0/zusys_util_vector_logic_0_0.xci">
          <Proxy FileSetName="zusys_util_vector_logic_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_ast_detector_0_0/zusys_ast_detector_0_0.xci">
          <Proxy FileSetName="zusys_ast_detector_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_xbar_0/zusys_xbar_0.xci">
          <Proxy FileSetName="zusys_xbar_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_axi_gpio_1_0/zusys_axi_gpio_1_0.xci">
          <Proxy FileSetName="zusys_axi_gpio_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_ast_detector_0_1/zusys_ast_detector_0_1.xci">
          <Proxy FileSetName="zusys_ast_detector_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_axi_uartlite_0_0/zusys_axi_uartlite_0_0.xci">
          <Proxy FileSetName="zusys_axi_uartlite_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_rst_ps8_0_159M_0/zusys_rst_ps8_0_159M_0.xci">
          <Proxy FileSetName="zusys_rst_ps8_0_159M_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_axi_iic_0_1/zusys_axi_iic_0_1.xci">
          <Proxy FileSetName="zusys_axi_iic_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_mipi_dphy_0_0/zusys_mipi_dphy_0_0.xci">
          <Proxy FileSetName="zusys_mipi_dphy_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_mipi_image_extractor_0_0/zusys_mipi_image_extractor_0_0.xci">
          <Proxy FileSetName="zusys_mipi_image_extractor_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_mipi_dphy_0_1/zusys_mipi_dphy_0_1.xci">
          <Proxy FileSetName="zusys_mipi_dphy_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_axi_gpio_0_0/zusys_axi_gpio_0_0.xci">
          <Proxy FileSetName="zusys_axi_gpio_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_axi_iic_0_2/zusys_axi_iic_0_2.xci">
          <Proxy FileSetName="zusys_axi_iic_0_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_imu_synchroniser_0_0/zusys_imu_synchroniser_0_0.xci">
          <Proxy FileSetName="zusys_imu_synchroniser_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_mipi_image_extractor_0_1/zusys_mipi_image_extractor_0_1.xci">
          <Proxy FileSetName="zusys_mipi_image_extractor_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="zusys.bd" FileRelPathName="ip/zusys_mipi_image_extractor_0_2/zusys_mipi_image_extractor_0_2.xci">
          <Proxy FileSetName="zusys_mipi_image_extractor_0_2"/>
        </CompFileExtendedInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/zusys/hdl/zusys_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="zusys_wrapper"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PPRDIR/../constraints/_i_io.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../constraints/vivado_target.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../constraints/_i_bitgen.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PPRDIR/../constraints/vivado_target.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="zusys_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="utils_1" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
      <Filter Type="Utils"/>
      <Config>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_zynq_ultra_ps_e_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_zynq_ultra_ps_e_0_0">
      <Config>
        <Option Name="TopModule" Val="zusys_zynq_ultra_ps_e_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_axi_vdma_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_axi_vdma_0_0">
      <Config>
        <Option Name="TopModule" Val="zusys_axi_vdma_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_rst_ps8_0_99M_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_rst_ps8_0_99M_0">
      <Config>
        <Option Name="TopModule" Val="zusys_rst_ps8_0_99M_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_axi_smc_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_axi_smc_0">
      <Config>
        <Option Name="TopModule" Val="zusys_axi_smc_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_mipi_dphy_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_mipi_dphy_1_0">
      <Config>
        <Option Name="TopModule" Val="zusys_mipi_dphy_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_axi_vdma_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_axi_vdma_0_1">
      <Config>
        <Option Name="TopModule" Val="zusys_axi_vdma_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_axi_vdma_0_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_axi_vdma_0_2">
      <Config>
        <Option Name="TopModule" Val="zusys_axi_vdma_0_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_proc_sys_reset_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_proc_sys_reset_0_0">
      <Config>
        <Option Name="TopModule" Val="zusys_proc_sys_reset_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_axi_iic_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_axi_iic_0_0">
      <Config>
        <Option Name="TopModule" Val="zusys_axi_iic_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_c_counter_binary_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_c_counter_binary_0_0">
      <Config>
        <Option Name="TopModule" Val="zusys_c_counter_binary_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_util_vector_logic_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_util_vector_logic_0_0">
      <Config>
        <Option Name="TopModule" Val="zusys_util_vector_logic_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_axi_iic_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_axi_iic_0_1">
      <Config>
        <Option Name="TopModule" Val="zusys_axi_iic_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_mipi_dphy_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_mipi_dphy_0_0">
      <Config>
        <Option Name="TopModule" Val="zusys_mipi_dphy_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_axi_iic_0_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_axi_iic_0_2">
      <Config>
        <Option Name="TopModule" Val="zusys_axi_iic_0_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_mipi_dphy_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_mipi_dphy_0_1">
      <Config>
        <Option Name="TopModule" Val="zusys_mipi_dphy_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_axi_gpio_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_axi_gpio_0_0">
      <Config>
        <Option Name="TopModule" Val="zusys_axi_gpio_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_imu_synchroniser_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_imu_synchroniser_0_0">
      <Config>
        <Option Name="TopModule" Val="zusys_imu_synchroniser_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_fifo_generator_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_fifo_generator_0_1">
      <Config>
        <Option Name="TopModule" Val="zusys_fifo_generator_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_fifo_generator_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_fifo_generator_1_0">
      <Config>
        <Option Name="TopModule" Val="zusys_fifo_generator_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_fifo_generator_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_fifo_generator_0_0">
      <Config>
        <Option Name="TopModule" Val="zusys_fifo_generator_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_ast_detector_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_ast_detector_0_0">
      <Config>
        <Option Name="TopModule" Val="zusys_ast_detector_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_xbar_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_xbar_0">
      <Config>
        <Option Name="TopModule" Val="zusys_xbar_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_axi_gpio_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_axi_gpio_1_0">
      <Config>
        <Option Name="TopModule" Val="zusys_axi_gpio_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_ast_detector_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_ast_detector_0_1">
      <Config>
        <Option Name="TopModule" Val="zusys_ast_detector_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_axi_uartlite_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_axi_uartlite_0_0">
      <Config>
        <Option Name="TopModule" Val="zusys_axi_uartlite_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_rst_ps8_0_159M_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_rst_ps8_0_159M_0">
      <Config>
        <Option Name="TopModule" Val="zusys_rst_ps8_0_159M_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_mipi_image_extractor_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_mipi_image_extractor_0_0">
      <Config>
        <Option Name="TopModule" Val="zusys_mipi_image_extractor_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_mipi_image_extractor_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_mipi_image_extractor_0_1">
      <Config>
        <Option Name="TopModule" Val="zusys_mipi_image_extractor_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_mipi_image_extractor_0_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_mipi_image_extractor_0_2">
      <Config>
        <Option Name="TopModule" Val="zusys_mipi_image_extractor_0_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_util_ds_buf_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_util_ds_buf_0_0">
      <Config>
        <Option Name="TopModule" Val="zusys_util_ds_buf_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_mipi_dphy_4_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_mipi_dphy_4_0">
      <Config>
        <Option Name="TopModule" Val="zusys_mipi_dphy_4_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_axi_vdma_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_axi_vdma_3_0">
      <Config>
        <Option Name="TopModule" Val="zusys_axi_vdma_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_mipi_dphy_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_mipi_dphy_2_0">
      <Config>
        <Option Name="TopModule" Val="zusys_mipi_dphy_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_smartconnect_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_smartconnect_0_0">
      <Config>
        <Option Name="TopModule" Val="zusys_smartconnect_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_axi_vdma_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_axi_vdma_2_0">
      <Config>
        <Option Name="TopModule" Val="zusys_axi_vdma_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_axi_vdma_4_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_axi_vdma_4_0">
      <Config>
        <Option Name="TopModule" Val="zusys_axi_vdma_4_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_mipi_image_extractor_5_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_mipi_image_extractor_5_0">
      <Config>
        <Option Name="TopModule" Val="zusys_mipi_image_extractor_5_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_mipi_image_extractor_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_mipi_image_extractor_1_0">
      <Config>
        <Option Name="TopModule" Val="zusys_mipi_image_extractor_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_mipi_dphy_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_mipi_dphy_3_0">
      <Config>
        <Option Name="TopModule" Val="zusys_mipi_dphy_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_fifo_generator_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_fifo_generator_2_0">
      <Config>
        <Option Name="TopModule" Val="zusys_fifo_generator_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_fifo_generator_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_fifo_generator_3_0">
      <Config>
        <Option Name="TopModule" Val="zusys_fifo_generator_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_fifo_generator_4_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_fifo_generator_4_0">
      <Config>
        <Option Name="TopModule" Val="zusys_fifo_generator_4_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_mipi_image_extractor_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_mipi_image_extractor_2_0">
      <Config>
        <Option Name="TopModule" Val="zusys_mipi_image_extractor_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_fifo_generator_5_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_fifo_generator_5_0">
      <Config>
        <Option Name="TopModule" Val="zusys_fifo_generator_5_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_axi_vdma_4_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_axi_vdma_4_1">
      <Config>
        <Option Name="TopModule" Val="zusys_axi_vdma_4_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_mipi_dphy_5_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_mipi_dphy_5_0">
      <Config>
        <Option Name="TopModule" Val="zusys_mipi_dphy_5_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="zusys_mipi_image_extractor_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/zusys_mipi_image_extractor_3_0">
      <Config>
        <Option Name="TopModule" Val="zusys_mipi_image_extractor_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="Xcelium">
      <Option Name="Description" Val="Xcelium Parallel Simulator"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xczu3eg-sfvc784-1-e" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_zynq_ultra_ps_e_0_0_synth_1" Type="Ft3:Synth" SrcSet="zusys_zynq_ultra_ps_e_0_0" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_zynq_ultra_ps_e_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_axi_vdma_0_0_synth_1" Type="Ft3:Synth" SrcSet="zusys_axi_vdma_0_0" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_axi_vdma_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_rst_ps8_0_99M_0_synth_1" Type="Ft3:Synth" SrcSet="zusys_rst_ps8_0_99M_0" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_rst_ps8_0_99M_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_axi_smc_0_synth_1" Type="Ft3:Synth" SrcSet="zusys_axi_smc_0" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_axi_smc_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_mipi_dphy_1_0_synth_1" Type="Ft3:Synth" SrcSet="zusys_mipi_dphy_1_0" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_mipi_dphy_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_axi_vdma_0_1_synth_1" Type="Ft3:Synth" SrcSet="zusys_axi_vdma_0_1" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_axi_vdma_0_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_axi_vdma_0_2_synth_1" Type="Ft3:Synth" SrcSet="zusys_axi_vdma_0_2" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_axi_vdma_0_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_proc_sys_reset_0_0_synth_1" Type="Ft3:Synth" SrcSet="zusys_proc_sys_reset_0_0" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_proc_sys_reset_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_axi_iic_0_0_synth_1" Type="Ft3:Synth" SrcSet="zusys_axi_iic_0_0" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_axi_iic_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_c_counter_binary_0_0_synth_1" Type="Ft3:Synth" SrcSet="zusys_c_counter_binary_0_0" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_c_counter_binary_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_util_vector_logic_0_0_synth_1" Type="Ft3:Synth" SrcSet="zusys_util_vector_logic_0_0" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_util_vector_logic_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_axi_iic_0_1_synth_1" Type="Ft3:Synth" SrcSet="zusys_axi_iic_0_1" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_axi_iic_0_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_mipi_dphy_0_0_synth_1" Type="Ft3:Synth" SrcSet="zusys_mipi_dphy_0_0" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_mipi_dphy_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_axi_iic_0_2_synth_1" Type="Ft3:Synth" SrcSet="zusys_axi_iic_0_2" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_axi_iic_0_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_mipi_dphy_0_1_synth_1" Type="Ft3:Synth" SrcSet="zusys_mipi_dphy_0_1" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_mipi_dphy_0_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_axi_gpio_0_0_synth_1" Type="Ft3:Synth" SrcSet="zusys_axi_gpio_0_0" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_axi_gpio_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_imu_synchroniser_0_0_synth_1" Type="Ft3:Synth" SrcSet="zusys_imu_synchroniser_0_0" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_imu_synchroniser_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_fifo_generator_0_1_synth_1" Type="Ft3:Synth" SrcSet="zusys_fifo_generator_0_1" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_fifo_generator_0_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_fifo_generator_1_0_synth_1" Type="Ft3:Synth" SrcSet="zusys_fifo_generator_1_0" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_fifo_generator_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_fifo_generator_0_0_synth_1" Type="Ft3:Synth" SrcSet="zusys_fifo_generator_0_0" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_fifo_generator_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_ast_detector_0_0_synth_1" Type="Ft3:Synth" SrcSet="zusys_ast_detector_0_0" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_ast_detector_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_xbar_0_synth_1" Type="Ft3:Synth" SrcSet="zusys_xbar_0" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_xbar_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_axi_gpio_1_0_synth_1" Type="Ft3:Synth" SrcSet="zusys_axi_gpio_1_0" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_axi_gpio_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_ast_detector_0_1_synth_1" Type="Ft3:Synth" SrcSet="zusys_ast_detector_0_1" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_ast_detector_0_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_axi_uartlite_0_0_synth_1" Type="Ft3:Synth" SrcSet="zusys_axi_uartlite_0_0" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_axi_uartlite_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_rst_ps8_0_159M_0_synth_1" Type="Ft3:Synth" SrcSet="zusys_rst_ps8_0_159M_0" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_rst_ps8_0_159M_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_mipi_image_extractor_0_0_synth_1" Type="Ft3:Synth" SrcSet="zusys_mipi_image_extractor_0_0" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_mipi_image_extractor_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_mipi_image_extractor_0_1_synth_1" Type="Ft3:Synth" SrcSet="zusys_mipi_image_extractor_0_1" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_mipi_image_extractor_0_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_mipi_image_extractor_0_2_synth_1" Type="Ft3:Synth" SrcSet="zusys_mipi_image_extractor_0_2" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_mipi_image_extractor_0_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_util_ds_buf_0_0_synth_1" Type="Ft3:Synth" SrcSet="zusys_util_ds_buf_0_0" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_util_ds_buf_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_mipi_dphy_4_0_synth_1" Type="Ft3:Synth" SrcSet="zusys_mipi_dphy_4_0" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_mipi_dphy_4_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_axi_vdma_3_0_synth_1" Type="Ft3:Synth" SrcSet="zusys_axi_vdma_3_0" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_axi_vdma_3_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_mipi_dphy_2_0_synth_1" Type="Ft3:Synth" SrcSet="zusys_mipi_dphy_2_0" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_mipi_dphy_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_smartconnect_0_0_synth_1" Type="Ft3:Synth" SrcSet="zusys_smartconnect_0_0" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_smartconnect_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_axi_vdma_2_0_synth_1" Type="Ft3:Synth" SrcSet="zusys_axi_vdma_2_0" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_axi_vdma_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_axi_vdma_4_0_synth_1" Type="Ft3:Synth" SrcSet="zusys_axi_vdma_4_0" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_axi_vdma_4_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_mipi_image_extractor_5_0_synth_1" Type="Ft3:Synth" SrcSet="zusys_mipi_image_extractor_5_0" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_mipi_image_extractor_5_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_mipi_image_extractor_1_0_synth_1" Type="Ft3:Synth" SrcSet="zusys_mipi_image_extractor_1_0" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_mipi_image_extractor_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_mipi_dphy_3_0_synth_1" Type="Ft3:Synth" SrcSet="zusys_mipi_dphy_3_0" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_mipi_dphy_3_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_fifo_generator_2_0_synth_1" Type="Ft3:Synth" SrcSet="zusys_fifo_generator_2_0" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_fifo_generator_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_fifo_generator_3_0_synth_1" Type="Ft3:Synth" SrcSet="zusys_fifo_generator_3_0" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_fifo_generator_3_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_fifo_generator_4_0_synth_1" Type="Ft3:Synth" SrcSet="zusys_fifo_generator_4_0" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_fifo_generator_4_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_mipi_image_extractor_2_0_synth_1" Type="Ft3:Synth" SrcSet="zusys_mipi_image_extractor_2_0" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_mipi_image_extractor_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_fifo_generator_5_0_synth_1" Type="Ft3:Synth" SrcSet="zusys_fifo_generator_5_0" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_fifo_generator_5_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_axi_vdma_4_1_synth_1" Type="Ft3:Synth" SrcSet="zusys_axi_vdma_4_1" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_axi_vdma_4_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_mipi_dphy_5_0_synth_1" Type="Ft3:Synth" SrcSet="zusys_mipi_dphy_5_0" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_mipi_dphy_5_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_mipi_image_extractor_3_0_synth_1" Type="Ft3:Synth" SrcSet="zusys_mipi_image_extractor_3_0" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_mipi_image_extractor_3_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream">
          <Option Id="BinFile">1</Option>
        </Step>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_zynq_ultra_ps_e_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_zynq_ultra_ps_e_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_zynq_ultra_ps_e_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_axi_vdma_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_axi_vdma_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_axi_vdma_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_rst_ps8_0_99M_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_rst_ps8_0_99M_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_rst_ps8_0_99M_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_axi_smc_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_axi_smc_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_axi_smc_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_mipi_dphy_1_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_mipi_dphy_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_mipi_dphy_1_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_axi_vdma_0_1_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_axi_vdma_0_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_axi_vdma_0_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_axi_vdma_0_2_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_axi_vdma_0_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_axi_vdma_0_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_proc_sys_reset_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_proc_sys_reset_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_proc_sys_reset_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_axi_iic_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_axi_iic_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_axi_iic_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_c_counter_binary_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_c_counter_binary_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_c_counter_binary_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_util_vector_logic_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_util_vector_logic_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_util_vector_logic_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_axi_iic_0_1_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_axi_iic_0_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_axi_iic_0_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_mipi_dphy_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_mipi_dphy_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_mipi_dphy_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_axi_iic_0_2_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_axi_iic_0_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_axi_iic_0_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_mipi_dphy_0_1_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_mipi_dphy_0_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_mipi_dphy_0_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_axi_gpio_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_axi_gpio_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_axi_gpio_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_imu_synchroniser_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_imu_synchroniser_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_imu_synchroniser_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_fifo_generator_0_1_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_fifo_generator_0_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_fifo_generator_0_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_fifo_generator_1_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_fifo_generator_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_fifo_generator_1_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_fifo_generator_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_fifo_generator_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_fifo_generator_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_ast_detector_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_ast_detector_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_ast_detector_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_xbar_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_xbar_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_xbar_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_axi_gpio_1_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_axi_gpio_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_axi_gpio_1_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_ast_detector_0_1_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_ast_detector_0_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_ast_detector_0_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_axi_uartlite_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_axi_uartlite_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_axi_uartlite_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_rst_ps8_0_159M_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_rst_ps8_0_159M_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_rst_ps8_0_159M_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_mipi_image_extractor_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_mipi_image_extractor_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_mipi_image_extractor_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_mipi_image_extractor_0_1_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_mipi_image_extractor_0_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_mipi_image_extractor_0_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_mipi_image_extractor_0_2_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_mipi_image_extractor_0_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_mipi_image_extractor_0_2_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_util_ds_buf_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_util_ds_buf_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_util_ds_buf_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_mipi_dphy_4_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_mipi_dphy_4_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_mipi_dphy_4_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_axi_vdma_3_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_axi_vdma_3_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_axi_vdma_3_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_mipi_dphy_2_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_mipi_dphy_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_mipi_dphy_2_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_smartconnect_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_smartconnect_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_smartconnect_0_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_axi_vdma_2_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_axi_vdma_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_axi_vdma_2_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_axi_vdma_4_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_axi_vdma_4_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_axi_vdma_4_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_mipi_image_extractor_5_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_mipi_image_extractor_5_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_mipi_image_extractor_5_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_mipi_image_extractor_1_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_mipi_image_extractor_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_mipi_image_extractor_1_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_mipi_dphy_3_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_mipi_dphy_3_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_mipi_dphy_3_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_fifo_generator_2_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_fifo_generator_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_fifo_generator_2_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_fifo_generator_3_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_fifo_generator_3_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_fifo_generator_3_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_fifo_generator_4_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_fifo_generator_4_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_fifo_generator_4_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_mipi_image_extractor_2_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_mipi_image_extractor_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_mipi_image_extractor_2_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_fifo_generator_5_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_fifo_generator_5_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_fifo_generator_5_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_axi_vdma_4_1_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_axi_vdma_4_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_axi_vdma_4_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_mipi_dphy_5_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_mipi_dphy_5_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_mipi_dphy_5_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="zusys_mipi_image_extractor_3_0_impl_1" Type="Ft2:EntireDesign" Part="xczu3eg-sfvc784-1-e" ConstrsSet="zusys_mipi_image_extractor_3_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="zusys_mipi_image_extractor_3_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="Common 17-1649"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="8"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="1"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
    <MsgAttr Name="StringsToMatch" Val="CRITICAL WARNING: [Common 17-1649] The Vivado message database &apos;/home/luca/Downloads/test_board/vivado/test_board.runs/synth_1/vivado.pb&apos; contains 20972 messages. Restoring all messages from this message database will impact Vivado performance, so only WARNING, CRITICAL WARNING, and ERROR messages will be restored. To restore all messages from this file use the tcl command &apos;set_param messaging.loadPbLimit 20973&apos; and re-open the project."/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="Common 17-69"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="8"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="10"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
    <MsgAttr Name="StringsToMatch" Val="ERROR: [Common 17-69] Command failed: Placer could not place all instances"/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="Common 17-53"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="8"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="11"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
    <MsgAttr Name="StringsToMatch" Val="ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command."/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="Common 17-55"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="8"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="12"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
    <MsgAttr Name="StringsToMatch" Val="CRITICAL WARNING: [Common 17-55] &apos;set_property&apos; expects at least one object. [/home/luca/Downloads/test_board/constraints/_i_io.xdc:1]
Resolution: If [get_&lt;value>] was used to populate the object, check to make sure this command returns at least one valid object."/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="Route 35-54"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="8"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="13"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
    <MsgAttr Name="StringsToMatch" Val="CRITICAL WARNING: [Route 35-54] Net: zusys_i/mipi_dphy_2/inst/inst/zusys_mipi_dphy_0_2_rx_support_i/slave_rx.zusys_mipi_dphy_0_2_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs21_rx_bit_ctrl_in[21] is not completely routed.
Resolution: Run report_route_status for more information."/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="Route 35-170"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="8"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="14"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
    <MsgAttr Name="StringsToMatch" Val="CRITICAL WARNING: [Route 35-170] Too many nets were not completely routed. Further warnings disabled. Run &apos;report_route_status&apos; for more information.
Resolution: In order to see more information about the partially routed nets, run report_route_status with the -verbose option."/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="Route 35-7"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="8"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="15"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
    <MsgAttr Name="StringsToMatch" Val="CRITICAL WARNING: [Route 35-7] Design has 112 unroutable pins, potentially caused by placement issues."/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="Route 35-1"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="8"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="16"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
    <MsgAttr Name="StringsToMatch" Val="CRITICAL WARNING: [Route 35-1] Design is not completely routed. There are  112  nets that are not completely routed."/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="DRC PDRC-187"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="8"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="17"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
    <MsgAttr Name="StringsToMatch" Val="ERROR: [DRC PDRC-187] BIT_CTRL_connects_RX_BITSLICE_CONTROL_fanout_1: RX_BITSLICE cell zusys_i/mipi_dphy_2/inst/inst/zusys_mipi_dphy_0_2_rx_support_i/slave_rx.zusys_mipi_dphy_0_2_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/RX_BS[21].rx_bitslice_if_bs has one or more invalid bus pin connections. Each bit of the bus may only connect to a single BITSLICE_CONTROL cell pin and must be in the same nibble as the bitslice control.
Pin RX_BIT_CTRL_OUT[0] is connected to a BITSLICE_CONTROL in a different nibble.
Pin RX_BIT_CTRL_IN[0] is connected to a BITSLICE_CONTROL in a different nibble.
Pin TX_BIT_CTRL_IN[0] is connected to a BITSLICE_CONTROL in a different nibble.
Pin TX_BIT_CTRL_OUT[0] is connected to a BITSLICE_CONTROL in a different nibble."/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="DRC RTSTAT-1"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="8"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="18"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
    <MsgAttr Name="StringsToMatch" Val="ERROR: [DRC RTSTAT-1] Unrouted nets: 112 net(s) are unrouted. The problem bus(es) and/or net(s) are zusys_i/mipi_dphy_2/inst/inst/zusys_mipi_dphy_0_2_rx_support_i/slave_rx.zusys_mipi_dphy_0_2_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs21_rx_bit_ctrl_in[0], zusys_i/mipi_dphy_2/inst/inst/zusys_mipi_dphy_0_2_rx_support_i/slave_rx.zusys_mipi_dphy_0_2_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs21_rx_bit_ctrl_in[1], zusys_i/mipi_dphy_2/inst/inst/zusys_mipi_dphy_0_2_rx_support_i/slave_rx.zusys_mipi_dphy_0_2_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs21_rx_bit_ctrl_in[2], zusys_i/mipi_dphy_2/inst/inst/zusys_mipi_dphy_0_2_rx_support_i/slave_rx.zusys_mipi_dphy_0_2_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs21_rx_bit_ctrl_in[3], zusys_i/mipi_dphy_2/inst/inst/zusys_mipi_dphy_0_2_rx_support_i/slave_rx.zusys_mipi_dphy_0_2_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs21_rx_bit_ctrl_in[4], zusys_i/mipi_dphy_2/inst/inst/zusys_mipi_dphy_0_2_rx_support_i/slave_rx.zusys_mipi_dphy_0_2_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs21_rx_bit_ctrl_in[5], zusys_i/mipi_dphy_2/inst/inst/zusys_mipi_dphy_0_2_rx_support_i/slave_rx.zusys_mipi_dphy_0_2_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs21_rx_bit_ctrl_in[6], zusys_i/mipi_dphy_2/inst/inst/zusys_mipi_dphy_0_2_rx_support_i/slave_rx.zusys_mipi_dphy_0_2_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs21_rx_bit_ctrl_in[7], zusys_i/mipi_dphy_2/inst/inst/zusys_mipi_dphy_0_2_rx_support_i/slave_rx.zusys_mipi_dphy_0_2_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs21_rx_bit_ctrl_in[8], zusys_i/mipi_dphy_2/inst/inst/zusys_mipi_dphy_0_2_rx_support_i/slave_rx.zusys_mipi_dphy_0_2_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs21_rx_bit_ctrl_in[9], zusys_i/mipi_dphy_2/inst/inst/zusys_mipi_dphy_0_2_rx_support_i/slave_rx.zusys_mipi_dphy_0_2_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs21_rx_bit_ctrl_in[10], zusys_i/mipi_dphy_2/inst/inst/zusys_mipi_dphy_0_2_rx_support_i/slave_rx.zusys_mipi_dphy_0_2_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs21_rx_bit_ctrl_in[11], zusys_i/mipi_dphy_2/inst/inst/zusys_mipi_dphy_0_2_rx_support_i/slave_rx.zusys_mipi_dphy_0_2_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs21_rx_bit_ctrl_in[12], zusys_i/mipi_dphy_2/inst/inst/zusys_mipi_dphy_0_2_rx_support_i/slave_rx.zusys_mipi_dphy_0_2_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs21_rx_bit_ctrl_in[13], zusys_i/mipi_dphy_2/inst/inst/zusys_mipi_dphy_0_2_rx_support_i/slave_rx.zusys_mipi_dphy_0_2_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs21_rx_bit_ctrl_in[14]... and (the first 15 of 112 listed)."/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="Vivado 12-1345"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="8"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="19"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
    <MsgAttr Name="StringsToMatch" Val="ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run."/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="BD 41-1629"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="8"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="2"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
    <MsgAttr Name="StringsToMatch" Val="CRITICAL WARNING: [BD 41-1629] &lt;/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM> is excluded from all addressable master spaces."/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="Common 17-55"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="8"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="20"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
    <MsgAttr Name="StringsToMatch" Val="CRITICAL WARNING: [Common 17-55] &apos;set_property&apos; expects at least one object. [/home/luca/Downloads/test_board/constraints/_i_io.xdc:2]
Resolution: If [get_&lt;value>] was used to populate the object, check to make sure this command returns at least one valid object."/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="Route 35-54"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="8"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="21"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
    <MsgAttr Name="StringsToMatch" Val="CRITICAL WARNING: [Route 35-54] Net: zusys_i/mipi_dphy_2/inst/inst/zusys_mipi_dphy_0_2_rx_support_i/slave_rx.zusys_mipi_dphy_0_2_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/rx_bs21_rx_bit_ctrl_in[20] is not completely routed.
Resolution: Run report_route_status for more information."/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="Place 30-675"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="8"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="3"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
    <MsgAttr Name="StringsToMatch" Val="ERROR: [Place 30-675] Sub-optimal placement for a global clock-capable IO pin and BUFG pair.If this sub optimal condition is acceptable for this design, you may use the CLOCK_DEDICATED_ROUTE constraint in the .xdc file to demote this message to a WARNING. However, the use of this override is highly discouraged. These examples can be used directly in the .xdc file to override this clock rule.
	&lt; set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets zusys_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O] >

	zusys_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST (IBUFCTRL.O) is locked to IOB_X2Y99
	zusys_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst (BUFGCE.I) is provisionally placed by clockplacer on BUFGCE_X0Y9

	The above error could possibly be related to other connected instances. Following is a list of 
	all the related clock rules and their respective instances.

	Clock Rule: rule_bufgce_bufg_conflict
	Status: PASS 
	Rule Description: Only one of the 2 available sites (BUFGCE or BUFGCE_DIV/BUFGCTRL) in a pair can be
	used at the same time
	zusys_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst (BUFGCE.O) is provisionally placed by clockplacer on BUFGCE_X0Y9

Resolution: A dedicated routing path between the two can be used if: (a) The global clock-capable IO (GCIO) is placed on a GCIO capable site (b) The BUFG is placed in the same bank of the device as the GCIO pin. Both the above conditions must be met at the same time, else it may lead to longer and less predictable clock insertion delays."/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="BD 41-1228"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="8"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="4"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
    <MsgAttr Name="StringsToMatch" Val="CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin &apos;/fifo_generator_0/din&apos;(18) to net &apos;mipi_dphy_0_dl0_rxdatahs&apos;(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected."/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="Place 30-372"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="8"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="5"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
    <MsgAttr Name="StringsToMatch" Val="ERROR: [Place 30-372] Bank 65 has terminals with incompatible standards:
Incompatible Pair of IO Standards: (OUT of IO Standard LVCMOS18) &amp; (IN of IO Standard MIPI_DPHY_DCI) have incompatible Vccs
 The following  terminals correspond to these IO Standards:
SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  Out  Bank: 65 Drv: 12 Placed :
	Term: x0[0]
	Term: x1[0]
SioStd: MIPI_DPHY_DCI VCCO = 1.2 Termination: 0  TermDir:  In   Bank: 65 DiffTermSet Placed LVDS :
	Term: CAM0_CLKP
	Term: CAM0_CLKN
	Term: CAM0_D0P
	Term: CAM0_D0N

Incompatible Pair of IO Standards: (IN of IO Standard MIPI_DPHY_DCI) &amp; (IN of IO Standard LVDS) have incompatible Vccs
 The following  terminals correspond to these IO Standards:
SioStd: MIPI_DPHY_DCI VCCO = 1.2 Termination: 0  TermDir:  In   Bank: 65 DiffTermSet Placed LVDS :
	Term: CAM0_CLKP
	Term: CAM0_CLKN
	Term: CAM0_D0P
	Term: CAM0_D0N
SioStd: LVDS       VCCO = 1.8 Termination: 0  TermDir:  In   Bank: 65 DiffTermSet Placed LVDS GClock :
	Term: SI5338_CLK0_D_clk_p[0]
	Term: SI5338_CLK0_D_clk_n[0]"/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="Place 30-374"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="8"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="6"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
    <MsgAttr Name="StringsToMatch" Val="ERROR: [Place 30-374] IO placer failed to find a solution
Below is the partial placement that can be analyzed to see if any constraint modifications will make the IO placement problem easier to solve.

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|                                                                     IO Placement : Bank Stats                                                                           |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
| Id | Pins  | Terms |                               Standards                                |                IDelayCtrls               |  VREF  |  VCCO  |   VR   | DCI |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|  0 |     0 |     0 |                                                                        |                                          |        |        |        |     |
| 24 |    24 |     0 |                                                                        |                                          |        |        |        |     |
| 25 |    24 |     0 |                                                                        |                                          |        |        |        |     |
| 26 |    24 |     0 |                                                                        |                                          |        |        |        |     |
| 44 |    24 |     0 |                                                                        |                                          |        |        |        |     |
| 64 |    52 |     0 |                                                                        |                                          |        |        |        |     |
| 65 |    52 |     8 | LVCMOS18(2)  LVDS(2)  MIPI_DPHY_DCI(4)                                 |                                          |        |  +1.20 |    YES | YES |
| 66 |    52 |     0 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|    |   252 |     8 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+

IO Placement:
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| BankId |             Terminal | Standard        | Site                 | Pin                  | Attributes           |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 65     | CAM0_CLKP            | MIPI_DPHY_DCI   | IOB_X2Y52            | W8                   |                      |
|        | CAM0_CLKN            | MIPI_DPHY_DCI   | IOB_X2Y53            | Y8                   |                      |
|        | CAM0_D0P             | MIPI_DPHY_DCI   | IOB_X2Y54            | U9                   |                      |
|        | CAM0_D0N             | MIPI_DPHY_DCI   | IOB_X2Y55            | V9                   |                      |
|        | 5338_CLK0_D_clk_p[0] | LVDS            | IOB_X2Y99            | K9                   |                      |
|        | 5338_CLK0_D_clk_n[0] | LVDS            | IOB_X2Y100           | J9                   |                      |
|        | x0[0]                | LVCMOS18        | IOB_X2Y68            | H1                   |                      |
|        | x1[0]                | LVCMOS18        | IOB_X2Y67            | J1                   |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+"/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="Common 17-25"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="8"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="7"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
    <MsgAttr Name="StringsToMatch" Val="ERROR: [Common 17-25] No topics matched &apos;place_desigh&apos;"/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="Place 30-675"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="8"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="8"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
    <MsgAttr Name="StringsToMatch" Val="ERROR: [Place 30-675] Sub-optimal placement for a global clock-capable IO pin and BUFG pair.If this sub optimal condition is acceptable for this design, you may use the CLOCK_DEDICATED_ROUTE constraint in the .xdc file to demote this message to a WARNING. However, the use of this override is highly discouraged. These examples can be used directly in the .xdc file to override this clock rule.
	&lt; set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets zusys_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O] >

	zusys_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/IBUFCTRL_INST (IBUFCTRL.O) is locked to IOB_X2Y99
	 zusys_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst (BUFGCE.I) is provisionally placed by clockplacer on BUFGCE_X0Y44

	The above error could possibly be related to other connected instances. Following is a list of 
	all the related clock rules and their respective instances.

	Clock Rule: rule_bufgce_bufg_conflict
	Status: PASS 
	Rule Description: Only one of the 2 available sites (BUFGCE or BUFGCE_DIV/BUFGCTRL) in a pair can be
	used at the same time
	 and zusys_i/util_ds_buf_0/U0/IBUF_OUT_BUFG[0]_inst (BUFGCE.O) is provisionally placed by clockplacer on BUFGCE_X0Y44

Resolution: A dedicated routing path between the two can be used if: (a) The global clock-capable IO (GCIO) is placed on a GCIO capable site (b) The BUFG is placed in the same bank of the device as the GCIO pin. Both the above conditions must be met at the same time, else it may lead to longer and less predictable clock insertion delays."/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="Place 30-99"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="8"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="9"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
    <MsgAttr Name="StringsToMatch" Val="ERROR: [Place 30-99] Placer failed with error: &apos;IO Clock Placer failed&apos;
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure."/>
  </MsgRule>
  <Board>
    <Jumpers/>
  </Board>
  <DashboardSummary Version="1" Minor="0">
    <Dashboards>
      <Dashboard Name="default_dashboard">
        <Gadgets>
          <Gadget Name="drc_1" Type="drc" Version="1" Row="2" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_drc_0 "/>
          </Gadget>
          <Gadget Name="methodology_1" Type="methodology" Version="1" Row="2" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_methodology_0 "/>
          </Gadget>
          <Gadget Name="power_1" Type="power" Version="1" Row="1" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_power_0 "/>
          </Gadget>
          <Gadget Name="timing_1" Type="timing" Version="1" Row="0" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_timing_summary_0 "/>
          </Gadget>
          <Gadget Name="utilization_1" Type="utilization" Version="1" Row="0" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="synth_1#synth_1_synth_report_utilization_0 "/>
            <GadgetParam Name="RUN.STEP" Type="string" Value="synth_design"/>
            <GadgetParam Name="RUN.TYPE" Type="string" Value="synthesis"/>
          </Gadget>
          <Gadget Name="utilization_2" Type="utilization" Version="1" Row="1" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_place_report_utilization_0 "/>
          </Gadget>
        </Gadgets>
      </Dashboard>
      <CurrentDashboard>default_dashboard</CurrentDashboard>
    </Dashboards>
  </DashboardSummary>
  <BootPmcSettings Version="1" Minor="0">
    <Parameters>
      <Parameter Name="PMC_CDO.ATTRS.LOADADDR" Value="" Type="string"/>
      <Parameter Name="BOOT.PMC.QSPI_ENABLE" Value="0" Type="string"/>
      <Parameter Name="BOOT.PMC.QSPI_FB_CLK" Value="0" Type="string"/>
      <Parameter Name="BOOT.PMC.QSPI_FREQ" Value="300" Type="string"/>
      <Parameter Name="BOOT.PMC.QSPI_BUS_WIDTH" Value="x1" Type="string"/>
      <Parameter Name="BOOT.PMC.QSPI_DATA_MODE" Value="Single" Type="string"/>
      <Parameter Name="BOOT.PMC.SD0_ENABLE" Value="0" Type="string"/>
      <Parameter Name="BOOT.PMC.SD0_FREQ" Value="200" Type="string"/>
      <Parameter Name="BOOT.PMC.SD0_SLOT_TYPE" Value="SD 2.0" Type="string"/>
      <Parameter Name="BOOT.PMC.SD0_DATA_TRANSFER_MODE" Value="4Bit" Type="string"/>
      <Parameter Name="BOOT.PMC.SD1_ENABLE" Value="0" Type="string"/>
      <Parameter Name="BOOT.PMC.SD1_FREQ" Value="200" Type="string"/>
      <Parameter Name="BOOT.PMC.SD1_SLOT_TYPE" Value="SD 2.0" Type="string"/>
      <Parameter Name="BOOT.PMC.SD1_DATA_TRANSFER_MODE" Value="4Bit" Type="string"/>
      <Parameter Name="BOOT.PMC.OSPI_ENABLE" Value="0" Type="string"/>
      <Parameter Name="BOOT.PMC.OSPI_FREQ" Value="300" Type="string"/>
      <Parameter Name="BOOT.USB_ENABLE" Value="0" Type="string"/>
      <Parameter Name="BOOT.PMC.SMAP_ENABLE" Value="0" Type="string"/>
      <Parameter Name="BOOT.PMC.SMAP_DATA_WIDTH" Value="32 Bit" Type="string"/>
      <Parameter Name="BOOT.PMC.OSC_FREQ" Value="33.333" Type="string"/>
      <Parameter Name="BOOT.SECONDARY.PCIE_ENABLE" Value="0" Type="string"/>
    </Parameters>
  </BootPmcSettings>
</Project>
