-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    in_r_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    in_r_TVALID : IN STD_LOGIC;
    in_r_TREADY : OUT STD_LOGIC;
    in_r_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    in_r_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
    in_r_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    out_r_TDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    out_r_TVALID : OUT STD_LOGIC;
    out_r_TREADY : IN STD_LOGIC;
    out_r_TKEEP : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_r_TSTRB : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_r_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    in_r_TDATA_blk_n : OUT STD_LOGIC;
    out_r_TDATA_blk_n : OUT STD_LOGIC );
end;


architecture behav of kernel is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000100000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000001000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000010000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000100000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000001000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000010000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000100000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (26 downto 0) := "000000000001000000000000000";
    constant ap_ST_fsm_pp0_stage16 : STD_LOGIC_VECTOR (26 downto 0) := "000000000010000000000000000";
    constant ap_ST_fsm_pp0_stage17 : STD_LOGIC_VECTOR (26 downto 0) := "000000000100000000000000000";
    constant ap_ST_fsm_pp0_stage18 : STD_LOGIC_VECTOR (26 downto 0) := "000000001000000000000000000";
    constant ap_ST_fsm_pp0_stage19 : STD_LOGIC_VECTOR (26 downto 0) := "000000010000000000000000000";
    constant ap_ST_fsm_pp0_stage20 : STD_LOGIC_VECTOR (26 downto 0) := "000000100000000000000000000";
    constant ap_ST_fsm_pp0_stage21 : STD_LOGIC_VECTOR (26 downto 0) := "000001000000000000000000000";
    constant ap_ST_fsm_pp0_stage22 : STD_LOGIC_VECTOR (26 downto 0) := "000010000000000000000000000";
    constant ap_ST_fsm_pp0_stage23 : STD_LOGIC_VECTOR (26 downto 0) := "000100000000000000000000000";
    constant ap_ST_fsm_pp0_stage24 : STD_LOGIC_VECTOR (26 downto 0) := "001000000000000000000000000";
    constant ap_ST_fsm_pp0_stage25 : STD_LOGIC_VECTOR (26 downto 0) := "010000000000000000000000000";
    constant ap_ST_fsm_pp0_stage26 : STD_LOGIC_VECTOR (26 downto 0) := "100000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv10_180 : STD_LOGIC_VECTOR (9 downto 0) := "0110000000";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv10_BF : STD_LOGIC_VECTOR (9 downto 0) := "0010111111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv21_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_40400 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000001000000010000000000";
    constant ap_const_lv32_400 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010000000000";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv16_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_const_lv16_200 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_const_lv8_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000101";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv16_101 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000001";
    constant ap_const_lv32_17FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000001011111111111";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv32_403F8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000001000000001111111000";
    constant ap_const_lv16_100 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_const_lv32_40800 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000001000000100000000000";
    constant ap_const_lv32_800 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000100000000000";
    constant ap_const_lv17_2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000010";
    constant ap_const_lv13_B : STD_LOGIC_VECTOR (12 downto 0) := "0000000001011";
    constant ap_const_lv13_1FFB : STD_LOGIC_VECTOR (12 downto 0) := "1111111111011";
    constant ap_const_lv13_1FF5 : STD_LOGIC_VECTOR (12 downto 0) := "1111111110101";
    constant ap_const_lv13_1FF1 : STD_LOGIC_VECTOR (12 downto 0) := "1111111110001";
    constant ap_const_lv13_1FF3 : STD_LOGIC_VECTOR (12 downto 0) := "1111111110011";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv13_E : STD_LOGIC_VECTOR (12 downto 0) := "0000000001110";
    constant ap_const_lv13_D : STD_LOGIC_VECTOR (12 downto 0) := "0000000001101";
    constant ap_const_lv13_1FF9 : STD_LOGIC_VECTOR (12 downto 0) := "1111111111001";
    constant ap_const_lv12_A : STD_LOGIC_VECTOR (11 downto 0) := "000000001010";
    constant ap_const_lv12_B : STD_LOGIC_VECTOR (11 downto 0) := "000000001011";
    constant ap_const_lv13_1FF6 : STD_LOGIC_VECTOR (12 downto 0) := "1111111110110";
    constant ap_const_lv13_3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000011";
    constant ap_const_lv12_7 : STD_LOGIC_VECTOR (11 downto 0) := "000000000111";
    constant ap_const_lv12_D : STD_LOGIC_VECTOR (11 downto 0) := "000000001101";
    constant ap_const_lv13_1FF2 : STD_LOGIC_VECTOR (12 downto 0) := "1111111110010";
    constant ap_const_lv13_1FF7 : STD_LOGIC_VECTOR (12 downto 0) := "1111111110111";
    constant ap_const_lv12_5 : STD_LOGIC_VECTOR (11 downto 0) := "000000000101";
    constant ap_const_lv13_A : STD_LOGIC_VECTOR (12 downto 0) := "0000000001010";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv13_1FF4 : STD_LOGIC_VECTOR (12 downto 0) := "1111111110100";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv13_7 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000111";
    constant ap_const_lv13_1FFD : STD_LOGIC_VECTOR (12 downto 0) := "1111111111101";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage26 : signal is "none";
    signal ap_block_state27_pp0_stage26_iter0 : BOOLEAN;
    signal ap_block_pp0_stage26_11001 : BOOLEAN;
    signal l1_iteration : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l1_write_col_offset : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    signal l1_write_row_offset : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l1_channel_idx : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l1_read_col_offset : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l1_stripes_0_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_0_0_ce0 : STD_LOGIC;
    signal l1_stripes_0_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_0_0_ce1 : STD_LOGIC;
    signal l1_stripes_0_0_we1 : STD_LOGIC;
    signal l1_stripes_0_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_0_1_ce0 : STD_LOGIC;
    signal l1_stripes_0_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_0_1_ce1 : STD_LOGIC;
    signal l1_stripes_0_1_we1 : STD_LOGIC;
    signal l1_stripes_0_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_0_2_ce0 : STD_LOGIC;
    signal l1_stripes_0_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_0_2_ce1 : STD_LOGIC;
    signal l1_stripes_0_2_we1 : STD_LOGIC;
    signal l1_stripes_0_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_0_3_ce0 : STD_LOGIC;
    signal l1_stripes_0_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_0_3_ce1 : STD_LOGIC;
    signal l1_stripes_0_3_we1 : STD_LOGIC;
    signal l1_stripes_0_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_0_4_ce0 : STD_LOGIC;
    signal l1_stripes_0_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_0_4_ce1 : STD_LOGIC;
    signal l1_stripes_0_4_we1 : STD_LOGIC;
    signal l1_stripes_0_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_0_5_ce0 : STD_LOGIC;
    signal l1_stripes_0_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_0_5_ce1 : STD_LOGIC;
    signal l1_stripes_0_5_we1 : STD_LOGIC;
    signal l1_stripes_0_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_1_0_ce0 : STD_LOGIC;
    signal l1_stripes_1_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_1_0_ce1 : STD_LOGIC;
    signal l1_stripes_1_0_we1 : STD_LOGIC;
    signal l1_stripes_1_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_1_1_ce0 : STD_LOGIC;
    signal l1_stripes_1_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_1_1_ce1 : STD_LOGIC;
    signal l1_stripes_1_1_we1 : STD_LOGIC;
    signal l1_stripes_1_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_1_2_ce0 : STD_LOGIC;
    signal l1_stripes_1_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_1_2_ce1 : STD_LOGIC;
    signal l1_stripes_1_2_we1 : STD_LOGIC;
    signal l1_stripes_1_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_1_3_ce0 : STD_LOGIC;
    signal l1_stripes_1_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_1_3_ce1 : STD_LOGIC;
    signal l1_stripes_1_3_we1 : STD_LOGIC;
    signal l1_stripes_1_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_1_4_ce0 : STD_LOGIC;
    signal l1_stripes_1_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_1_4_ce1 : STD_LOGIC;
    signal l1_stripes_1_4_we1 : STD_LOGIC;
    signal l1_stripes_1_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_1_5_ce0 : STD_LOGIC;
    signal l1_stripes_1_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_1_5_ce1 : STD_LOGIC;
    signal l1_stripes_1_5_we1 : STD_LOGIC;
    signal l1_stripes_1_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_2_0_ce0 : STD_LOGIC;
    signal l1_stripes_2_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_2_0_ce1 : STD_LOGIC;
    signal l1_stripes_2_0_we1 : STD_LOGIC;
    signal l1_stripes_2_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_2_1_ce0 : STD_LOGIC;
    signal l1_stripes_2_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_2_1_ce1 : STD_LOGIC;
    signal l1_stripes_2_1_we1 : STD_LOGIC;
    signal l1_stripes_2_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_2_2_ce0 : STD_LOGIC;
    signal l1_stripes_2_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_2_2_ce1 : STD_LOGIC;
    signal l1_stripes_2_2_we1 : STD_LOGIC;
    signal l1_stripes_2_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_2_3_ce0 : STD_LOGIC;
    signal l1_stripes_2_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_2_3_ce1 : STD_LOGIC;
    signal l1_stripes_2_3_we1 : STD_LOGIC;
    signal l1_stripes_2_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_2_4_ce0 : STD_LOGIC;
    signal l1_stripes_2_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_2_4_ce1 : STD_LOGIC;
    signal l1_stripes_2_4_we1 : STD_LOGIC;
    signal l1_stripes_2_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_2_5_ce0 : STD_LOGIC;
    signal l1_stripes_2_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal l1_stripes_2_5_ce1 : STD_LOGIC;
    signal l1_stripes_2_5_we1 : STD_LOGIC;
    signal l1_stripes_2_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_maxes_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l1_maxes_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l1_maxes_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l1_maxes_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_write_col_offset : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    signal l2_iteration : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal l2_read_row_offset : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l2_read_col_offset : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_stripes_2_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_2_0_ce0 : STD_LOGIC;
    signal l2_stripes_2_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_2_0_ce1 : STD_LOGIC;
    signal l2_stripes_2_0_we1 : STD_LOGIC;
    signal l2_stripes_2_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_2_1_ce0 : STD_LOGIC;
    signal l2_stripes_2_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_2_1_ce1 : STD_LOGIC;
    signal l2_stripes_2_1_we1 : STD_LOGIC;
    signal l2_stripes_2_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_2_2_ce0 : STD_LOGIC;
    signal l2_stripes_2_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_2_2_ce1 : STD_LOGIC;
    signal l2_stripes_2_2_we1 : STD_LOGIC;
    signal l2_stripes_2_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_2_3_ce0 : STD_LOGIC;
    signal l2_stripes_2_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_2_3_ce1 : STD_LOGIC;
    signal l2_stripes_2_3_we1 : STD_LOGIC;
    signal l2_stripes_2_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_2_4_ce0 : STD_LOGIC;
    signal l2_stripes_2_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_2_4_ce1 : STD_LOGIC;
    signal l2_stripes_2_4_we1 : STD_LOGIC;
    signal l2_stripes_2_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_2_5_ce0 : STD_LOGIC;
    signal l2_stripes_2_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_5_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_2_5_ce1 : STD_LOGIC;
    signal l2_stripes_2_5_we1 : STD_LOGIC;
    signal l2_stripes_2_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_0_ce0 : STD_LOGIC;
    signal l2_stripes_0_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_0_ce1 : STD_LOGIC;
    signal l2_stripes_0_0_we1 : STD_LOGIC;
    signal l2_stripes_0_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_1_ce0 : STD_LOGIC;
    signal l2_stripes_0_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_1_ce1 : STD_LOGIC;
    signal l2_stripes_0_1_we1 : STD_LOGIC;
    signal l2_stripes_0_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_2_ce0 : STD_LOGIC;
    signal l2_stripes_0_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_2_ce1 : STD_LOGIC;
    signal l2_stripes_0_2_we1 : STD_LOGIC;
    signal l2_stripes_0_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_3_ce0 : STD_LOGIC;
    signal l2_stripes_0_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_3_ce1 : STD_LOGIC;
    signal l2_stripes_0_3_we1 : STD_LOGIC;
    signal l2_stripes_0_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_4_ce0 : STD_LOGIC;
    signal l2_stripes_0_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_4_ce1 : STD_LOGIC;
    signal l2_stripes_0_4_we1 : STD_LOGIC;
    signal l2_stripes_0_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_5_ce0 : STD_LOGIC;
    signal l2_stripes_0_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_5_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_0_5_ce1 : STD_LOGIC;
    signal l2_stripes_0_5_we1 : STD_LOGIC;
    signal l2_stripes_0_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_kernel_sums_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_kernel_sums_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_kernel_sums_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_kernel_sums_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_kernel_sums_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_kernel_sums_5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_kernel_sums_6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_kernel_sums_7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_stripes_3_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_0_ce0 : STD_LOGIC;
    signal l2_stripes_3_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_0_ce1 : STD_LOGIC;
    signal l2_stripes_3_0_we1 : STD_LOGIC;
    signal l2_stripes_3_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_1_ce0 : STD_LOGIC;
    signal l2_stripes_3_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_1_ce1 : STD_LOGIC;
    signal l2_stripes_3_1_we1 : STD_LOGIC;
    signal l2_stripes_3_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_2_ce0 : STD_LOGIC;
    signal l2_stripes_3_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_2_ce1 : STD_LOGIC;
    signal l2_stripes_3_2_we1 : STD_LOGIC;
    signal l2_stripes_3_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_3_ce0 : STD_LOGIC;
    signal l2_stripes_3_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_3_ce1 : STD_LOGIC;
    signal l2_stripes_3_3_we1 : STD_LOGIC;
    signal l2_stripes_3_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_4_ce0 : STD_LOGIC;
    signal l2_stripes_3_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_4_ce1 : STD_LOGIC;
    signal l2_stripes_3_4_we1 : STD_LOGIC;
    signal l2_stripes_3_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_5_ce0 : STD_LOGIC;
    signal l2_stripes_3_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_5_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_3_5_ce1 : STD_LOGIC;
    signal l2_stripes_3_5_we1 : STD_LOGIC;
    signal l2_stripes_3_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_1_0_ce0 : STD_LOGIC;
    signal l2_stripes_1_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_1_0_ce1 : STD_LOGIC;
    signal l2_stripes_1_0_we1 : STD_LOGIC;
    signal l2_stripes_1_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_1_1_ce0 : STD_LOGIC;
    signal l2_stripes_1_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_1_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_1_1_ce1 : STD_LOGIC;
    signal l2_stripes_1_1_we1 : STD_LOGIC;
    signal l2_stripes_1_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_1_2_ce0 : STD_LOGIC;
    signal l2_stripes_1_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_2_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_1_2_ce1 : STD_LOGIC;
    signal l2_stripes_1_2_we1 : STD_LOGIC;
    signal l2_stripes_1_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_2_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_3_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_1_3_ce0 : STD_LOGIC;
    signal l2_stripes_1_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_3_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_1_3_ce1 : STD_LOGIC;
    signal l2_stripes_1_3_we1 : STD_LOGIC;
    signal l2_stripes_1_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_3_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_4_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_1_4_ce0 : STD_LOGIC;
    signal l2_stripes_1_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_4_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_1_4_ce1 : STD_LOGIC;
    signal l2_stripes_1_4_we1 : STD_LOGIC;
    signal l2_stripes_1_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_4_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_5_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_1_5_ce0 : STD_LOGIC;
    signal l2_stripes_1_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_5_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal l2_stripes_1_5_ce1 : STD_LOGIC;
    signal l2_stripes_1_5_we1 : STD_LOGIC;
    signal l2_stripes_1_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_5_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_maxes_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_maxes_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_maxes_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_maxes_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_maxes_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_maxes_5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_maxes_6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l2_maxes_7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal l1_read_row_offset : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal l2_write_row_offset : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal icmp_ln32_reg_14194 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal and_ln159_reg_15943 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln194_reg_16112 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_3471_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_3693 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_state11_pp0_stage10_iter0 : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal icmp_ln66_reg_14206 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_state12_pp0_stage11_iter0 : BOOLEAN;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal grp_fu_3624_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_3697 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage20 : signal is "none";
    signal ap_block_state21_pp0_stage20_iter0 : BOOLEAN;
    signal ap_block_pp0_stage20_11001 : BOOLEAN;
    signal icmp_ln32_fu_3713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln56_fu_3719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln56_reg_14198 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_fu_3725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_reg_14202 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln66_fu_3741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln70_fu_3747_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln70_reg_14210 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_195_reg_14215 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln127_fu_3759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln127_reg_14223 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln224_fu_3771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln224_reg_14227 : STD_LOGIC_VECTOR (0 downto 0);
    signal l1_write_col_offset_s_reg_14235 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state29_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal tmp_data_V_1_reg_14241 : STD_LOGIC_VECTOR (63 downto 0);
    signal l1_channel_idx_load_reg_14252 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln39_fu_3872_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln39_1_fu_3876_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln39_1_reg_14261 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln41_fu_3891_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_reg_14265 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state30_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal select_ln41_fu_3902_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln41_reg_14270 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln39_2_fu_3966_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln40_1_fu_3970_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln40_1_reg_14280 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_s_reg_14286 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_3_reg_14308 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_reg_14330 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_5_reg_14352 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_6_reg_14374 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_7_reg_14396 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln41_1_fu_4030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_1_reg_14418 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state31_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal select_ln41_2_fu_4040_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln41_2_reg_14423 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln39_3_fu_4076_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln41_2_fu_4086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_2_reg_14433 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln41_5_fu_4092_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln41_5_reg_14439 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln39_4_fu_4100_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln39_4_reg_14444 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln41_6_fu_4154_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln41_6_reg_14448 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state32_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal trunc_ln39_5_fu_4170_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln39_5_reg_14455 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln40_4_fu_4174_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln40_4_reg_14459 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln41_4_fu_4180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_4_reg_14464 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln41_2_fu_4195_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln41_2_reg_14471 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln41_8_fu_4227_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln41_8_reg_14476 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state33_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal trunc_ln39_6_fu_4239_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln39_6_reg_14483 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln41_5_fu_4249_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_5_reg_14487 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln39_7_fu_4263_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln39_7_reg_14493 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln40_6_fu_4267_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln40_6_reg_14497 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln41_10_fu_4299_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln41_10_reg_14503 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state34_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal icmp_ln41_6_fu_4305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_6_reg_14510 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln39_8_fu_4317_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln39_8_reg_14515 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln41_7_fu_4327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_7_reg_14519 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln41_6_fu_4349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln41_6_reg_14524 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln41_12_fu_4394_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln41_12_reg_14529 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_state35_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal select_ln41_14_fu_4406_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_state10_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal zext_ln92_4_fu_4481_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln92_4_reg_14629 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln92_8_fu_4503_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln92_8_reg_14699 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln147_fu_4519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln147_reg_14745 : STD_LOGIC_VECTOR (0 downto 0);
    signal l1_read_row_offset_l_reg_14750 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln79_fu_4577_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln79_reg_14755 : STD_LOGIC_VECTOR (2 downto 0);
    signal l1_stripes_0_0_load_reg_14766 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_1_load_reg_14772 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_2_load_reg_14778 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_3_load_reg_14784 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_4_load_reg_14790 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_5_load_reg_14796 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_0_load_reg_14802 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_1_load_reg_14808 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_2_load_reg_14814 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_3_load_reg_14820 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_4_load_reg_14826 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_5_load_reg_14832 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3488_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_14838 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_0_load_reg_14847 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_1_load_reg_14854 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_2_load_reg_14861 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_3_load_reg_14868 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_4_load_reg_14875 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_5_load_reg_14882 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_0_load_1_reg_14889 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_1_load_1_reg_14896 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_2_load_1_reg_14903 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_3_load_1_reg_14910 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_4_load_1_reg_14917 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_5_load_1_reg_14924 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_0_load_1_reg_14931 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_1_load_1_reg_14938 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_2_load_1_reg_14945 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_3_load_1_reg_14952 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_4_load_1_reg_14959 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_5_load_1_reg_14966 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_0_load_2_reg_15063 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_1_load_2_reg_15070 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_2_load_2_reg_15077 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_3_load_2_reg_15084 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_4_load_2_reg_15091 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_5_load_2_reg_15098 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln79_1_fu_4624_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln79_1_reg_15105 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln79_2_fu_4671_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln79_2_reg_15118 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln92_1_fu_4733_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_1_reg_15131 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_1_fu_5031_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_1_reg_15136 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_2_fu_5037_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_2_reg_15141 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_20_fu_5043_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_20_reg_15146 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln92_32_fu_5066_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_32_reg_15152 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln92_15_fu_5086_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_15_reg_15157 : STD_LOGIC_VECTOR (13 downto 0);
    signal l1_stripes_2_0_load_1_reg_15162 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_1_load_1_reg_15168 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_2_load_1_reg_15174 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_3_load_1_reg_15180 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_4_load_1_reg_15186 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_2_5_load_1_reg_15192 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_fu_5090_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_reg_15198 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln92_17_fu_5135_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_17_reg_15204 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_4_fu_5141_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_4_reg_15209 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln92_73_fu_5159_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_73_reg_15214 : STD_LOGIC_VECTOR (11 downto 0);
    signal l1_stripes_0_0_load_2_reg_15219 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_1_load_2_reg_15225 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_2_load_2_reg_15231 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_3_load_2_reg_15237 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_4_load_2_reg_15243 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_0_5_load_2_reg_15249 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln92_8_fu_5175_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_8_reg_15255 : STD_LOGIC_VECTOR (13 downto 0);
    signal l1_stripes_1_0_load_2_reg_15260 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_1_load_2_reg_15266 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_2_load_2_reg_15272 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_3_load_2_reg_15278 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_4_load_2_reg_15284 : STD_LOGIC_VECTOR (7 downto 0);
    signal l1_stripes_1_5_load_2_reg_15290 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_35_reg_15296 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln92_14_fu_5181_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_14_reg_15305 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_40_fu_5187_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_40_reg_15310 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln92_55_fu_5198_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_55_reg_15315 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_56_fu_5210_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln92_56_reg_15320 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_45_fu_5234_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_45_reg_15325 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln92_23_fu_5257_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_23_reg_15332 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_19_fu_5550_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln92_19_reg_15337 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_state13_pp0_stage12_iter0 : BOOLEAN;
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal sub_ln92_21_fu_5556_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln92_21_reg_15342 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln92_26_fu_5592_p2 : STD_LOGIC_VECTOR (14 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of sub_ln92_26_fu_5592_p2 : signal is "no";
    signal sub_ln92_26_reg_15347 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln92_22_fu_5598_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln92_22_reg_15352 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_50_fu_5604_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_50_reg_15357 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln92_29_fu_5631_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln92_29_reg_15365 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_55_fu_5637_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_55_reg_15370 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_60_fu_5648_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_60_reg_15378 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_65_fu_5659_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_65_reg_15386 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_70_fu_5670_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_70_reg_15395 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_75_fu_5681_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_75_reg_15403 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_80_fu_5692_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_80_reg_15411 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_85_fu_5703_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_85_reg_15420 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln92_103_fu_5714_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_103_reg_15425 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln92_49_fu_5718_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln92_49_reg_15431 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln92_48_fu_5730_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_48_reg_15436 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_90_fu_5736_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_90_reg_15441 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln92_108_fu_5747_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_108_reg_15447 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_13972_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_51_reg_15452 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_95_fu_5769_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_95_reg_15457 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln92_60_fu_5787_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_60_reg_15465 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_state14_pp0_stage13_iter0 : BOOLEAN;
    signal ap_block_pp0_stage13_11001 : BOOLEAN;
    signal shl_ln92_34_fu_5907_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln92_34_reg_15470 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln92_26_fu_5971_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln92_26_reg_15475 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln92_28_fu_5987_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln92_28_reg_15480 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln92_35_fu_6010_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_35_reg_15485 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_92_fu_6094_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_92_reg_15490 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_47_fu_6219_p2 : STD_LOGIC_VECTOR (12 downto 0);
    attribute use_dsp48 of sub_ln92_47_fu_6219_p2 : signal is "no";
    signal sub_ln92_47_reg_15495 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_32_fu_6248_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln92_32_reg_15500 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln92_36_fu_6280_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_36_reg_15505 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_48_fu_6332_p2 : STD_LOGIC_VECTOR (14 downto 0);
    attribute use_dsp48 of add_ln92_48_fu_6332_p2 : signal is "no";
    signal add_ln92_48_reg_15510 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln92_53_fu_6359_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln92_53_reg_15515 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln92_56_fu_6385_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln92_56_reg_15520 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln92_60_fu_6407_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_60_reg_15525 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_115_fu_6413_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_115_reg_15530 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln92_38_fu_6540_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln92_38_reg_15539 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_state15_pp0_stage14_iter0 : BOOLEAN;
    signal ap_block_pp0_stage14_11001 : BOOLEAN;
    signal add_ln92_39_fu_6546_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_39_reg_15544 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_43_fu_6561_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_43_reg_15549 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_57_fu_6608_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln92_57_reg_15554 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_100_fu_6620_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_100_reg_15559 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln92_55_fu_6647_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of sub_ln92_55_fu_6647_p2 : signal is "no";
    signal sub_ln92_55_reg_15565 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln92_121_fu_6690_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_121_reg_15570 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln92_57_fu_6694_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln92_57_reg_15575 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_110_fu_6716_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_110_reg_15580 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln92_59_fu_6727_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln92_59_reg_15586 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln92_65_fu_6790_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln92_65_reg_15591 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln92_67_fu_6806_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_67_reg_15596 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_120_fu_6833_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_120_reg_15601 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_125_fu_6892_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_125_reg_15608 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln92_71_fu_6939_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_71_reg_15614 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_130_fu_6945_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_130_reg_15619 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln92_67_fu_6960_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln92_67_reg_15626 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln92_74_fu_6988_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_74_reg_15631 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_14020_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_76_reg_15636 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_62_fu_7064_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln92_62_reg_15641 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal ap_block_state16_pp0_stage15_iter0 : BOOLEAN;
    signal ap_block_pp0_stage15_11001 : BOOLEAN;
    signal sub_ln92_59_fu_7087_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_59_reg_15646 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_61_fu_7123_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln92_61_reg_15651 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln92_78_fu_7204_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln92_78_reg_15656 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln92_82_fu_7221_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_82_reg_15662 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_79_fu_7227_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_79_reg_15667 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_82_fu_7254_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln92_82_reg_15672 : STD_LOGIC_VECTOR (15 downto 0);
    signal l2_write_row_offset_2_reg_15678 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage16 : signal is "none";
    signal ap_block_state17_pp0_stage16_iter0 : BOOLEAN;
    signal ap_block_pp0_stage16_11001 : BOOLEAN;
    signal add_ln92_81_fu_7304_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln92_81_reg_15686 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln92_71_fu_7310_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln92_71_reg_15692 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln124_fu_7325_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln124_reg_15698 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln124_2_fu_7341_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln124_2_reg_15703 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln131_fu_7368_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln131_reg_15708 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln131_fu_7384_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln131_reg_15724 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln136_fu_7410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln136_reg_15728 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln124_1_fu_7439_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage17 : signal is "none";
    signal ap_block_state18_pp0_stage17_iter0 : BOOLEAN;
    signal ap_block_pp0_stage17_11001 : BOOLEAN;
    signal select_ln124_3_fu_7455_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln136_1_fu_7513_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln151_fu_7530_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln159_1_fu_7546_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln159_1_reg_15754 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln159_fu_7570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_201_reg_15947 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln168_fu_7606_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln168_reg_15955 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln179_fu_7610_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln179_reg_15960 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln179_18_fu_7632_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln179_18_reg_16036 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln194_fu_7648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_fu_7654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_16116 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_fu_7666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_16121 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln232_fu_7692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln232_reg_16126 : STD_LOGIC_VECTOR (0 downto 0);
    signal l2_read_row_offset_l_reg_16132 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage18 : signal is "none";
    signal ap_block_state19_pp0_stage18_iter0 : BOOLEAN;
    signal ap_block_pp0_stage18_11001 : BOOLEAN;
    signal select_ln169_fu_7774_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln169_reg_16137 : STD_LOGIC_VECTOR (2 downto 0);
    signal l2_stripes_2_0_load_reg_16149 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_1_load_reg_16154 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_2_load_reg_16159 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_3_load_reg_16164 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_4_load_reg_16169 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_5_load_reg_16174 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_0_load_reg_16179 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_1_load_reg_16184 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_2_load_reg_16189 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_3_load_reg_16194 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_4_load_reg_16199 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_5_load_reg_16204 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3539_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln161_reg_16209 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_0_load_1_reg_16279 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_1_load_1_reg_16286 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_2_load_1_reg_16293 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_3_load_1_reg_16300 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_4_load_1_reg_16307 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_5_load_1_reg_16314 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_0_load_1_reg_16321 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_1_load_1_reg_16327 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_2_load_1_reg_16333 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_3_load_1_reg_16339 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_4_load_1_reg_16345 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_5_load_1_reg_16351 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln161_2_fu_7820_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln161_2_reg_16357 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln179_35_fu_7832_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln179_35_reg_16429 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln169_1_fu_7885_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln169_1_reg_16505 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_3546_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_146_reg_16519 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3563_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_147_reg_16524 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln169_2_fu_7934_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln169_2_reg_16529 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln179_1_fu_7942_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_1_reg_16553 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_pp0_stage19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage19 : signal is "none";
    signal ap_block_state20_pp0_stage19_iter0 : BOOLEAN;
    signal ap_block_pp0_stage19_11001 : BOOLEAN;
    signal mul_ln179_fu_7945_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_reg_16558 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_2_fu_14036_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_2_reg_16563 : STD_LOGIC_VECTOR (12 downto 0);
    signal l2_stripes_3_0_load_reg_16568 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_1_load_reg_16576 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_2_load_reg_16584 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_3_load_reg_16592 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_4_load_reg_16600 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_5_load_reg_16608 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_0_load_reg_16616 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_1_load_reg_16625 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_2_load_reg_16634 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_3_load_reg_16643 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_4_load_reg_16652 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_5_load_reg_16661 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln179_28_fu_7965_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_28_reg_16670 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_6_fu_14042_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_6_reg_16676 : STD_LOGIC_VECTOR (12 downto 0);
    signal l2_stripes_3_0_load_1_reg_16681 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_1_load_1_reg_16688 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_2_load_1_reg_16695 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_3_load_1_reg_16702 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_4_load_1_reg_16709 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_5_load_1_reg_16716 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_0_load_1_reg_16723 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_1_load_1_reg_16730 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_2_load_1_reg_16737 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_3_load_1_reg_16744 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_4_load_1_reg_16751 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_5_load_1_reg_16758 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_0_load_2_reg_16765 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_1_load_2_reg_16771 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_2_load_2_reg_16777 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_3_load_2_reg_16783 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_4_load_2_reg_16789 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_2_5_load_2_reg_16795 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_0_load_2_reg_16801 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_1_load_2_reg_16808 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_2_load_2_reg_16815 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_3_load_2_reg_16822 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_4_load_2_reg_16829 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_0_5_load_2_reg_16836 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln161_4_reg_16843 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln161_6_fu_7968_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln161_6_reg_16913 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln179_53_fu_7973_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_53_reg_16924 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_72_fu_7980_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_72_reg_16929 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_14_fu_14048_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_14_reg_16935 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln161_10_fu_7984_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln161_10_reg_16940 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln224_fu_7997_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln161_1_fu_8055_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln161_1_reg_16958 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln179_7_fu_8062_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_7_reg_16969 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_46_fu_8067_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_46_reg_16974 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_10_fu_14054_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_10_reg_16980 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_11_fu_14060_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_11_reg_16985 : STD_LOGIC_VECTOR (12 downto 0);
    signal l2_stripes_3_0_load_2_reg_16990 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_1_load_2_reg_16997 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_2_load_2_reg_17004 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_3_load_2_reg_17011 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_4_load_2_reg_17018 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_3_5_load_2_reg_17025 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_0_load_2_reg_17032 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_1_load_2_reg_17040 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_2_load_2_reg_17048 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_3_load_2_reg_17056 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_4_load_2_reg_17064 : STD_LOGIC_VECTOR (7 downto 0);
    signal l2_stripes_1_5_load_2_reg_17072 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln179_113_fu_8084_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_113_reg_17080 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln179_26_fu_14066_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln179_26_reg_17091 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_3580_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_160_reg_17096 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3591_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_162_reg_17102 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln179_10_fu_8101_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_10_reg_17107 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_pp0_stage21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage21 : signal is "none";
    signal ap_block_state22_pp0_stage21_iter0 : BOOLEAN;
    signal ap_block_pp0_stage21_11001 : BOOLEAN;
    signal mul_ln179_3_fu_14072_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln179_3_reg_17112 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln161_7_fu_8126_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln161_7_reg_17117 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln161_9_fu_8155_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln161_9_reg_17129 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln179_92_fu_8182_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_92_reg_17139 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln161_14_fu_8189_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln161_14_reg_17144 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln179_139_fu_8194_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_139_reg_17154 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_31_fu_14078_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_31_reg_17160 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_180_fu_8205_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_180_reg_17165 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_33_fu_14084_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_33_reg_17170 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln179_155_fu_8216_p2 : STD_LOGIC_VECTOR (12 downto 0);
    attribute use_dsp48 of add_ln179_155_fu_8216_p2 : signal is "no";
    signal add_ln179_155_reg_17175 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_1_fu_8221_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_1_reg_17180 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_pp0_stage22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage22 : signal is "none";
    signal ap_block_state23_pp0_stage22_iter0 : BOOLEAN;
    signal ap_block_pp0_stage22_11001 : BOOLEAN;
    signal zext_ln179_79_fu_8226_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_79_reg_17185 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_15_fu_14090_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_15_reg_17191 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_17_fu_14096_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln179_17_reg_17196 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_112_fu_8253_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_112_reg_17201 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_20_fu_14102_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_20_reg_17207 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln161_11_fu_8278_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln161_11_reg_17212 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln179_9_fu_8285_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_9_reg_17223 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_pp0_stage23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage23 : signal is "none";
    signal ap_block_state24_pp0_stage23_iter0 : BOOLEAN;
    signal ap_block_pp0_stage23_11001 : BOOLEAN;
    signal select_ln161_8_fu_8312_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln161_8_reg_17228 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln179_21_fu_14108_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_21_reg_17239 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_125_fu_8326_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_125_reg_17244 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_126_fu_8329_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_126_reg_17250 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln179_28_fu_14113_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln179_28_reg_17257 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln179_29_fu_14119_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_29_reg_17262 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_3653_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln161_28_reg_17267 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln161_5_fu_8368_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln161_5_reg_17274 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage24 : signal is "none";
    signal ap_block_state25_pp0_stage24_iter0 : BOOLEAN;
    signal ap_block_pp0_stage24_11001 : BOOLEAN;
    signal shl_ln179_15_fu_8375_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln179_15_reg_17285 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln179_17_fu_8382_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln179_17_reg_17290 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln179_93_fu_8413_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_93_reg_17295 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_97_fu_8416_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_97_reg_17301 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_18_fu_8419_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln179_18_reg_17306 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln179_24_fu_14133_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_24_reg_17311 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_3660_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_175_reg_17316 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3671_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_176_reg_17322 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln179_220_fu_8448_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_220_reg_17328 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_36_fu_14139_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_36_reg_17336 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln179_142_fu_8451_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_142_reg_17341 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_14125_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_147_reg_17346 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln161_3_fu_8485_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln161_3_reg_17351 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_pp0_stage25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage25 : signal is "none";
    signal ap_block_state26_pp0_stage25_iter0 : BOOLEAN;
    signal ap_block_pp0_stage25_11001 : BOOLEAN;
    signal zext_ln179_61_fu_8492_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_61_reg_17363 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_13_fu_14145_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_13_reg_17371 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_69_fu_8502_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_69_reg_17376 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_71_fu_8512_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_71_reg_17381 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln179_19_fu_8545_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln179_19_reg_17389 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln179_62_fu_8609_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_62_reg_17396 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_67_fu_8756_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln179_67_reg_17401 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln179_22_fu_14151_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_22_reg_17406 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_97_fu_8790_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_97_reg_17411 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_90_fu_8941_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln179_90_reg_17416 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln179_18_fu_9025_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_18_reg_17421 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_20_fu_9031_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln179_20_reg_17426 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_85_fu_9133_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_85_reg_17431 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_117_fu_9180_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_117_reg_17436 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_3682_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_163_reg_17441 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_164_fu_9216_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_164_reg_17446 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln161_18_fu_9318_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln161_18_reg_17452 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln179_46_fu_9380_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln179_46_reg_17457 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln179_99_fu_9459_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_99_reg_17462 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_34_fu_14156_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_34_reg_17467 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln161_24_fu_9478_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln161_24_reg_17472 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln161_25_fu_9506_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln161_25_reg_17483 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln161_26_fu_9535_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln161_26_reg_17493 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln161_27_fu_9553_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln161_27_reg_17500 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln179_55_fu_9560_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_55_reg_17509 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_56_fu_9566_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_56_reg_17514 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_73_fu_9572_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln179_73_reg_17519 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln179_74_fu_9578_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln179_74_reg_17524 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln179_94_fu_9610_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_94_reg_17529 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_100_fu_9616_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_100_reg_17534 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_112_fu_9652_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_112_reg_17539 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_153_fu_9664_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln179_153_reg_17544 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_fu_9691_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln179_reg_17549 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln179_4_fu_9808_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln179_4_reg_17554 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln179_32_fu_9825_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_32_reg_17559 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln179_12_fu_9831_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln179_12_reg_17565 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln179_22_fu_10201_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_22_reg_17572 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln161_16_fu_10232_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln161_16_reg_17577 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln161_22_fu_10465_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln161_22_reg_17583 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln179_120_fu_10673_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln179_120_reg_17593 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_204_fu_10679_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_204_reg_17598 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_121_fu_10686_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln179_121_reg_17603 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_14175_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln179_33_reg_17608 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln179_35_fu_10927_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_35_reg_17613 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_38_fu_10933_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_38_reg_17618 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_14161_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln179_42_reg_17623 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln179_53_fu_10939_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_53_reg_17628 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_58_fu_10957_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_58_reg_17633 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_60_fu_10963_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln179_60_reg_17638 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln179_140_fu_10969_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_140_reg_17643 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln179_72_fu_10992_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_72_reg_17648 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_76_fu_11014_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_76_reg_17653 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_78_fu_11020_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln179_78_reg_17658 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln179_95_fu_11051_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_95_reg_17663 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_113_fu_11082_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_113_reg_17668 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_114_fu_11088_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_114_reg_17673 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln161_29_reg_17678 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln179_126_fu_11106_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_126_reg_17684 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_127_fu_11112_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_127_reg_17689 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_129_fu_11124_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_129_reg_17694 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln161_30_fu_11141_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln161_30_reg_17699 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln179_144_fu_11167_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_144_reg_17705 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_146_fu_11173_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_146_reg_17710 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_6_fu_11223_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_6_reg_17715 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_14_fu_11234_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_14_reg_17720 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_10_fu_11324_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_10_reg_17725 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_18_fu_11465_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_18_reg_17730 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_19_fu_11491_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_19_reg_17735 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln179_6_fu_11559_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln179_6_reg_17740 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln179_26_fu_11600_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_26_reg_17745 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_23_fu_11619_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_23_reg_17750 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_29_fu_11681_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln179_29_reg_17755 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln179_48_fu_12078_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln179_48_reg_17760 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln179_18_fu_12144_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln179_18_reg_17765 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln179_12_fu_12276_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_12_reg_17770 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_15_fu_12302_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_15_reg_17775 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_37_fu_12532_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_37_reg_17780 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_41_fu_12557_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_41_reg_17785 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_45_fu_12582_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_45_reg_17790 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln179_37_fu_14182_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_37_reg_17795 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln179_48_fu_12595_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln179_48_reg_17800 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln179_70_fu_12601_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln179_70_reg_17805 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln179_59_fu_12626_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_59_reg_17810 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_63_fu_12651_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_63_reg_17815 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_64_fu_12657_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_64_reg_17820 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_80_fu_12673_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_80_reg_17825 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_84_fu_12679_p2 : STD_LOGIC_VECTOR (12 downto 0);
    attribute use_dsp48 of add_ln179_84_fu_12679_p2 : signal is "no";
    signal add_ln179_84_reg_17830 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_135_fu_12710_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_135_reg_17835 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln179_97_fu_12717_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_97_reg_17840 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_121_fu_12760_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_121_reg_17845 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_131_fu_12817_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_131_reg_17850 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_133_fu_12823_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln179_133_reg_17855 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln179_138_fu_12855_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_138_reg_17860 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_149_fu_12873_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_149_reg_17865 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_154_fu_12892_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_154_reg_17870 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln179_9_fu_12898_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_9_reg_17875 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_13_fu_12929_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_13_reg_17880 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln179_49_fu_13008_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_49_reg_17885 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_96_fu_13014_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_96_reg_17890 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln185_8_fu_13045_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln185_8_reg_17895 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_51_fu_13152_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_51_reg_17901 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_99_fu_13170_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_99_reg_17907 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_116_fu_13182_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_116_reg_17912 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_140_fu_13211_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_140_reg_17917 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_85_fu_13303_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_85_reg_17923 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_123_fu_13334_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_123_reg_17928 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln185_14_fu_13362_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln185_14_reg_17934 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_87_fu_13430_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_87_reg_17940 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_102_fu_13445_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_102_reg_17946 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_66_fu_13505_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_66_reg_17951 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_105_fu_13536_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_105_reg_17956 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln185_11_fu_13564_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln185_11_reg_17962 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_69_fu_13608_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_69_reg_17968 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_157_fu_13660_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_157_reg_17974 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_145_fu_13712_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_145_reg_17979 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln215_fu_13742_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_state9_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_state36_pp0_stage8_iter1 : BOOLEAN;
    signal ap_predicate_op3288_write_state36 : BOOLEAN;
    signal ap_block_state36_io : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_pp0_stage26_subdone : BOOLEAN;
    signal ap_phi_mux_l1_write_col_offset_1_phi_fu_3157_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3152 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3170 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3187 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_read_row_offset_n_1_reg_3199 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3211 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3222 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3233 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3244 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3255 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3267 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3277 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l1_read_row_offset_n_reg_3289 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3301 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3313 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_l2_read_row_offset_f_phi_fu_3326_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_read_row_offset_f_reg_3323 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3323 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_read_row_offset_n_reg_3333 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3333 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3347_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_maxes_0_flag_1_reg_3343 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3343 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_l2_maxes_0_new_1_phi_fu_3358_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_maxes_0_new_1_reg_3354 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3354 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_l2_maxes_1_new_1_phi_fu_3369_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_maxes_1_new_1_reg_3365 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3365 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln185_9_fu_13830_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_l2_maxes_2_new_1_phi_fu_3380_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_maxes_2_new_1_reg_3376 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3376 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln185_10_fu_13838_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_l2_maxes_3_new_1_phi_fu_3391_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_maxes_3_new_1_reg_3387 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3387 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_l2_maxes_4_new_1_phi_fu_3402_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_maxes_4_new_1_reg_3398 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3398 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln185_12_fu_13846_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_l2_maxes_5_new_1_phi_fu_3413_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_maxes_5_new_1_reg_3409 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3409 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln185_13_fu_13854_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_l2_maxes_6_new_1_phi_fu_3424_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_maxes_6_new_1_reg_3420 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3420 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_l2_maxes_7_new_1_phi_fu_3435_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_l2_maxes_7_new_1_reg_3431 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3431 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln185_15_fu_13862_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3446_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3458_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_l2_read_row_offset_n_1_reg_3454 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln39_fu_3846_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln39_1_fu_3944_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal zext_ln39_2_fu_4054_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal zext_ln39_3_fu_4115_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal zext_ln39_4_fu_4201_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal zext_ln39_5_fu_4273_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal zext_ln39_6_fu_4368_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal zext_ln39_7_fu_4413_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln92_fu_4453_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal ap_block_pp0_stage16 : BOOLEAN;
    signal ap_block_pp0_stage17 : BOOLEAN;
    signal ap_block_pp0_stage18 : BOOLEAN;
    signal ap_block_pp0_stage19 : BOOLEAN;
    signal select_ln224_fu_3777_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln60_fu_3806_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3466_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln41_15_fu_4354_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln147_fu_4525_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln136_fu_7416_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln232_fu_7698_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln232_1_fu_13941_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln232_fu_13936_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln211_fu_7672_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln185_fu_13038_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln185_1_fu_13216_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln185_2_fu_13666_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln185_3_fu_13451_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage26 : BOOLEAN;
    signal select_ln185_4_fu_13557_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln185_5_fu_13355_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln185_6_fu_13223_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln185_7_fu_13718_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln224_1_fu_8002_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln224_2_fu_8014_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln224_1_fu_8009_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage8_01001 : BOOLEAN;
    signal trunc_ln681_fu_3824_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3471_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal grp_fu_3488_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_3505_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_3522_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_3505_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3522_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3546_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_3563_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp0_stage20 : BOOLEAN;
    signal ap_block_pp0_stage21 : BOOLEAN;
    signal ap_block_pp0_stage25 : BOOLEAN;
    signal grp_fu_3602_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3613_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage23 : BOOLEAN;
    signal grp_fu_3631_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3642_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage24 : BOOLEAN;
    signal trunc_ln32_1_fu_3709_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_190_fu_3731_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln32_fu_3705_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln223_fu_3765_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln60_fu_3800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln40_fu_3886_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln44_fu_3897_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln41_1_fu_3909_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln44_1_fu_4035_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln41_3_fu_4047_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln40_2_fu_4080_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln44_2_fu_4104_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln41_4_fu_4109_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln40_3_fu_4137_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln41_3_fu_4142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln44_3_fu_4148_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln41_7_fu_4162_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln41_1_fu_4190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln41_fu_4186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln44_4_fu_4222_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln41_9_fu_4233_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln40_5_fu_4243_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln41_11_fu_4255_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln44_5_fu_4294_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln41_13_fu_4310_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln40_7_fu_4321_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln41_4_fu_4337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln41_3_fu_4333_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln41_5_fu_4343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln44_6_fu_4389_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln44_7_fu_4400_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln70_fu_4444_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln85_fu_4447_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln85_1_fu_4475_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln85_2_fu_4497_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln146_fu_4513_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln78_fu_4543_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln78_fu_4553_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln78_1_fu_4550_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln78_fu_4546_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln81_fu_4565_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln79_fu_4559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln79_fu_4571_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln78_fu_4587_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln78_1_fu_4594_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln81_3_fu_4606_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln81_1_fu_4612_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln79_1_fu_4600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln79_1_fu_4618_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln_fu_4632_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln78_2_fu_4639_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln78_2_fu_4647_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln78_3_fu_4643_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln81_2_fu_4659_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln79_2_fu_4653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln79_2_fu_4665_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln_fu_4683_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln92_1_fu_4695_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln92_2_fu_4691_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_5_fu_4707_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_fu_4711_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln92_2_fu_4721_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_6_fu_4729_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_3_fu_4703_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_2_fu_4739_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_1_fu_4679_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_3_fu_4749_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln92_3_fu_4762_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln92_4_fu_4773_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln92_10_fu_4780_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_9_fu_4769_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_4_fu_4784_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln92_4_fu_4790_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_fu_4717_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln92_6_fu_4800_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_12_fu_4807_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_7_fu_4759_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_5_fu_4811_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_10_fu_4821_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln92_7_fu_4836_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln92_fu_4794_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln92_17_fu_4848_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_188_fu_4858_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_14_fu_4832_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_18_fu_4866_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln92_8_fu_4876_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_15_fu_4844_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_19_fu_4884_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_7_fu_4888_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln92_s_fu_4898_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln92_20_fu_4906_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_8_fu_4910_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_15_fu_4920_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln92_9_fu_4935_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln92_10_fu_4947_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln92_23_fu_4943_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_25_fu_4959_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_9_fu_4963_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln92_11_fu_4973_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln92_29_fu_4985_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_21_fu_4931_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln92_10_fu_4989_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln92_12_fu_4999_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_24_fu_4955_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_30_fu_5007_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_11_fu_5011_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_26_fu_4981_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_12_fu_5021_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln92_5_fu_4817_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln92_3_fu_4755_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln92_11_fu_5027_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_7_fu_4916_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln92_13_fu_5058_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln92_13_fu_5070_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln92_14_fu_5076_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_31_fu_5054_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_14_fu_5080_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln92_16_fu_5111_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln92_17_fu_5123_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln92_39_fu_5131_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_38_fu_5119_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln92_8_fu_4969_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln92_6_fu_4852_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_189_fu_5147_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_37_fu_5107_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_40_fu_5155_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln92_10_fu_5017_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln92_6_fu_4894_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_7_fu_5165_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln92_2_fu_4745_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_21_fu_5171_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_9_fu_4995_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_72_fu_4870_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln92_25_fu_5202_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_57_fu_5214_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_23_fu_5218_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln92_31_fu_5224_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln92_27_fu_5245_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln92_62_fu_5253_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_24_fu_5228_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_pp0_stage12 : BOOLEAN;
    signal shl_ln92_5_fu_5266_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln92_12_fu_5277_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln92_13_fu_5280_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln92_14_fu_5289_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln92_15_fu_5300_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln92_33_fu_5296_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_35_fu_5311_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_3_fu_5283_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln92_34_fu_5307_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln92_16_fu_5330_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_5_fu_5336_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_17_fu_5333_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln92_18_fu_5341_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln92_18_fu_5354_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln92_19_fu_5373_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln92_6_fu_5345_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln92_44_fu_5381_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln92_18_fu_5385_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln92_20_fu_5395_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_41_fu_5361_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln92_9_fu_5407_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_43_fu_5369_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_45_fu_5403_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln92_10_fu_5416_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_46_fu_5412_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_47_fu_5422_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_11_fu_5426_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_48_fu_5432_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln92_21_fu_5444_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln92_22_fu_5455_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln92_51_fu_5462_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_50_fu_5451_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_19_fu_5466_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln92_23_fu_5476_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln92_24_fu_5487_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln92_52_fu_5483_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_54_fu_5498_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_11_fu_5273_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_1_fu_5263_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_13_fu_5508_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_23_fu_5514_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_15_fu_5517_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_19_fu_5351_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_15_fu_5315_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_16_fu_5527_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_13963_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln92_25_fu_5533_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_26_fu_5537_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_18_fu_5540_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_24_fu_5523_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln92_27_fu_5546_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln92_12_fu_5436_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln92_53_fu_5494_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln92_49_fu_5441_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_22_fu_5562_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_13954_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_16_fu_5321_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln92_30_fu_5572_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln92_26_fu_5581_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln92_21_fu_5575_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln92_59_fu_5588_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln92_22_fu_5472_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln92_20_fu_5391_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln92_31_fu_5619_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln92_69_fu_5627_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_66_fu_5615_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_106_fu_5726_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_193_fu_5751_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_111_fu_5759_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_pp0_stage13 : BOOLEAN;
    signal sext_ln92_32_fu_5793_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln92_28_fu_5801_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln92_25_fu_5783_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln92_63_fu_5808_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln92_27_fu_5812_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln92_61_fu_5790_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_64_fu_5822_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln92_74_fu_5826_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln92_24_fu_5796_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln92_13_fu_5836_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln92_29_fu_5845_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln92_30_fu_5856_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln92_33_fu_5876_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_73_fu_5883_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_31_fu_5887_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln92_37_fu_5893_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_71_fu_5870_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_32_fu_5897_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_75_fu_5914_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_72_fu_5873_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln92_33_fu_5918_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln92_35_fu_5931_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln92_36_fu_5946_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln92_80_fu_5957_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_78_fu_5942_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_34_fu_5961_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_68_fu_5863_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_67_fu_5852_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln92_40_fu_5967_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln92_39_fu_5924_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_27_fu_5977_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln92_33_fu_5818_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln92_41_fu_5983_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_191_fu_5993_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_76_fu_5928_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_82_fu_6000_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_79_fu_5953_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln92_37_fu_6019_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln92_38_fu_6030_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln92_85_fu_6037_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_84_fu_6026_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_37_fu_6041_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln92_40_fu_6051_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln92_41_fu_6062_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln92_89_fu_6073_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_87_fu_6058_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_38_fu_6077_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln92_43_fu_6087_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_88_fu_6069_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_40_fu_6098_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln92_44_fu_6108_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln92_45_fu_6123_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln92_95_fu_6119_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_96_fu_6130_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_42_fu_6134_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln92_46_fu_6150_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln92_47_fu_6161_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln92_101_fu_6168_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_100_fu_6157_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_43_fu_6172_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln92_48_fu_6182_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln92_102_fu_6189_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln92_44_fu_6193_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln92_50_fu_6199_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_99_fu_6147_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_46_fu_6209_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln92_52_fu_6215_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_98_fu_6144_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln92_53_fu_6231_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln92_38_fu_5903_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln92_28_fu_5839_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_13988_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_30_fu_6239_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln92_107_fu_6245_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln92_94_fu_6115_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln92_44_fu_6083_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_33_fu_6254_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_49_fu_6234_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_34_fu_6264_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln92_49_fu_6178_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_55_fu_6270_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_54_fu_6260_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_35_fu_6274_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln92_51_fu_6286_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_110_fu_6293_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_51_fu_6297_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln92_60_fu_6303_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_75_fu_6004_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln92_36_fu_5867_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_46_fu_6312_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln92_34_fu_5832_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_61_fu_6318_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_47_fu_6322_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_13980_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln92_62_fu_6328_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln92_47_fu_6140_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_45_fu_6104_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_49_fu_6337_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_43_fu_6047_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln92_64_fu_6343_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_13997_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_50_fu_6347_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln92_66_fu_6356_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_194_fu_6368_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln92_112_fu_6365_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_113_fu_6375_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln92_45_fu_6203_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_52_fu_6307_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_105_fu_6228_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_104_fu_6225_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln92_78_fu_6379_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln92_59_fu_6397_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln92_58_fu_6391_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln92_69_fu_6403_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14006_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_block_pp0_stage14 : BOOLEAN;
    signal shl_ln92_32_fu_6427_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln92_35_fu_6424_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln92_70_fu_6434_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln92_81_fu_6447_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln92_29_fu_6450_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln92_16_fu_6458_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln92_39_fu_6467_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln92_42_fu_6478_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln92_36_fu_6461_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln92_91_fu_6489_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln92_90_fu_6485_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_41_fu_6499_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_192_fu_6511_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_93_fu_6508_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_97_fu_6518_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_76_fu_6522_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln92_56_fu_6532_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln92_74_fu_6444_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln92_30_fu_6438_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln92_86_fu_6474_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_42_fu_6455_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_48_fu_6528_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_46_fu_6504_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_14013_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_41_fu_6552_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_58_fu_6558_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln92_50_fu_6567_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln92_37_fu_6535_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln92_109_fu_6574_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln92_63_fu_6584_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln92_67_fu_6587_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln92_22_fu_6596_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln92_50_fu_6578_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln92_39_fu_6493_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln92_68_fu_6605_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln92_54_fu_6590_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln92_53_fu_6635_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln92_55_fu_6599_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln92_116_fu_6643_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln92_115_fu_6631_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_118_fu_6653_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_79_fu_6657_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_105_fu_6667_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln92_56_fu_6682_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln92_123_fu_6702_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_57_fu_6706_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln92_60_fu_6742_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_130_fu_6749_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_129_fu_6739_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_60_fu_6753_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln92_62_fu_6763_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_132_fu_6770_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_62_fu_6774_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln92_77_fu_6780_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln92_71_fu_6663_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln92_53_fu_6614_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln92_63_fu_6784_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_127_fu_6735_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_66_fu_6796_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln92_72_fu_6712_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_78_fu_6802_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln92_63_fu_6812_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln92_133_fu_6819_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_64_fu_6823_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_196_fu_6852_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln92_134_fu_6844_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_137_fu_6860_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln92_80_fu_6864_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_197_fu_6874_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_136_fu_6848_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_139_fu_6882_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln92_65_fu_6907_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_141_fu_6915_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_140_fu_6903_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_67_fu_6919_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln92_81_fu_6886_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln92_70_fu_6929_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln92_80_fu_6829_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_84_fu_6935_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln92_146_fu_6968_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_144_fu_6956_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln92_69_fu_6972_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln92_76_fu_6759_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_83_fu_6925_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_81_fu_6870_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln92_73_fu_6982_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_pp0_stage15 : BOOLEAN;
    signal sext_ln92_57_fu_6994_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln92_40_fu_6997_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln92_59_fu_7002_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln92_70_fu_7011_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln92_52_fu_7019_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln92_44_fu_7005_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln92_114_fu_7026_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln92_54_fu_7036_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln92_61_fu_7014_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln92_117_fu_7043_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln92_55_fu_7053_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_119_fu_7060_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln92_54_fu_7030_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln92_58_fu_7073_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln92_126_fu_7080_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_128_fu_7084_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln92_74_fu_7093_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_63_fu_7097_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_56_fu_7047_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln92_75_fu_7102_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln92_61_fu_7112_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln92_64_fu_7106_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln92_131_fu_7119_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln92_79_fu_7129_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln92_64_fu_7143_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_138_fu_7150_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_135_fu_7140_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_65_fu_7154_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln92_68_fu_7132_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln92_27_fu_7137_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln92_66_fu_7173_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln92_66_fu_7164_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln92_28_fu_7170_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_14028_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln92_88_fu_7196_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln92_87_fu_7193_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln92_77_fu_7199_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of add_ln92_77_fu_7199_p2 : signal is "no";
    signal tmp_198_fu_7210_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln92_143_fu_7190_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_147_fu_7217_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln92_142_fu_7180_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln92_82_fu_7160_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln92_68_fu_7233_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln92_148_fu_7240_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln92_70_fu_7244_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln92_91_fu_7250_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln92_68_fu_7184_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln92_122_fu_7264_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln92_73_fu_7272_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln92_58_fu_7267_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln92_69_fu_7275_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln92_85_fu_7281_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln92_89_fu_7293_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln92_90_fu_7296_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln92_80_fu_7299_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln92_72_fu_7284_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln92_145_fu_7290_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln124_fu_7320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_2_fu_7336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln135_fu_7404_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln124_1_fu_7434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_3_fu_7450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln139_fu_7494_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln140_fu_7499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln140_fu_7505_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln150_fu_7519_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln151_fu_7524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_199_fu_7556_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln159_fu_7550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln159_fu_7564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_200_fu_7580_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln164_fu_7588_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal local_col_index_fu_7592_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_fu_7626_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln159_fu_7542_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln210_fu_7660_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln231_fu_7686_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln168_1_fu_7740_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln168_fu_7750_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln168_fu_7743_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln168_2_fu_7747_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln171_fu_7762_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln169_fu_7756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln169_fu_7768_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_138_fu_7784_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_139_fu_7802_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln179_4_fu_7827_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln168_fu_7848_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln168_1_fu_7855_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln171_3_fu_7867_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln171_1_fu_7873_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln169_1_fu_7861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln169_1_fu_7879_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln1_fu_7895_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln168_3_fu_7902_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln168_2_fu_7910_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln168_4_fu_7906_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln171_2_fu_7922_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln169_2_fu_7916_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln169_2_fu_7928_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln179_fu_7945_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln228_fu_7991_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_136_fu_8033_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_137_fu_8044_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln179_7_fu_8062_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_148_fu_8104_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_149_fu_8115_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_152_fu_8133_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_153_fu_8144_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln161_12_fu_8165_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln179_30_fu_8176_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln179_135_fu_8172_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_30_fu_8176_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_124_fu_8162_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_1_fu_8221_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage22 : BOOLEAN;
    signal tmp_156_fu_8256_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_157_fu_8267_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln179_9_fu_8285_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_150_fu_8290_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_151_fu_8301_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_144_fu_8346_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_145_fu_8357_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln179_77_fu_8389_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln179_56_fu_8393_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_78_fu_8400_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_59_fu_8404_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_18_fu_8419_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln179_97_fu_8435_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_135_fu_8438_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_140_fu_8463_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_141_fu_8474_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_207_fu_8505_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln179_44_fu_8519_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln179_45_fu_8529_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_55_fu_8525_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_50_fu_8534_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_86_fu_8555_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln179_85_fu_8552_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln179_49_fu_8559_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln179_55_fu_8565_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln179_21_fu_8579_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln179_95_fu_8586_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln179_8_fu_8590_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_94_fu_8576_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln179_53_fu_8599_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln179_67_fu_8605_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_96_fu_8595_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_54_fu_8616_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln179_68_fu_8622_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_55_fu_8626_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln179_22_fu_8638_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sf4_fu_8649_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln179_73_fu_8656_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_98_fu_8645_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_99_fu_8663_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_56_fu_8667_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_64_fu_8677_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln179_23_fu_8686_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln179_101_fu_8693_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln179_57_fu_8697_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln179_102_fu_8707_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln179_58_fu_8711_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln179_70_fu_8703_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln179_65_fu_8717_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_103_fu_8728_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_60_fu_8732_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_75_fu_8745_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln179_104_fu_8752_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln179_23_fu_8775_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln179_23_fu_8775_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln179_80_fu_8780_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln179_32_fu_8797_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_127_fu_8804_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_72_fu_8808_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln179_33_fu_8820_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln179_129_fu_8831_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln179_73_fu_8835_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln179_128_fu_8827_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_74_fu_8845_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_91_fu_8841_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_86_fu_8851_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_209_fu_8862_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln179_130_fu_8869_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln179_89_fu_8873_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln179_87_fu_8878_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_131_fu_8888_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln179_10_fu_8891_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln179_132_fu_8897_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_88_fu_8901_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_95_fu_8915_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln179_34_fu_8924_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln179_134_fu_8931_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln179_78_fu_8935_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln179_77_fu_8919_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln161_13_fu_8948_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln179_35_fu_8958_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln179_137_fu_8966_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln179_79_fu_8970_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln179_36_fu_8980_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln179_98_fu_8976_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_138_fu_8988_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_136_fu_8954_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln179_81_fu_8998_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln179_99_fu_9004_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_80_fu_8992_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_63_fu_8631_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_62_fu_8572_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln179_17_fu_9015_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_52_fu_8516_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_104_fu_9021_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln179_93_fu_9008_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_85_fu_8813_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln179_37_fu_9040_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln179_141_fu_9047_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln179_82_fu_9051_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln179_38_fu_9061_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_142_fu_9068_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_109_fu_9057_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_94_fu_9072_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_83_fu_9079_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln179_39_fu_9091_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln179_140_fu_9037_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_144_fu_9098_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln179_24_fu_9102_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln179_84_fu_9112_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln179_40_fu_9122_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln179_111_fu_9118_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_146_fu_9129_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_145_fu_9108_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_147_fu_9146_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln179_86_fu_9150_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln179_87_fu_9160_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_112_fu_9156_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_96_fu_9166_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_148_fu_9185_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln179_90_fu_9189_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln179_143_fu_9088_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln179_91_fu_9199_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln179_116_fu_9195_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln179_99_fu_9205_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_166_fu_9227_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_167_fu_9238_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln161_17_fu_9249_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln179_42_fu_9260_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln179_43_fu_9272_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln179_153_fu_9268_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_154_fu_9280_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_152_fu_9256_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_125_fu_9290_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_93_fu_9284_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_102_fu_9296_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_168_fu_9307_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln179_44_fu_9329_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln179_156_fu_9337_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln179_94_fu_9341_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln179_119_fu_9347_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_155_fu_9325_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln179_95_fu_9351_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln179_103_fu_9357_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln179_45_fu_9368_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_159_fu_9388_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_158_fu_9376_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_96_fu_9392_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_161_fu_9409_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_97_fu_9413_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_160_fu_9405_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_105_fu_9419_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln179_47_fu_9430_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln179_162_fu_9438_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln179_98_fu_9442_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln179_106_fu_9448_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln179_122_fu_9455_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln161_23_fu_9469_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_178_fu_9484_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_179_fu_9495_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_180_fu_9513_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_181_fu_9524_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_182_fu_9542_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln179_110_fu_9084_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_118_fu_9303_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_92_fu_8858_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_69_fu_8673_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln179_95_fu_9139_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_120_fu_9364_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_93_fu_8884_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_100_fu_8682_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_120_fu_8786_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_104_fu_9398_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln179_91_fu_9584_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_94_fu_8908_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_113_fu_9173_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_80_fu_8762_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_92_fu_9594_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_93_fu_9600_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_198_fu_9590_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln179_199_fu_9606_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln179_71_fu_8724_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_56_fu_8541_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_114_fu_9177_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_121_fu_9426_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_109_fu_9622_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln179_133_fu_8912_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_66_fu_8738_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln179_110_fu_9632_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_81_fu_8765_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_210_fu_9638_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_111_fu_9642_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_209_fu_9628_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln179_211_fu_9648_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln179_21_fu_8457_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_163_fu_9465_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_117_fu_9212_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln179_152_fu_9658_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_fu_9670_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln1_fu_9680_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln179_2_fu_9687_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln179_1_fu_9700_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln179_4_fu_9707_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln179_1_fu_9711_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln179_2_fu_9717_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln179_2_fu_9724_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_3_fu_9697_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln179_3_fu_9734_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln179_3_fu_9753_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_6_fu_9760_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_7_fu_9764_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_4_fu_9774_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_3_fu_9768_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_4_fu_9778_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_5_fu_9793_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln179_8_fu_9800_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln179_56_fu_9828_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln179_38_fu_9838_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln179_24_fu_9858_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln179_25_fu_9869_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln179_107_fu_9876_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_106_fu_9865_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln179_26_fu_9886_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln179_108_fu_9893_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_62_fu_9880_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_68_fu_9897_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_105_fu_9855_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_109_fu_9908_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln179_75_fu_9912_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln179_27_fu_9922_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln179_110_fu_9929_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_63_fu_9933_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_75_fu_9918_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_69_fu_9939_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_64_fu_9950_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln179_70_fu_9956_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_111_fu_9973_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln179_66_fu_9977_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln179_78_fu_9983_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_65_fu_9967_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_71_fu_9987_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_68_fu_10002_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_82_fu_9998_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_74_fu_10008_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln179_28_fu_10025_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln179_115_fu_10032_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln179_9_fu_10036_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln179_29_fu_10045_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln179_30_fu_10056_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln179_118_fu_10063_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_117_fu_10052_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_69_fu_10067_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_116_fu_10041_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_76_fu_10073_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_76_fu_10090_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln179_86_fu_10095_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_70_fu_10084_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_77_fu_10099_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_114_fu_10022_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln179_119_fu_10110_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln179_88_fu_10114_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln179_78_fu_10120_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln179_71_fu_10131_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln179_79_fu_10136_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln179_25_fu_10149_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln179_31_fu_10154_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln179_122_fu_10161_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln179_25_fu_10149_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln179_82_fu_10165_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln179_87_fu_10106_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_76_fu_9946_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_19_fu_10182_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_106_fu_10188_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln179_107_fu_10192_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln179_105_fu_10179_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_21_fu_10195_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln179_98_fu_10207_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln161_15_fu_10223_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_171_fu_10241_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln161_20_fu_10252_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln179_50_fu_10263_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln179_51_fu_10275_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln179_173_fu_10283_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_172_fu_10271_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln179_101_fu_10287_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln179_102_fu_10297_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln179_127_fu_10303_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_171_fu_10259_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_103_fu_10307_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_126_fu_10293_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_110_fu_10313_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln179_52_fu_10332_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln179_53_fu_10344_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_177_fu_10352_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_176_fu_10340_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_104_fu_10356_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_111_fu_10362_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_175_fu_10328_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln179_105_fu_10373_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln179_54_fu_10383_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln179_179_fu_10395_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_178_fu_10391_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln179_106_fu_10399_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln179_130_fu_10379_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln179_112_fu_10405_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_174_fu_10324_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln179_107_fu_10416_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln179_113_fu_10422_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln179_109_fu_10439_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln179_133_fu_10445_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_110_fu_10449_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_108_fu_10433_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_114_fu_10454_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_211_fu_10480_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_191_fu_10474_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_193_fu_10487_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln179_59_fu_10497_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln179_60_fu_10508_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln179_195_fu_10515_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_194_fu_10504_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln179_27_fu_10519_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_196_fu_10525_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_134_fu_10491_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_119_fu_10529_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln179_61_fu_10540_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln179_197_fu_10547_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln179_114_fu_10551_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln179_142_fu_10557_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_120_fu_10561_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_192_fu_10477_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln179_115_fu_10575_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln179_199_fu_10585_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_116_fu_10589_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_144_fu_10581_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_121_fu_10595_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_146_fu_10606_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_198_fu_10572_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_200_fu_10616_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln179_119_fu_10620_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln179_147_fu_10626_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln179_118_fu_10610_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln179_122_fu_10630_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_212_fu_10651_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal st_fu_10644_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln179_202_fu_10658_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln179_132_fu_10662_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln179_203_fu_10669_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_201_fu_10641_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_205_fu_10682_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln179_62_fu_10692_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln179_122_fu_10703_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln179_151_fu_10709_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_206_fu_10699_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_125_fu_10713_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_123_fu_10720_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln179_63_fu_10730_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln179_126_fu_10737_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln179_207_fu_10744_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_124_fu_10748_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_208_fu_10758_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln179_127_fu_10762_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln179_64_fu_10776_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln179_65_fu_10787_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln179_211_fu_10794_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_210_fu_10783_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_126_fu_10798_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_209_fu_10773_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_128_fu_10804_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln179_66_fu_10818_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln179_213_fu_10825_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln179_127_fu_10829_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln179_67_fu_10839_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln179_212_fu_10815_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln179_214_fu_10846_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln179_28_fu_10850_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln179_215_fu_10856_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln179_156_fu_10835_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln179_129_fu_10860_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln179_68_fu_10871_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_216_fu_10878_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln179_69_fu_10888_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln179_218_fu_10899_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_217_fu_10895_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln179_29_fu_10903_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_219_fu_10909_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_128_fu_10882_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_130_fu_10913_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14169_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_74_fu_9904_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_162_fu_10924_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_fu_9676_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_85_fu_10080_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_128_fu_10320_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_152_fu_10726_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_77_fu_9963_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln179_176_fu_10948_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln179_175_fu_10945_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_57_fu_10951_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln179_2_fu_9728_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln179_88_fu_10127_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln179_140_fu_10471_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_129_fu_10369_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_153_fu_10754_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_71_fu_10982_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_70_fu_10976_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_184_fu_10988_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_79_fu_9994_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_186_fu_11001_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_75_fu_11004_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_185_fu_10998_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln179_187_fu_11010_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln179_3_fu_9741_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_89_fu_10142_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_154_fu_10769_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_131_fu_10412_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_141_fu_10536_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_89_fu_11032_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_88_fu_11026_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_197_fu_11038_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_90_fu_11042_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_200_fu_11048_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_143_fu_10568_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_132_fu_10429_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_155_fu_10811_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_107_fu_11063_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_106_fu_11057_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_208_fu_11069_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_108_fu_11073_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_212_fu_11079_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_5_fu_9785_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_90_fu_10146_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_157_fu_10867_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_145_fu_10602_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_123_fu_10238_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_134_fu_10461_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_124_fu_11094_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_125_fu_11100_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_83_fu_10015_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_115_fu_10212_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln179_123_fu_10172_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_96_fu_10176_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_72_fu_9852_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_128_fu_11118_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_187_fu_11130_p8 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln179_148_fu_10637_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_158_fu_10920_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln179_230_fu_11154_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_143_fu_11157_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_141_fu_11148_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_231_fu_11163_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_49_fu_9849_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_84_fu_10019_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_1_fu_11183_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln179_7_fu_11206_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln179_13_fu_11213_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln179_5_fu_11217_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln179_8_fu_11227_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln179_7_fu_11244_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln179_7_fu_11249_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_6_fu_11238_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sf2_fu_11260_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln179_9_fu_11267_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_15_fu_11274_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_8_fu_11278_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_12_fu_11203_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln179_9_fu_11288_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln179_9_fu_11294_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln179_10_fu_11298_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln179_14_fu_11313_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln179_19_fu_11320_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_17_fu_11309_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln179_4_fu_11336_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_202_fu_11347_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln179_23_fu_11354_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sf3_fu_11358_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln179_17_fu_11365_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_22_fu_11343_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_24_fu_11372_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_11_fu_11376_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_203_fu_11389_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln179_25_fu_11386_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln179_26_fu_11396_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln179_12_fu_11400_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln179_15_fu_11406_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln179_20_fu_11330_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln179_1_fu_11417_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln179_13_fu_11427_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln179_17_fu_11433_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_27_fu_11423_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_16_fu_11437_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_29_fu_11451_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_30_fu_11461_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_14_fu_11455_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_31_fu_11477_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln179_16_fu_11481_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln179_21_fu_11487_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_15_fu_11472_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_21_fu_11333_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln179_17_fu_11498_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln179_23_fu_11504_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln179_20_fu_11508_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln179_2_fu_11522_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln179_36_fu_11529_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln179_18_fu_11533_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln179_25_fu_11539_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln179_5_fu_11548_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln179_37_fu_11555_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_38_fu_11566_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln179_20_fu_11570_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln179_19_fu_11543_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln179_9_fu_11583_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_39_fu_11590_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_21_fu_11594_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_24_fu_11604_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_41_fu_11615_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_42_fu_11625_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln179_2_fu_11634_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_43_fu_11640_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_24_fu_11628_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_27_fu_11644_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_33_fu_11519_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln179_25_fu_11659_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln179_44_fu_11655_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln179_28_fu_11665_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln179_3_fu_11676_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln179_10_fu_11688_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln179_47_fu_11695_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_30_fu_11699_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln179_11_fu_11709_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln179_49_fu_11720_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_48_fu_11716_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln179_26_fu_11724_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln179_31_fu_11730_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_50_fu_11741_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln179_5_fu_11744_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln179_34_fu_11754_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_51_fu_11750_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_32_fu_11758_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_204_fu_11769_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln179_52_fu_11776_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_205_fu_11780_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln179_34_fu_11787_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_53_fu_11794_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_28_fu_11806_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln179_38_fu_11812_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_54_fu_11816_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_29_fu_11820_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_36_fu_11826_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_37_fu_11837_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_206_fu_11851_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln179_58_fu_11848_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_59_fu_11858_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln179_13_fu_11868_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln179_60_fu_11875_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln179_31_fu_11879_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln179_40_fu_11885_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln179_30_fu_11862_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln179_39_fu_11889_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln179_14_fu_11900_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_62_fu_11907_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_63_fu_11916_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_33_fu_11919_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_32_fu_11911_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_40_fu_11925_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_65_fu_11936_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_66_fu_11946_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln179_36_fu_11949_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln179_44_fu_11955_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_35_fu_11940_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_42_fu_11959_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_46_fu_11976_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_37_fu_11970_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_43_fu_11981_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_39_fu_11998_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln179_47_fu_12004_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_40_fu_12008_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_38_fu_11992_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_44_fu_12013_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln179_16_fu_12030_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln179_70_fu_12037_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_68_fu_12027_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln179_52_fu_12046_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln179_50_fu_12051_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_41_fu_12041_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_46_fu_12055_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_74_fu_12069_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln179_42_fu_12073_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_67_fu_12024_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln179_43_fu_12084_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln179_49_fu_12090_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln179_73_fu_12066_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln179_75_fu_12101_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln179_6_fu_12104_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln179_76_fu_12110_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_51_fu_12114_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_47_fu_12125_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln179_52_fu_12130_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_83_fu_12155_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_82_fu_12151_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln179_48_fu_12158_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_208_fu_12168_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_84_fu_12175_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_61_fu_12179_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_60_fu_12164_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_54_fu_12184_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln179_20_fu_12198_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln179_81_fu_12141_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln179_88_fu_12205_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln179_7_fu_12209_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln179_87_fu_12195_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln179_57_fu_12215_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln179_50_fu_12229_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln179_65_fu_12235_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_60_fu_12239_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_92_fu_12250_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_51_fu_12253_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_8_fu_11253_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_1_fu_11186_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln179_11_fu_12266_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_100_fu_12272_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln179_23_fu_11576_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln179_16_fu_11413_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln179_13_fu_12282_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln179_41_fu_11896_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_33_fu_11737_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln179_14_fu_12292_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_101_fu_12288_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_102_fu_12298_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln179_157_fu_12308_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln179_107_fu_12311_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln179_48_fu_12321_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln179_165_fu_12329_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln179_100_fu_12333_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln179_108_fu_12339_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln179_55_fu_12356_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln179_183_fu_12363_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_181_fu_12350_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln179_111_fu_12367_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln179_56_fu_12377_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln179_57_fu_12388_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln179_185_fu_12395_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_184_fu_12384_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_112_fu_12399_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_136_fu_12373_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_116_fu_12405_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln179_58_fu_12416_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln179_117_fu_12423_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln179_187_fu_12434_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln179_182_fu_12353_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln179_113_fu_12438_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln179_188_fu_12448_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln179_26_fu_12452_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_189_fu_12458_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_138_fu_12444_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_118_fu_12462_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_35_fu_12476_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln179_150_fu_12481_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_35_fu_12476_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_137_fu_12412_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_124_fu_12346_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_149_fu_12473_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln179_31_fu_12500_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln179_30_fu_12494_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_160_fu_12506_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_161_fu_12516_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln179_163_fu_12519_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_36_fu_12522_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_32_fu_12510_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_164_fu_12528_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_32_fu_11705_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln179_11_fu_11200_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_15_fu_11382_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_39_fu_12541_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_40_fu_12547_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_165_fu_12538_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln179_166_fu_12553_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln179_159_fu_12491_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_51_fu_12062_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_43_fu_12566_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_61_fu_12191_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln179_168_fu_12572_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln179_221_fu_12563_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_44_fu_12576_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln179_124_fu_12484_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_186_fu_12430_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_139_fu_12469_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_52_fu_12608_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_174_fu_12614_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_54_fu_12617_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_177_fu_12623_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_35_fu_11765_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_8_fu_11284_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_61_fu_12635_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_18_fu_11444_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln179_179_fu_12641_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln179_178_fu_12632_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_62_fu_12645_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln179_42_fu_11932_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_27_fu_11611_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln179_27_fu_11798_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_10_fu_11305_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln179_79_fu_12663_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_19_fu_11448_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_190_fu_12669_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln179_89_fu_12222_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14187_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln179_71_fu_12684_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_223_fu_12691_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_224_fu_12695_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_135_fu_12705_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_130_fu_12699_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_36_fu_11803_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_45_fu_11966_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln179_136_fu_12723_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_46_fu_11988_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_30_fu_11651_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_118_fu_12734_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_207_fu_12730_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_57_fu_12121_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln179_91_fu_12226_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_119_fu_12744_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_120_fu_12750_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_216_fu_12740_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln179_217_fu_12756_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln179_72_fu_12766_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln179_73_fu_12777_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln179_225_fu_12773_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_226_fu_12784_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_131_fu_12788_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_221_fu_12801_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln179_222_fu_12804_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_130_fu_12807_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln179_220_fu_12798_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_223_fu_12813_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_24_fu_11515_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_31_fu_11672_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_39_fu_11833_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_48_fu_12020_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_135_fu_12829_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_219_fu_12794_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_58_fu_12137_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_66_fu_12246_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_136_fu_12839_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_137_fu_12845_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_225_fu_12835_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln179_226_fu_12851_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln179_55_fu_11844_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_148_fu_12864_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of add_ln179_148_fu_12864_p2 : signal is "no";
    signal sext_ln179_232_fu_12861_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln179_233_fu_12869_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln179_164_fu_12317_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_61_fu_12259_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln179_151_fu_12879_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_235_fu_12885_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_236_fu_12889_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln179_4_fu_12901_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln179_s_fu_12907_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln179_16_fu_12914_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_4_fu_12901_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_11_fu_12918_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_26_fu_12935_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_103_fu_12944_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_16_fu_12947_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_108_fu_12952_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln179_150_fu_12961_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln179_41_fu_12964_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln179_101_fu_12971_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln179_23_fu_12955_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln179_151_fu_12978_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_167_fu_12988_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_169_fu_12991_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_46_fu_12994_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_170_fu_13005_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln179_92_fu_12982_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_29_fu_12940_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_11_fu_12925_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_47_fu_13000_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln189_fu_13024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln189_fu_13030_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln179_5_fu_13058_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln179_5_fu_13058_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_12_fu_13063_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln179_49_fu_13093_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln179_167_fu_13089_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_168_fu_13101_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln179_25_fu_13105_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_210_fu_13115_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln179_166_fu_13085_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_170_fu_13123_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln179_133_fu_13127_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln179_169_fu_13111_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_109_fu_13133_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_125_fu_13140_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_171_fu_13144_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_50_fu_13147_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_20_fu_13076_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln179_202_fu_13161_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln179_201_fu_13158_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_98_fu_13164_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln179_37_fu_13082_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_12_fu_13069_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_22_fu_13079_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_115_fu_13176_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_13_fu_13073_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_132_fu_13188_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_224_fu_13193_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_134_fu_13196_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_227_fu_13202_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_139_fu_13205_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln179_40_fu_13245_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln179_22_fu_13248_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln179_34_fu_13242_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln179_25_fu_13254_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln179_64_fu_13265_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln179_34_fu_13268_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln179_12_fu_13278_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln179_12_fu_13278_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_43_fu_13274_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_41_fu_13283_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_28_fu_13261_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln179_82_fu_13290_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_192_fu_13296_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_193_fu_13300_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_213_fu_13309_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln179_214_fu_13312_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_117_fu_13315_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln179_215_fu_13321_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_218_fu_13325_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_122_fu_13328_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln189_6_fu_13343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln189_6_fu_13348_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln179_16_fu_13378_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln179_90_fu_13383_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_16_fu_13378_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_58_fu_13386_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_188_fu_13397_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_189_fu_13405_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln179_191_fu_13408_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_81_fu_13411_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln179_194_fu_13417_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_86_fu_13420_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_77_fu_13400_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_195_fu_13426_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln179_5_fu_13375_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_196_fu_13436_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_64_fu_13393_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_101_fu_13439_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln179_38_fu_13470_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln179_222_fu_13475_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln179_129_fu_13478_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln179_172_fu_13484_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_38_fu_13470_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_133_fu_13488_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_173_fu_13495_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_53_fu_13464_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_63_fu_13467_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_65_fu_13499_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_204_fu_13514_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln179_205_fu_13517_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_103_fu_13520_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln179_203_fu_13511_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_206_fu_13526_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_104_fu_13530_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln189_3_fu_13545_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln189_3_fu_13550_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_181_fu_13586_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln179_182_fu_13589_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_67_fu_13592_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln179_180_fu_13583_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_183_fu_13598_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln179_68_fu_13602_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln179_40_fu_13616_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln179_74_fu_13622_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln179_228_fu_13629_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln179_132_fu_13633_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln179_228_fu_13639_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_40_fu_13616_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln179_137_fu_13643_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln179_229_fu_13650_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_14_fu_13577_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln179_45_fu_13580_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln179_156_fu_13654_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln179_234_fu_13679_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_238_fu_13690_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln179_239_fu_13693_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln179_237_fu_13687_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_158_fu_13696_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_159_fu_13702_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln179_150_fu_13682_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln179_240_fu_13708_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln214_fu_13731_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln215_fu_13736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln189_1_fu_13770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln189_2_fu_13782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln189_4_fu_13794_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln189_5_fu_13806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln189_7_fu_13818_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln189_1_fu_13775_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln189_2_fu_13787_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln189_4_fu_13799_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln189_5_fu_13811_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln189_7_fu_13823_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_13954_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_13954_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_13963_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_13963_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_13963_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_13972_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_13972_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_13972_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_13980_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_13980_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_13988_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_13988_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_13988_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_13997_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_13997_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14006_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14006_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14013_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14013_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14020_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14020_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14028_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14028_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln179_2_fu_14036_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln179_2_fu_14036_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln179_6_fu_14042_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln179_6_fu_14042_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln179_14_fu_14048_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln179_14_fu_14048_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln179_10_fu_14054_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln179_10_fu_14054_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln179_11_fu_14060_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln179_11_fu_14060_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln179_26_fu_14066_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln179_26_fu_14066_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln179_3_fu_14072_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln179_3_fu_14072_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln179_31_fu_14078_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln179_31_fu_14078_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln179_33_fu_14084_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln179_33_fu_14084_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln179_15_fu_14090_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln179_15_fu_14090_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln179_17_fu_14096_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln179_17_fu_14096_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln179_20_fu_14102_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln179_20_fu_14102_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln179_21_fu_14108_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln179_21_fu_14108_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln179_28_fu_14113_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln179_28_fu_14113_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln179_29_fu_14119_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln179_29_fu_14119_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14125_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14125_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln179_24_fu_14133_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln179_24_fu_14133_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln179_36_fu_14139_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln179_36_fu_14139_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln179_13_fu_14145_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln179_13_fu_14145_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln179_22_fu_14151_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln179_22_fu_14151_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln179_34_fu_14156_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln179_34_fu_14156_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14161_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14161_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14161_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_14169_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14169_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14175_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14175_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln179_37_fu_14182_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln179_37_fu_14182_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_14187_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_14187_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_reset_start_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal ap_block_pp0_stage16_subdone : BOOLEAN;
    signal ap_block_pp0_stage17_subdone : BOOLEAN;
    signal ap_block_pp0_stage18_subdone : BOOLEAN;
    signal ap_block_pp0_stage19_subdone : BOOLEAN;
    signal ap_block_pp0_stage20_subdone : BOOLEAN;
    signal ap_block_pp0_stage21_subdone : BOOLEAN;
    signal ap_block_pp0_stage22_subdone : BOOLEAN;
    signal ap_block_pp0_stage23_subdone : BOOLEAN;
    signal ap_block_pp0_stage24_subdone : BOOLEAN;
    signal ap_block_pp0_stage25_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_13954_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_13963_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_13972_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_13988_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_13988_p20 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14020_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14028_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14125_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14161_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_14161_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_14161_p20 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_14175_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_14175_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_10_fu_14054_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_11_fu_14060_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_13_fu_14145_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_13_fu_14145_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_14_fu_14048_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_14_fu_14048_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_15_fu_14090_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_15_fu_14090_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_17_fu_14096_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln179_17_fu_14096_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln179_18_fu_8419_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln179_20_fu_14102_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_20_fu_14102_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_21_fu_14108_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_22_fu_14151_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_24_fu_14133_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_24_fu_14133_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_26_fu_14066_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln179_26_fu_14066_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln179_28_fu_14113_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln179_28_fu_14113_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln179_29_fu_14119_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_29_fu_14119_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_2_fu_14036_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_31_fu_14078_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_31_fu_14078_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_33_fu_14084_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_33_fu_14084_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_34_fu_14156_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_36_fu_14139_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_36_fu_14139_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_37_fu_14182_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_3_fu_14072_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln179_3_fu_14072_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln179_40_fu_13616_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_4_fu_12901_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_6_fu_14042_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln179_6_fu_14042_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_condition_9111 : BOOLEAN;
    signal ap_condition_10574 : BOOLEAN;
    signal ap_condition_10577 : BOOLEAN;
    signal ap_condition_73 : BOOLEAN;
    signal ap_condition_10585 : BOOLEAN;
    signal ap_condition_2211 : BOOLEAN;

    component cnn_mux_63_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component cnn_mac_muladd_5sRg6 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component cnn_mac_muladd_5sShg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component cnn_mac_muladd_5nThq IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component cnn_mac_muladd_5nUhA IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mac_muladd_5nVhK IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component cnn_mac_muladd_5sWhU IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component cnn_mac_muladd_5nXh4 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_mac_muladd_5sYie IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component cnn_mac_muladd_5nZio IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnn_mul_mul_8ns_50iy IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component cnn_mul_mul_8ns_51iI IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component cnn_mac_muladd_8n2iS IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component cnn_mac_muladd_8n3i2 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component cnn_mac_muladd_8n4jc IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component kernel_l1_stripesbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component kernel_l2_stripestde IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    l1_stripes_0_0_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_0_0_address0,
        ce0 => l1_stripes_0_0_ce0,
        q0 => l1_stripes_0_0_q0,
        address1 => l1_stripes_0_0_address1,
        ce1 => l1_stripes_0_0_ce1,
        we1 => l1_stripes_0_0_we1,
        d1 => l1_stripes_0_0_d1,
        q1 => l1_stripes_0_0_q1);

    l1_stripes_0_1_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_0_1_address0,
        ce0 => l1_stripes_0_1_ce0,
        q0 => l1_stripes_0_1_q0,
        address1 => l1_stripes_0_1_address1,
        ce1 => l1_stripes_0_1_ce1,
        we1 => l1_stripes_0_1_we1,
        d1 => l1_stripes_0_1_d1,
        q1 => l1_stripes_0_1_q1);

    l1_stripes_0_2_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_0_2_address0,
        ce0 => l1_stripes_0_2_ce0,
        q0 => l1_stripes_0_2_q0,
        address1 => l1_stripes_0_2_address1,
        ce1 => l1_stripes_0_2_ce1,
        we1 => l1_stripes_0_2_we1,
        d1 => l1_stripes_0_2_d1,
        q1 => l1_stripes_0_2_q1);

    l1_stripes_0_3_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_0_3_address0,
        ce0 => l1_stripes_0_3_ce0,
        q0 => l1_stripes_0_3_q0,
        address1 => l1_stripes_0_3_address1,
        ce1 => l1_stripes_0_3_ce1,
        we1 => l1_stripes_0_3_we1,
        d1 => l1_stripes_0_3_d1,
        q1 => l1_stripes_0_3_q1);

    l1_stripes_0_4_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_0_4_address0,
        ce0 => l1_stripes_0_4_ce0,
        q0 => l1_stripes_0_4_q0,
        address1 => l1_stripes_0_4_address1,
        ce1 => l1_stripes_0_4_ce1,
        we1 => l1_stripes_0_4_we1,
        d1 => l1_stripes_0_4_d1,
        q1 => l1_stripes_0_4_q1);

    l1_stripes_0_5_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_0_5_address0,
        ce0 => l1_stripes_0_5_ce0,
        q0 => l1_stripes_0_5_q0,
        address1 => l1_stripes_0_5_address1,
        ce1 => l1_stripes_0_5_ce1,
        we1 => l1_stripes_0_5_we1,
        d1 => l1_stripes_0_5_d1,
        q1 => l1_stripes_0_5_q1);

    l1_stripes_1_0_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_1_0_address0,
        ce0 => l1_stripes_1_0_ce0,
        q0 => l1_stripes_1_0_q0,
        address1 => l1_stripes_1_0_address1,
        ce1 => l1_stripes_1_0_ce1,
        we1 => l1_stripes_1_0_we1,
        d1 => l1_stripes_1_0_d1,
        q1 => l1_stripes_1_0_q1);

    l1_stripes_1_1_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_1_1_address0,
        ce0 => l1_stripes_1_1_ce0,
        q0 => l1_stripes_1_1_q0,
        address1 => l1_stripes_1_1_address1,
        ce1 => l1_stripes_1_1_ce1,
        we1 => l1_stripes_1_1_we1,
        d1 => l1_stripes_1_1_d1,
        q1 => l1_stripes_1_1_q1);

    l1_stripes_1_2_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_1_2_address0,
        ce0 => l1_stripes_1_2_ce0,
        q0 => l1_stripes_1_2_q0,
        address1 => l1_stripes_1_2_address1,
        ce1 => l1_stripes_1_2_ce1,
        we1 => l1_stripes_1_2_we1,
        d1 => l1_stripes_1_2_d1,
        q1 => l1_stripes_1_2_q1);

    l1_stripes_1_3_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_1_3_address0,
        ce0 => l1_stripes_1_3_ce0,
        q0 => l1_stripes_1_3_q0,
        address1 => l1_stripes_1_3_address1,
        ce1 => l1_stripes_1_3_ce1,
        we1 => l1_stripes_1_3_we1,
        d1 => l1_stripes_1_3_d1,
        q1 => l1_stripes_1_3_q1);

    l1_stripes_1_4_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_1_4_address0,
        ce0 => l1_stripes_1_4_ce0,
        q0 => l1_stripes_1_4_q0,
        address1 => l1_stripes_1_4_address1,
        ce1 => l1_stripes_1_4_ce1,
        we1 => l1_stripes_1_4_we1,
        d1 => l1_stripes_1_4_d1,
        q1 => l1_stripes_1_4_q1);

    l1_stripes_1_5_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_1_5_address0,
        ce0 => l1_stripes_1_5_ce0,
        q0 => l1_stripes_1_5_q0,
        address1 => l1_stripes_1_5_address1,
        ce1 => l1_stripes_1_5_ce1,
        we1 => l1_stripes_1_5_we1,
        d1 => l1_stripes_1_5_d1,
        q1 => l1_stripes_1_5_q1);

    l1_stripes_2_0_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_2_0_address0,
        ce0 => l1_stripes_2_0_ce0,
        q0 => l1_stripes_2_0_q0,
        address1 => l1_stripes_2_0_address1,
        ce1 => l1_stripes_2_0_ce1,
        we1 => l1_stripes_2_0_we1,
        d1 => l1_stripes_2_0_d1,
        q1 => l1_stripes_2_0_q1);

    l1_stripes_2_1_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_2_1_address0,
        ce0 => l1_stripes_2_1_ce0,
        q0 => l1_stripes_2_1_q0,
        address1 => l1_stripes_2_1_address1,
        ce1 => l1_stripes_2_1_ce1,
        we1 => l1_stripes_2_1_we1,
        d1 => l1_stripes_2_1_d1,
        q1 => l1_stripes_2_1_q1);

    l1_stripes_2_2_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_2_2_address0,
        ce0 => l1_stripes_2_2_ce0,
        q0 => l1_stripes_2_2_q0,
        address1 => l1_stripes_2_2_address1,
        ce1 => l1_stripes_2_2_ce1,
        we1 => l1_stripes_2_2_we1,
        d1 => l1_stripes_2_2_d1,
        q1 => l1_stripes_2_2_q1);

    l1_stripes_2_3_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_2_3_address0,
        ce0 => l1_stripes_2_3_ce0,
        q0 => l1_stripes_2_3_q0,
        address1 => l1_stripes_2_3_address1,
        ce1 => l1_stripes_2_3_ce1,
        we1 => l1_stripes_2_3_we1,
        d1 => l1_stripes_2_3_d1,
        q1 => l1_stripes_2_3_q1);

    l1_stripes_2_4_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_2_4_address0,
        ce0 => l1_stripes_2_4_ce0,
        q0 => l1_stripes_2_4_q0,
        address1 => l1_stripes_2_4_address1,
        ce1 => l1_stripes_2_4_ce1,
        we1 => l1_stripes_2_4_we1,
        d1 => l1_stripes_2_4_d1,
        q1 => l1_stripes_2_4_q1);

    l1_stripes_2_5_U : component kernel_l1_stripesbkb
    generic map (
        DataWidth => 8,
        AddressRange => 514,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l1_stripes_2_5_address0,
        ce0 => l1_stripes_2_5_ce0,
        q0 => l1_stripes_2_5_q0,
        address1 => l1_stripes_2_5_address1,
        ce1 => l1_stripes_2_5_ce1,
        we1 => l1_stripes_2_5_we1,
        d1 => l1_stripes_2_5_d1,
        q1 => l1_stripes_2_5_q1);

    l2_stripes_2_0_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_2_0_address0,
        ce0 => l2_stripes_2_0_ce0,
        q0 => l2_stripes_2_0_q0,
        address1 => l2_stripes_2_0_address1,
        ce1 => l2_stripes_2_0_ce1,
        we1 => l2_stripes_2_0_we1,
        d1 => l2_stripes_2_0_d1,
        q1 => l2_stripes_2_0_q1);

    l2_stripes_2_1_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_2_1_address0,
        ce0 => l2_stripes_2_1_ce0,
        q0 => l2_stripes_2_1_q0,
        address1 => l2_stripes_2_1_address1,
        ce1 => l2_stripes_2_1_ce1,
        we1 => l2_stripes_2_1_we1,
        d1 => l2_stripes_2_1_d1,
        q1 => l2_stripes_2_1_q1);

    l2_stripes_2_2_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_2_2_address0,
        ce0 => l2_stripes_2_2_ce0,
        q0 => l2_stripes_2_2_q0,
        address1 => l2_stripes_2_2_address1,
        ce1 => l2_stripes_2_2_ce1,
        we1 => l2_stripes_2_2_we1,
        d1 => l2_stripes_2_2_d1,
        q1 => l2_stripes_2_2_q1);

    l2_stripes_2_3_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_2_3_address0,
        ce0 => l2_stripes_2_3_ce0,
        q0 => l2_stripes_2_3_q0,
        address1 => l2_stripes_2_3_address1,
        ce1 => l2_stripes_2_3_ce1,
        we1 => l2_stripes_2_3_we1,
        d1 => l2_stripes_2_3_d1,
        q1 => l2_stripes_2_3_q1);

    l2_stripes_2_4_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_2_4_address0,
        ce0 => l2_stripes_2_4_ce0,
        q0 => l2_stripes_2_4_q0,
        address1 => l2_stripes_2_4_address1,
        ce1 => l2_stripes_2_4_ce1,
        we1 => l2_stripes_2_4_we1,
        d1 => l2_stripes_2_4_d1,
        q1 => l2_stripes_2_4_q1);

    l2_stripes_2_5_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_2_5_address0,
        ce0 => l2_stripes_2_5_ce0,
        q0 => l2_stripes_2_5_q0,
        address1 => l2_stripes_2_5_address1,
        ce1 => l2_stripes_2_5_ce1,
        we1 => l2_stripes_2_5_we1,
        d1 => l2_stripes_2_5_d1,
        q1 => l2_stripes_2_5_q1);

    l2_stripes_0_0_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_0_0_address0,
        ce0 => l2_stripes_0_0_ce0,
        q0 => l2_stripes_0_0_q0,
        address1 => l2_stripes_0_0_address1,
        ce1 => l2_stripes_0_0_ce1,
        we1 => l2_stripes_0_0_we1,
        d1 => l2_stripes_0_0_d1,
        q1 => l2_stripes_0_0_q1);

    l2_stripes_0_1_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_0_1_address0,
        ce0 => l2_stripes_0_1_ce0,
        q0 => l2_stripes_0_1_q0,
        address1 => l2_stripes_0_1_address1,
        ce1 => l2_stripes_0_1_ce1,
        we1 => l2_stripes_0_1_we1,
        d1 => l2_stripes_0_1_d1,
        q1 => l2_stripes_0_1_q1);

    l2_stripes_0_2_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_0_2_address0,
        ce0 => l2_stripes_0_2_ce0,
        q0 => l2_stripes_0_2_q0,
        address1 => l2_stripes_0_2_address1,
        ce1 => l2_stripes_0_2_ce1,
        we1 => l2_stripes_0_2_we1,
        d1 => l2_stripes_0_2_d1,
        q1 => l2_stripes_0_2_q1);

    l2_stripes_0_3_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_0_3_address0,
        ce0 => l2_stripes_0_3_ce0,
        q0 => l2_stripes_0_3_q0,
        address1 => l2_stripes_0_3_address1,
        ce1 => l2_stripes_0_3_ce1,
        we1 => l2_stripes_0_3_we1,
        d1 => l2_stripes_0_3_d1,
        q1 => l2_stripes_0_3_q1);

    l2_stripes_0_4_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_0_4_address0,
        ce0 => l2_stripes_0_4_ce0,
        q0 => l2_stripes_0_4_q0,
        address1 => l2_stripes_0_4_address1,
        ce1 => l2_stripes_0_4_ce1,
        we1 => l2_stripes_0_4_we1,
        d1 => l2_stripes_0_4_d1,
        q1 => l2_stripes_0_4_q1);

    l2_stripes_0_5_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_0_5_address0,
        ce0 => l2_stripes_0_5_ce0,
        q0 => l2_stripes_0_5_q0,
        address1 => l2_stripes_0_5_address1,
        ce1 => l2_stripes_0_5_ce1,
        we1 => l2_stripes_0_5_we1,
        d1 => l2_stripes_0_5_d1,
        q1 => l2_stripes_0_5_q1);

    l2_stripes_3_0_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_3_0_address0,
        ce0 => l2_stripes_3_0_ce0,
        q0 => l2_stripes_3_0_q0,
        address1 => l2_stripes_3_0_address1,
        ce1 => l2_stripes_3_0_ce1,
        we1 => l2_stripes_3_0_we1,
        d1 => l2_stripes_3_0_d1,
        q1 => l2_stripes_3_0_q1);

    l2_stripes_3_1_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_3_1_address0,
        ce0 => l2_stripes_3_1_ce0,
        q0 => l2_stripes_3_1_q0,
        address1 => l2_stripes_3_1_address1,
        ce1 => l2_stripes_3_1_ce1,
        we1 => l2_stripes_3_1_we1,
        d1 => l2_stripes_3_1_d1,
        q1 => l2_stripes_3_1_q1);

    l2_stripes_3_2_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_3_2_address0,
        ce0 => l2_stripes_3_2_ce0,
        q0 => l2_stripes_3_2_q0,
        address1 => l2_stripes_3_2_address1,
        ce1 => l2_stripes_3_2_ce1,
        we1 => l2_stripes_3_2_we1,
        d1 => l2_stripes_3_2_d1,
        q1 => l2_stripes_3_2_q1);

    l2_stripes_3_3_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_3_3_address0,
        ce0 => l2_stripes_3_3_ce0,
        q0 => l2_stripes_3_3_q0,
        address1 => l2_stripes_3_3_address1,
        ce1 => l2_stripes_3_3_ce1,
        we1 => l2_stripes_3_3_we1,
        d1 => l2_stripes_3_3_d1,
        q1 => l2_stripes_3_3_q1);

    l2_stripes_3_4_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_3_4_address0,
        ce0 => l2_stripes_3_4_ce0,
        q0 => l2_stripes_3_4_q0,
        address1 => l2_stripes_3_4_address1,
        ce1 => l2_stripes_3_4_ce1,
        we1 => l2_stripes_3_4_we1,
        d1 => l2_stripes_3_4_d1,
        q1 => l2_stripes_3_4_q1);

    l2_stripes_3_5_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_3_5_address0,
        ce0 => l2_stripes_3_5_ce0,
        q0 => l2_stripes_3_5_q0,
        address1 => l2_stripes_3_5_address1,
        ce1 => l2_stripes_3_5_ce1,
        we1 => l2_stripes_3_5_we1,
        d1 => l2_stripes_3_5_d1,
        q1 => l2_stripes_3_5_q1);

    l2_stripes_1_0_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_1_0_address0,
        ce0 => l2_stripes_1_0_ce0,
        q0 => l2_stripes_1_0_q0,
        address1 => l2_stripes_1_0_address1,
        ce1 => l2_stripes_1_0_ce1,
        we1 => l2_stripes_1_0_we1,
        d1 => l2_stripes_1_0_d1,
        q1 => l2_stripes_1_0_q1);

    l2_stripes_1_1_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_1_1_address0,
        ce0 => l2_stripes_1_1_ce0,
        q0 => l2_stripes_1_1_q0,
        address1 => l2_stripes_1_1_address1,
        ce1 => l2_stripes_1_1_ce1,
        we1 => l2_stripes_1_1_we1,
        d1 => l2_stripes_1_1_d1,
        q1 => l2_stripes_1_1_q1);

    l2_stripes_1_2_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_1_2_address0,
        ce0 => l2_stripes_1_2_ce0,
        q0 => l2_stripes_1_2_q0,
        address1 => l2_stripes_1_2_address1,
        ce1 => l2_stripes_1_2_ce1,
        we1 => l2_stripes_1_2_we1,
        d1 => l2_stripes_1_2_d1,
        q1 => l2_stripes_1_2_q1);

    l2_stripes_1_3_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_1_3_address0,
        ce0 => l2_stripes_1_3_ce0,
        q0 => l2_stripes_1_3_q0,
        address1 => l2_stripes_1_3_address1,
        ce1 => l2_stripes_1_3_ce1,
        we1 => l2_stripes_1_3_we1,
        d1 => l2_stripes_1_3_d1,
        q1 => l2_stripes_1_3_q1);

    l2_stripes_1_4_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_1_4_address0,
        ce0 => l2_stripes_1_4_ce0,
        q0 => l2_stripes_1_4_q0,
        address1 => l2_stripes_1_4_address1,
        ce1 => l2_stripes_1_4_ce1,
        we1 => l2_stripes_1_4_we1,
        d1 => l2_stripes_1_4_d1,
        q1 => l2_stripes_1_4_q1);

    l2_stripes_1_5_U : component kernel_l2_stripestde
    generic map (
        DataWidth => 8,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => l2_stripes_1_5_address0,
        ce0 => l2_stripes_1_5_ce0,
        q0 => l2_stripes_1_5_q0,
        address1 => l2_stripes_1_5_address1,
        ce1 => l2_stripes_1_5_ce1,
        we1 => l2_stripes_1_5_we1,
        d1 => l2_stripes_1_5_d1,
        q1 => l2_stripes_1_5_q1);

    cnn_mux_63_8_1_1_U1 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_q0,
        din1 => l1_stripes_0_1_q0,
        din2 => l1_stripes_0_2_q0,
        din3 => l1_stripes_0_3_q0,
        din4 => l1_stripes_0_4_q0,
        din5 => l1_stripes_0_5_q0,
        din6 => grp_fu_3471_p7,
        dout => grp_fu_3471_p8);

    cnn_mux_63_8_1_1_U2 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_q0,
        din1 => l1_stripes_1_1_q0,
        din2 => l1_stripes_1_2_q0,
        din3 => l1_stripes_1_3_q0,
        din4 => l1_stripes_1_4_q0,
        din5 => l1_stripes_1_5_q0,
        din6 => grp_fu_3488_p7,
        dout => grp_fu_3488_p8);

    cnn_mux_63_8_1_1_U3 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_q0,
        din1 => l2_stripes_2_1_q0,
        din2 => l2_stripes_2_2_q0,
        din3 => l2_stripes_2_3_q0,
        din4 => l2_stripes_2_4_q0,
        din5 => l2_stripes_2_5_q0,
        din6 => grp_fu_3505_p7,
        dout => grp_fu_3505_p8);

    cnn_mux_63_8_1_1_U4 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_q0,
        din1 => l2_stripes_0_1_q0,
        din2 => l2_stripes_0_2_q0,
        din3 => l2_stripes_0_3_q0,
        din4 => l2_stripes_0_4_q0,
        din5 => l2_stripes_0_5_q0,
        din6 => grp_fu_3522_p7,
        dout => grp_fu_3522_p8);

    cnn_mux_63_8_1_1_U5 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_q0,
        din1 => l2_stripes_2_1_q0,
        din2 => l2_stripes_2_2_q0,
        din3 => l2_stripes_2_3_q0,
        din4 => l2_stripes_2_4_q0,
        din5 => l2_stripes_2_5_q0,
        din6 => grp_fu_3546_p7,
        dout => grp_fu_3546_p8);

    cnn_mux_63_8_1_1_U6 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_q0,
        din1 => l2_stripes_0_1_q0,
        din2 => l2_stripes_0_2_q0,
        din3 => l2_stripes_0_3_q0,
        din4 => l2_stripes_0_4_q0,
        din5 => l2_stripes_0_5_q0,
        din6 => grp_fu_3563_p7,
        dout => grp_fu_3563_p8);

    cnn_mux_63_8_1_1_U7 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_reg_16149,
        din1 => l2_stripes_2_1_load_reg_16154,
        din2 => l2_stripes_2_2_load_reg_16159,
        din3 => l2_stripes_2_3_load_reg_16164,
        din4 => l2_stripes_2_4_load_reg_16169,
        din5 => l2_stripes_2_5_load_reg_16174,
        din6 => select_ln169_2_reg_16529,
        dout => grp_fu_3580_p8);

    cnn_mux_63_8_1_1_U8 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_load_reg_16179,
        din1 => l2_stripes_0_1_load_reg_16184,
        din2 => l2_stripes_0_2_load_reg_16189,
        din3 => l2_stripes_0_3_load_reg_16194,
        din4 => l2_stripes_0_4_load_reg_16199,
        din5 => l2_stripes_0_5_load_reg_16204,
        din6 => select_ln169_2_reg_16529,
        dout => grp_fu_3591_p8);

    cnn_mux_63_8_1_1_U9 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_1_reg_16279,
        din1 => l2_stripes_2_1_load_1_reg_16286,
        din2 => l2_stripes_2_2_load_1_reg_16293,
        din3 => l2_stripes_2_3_load_1_reg_16300,
        din4 => l2_stripes_2_4_load_1_reg_16307,
        din5 => l2_stripes_2_5_load_1_reg_16314,
        din6 => select_ln169_2_reg_16529,
        dout => grp_fu_3602_p8);

    cnn_mux_63_8_1_1_U10 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_load_1_reg_16321,
        din1 => l2_stripes_0_1_load_1_reg_16327,
        din2 => l2_stripes_0_2_load_1_reg_16333,
        din3 => l2_stripes_0_3_load_1_reg_16339,
        din4 => l2_stripes_0_4_load_1_reg_16345,
        din5 => l2_stripes_0_5_load_1_reg_16351,
        din6 => select_ln169_2_reg_16529,
        dout => grp_fu_3613_p8);

    cnn_mux_63_8_1_1_U11 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_2_reg_16990,
        din1 => l2_stripes_3_1_load_2_reg_16997,
        din2 => l2_stripes_3_2_load_2_reg_17004,
        din3 => l2_stripes_3_3_load_2_reg_17011,
        din4 => l2_stripes_3_4_load_2_reg_17018,
        din5 => l2_stripes_3_5_load_2_reg_17025,
        din6 => select_ln169_2_reg_16529,
        dout => grp_fu_3631_p8);

    cnn_mux_63_8_1_1_U12 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_2_reg_17032,
        din1 => l2_stripes_1_1_load_2_reg_17040,
        din2 => l2_stripes_1_2_load_2_reg_17048,
        din3 => l2_stripes_1_3_load_2_reg_17056,
        din4 => l2_stripes_1_4_load_2_reg_17064,
        din5 => l2_stripes_1_5_load_2_reg_17072,
        din6 => select_ln169_2_reg_16529,
        dout => grp_fu_3642_p8);

    cnn_mux_63_8_1_1_U13 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_1_reg_16723,
        din1 => l2_stripes_1_1_load_1_reg_16730,
        din2 => l2_stripes_1_2_load_1_reg_16737,
        din3 => l2_stripes_1_3_load_1_reg_16744,
        din4 => l2_stripes_1_4_load_1_reg_16751,
        din5 => l2_stripes_1_5_load_1_reg_16758,
        din6 => select_ln169_2_reg_16529,
        dout => grp_fu_3660_p8);

    cnn_mux_63_8_1_1_U14 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_1_reg_16681,
        din1 => l2_stripes_3_1_load_1_reg_16688,
        din2 => l2_stripes_3_2_load_1_reg_16695,
        din3 => l2_stripes_3_3_load_1_reg_16702,
        din4 => l2_stripes_3_4_load_1_reg_16709,
        din5 => l2_stripes_3_5_load_1_reg_16716,
        din6 => select_ln169_2_reg_16529,
        dout => grp_fu_3671_p8);

    cnn_mux_63_8_1_1_U15 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_reg_16568,
        din1 => l2_stripes_3_1_load_reg_16576,
        din2 => l2_stripes_3_2_load_reg_16584,
        din3 => l2_stripes_3_3_load_reg_16592,
        din4 => l2_stripes_3_4_load_reg_16600,
        din5 => l2_stripes_3_5_load_reg_16608,
        din6 => select_ln169_2_reg_16529,
        dout => grp_fu_3682_p8);

    cnn_mux_63_8_1_1_U16 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_load_reg_14847,
        din1 => l1_stripes_2_1_load_reg_14854,
        din2 => l1_stripes_2_2_load_reg_14861,
        din3 => l1_stripes_2_3_load_reg_14868,
        din4 => l1_stripes_2_4_load_reg_14875,
        din5 => l1_stripes_2_5_load_reg_14882,
        din6 => select_ln79_reg_14755,
        dout => tmp_10_fu_4821_p8);

    cnn_mux_63_8_1_1_U17 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_load_1_reg_14889,
        din1 => l1_stripes_0_1_load_1_reg_14896,
        din2 => l1_stripes_0_2_load_1_reg_14903,
        din3 => l1_stripes_0_3_load_1_reg_14910,
        din4 => l1_stripes_0_4_load_1_reg_14917,
        din5 => l1_stripes_0_5_load_1_reg_14924,
        din6 => select_ln79_reg_14755,
        dout => tmp_15_fu_4920_p8);

    cnn_mux_63_8_1_1_U18 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_load_1_reg_14931,
        din1 => l1_stripes_1_1_load_1_reg_14938,
        din2 => l1_stripes_1_2_load_1_reg_14945,
        din3 => l1_stripes_1_3_load_1_reg_14952,
        din4 => l1_stripes_1_4_load_1_reg_14959,
        din5 => l1_stripes_1_5_load_1_reg_14966,
        din6 => select_ln79_reg_14755,
        dout => tmp_20_fu_5043_p8);

    cnn_mux_63_8_1_1_U19 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_q0,
        din1 => l1_stripes_2_1_q0,
        din2 => l1_stripes_2_2_q0,
        din3 => l1_stripes_2_3_q0,
        din4 => l1_stripes_2_4_q0,
        din5 => l1_stripes_2_5_q0,
        din6 => select_ln79_reg_14755,
        dout => tmp_25_fu_5090_p8);

    cnn_mux_63_8_1_1_U20 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_load_2_reg_15063,
        din1 => l1_stripes_2_1_load_2_reg_15070,
        din2 => l1_stripes_2_2_load_2_reg_15077,
        din3 => l1_stripes_2_3_load_2_reg_15084,
        din4 => l1_stripes_2_4_load_2_reg_15091,
        din5 => l1_stripes_2_5_load_2_reg_15098,
        din6 => select_ln79_reg_14755,
        dout => tmp_40_fu_5187_p8);

    cnn_mux_63_8_1_1_U21 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_load_reg_14766,
        din1 => l1_stripes_0_1_load_reg_14772,
        din2 => l1_stripes_0_2_load_reg_14778,
        din3 => l1_stripes_0_3_load_reg_14784,
        din4 => l1_stripes_0_4_load_reg_14790,
        din5 => l1_stripes_0_5_load_reg_14796,
        din6 => select_ln79_1_reg_15105,
        dout => tmp_45_fu_5234_p8);

    cnn_mux_63_8_1_1_U22 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_load_reg_14802,
        din1 => l1_stripes_1_1_load_reg_14808,
        din2 => l1_stripes_1_2_load_reg_14814,
        din3 => l1_stripes_1_3_load_reg_14820,
        din4 => l1_stripes_1_4_load_reg_14826,
        din5 => l1_stripes_1_5_load_reg_14832,
        din6 => select_ln79_1_reg_15105,
        dout => tmp_50_fu_5604_p8);

    cnn_mux_63_8_1_1_U23 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_load_reg_14847,
        din1 => l1_stripes_2_1_load_reg_14854,
        din2 => l1_stripes_2_2_load_reg_14861,
        din3 => l1_stripes_2_3_load_reg_14868,
        din4 => l1_stripes_2_4_load_reg_14875,
        din5 => l1_stripes_2_5_load_reg_14882,
        din6 => select_ln79_1_reg_15105,
        dout => tmp_55_fu_5637_p8);

    cnn_mux_63_8_1_1_U24 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_load_1_reg_14889,
        din1 => l1_stripes_0_1_load_1_reg_14896,
        din2 => l1_stripes_0_2_load_1_reg_14903,
        din3 => l1_stripes_0_3_load_1_reg_14910,
        din4 => l1_stripes_0_4_load_1_reg_14917,
        din5 => l1_stripes_0_5_load_1_reg_14924,
        din6 => select_ln79_1_reg_15105,
        dout => tmp_60_fu_5648_p8);

    cnn_mux_63_8_1_1_U25 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_load_1_reg_14931,
        din1 => l1_stripes_1_1_load_1_reg_14938,
        din2 => l1_stripes_1_2_load_1_reg_14945,
        din3 => l1_stripes_1_3_load_1_reg_14952,
        din4 => l1_stripes_1_4_load_1_reg_14959,
        din5 => l1_stripes_1_5_load_1_reg_14966,
        din6 => select_ln79_1_reg_15105,
        dout => tmp_65_fu_5659_p8);

    cnn_mux_63_8_1_1_U26 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_load_1_reg_15162,
        din1 => l1_stripes_2_1_load_1_reg_15168,
        din2 => l1_stripes_2_2_load_1_reg_15174,
        din3 => l1_stripes_2_3_load_1_reg_15180,
        din4 => l1_stripes_2_4_load_1_reg_15186,
        din5 => l1_stripes_2_5_load_1_reg_15192,
        din6 => select_ln79_1_reg_15105,
        dout => tmp_70_fu_5670_p8);

    cnn_mux_63_8_1_1_U27 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_load_2_reg_15219,
        din1 => l1_stripes_0_1_load_2_reg_15225,
        din2 => l1_stripes_0_2_load_2_reg_15231,
        din3 => l1_stripes_0_3_load_2_reg_15237,
        din4 => l1_stripes_0_4_load_2_reg_15243,
        din5 => l1_stripes_0_5_load_2_reg_15249,
        din6 => select_ln79_1_reg_15105,
        dout => tmp_75_fu_5681_p8);

    cnn_mux_63_8_1_1_U28 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_load_2_reg_15260,
        din1 => l1_stripes_1_1_load_2_reg_15266,
        din2 => l1_stripes_1_2_load_2_reg_15272,
        din3 => l1_stripes_1_3_load_2_reg_15278,
        din4 => l1_stripes_1_4_load_2_reg_15284,
        din5 => l1_stripes_1_5_load_2_reg_15290,
        din6 => select_ln79_1_reg_15105,
        dout => tmp_80_fu_5692_p8);

    cnn_mux_63_8_1_1_U29 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_load_2_reg_15063,
        din1 => l1_stripes_2_1_load_2_reg_15070,
        din2 => l1_stripes_2_2_load_2_reg_15077,
        din3 => l1_stripes_2_3_load_2_reg_15084,
        din4 => l1_stripes_2_4_load_2_reg_15091,
        din5 => l1_stripes_2_5_load_2_reg_15098,
        din6 => select_ln79_1_reg_15105,
        dout => tmp_85_fu_5703_p8);

    cnn_mux_63_8_1_1_U30 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_load_reg_14766,
        din1 => l1_stripes_0_1_load_reg_14772,
        din2 => l1_stripes_0_2_load_reg_14778,
        din3 => l1_stripes_0_3_load_reg_14784,
        din4 => l1_stripes_0_4_load_reg_14790,
        din5 => l1_stripes_0_5_load_reg_14796,
        din6 => select_ln79_2_reg_15118,
        dout => tmp_90_fu_5736_p8);

    cnn_mux_63_8_1_1_U31 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_load_reg_14802,
        din1 => l1_stripes_1_1_load_reg_14808,
        din2 => l1_stripes_1_2_load_reg_14814,
        din3 => l1_stripes_1_3_load_reg_14820,
        din4 => l1_stripes_1_4_load_reg_14826,
        din5 => l1_stripes_1_5_load_reg_14832,
        din6 => select_ln79_2_reg_15118,
        dout => tmp_95_fu_5769_p8);

    cnn_mux_63_8_1_1_U32 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_load_1_reg_15162,
        din1 => l1_stripes_2_1_load_1_reg_15168,
        din2 => l1_stripes_2_2_load_1_reg_15174,
        din3 => l1_stripes_2_3_load_1_reg_15180,
        din4 => l1_stripes_2_4_load_1_reg_15186,
        din5 => l1_stripes_2_5_load_1_reg_15192,
        din6 => select_ln79_2_reg_15118,
        dout => tmp_115_fu_6413_p8);

    cnn_mux_63_8_1_1_U33 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_load_reg_14847,
        din1 => l1_stripes_2_1_load_reg_14854,
        din2 => l1_stripes_2_2_load_reg_14861,
        din3 => l1_stripes_2_3_load_reg_14868,
        din4 => l1_stripes_2_4_load_reg_14875,
        din5 => l1_stripes_2_5_load_reg_14882,
        din6 => select_ln79_2_reg_15118,
        dout => tmp_100_fu_6620_p8);

    cnn_mux_63_8_1_1_U34 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_load_1_reg_14889,
        din1 => l1_stripes_0_1_load_1_reg_14896,
        din2 => l1_stripes_0_2_load_1_reg_14903,
        din3 => l1_stripes_0_3_load_1_reg_14910,
        din4 => l1_stripes_0_4_load_1_reg_14917,
        din5 => l1_stripes_0_5_load_1_reg_14924,
        din6 => select_ln79_2_reg_15118,
        dout => tmp_105_fu_6667_p8);

    cnn_mux_63_8_1_1_U35 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_load_1_reg_14931,
        din1 => l1_stripes_1_1_load_1_reg_14938,
        din2 => l1_stripes_1_2_load_1_reg_14945,
        din3 => l1_stripes_1_3_load_1_reg_14952,
        din4 => l1_stripes_1_4_load_1_reg_14959,
        din5 => l1_stripes_1_5_load_1_reg_14966,
        din6 => select_ln79_2_reg_15118,
        dout => tmp_110_fu_6716_p8);

    cnn_mux_63_8_1_1_U36 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_0_0_load_2_reg_15219,
        din1 => l1_stripes_0_1_load_2_reg_15225,
        din2 => l1_stripes_0_2_load_2_reg_15231,
        din3 => l1_stripes_0_3_load_2_reg_15237,
        din4 => l1_stripes_0_4_load_2_reg_15243,
        din5 => l1_stripes_0_5_load_2_reg_15249,
        din6 => select_ln79_2_reg_15118,
        dout => tmp_120_fu_6833_p8);

    cnn_mux_63_8_1_1_U37 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_1_0_load_2_reg_15260,
        din1 => l1_stripes_1_1_load_2_reg_15266,
        din2 => l1_stripes_1_2_load_2_reg_15272,
        din3 => l1_stripes_1_3_load_2_reg_15278,
        din4 => l1_stripes_1_4_load_2_reg_15284,
        din5 => l1_stripes_1_5_load_2_reg_15290,
        din6 => select_ln79_2_reg_15118,
        dout => tmp_125_fu_6892_p8);

    cnn_mux_63_8_1_1_U38 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l1_stripes_2_0_load_2_reg_15063,
        din1 => l1_stripes_2_1_load_2_reg_15070,
        din2 => l1_stripes_2_2_load_2_reg_15077,
        din3 => l1_stripes_2_3_load_2_reg_15084,
        din4 => l1_stripes_2_4_load_2_reg_15091,
        din5 => l1_stripes_2_5_load_2_reg_15098,
        din6 => select_ln79_2_reg_15118,
        dout => tmp_130_fu_6945_p8);

    cnn_mux_63_8_1_1_U39 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_q1,
        din1 => l2_stripes_2_1_q1,
        din2 => l2_stripes_2_2_q1,
        din3 => l2_stripes_2_3_q1,
        din4 => l2_stripes_2_4_q1,
        din5 => l2_stripes_2_5_q1,
        din6 => select_ln169_fu_7774_p3,
        dout => tmp_138_fu_7784_p8);

    cnn_mux_63_8_1_1_U40 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_q1,
        din1 => l2_stripes_0_1_q1,
        din2 => l2_stripes_0_2_q1,
        din3 => l2_stripes_0_3_q1,
        din4 => l2_stripes_0_4_q1,
        din5 => l2_stripes_0_5_q1,
        din6 => select_ln169_fu_7774_p3,
        dout => tmp_139_fu_7802_p8);

    cnn_mux_63_8_1_1_U41 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_reg_16568,
        din1 => l2_stripes_3_1_load_reg_16576,
        din2 => l2_stripes_3_2_load_reg_16584,
        din3 => l2_stripes_3_3_load_reg_16592,
        din4 => l2_stripes_3_4_load_reg_16600,
        din5 => l2_stripes_3_5_load_reg_16608,
        din6 => select_ln169_reg_16137,
        dout => tmp_136_fu_8033_p8);

    cnn_mux_63_8_1_1_U42 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_reg_16616,
        din1 => l2_stripes_1_1_load_reg_16625,
        din2 => l2_stripes_1_2_load_reg_16634,
        din3 => l2_stripes_1_3_load_reg_16643,
        din4 => l2_stripes_1_4_load_reg_16652,
        din5 => l2_stripes_1_5_load_reg_16661,
        din6 => select_ln169_reg_16137,
        dout => tmp_137_fu_8044_p8);

    cnn_mux_63_8_1_1_U43 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_reg_16568,
        din1 => l2_stripes_3_1_load_reg_16576,
        din2 => l2_stripes_3_2_load_reg_16584,
        din3 => l2_stripes_3_3_load_reg_16592,
        din4 => l2_stripes_3_4_load_reg_16600,
        din5 => l2_stripes_3_5_load_reg_16608,
        din6 => select_ln169_1_reg_16505,
        dout => tmp_148_fu_8104_p8);

    cnn_mux_63_8_1_1_U44 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_reg_16616,
        din1 => l2_stripes_1_1_load_reg_16625,
        din2 => l2_stripes_1_2_load_reg_16634,
        din3 => l2_stripes_1_3_load_reg_16643,
        din4 => l2_stripes_1_4_load_reg_16652,
        din5 => l2_stripes_1_5_load_reg_16661,
        din6 => select_ln169_1_reg_16505,
        dout => tmp_149_fu_8115_p8);

    cnn_mux_63_8_1_1_U45 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_1_reg_16681,
        din1 => l2_stripes_3_1_load_1_reg_16688,
        din2 => l2_stripes_3_2_load_1_reg_16695,
        din3 => l2_stripes_3_3_load_1_reg_16702,
        din4 => l2_stripes_3_4_load_1_reg_16709,
        din5 => l2_stripes_3_5_load_1_reg_16716,
        din6 => select_ln169_1_reg_16505,
        dout => tmp_152_fu_8133_p8);

    cnn_mux_63_8_1_1_U46 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_1_reg_16723,
        din1 => l2_stripes_1_1_load_1_reg_16730,
        din2 => l2_stripes_1_2_load_1_reg_16737,
        din3 => l2_stripes_1_3_load_1_reg_16744,
        din4 => l2_stripes_1_4_load_1_reg_16751,
        din5 => l2_stripes_1_5_load_1_reg_16758,
        din6 => select_ln169_1_reg_16505,
        dout => tmp_153_fu_8144_p8);

    cnn_mux_63_8_1_1_U47 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_2_reg_16990,
        din1 => l2_stripes_3_1_load_2_reg_16997,
        din2 => l2_stripes_3_2_load_2_reg_17004,
        din3 => l2_stripes_3_3_load_2_reg_17011,
        din4 => l2_stripes_3_4_load_2_reg_17018,
        din5 => l2_stripes_3_5_load_2_reg_17025,
        din6 => select_ln169_1_reg_16505,
        dout => tmp_156_fu_8256_p8);

    cnn_mux_63_8_1_1_U48 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_2_reg_17032,
        din1 => l2_stripes_1_1_load_2_reg_17040,
        din2 => l2_stripes_1_2_load_2_reg_17048,
        din3 => l2_stripes_1_3_load_2_reg_17056,
        din4 => l2_stripes_1_4_load_2_reg_17064,
        din5 => l2_stripes_1_5_load_2_reg_17072,
        din6 => select_ln169_1_reg_16505,
        dout => tmp_157_fu_8267_p8);

    cnn_mux_63_8_1_1_U49 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_1_reg_16279,
        din1 => l2_stripes_2_1_load_1_reg_16286,
        din2 => l2_stripes_2_2_load_1_reg_16293,
        din3 => l2_stripes_2_3_load_1_reg_16300,
        din4 => l2_stripes_2_4_load_1_reg_16307,
        din5 => l2_stripes_2_5_load_1_reg_16314,
        din6 => select_ln169_1_reg_16505,
        dout => tmp_150_fu_8290_p8);

    cnn_mux_63_8_1_1_U50 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_load_1_reg_16321,
        din1 => l2_stripes_0_1_load_1_reg_16327,
        din2 => l2_stripes_0_2_load_1_reg_16333,
        din3 => l2_stripes_0_3_load_1_reg_16339,
        din4 => l2_stripes_0_4_load_1_reg_16345,
        din5 => l2_stripes_0_5_load_1_reg_16351,
        din6 => select_ln169_1_reg_16505,
        dout => tmp_151_fu_8301_p8);

    cnn_mux_63_8_1_1_U51 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_2_reg_16990,
        din1 => l2_stripes_3_1_load_2_reg_16997,
        din2 => l2_stripes_3_2_load_2_reg_17004,
        din3 => l2_stripes_3_3_load_2_reg_17011,
        din4 => l2_stripes_3_4_load_2_reg_17018,
        din5 => l2_stripes_3_5_load_2_reg_17025,
        din6 => select_ln169_reg_16137,
        dout => tmp_144_fu_8346_p8);

    cnn_mux_63_8_1_1_U52 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_2_reg_17032,
        din1 => l2_stripes_1_1_load_2_reg_17040,
        din2 => l2_stripes_1_2_load_2_reg_17048,
        din3 => l2_stripes_1_3_load_2_reg_17056,
        din4 => l2_stripes_1_4_load_2_reg_17064,
        din5 => l2_stripes_1_5_load_2_reg_17072,
        din6 => select_ln169_reg_16137,
        dout => tmp_145_fu_8357_p8);

    cnn_mux_63_8_1_1_U53 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_1_reg_16681,
        din1 => l2_stripes_3_1_load_1_reg_16688,
        din2 => l2_stripes_3_2_load_1_reg_16695,
        din3 => l2_stripes_3_3_load_1_reg_16702,
        din4 => l2_stripes_3_4_load_1_reg_16709,
        din5 => l2_stripes_3_5_load_1_reg_16716,
        din6 => select_ln169_reg_16137,
        dout => tmp_140_fu_8463_p8);

    cnn_mux_63_8_1_1_U54 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_1_reg_16723,
        din1 => l2_stripes_1_1_load_1_reg_16730,
        din2 => l2_stripes_1_2_load_1_reg_16737,
        din3 => l2_stripes_1_3_load_1_reg_16744,
        din4 => l2_stripes_1_4_load_1_reg_16751,
        din5 => l2_stripes_1_5_load_1_reg_16758,
        din6 => select_ln169_reg_16137,
        dout => tmp_141_fu_8474_p8);

    cnn_mux_63_8_1_1_U55 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_reg_16616,
        din1 => l2_stripes_1_1_load_reg_16625,
        din2 => l2_stripes_1_2_load_reg_16634,
        din3 => l2_stripes_1_3_load_reg_16643,
        din4 => l2_stripes_1_4_load_reg_16652,
        din5 => l2_stripes_1_5_load_reg_16661,
        din6 => select_ln169_2_reg_16529,
        dout => tmp_164_fu_9216_p8);

    cnn_mux_63_8_1_1_U56 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_3_0_load_reg_16568,
        din1 => l2_stripes_3_1_load_reg_16576,
        din2 => l2_stripes_3_2_load_reg_16584,
        din3 => l2_stripes_3_3_load_reg_16592,
        din4 => l2_stripes_3_4_load_reg_16600,
        din5 => l2_stripes_3_5_load_reg_16608,
        din6 => select_ln169_2_reg_16529,
        dout => tmp_166_fu_9227_p8);

    cnn_mux_63_8_1_1_U57 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_reg_16616,
        din1 => l2_stripes_1_1_load_reg_16625,
        din2 => l2_stripes_1_2_load_reg_16634,
        din3 => l2_stripes_1_3_load_reg_16643,
        din4 => l2_stripes_1_4_load_reg_16652,
        din5 => l2_stripes_1_5_load_reg_16661,
        din6 => select_ln169_2_reg_16529,
        dout => tmp_167_fu_9238_p8);

    cnn_mux_63_8_1_1_U58 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_reg_16616,
        din1 => l2_stripes_1_1_load_reg_16625,
        din2 => l2_stripes_1_2_load_reg_16634,
        din3 => l2_stripes_1_3_load_reg_16643,
        din4 => l2_stripes_1_4_load_reg_16652,
        din5 => l2_stripes_1_5_load_reg_16661,
        din6 => select_ln169_2_reg_16529,
        dout => tmp_168_fu_9307_p8);

    cnn_mux_63_8_1_1_U59 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_2_reg_16765,
        din1 => l2_stripes_2_1_load_2_reg_16771,
        din2 => l2_stripes_2_2_load_2_reg_16777,
        din3 => l2_stripes_2_3_load_2_reg_16783,
        din4 => l2_stripes_2_4_load_2_reg_16789,
        din5 => l2_stripes_2_5_load_2_reg_16795,
        din6 => select_ln169_2_reg_16529,
        dout => tmp_178_fu_9484_p8);

    cnn_mux_63_8_1_1_U60 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_load_2_reg_16801,
        din1 => l2_stripes_0_1_load_2_reg_16808,
        din2 => l2_stripes_0_2_load_2_reg_16815,
        din3 => l2_stripes_0_3_load_2_reg_16822,
        din4 => l2_stripes_0_4_load_2_reg_16829,
        din5 => l2_stripes_0_5_load_2_reg_16836,
        din6 => select_ln169_2_reg_16529,
        dout => tmp_179_fu_9495_p8);

    cnn_mux_63_8_1_1_U61 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_2_reg_16765,
        din1 => l2_stripes_2_1_load_2_reg_16771,
        din2 => l2_stripes_2_2_load_2_reg_16777,
        din3 => l2_stripes_2_3_load_2_reg_16783,
        din4 => l2_stripes_2_4_load_2_reg_16789,
        din5 => l2_stripes_2_5_load_2_reg_16795,
        din6 => select_ln169_2_reg_16529,
        dout => tmp_180_fu_9513_p8);

    cnn_mux_63_8_1_1_U62 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_load_2_reg_16801,
        din1 => l2_stripes_0_1_load_2_reg_16808,
        din2 => l2_stripes_0_2_load_2_reg_16815,
        din3 => l2_stripes_0_3_load_2_reg_16822,
        din4 => l2_stripes_0_4_load_2_reg_16829,
        din5 => l2_stripes_0_5_load_2_reg_16836,
        din6 => select_ln169_2_reg_16529,
        dout => tmp_181_fu_9524_p8);

    cnn_mux_63_8_1_1_U63 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_0_0_load_2_reg_16801,
        din1 => l2_stripes_0_1_load_2_reg_16808,
        din2 => l2_stripes_0_2_load_2_reg_16815,
        din3 => l2_stripes_0_3_load_2_reg_16822,
        din4 => l2_stripes_0_4_load_2_reg_16829,
        din5 => l2_stripes_0_5_load_2_reg_16836,
        din6 => select_ln169_2_reg_16529,
        dout => tmp_182_fu_9542_p8);

    cnn_mux_63_8_1_1_U64 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_2_0_load_1_reg_16279,
        din1 => l2_stripes_2_1_load_1_reg_16286,
        din2 => l2_stripes_2_2_load_1_reg_16293,
        din3 => l2_stripes_2_3_load_1_reg_16300,
        din4 => l2_stripes_2_4_load_1_reg_16307,
        din5 => l2_stripes_2_5_load_1_reg_16314,
        din6 => select_ln169_2_reg_16529,
        dout => tmp_171_fu_10241_p8);

    cnn_mux_63_8_1_1_U65 : component cnn_mux_63_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => l2_stripes_1_0_load_2_reg_17032,
        din1 => l2_stripes_1_1_load_2_reg_17040,
        din2 => l2_stripes_1_2_load_2_reg_17048,
        din3 => l2_stripes_1_3_load_2_reg_17056,
        din4 => l2_stripes_1_4_load_2_reg_17064,
        din5 => l2_stripes_1_5_load_2_reg_17072,
        din6 => select_ln169_2_reg_16529,
        dout => tmp_187_fu_11130_p8);

    cnn_mac_muladd_5sRg6_U66 : component cnn_mac_muladd_5sRg6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_13954_p0,
        din1 => grp_fu_13954_p1,
        din2 => sub_ln92_22_fu_5562_p2,
        dout => grp_fu_13954_p3);

    cnn_mac_muladd_5sShg_U67 : component cnn_mac_muladd_5sShg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_13963_p0,
        din1 => grp_fu_13963_p1,
        din2 => grp_fu_13963_p2,
        dout => grp_fu_13963_p3);

    cnn_mac_muladd_5nThq_U68 : component cnn_mac_muladd_5nThq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_13972_p0,
        din1 => grp_fu_13972_p1,
        din2 => grp_fu_13972_p2,
        dout => grp_fu_13972_p3);

    cnn_mac_muladd_5nUhA_U69 : component cnn_mac_muladd_5nUhA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 14,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_13980_p0,
        din1 => grp_fu_13980_p1,
        din2 => sub_ln92_21_reg_15342,
        dout => grp_fu_13980_p3);

    cnn_mac_muladd_5nVhK_U70 : component cnn_mac_muladd_5nVhK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_13988_p0,
        din1 => grp_fu_13988_p1,
        din2 => grp_fu_13988_p2,
        dout => grp_fu_13988_p3);

    cnn_mac_muladd_5sWhU_U71 : component cnn_mac_muladd_5sWhU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_13997_p0,
        din1 => grp_fu_13997_p1,
        din2 => add_ln92_51_reg_15452,
        dout => grp_fu_13997_p3);

    cnn_mac_muladd_5nXh4_U72 : component cnn_mac_muladd_5nXh4
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_14006_p0,
        din1 => grp_fu_14006_p1,
        din2 => sub_ln92_26_reg_15347,
        dout => grp_fu_14006_p3);

    cnn_mac_muladd_5nThq_U73 : component cnn_mac_muladd_5nThq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_14013_p0,
        din1 => grp_fu_14013_p1,
        din2 => sub_ln92_47_reg_15495,
        dout => grp_fu_14013_p3);

    cnn_mac_muladd_5sYie_U74 : component cnn_mac_muladd_5sYie
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_14020_p0,
        din1 => grp_fu_14020_p1,
        din2 => sub_ln92_69_fu_6972_p2,
        dout => grp_fu_14020_p3);

    cnn_mac_muladd_5nZio_U75 : component cnn_mac_muladd_5nZio
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => grp_fu_14028_p0,
        din1 => grp_fu_14028_p1,
        din2 => sub_ln92_55_reg_15565,
        dout => grp_fu_14028_p3);

    cnn_mul_mul_8ns_50iy_U76 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln179_2_fu_14036_p0,
        din1 => mul_ln179_2_fu_14036_p1,
        dout => mul_ln179_2_fu_14036_p2);

    cnn_mul_mul_8ns_50iy_U77 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln179_6_fu_14042_p0,
        din1 => mul_ln179_6_fu_14042_p1,
        dout => mul_ln179_6_fu_14042_p2);

    cnn_mul_mul_8ns_50iy_U78 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln179_14_fu_14048_p0,
        din1 => mul_ln179_14_fu_14048_p1,
        dout => mul_ln179_14_fu_14048_p2);

    cnn_mul_mul_8ns_50iy_U79 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln179_10_fu_14054_p0,
        din1 => mul_ln179_10_fu_14054_p1,
        dout => mul_ln179_10_fu_14054_p2);

    cnn_mul_mul_8ns_50iy_U80 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln179_11_fu_14060_p0,
        din1 => mul_ln179_11_fu_14060_p1,
        dout => mul_ln179_11_fu_14060_p2);

    cnn_mul_mul_8ns_51iI_U81 : component cnn_mul_mul_8ns_51iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 12)
    port map (
        din0 => mul_ln179_26_fu_14066_p0,
        din1 => mul_ln179_26_fu_14066_p1,
        dout => mul_ln179_26_fu_14066_p2);

    cnn_mul_mul_8ns_51iI_U82 : component cnn_mul_mul_8ns_51iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 12)
    port map (
        din0 => mul_ln179_3_fu_14072_p0,
        din1 => mul_ln179_3_fu_14072_p1,
        dout => mul_ln179_3_fu_14072_p2);

    cnn_mul_mul_8ns_50iy_U83 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln179_31_fu_14078_p0,
        din1 => mul_ln179_31_fu_14078_p1,
        dout => mul_ln179_31_fu_14078_p2);

    cnn_mul_mul_8ns_50iy_U84 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln179_33_fu_14084_p0,
        din1 => mul_ln179_33_fu_14084_p1,
        dout => mul_ln179_33_fu_14084_p2);

    cnn_mul_mul_8ns_50iy_U85 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln179_15_fu_14090_p0,
        din1 => mul_ln179_15_fu_14090_p1,
        dout => mul_ln179_15_fu_14090_p2);

    cnn_mul_mul_8ns_51iI_U86 : component cnn_mul_mul_8ns_51iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 12)
    port map (
        din0 => mul_ln179_17_fu_14096_p0,
        din1 => mul_ln179_17_fu_14096_p1,
        dout => mul_ln179_17_fu_14096_p2);

    cnn_mul_mul_8ns_50iy_U87 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln179_20_fu_14102_p0,
        din1 => mul_ln179_20_fu_14102_p1,
        dout => mul_ln179_20_fu_14102_p2);

    cnn_mul_mul_8ns_50iy_U88 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln179_21_fu_14108_p0,
        din1 => mul_ln179_21_fu_14108_p1,
        dout => mul_ln179_21_fu_14108_p2);

    cnn_mul_mul_8ns_51iI_U89 : component cnn_mul_mul_8ns_51iI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 12)
    port map (
        din0 => mul_ln179_28_fu_14113_p0,
        din1 => mul_ln179_28_fu_14113_p1,
        dout => mul_ln179_28_fu_14113_p2);

    cnn_mul_mul_8ns_50iy_U90 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln179_29_fu_14119_p0,
        din1 => mul_ln179_29_fu_14119_p1,
        dout => mul_ln179_29_fu_14119_p2);

    cnn_mac_muladd_5sWhU_U91 : component cnn_mac_muladd_5sWhU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 13,
        dout_WIDTH => 14)
    port map (
        din0 => grp_fu_14125_p0,
        din1 => grp_fu_14125_p1,
        din2 => sub_ln179_59_fu_8404_p2,
        dout => grp_fu_14125_p3);

    cnn_mul_mul_8ns_50iy_U92 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln179_24_fu_14133_p0,
        din1 => mul_ln179_24_fu_14133_p1,
        dout => mul_ln179_24_fu_14133_p2);

    cnn_mul_mul_8ns_50iy_U93 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln179_36_fu_14139_p0,
        din1 => mul_ln179_36_fu_14139_p1,
        dout => mul_ln179_36_fu_14139_p2);

    cnn_mul_mul_8ns_50iy_U94 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln179_13_fu_14145_p0,
        din1 => mul_ln179_13_fu_14145_p1,
        dout => mul_ln179_13_fu_14145_p2);

    cnn_mul_mul_8ns_50iy_U95 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln179_22_fu_14151_p0,
        din1 => mul_ln179_22_fu_14151_p1,
        dout => mul_ln179_22_fu_14151_p2);

    cnn_mul_mul_8ns_50iy_U96 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln179_34_fu_14156_p0,
        din1 => mul_ln179_34_fu_14156_p1,
        dout => mul_ln179_34_fu_14156_p2);

    cnn_mac_muladd_8n2iS_U97 : component cnn_mac_muladd_8n2iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        din2_WIDTH => 9,
        dout_WIDTH => 12)
    port map (
        din0 => grp_fu_14161_p0,
        din1 => grp_fu_14161_p1,
        din2 => grp_fu_14161_p2,
        dout => grp_fu_14161_p3);

    cnn_mac_muladd_8n3i2_U98 : component cnn_mac_muladd_8n3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        din2_WIDTH => 13,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_14169_p0,
        din1 => grp_fu_14169_p1,
        din2 => select_ln179_62_reg_17396,
        dout => grp_fu_14169_p3);

    cnn_mac_muladd_8n3i2_U99 : component cnn_mac_muladd_8n3i2
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        din2_WIDTH => 13,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_14175_p0,
        din1 => grp_fu_14175_p1,
        din2 => select_ln179_92_reg_17139,
        dout => grp_fu_14175_p3);

    cnn_mul_mul_8ns_50iy_U100 : component cnn_mul_mul_8ns_50iy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln179_37_fu_14182_p0,
        din1 => mul_ln179_37_fu_14182_p1,
        dout => mul_ln179_37_fu_14182_p2);

    cnn_mac_muladd_8n4jc_U101 : component cnn_mac_muladd_8n4jc
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        din2_WIDTH => 9,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_14187_p0,
        din1 => grp_fu_14187_p1,
        din2 => select_ln179_49_fu_12090_p3,
        dout => grp_fu_14187_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage26_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3211_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_9111)) then
                if ((icmp_ln127_reg_14223 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3211 <= select_ln124_reg_15698;
                elsif ((icmp_ln127_reg_14223 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3211 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_9111)) then
                if ((icmp_ln127_reg_14223 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3222 <= select_ln124_1_fu_7439_p3;
                elsif ((icmp_ln127_reg_14223 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3222 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3233_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_9111)) then
                if ((icmp_ln127_reg_14223 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3233 <= select_ln124_2_reg_15703;
                elsif ((icmp_ln127_reg_14223 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3233 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_9111)) then
                if ((icmp_ln127_reg_14223 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3244 <= select_ln124_3_fu_7455_p3;
                elsif ((icmp_ln127_reg_14223 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3244 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3187_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_9111)) then
                if ((icmp_ln127_reg_14223 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3187 <= ap_const_lv1_0;
                elsif ((icmp_ln127_reg_14223 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3187 <= icmp_ln147_reg_14745;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3277_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_10577)) then 
                    ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3277 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_10574)) then 
                    ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3277 <= ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3187;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3152_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln56_fu_3719_p2 = ap_const_lv1_0) and (icmp_ln32_fu_3713_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3152 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln50_reg_14202 = ap_const_lv1_0) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3152 <= or_ln41_6_reg_14524;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln56_reg_14198 = ap_const_lv1_1) and (icmp_ln32_reg_14194 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln50_reg_14202 = ap_const_lv1_1) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
                ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3152 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln50_reg_14202 = ap_const_lv1_0) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3170 <= select_ln41_14_fu_4406_p3;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln56_reg_14198 = ap_const_lv1_1) and (icmp_ln32_reg_14194 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln50_reg_14202 = ap_const_lv1_1) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln56_fu_3719_p2 = ap_const_lv1_0) and (icmp_ln32_fu_3713_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3170 <= ap_const_lv16_1;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3313_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_10577)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3313 <= l2_write_row_offset;
                elsif ((ap_const_boolean_1 = ap_condition_10574)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3313 <= ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3267;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3255_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_9111)) then
                if ((icmp_ln127_reg_14223 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3255 <= ap_const_lv1_0;
                elsif ((icmp_ln127_reg_14223 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3255 <= icmp_ln136_reg_15728;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3267_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_9111)) then
                if ((icmp_ln127_reg_14223 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3267 <= l2_write_row_offset_2_reg_15678;
                elsif ((icmp_ln127_reg_14223 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3267 <= select_ln136_1_fu_7513_p3;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3301_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_10577)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3301 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_10574)) then 
                    ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3301 <= ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3255;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3343_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10585)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3343 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_condition_73)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3343 <= ap_phi_reg_pp0_iter0_l2_maxes_0_flag_1_reg_3343;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3354_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10585)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3354 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_73)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3354 <= ap_phi_reg_pp0_iter0_l2_maxes_0_new_1_reg_3354;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3365_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10585)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3365 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_73)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3365 <= ap_phi_reg_pp0_iter0_l2_maxes_1_new_1_reg_3365;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3376_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10585)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3376 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_73)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3376 <= ap_phi_reg_pp0_iter0_l2_maxes_2_new_1_reg_3376;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3387_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10585)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3387 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_73)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3387 <= ap_phi_reg_pp0_iter0_l2_maxes_3_new_1_reg_3387;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3398_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10585)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3398 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_73)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3398 <= ap_phi_reg_pp0_iter0_l2_maxes_4_new_1_reg_3398;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3409_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10585)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3409 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_73)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3409 <= ap_phi_reg_pp0_iter0_l2_maxes_5_new_1_reg_3409;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3420_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10585)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3420 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_73)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3420 <= ap_phi_reg_pp0_iter0_l2_maxes_6_new_1_reg_3420;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3431_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10585)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3431 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_73)) then 
                    ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3431 <= ap_phi_reg_pp0_iter0_l2_maxes_7_new_1_reg_3431;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3323_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10585)) then 
                    ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3323 <= icmp_ln211_reg_16121;
                elsif ((ap_const_boolean_1 = ap_condition_73)) then 
                    ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3323 <= ap_phi_reg_pp0_iter0_l2_read_row_offset_f_reg_3323;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3333_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                if ((ap_const_boolean_1 = ap_condition_10585)) then 
                    ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3333 <= select_ln215_fu_13742_p3;
                elsif ((ap_const_boolean_1 = ap_condition_73)) then 
                    ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3333 <= ap_phi_reg_pp0_iter0_l2_read_row_offset_n_reg_3333;
                end if;
            end if; 
        end if;
    end process;

    l1_write_row_offset_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2211)) then
                if (((icmp_ln50_reg_14202 = ap_const_lv1_1) and (icmp_ln32_reg_14194 = ap_const_lv1_1))) then 
                    l1_write_row_offset <= grp_fu_3466_p2;
                elsif (((icmp_ln56_reg_14198 = ap_const_lv1_1) and (icmp_ln32_reg_14194 = ap_const_lv1_0))) then 
                    l1_write_row_offset <= select_ln60_fu_3806_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25_11001))) then
                add_ln179_100_reg_17534 <= add_ln179_100_fu_9616_p2;
                add_ln179_112_reg_17539 <= add_ln179_112_fu_9652_p2;
                add_ln179_153_reg_17544 <= add_ln179_153_fu_9664_p2;
                add_ln179_18_reg_17421 <= add_ln179_18_fu_9025_p2;
                add_ln179_20_reg_17426 <= add_ln179_20_fu_9031_p2;
                add_ln179_55_reg_17509 <= add_ln179_55_fu_9560_p2;
                    add_ln179_56_reg_17514(13 downto 1) <= add_ln179_56_fu_9566_p2(13 downto 1);
                add_ln179_73_reg_17519 <= add_ln179_73_fu_9572_p2;
                add_ln179_74_reg_17524 <= add_ln179_74_fu_9578_p2;
                add_ln179_94_reg_17529 <= add_ln179_94_fu_9610_p2;
                mul_ln179_13_reg_17371 <= mul_ln179_13_fu_14145_p2;
                mul_ln179_22_reg_17406 <= mul_ln179_22_fu_14151_p2;
                mul_ln179_34_reg_17467 <= mul_ln179_34_fu_14156_p2;
                select_ln161_18_reg_17452 <= select_ln161_18_fu_9318_p3;
                select_ln161_24_reg_17472 <= select_ln161_24_fu_9478_p3;
                select_ln161_25_reg_17483 <= select_ln161_25_fu_9506_p3;
                select_ln161_26_reg_17493 <= select_ln161_26_fu_9535_p3;
                select_ln161_27_reg_17500 <= select_ln161_27_fu_9553_p3;
                select_ln161_3_reg_17351 <= select_ln161_3_fu_8485_p3;
                select_ln179_62_reg_17396 <= select_ln179_62_fu_8609_p3;
                select_ln179_90_reg_17416 <= select_ln179_90_fu_8941_p3;
                    select_ln179_97_reg_17411(1) <= select_ln179_97_fu_8790_p3(1);    select_ln179_97_reg_17411(12 downto 4) <= select_ln179_97_fu_8790_p3(12 downto 4);
                    shl_ln179_19_reg_17389(8 downto 1) <= shl_ln179_19_fu_8545_p3(8 downto 1);
                    shl_ln179_46_reg_17457(8 downto 1) <= shl_ln179_46_fu_9380_p3(8 downto 1);
                sub_ln179_67_reg_17401 <= sub_ln179_67_fu_8756_p2;
                    sub_ln179_85_reg_17431(12 downto 1) <= sub_ln179_85_fu_9133_p2(12 downto 1);
                sub_ln179_99_reg_17462 <= sub_ln179_99_fu_9459_p2;
                tmp_164_reg_17446 <= tmp_164_fu_9216_p8;
                    zext_ln179_61_reg_17363(7 downto 0) <= zext_ln179_61_fu_8492_p1(7 downto 0);
                    zext_ln179_69_reg_17376(11 downto 4) <= zext_ln179_69_fu_8502_p1(11 downto 4);
                    zext_ln179_71_reg_17381(10 downto 3) <= zext_ln179_71_fu_8512_p1(10 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                add_ln179_102_reg_17946 <= add_ln179_102_fu_13445_p2;
                add_ln179_87_reg_17940 <= add_ln179_87_fu_13430_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                add_ln179_105_reg_17956 <= add_ln179_105_fu_13536_p2;
                add_ln179_66_reg_17951 <= add_ln179_66_fu_13505_p2;
                select_ln185_11_reg_17962 <= select_ln185_11_fu_13564_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26))) then
                add_ln179_113_reg_17668 <= add_ln179_113_fu_11082_p2;
                add_ln179_114_reg_17673 <= add_ln179_114_fu_11088_p2;
                add_ln179_126_reg_17684 <= add_ln179_126_fu_11106_p2;
                add_ln179_127_reg_17689 <= add_ln179_127_fu_11112_p2;
                add_ln179_129_reg_17694 <= add_ln179_129_fu_11124_p2;
                add_ln179_144_reg_17705 <= add_ln179_144_fu_11167_p2;
                add_ln179_146_reg_17710 <= add_ln179_146_fu_11173_p2;
                add_ln179_22_reg_17572 <= add_ln179_22_fu_10201_p2;
                add_ln179_35_reg_17613 <= add_ln179_35_fu_10927_p2;
                add_ln179_38_reg_17618 <= add_ln179_38_fu_10933_p2;
                add_ln179_53_reg_17628 <= add_ln179_53_fu_10939_p2;
                add_ln179_58_reg_17633 <= add_ln179_58_fu_10957_p2;
                add_ln179_60_reg_17638 <= add_ln179_60_fu_10963_p2;
                add_ln179_72_reg_17648 <= add_ln179_72_fu_10992_p2;
                add_ln179_76_reg_17653 <= add_ln179_76_fu_11014_p2;
                add_ln179_78_reg_17658 <= add_ln179_78_fu_11020_p2;
                add_ln179_95_reg_17663 <= add_ln179_95_fu_11051_p2;
                select_ln161_16_reg_17577 <= select_ln161_16_fu_10232_p3;
                select_ln161_22_reg_17583 <= select_ln161_22_fu_10465_p3;
                select_ln161_30_reg_17699 <= select_ln161_30_fu_11141_p3;
                    select_ln179_140_reg_17643(12 downto 3) <= select_ln179_140_fu_10969_p3(12 downto 3);
                    shl_ln179_12_reg_17565(8 downto 1) <= shl_ln179_12_fu_9831_p3(8 downto 1);
                sub_ln179_120_reg_17593 <= sub_ln179_120_fu_10673_p2;
                    sub_ln179_121_reg_17603(11 downto 3) <= sub_ln179_121_fu_10686_p2(11 downto 3);
                sub_ln179_4_reg_17554 <= sub_ln179_4_fu_9808_p2;
                    sub_ln179_reg_17549(9 downto 1) <= sub_ln179_fu_9691_p2(9 downto 1);
                    zext_ln179_204_reg_17598(7 downto 0) <= zext_ln179_204_fu_10679_p1(7 downto 0);
                    zext_ln179_32_reg_17559(7 downto 0) <= zext_ln179_32_fu_9825_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                add_ln179_116_reg_17912 <= add_ln179_116_fu_13182_p2;
                add_ln179_140_reg_17917 <= add_ln179_140_fu_13211_p2;
                add_ln179_51_reg_17901 <= add_ln179_51_fu_13152_p2;
                add_ln179_99_reg_17907 <= add_ln179_99_fu_13170_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln179_121_reg_17845 <= add_ln179_121_fu_12760_p2;
                add_ln179_12_reg_17770 <= add_ln179_12_fu_12276_p2;
                add_ln179_131_reg_17850 <= add_ln179_131_fu_12817_p2;
                add_ln179_133_reg_17855 <= add_ln179_133_fu_12823_p2;
                add_ln179_138_reg_17860 <= add_ln179_138_fu_12855_p2;
                add_ln179_149_reg_17865 <= add_ln179_149_fu_12873_p2;
                add_ln179_154_reg_17870 <= add_ln179_154_fu_12892_p2;
                add_ln179_15_reg_17775 <= add_ln179_15_fu_12302_p2;
                add_ln179_37_reg_17780 <= add_ln179_37_fu_12532_p2;
                add_ln179_41_reg_17785 <= add_ln179_41_fu_12557_p2;
                add_ln179_45_reg_17790 <= add_ln179_45_fu_12582_p2;
                add_ln179_48_reg_17800 <= add_ln179_48_fu_12595_p2;
                add_ln179_59_reg_17810 <= add_ln179_59_fu_12626_p2;
                add_ln179_63_reg_17815 <= add_ln179_63_fu_12651_p2;
                add_ln179_64_reg_17820 <= add_ln179_64_fu_12657_p2;
                add_ln179_80_reg_17825 <= add_ln179_80_fu_12673_p2;
                add_ln179_84_reg_17830 <= add_ln179_84_fu_12679_p2;
                add_ln179_97_reg_17840 <= add_ln179_97_fu_12717_p2;
                mul_ln179_37_reg_17795 <= mul_ln179_37_fu_14182_p2;
                select_ln179_135_reg_17835 <= select_ln179_135_fu_12710_p3;
                    select_ln179_18_reg_17730(12 downto 1) <= select_ln179_18_fu_11465_p3(12 downto 1);
                select_ln179_19_reg_17735 <= select_ln179_19_fu_11491_p3;
                select_ln179_29_reg_17755 <= select_ln179_29_fu_11681_p3;
                    select_ln179_48_reg_17760(11 downto 1) <= select_ln179_48_fu_12078_p3(11 downto 1);
                    sext_ln179_26_reg_17745(12 downto 1) <= sext_ln179_26_fu_11600_p1(12 downto 1);
                    sext_ln179_6_reg_17715(12 downto 3) <= sext_ln179_6_fu_11223_p1(12 downto 3);
                    shl_ln179_18_reg_17765(10 downto 3) <= shl_ln179_18_fu_12144_p3(10 downto 3);
                    shl_ln179_6_reg_17740(8 downto 1) <= shl_ln179_6_fu_11559_p3(8 downto 1);
                    shl_ln179_70_reg_17805(8 downto 1) <= shl_ln179_70_fu_12601_p3(8 downto 1);
                    sub_ln179_10_reg_17725(12 downto 1) <= sub_ln179_10_fu_11324_p2(12 downto 1);
                    zext_ln179_14_reg_17720(8 downto 1) <= zext_ln179_14_fu_11234_p1(8 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                add_ln179_123_reg_17928 <= add_ln179_123_fu_13334_p2;
                add_ln179_85_reg_17923 <= add_ln179_85_fu_13303_p2;
                select_ln185_14_reg_17934 <= select_ln185_14_fu_13362_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24_11001))) then
                add_ln179_142_reg_17341 <= add_ln179_142_fu_8451_p2;
                mul_ln179_24_reg_17311 <= mul_ln179_24_fu_14133_p2;
                mul_ln179_36_reg_17336 <= mul_ln179_36_fu_14139_p2;
                select_ln161_5_reg_17274 <= select_ln161_5_fu_8368_p3;
                    shl_ln179_15_reg_17285(11 downto 4) <= shl_ln179_15_fu_8375_p3(11 downto 4);
                    shl_ln179_17_reg_17290(9 downto 2) <= shl_ln179_17_fu_8382_p3(9 downto 2);
                    zext_ln179_220_reg_17328(7 downto 0) <= zext_ln179_220_fu_8448_p1(7 downto 0);
                    zext_ln179_93_reg_17295(7 downto 0) <= zext_ln179_93_fu_8413_p1(7 downto 0);
                    zext_ln179_97_reg_17301(7 downto 0) <= zext_ln179_97_fu_8416_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                add_ln179_145_reg_17979 <= add_ln179_145_fu_13712_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24_11001))) then
                add_ln179_147_reg_17346 <= grp_fu_14125_p3;
                tmp_175_reg_17316 <= grp_fu_3660_p8;
                tmp_176_reg_17322 <= grp_fu_3671_p8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21_11001))) then
                add_ln179_155_reg_17175 <= add_ln179_155_fu_8216_p2;
                mul_ln179_31_reg_17160 <= mul_ln179_31_fu_14078_p2;
                mul_ln179_33_reg_17170 <= mul_ln179_33_fu_14084_p2;
                mul_ln179_3_reg_17112 <= mul_ln179_3_fu_14072_p2;
                select_ln161_14_reg_17144 <= select_ln161_14_fu_8189_p3;
                select_ln161_7_reg_17117 <= select_ln161_7_fu_8126_p3;
                select_ln161_9_reg_17129 <= select_ln161_9_fu_8155_p3;
                select_ln179_92_reg_17139 <= select_ln179_92_fu_8182_p3;
                    zext_ln179_10_reg_17107(7 downto 0) <= zext_ln179_10_fu_8101_p1(7 downto 0);
                    zext_ln179_139_reg_17154(7 downto 0) <= zext_ln179_139_fu_8194_p1(7 downto 0);
                    zext_ln179_180_reg_17165(7 downto 0) <= zext_ln179_180_fu_8205_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                add_ln179_157_reg_17974 <= add_ln179_157_fu_13660_p2;
                add_ln179_69_reg_17968 <= add_ln179_69_fu_13608_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                add_ln179_33_reg_17608 <= grp_fu_14175_p3;
                add_ln179_42_reg_17623 <= grp_fu_14161_p3;
                select_ln161_29_reg_17678 <= grp_fu_3653_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                add_ln179_49_reg_17885 <= add_ln179_49_fu_13008_p2;
                add_ln179_96_reg_17890 <= add_ln179_96_fu_13014_p2;
                select_ln179_13_reg_17880 <= select_ln179_13_fu_12929_p3;
                select_ln185_8_reg_17895 <= select_ln185_8_fu_13045_p3;
                    zext_ln179_9_reg_17875(7 downto 0) <= zext_ln179_9_fu_12898_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                add_ln40_1_reg_14280 <= add_ln40_1_fu_3970_p2;
                icmp_ln41_reg_14265 <= icmp_ln41_fu_3891_p2;
                p_Result_3_reg_14308 <= tmp_data_V_1_reg_14241(31 downto 24);
                p_Result_4_reg_14330 <= tmp_data_V_1_reg_14241(39 downto 32);
                p_Result_5_reg_14352 <= tmp_data_V_1_reg_14241(47 downto 40);
                p_Result_6_reg_14374 <= tmp_data_V_1_reg_14241(55 downto 48);
                p_Result_7_reg_14396 <= tmp_data_V_1_reg_14241(63 downto 56);
                p_Result_s_reg_14286 <= tmp_data_V_1_reg_14241(23 downto 16);
                select_ln41_reg_14270 <= select_ln41_fu_3902_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                add_ln40_4_reg_14459 <= add_ln40_4_fu_4174_p2;
                icmp_ln41_4_reg_14464 <= icmp_ln41_4_fu_4180_p2;
                or_ln41_2_reg_14471 <= or_ln41_2_fu_4195_p2;
                select_ln41_6_reg_14448 <= select_ln41_6_fu_4154_p3;
                trunc_ln39_5_reg_14455 <= trunc_ln39_5_fu_4170_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                add_ln40_6_reg_14497 <= add_ln40_6_fu_4267_p2;
                icmp_ln41_5_reg_14487 <= icmp_ln41_5_fu_4249_p2;
                select_ln41_8_reg_14476 <= select_ln41_8_fu_4227_p3;
                trunc_ln39_6_reg_14483 <= trunc_ln39_6_fu_4239_p1;
                trunc_ln39_7_reg_14493 <= trunc_ln39_7_fu_4263_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then
                add_ln92_14_reg_15305 <= add_ln92_14_fu_5181_p2;
                add_ln92_1_reg_15136 <= add_ln92_1_fu_5031_p2;
                add_ln92_23_reg_15332 <= add_ln92_23_fu_5257_p2;
                    add_ln92_2_reg_15141(13 downto 2) <= add_ln92_2_fu_5037_p2(13 downto 2);
                    add_ln92_4_reg_15209(13 downto 1) <= add_ln92_4_fu_5141_p2(13 downto 1);
                    add_ln92_8_reg_15255(13 downto 1) <= add_ln92_8_fu_5175_p2(13 downto 1);
                sext_ln92_15_reg_15157 <= sext_ln92_15_fu_5086_p1;
                    sub_ln92_17_reg_15204(12 downto 2) <= sub_ln92_17_fu_5135_p2(12 downto 2);
                    sub_ln92_1_reg_15131(12 downto 1) <= sub_ln92_1_fu_4733_p2(12 downto 1);
                sub_ln92_73_reg_15214 <= sub_ln92_73_fu_5159_p2;
                tmp_20_reg_15146 <= tmp_20_fu_5043_p8;
                tmp_25_reg_15198 <= tmp_25_fu_5090_p8;
                tmp_40_reg_15310 <= tmp_40_fu_5187_p8;
                tmp_45_reg_15325 <= tmp_45_fu_5234_p8;
                    zext_ln92_32_reg_15152(10 downto 3) <= zext_ln92_32_fu_5066_p1(10 downto 3);
                    zext_ln92_55_reg_15315(7 downto 0) <= zext_ln92_55_fu_5198_p1(7 downto 0);
                    zext_ln92_56_reg_15320(10 downto 3) <= zext_ln92_56_fu_5210_p1(10 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001))) then
                add_ln92_19_reg_15337 <= add_ln92_19_fu_5550_p2;
                add_ln92_22_reg_15352 <= add_ln92_22_fu_5598_p2;
                    shl_ln92_49_reg_15431(10 downto 3) <= shl_ln92_49_fu_5718_p3(10 downto 3);
                sub_ln92_21_reg_15342 <= sub_ln92_21_fu_5556_p2;
                sub_ln92_26_reg_15347 <= sub_ln92_26_fu_5592_p2;
                sub_ln92_29_reg_15365 <= sub_ln92_29_fu_5631_p2;
                    sub_ln92_48_reg_15436(11 downto 3) <= sub_ln92_48_fu_5730_p2(11 downto 3);
                tmp_50_reg_15357 <= tmp_50_fu_5604_p8;
                tmp_55_reg_15370 <= tmp_55_fu_5637_p8;
                tmp_60_reg_15378 <= tmp_60_fu_5648_p8;
                tmp_65_reg_15386 <= tmp_65_fu_5659_p8;
                tmp_70_reg_15395 <= tmp_70_fu_5670_p8;
                tmp_75_reg_15403 <= tmp_75_fu_5681_p8;
                tmp_80_reg_15411 <= tmp_80_fu_5692_p8;
                tmp_85_reg_15420 <= tmp_85_fu_5703_p8;
                tmp_90_reg_15441 <= tmp_90_fu_5736_p8;
                tmp_95_reg_15457 <= tmp_95_fu_5769_p8;
                    zext_ln92_103_reg_15425(7 downto 0) <= zext_ln92_103_fu_5714_p1(7 downto 0);
                    zext_ln92_108_reg_15447(7 downto 0) <= zext_ln92_108_fu_5747_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001))) then
                    add_ln92_26_reg_15475(11 downto 1) <= add_ln92_26_fu_5971_p2(11 downto 1);
                add_ln92_28_reg_15480 <= add_ln92_28_fu_5987_p2;
                add_ln92_32_reg_15500 <= add_ln92_32_fu_6248_p2;
                add_ln92_36_reg_15505 <= add_ln92_36_fu_6280_p2;
                add_ln92_48_reg_15510 <= add_ln92_48_fu_6332_p2;
                add_ln92_53_reg_15515 <= add_ln92_53_fu_6359_p2;
                add_ln92_56_reg_15520 <= add_ln92_56_fu_6385_p2;
                add_ln92_60_reg_15525 <= add_ln92_60_fu_6407_p2;
                    shl_ln92_34_reg_15470(9 downto 2) <= shl_ln92_34_fu_5907_p3(9 downto 2);
                    sub_ln92_35_reg_15485(12 downto 1) <= sub_ln92_35_fu_6010_p2(12 downto 1);
                sub_ln92_47_reg_15495 <= sub_ln92_47_fu_6219_p2;
                tmp_115_reg_15530 <= tmp_115_fu_6413_p8;
                    zext_ln92_60_reg_15465(7 downto 0) <= zext_ln92_60_fu_5787_p1(7 downto 0);
                    zext_ln92_92_reg_15490(11 downto 4) <= zext_ln92_92_fu_6094_p1(11 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001))) then
                add_ln92_38_reg_15539 <= add_ln92_38_fu_6540_p2;
                    add_ln92_39_reg_15544(13 downto 1) <= add_ln92_39_fu_6546_p2(13 downto 1);
                add_ln92_43_reg_15549 <= add_ln92_43_fu_6561_p2;
                add_ln92_57_reg_15554 <= add_ln92_57_fu_6608_p2;
                add_ln92_65_reg_15591 <= add_ln92_65_fu_6790_p2;
                add_ln92_67_reg_15596 <= add_ln92_67_fu_6806_p2;
                add_ln92_71_reg_15614 <= add_ln92_71_fu_6939_p2;
                add_ln92_74_reg_15631 <= add_ln92_74_fu_6988_p2;
                    shl_ln92_57_reg_15575(11 downto 4) <= shl_ln92_57_fu_6694_p3(11 downto 4);
                    shl_ln92_59_reg_15586(8 downto 1) <= shl_ln92_59_fu_6727_p3(8 downto 1);
                    shl_ln92_67_reg_15626(9 downto 2) <= shl_ln92_67_fu_6960_p3(9 downto 2);
                sub_ln92_55_reg_15565 <= sub_ln92_55_fu_6647_p2;
                tmp_100_reg_15559 <= tmp_100_fu_6620_p8;
                tmp_110_reg_15580 <= tmp_110_fu_6716_p8;
                tmp_120_reg_15601 <= tmp_120_fu_6833_p8;
                tmp_125_reg_15608 <= tmp_125_fu_6892_p8;
                tmp_130_reg_15619 <= tmp_130_fu_6945_p8;
                    zext_ln92_121_reg_15570(8 downto 1) <= zext_ln92_121_fu_6690_p1(8 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001))) then
                add_ln92_51_reg_15452 <= grp_fu_13972_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001))) then
                add_ln92_62_reg_15641 <= add_ln92_62_fu_7064_p2;
                add_ln92_78_reg_15656 <= add_ln92_78_fu_7204_p2;
                add_ln92_79_reg_15667 <= add_ln92_79_fu_7227_p2;
                add_ln92_82_reg_15672 <= add_ln92_82_fu_7254_p2;
                    sub_ln92_59_reg_15646(11 downto 1) <= sub_ln92_59_fu_7087_p2(11 downto 1);
                sub_ln92_61_reg_15651 <= sub_ln92_61_fu_7123_p2;
                sub_ln92_82_reg_15662 <= sub_ln92_82_fu_7221_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001))) then
                add_ln92_76_reg_15636 <= grp_fu_14020_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then
                add_ln92_81_reg_15686 <= add_ln92_81_fu_7304_p2;
                select_ln124_2_reg_15703 <= select_ln124_2_fu_7341_p3;
                select_ln124_reg_15698 <= select_ln124_fu_7325_p3;
                sub_ln92_71_reg_15692 <= sub_ln92_71_fu_7310_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001))) then
                and_ln159_reg_15943 <= and_ln159_fu_7570_p2;
                icmp_ln232_reg_16126 <= icmp_ln232_fu_7692_p2;
                trunc_ln159_1_reg_15754 <= trunc_ln159_1_fu_7546_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (icmp_ln127_reg_14223 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001))) then
                ap_phi_reg_pp0_iter0_l1_read_row_offset_n_1_reg_3199 <= select_ln151_fu_7530_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001))) then
                ap_phi_reg_pp0_iter0_l1_read_row_offset_n_reg_3289 <= ap_phi_reg_pp0_iter0_l1_read_row_offset_n_1_reg_3199;
                l1_maxes_0 <= ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3211;
                l1_maxes_1 <= ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3222;
                l1_maxes_2 <= ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3233;
                l1_maxes_3 <= ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3244;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln66_fu_3741_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln127_reg_14223 <= icmp_ln127_fu_3759_p2;
                tmp_195_reg_14215 <= l1_iteration(1 downto 1);
                trunc_ln70_reg_14210 <= trunc_ln70_fu_3747_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (icmp_ln127_reg_14223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then
                icmp_ln136_reg_15728 <= icmp_ln136_fu_7410_p2;
                trunc_ln131_reg_15724 <= trunc_ln131_fu_7384_p1;
                    zext_ln131_reg_15708(15 downto 0) <= zext_ln131_fu_7368_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (icmp_ln127_reg_14223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then
                icmp_ln147_reg_14745 <= icmp_ln147_fu_4519_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln159_fu_7570_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001))) then
                icmp_ln194_reg_16112 <= icmp_ln194_fu_7648_p2;
                tmp_201_reg_15947 <= l2_iteration(2 downto 2);
                    zext_ln168_reg_15955(15 downto 0) <= zext_ln168_fu_7606_p1(15 downto 0);
                    zext_ln179_18_reg_16036(16 downto 0) <= zext_ln179_18_fu_7632_p1(16 downto 0);
                    zext_ln179_reg_15960(15 downto 0) <= zext_ln179_fu_7610_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln194_fu_7648_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln159_fu_7570_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001))) then
                icmp_ln211_reg_16121 <= icmp_ln211_fu_7666_p2;
                tmp_last_V_reg_16116 <= tmp_last_V_fu_7654_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln224_reg_14227 <= icmp_ln224_fu_3771_p2;
                icmp_ln32_reg_14194 <= icmp_ln32_fu_3713_p2;
                icmp_ln66_reg_14206 <= icmp_ln66_fu_3741_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                icmp_ln41_1_reg_14418 <= icmp_ln41_1_fu_4030_p2;
                icmp_ln41_2_reg_14433 <= icmp_ln41_2_fu_4086_p2;
                select_ln41_2_reg_14423 <= select_ln41_2_fu_4040_p3;
                select_ln41_5_reg_14439 <= select_ln41_5_fu_4092_p3;
                trunc_ln39_4_reg_14444 <= trunc_ln39_4_fu_4100_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                icmp_ln41_6_reg_14510 <= icmp_ln41_6_fu_4305_p2;
                icmp_ln41_7_reg_14519 <= icmp_ln41_7_fu_4327_p2;
                or_ln41_6_reg_14524 <= or_ln41_6_fu_4349_p2;
                select_ln41_10_reg_14503 <= select_ln41_10_fu_4299_p3;
                trunc_ln39_8_reg_14515 <= trunc_ln39_8_fu_4317_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_fu_3713_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln50_reg_14202 <= icmp_ln50_fu_3725_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_fu_3713_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln56_reg_14198 <= icmp_ln56_fu_3719_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                l1_channel_idx <= select_ln41_15_fu_4354_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                l1_channel_idx_load_reg_14252 <= l1_channel_idx;
                tmp_data_V_1_reg_14241 <= in_r_TDATA;
                trunc_ln39_1_reg_14261 <= trunc_ln39_1_fu_3876_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                l1_iteration <= select_ln224_fu_3777_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (icmp_ln127_reg_14223 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                l1_read_col_offset <= select_ln147_fu_4525_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (or_ln224_fu_7997_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001))) then
                l1_read_row_offset <= select_ln224_1_fu_8002_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then
                l1_read_row_offset_l_reg_14750 <= l1_read_row_offset;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                l1_stripes_0_0_load_1_reg_14889 <= l1_stripes_0_0_q1;
                l1_stripes_0_0_load_reg_14766 <= l1_stripes_0_0_q0;
                l1_stripes_0_1_load_1_reg_14896 <= l1_stripes_0_1_q1;
                l1_stripes_0_1_load_reg_14772 <= l1_stripes_0_1_q0;
                l1_stripes_0_2_load_1_reg_14903 <= l1_stripes_0_2_q1;
                l1_stripes_0_2_load_reg_14778 <= l1_stripes_0_2_q0;
                l1_stripes_0_3_load_1_reg_14910 <= l1_stripes_0_3_q1;
                l1_stripes_0_3_load_reg_14784 <= l1_stripes_0_3_q0;
                l1_stripes_0_4_load_1_reg_14917 <= l1_stripes_0_4_q1;
                l1_stripes_0_4_load_reg_14790 <= l1_stripes_0_4_q0;
                l1_stripes_0_5_load_1_reg_14924 <= l1_stripes_0_5_q1;
                l1_stripes_0_5_load_reg_14796 <= l1_stripes_0_5_q0;
                l1_stripes_1_0_load_1_reg_14931 <= l1_stripes_1_0_q1;
                l1_stripes_1_0_load_reg_14802 <= l1_stripes_1_0_q0;
                l1_stripes_1_1_load_1_reg_14938 <= l1_stripes_1_1_q1;
                l1_stripes_1_1_load_reg_14808 <= l1_stripes_1_1_q0;
                l1_stripes_1_2_load_1_reg_14945 <= l1_stripes_1_2_q1;
                l1_stripes_1_2_load_reg_14814 <= l1_stripes_1_2_q0;
                l1_stripes_1_3_load_1_reg_14952 <= l1_stripes_1_3_q1;
                l1_stripes_1_3_load_reg_14820 <= l1_stripes_1_3_q0;
                l1_stripes_1_4_load_1_reg_14959 <= l1_stripes_1_4_q1;
                l1_stripes_1_4_load_reg_14826 <= l1_stripes_1_4_q0;
                l1_stripes_1_5_load_1_reg_14966 <= l1_stripes_1_5_q1;
                l1_stripes_1_5_load_reg_14832 <= l1_stripes_1_5_q0;
                l1_stripes_2_0_load_2_reg_15063 <= l1_stripes_2_0_q1;
                l1_stripes_2_0_load_reg_14847 <= l1_stripes_2_0_q0;
                l1_stripes_2_1_load_2_reg_15070 <= l1_stripes_2_1_q1;
                l1_stripes_2_1_load_reg_14854 <= l1_stripes_2_1_q0;
                l1_stripes_2_2_load_2_reg_15077 <= l1_stripes_2_2_q1;
                l1_stripes_2_2_load_reg_14861 <= l1_stripes_2_2_q0;
                l1_stripes_2_3_load_2_reg_15084 <= l1_stripes_2_3_q1;
                l1_stripes_2_3_load_reg_14868 <= l1_stripes_2_3_q0;
                l1_stripes_2_4_load_2_reg_15091 <= l1_stripes_2_4_q1;
                l1_stripes_2_4_load_reg_14875 <= l1_stripes_2_4_q0;
                l1_stripes_2_5_load_2_reg_15098 <= l1_stripes_2_5_q1;
                l1_stripes_2_5_load_reg_14882 <= l1_stripes_2_5_q0;
                tmp_6_reg_14838 <= grp_fu_3488_p8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                l1_stripes_0_0_load_2_reg_15219 <= l1_stripes_0_0_q0;
                l1_stripes_0_1_load_2_reg_15225 <= l1_stripes_0_1_q0;
                l1_stripes_0_2_load_2_reg_15231 <= l1_stripes_0_2_q0;
                l1_stripes_0_3_load_2_reg_15237 <= l1_stripes_0_3_q0;
                l1_stripes_0_4_load_2_reg_15243 <= l1_stripes_0_4_q0;
                l1_stripes_0_5_load_2_reg_15249 <= l1_stripes_0_5_q0;
                l1_stripes_1_0_load_2_reg_15260 <= l1_stripes_1_0_q0;
                l1_stripes_1_1_load_2_reg_15266 <= l1_stripes_1_1_q0;
                l1_stripes_1_2_load_2_reg_15272 <= l1_stripes_1_2_q0;
                l1_stripes_1_3_load_2_reg_15278 <= l1_stripes_1_3_q0;
                l1_stripes_1_4_load_2_reg_15284 <= l1_stripes_1_4_q0;
                l1_stripes_1_5_load_2_reg_15290 <= l1_stripes_1_5_q0;
                l1_stripes_2_0_load_1_reg_15162 <= l1_stripes_2_0_q0;
                l1_stripes_2_1_load_1_reg_15168 <= l1_stripes_2_1_q0;
                l1_stripes_2_2_load_1_reg_15174 <= l1_stripes_2_2_q0;
                l1_stripes_2_3_load_1_reg_15180 <= l1_stripes_2_3_q0;
                l1_stripes_2_4_load_1_reg_15186 <= l1_stripes_2_4_q0;
                l1_stripes_2_5_load_1_reg_15192 <= l1_stripes_2_5_q0;
                tmp_35_reg_15296 <= grp_fu_3488_p8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_phi_mux_l1_write_col_offset_1_phi_fu_3157_p8 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                l1_write_col_offset <= ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3170;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                l1_write_col_offset_s_reg_14235 <= l1_write_col_offset;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001))) then
                l2_iteration <= select_ln232_fu_7698_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                l2_kernel_sums_0 <= select_ln185_fu_13038_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                l2_kernel_sums_1 <= select_ln185_1_fu_13216_p3;
                l2_kernel_sums_6 <= select_ln185_6_fu_13223_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                l2_kernel_sums_2 <= select_ln185_2_fu_13666_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                l2_kernel_sums_3 <= select_ln185_3_fu_13451_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                l2_kernel_sums_4 <= select_ln185_4_fu_13557_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                l2_kernel_sums_5 <= select_ln185_5_fu_13355_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                l2_kernel_sums_7 <= select_ln185_7_fu_13718_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3347_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                l2_maxes_0 <= ap_phi_mux_l2_maxes_0_new_1_phi_fu_3358_p4;
                l2_maxes_1 <= ap_phi_mux_l2_maxes_1_new_1_phi_fu_3369_p4;
                l2_maxes_2 <= ap_phi_mux_l2_maxes_2_new_1_phi_fu_3380_p4;
                l2_maxes_3 <= ap_phi_mux_l2_maxes_3_new_1_phi_fu_3391_p4;
                l2_maxes_4 <= ap_phi_mux_l2_maxes_4_new_1_phi_fu_3402_p4;
                l2_maxes_5 <= ap_phi_mux_l2_maxes_5_new_1_phi_fu_3413_p4;
                l2_maxes_6 <= ap_phi_mux_l2_maxes_6_new_1_phi_fu_3424_p4;
                l2_maxes_7 <= ap_phi_mux_l2_maxes_7_new_1_phi_fu_3435_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln194_fu_7648_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln159_fu_7570_p2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001))) then
                l2_read_col_offset <= select_ln211_fu_7672_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (or_ln232_fu_13936_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                l2_read_row_offset <= select_ln232_1_fu_13941_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001))) then
                l2_read_row_offset_l_reg_16132 <= l2_read_row_offset;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001))) then
                l2_stripes_0_0_load_1_reg_16321 <= l2_stripes_0_0_q1;
                l2_stripes_0_0_load_reg_16179 <= l2_stripes_0_0_q0;
                l2_stripes_0_1_load_1_reg_16327 <= l2_stripes_0_1_q1;
                l2_stripes_0_1_load_reg_16184 <= l2_stripes_0_1_q0;
                l2_stripes_0_2_load_1_reg_16333 <= l2_stripes_0_2_q1;
                l2_stripes_0_2_load_reg_16189 <= l2_stripes_0_2_q0;
                l2_stripes_0_3_load_1_reg_16339 <= l2_stripes_0_3_q1;
                l2_stripes_0_3_load_reg_16194 <= l2_stripes_0_3_q0;
                l2_stripes_0_4_load_1_reg_16345 <= l2_stripes_0_4_q1;
                l2_stripes_0_4_load_reg_16199 <= l2_stripes_0_4_q0;
                l2_stripes_0_5_load_1_reg_16351 <= l2_stripes_0_5_q1;
                l2_stripes_0_5_load_reg_16204 <= l2_stripes_0_5_q0;
                l2_stripes_2_0_load_1_reg_16279 <= l2_stripes_2_0_q1;
                l2_stripes_2_0_load_reg_16149 <= l2_stripes_2_0_q0;
                l2_stripes_2_1_load_1_reg_16286 <= l2_stripes_2_1_q1;
                l2_stripes_2_1_load_reg_16154 <= l2_stripes_2_1_q0;
                l2_stripes_2_2_load_1_reg_16293 <= l2_stripes_2_2_q1;
                l2_stripes_2_2_load_reg_16159 <= l2_stripes_2_2_q0;
                l2_stripes_2_3_load_1_reg_16300 <= l2_stripes_2_3_q1;
                l2_stripes_2_3_load_reg_16164 <= l2_stripes_2_3_q0;
                l2_stripes_2_4_load_1_reg_16307 <= l2_stripes_2_4_q1;
                l2_stripes_2_4_load_reg_16169 <= l2_stripes_2_4_q0;
                l2_stripes_2_5_load_1_reg_16314 <= l2_stripes_2_5_q1;
                l2_stripes_2_5_load_reg_16174 <= l2_stripes_2_5_q0;
                select_ln161_reg_16209 <= grp_fu_3539_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001))) then
                l2_stripes_0_0_load_2_reg_16801 <= l2_stripes_0_0_q0;
                l2_stripes_0_1_load_2_reg_16808 <= l2_stripes_0_1_q0;
                l2_stripes_0_2_load_2_reg_16815 <= l2_stripes_0_2_q0;
                l2_stripes_0_3_load_2_reg_16822 <= l2_stripes_0_3_q0;
                l2_stripes_0_4_load_2_reg_16829 <= l2_stripes_0_4_q0;
                l2_stripes_0_5_load_2_reg_16836 <= l2_stripes_0_5_q0;
                l2_stripes_1_0_load_1_reg_16723 <= l2_stripes_1_0_q1;
                l2_stripes_1_0_load_reg_16616 <= l2_stripes_1_0_q0;
                l2_stripes_1_1_load_1_reg_16730 <= l2_stripes_1_1_q1;
                l2_stripes_1_1_load_reg_16625 <= l2_stripes_1_1_q0;
                l2_stripes_1_2_load_1_reg_16737 <= l2_stripes_1_2_q1;
                l2_stripes_1_2_load_reg_16634 <= l2_stripes_1_2_q0;
                l2_stripes_1_3_load_1_reg_16744 <= l2_stripes_1_3_q1;
                l2_stripes_1_3_load_reg_16643 <= l2_stripes_1_3_q0;
                l2_stripes_1_4_load_1_reg_16751 <= l2_stripes_1_4_q1;
                l2_stripes_1_4_load_reg_16652 <= l2_stripes_1_4_q0;
                l2_stripes_1_5_load_1_reg_16758 <= l2_stripes_1_5_q1;
                l2_stripes_1_5_load_reg_16661 <= l2_stripes_1_5_q0;
                l2_stripes_2_0_load_2_reg_16765 <= l2_stripes_2_0_q0;
                l2_stripes_2_1_load_2_reg_16771 <= l2_stripes_2_1_q0;
                l2_stripes_2_2_load_2_reg_16777 <= l2_stripes_2_2_q0;
                l2_stripes_2_3_load_2_reg_16783 <= l2_stripes_2_3_q0;
                l2_stripes_2_4_load_2_reg_16789 <= l2_stripes_2_4_q0;
                l2_stripes_2_5_load_2_reg_16795 <= l2_stripes_2_5_q0;
                l2_stripes_3_0_load_1_reg_16681 <= l2_stripes_3_0_q1;
                l2_stripes_3_0_load_reg_16568 <= l2_stripes_3_0_q0;
                l2_stripes_3_1_load_1_reg_16688 <= l2_stripes_3_1_q1;
                l2_stripes_3_1_load_reg_16576 <= l2_stripes_3_1_q0;
                l2_stripes_3_2_load_1_reg_16695 <= l2_stripes_3_2_q1;
                l2_stripes_3_2_load_reg_16584 <= l2_stripes_3_2_q0;
                l2_stripes_3_3_load_1_reg_16702 <= l2_stripes_3_3_q1;
                l2_stripes_3_3_load_reg_16592 <= l2_stripes_3_3_q0;
                l2_stripes_3_4_load_1_reg_16709 <= l2_stripes_3_4_q1;
                l2_stripes_3_4_load_reg_16600 <= l2_stripes_3_4_q0;
                l2_stripes_3_5_load_1_reg_16716 <= l2_stripes_3_5_q1;
                l2_stripes_3_5_load_reg_16608 <= l2_stripes_3_5_q0;
                select_ln161_4_reg_16843 <= grp_fu_3539_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                l2_stripes_1_0_load_2_reg_17032 <= l2_stripes_1_0_q0;
                l2_stripes_1_1_load_2_reg_17040 <= l2_stripes_1_1_q0;
                l2_stripes_1_2_load_2_reg_17048 <= l2_stripes_1_2_q0;
                l2_stripes_1_3_load_2_reg_17056 <= l2_stripes_1_3_q0;
                l2_stripes_1_4_load_2_reg_17064 <= l2_stripes_1_4_q0;
                l2_stripes_1_5_load_2_reg_17072 <= l2_stripes_1_5_q0;
                l2_stripes_3_0_load_2_reg_16990 <= l2_stripes_3_0_q0;
                l2_stripes_3_1_load_2_reg_16997 <= l2_stripes_3_1_q0;
                l2_stripes_3_2_load_2_reg_17004 <= l2_stripes_3_2_q0;
                l2_stripes_3_3_load_2_reg_17011 <= l2_stripes_3_3_q0;
                l2_stripes_3_4_load_2_reg_17018 <= l2_stripes_3_4_q0;
                l2_stripes_3_5_load_2_reg_17025 <= l2_stripes_3_5_q0;
                tmp_160_reg_17096 <= grp_fu_3580_p8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (icmp_ln127_reg_14223 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then
                l2_write_col_offset <= select_ln136_fu_7416_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (or_ln224_1_fu_8009_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001))) then
                l2_write_row_offset <= select_ln224_2_fu_8014_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then
                l2_write_row_offset_2_reg_15678 <= l2_write_row_offset;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then
                mul_ln179_10_reg_16980 <= mul_ln179_10_fu_14054_p2;
                mul_ln179_11_reg_16985 <= mul_ln179_11_fu_14060_p2;
                mul_ln179_26_reg_17091 <= mul_ln179_26_fu_14066_p2;
                select_ln161_1_reg_16958 <= select_ln161_1_fu_8055_p3;
                    zext_ln179_113_reg_17080(7 downto 0) <= zext_ln179_113_fu_8084_p1(7 downto 0);
                    zext_ln179_46_reg_16974(7 downto 0) <= zext_ln179_46_fu_8067_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001))) then
                mul_ln179_14_reg_16935 <= mul_ln179_14_fu_14048_p2;
                mul_ln179_2_reg_16563 <= mul_ln179_2_fu_14036_p2;
                mul_ln179_6_reg_16676 <= mul_ln179_6_fu_14042_p2;
                select_ln161_10_reg_16940 <= select_ln161_10_fu_7984_p3;
                select_ln161_6_reg_16913 <= select_ln161_6_fu_7968_p3;
                    select_ln179_53_reg_16924(1) <= select_ln179_53_fu_7973_p3(1);
                    zext_ln179_1_reg_16553(7 downto 0) <= zext_ln179_1_fu_7942_p1(7 downto 0);
                    zext_ln179_28_reg_16670(7 downto 0) <= zext_ln179_28_fu_7965_p1(7 downto 0);
                    zext_ln179_72_reg_16929(7 downto 0) <= zext_ln179_72_fu_7980_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22_11001))) then
                mul_ln179_15_reg_17191 <= mul_ln179_15_fu_14090_p2;
                mul_ln179_17_reg_17196 <= mul_ln179_17_fu_14096_p2;
                mul_ln179_20_reg_17207 <= mul_ln179_20_fu_14102_p2;
                select_ln161_11_reg_17212 <= select_ln161_11_fu_8278_p3;
                    zext_ln179_112_reg_17201(7 downto 0) <= zext_ln179_112_fu_8253_p1(7 downto 0);
                    zext_ln179_79_reg_17185(7 downto 0) <= zext_ln179_79_fu_8226_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (trunc_ln159_1_reg_15754 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24_11001))) then
                mul_ln179_18_reg_17306 <= mul_ln179_18_fu_8419_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (trunc_ln159_1_reg_15754 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22_11001))) then
                mul_ln179_1_reg_17180 <= mul_ln179_1_fu_8221_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then
                mul_ln179_21_reg_17239 <= mul_ln179_21_fu_14108_p2;
                mul_ln179_28_reg_17257 <= mul_ln179_28_fu_14113_p2;
                mul_ln179_29_reg_17262 <= mul_ln179_29_fu_14119_p2;
                select_ln161_8_reg_17228 <= select_ln161_8_fu_8312_p3;
                    zext_ln179_125_reg_17244(7 downto 0) <= zext_ln179_125_fu_8326_p1(7 downto 0);
                    zext_ln179_126_reg_17250(7 downto 0) <= zext_ln179_126_fu_8329_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln159_reg_15943) and (trunc_ln159_1_reg_15754 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then
                mul_ln179_7_reg_16969 <= mul_ln179_7_fu_8062_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (trunc_ln159_1_reg_15754 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then
                mul_ln179_9_reg_17223 <= mul_ln179_9_fu_8285_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (trunc_ln159_1_reg_15754 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001))) then
                mul_ln179_reg_16558 <= mul_ln179_fu_7945_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                reg_3693 <= grp_fu_3471_p8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                reg_3697 <= grp_fu_3624_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23_11001))) then
                select_ln161_28_reg_17267 <= grp_fu_3653_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001))) then
                select_ln161_2_reg_16357 <= select_ln161_2_fu_7820_p3;
                select_ln169_1_reg_16505 <= select_ln169_1_fu_7885_p3;
                select_ln169_2_reg_16529 <= select_ln169_2_fu_7934_p3;
                select_ln169_reg_16137 <= select_ln169_fu_7774_p3;
                    zext_ln179_35_reg_16429(16 downto 0) <= zext_ln179_35_fu_7832_p1(16 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                select_ln41_12_reg_14529 <= select_ln41_12_fu_4394_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then
                select_ln79_1_reg_15105 <= select_ln79_1_fu_4624_p3;
                select_ln79_2_reg_15118 <= select_ln79_2_fu_4671_p3;
                select_ln79_reg_14755 <= select_ln79_fu_4577_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (trunc_ln159_1_reg_15754 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25_11001))) then
                sub_ln179_117_reg_17436 <= sub_ln179_117_fu_9180_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln159_reg_15943) and (trunc_ln159_1_reg_15754 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    sub_ln179_23_reg_17750(12 downto 2) <= sub_ln179_23_fu_11619_p2(12 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln159_reg_15943) and (trunc_ln159_1_reg_15754 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001))) then
                tmp_146_reg_16519 <= grp_fu_3546_p8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (trunc_ln159_1_reg_15754 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001))) then
                tmp_147_reg_16524 <= grp_fu_3563_p8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_logic_1 = ap_ce) and (trunc_ln159_1_reg_15754 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                tmp_162_reg_17102 <= grp_fu_3591_p8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_lv1_1 = and_ln159_reg_15943) and (trunc_ln159_1_reg_15754 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25_11001))) then
                tmp_163_reg_17441 <= grp_fu_3682_p8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then
                    zext_ln92_4_reg_14629(15 downto 0) <= zext_ln92_4_fu_4481_p1(15 downto 0);
                    zext_ln92_8_reg_14699(15 downto 0) <= zext_ln92_8_fu_4503_p1(15 downto 0);
            end if;
        end if;
    end process;
    zext_ln92_4_reg_14629(63 downto 16) <= "000000000000000000000000000000000000000000000000";
    zext_ln92_8_reg_14699(63 downto 16) <= "000000000000000000000000000000000000000000000000";
    sub_ln92_1_reg_15131(0) <= '0';
    add_ln92_2_reg_15141(1 downto 0) <= "00";
    zext_ln92_32_reg_15152(2 downto 0) <= "000";
    zext_ln92_32_reg_15152(11) <= '0';
    sub_ln92_17_reg_15204(1 downto 0) <= "00";
    add_ln92_4_reg_15209(0) <= '0';
    add_ln92_8_reg_15255(0) <= '0';
    zext_ln92_55_reg_15315(12 downto 8) <= "00000";
    zext_ln92_56_reg_15320(2 downto 0) <= "000";
    zext_ln92_56_reg_15320(14 downto 11) <= "0000";
    zext_ln92_103_reg_15425(12 downto 8) <= "00000";
    shl_ln92_49_reg_15431(2 downto 0) <= "000";
    sub_ln92_48_reg_15436(2 downto 0) <= "000";
    zext_ln92_108_reg_15447(12 downto 8) <= "00000";
    zext_ln92_60_reg_15465(12 downto 8) <= "00000";
    shl_ln92_34_reg_15470(1 downto 0) <= "00";
    add_ln92_26_reg_15475(0) <= '0';
    sub_ln92_35_reg_15485(0) <= '0';
    zext_ln92_92_reg_15490(3 downto 0) <= "0000";
    zext_ln92_92_reg_15490(12) <= '0';
    add_ln92_39_reg_15544(0) <= '0';
    zext_ln92_121_reg_15570(0) <= '0';
    zext_ln92_121_reg_15570(12 downto 9) <= "0000";
    shl_ln92_57_reg_15575(3 downto 0) <= "0000";
    shl_ln92_59_reg_15586(0) <= '0';
    shl_ln92_67_reg_15626(1 downto 0) <= "00";
    sub_ln92_59_reg_15646(0) <= '0';
    zext_ln131_reg_15708(63 downto 16) <= "000000000000000000000000000000000000000000000000";
    zext_ln168_reg_15955(16) <= '0';
    zext_ln179_reg_15960(63 downto 16) <= "000000000000000000000000000000000000000000000000";
    zext_ln179_18_reg_16036(63 downto 17) <= "00000000000000000000000000000000000000000000000";
    zext_ln179_35_reg_16429(63 downto 17) <= "00000000000000000000000000000000000000000000000";
    zext_ln179_1_reg_16553(12 downto 8) <= "00000";
    zext_ln179_28_reg_16670(12 downto 8) <= "00000";
    select_ln179_53_reg_16924(0) <= '1';
    select_ln179_53_reg_16924(12 downto 2) <= "11111111100";
    zext_ln179_72_reg_16929(12 downto 8) <= "00000";
    zext_ln179_46_reg_16974(12 downto 8) <= "00000";
    zext_ln179_113_reg_17080(11 downto 8) <= "0000";
    zext_ln179_10_reg_17107(11 downto 8) <= "0000";
    zext_ln179_139_reg_17154(12 downto 8) <= "00000";
    zext_ln179_180_reg_17165(12 downto 8) <= "00000";
    zext_ln179_79_reg_17185(12 downto 8) <= "00000";
    zext_ln179_112_reg_17201(12 downto 8) <= "00000";
    zext_ln179_125_reg_17244(12 downto 8) <= "00000";
    zext_ln179_126_reg_17250(11 downto 8) <= "0000";
    shl_ln179_15_reg_17285(3 downto 0) <= "0000";
    shl_ln179_17_reg_17290(1 downto 0) <= "00";
    zext_ln179_93_reg_17295(11 downto 8) <= "0000";
    zext_ln179_97_reg_17301(12 downto 8) <= "00000";
    zext_ln179_220_reg_17328(12 downto 8) <= "00000";
    zext_ln179_61_reg_17363(12 downto 8) <= "00000";
    zext_ln179_69_reg_17376(3 downto 0) <= "0000";
    zext_ln179_69_reg_17376(12) <= '0';
    zext_ln179_71_reg_17381(2 downto 0) <= "000";
    zext_ln179_71_reg_17381(11) <= '0';
    shl_ln179_19_reg_17389(0) <= '0';
    select_ln179_97_reg_17411(0) <= '1';
    select_ln179_97_reg_17411(3 downto 2) <= "01";
    sub_ln179_85_reg_17431(0) <= '0';
    shl_ln179_46_reg_17457(0) <= '0';
    add_ln179_56_reg_17514(0) <= '0';
    sub_ln179_reg_17549(0) <= '0';
    zext_ln179_32_reg_17559(11 downto 8) <= "0000";
    shl_ln179_12_reg_17565(0) <= '0';
    zext_ln179_204_reg_17598(12 downto 8) <= "00000";
    sub_ln179_121_reg_17603(2 downto 0) <= "000";
    select_ln179_140_reg_17643(2 downto 0) <= "011";
    sext_ln179_6_reg_17715(2 downto 0) <= "000";
    zext_ln179_14_reg_17720(0) <= '0';
    zext_ln179_14_reg_17720(12 downto 9) <= "0000";
    sub_ln179_10_reg_17725(0) <= '0';
    select_ln179_18_reg_17730(0) <= '0';
    shl_ln179_6_reg_17740(0) <= '0';
    sext_ln179_26_reg_17745(0) <= '0';
    sub_ln179_23_reg_17750(1 downto 0) <= "00";
    select_ln179_48_reg_17760(0) <= '0';
    shl_ln179_18_reg_17765(2 downto 0) <= "000";
    shl_ln179_70_reg_17805(0) <= '0';
    zext_ln179_9_reg_17875(12 downto 8) <= "00000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage8_subdone, ap_block_pp0_stage26_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_reset_idle_pp0, ap_reset_start_pp0, ap_block_pp0_stage9_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage12_subdone, ap_block_pp0_stage13_subdone, ap_block_pp0_stage14_subdone, ap_block_pp0_stage15_subdone, ap_block_pp0_stage16_subdone, ap_block_pp0_stage17_subdone, ap_block_pp0_stage18_subdone, ap_block_pp0_stage19_subdone, ap_block_pp0_stage20_subdone, ap_block_pp0_stage21_subdone, ap_block_pp0_stage22_subdone, ap_block_pp0_stage23_subdone, ap_block_pp0_stage24_subdone, ap_block_pp0_stage25_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage8_subdone) and (ap_reset_start_pp0 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage8_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                elsif ((((ap_const_boolean_0 = ap_block_pp0_stage8_subdone) and (ap_reset_start_pp0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when ap_ST_fsm_pp0_stage16 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage16_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                end if;
            when ap_ST_fsm_pp0_stage17 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage17_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                end if;
            when ap_ST_fsm_pp0_stage18 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage18_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                end if;
            when ap_ST_fsm_pp0_stage19 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage19_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage20;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
                end if;
            when ap_ST_fsm_pp0_stage20 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage20_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage21;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage20;
                end if;
            when ap_ST_fsm_pp0_stage21 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage21_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage22;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage21;
                end if;
            when ap_ST_fsm_pp0_stage22 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage22_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage23;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage22;
                end if;
            when ap_ST_fsm_pp0_stage23 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage23_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage24;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage23;
                end if;
            when ap_ST_fsm_pp0_stage24 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage24_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage25;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage24;
                end if;
            when ap_ST_fsm_pp0_stage25 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage25_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage26;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage25;
                end if;
            when ap_ST_fsm_pp0_stage26 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage26_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage26;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln135_fu_7404_p2 <= std_logic_vector(unsigned(l2_write_col_offset) + unsigned(ap_const_lv16_1));
    add_ln139_fu_7494_p2 <= std_logic_vector(unsigned(l2_write_row_offset_2_reg_15678) + unsigned(ap_const_lv8_1));
    add_ln146_fu_4513_p2 <= std_logic_vector(unsigned(l1_read_col_offset) + unsigned(ap_const_lv16_2));
    add_ln150_fu_7519_p2 <= std_logic_vector(unsigned(l1_read_row_offset_l_reg_14750) + unsigned(ap_const_lv8_2));
    add_ln168_1_fu_7855_p2 <= std_logic_vector(unsigned(l2_read_row_offset) + unsigned(select_ln168_fu_7848_p3));
    add_ln168_2_fu_7910_p2 <= std_logic_vector(unsigned(zext_ln168_3_fu_7902_p1) + unsigned(l2_read_row_offset));
    add_ln168_fu_7750_p2 <= std_logic_vector(unsigned(zext_ln168_1_fu_7740_p1) + unsigned(l2_read_row_offset));
    add_ln169_1_fu_7879_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln171_1_fu_7873_p2));
    add_ln169_2_fu_7928_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln171_2_fu_7922_p2));
    add_ln169_fu_7768_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln171_fu_7762_p2));
    add_ln171_1_fu_7873_p2 <= std_logic_vector(unsigned(zext_ln168_2_fu_7747_p1) + unsigned(add_ln171_3_fu_7867_p2));
    add_ln171_2_fu_7922_p2 <= std_logic_vector(unsigned(trunc_ln168_fu_7743_p1) + unsigned(zext_ln168_4_fu_7906_p1));
    add_ln171_3_fu_7867_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(trunc_ln168_fu_7743_p1));
    add_ln171_fu_7762_p2 <= std_logic_vector(unsigned(trunc_ln168_fu_7743_p1) + unsigned(zext_ln168_2_fu_7747_p1));
    add_ln179_100_fu_9616_p2 <= std_logic_vector(signed(sext_ln179_71_fu_8724_p1) + signed(sext_ln179_56_fu_8541_p1));
    add_ln179_101_fu_13439_p2 <= std_logic_vector(unsigned(zext_ln179_5_fu_13375_p1) + unsigned(sext_ln179_196_fu_13436_p1));
    add_ln179_102_fu_13445_p2 <= std_logic_vector(signed(sext_ln179_64_fu_13393_p1) + signed(add_ln179_101_fu_13439_p2));
    add_ln179_103_fu_13520_p2 <= std_logic_vector(signed(sext_ln179_204_fu_13514_p1) + signed(sext_ln179_205_fu_13517_p1));
    add_ln179_104_fu_13530_p2 <= std_logic_vector(signed(sext_ln179_203_fu_13511_p1) + signed(sext_ln179_206_fu_13526_p1));
    add_ln179_105_fu_13536_p2 <= std_logic_vector(unsigned(add_ln179_95_reg_17663) + unsigned(add_ln179_104_fu_13530_p2));
    add_ln179_106_fu_11057_p2 <= std_logic_vector(signed(sext_ln179_143_fu_10568_p1) + signed(l2_kernel_sums_5));
    add_ln179_107_fu_11063_p2 <= std_logic_vector(signed(sext_ln179_132_fu_10429_p1) + signed(sext_ln179_155_fu_10811_p1));
    add_ln179_108_fu_11073_p2 <= std_logic_vector(unsigned(add_ln179_106_fu_11057_p2) + unsigned(sext_ln179_208_fu_11069_p1));
    add_ln179_109_fu_9622_p2 <= std_logic_vector(signed(sext_ln179_114_fu_9177_p1) + signed(sext_ln179_121_fu_9426_p1));
    add_ln179_10_fu_8891_p2 <= std_logic_vector(unsigned(zext_ln179_131_fu_8888_p1) + unsigned(zext_ln179_129_fu_8831_p1));
    add_ln179_110_fu_9632_p2 <= std_logic_vector(unsigned(zext_ln179_133_fu_8912_p1) + unsigned(select_ln179_66_fu_8738_p3));
    add_ln179_111_fu_9642_p2 <= std_logic_vector(signed(sext_ln179_81_fu_8765_p1) + signed(sext_ln179_210_fu_9638_p1));
    add_ln179_112_fu_9652_p2 <= std_logic_vector(signed(sext_ln179_209_fu_9628_p1) + signed(sext_ln179_211_fu_9648_p1));
    add_ln179_113_fu_11082_p2 <= std_logic_vector(unsigned(add_ln179_108_fu_11073_p2) + unsigned(sext_ln179_212_fu_11079_p1));
    add_ln179_114_fu_11088_p2 <= std_logic_vector(signed(sext_ln179_5_fu_9785_p1) + signed(sext_ln179_90_fu_10146_p1));
    add_ln179_115_fu_13176_p2 <= std_logic_vector(signed(sext_ln179_37_fu_13082_p1) + signed(sext_ln179_12_fu_13069_p1));
    add_ln179_116_fu_13182_p2 <= std_logic_vector(signed(sext_ln179_22_fu_13079_p1) + signed(add_ln179_115_fu_13176_p2));
    add_ln179_117_fu_13315_p2 <= std_logic_vector(signed(sext_ln179_213_fu_13309_p1) + signed(sext_ln179_214_fu_13312_p1));
    add_ln179_118_fu_12734_p2 <= std_logic_vector(signed(sext_ln179_46_fu_11988_p1) + signed(sext_ln179_30_fu_11651_p1));
    add_ln179_119_fu_12744_p2 <= std_logic_vector(signed(sext_ln179_207_fu_12730_p1) + signed(sext_ln179_57_fu_12121_p1));
    add_ln179_11_fu_12266_p2 <= std_logic_vector(unsigned(select_ln179_8_fu_11253_p3) + unsigned(select_ln179_1_fu_11186_p3));
    add_ln179_120_fu_12750_p2 <= std_logic_vector(unsigned(zext_ln179_91_fu_12226_p1) + unsigned(add_ln179_119_fu_12744_p2));
    add_ln179_121_fu_12760_p2 <= std_logic_vector(signed(sext_ln179_216_fu_12740_p1) + signed(sext_ln179_217_fu_12756_p1));
    add_ln179_122_fu_13328_p2 <= std_logic_vector(signed(sext_ln179_215_fu_13321_p1) + signed(sext_ln179_218_fu_13325_p1));
    add_ln179_123_fu_13334_p2 <= std_logic_vector(unsigned(add_ln179_113_reg_17668) + unsigned(add_ln179_122_fu_13328_p2));
    add_ln179_124_fu_11094_p2 <= std_logic_vector(signed(sext_ln179_157_fu_10867_p1) + signed(sext_ln179_145_fu_10602_p1));
    add_ln179_125_fu_11100_p2 <= std_logic_vector(signed(sext_ln179_123_fu_10238_p1) + signed(sext_ln179_134_fu_10461_p1));
    add_ln179_126_fu_11106_p2 <= std_logic_vector(unsigned(add_ln179_124_fu_11094_p2) + unsigned(add_ln179_125_fu_11100_p2));
    add_ln179_127_fu_11112_p2 <= std_logic_vector(signed(sext_ln179_83_fu_10015_p1) + signed(sext_ln179_115_fu_10212_p1));
    add_ln179_128_fu_11118_p2 <= std_logic_vector(unsigned(zext_ln179_123_fu_10172_p1) + unsigned(sext_ln179_96_fu_10176_p1));
    add_ln179_129_fu_11124_p2 <= std_logic_vector(signed(sext_ln179_72_fu_9852_p1) + signed(add_ln179_128_fu_11118_p2));
    add_ln179_12_fu_12276_p2 <= std_logic_vector(unsigned(l2_kernel_sums_1) + unsigned(sext_ln179_100_fu_12272_p1));
    add_ln179_130_fu_12807_p2 <= std_logic_vector(signed(sext_ln179_221_fu_12801_p1) + signed(sext_ln179_222_fu_12804_p1));
    add_ln179_131_fu_12817_p2 <= std_logic_vector(signed(sext_ln179_220_fu_12798_p1) + signed(sext_ln179_223_fu_12813_p1));
    add_ln179_132_fu_13188_p2 <= std_logic_vector(signed(sext_ln179_13_fu_13073_p1) + signed(sub_ln179_4_reg_17554));
    add_ln179_133_fu_12823_p2 <= std_logic_vector(signed(sext_ln179_24_fu_11515_p1) + signed(sext_ln179_31_fu_11672_p1));
    add_ln179_134_fu_13196_p2 <= std_logic_vector(unsigned(add_ln179_132_fu_13188_p2) + unsigned(sext_ln179_224_fu_13193_p1));
    add_ln179_135_fu_12829_p2 <= std_logic_vector(signed(sext_ln179_39_fu_11833_p1) + signed(sext_ln179_48_fu_12020_p1));
    add_ln179_136_fu_12839_p2 <= std_logic_vector(signed(sext_ln179_219_fu_12794_p1) + signed(sext_ln179_58_fu_12137_p1));
    add_ln179_137_fu_12845_p2 <= std_logic_vector(signed(sext_ln179_66_fu_12246_p1) + signed(add_ln179_136_fu_12839_p2));
    add_ln179_138_fu_12855_p2 <= std_logic_vector(signed(sext_ln179_225_fu_12835_p1) + signed(sext_ln179_226_fu_12851_p1));
    add_ln179_139_fu_13205_p2 <= std_logic_vector(unsigned(add_ln179_134_fu_13196_p2) + unsigned(sext_ln179_227_fu_13202_p1));
    add_ln179_13_fu_12282_p2 <= std_logic_vector(unsigned(select_ln179_23_fu_11576_p3) + unsigned(sext_ln179_16_fu_11413_p1));
    add_ln179_140_fu_13211_p2 <= std_logic_vector(unsigned(add_ln179_131_reg_17850) + unsigned(add_ln179_139_fu_13205_p2));
    add_ln179_141_fu_11148_p2 <= std_logic_vector(signed(sext_ln179_148_fu_10637_p1) + signed(l2_kernel_sums_7));
    add_ln179_142_fu_8451_p2 <= std_logic_vector(signed(sext_ln179_97_fu_8435_p1) + signed(sext_ln179_135_fu_8438_p1));
    add_ln179_143_fu_11157_p2 <= std_logic_vector(signed(sext_ln179_158_fu_10920_p1) + signed(sext_ln179_230_fu_11154_p1));
    add_ln179_144_fu_11167_p2 <= std_logic_vector(unsigned(add_ln179_141_fu_11148_p2) + unsigned(sext_ln179_231_fu_11163_p1));
    add_ln179_145_fu_13712_p2 <= std_logic_vector(unsigned(add_ln179_150_fu_13682_p2) + unsigned(sext_ln179_240_fu_13708_p1));
    add_ln179_146_fu_11173_p2 <= std_logic_vector(signed(sext_ln179_49_fu_9849_p1) + signed(sext_ln179_84_fu_10019_p1));
    add_ln179_148_fu_12864_p2 <= std_logic_vector(unsigned(zext_ln179_55_fu_11844_p1) + unsigned(add_ln179_147_reg_17346));
    add_ln179_149_fu_12873_p2 <= std_logic_vector(signed(sext_ln179_232_fu_12861_p1) + signed(sext_ln179_233_fu_12869_p1));
    add_ln179_14_fu_12292_p2 <= std_logic_vector(signed(sext_ln179_41_fu_11896_p1) + signed(sext_ln179_33_fu_11737_p1));
    add_ln179_150_fu_13682_p2 <= std_logic_vector(unsigned(add_ln179_144_reg_17705) + unsigned(sext_ln179_234_fu_13679_p1));
    add_ln179_151_fu_12879_p2 <= std_logic_vector(unsigned(zext_ln179_164_fu_12317_p1) + unsigned(select_ln179_61_fu_12259_p3));
    add_ln179_152_fu_9658_p2 <= std_logic_vector(unsigned(select_ln179_21_fu_8457_p3) + unsigned(zext_ln179_163_fu_9465_p1));
    add_ln179_153_fu_9664_p2 <= std_logic_vector(signed(sext_ln179_117_fu_9212_p1) + signed(add_ln179_152_fu_9658_p2));
    add_ln179_154_fu_12892_p2 <= std_logic_vector(signed(sext_ln179_235_fu_12885_p1) + signed(sext_ln179_236_fu_12889_p1));
    add_ln179_155_fu_8216_p2 <= std_logic_vector(signed(mul_ln179_2_reg_16563) + signed(zext_ln179_124_fu_8162_p1));
    add_ln179_156_fu_13654_p2 <= std_logic_vector(signed(sext_ln179_229_fu_13650_p1) + signed(sext_ln179_14_fu_13577_p1));
    add_ln179_157_fu_13660_p2 <= std_logic_vector(unsigned(zext_ln179_45_fu_13580_p1) + unsigned(add_ln179_156_fu_13654_p2));
    add_ln179_158_fu_13696_p2 <= std_logic_vector(signed(sext_ln179_238_fu_13690_p1) + signed(sext_ln179_239_fu_13693_p1));
    add_ln179_159_fu_13702_p2 <= std_logic_vector(signed(sext_ln179_237_fu_13687_p1) + signed(add_ln179_158_fu_13696_p2));
    add_ln179_15_fu_12302_p2 <= std_logic_vector(signed(sext_ln179_101_fu_12288_p1) + signed(sext_ln179_102_fu_12298_p1));
    add_ln179_16_fu_12947_p2 <= std_logic_vector(unsigned(add_ln179_12_reg_17770) + unsigned(sext_ln179_103_fu_12944_p1));
    add_ln179_17_fu_9015_p2 <= std_logic_vector(unsigned(select_ln179_63_fu_8631_p3) + unsigned(sext_ln179_62_fu_8572_p1));
    add_ln179_18_fu_9025_p2 <= std_logic_vector(signed(sext_ln179_52_fu_8516_p1) + signed(sext_ln179_104_fu_9021_p1));
    add_ln179_19_fu_10182_p2 <= std_logic_vector(signed(sext_ln179_87_fu_10106_p1) + signed(sext_ln179_76_fu_9946_p1));
    add_ln179_1_fu_11417_p2 <= std_logic_vector(unsigned(zext_ln179_20_fu_11330_p1) + unsigned(zext_ln179_23_fu_11354_p1));
    add_ln179_20_fu_9031_p2 <= std_logic_vector(unsigned(select_ln179_93_fu_9008_p3) + unsigned(select_ln179_85_fu_8813_p3));
    add_ln179_21_fu_10195_p2 <= std_logic_vector(signed(sext_ln179_106_fu_10188_p1) + signed(sext_ln179_107_fu_10192_p1));
    add_ln179_22_fu_10201_p2 <= std_logic_vector(signed(sext_ln179_105_fu_10179_p1) + signed(add_ln179_21_fu_10195_p2));
    add_ln179_23_fu_12955_p2 <= std_logic_vector(unsigned(add_ln179_16_fu_12947_p2) + unsigned(sext_ln179_108_fu_12952_p1));
    add_ln179_24_fu_9102_p2 <= std_logic_vector(unsigned(zext_ln179_140_fu_9037_p1) + unsigned(zext_ln179_144_fu_9098_p1));
    add_ln179_25_fu_13105_p2 <= std_logic_vector(unsigned(zext_ln179_167_fu_13089_p1) + unsigned(zext_ln179_168_fu_13101_p1));
    add_ln179_26_fu_12452_p2 <= std_logic_vector(unsigned(zext_ln179_188_fu_12448_p1) + unsigned(zext_ln179_183_fu_12363_p1));
    add_ln179_27_fu_10519_p2 <= std_logic_vector(unsigned(zext_ln179_195_fu_10515_p1) + unsigned(zext_ln179_194_fu_10504_p1));
    add_ln179_28_fu_10850_p2 <= std_logic_vector(unsigned(zext_ln179_212_fu_10815_p1) + unsigned(zext_ln179_214_fu_10846_p1));
    add_ln179_29_fu_10903_p2 <= std_logic_vector(unsigned(zext_ln179_218_fu_10899_p1) + unsigned(zext_ln179_217_fu_10895_p1));
    add_ln179_2_fu_11634_p2 <= std_logic_vector(unsigned(zext_ln179_38_fu_11566_p1) + unsigned(zext_ln179_37_fu_11555_p1));
    add_ln179_30_fu_12494_p2 <= std_logic_vector(signed(sext_ln179_137_fu_12412_p1) + signed(l2_kernel_sums_0));
    add_ln179_31_fu_12500_p2 <= std_logic_vector(signed(sext_ln179_124_fu_12346_p1) + signed(sext_ln179_149_fu_12473_p1));
    add_ln179_32_fu_12510_p2 <= std_logic_vector(unsigned(add_ln179_30_fu_12494_p2) + unsigned(sext_ln179_160_fu_12506_p1));
    add_ln179_35_fu_10927_p2 <= std_logic_vector(signed(sext_ln179_74_fu_9904_p1) + signed(sext_ln179_162_fu_10924_p1));
    add_ln179_36_fu_12522_p2 <= std_logic_vector(signed(sext_ln179_161_fu_12516_p1) + signed(sext_ln179_163_fu_12519_p1));
    add_ln179_37_fu_12532_p2 <= std_logic_vector(unsigned(add_ln179_32_fu_12510_p2) + unsigned(sext_ln179_164_fu_12528_p1));
    add_ln179_38_fu_10933_p2 <= std_logic_vector(signed(sext_ln179_fu_9676_p1) + signed(sext_ln179_85_fu_10080_p1));
    add_ln179_39_fu_12541_p2 <= std_logic_vector(signed(sext_ln179_32_fu_11705_p1) + signed(zext_ln179_11_fu_11200_p1));
    add_ln179_3_fu_11676_p2 <= std_logic_vector(unsigned(zext_ln179_32_reg_17559) + unsigned(zext_ln179_37_fu_11555_p1));
    add_ln179_40_fu_12547_p2 <= std_logic_vector(signed(sext_ln179_15_fu_11382_p1) + signed(add_ln179_39_fu_12541_p2));
    add_ln179_41_fu_12557_p2 <= std_logic_vector(signed(sext_ln179_165_fu_12538_p1) + signed(sext_ln179_166_fu_12553_p1));
    add_ln179_43_fu_12566_p2 <= std_logic_vector(signed(sext_ln179_159_fu_12491_p1) + signed(sext_ln179_51_fu_12062_p1));
    add_ln179_44_fu_12576_p2 <= std_logic_vector(signed(sext_ln179_61_fu_12191_p1) + signed(sext_ln179_168_fu_12572_p1));
    add_ln179_45_fu_12582_p2 <= std_logic_vector(unsigned(zext_ln179_221_fu_12563_p1) + unsigned(add_ln179_44_fu_12576_p2));
    add_ln179_46_fu_12994_p2 <= std_logic_vector(signed(sext_ln179_167_fu_12988_p1) + signed(sext_ln179_169_fu_12991_p1));
    add_ln179_47_fu_13000_p2 <= std_logic_vector(unsigned(add_ln179_37_reg_17780) + unsigned(add_ln179_46_fu_12994_p2));
    add_ln179_48_fu_12595_p2 <= std_logic_vector(unsigned(select_ln179_124_fu_12484_p3) + unsigned(zext_ln179_186_fu_12430_p1));
    add_ln179_49_fu_13008_p2 <= std_logic_vector(signed(sext_ln179_170_fu_13005_p1) + signed(sub_ln179_92_fu_12982_p2));
    add_ln179_4_fu_7827_p2 <= std_logic_vector(unsigned(ap_const_lv17_2) + unsigned(zext_ln168_reg_15955));
    add_ln179_50_fu_13147_p2 <= std_logic_vector(signed(sext_ln179_125_fu_13140_p1) + signed(add_ln179_49_reg_17885));
    add_ln179_51_fu_13152_p2 <= std_logic_vector(signed(sext_ln179_171_fu_13144_p1) + signed(add_ln179_50_fu_13147_p2));
    add_ln179_52_fu_12608_p2 <= std_logic_vector(signed(sext_ln179_139_fu_12469_p1) + signed(l2_kernel_sums_2));
    add_ln179_53_fu_10939_p2 <= std_logic_vector(signed(sext_ln179_128_fu_10320_p1) + signed(sext_ln179_152_fu_10726_p1));
    add_ln179_54_fu_12617_p2 <= std_logic_vector(unsigned(add_ln179_52_fu_12608_p2) + unsigned(sext_ln179_174_fu_12614_p1));
    add_ln179_55_fu_9560_p2 <= std_logic_vector(signed(sext_ln179_110_fu_9084_p1) + signed(sext_ln179_118_fu_9303_p1));
    add_ln179_56_fu_9566_p2 <= std_logic_vector(signed(sext_ln179_92_fu_8858_p1) + signed(sext_ln179_69_fu_8673_p1));
    add_ln179_57_fu_10951_p2 <= std_logic_vector(signed(sext_ln179_77_fu_9963_p1) + signed(sext_ln179_176_fu_10948_p1));
    add_ln179_58_fu_10957_p2 <= std_logic_vector(signed(sext_ln179_175_fu_10945_p1) + signed(add_ln179_57_fu_10951_p2));
    add_ln179_59_fu_12626_p2 <= std_logic_vector(unsigned(add_ln179_54_fu_12617_p2) + unsigned(sext_ln179_177_fu_12623_p1));
    add_ln179_5_fu_11744_p2 <= std_logic_vector(unsigned(zext_ln179_50_fu_11741_p1) + unsigned(zext_ln179_49_fu_11720_p1));
    add_ln179_60_fu_10963_p2 <= std_logic_vector(unsigned(sub_ln179_2_fu_9728_p2) + unsigned(sext_ln179_88_fu_10127_p1));
    add_ln179_61_fu_12635_p2 <= std_logic_vector(signed(sext_ln179_35_fu_11765_p1) + signed(sext_ln179_8_fu_11284_p1));
    add_ln179_62_fu_12645_p2 <= std_logic_vector(signed(sext_ln179_18_fu_11444_p1) + signed(sext_ln179_179_fu_12641_p1));
    add_ln179_63_fu_12651_p2 <= std_logic_vector(signed(sext_ln179_178_fu_12632_p1) + signed(add_ln179_62_fu_12645_p2));
    add_ln179_64_fu_12657_p2 <= std_logic_vector(signed(sext_ln179_42_fu_11932_p1) + signed(sext_ln179_27_fu_11611_p1));
    add_ln179_65_fu_13499_p2 <= std_logic_vector(signed(sext_ln179_173_fu_13495_p1) + signed(sext_ln179_53_fu_13464_p1));
    add_ln179_66_fu_13505_p2 <= std_logic_vector(signed(sext_ln179_63_fu_13467_p1) + signed(add_ln179_65_fu_13499_p2));
    add_ln179_67_fu_13592_p2 <= std_logic_vector(signed(sext_ln179_181_fu_13586_p1) + signed(sext_ln179_182_fu_13589_p1));
    add_ln179_68_fu_13602_p2 <= std_logic_vector(signed(sext_ln179_180_fu_13583_p1) + signed(sext_ln179_183_fu_13598_p1));
    add_ln179_69_fu_13608_p2 <= std_logic_vector(unsigned(add_ln179_59_reg_17810) + unsigned(add_ln179_68_fu_13602_p2));
    add_ln179_6_fu_12104_p2 <= std_logic_vector(unsigned(zext_ln179_73_fu_12066_p1) + unsigned(zext_ln179_75_fu_12101_p1));
    add_ln179_70_fu_10976_p2 <= std_logic_vector(signed(sext_ln179_140_fu_10471_p1) + signed(l2_kernel_sums_3));
    add_ln179_71_fu_10982_p2 <= std_logic_vector(signed(sext_ln179_129_fu_10369_p1) + signed(sext_ln179_153_fu_10754_p1));
    add_ln179_72_fu_10992_p2 <= std_logic_vector(unsigned(add_ln179_70_fu_10976_p2) + unsigned(sext_ln179_184_fu_10988_p1));
    add_ln179_73_fu_9572_p2 <= std_logic_vector(unsigned(select_ln179_95_fu_9139_p3) + unsigned(sext_ln179_120_fu_9364_p1));
    add_ln179_74_fu_9578_p2 <= std_logic_vector(signed(sext_ln179_93_fu_8884_p1) + signed(zext_ln179_100_fu_8682_p1));
    add_ln179_75_fu_11004_p2 <= std_logic_vector(signed(sext_ln179_79_fu_9994_p1) + signed(sext_ln179_186_fu_11001_p1));
    add_ln179_76_fu_11014_p2 <= std_logic_vector(signed(sext_ln179_185_fu_10998_p1) + signed(sext_ln179_187_fu_11010_p1));
    add_ln179_77_fu_13400_p2 <= std_logic_vector(unsigned(add_ln179_72_reg_17648) + unsigned(sext_ln179_188_fu_13397_p1));
    add_ln179_78_fu_11020_p2 <= std_logic_vector(signed(sext_ln179_3_fu_9741_p1) + signed(sext_ln179_89_fu_10142_p1));
    add_ln179_79_fu_12663_p2 <= std_logic_vector(unsigned(sub_ln179_27_fu_11798_p2) + unsigned(sext_ln179_10_fu_11305_p1));
    add_ln179_7_fu_12209_p2 <= std_logic_vector(unsigned(zext_ln179_81_fu_12141_p1) + unsigned(zext_ln179_88_fu_12205_p1));
    add_ln179_80_fu_12673_p2 <= std_logic_vector(signed(sext_ln179_19_fu_11448_p1) + signed(sext_ln179_190_fu_12669_p1));
    add_ln179_81_fu_13411_p2 <= std_logic_vector(signed(sext_ln179_189_fu_13405_p1) + signed(sext_ln179_191_fu_13408_p1));
    add_ln179_82_fu_13290_p2 <= std_logic_vector(unsigned(select_ln179_41_fu_13283_p3) + unsigned(sext_ln179_28_fu_13261_p1));
    add_ln179_84_fu_12679_p2 <= std_logic_vector(unsigned(zext_ln179_89_fu_12222_p1) + unsigned(grp_fu_14187_p3));
    add_ln179_85_fu_13303_p2 <= std_logic_vector(signed(sext_ln179_192_fu_13296_p1) + signed(sext_ln179_193_fu_13300_p1));
    add_ln179_86_fu_13420_p2 <= std_logic_vector(unsigned(add_ln179_81_fu_13411_p2) + unsigned(sext_ln179_194_fu_13417_p1));
    add_ln179_87_fu_13430_p2 <= std_logic_vector(unsigned(add_ln179_77_fu_13400_p2) + unsigned(sext_ln179_195_fu_13426_p1));
    add_ln179_88_fu_11026_p2 <= std_logic_vector(signed(sext_ln179_154_fu_10769_p1) + signed(l2_kernel_sums_4));
    add_ln179_89_fu_11032_p2 <= std_logic_vector(signed(sext_ln179_131_fu_10412_p1) + signed(sext_ln179_141_fu_10536_p1));
    add_ln179_8_fu_8590_p2 <= std_logic_vector(unsigned(zext_ln179_93_reg_17295) + unsigned(zext_ln179_95_fu_8586_p1));
    add_ln179_90_fu_11042_p2 <= std_logic_vector(unsigned(add_ln179_88_fu_11026_p2) + unsigned(sext_ln179_197_fu_11038_p1));
    add_ln179_91_fu_9584_p2 <= std_logic_vector(unsigned(zext_ln179_120_fu_8786_p1) + unsigned(select_ln179_104_fu_9398_p3));
    add_ln179_92_fu_9594_p2 <= std_logic_vector(signed(sext_ln179_94_fu_8908_p1) + signed(sext_ln179_113_fu_9173_p1));
    add_ln179_93_fu_9600_p2 <= std_logic_vector(signed(sext_ln179_80_fu_8762_p1) + signed(add_ln179_92_fu_9594_p2));
    add_ln179_94_fu_9610_p2 <= std_logic_vector(signed(sext_ln179_198_fu_9590_p1) + signed(sext_ln179_199_fu_9606_p1));
    add_ln179_95_fu_11051_p2 <= std_logic_vector(unsigned(add_ln179_90_fu_11042_p2) + unsigned(sext_ln179_200_fu_11048_p1));
    add_ln179_96_fu_13014_p2 <= std_logic_vector(signed(sext_ln179_29_fu_12940_p1) + signed(sext_ln179_11_fu_12925_p1));
    add_ln179_97_fu_12717_p2 <= std_logic_vector(signed(sext_ln179_36_fu_11803_p1) + signed(sext_ln179_45_fu_11966_p1));
    add_ln179_98_fu_13164_p2 <= std_logic_vector(signed(sext_ln179_20_fu_13076_p1) + signed(sext_ln179_202_fu_13161_p1));
    add_ln179_99_fu_13170_p2 <= std_logic_vector(signed(sext_ln179_201_fu_13158_p1) + signed(add_ln179_98_fu_13164_p2));
    add_ln179_9_fu_10036_p2 <= std_logic_vector(unsigned(zext_ln179_113_reg_17080) + unsigned(zext_ln179_115_fu_10032_p1));
    add_ln179_fu_7626_p2 <= std_logic_vector(unsigned(ap_const_lv17_1) + unsigned(zext_ln168_fu_7606_p1));
    add_ln210_fu_7660_p2 <= std_logic_vector(unsigned(l2_read_col_offset) + unsigned(ap_const_lv16_2));
    add_ln214_fu_13731_p2 <= std_logic_vector(unsigned(l2_read_row_offset_l_reg_16132) + unsigned(ap_const_lv8_2));
    add_ln223_fu_3765_p2 <= std_logic_vector(unsigned(l1_iteration) + unsigned(ap_const_lv32_1));
    add_ln228_fu_7991_p2 <= std_logic_vector(unsigned(ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3313) + unsigned(ap_const_lv8_FF));
    add_ln231_fu_7686_p2 <= std_logic_vector(unsigned(l2_iteration) + unsigned(ap_const_lv32_1));
    add_ln40_1_fu_3970_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln41_1_fu_3909_p3));
    add_ln40_2_fu_4080_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln41_3_fu_4047_p3));
    add_ln40_3_fu_4137_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln41_5_reg_14439));
    add_ln40_4_fu_4174_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln41_7_fu_4162_p3));
    add_ln40_5_fu_4243_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln41_9_fu_4233_p3));
    add_ln40_6_fu_4267_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(select_ln41_11_fu_4255_p3));
    add_ln40_7_fu_4321_p2 <= std_logic_vector(unsigned(select_ln41_13_fu_4310_p3) + unsigned(ap_const_lv8_1));
    add_ln40_fu_3886_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(l1_channel_idx_load_reg_14252));
    add_ln44_1_fu_4035_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln41_reg_14270));
    add_ln44_2_fu_4104_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln41_2_reg_14423));
    add_ln44_3_fu_4148_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln41_4_fu_4109_p3));
    add_ln44_4_fu_4222_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln41_6_reg_14448));
    add_ln44_5_fu_4294_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln41_8_reg_14476));
    add_ln44_6_fu_4389_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(select_ln41_10_reg_14503));
    add_ln44_7_fu_4400_p2 <= std_logic_vector(unsigned(select_ln41_12_fu_4394_p3) + unsigned(ap_const_lv16_1));
    add_ln44_fu_3897_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(l1_write_col_offset_s_reg_14235));
    add_ln78_1_fu_4594_p2 <= std_logic_vector(unsigned(l1_read_row_offset) + unsigned(select_ln78_fu_4587_p3));
    add_ln78_2_fu_4647_p2 <= std_logic_vector(unsigned(zext_ln78_2_fu_4639_p1) + unsigned(l1_read_row_offset));
    add_ln78_fu_4553_p2 <= std_logic_vector(unsigned(zext_ln78_fu_4543_p1) + unsigned(l1_read_row_offset));
    add_ln79_1_fu_4618_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln81_1_fu_4612_p2));
    add_ln79_2_fu_4665_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln81_2_fu_4659_p2));
    add_ln79_fu_4571_p2 <= std_logic_vector(unsigned(ap_const_lv3_2) + unsigned(add_ln81_fu_4565_p2));
    add_ln81_1_fu_4612_p2 <= std_logic_vector(unsigned(zext_ln78_1_fu_4550_p1) + unsigned(add_ln81_3_fu_4606_p2));
    add_ln81_2_fu_4659_p2 <= std_logic_vector(unsigned(zext_ln78_3_fu_4643_p1) + unsigned(trunc_ln78_fu_4546_p1));
    add_ln81_3_fu_4606_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(trunc_ln78_fu_4546_p1));
    add_ln81_fu_4565_p2 <= std_logic_vector(unsigned(zext_ln78_1_fu_4550_p1) + unsigned(trunc_ln78_fu_4546_p1));
    add_ln85_1_fu_4475_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(add_ln85_fu_4447_p2));
    add_ln85_2_fu_4497_p2 <= std_logic_vector(unsigned(ap_const_lv16_2) + unsigned(add_ln85_fu_4447_p2));
    add_ln85_fu_4447_p2 <= std_logic_vector(unsigned(zext_ln70_fu_4444_p1) + unsigned(l1_read_col_offset));
    add_ln92_10_fu_5416_p2 <= std_logic_vector(unsigned(zext_ln92_43_fu_5369_p1) + unsigned(zext_ln92_45_fu_5403_p1));
    add_ln92_11_fu_5426_p2 <= std_logic_vector(unsigned(zext_ln92_46_fu_5412_p1) + unsigned(zext_ln92_47_fu_5422_p1));
    add_ln92_12_fu_5436_p2 <= std_logic_vector(unsigned(add_ln92_8_reg_15255) + unsigned(zext_ln92_48_fu_5432_p1));
    add_ln92_13_fu_5508_p2 <= std_logic_vector(unsigned(zext_ln92_11_fu_5273_p1) + unsigned(sext_ln92_1_fu_5263_p1));
    add_ln92_14_fu_5181_p2 <= std_logic_vector(signed(sext_ln92_9_fu_4995_p1) + signed(sub_ln92_72_fu_4870_p2));
    add_ln92_15_fu_5517_p2 <= std_logic_vector(unsigned(add_ln92_13_fu_5508_p2) + unsigned(sext_ln92_23_fu_5514_p1));
    add_ln92_16_fu_5527_p2 <= std_logic_vector(signed(sext_ln92_19_fu_5351_p1) + signed(sub_ln92_15_fu_5315_p2));
    add_ln92_18_fu_5540_p2 <= std_logic_vector(signed(sext_ln92_25_fu_5533_p1) + signed(sext_ln92_26_fu_5537_p1));
    add_ln92_19_fu_5550_p2 <= std_logic_vector(signed(sext_ln92_24_fu_5523_p1) + signed(sext_ln92_27_fu_5546_p1));
    add_ln92_1_fu_5031_p2 <= std_logic_vector(signed(sext_ln92_5_fu_4817_p1) + signed(sext_ln92_3_fu_4755_p1));
    add_ln92_21_fu_5575_p2 <= std_logic_vector(unsigned(sub_ln92_16_fu_5321_p2) + unsigned(sext_ln92_30_fu_5572_p1));
    add_ln92_22_fu_5598_p2 <= std_logic_vector(signed(sext_ln92_22_fu_5472_p1) + signed(sext_ln92_20_fu_5391_p1));
    add_ln92_23_fu_5257_p2 <= std_logic_vector(unsigned(zext_ln92_62_fu_5253_p1) + unsigned(sub_ln92_24_fu_5228_p2));
    add_ln92_24_fu_5796_p2 <= std_logic_vector(unsigned(add_ln92_22_reg_15352) + unsigned(sext_ln92_32_fu_5793_p1));
    add_ln92_26_fu_5971_p2 <= std_logic_vector(unsigned(zext_ln92_68_fu_5863_p1) + unsigned(zext_ln92_67_fu_5852_p1));
    add_ln92_27_fu_5977_p2 <= std_logic_vector(signed(sext_ln92_40_fu_5967_p1) + signed(sext_ln92_39_fu_5924_p1));
    add_ln92_28_fu_5987_p2 <= std_logic_vector(signed(sext_ln92_33_fu_5818_p1) + signed(sext_ln92_41_fu_5983_p1));
    add_ln92_29_fu_6450_p2 <= std_logic_vector(unsigned(zext_ln92_81_fu_6447_p1) + unsigned(add_ln92_28_reg_15480));
    add_ln92_2_fu_5037_p2 <= std_logic_vector(signed(sext_ln92_11_fu_5027_p1) + signed(sext_ln92_7_fu_4916_p1));
    add_ln92_30_fu_6239_p2 <= std_logic_vector(signed(sext_ln92_38_fu_5903_p1) + signed(sub_ln92_28_fu_5839_p2));
    add_ln92_32_fu_6248_p2 <= std_logic_vector(unsigned(add_ln92_30_fu_6239_p2) + unsigned(zext_ln92_107_fu_6245_p1));
    add_ln92_33_fu_6254_p2 <= std_logic_vector(unsigned(zext_ln92_94_fu_6115_p1) + unsigned(sext_ln92_44_fu_6083_p1));
    add_ln92_34_fu_6264_p2 <= std_logic_vector(unsigned(zext_ln92_76_fu_5928_p1) + unsigned(sub_ln92_49_fu_6234_p2));
    add_ln92_35_fu_6274_p2 <= std_logic_vector(signed(sext_ln92_49_fu_6178_p1) + signed(sext_ln92_55_fu_6270_p1));
    add_ln92_36_fu_6280_p2 <= std_logic_vector(signed(sext_ln92_54_fu_6260_p1) + signed(add_ln92_35_fu_6274_p2));
    add_ln92_37_fu_6535_p2 <= std_logic_vector(unsigned(add_ln92_32_reg_15500) + unsigned(sext_ln92_56_fu_6532_p1));
    add_ln92_38_fu_6540_p2 <= std_logic_vector(unsigned(zext_ln92_74_fu_6444_p1) + unsigned(sub_ln92_30_fu_6438_p2));
    add_ln92_39_fu_6546_p2 <= std_logic_vector(unsigned(zext_ln92_86_fu_6474_p1) + unsigned(sext_ln92_42_fu_6455_p1));
    add_ln92_3_fu_5283_p2 <= std_logic_vector(signed(sext_ln92_12_fu_5277_p1) + signed(sext_ln92_13_fu_5280_p1));
    add_ln92_40_fu_6997_p2 <= std_logic_vector(unsigned(add_ln92_38_reg_15539) + unsigned(sext_ln92_57_fu_6994_p1));
    add_ln92_41_fu_6552_p2 <= std_logic_vector(signed(sext_ln92_48_fu_6528_p1) + signed(sext_ln92_46_fu_6504_p1));
    add_ln92_43_fu_6561_p2 <= std_logic_vector(unsigned(add_ln92_41_fu_6552_p2) + unsigned(sext_ln92_58_fu_6558_p1));
    add_ln92_44_fu_7005_p2 <= std_logic_vector(unsigned(add_ln92_40_fu_6997_p2) + unsigned(sext_ln92_59_fu_7002_p1));
    add_ln92_46_fu_6312_p2 <= std_logic_vector(unsigned(sub_ln92_75_fu_6004_p2) + unsigned(sext_ln92_36_fu_5867_p1));
    add_ln92_47_fu_6322_p2 <= std_logic_vector(signed(sext_ln92_34_fu_5832_p1) + signed(sext_ln92_61_fu_6318_p1));
    add_ln92_48_fu_6332_p2 <= std_logic_vector(signed(grp_fu_13980_p3) + signed(sext_ln92_62_fu_6328_p1));
    add_ln92_49_fu_6337_p2 <= std_logic_vector(signed(sext_ln92_47_fu_6140_p1) + signed(sext_ln92_45_fu_6104_p1));
    add_ln92_4_fu_5141_p2 <= std_logic_vector(signed(sext_ln92_8_fu_4969_p1) + signed(sub_ln92_6_fu_4852_p2));
    add_ln92_50_fu_6347_p2 <= std_logic_vector(signed(sext_ln92_43_fu_6047_p1) + signed(sext_ln92_64_fu_6343_p1));
    add_ln92_53_fu_6359_p2 <= std_logic_vector(unsigned(add_ln92_50_fu_6347_p2) + unsigned(sext_ln92_66_fu_6356_p1));
    add_ln92_54_fu_6590_p2 <= std_logic_vector(signed(sext_ln92_63_fu_6584_p1) + signed(sext_ln92_67_fu_6587_p1));
    add_ln92_55_fu_6599_p2 <= std_logic_vector(unsigned(zext_ln92_22_fu_6596_p1) + unsigned(sub_ln92_50_fu_6578_p2));
    add_ln92_56_fu_6385_p2 <= std_logic_vector(unsigned(sub_ln92_45_fu_6203_p2) + unsigned(sub_ln92_42_fu_6134_p2));
    add_ln92_57_fu_6608_p2 <= std_logic_vector(unsigned(sub_ln92_39_fu_6493_p2) + unsigned(sext_ln92_68_fu_6605_p1));
    add_ln92_58_fu_6391_p2 <= std_logic_vector(unsigned(sub_ln92_52_fu_6307_p2) + unsigned(zext_ln92_105_fu_6228_p1));
    add_ln92_59_fu_6397_p2 <= std_logic_vector(unsigned(zext_ln92_104_fu_6225_p1) + unsigned(sub_ln92_78_fu_6379_p2));
    add_ln92_5_fu_5336_p2 <= std_logic_vector(signed(sext_ln92_16_fu_5330_p1) + signed(sext_ln92_15_reg_15157));
    add_ln92_60_fu_6407_p2 <= std_logic_vector(unsigned(add_ln92_58_fu_6391_p2) + unsigned(sext_ln92_69_fu_6403_p1));
    add_ln92_61_fu_7014_p2 <= std_logic_vector(unsigned(add_ln92_57_reg_15554) + unsigned(sext_ln92_70_fu_7011_p1));
    add_ln92_62_fu_7064_p2 <= std_logic_vector(unsigned(zext_ln92_119_fu_7060_p1) + unsigned(sub_ln92_54_fu_7030_p2));
    add_ln92_63_fu_7097_p2 <= std_logic_vector(signed(sext_ln92_74_fu_7093_p1) + signed(zext_ln92_121_reg_15570));
    add_ln92_64_fu_7106_p2 <= std_logic_vector(unsigned(sub_ln92_56_fu_7047_p2) + unsigned(sext_ln92_75_fu_7102_p1));
    add_ln92_65_fu_6790_p2 <= std_logic_vector(signed(sext_ln92_71_fu_6663_p1) + signed(sub_ln92_53_fu_6614_p2));
    add_ln92_66_fu_6796_p2 <= std_logic_vector(unsigned(sub_ln92_63_fu_6784_p2) + unsigned(zext_ln92_127_fu_6735_p1));
    add_ln92_67_fu_6806_p2 <= std_logic_vector(signed(sext_ln92_72_fu_6712_p1) + signed(sext_ln92_78_fu_6802_p1));
    add_ln92_68_fu_7132_p2 <= std_logic_vector(unsigned(add_ln92_65_reg_15591) + unsigned(sext_ln92_79_fu_7129_p1));
    add_ln92_69_fu_7275_p2 <= std_logic_vector(signed(sext_ln92_73_fu_7272_p1) + signed(sub_ln92_58_fu_7267_p2));
    add_ln92_6_fu_5345_p2 <= std_logic_vector(signed(sext_ln92_17_fu_5333_p1) + signed(sext_ln92_18_fu_5341_p1));
    add_ln92_70_fu_6929_p2 <= std_logic_vector(unsigned(zext_ln92_140_fu_6903_p1) + unsigned(sub_ln92_81_fu_6886_p2));
    add_ln92_71_fu_6939_p2 <= std_logic_vector(signed(sext_ln92_80_fu_6829_p1) + signed(sext_ln92_84_fu_6935_p1));
    add_ln92_72_fu_7284_p2 <= std_logic_vector(unsigned(add_ln92_69_fu_7275_p2) + unsigned(sext_ln92_85_fu_7281_p1));
    add_ln92_73_fu_6982_p2 <= std_logic_vector(signed(sext_ln92_76_fu_6759_p1) + signed(sext_ln92_83_fu_6925_p1));
    add_ln92_74_fu_6988_p2 <= std_logic_vector(signed(sext_ln92_81_fu_6870_p1) + signed(add_ln92_73_fu_6982_p2));
    add_ln92_77_fu_7199_p2 <= std_logic_vector(unsigned(grp_fu_14028_p3) + unsigned(sext_ln92_88_fu_7196_p1));
    add_ln92_78_fu_7204_p2 <= std_logic_vector(signed(sext_ln92_87_fu_7193_p1) + signed(add_ln92_77_fu_7199_p2));
    add_ln92_79_fu_7227_p2 <= std_logic_vector(unsigned(zext_ln92_142_fu_7180_p1) + unsigned(sext_ln92_82_fu_7160_p1));
    add_ln92_7_fu_5165_p2 <= std_logic_vector(signed(sext_ln92_10_fu_5017_p1) + signed(sext_ln92_6_fu_4894_p1));
    add_ln92_80_fu_7299_p2 <= std_logic_vector(signed(sext_ln92_89_fu_7293_p1) + signed(sub_ln92_61_reg_15651));
    add_ln92_81_fu_7304_p2 <= std_logic_vector(signed(sext_ln92_90_fu_7296_p1) + signed(add_ln92_80_fu_7299_p2));
    add_ln92_82_fu_7254_p2 <= std_logic_vector(signed(sext_ln92_91_fu_7250_p1) + signed(sub_ln92_68_fu_7184_p2));
    add_ln92_8_fu_5175_p2 <= std_logic_vector(signed(sext_ln92_2_fu_4745_p1) + signed(sext_ln92_21_fu_5171_p1));
    add_ln92_9_fu_5407_p2 <= std_logic_vector(unsigned(zext_ln92_41_fu_5361_p1) + unsigned(zext_ln92_32_reg_15152));
    add_ln92_fu_4794_p2 <= std_logic_vector(signed(sext_ln92_4_fu_4790_p1) + signed(sext_ln92_fu_4717_p1));
    and_ln159_fu_7570_p2 <= (xor_ln159_fu_7564_p2 and icmp_ln159_fu_7550_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(15);
    ap_CS_fsm_pp0_stage16 <= ap_CS_fsm(16);
    ap_CS_fsm_pp0_stage17 <= ap_CS_fsm(17);
    ap_CS_fsm_pp0_stage18 <= ap_CS_fsm(18);
    ap_CS_fsm_pp0_stage19 <= ap_CS_fsm(19);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage20 <= ap_CS_fsm(20);
    ap_CS_fsm_pp0_stage21 <= ap_CS_fsm(21);
    ap_CS_fsm_pp0_stage22 <= ap_CS_fsm(22);
    ap_CS_fsm_pp0_stage23 <= ap_CS_fsm(23);
    ap_CS_fsm_pp0_stage24 <= ap_CS_fsm(24);
    ap_CS_fsm_pp0_stage25 <= ap_CS_fsm(25);
    ap_CS_fsm_pp0_stage26 <= ap_CS_fsm(26);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(9);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_ce)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage10_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage10_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage11_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage11_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage12_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage12_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage13_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage13_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage14_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage14_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage15_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage15_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage16_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage16_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage16_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage17_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage17_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage17_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage18_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage18_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage18_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage19_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage19_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage19_subdone <= (ap_const_logic_0 = ap_ce);
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, in_r_TVALID, icmp_ln32_reg_14194)
    begin
                ap_block_pp0_stage1_11001 <= ((icmp_ln32_reg_14194 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, in_r_TVALID, icmp_ln32_reg_14194)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_const_logic_0 = ap_ce) or ((icmp_ln32_reg_14194 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage20_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage20_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage20_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage21_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage21_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage21_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage22_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage22_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage22_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage23_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage23_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage23_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage24_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage24_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage24_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage25_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage25_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage25_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage26_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage26_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage26_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage2_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage3_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage4_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage5_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage6_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage7_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_block_state36_io)
    begin
                ap_block_pp0_stage8_11001 <= ((ap_const_boolean_1 = ap_block_state36_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage8_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_ce, ap_block_state36_io)
    begin
                ap_block_pp0_stage8_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_const_boolean_1 = ap_block_state36_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage9_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage9_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_state10_pp0_stage9_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage10_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage11_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage12_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage13_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage14_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage15_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage16_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage17_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage18_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state20_pp0_stage19_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage20_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage21_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage22_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage23_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage24_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage25_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage26_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage1_iter0_assign_proc : process(in_r_TVALID, icmp_ln32_reg_14194)
    begin
                ap_block_state2_pp0_stage1_iter0 <= ((icmp_ln32_reg_14194 = ap_const_lv1_1) and (in_r_TVALID = ap_const_logic_0));
    end process;

        ap_block_state30_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage6_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage7_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state36_io_assign_proc : process(out_r_TREADY, ap_predicate_op3288_write_state36)
    begin
                ap_block_state36_io <= ((ap_predicate_op3288_write_state36 = ap_const_boolean_1) and (out_r_TREADY = ap_const_logic_0));
    end process;

        ap_block_state36_pp0_stage8_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_10574_assign_proc : process(icmp_ln66_reg_14206, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
                ap_condition_10574 <= ((icmp_ln66_reg_14206 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001));
    end process;


    ap_condition_10577_assign_proc : process(icmp_ln66_reg_14206, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001)
    begin
                ap_condition_10577 <= ((icmp_ln66_reg_14206 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001));
    end process;


    ap_condition_10585_assign_proc : process(ap_enable_reg_pp0_iter1, and_ln159_reg_15943, icmp_ln194_reg_16112, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001)
    begin
                ap_condition_10585 <= ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln194_reg_16112 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_2211_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
                ap_condition_2211 <= ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_73_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage26, ap_block_pp0_stage26_11001)
    begin
                ap_condition_73 <= ((ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_9111_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln66_reg_14206, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
                ap_condition_9111 <= ((ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_ce, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_mux_l1_write_col_offset_1_phi_fu_3157_p8 <= ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3152;

    ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3347_p4_assign_proc : process(and_ln159_reg_15943, icmp_ln194_reg_16112, trunc_ln159_1_reg_15754, ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3343)
    begin
        if (((icmp_ln194_reg_16112 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln159_reg_15943))) then 
            ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3347_p4 <= trunc_ln159_1_reg_15754;
        else 
            ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3347_p4 <= ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3343;
        end if; 
    end process;


    ap_phi_mux_l2_maxes_0_new_1_phi_fu_3358_p4_assign_proc : process(and_ln159_reg_15943, icmp_ln194_reg_16112, select_ln185_8_reg_17895, ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3354)
    begin
        if (((icmp_ln194_reg_16112 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln159_reg_15943))) then 
            ap_phi_mux_l2_maxes_0_new_1_phi_fu_3358_p4 <= select_ln185_8_reg_17895;
        else 
            ap_phi_mux_l2_maxes_0_new_1_phi_fu_3358_p4 <= ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3354;
        end if; 
    end process;


    ap_phi_mux_l2_maxes_1_new_1_phi_fu_3369_p4_assign_proc : process(and_ln159_reg_15943, icmp_ln194_reg_16112, ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3365, select_ln185_9_fu_13830_p3)
    begin
        if (((icmp_ln194_reg_16112 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln159_reg_15943))) then 
            ap_phi_mux_l2_maxes_1_new_1_phi_fu_3369_p4 <= select_ln185_9_fu_13830_p3;
        else 
            ap_phi_mux_l2_maxes_1_new_1_phi_fu_3369_p4 <= ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3365;
        end if; 
    end process;


    ap_phi_mux_l2_maxes_2_new_1_phi_fu_3380_p4_assign_proc : process(and_ln159_reg_15943, icmp_ln194_reg_16112, ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3376, select_ln185_10_fu_13838_p3)
    begin
        if (((icmp_ln194_reg_16112 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln159_reg_15943))) then 
            ap_phi_mux_l2_maxes_2_new_1_phi_fu_3380_p4 <= select_ln185_10_fu_13838_p3;
        else 
            ap_phi_mux_l2_maxes_2_new_1_phi_fu_3380_p4 <= ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3376;
        end if; 
    end process;


    ap_phi_mux_l2_maxes_3_new_1_phi_fu_3391_p4_assign_proc : process(and_ln159_reg_15943, icmp_ln194_reg_16112, select_ln185_11_reg_17962, ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3387)
    begin
        if (((icmp_ln194_reg_16112 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln159_reg_15943))) then 
            ap_phi_mux_l2_maxes_3_new_1_phi_fu_3391_p4 <= select_ln185_11_reg_17962;
        else 
            ap_phi_mux_l2_maxes_3_new_1_phi_fu_3391_p4 <= ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3387;
        end if; 
    end process;


    ap_phi_mux_l2_maxes_4_new_1_phi_fu_3402_p4_assign_proc : process(and_ln159_reg_15943, icmp_ln194_reg_16112, ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3398, select_ln185_12_fu_13846_p3)
    begin
        if (((icmp_ln194_reg_16112 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln159_reg_15943))) then 
            ap_phi_mux_l2_maxes_4_new_1_phi_fu_3402_p4 <= select_ln185_12_fu_13846_p3;
        else 
            ap_phi_mux_l2_maxes_4_new_1_phi_fu_3402_p4 <= ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3398;
        end if; 
    end process;


    ap_phi_mux_l2_maxes_5_new_1_phi_fu_3413_p4_assign_proc : process(and_ln159_reg_15943, icmp_ln194_reg_16112, ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3409, select_ln185_13_fu_13854_p3)
    begin
        if (((icmp_ln194_reg_16112 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln159_reg_15943))) then 
            ap_phi_mux_l2_maxes_5_new_1_phi_fu_3413_p4 <= select_ln185_13_fu_13854_p3;
        else 
            ap_phi_mux_l2_maxes_5_new_1_phi_fu_3413_p4 <= ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3409;
        end if; 
    end process;


    ap_phi_mux_l2_maxes_6_new_1_phi_fu_3424_p4_assign_proc : process(and_ln159_reg_15943, icmp_ln194_reg_16112, select_ln185_14_reg_17934, ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3420)
    begin
        if (((icmp_ln194_reg_16112 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln159_reg_15943))) then 
            ap_phi_mux_l2_maxes_6_new_1_phi_fu_3424_p4 <= select_ln185_14_reg_17934;
        else 
            ap_phi_mux_l2_maxes_6_new_1_phi_fu_3424_p4 <= ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3420;
        end if; 
    end process;


    ap_phi_mux_l2_maxes_7_new_1_phi_fu_3435_p4_assign_proc : process(and_ln159_reg_15943, icmp_ln194_reg_16112, ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3431, select_ln185_15_fu_13862_p3)
    begin
        if (((icmp_ln194_reg_16112 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln159_reg_15943))) then 
            ap_phi_mux_l2_maxes_7_new_1_phi_fu_3435_p4 <= select_ln185_15_fu_13862_p3;
        else 
            ap_phi_mux_l2_maxes_7_new_1_phi_fu_3435_p4 <= ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3431;
        end if; 
    end process;


    ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3446_p4_assign_proc : process(and_ln159_reg_15943, ap_phi_mux_l2_read_row_offset_f_phi_fu_3326_p4)
    begin
        if ((ap_const_lv1_1 = and_ln159_reg_15943)) then 
            ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3446_p4 <= ap_phi_mux_l2_read_row_offset_f_phi_fu_3326_p4;
        else 
            ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3446_p4 <= ap_const_lv1_0;
        end if; 
    end process;


    ap_phi_mux_l2_read_row_offset_f_phi_fu_3326_p4_assign_proc : process(and_ln159_reg_15943, icmp_ln194_reg_16112, ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3323)
    begin
        if (((icmp_ln194_reg_16112 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln159_reg_15943))) then 
            ap_phi_mux_l2_read_row_offset_f_phi_fu_3326_p4 <= ap_const_lv1_0;
        else 
            ap_phi_mux_l2_read_row_offset_f_phi_fu_3326_p4 <= ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3323;
        end if; 
    end process;


    ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3458_p4_assign_proc : process(and_ln159_reg_15943, ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3333, ap_phi_reg_pp0_iter1_l2_read_row_offset_n_1_reg_3454)
    begin
        if ((ap_const_lv1_1 = and_ln159_reg_15943)) then 
            ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3458_p4 <= ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3333;
        else 
            ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3458_p4 <= ap_phi_reg_pp0_iter1_l2_read_row_offset_n_1_reg_3454;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_l2_maxes_0_flag_1_reg_3343 <= "X";
    ap_phi_reg_pp0_iter0_l2_maxes_0_new_1_reg_3354 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l2_maxes_1_new_1_reg_3365 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l2_maxes_2_new_1_reg_3376 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l2_maxes_3_new_1_reg_3387 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l2_maxes_4_new_1_reg_3398 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l2_maxes_5_new_1_reg_3409 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l2_maxes_6_new_1_reg_3420 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l2_maxes_7_new_1_reg_3431 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_l2_read_row_offset_f_reg_3323 <= "X";
    ap_phi_reg_pp0_iter0_l2_read_row_offset_n_reg_3333 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_l2_read_row_offset_n_1_reg_3454 <= "XXXXXXXX";

    ap_predicate_op3288_write_state36_assign_proc : process(and_ln159_reg_15943, icmp_ln194_reg_16112)
    begin
                ap_predicate_op3288_write_state36 <= ((icmp_ln194_reg_16112 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln159_reg_15943));
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage26, ap_block_pp0_stage26_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_start_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_start_pp0 <= ap_const_logic_1;
        else 
            ap_reset_start_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_13954_p0 <= ap_const_lv13_1FF5(5 - 1 downto 0);
    grp_fu_13954_p1 <= grp_fu_13954_p10(8 - 1 downto 0);
    grp_fu_13954_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_reg_15198),13));
    grp_fu_13963_p0 <= ap_const_lv13_1FF5(5 - 1 downto 0);
    grp_fu_13963_p1 <= grp_fu_13963_p10(8 - 1 downto 0);
    grp_fu_13963_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_3693),13));
    grp_fu_13963_p2 <= std_logic_vector(unsigned(zext_ln92_52_fu_5483_p1) - unsigned(zext_ln92_54_fu_5498_p1));
    grp_fu_13972_p0 <= ap_const_lv13_B(5 - 1 downto 0);
    grp_fu_13972_p1 <= grp_fu_13972_p10(8 - 1 downto 0);
    grp_fu_13972_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_85_fu_5703_p8),13));
    grp_fu_13972_p2 <= std_logic_vector(unsigned(zext_ln92_108_fu_5747_p1) - unsigned(zext_ln92_111_fu_5759_p1));
    grp_fu_13980_p0 <= ap_const_lv13_D(5 - 1 downto 0);
    grp_fu_13980_p1 <= zext_ln92_55_reg_15315(8 - 1 downto 0);
    grp_fu_13988_p0 <= ap_const_lv13_B(5 - 1 downto 0);
    grp_fu_13988_p1 <= grp_fu_13988_p10(8 - 1 downto 0);
    grp_fu_13988_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_65_reg_15386),13));
    grp_fu_13988_p2 <= grp_fu_13988_p20(11 - 1 downto 0);
    grp_fu_13988_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_35_fu_5931_p3),13));
    grp_fu_13997_p0 <= ap_const_lv13_1FF5(5 - 1 downto 0);
    grp_fu_13997_p1 <= zext_ln92_98_fu_6144_p1(8 - 1 downto 0);
    grp_fu_14006_p0 <= ap_const_lv13_D(5 - 1 downto 0);
    grp_fu_14006_p1 <= zext_ln92_60_reg_15465(8 - 1 downto 0);
    grp_fu_14013_p0 <= ap_const_lv13_D(5 - 1 downto 0);
    grp_fu_14013_p1 <= zext_ln92_103_reg_15425(8 - 1 downto 0);
    grp_fu_14020_p0 <= ap_const_lv13_1FF3(5 - 1 downto 0);
    grp_fu_14020_p1 <= grp_fu_14020_p10(8 - 1 downto 0);
    grp_fu_14020_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_105_fu_6667_p8),13));
    grp_fu_14028_p0 <= ap_const_lv13_D(5 - 1 downto 0);
    grp_fu_14028_p1 <= grp_fu_14028_p10(8 - 1 downto 0);
    grp_fu_14028_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_110_reg_15580),13));
    grp_fu_14125_p0 <= ap_const_lv13_1FF3(5 - 1 downto 0);
    grp_fu_14125_p1 <= grp_fu_14125_p10(8 - 1 downto 0);
    grp_fu_14125_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_8_reg_17228),13));
    grp_fu_14161_p0 <= grp_fu_14161_p00(8 - 1 downto 0);
    grp_fu_14161_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_3_reg_17351),12));
    grp_fu_14161_p1 <= grp_fu_14161_p10(5 - 1 downto 0);
    grp_fu_14161_p10 <= 
        ap_const_lv12_A when (trunc_ln159_1_reg_15754(0) = '1') else 
        ap_const_lv12_D;
    grp_fu_14161_p2 <= grp_fu_14161_p20(9 - 1 downto 0);
    grp_fu_14161_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln179_38_fu_9838_p3),12));
    grp_fu_14169_p0 <= zext_ln179_125_reg_17244(8 - 1 downto 0);
    grp_fu_14169_p1 <= select_ln179_97_reg_17411(5 - 1 downto 0);
    grp_fu_14175_p0 <= grp_fu_14175_p00(8 - 1 downto 0);
    grp_fu_14175_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_15_fu_10223_p3),13));
    grp_fu_14175_p1 <= grp_fu_14175_p10(5 - 1 downto 0);
    grp_fu_14175_p10 <= 
        ap_const_lv13_1FFD when (trunc_ln159_1_reg_15754(0) = '1') else 
        ap_const_lv13_B;
    grp_fu_14187_p0 <= zext_ln179_220_reg_17328(8 - 1 downto 0);
    grp_fu_14187_p1 <= select_ln179_140_reg_17643(5 - 1 downto 0);
    grp_fu_3466_p2 <= std_logic_vector(unsigned(l1_write_row_offset) + unsigned(ap_const_lv8_1));

    grp_fu_3471_p7_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, select_ln79_fu_4577_p3, select_ln79_reg_14755, ap_block_pp0_stage10, ap_block_pp0_stage11)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
                grp_fu_3471_p7 <= select_ln79_reg_14755;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                grp_fu_3471_p7 <= select_ln79_fu_4577_p3;
            else 
                grp_fu_3471_p7 <= "XXX";
            end if;
        else 
            grp_fu_3471_p7 <= "XXX";
        end if; 
    end process;


    grp_fu_3488_p7_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, select_ln79_fu_4577_p3, select_ln79_reg_14755, ap_block_pp0_stage10, ap_block_pp0_stage11)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
                grp_fu_3488_p7 <= select_ln79_reg_14755;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                grp_fu_3488_p7 <= select_ln79_fu_4577_p3;
            else 
                grp_fu_3488_p7 <= "XXX";
            end if;
        else 
            grp_fu_3488_p7 <= "XXX";
        end if; 
    end process;


    grp_fu_3505_p7_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage18, select_ln169_fu_7774_p3, select_ln169_reg_16137, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                grp_fu_3505_p7 <= select_ln169_reg_16137;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                grp_fu_3505_p7 <= select_ln169_fu_7774_p3;
            else 
                grp_fu_3505_p7 <= "XXX";
            end if;
        else 
            grp_fu_3505_p7 <= "XXX";
        end if; 
    end process;


    grp_fu_3522_p7_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage18, select_ln169_fu_7774_p3, select_ln169_reg_16137, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                grp_fu_3522_p7 <= select_ln169_reg_16137;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                grp_fu_3522_p7 <= select_ln169_fu_7774_p3;
            else 
                grp_fu_3522_p7 <= "XXX";
            end if;
        else 
            grp_fu_3522_p7 <= "XXX";
        end if; 
    end process;

    grp_fu_3539_p3 <= 
        grp_fu_3505_p8 when (trunc_ln159_1_reg_15754(0) = '1') else 
        grp_fu_3522_p8;

    grp_fu_3546_p7_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage18, select_ln169_1_fu_7885_p3, select_ln169_1_reg_16505, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                grp_fu_3546_p7 <= select_ln169_1_reg_16505;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                grp_fu_3546_p7 <= select_ln169_1_fu_7885_p3;
            else 
                grp_fu_3546_p7 <= "XXX";
            end if;
        else 
            grp_fu_3546_p7 <= "XXX";
        end if; 
    end process;


    grp_fu_3563_p7_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage18, select_ln169_1_fu_7885_p3, select_ln169_1_reg_16505, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                grp_fu_3563_p7 <= select_ln169_1_reg_16505;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                grp_fu_3563_p7 <= select_ln169_1_fu_7885_p3;
            else 
                grp_fu_3563_p7 <= "XXX";
            end if;
        else 
            grp_fu_3563_p7 <= "XXX";
        end if; 
    end process;

    grp_fu_3624_p3 <= 
        grp_fu_3602_p8 when (trunc_ln159_1_reg_15754(0) = '1') else 
        grp_fu_3613_p8;
    grp_fu_3653_p3 <= 
        grp_fu_3631_p8 when (trunc_ln159_1_reg_15754(0) = '1') else 
        grp_fu_3642_p8;
    icmp_ln124_1_fu_7434_p2 <= "1" when (signed(add_ln92_81_reg_15686) > signed(l1_maxes_1)) else "0";
    icmp_ln124_2_fu_7336_p2 <= "1" when (signed(add_ln92_82_reg_15672) > signed(l1_maxes_2)) else "0";
    icmp_ln124_3_fu_7450_p2 <= "1" when (signed(sub_ln92_71_reg_15692) > signed(l1_maxes_3)) else "0";
    icmp_ln124_fu_7320_p2 <= "1" when (signed(add_ln92_78_reg_15656) > signed(l1_maxes_0)) else "0";
    icmp_ln127_fu_3759_p2 <= "1" when (trunc_ln32_fu_3705_p1 = ap_const_lv2_3) else "0";
    icmp_ln136_fu_7410_p2 <= "1" when (add_ln135_fu_7404_p2 = ap_const_lv16_101) else "0";
    icmp_ln140_fu_7499_p2 <= "1" when (add_ln139_fu_7494_p2 = ap_const_lv8_6) else "0";
    icmp_ln147_fu_4519_p2 <= "1" when (add_ln146_fu_4513_p2 = ap_const_lv16_200) else "0";
    icmp_ln151_fu_7524_p2 <= "1" when (add_ln150_fu_7519_p2 = ap_const_lv8_6) else "0";
    icmp_ln159_fu_7550_p2 <= "1" when (unsigned(l2_iteration) > unsigned(ap_const_lv32_17FF)) else "0";
    icmp_ln169_1_fu_7861_p2 <= "1" when (unsigned(add_ln168_1_fu_7855_p2) > unsigned(ap_const_lv8_5)) else "0";
    icmp_ln169_2_fu_7916_p2 <= "1" when (unsigned(add_ln168_2_fu_7910_p2) > unsigned(ap_const_lv8_5)) else "0";
    icmp_ln169_fu_7756_p2 <= "1" when (unsigned(add_ln168_fu_7750_p2) > unsigned(ap_const_lv8_5)) else "0";
    icmp_ln189_1_fu_13770_p2 <= "1" when (signed(add_ln179_51_reg_17901) > signed(l2_maxes_1)) else "0";
    icmp_ln189_2_fu_13782_p2 <= "1" when (signed(add_ln179_69_reg_17968) > signed(l2_maxes_2)) else "0";
    icmp_ln189_3_fu_13545_p2 <= "1" when (signed(add_ln179_87_reg_17940) > signed(l2_maxes_3)) else "0";
    icmp_ln189_4_fu_13794_p2 <= "1" when (signed(add_ln179_105_reg_17956) > signed(l2_maxes_4)) else "0";
    icmp_ln189_5_fu_13806_p2 <= "1" when (signed(add_ln179_123_reg_17928) > signed(l2_maxes_5)) else "0";
    icmp_ln189_6_fu_13343_p2 <= "1" when (signed(add_ln179_140_reg_17917) > signed(l2_maxes_6)) else "0";
    icmp_ln189_7_fu_13818_p2 <= "1" when (signed(add_ln179_145_reg_17979) > signed(l2_maxes_7)) else "0";
    icmp_ln189_fu_13024_p2 <= "1" when (signed(add_ln179_47_fu_13000_p2) > signed(l2_maxes_0)) else "0";
    icmp_ln194_fu_7648_p2 <= "1" when (trunc_ln159_fu_7542_p1 = ap_const_lv3_7) else "0";
    icmp_ln211_fu_7666_p2 <= "1" when (add_ln210_fu_7660_p2 = ap_const_lv16_100) else "0";
    icmp_ln215_fu_13736_p2 <= "1" when (add_ln214_fu_13731_p2 = ap_const_lv8_6) else "0";
    icmp_ln224_fu_3771_p2 <= "1" when (add_ln223_fu_3765_p2 = ap_const_lv32_40400) else "0";
    icmp_ln232_fu_7692_p2 <= "1" when (add_ln231_fu_7686_p2 = ap_const_lv32_40800) else "0";
    icmp_ln32_fu_3713_p2 <= "1" when (unsigned(trunc_ln32_1_fu_3709_p1) < unsigned(ap_const_lv10_180)) else "0";
    icmp_ln41_1_fu_4030_p2 <= "1" when (add_ln40_1_reg_14280 = ap_const_lv8_3) else "0";
    icmp_ln41_2_fu_4086_p2 <= "1" when (add_ln40_2_fu_4080_p2 = ap_const_lv8_3) else "0";
    icmp_ln41_3_fu_4142_p2 <= "1" when (add_ln40_3_fu_4137_p2 = ap_const_lv8_3) else "0";
    icmp_ln41_4_fu_4180_p2 <= "1" when (add_ln40_4_fu_4174_p2 = ap_const_lv8_3) else "0";
    icmp_ln41_5_fu_4249_p2 <= "1" when (add_ln40_5_fu_4243_p2 = ap_const_lv8_3) else "0";
    icmp_ln41_6_fu_4305_p2 <= "1" when (add_ln40_6_reg_14497 = ap_const_lv8_3) else "0";
    icmp_ln41_7_fu_4327_p2 <= "1" when (add_ln40_7_fu_4321_p2 = ap_const_lv8_3) else "0";
    icmp_ln41_fu_3891_p2 <= "1" when (add_ln40_fu_3886_p2 = ap_const_lv8_3) else "0";
    icmp_ln50_fu_3725_p2 <= "1" when (trunc_ln32_1_fu_3709_p1 = ap_const_lv10_BF) else "0";
    icmp_ln56_fu_3719_p2 <= "1" when (trunc_ln32_1_fu_3709_p1 = ap_const_lv10_3FF) else "0";
    icmp_ln60_fu_3800_p2 <= "1" when (grp_fu_3466_p2 = ap_const_lv8_6) else "0";
    icmp_ln66_fu_3741_p2 <= "1" when (tmp_190_fu_3731_p4 = ap_const_lv21_0) else "0";
    icmp_ln79_1_fu_4600_p2 <= "1" when (unsigned(add_ln78_1_fu_4594_p2) > unsigned(ap_const_lv8_5)) else "0";
    icmp_ln79_2_fu_4653_p2 <= "1" when (unsigned(add_ln78_2_fu_4647_p2) > unsigned(ap_const_lv8_5)) else "0";
    icmp_ln79_fu_4559_p2 <= "1" when (unsigned(add_ln78_fu_4553_p2) > unsigned(ap_const_lv8_5)) else "0";

    in_r_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, in_r_TVALID, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln32_reg_14194)
    begin
        if (((icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            in_r_TDATA_blk_n <= in_r_TVALID;
        else 
            in_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_r_TREADY_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln32_reg_14194, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            in_r_TREADY <= ap_const_logic_1;
        else 
            in_r_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln92_8_reg_14699, zext_ln92_fu_4453_p1, ap_block_pp0_stage9, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_0_0_address0 <= zext_ln92_8_reg_14699(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_0_address0 <= zext_ln92_fu_4453_p1(10 - 1 downto 0);
            else 
                l1_stripes_0_0_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_0_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, zext_ln92_4_fu_4481_p1, zext_ln39_fu_3846_p1, zext_ln39_1_fu_3944_p1, ap_block_pp0_stage2, zext_ln39_2_fu_4054_p1, ap_block_pp0_stage3, zext_ln39_3_fu_4115_p1, ap_block_pp0_stage4, zext_ln39_4_fu_4201_p1, ap_block_pp0_stage5, zext_ln39_5_fu_4273_p1, ap_block_pp0_stage6, zext_ln39_6_fu_4368_p1, ap_block_pp0_stage7, zext_ln39_7_fu_4413_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_0_address1 <= zext_ln92_4_fu_4481_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_0_address1 <= zext_ln39_7_fu_4413_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_0_address1 <= zext_ln39_6_fu_4368_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_0_address1 <= zext_ln39_5_fu_4273_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_0_address1 <= zext_ln39_4_fu_4201_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_0_address1 <= zext_ln39_3_fu_4115_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_0_address1 <= zext_ln39_2_fu_4054_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_0_address1 <= zext_ln39_1_fu_3944_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_0_address1 <= zext_ln39_fu_3846_p1(10 - 1 downto 0);
            else 
                l1_stripes_0_0_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_0_0_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_0_0_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_0_0_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_0_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, tmp_data_V_1_reg_14241, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14286, p_Result_3_reg_14308, p_Result_4_reg_14330, p_Result_5_reg_14352, p_Result_6_reg_14374, p_Result_7_reg_14396, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, trunc_ln681_fu_3824_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_0_d1 <= p_Result_7_reg_14396;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_0_d1 <= p_Result_6_reg_14374;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_0_d1 <= p_Result_5_reg_14352;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_0_d1 <= p_Result_4_reg_14330;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_0_d1 <= p_Result_3_reg_14308;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_0_d1 <= p_Result_s_reg_14286;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_0_d1 <= tmp_data_V_1_reg_14241(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_0_d1 <= trunc_ln681_fu_3824_p1;
            else 
                l1_stripes_0_0_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_0_0_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln32_reg_14194, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage1_11001, trunc_ln39_fu_3872_p1, trunc_ln39_1_fu_3876_p1, trunc_ln39_1_reg_14261, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln39_2_fu_3966_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln39_3_fu_4076_p1, trunc_ln39_4_reg_14444, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln39_5_reg_14455, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln39_6_reg_14483, trunc_ln39_7_reg_14493, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln39_8_reg_14515, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln39_7_reg_14493 = ap_const_lv2_0) and (trunc_ln39_1_reg_14261 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln39_6_reg_14483 = ap_const_lv2_0) and (trunc_ln39_1_reg_14261 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln39_5_reg_14455 = ap_const_lv2_0) and (trunc_ln39_1_reg_14261 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln39_4_reg_14444 = ap_const_lv2_0) and (trunc_ln39_1_reg_14261 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_3_fu_4076_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_2_fu_3966_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_8_reg_14515 = ap_const_lv2_0) and (trunc_ln39_1_reg_14261 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_1_fu_3876_p1 = ap_const_lv3_0) and (trunc_ln39_fu_3872_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_0_0_we1 <= ap_const_logic_1;
        else 
            l1_stripes_0_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln92_8_reg_14699, zext_ln92_fu_4453_p1, ap_block_pp0_stage9, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_0_1_address0 <= zext_ln92_8_reg_14699(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_1_address0 <= zext_ln92_fu_4453_p1(10 - 1 downto 0);
            else 
                l1_stripes_0_1_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_0_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, zext_ln92_4_fu_4481_p1, zext_ln39_fu_3846_p1, zext_ln39_1_fu_3944_p1, ap_block_pp0_stage2, zext_ln39_2_fu_4054_p1, ap_block_pp0_stage3, zext_ln39_3_fu_4115_p1, ap_block_pp0_stage4, zext_ln39_4_fu_4201_p1, ap_block_pp0_stage5, zext_ln39_5_fu_4273_p1, ap_block_pp0_stage6, zext_ln39_6_fu_4368_p1, ap_block_pp0_stage7, zext_ln39_7_fu_4413_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_1_address1 <= zext_ln92_4_fu_4481_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_1_address1 <= zext_ln39_7_fu_4413_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_1_address1 <= zext_ln39_6_fu_4368_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_1_address1 <= zext_ln39_5_fu_4273_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_1_address1 <= zext_ln39_4_fu_4201_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_1_address1 <= zext_ln39_3_fu_4115_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_1_address1 <= zext_ln39_2_fu_4054_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_1_address1 <= zext_ln39_1_fu_3944_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_1_address1 <= zext_ln39_fu_3846_p1(10 - 1 downto 0);
            else 
                l1_stripes_0_1_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_0_1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_0_1_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_0_1_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_1_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, tmp_data_V_1_reg_14241, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14286, p_Result_3_reg_14308, p_Result_4_reg_14330, p_Result_5_reg_14352, p_Result_6_reg_14374, p_Result_7_reg_14396, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, trunc_ln681_fu_3824_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_1_d1 <= p_Result_7_reg_14396;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_1_d1 <= p_Result_6_reg_14374;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_1_d1 <= p_Result_5_reg_14352;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_1_d1 <= p_Result_4_reg_14330;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_1_d1 <= p_Result_3_reg_14308;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_1_d1 <= p_Result_s_reg_14286;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_1_d1 <= tmp_data_V_1_reg_14241(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_1_d1 <= trunc_ln681_fu_3824_p1;
            else 
                l1_stripes_0_1_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_0_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln32_reg_14194, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage1_11001, trunc_ln39_fu_3872_p1, trunc_ln39_1_fu_3876_p1, trunc_ln39_1_reg_14261, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln39_2_fu_3966_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln39_3_fu_4076_p1, trunc_ln39_4_reg_14444, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln39_5_reg_14455, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln39_6_reg_14483, trunc_ln39_7_reg_14493, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln39_8_reg_14515, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln39_7_reg_14493 = ap_const_lv2_0) and (trunc_ln39_1_reg_14261 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln39_6_reg_14483 = ap_const_lv2_0) and (trunc_ln39_1_reg_14261 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln39_5_reg_14455 = ap_const_lv2_0) and (trunc_ln39_1_reg_14261 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln39_4_reg_14444 = ap_const_lv2_0) and (trunc_ln39_1_reg_14261 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_3_fu_4076_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_2_fu_3966_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_8_reg_14515 = ap_const_lv2_0) and (trunc_ln39_1_reg_14261 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_1_fu_3876_p1 = ap_const_lv3_1) and (trunc_ln39_fu_3872_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_0_1_we1 <= ap_const_logic_1;
        else 
            l1_stripes_0_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln92_8_reg_14699, zext_ln92_fu_4453_p1, ap_block_pp0_stage9, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_0_2_address0 <= zext_ln92_8_reg_14699(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_2_address0 <= zext_ln92_fu_4453_p1(10 - 1 downto 0);
            else 
                l1_stripes_0_2_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_0_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, zext_ln92_4_fu_4481_p1, zext_ln39_fu_3846_p1, zext_ln39_1_fu_3944_p1, ap_block_pp0_stage2, zext_ln39_2_fu_4054_p1, ap_block_pp0_stage3, zext_ln39_3_fu_4115_p1, ap_block_pp0_stage4, zext_ln39_4_fu_4201_p1, ap_block_pp0_stage5, zext_ln39_5_fu_4273_p1, ap_block_pp0_stage6, zext_ln39_6_fu_4368_p1, ap_block_pp0_stage7, zext_ln39_7_fu_4413_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_2_address1 <= zext_ln92_4_fu_4481_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_2_address1 <= zext_ln39_7_fu_4413_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_2_address1 <= zext_ln39_6_fu_4368_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_2_address1 <= zext_ln39_5_fu_4273_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_2_address1 <= zext_ln39_4_fu_4201_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_2_address1 <= zext_ln39_3_fu_4115_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_2_address1 <= zext_ln39_2_fu_4054_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_2_address1 <= zext_ln39_1_fu_3944_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_2_address1 <= zext_ln39_fu_3846_p1(10 - 1 downto 0);
            else 
                l1_stripes_0_2_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_0_2_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_0_2_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_0_2_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_0_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_2_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, tmp_data_V_1_reg_14241, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14286, p_Result_3_reg_14308, p_Result_4_reg_14330, p_Result_5_reg_14352, p_Result_6_reg_14374, p_Result_7_reg_14396, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, trunc_ln681_fu_3824_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_2_d1 <= p_Result_7_reg_14396;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_2_d1 <= p_Result_6_reg_14374;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_2_d1 <= p_Result_5_reg_14352;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_2_d1 <= p_Result_4_reg_14330;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_2_d1 <= p_Result_3_reg_14308;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_2_d1 <= p_Result_s_reg_14286;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_2_d1 <= tmp_data_V_1_reg_14241(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_2_d1 <= trunc_ln681_fu_3824_p1;
            else 
                l1_stripes_0_2_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_0_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln32_reg_14194, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage1_11001, trunc_ln39_fu_3872_p1, trunc_ln39_1_fu_3876_p1, trunc_ln39_1_reg_14261, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln39_2_fu_3966_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln39_3_fu_4076_p1, trunc_ln39_4_reg_14444, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln39_5_reg_14455, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln39_6_reg_14483, trunc_ln39_7_reg_14493, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln39_8_reg_14515, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln39_7_reg_14493 = ap_const_lv2_0) and (trunc_ln39_1_reg_14261 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln39_6_reg_14483 = ap_const_lv2_0) and (trunc_ln39_1_reg_14261 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln39_5_reg_14455 = ap_const_lv2_0) and (trunc_ln39_1_reg_14261 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln39_4_reg_14444 = ap_const_lv2_0) and (trunc_ln39_1_reg_14261 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_3_fu_4076_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_2_fu_3966_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_8_reg_14515 = ap_const_lv2_0) and (trunc_ln39_1_reg_14261 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_1_fu_3876_p1 = ap_const_lv3_2) and (trunc_ln39_fu_3872_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_0_2_we1 <= ap_const_logic_1;
        else 
            l1_stripes_0_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln92_8_reg_14699, zext_ln92_fu_4453_p1, ap_block_pp0_stage9, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_0_3_address0 <= zext_ln92_8_reg_14699(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_3_address0 <= zext_ln92_fu_4453_p1(10 - 1 downto 0);
            else 
                l1_stripes_0_3_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_0_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_3_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, zext_ln92_4_fu_4481_p1, zext_ln39_fu_3846_p1, zext_ln39_1_fu_3944_p1, ap_block_pp0_stage2, zext_ln39_2_fu_4054_p1, ap_block_pp0_stage3, zext_ln39_3_fu_4115_p1, ap_block_pp0_stage4, zext_ln39_4_fu_4201_p1, ap_block_pp0_stage5, zext_ln39_5_fu_4273_p1, ap_block_pp0_stage6, zext_ln39_6_fu_4368_p1, ap_block_pp0_stage7, zext_ln39_7_fu_4413_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_3_address1 <= zext_ln92_4_fu_4481_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_3_address1 <= zext_ln39_7_fu_4413_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_3_address1 <= zext_ln39_6_fu_4368_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_3_address1 <= zext_ln39_5_fu_4273_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_3_address1 <= zext_ln39_4_fu_4201_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_3_address1 <= zext_ln39_3_fu_4115_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_3_address1 <= zext_ln39_2_fu_4054_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_3_address1 <= zext_ln39_1_fu_3944_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_3_address1 <= zext_ln39_fu_3846_p1(10 - 1 downto 0);
            else 
                l1_stripes_0_3_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_0_3_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_0_3_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_0_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_0_3_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_0_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_3_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, tmp_data_V_1_reg_14241, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14286, p_Result_3_reg_14308, p_Result_4_reg_14330, p_Result_5_reg_14352, p_Result_6_reg_14374, p_Result_7_reg_14396, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, trunc_ln681_fu_3824_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_3_d1 <= p_Result_7_reg_14396;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_3_d1 <= p_Result_6_reg_14374;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_3_d1 <= p_Result_5_reg_14352;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_3_d1 <= p_Result_4_reg_14330;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_3_d1 <= p_Result_3_reg_14308;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_3_d1 <= p_Result_s_reg_14286;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_3_d1 <= tmp_data_V_1_reg_14241(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_3_d1 <= trunc_ln681_fu_3824_p1;
            else 
                l1_stripes_0_3_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_0_3_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_3_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln32_reg_14194, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage1_11001, trunc_ln39_fu_3872_p1, trunc_ln39_1_fu_3876_p1, trunc_ln39_1_reg_14261, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln39_2_fu_3966_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln39_3_fu_4076_p1, trunc_ln39_4_reg_14444, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln39_5_reg_14455, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln39_6_reg_14483, trunc_ln39_7_reg_14493, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln39_8_reg_14515, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln39_7_reg_14493 = ap_const_lv2_0) and (trunc_ln39_1_reg_14261 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln39_6_reg_14483 = ap_const_lv2_0) and (trunc_ln39_1_reg_14261 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln39_5_reg_14455 = ap_const_lv2_0) and (trunc_ln39_1_reg_14261 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln39_4_reg_14444 = ap_const_lv2_0) and (trunc_ln39_1_reg_14261 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_3_fu_4076_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_2_fu_3966_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_8_reg_14515 = ap_const_lv2_0) and (trunc_ln39_1_reg_14261 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_1_fu_3876_p1 = ap_const_lv3_3) and (trunc_ln39_fu_3872_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_0_3_we1 <= ap_const_logic_1;
        else 
            l1_stripes_0_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln92_8_reg_14699, zext_ln92_fu_4453_p1, ap_block_pp0_stage9, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_0_4_address0 <= zext_ln92_8_reg_14699(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_4_address0 <= zext_ln92_fu_4453_p1(10 - 1 downto 0);
            else 
                l1_stripes_0_4_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_0_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_4_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, zext_ln92_4_fu_4481_p1, zext_ln39_fu_3846_p1, zext_ln39_1_fu_3944_p1, ap_block_pp0_stage2, zext_ln39_2_fu_4054_p1, ap_block_pp0_stage3, zext_ln39_3_fu_4115_p1, ap_block_pp0_stage4, zext_ln39_4_fu_4201_p1, ap_block_pp0_stage5, zext_ln39_5_fu_4273_p1, ap_block_pp0_stage6, zext_ln39_6_fu_4368_p1, ap_block_pp0_stage7, zext_ln39_7_fu_4413_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_4_address1 <= zext_ln92_4_fu_4481_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_4_address1 <= zext_ln39_7_fu_4413_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_4_address1 <= zext_ln39_6_fu_4368_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_4_address1 <= zext_ln39_5_fu_4273_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_4_address1 <= zext_ln39_4_fu_4201_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_4_address1 <= zext_ln39_3_fu_4115_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_4_address1 <= zext_ln39_2_fu_4054_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_4_address1 <= zext_ln39_1_fu_3944_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_4_address1 <= zext_ln39_fu_3846_p1(10 - 1 downto 0);
            else 
                l1_stripes_0_4_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_0_4_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_0_4_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_0_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_0_4_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_0_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_4_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, tmp_data_V_1_reg_14241, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14286, p_Result_3_reg_14308, p_Result_4_reg_14330, p_Result_5_reg_14352, p_Result_6_reg_14374, p_Result_7_reg_14396, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, trunc_ln681_fu_3824_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_4_d1 <= p_Result_7_reg_14396;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_4_d1 <= p_Result_6_reg_14374;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_4_d1 <= p_Result_5_reg_14352;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_4_d1 <= p_Result_4_reg_14330;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_4_d1 <= p_Result_3_reg_14308;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_4_d1 <= p_Result_s_reg_14286;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_4_d1 <= tmp_data_V_1_reg_14241(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_4_d1 <= trunc_ln681_fu_3824_p1;
            else 
                l1_stripes_0_4_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_0_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_4_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln32_reg_14194, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage1_11001, trunc_ln39_fu_3872_p1, trunc_ln39_1_fu_3876_p1, trunc_ln39_1_reg_14261, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln39_2_fu_3966_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln39_3_fu_4076_p1, trunc_ln39_4_reg_14444, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln39_5_reg_14455, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln39_6_reg_14483, trunc_ln39_7_reg_14493, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln39_8_reg_14515, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln39_7_reg_14493 = ap_const_lv2_0) and (trunc_ln39_1_reg_14261 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln39_6_reg_14483 = ap_const_lv2_0) and (trunc_ln39_1_reg_14261 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln39_5_reg_14455 = ap_const_lv2_0) and (trunc_ln39_1_reg_14261 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln39_4_reg_14444 = ap_const_lv2_0) and (trunc_ln39_1_reg_14261 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_3_fu_4076_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_2_fu_3966_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_8_reg_14515 = ap_const_lv2_0) and (trunc_ln39_1_reg_14261 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_1_fu_3876_p1 = ap_const_lv3_4) and (trunc_ln39_fu_3872_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_0_4_we1 <= ap_const_logic_1;
        else 
            l1_stripes_0_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln92_8_reg_14699, zext_ln92_fu_4453_p1, ap_block_pp0_stage9, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_0_5_address0 <= zext_ln92_8_reg_14699(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_5_address0 <= zext_ln92_fu_4453_p1(10 - 1 downto 0);
            else 
                l1_stripes_0_5_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_0_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_5_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, zext_ln92_4_fu_4481_p1, zext_ln39_fu_3846_p1, zext_ln39_1_fu_3944_p1, ap_block_pp0_stage2, zext_ln39_2_fu_4054_p1, ap_block_pp0_stage3, zext_ln39_3_fu_4115_p1, ap_block_pp0_stage4, zext_ln39_4_fu_4201_p1, ap_block_pp0_stage5, zext_ln39_5_fu_4273_p1, ap_block_pp0_stage6, zext_ln39_6_fu_4368_p1, ap_block_pp0_stage7, zext_ln39_7_fu_4413_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_0_5_address1 <= zext_ln92_4_fu_4481_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_5_address1 <= zext_ln39_7_fu_4413_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_5_address1 <= zext_ln39_6_fu_4368_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_5_address1 <= zext_ln39_5_fu_4273_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_5_address1 <= zext_ln39_4_fu_4201_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_5_address1 <= zext_ln39_3_fu_4115_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_5_address1 <= zext_ln39_2_fu_4054_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_5_address1 <= zext_ln39_1_fu_3944_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_5_address1 <= zext_ln39_fu_3846_p1(10 - 1 downto 0);
            else 
                l1_stripes_0_5_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_0_5_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_0_5_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_0_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_0_5_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_0_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_0_5_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, tmp_data_V_1_reg_14241, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14286, p_Result_3_reg_14308, p_Result_4_reg_14330, p_Result_5_reg_14352, p_Result_6_reg_14374, p_Result_7_reg_14396, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, trunc_ln681_fu_3824_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_0_5_d1 <= p_Result_7_reg_14396;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_0_5_d1 <= p_Result_6_reg_14374;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_0_5_d1 <= p_Result_5_reg_14352;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_0_5_d1 <= p_Result_4_reg_14330;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_0_5_d1 <= p_Result_3_reg_14308;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_0_5_d1 <= p_Result_s_reg_14286;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_0_5_d1 <= tmp_data_V_1_reg_14241(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_0_5_d1 <= trunc_ln681_fu_3824_p1;
            else 
                l1_stripes_0_5_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_0_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_0_5_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln32_reg_14194, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage1_11001, trunc_ln39_fu_3872_p1, trunc_ln39_1_fu_3876_p1, trunc_ln39_1_reg_14261, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln39_2_fu_3966_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln39_3_fu_4076_p1, trunc_ln39_4_reg_14444, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln39_5_reg_14455, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln39_6_reg_14483, trunc_ln39_7_reg_14493, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln39_8_reg_14515, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln39_1_reg_14261 = ap_const_lv3_0)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_1)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_2)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_3)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln39_7_reg_14493 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_1_reg_14261 = ap_const_lv3_0)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_1)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_2)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_3)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln39_6_reg_14483 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_1_reg_14261 = ap_const_lv3_0)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_1)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_2)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_3)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln39_5_reg_14455 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_1_reg_14261 = ap_const_lv3_0)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_1)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_2)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_3)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln39_4_reg_14444 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_1_reg_14261 = ap_const_lv3_0)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_1)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_2)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_3)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_4)) and (trunc_ln39_3_fu_4076_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_1_reg_14261 = ap_const_lv3_0)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_1)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_2)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_3)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_4)) and (trunc_ln39_2_fu_3966_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_1_reg_14261 = ap_const_lv3_0)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_1)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_2)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_3)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_4)) and (trunc_ln39_8_reg_14515 = ap_const_lv2_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_1_fu_3876_p1 = ap_const_lv3_0)) and not((trunc_ln39_1_fu_3876_p1 = ap_const_lv3_1)) and not((trunc_ln39_1_fu_3876_p1 = ap_const_lv3_2)) and not((trunc_ln39_1_fu_3876_p1 = ap_const_lv3_3)) and not((trunc_ln39_1_fu_3876_p1 = ap_const_lv3_4)) and (trunc_ln39_fu_3872_p1 = ap_const_lv2_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_0_5_we1 <= ap_const_logic_1;
        else 
            l1_stripes_0_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln92_8_reg_14699, zext_ln92_fu_4453_p1, ap_block_pp0_stage9, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_1_0_address0 <= zext_ln92_8_reg_14699(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_0_address0 <= zext_ln92_fu_4453_p1(10 - 1 downto 0);
            else 
                l1_stripes_1_0_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_1_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, zext_ln92_4_fu_4481_p1, zext_ln39_fu_3846_p1, zext_ln39_1_fu_3944_p1, ap_block_pp0_stage2, zext_ln39_2_fu_4054_p1, ap_block_pp0_stage3, zext_ln39_3_fu_4115_p1, ap_block_pp0_stage4, zext_ln39_4_fu_4201_p1, ap_block_pp0_stage5, zext_ln39_5_fu_4273_p1, ap_block_pp0_stage6, zext_ln39_6_fu_4368_p1, ap_block_pp0_stage7, zext_ln39_7_fu_4413_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_0_address1 <= zext_ln92_4_fu_4481_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_0_address1 <= zext_ln39_7_fu_4413_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_0_address1 <= zext_ln39_6_fu_4368_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_0_address1 <= zext_ln39_5_fu_4273_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_0_address1 <= zext_ln39_4_fu_4201_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_0_address1 <= zext_ln39_3_fu_4115_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_0_address1 <= zext_ln39_2_fu_4054_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_0_address1 <= zext_ln39_1_fu_3944_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_0_address1 <= zext_ln39_fu_3846_p1(10 - 1 downto 0);
            else 
                l1_stripes_1_0_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_1_0_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_1_0_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_1_0_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_0_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, tmp_data_V_1_reg_14241, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14286, p_Result_3_reg_14308, p_Result_4_reg_14330, p_Result_5_reg_14352, p_Result_6_reg_14374, p_Result_7_reg_14396, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, trunc_ln681_fu_3824_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_0_d1 <= p_Result_7_reg_14396;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_0_d1 <= p_Result_6_reg_14374;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_0_d1 <= p_Result_5_reg_14352;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_0_d1 <= p_Result_4_reg_14330;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_0_d1 <= p_Result_3_reg_14308;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_0_d1 <= p_Result_s_reg_14286;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_0_d1 <= tmp_data_V_1_reg_14241(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_0_d1 <= trunc_ln681_fu_3824_p1;
            else 
                l1_stripes_1_0_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_1_0_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln32_reg_14194, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage1_11001, trunc_ln39_fu_3872_p1, trunc_ln39_1_fu_3876_p1, trunc_ln39_1_reg_14261, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln39_2_fu_3966_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln39_3_fu_4076_p1, trunc_ln39_4_reg_14444, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln39_5_reg_14455, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln39_6_reg_14483, trunc_ln39_7_reg_14493, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln39_8_reg_14515, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln39_7_reg_14493 = ap_const_lv2_1) and (trunc_ln39_1_reg_14261 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln39_6_reg_14483 = ap_const_lv2_1) and (trunc_ln39_1_reg_14261 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln39_5_reg_14455 = ap_const_lv2_1) and (trunc_ln39_1_reg_14261 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln39_4_reg_14444 = ap_const_lv2_1) and (trunc_ln39_1_reg_14261 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_3_fu_4076_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_2_fu_3966_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_8_reg_14515 = ap_const_lv2_1) and (trunc_ln39_1_reg_14261 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_1_fu_3876_p1 = ap_const_lv3_0) and (trunc_ln39_fu_3872_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_1_0_we1 <= ap_const_logic_1;
        else 
            l1_stripes_1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln92_8_reg_14699, zext_ln92_fu_4453_p1, ap_block_pp0_stage9, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_1_1_address0 <= zext_ln92_8_reg_14699(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_1_address0 <= zext_ln92_fu_4453_p1(10 - 1 downto 0);
            else 
                l1_stripes_1_1_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_1_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, zext_ln92_4_fu_4481_p1, zext_ln39_fu_3846_p1, zext_ln39_1_fu_3944_p1, ap_block_pp0_stage2, zext_ln39_2_fu_4054_p1, ap_block_pp0_stage3, zext_ln39_3_fu_4115_p1, ap_block_pp0_stage4, zext_ln39_4_fu_4201_p1, ap_block_pp0_stage5, zext_ln39_5_fu_4273_p1, ap_block_pp0_stage6, zext_ln39_6_fu_4368_p1, ap_block_pp0_stage7, zext_ln39_7_fu_4413_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_1_address1 <= zext_ln92_4_fu_4481_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_1_address1 <= zext_ln39_7_fu_4413_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_1_address1 <= zext_ln39_6_fu_4368_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_1_address1 <= zext_ln39_5_fu_4273_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_1_address1 <= zext_ln39_4_fu_4201_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_1_address1 <= zext_ln39_3_fu_4115_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_1_address1 <= zext_ln39_2_fu_4054_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_1_address1 <= zext_ln39_1_fu_3944_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_1_address1 <= zext_ln39_fu_3846_p1(10 - 1 downto 0);
            else 
                l1_stripes_1_1_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_1_1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_1_1_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_1_1_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_1_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, tmp_data_V_1_reg_14241, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14286, p_Result_3_reg_14308, p_Result_4_reg_14330, p_Result_5_reg_14352, p_Result_6_reg_14374, p_Result_7_reg_14396, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, trunc_ln681_fu_3824_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_1_d1 <= p_Result_7_reg_14396;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_1_d1 <= p_Result_6_reg_14374;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_1_d1 <= p_Result_5_reg_14352;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_1_d1 <= p_Result_4_reg_14330;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_1_d1 <= p_Result_3_reg_14308;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_1_d1 <= p_Result_s_reg_14286;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_1_d1 <= tmp_data_V_1_reg_14241(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_1_d1 <= trunc_ln681_fu_3824_p1;
            else 
                l1_stripes_1_1_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_1_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln32_reg_14194, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage1_11001, trunc_ln39_fu_3872_p1, trunc_ln39_1_fu_3876_p1, trunc_ln39_1_reg_14261, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln39_2_fu_3966_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln39_3_fu_4076_p1, trunc_ln39_4_reg_14444, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln39_5_reg_14455, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln39_6_reg_14483, trunc_ln39_7_reg_14493, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln39_8_reg_14515, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln39_7_reg_14493 = ap_const_lv2_1) and (trunc_ln39_1_reg_14261 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln39_6_reg_14483 = ap_const_lv2_1) and (trunc_ln39_1_reg_14261 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln39_5_reg_14455 = ap_const_lv2_1) and (trunc_ln39_1_reg_14261 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln39_4_reg_14444 = ap_const_lv2_1) and (trunc_ln39_1_reg_14261 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_3_fu_4076_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_2_fu_3966_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_8_reg_14515 = ap_const_lv2_1) and (trunc_ln39_1_reg_14261 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_1_fu_3876_p1 = ap_const_lv3_1) and (trunc_ln39_fu_3872_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_1_1_we1 <= ap_const_logic_1;
        else 
            l1_stripes_1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln92_8_reg_14699, zext_ln92_fu_4453_p1, ap_block_pp0_stage9, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_1_2_address0 <= zext_ln92_8_reg_14699(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_2_address0 <= zext_ln92_fu_4453_p1(10 - 1 downto 0);
            else 
                l1_stripes_1_2_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_1_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, zext_ln92_4_fu_4481_p1, zext_ln39_fu_3846_p1, zext_ln39_1_fu_3944_p1, ap_block_pp0_stage2, zext_ln39_2_fu_4054_p1, ap_block_pp0_stage3, zext_ln39_3_fu_4115_p1, ap_block_pp0_stage4, zext_ln39_4_fu_4201_p1, ap_block_pp0_stage5, zext_ln39_5_fu_4273_p1, ap_block_pp0_stage6, zext_ln39_6_fu_4368_p1, ap_block_pp0_stage7, zext_ln39_7_fu_4413_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_2_address1 <= zext_ln92_4_fu_4481_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_2_address1 <= zext_ln39_7_fu_4413_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_2_address1 <= zext_ln39_6_fu_4368_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_2_address1 <= zext_ln39_5_fu_4273_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_2_address1 <= zext_ln39_4_fu_4201_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_2_address1 <= zext_ln39_3_fu_4115_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_2_address1 <= zext_ln39_2_fu_4054_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_2_address1 <= zext_ln39_1_fu_3944_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_2_address1 <= zext_ln39_fu_3846_p1(10 - 1 downto 0);
            else 
                l1_stripes_1_2_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_1_2_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_1_2_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_1_2_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_1_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_2_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, tmp_data_V_1_reg_14241, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14286, p_Result_3_reg_14308, p_Result_4_reg_14330, p_Result_5_reg_14352, p_Result_6_reg_14374, p_Result_7_reg_14396, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, trunc_ln681_fu_3824_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_2_d1 <= p_Result_7_reg_14396;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_2_d1 <= p_Result_6_reg_14374;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_2_d1 <= p_Result_5_reg_14352;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_2_d1 <= p_Result_4_reg_14330;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_2_d1 <= p_Result_3_reg_14308;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_2_d1 <= p_Result_s_reg_14286;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_2_d1 <= tmp_data_V_1_reg_14241(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_2_d1 <= trunc_ln681_fu_3824_p1;
            else 
                l1_stripes_1_2_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_1_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln32_reg_14194, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage1_11001, trunc_ln39_fu_3872_p1, trunc_ln39_1_fu_3876_p1, trunc_ln39_1_reg_14261, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln39_2_fu_3966_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln39_3_fu_4076_p1, trunc_ln39_4_reg_14444, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln39_5_reg_14455, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln39_6_reg_14483, trunc_ln39_7_reg_14493, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln39_8_reg_14515, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln39_7_reg_14493 = ap_const_lv2_1) and (trunc_ln39_1_reg_14261 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln39_6_reg_14483 = ap_const_lv2_1) and (trunc_ln39_1_reg_14261 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln39_5_reg_14455 = ap_const_lv2_1) and (trunc_ln39_1_reg_14261 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln39_4_reg_14444 = ap_const_lv2_1) and (trunc_ln39_1_reg_14261 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_3_fu_4076_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_2_fu_3966_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_8_reg_14515 = ap_const_lv2_1) and (trunc_ln39_1_reg_14261 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_1_fu_3876_p1 = ap_const_lv3_2) and (trunc_ln39_fu_3872_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_1_2_we1 <= ap_const_logic_1;
        else 
            l1_stripes_1_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln92_8_reg_14699, zext_ln92_fu_4453_p1, ap_block_pp0_stage9, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_1_3_address0 <= zext_ln92_8_reg_14699(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_3_address0 <= zext_ln92_fu_4453_p1(10 - 1 downto 0);
            else 
                l1_stripes_1_3_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_1_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_3_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, zext_ln92_4_fu_4481_p1, zext_ln39_fu_3846_p1, zext_ln39_1_fu_3944_p1, ap_block_pp0_stage2, zext_ln39_2_fu_4054_p1, ap_block_pp0_stage3, zext_ln39_3_fu_4115_p1, ap_block_pp0_stage4, zext_ln39_4_fu_4201_p1, ap_block_pp0_stage5, zext_ln39_5_fu_4273_p1, ap_block_pp0_stage6, zext_ln39_6_fu_4368_p1, ap_block_pp0_stage7, zext_ln39_7_fu_4413_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_3_address1 <= zext_ln92_4_fu_4481_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_3_address1 <= zext_ln39_7_fu_4413_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_3_address1 <= zext_ln39_6_fu_4368_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_3_address1 <= zext_ln39_5_fu_4273_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_3_address1 <= zext_ln39_4_fu_4201_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_3_address1 <= zext_ln39_3_fu_4115_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_3_address1 <= zext_ln39_2_fu_4054_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_3_address1 <= zext_ln39_1_fu_3944_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_3_address1 <= zext_ln39_fu_3846_p1(10 - 1 downto 0);
            else 
                l1_stripes_1_3_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_1_3_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_1_3_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_1_3_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_1_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_3_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, tmp_data_V_1_reg_14241, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14286, p_Result_3_reg_14308, p_Result_4_reg_14330, p_Result_5_reg_14352, p_Result_6_reg_14374, p_Result_7_reg_14396, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, trunc_ln681_fu_3824_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_3_d1 <= p_Result_7_reg_14396;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_3_d1 <= p_Result_6_reg_14374;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_3_d1 <= p_Result_5_reg_14352;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_3_d1 <= p_Result_4_reg_14330;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_3_d1 <= p_Result_3_reg_14308;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_3_d1 <= p_Result_s_reg_14286;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_3_d1 <= tmp_data_V_1_reg_14241(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_3_d1 <= trunc_ln681_fu_3824_p1;
            else 
                l1_stripes_1_3_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_1_3_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_3_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln32_reg_14194, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage1_11001, trunc_ln39_fu_3872_p1, trunc_ln39_1_fu_3876_p1, trunc_ln39_1_reg_14261, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln39_2_fu_3966_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln39_3_fu_4076_p1, trunc_ln39_4_reg_14444, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln39_5_reg_14455, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln39_6_reg_14483, trunc_ln39_7_reg_14493, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln39_8_reg_14515, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln39_7_reg_14493 = ap_const_lv2_1) and (trunc_ln39_1_reg_14261 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln39_6_reg_14483 = ap_const_lv2_1) and (trunc_ln39_1_reg_14261 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln39_5_reg_14455 = ap_const_lv2_1) and (trunc_ln39_1_reg_14261 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln39_4_reg_14444 = ap_const_lv2_1) and (trunc_ln39_1_reg_14261 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_3_fu_4076_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_2_fu_3966_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_8_reg_14515 = ap_const_lv2_1) and (trunc_ln39_1_reg_14261 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_1_fu_3876_p1 = ap_const_lv3_3) and (trunc_ln39_fu_3872_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_1_3_we1 <= ap_const_logic_1;
        else 
            l1_stripes_1_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln92_8_reg_14699, zext_ln92_fu_4453_p1, ap_block_pp0_stage9, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_1_4_address0 <= zext_ln92_8_reg_14699(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_4_address0 <= zext_ln92_fu_4453_p1(10 - 1 downto 0);
            else 
                l1_stripes_1_4_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_1_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_4_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, zext_ln92_4_fu_4481_p1, zext_ln39_fu_3846_p1, zext_ln39_1_fu_3944_p1, ap_block_pp0_stage2, zext_ln39_2_fu_4054_p1, ap_block_pp0_stage3, zext_ln39_3_fu_4115_p1, ap_block_pp0_stage4, zext_ln39_4_fu_4201_p1, ap_block_pp0_stage5, zext_ln39_5_fu_4273_p1, ap_block_pp0_stage6, zext_ln39_6_fu_4368_p1, ap_block_pp0_stage7, zext_ln39_7_fu_4413_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_4_address1 <= zext_ln92_4_fu_4481_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_4_address1 <= zext_ln39_7_fu_4413_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_4_address1 <= zext_ln39_6_fu_4368_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_4_address1 <= zext_ln39_5_fu_4273_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_4_address1 <= zext_ln39_4_fu_4201_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_4_address1 <= zext_ln39_3_fu_4115_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_4_address1 <= zext_ln39_2_fu_4054_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_4_address1 <= zext_ln39_1_fu_3944_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_4_address1 <= zext_ln39_fu_3846_p1(10 - 1 downto 0);
            else 
                l1_stripes_1_4_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_1_4_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_1_4_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_1_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_1_4_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_1_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_4_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, tmp_data_V_1_reg_14241, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14286, p_Result_3_reg_14308, p_Result_4_reg_14330, p_Result_5_reg_14352, p_Result_6_reg_14374, p_Result_7_reg_14396, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, trunc_ln681_fu_3824_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_4_d1 <= p_Result_7_reg_14396;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_4_d1 <= p_Result_6_reg_14374;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_4_d1 <= p_Result_5_reg_14352;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_4_d1 <= p_Result_4_reg_14330;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_4_d1 <= p_Result_3_reg_14308;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_4_d1 <= p_Result_s_reg_14286;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_4_d1 <= tmp_data_V_1_reg_14241(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_4_d1 <= trunc_ln681_fu_3824_p1;
            else 
                l1_stripes_1_4_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_1_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_4_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln32_reg_14194, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage1_11001, trunc_ln39_fu_3872_p1, trunc_ln39_1_fu_3876_p1, trunc_ln39_1_reg_14261, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln39_2_fu_3966_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln39_3_fu_4076_p1, trunc_ln39_4_reg_14444, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln39_5_reg_14455, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln39_6_reg_14483, trunc_ln39_7_reg_14493, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln39_8_reg_14515, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln39_7_reg_14493 = ap_const_lv2_1) and (trunc_ln39_1_reg_14261 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln39_6_reg_14483 = ap_const_lv2_1) and (trunc_ln39_1_reg_14261 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln39_5_reg_14455 = ap_const_lv2_1) and (trunc_ln39_1_reg_14261 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln39_4_reg_14444 = ap_const_lv2_1) and (trunc_ln39_1_reg_14261 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_3_fu_4076_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_2_fu_3966_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_8_reg_14515 = ap_const_lv2_1) and (trunc_ln39_1_reg_14261 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((trunc_ln39_1_fu_3876_p1 = ap_const_lv3_4) and (trunc_ln39_fu_3872_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_1_4_we1 <= ap_const_logic_1;
        else 
            l1_stripes_1_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln92_8_reg_14699, zext_ln92_fu_4453_p1, ap_block_pp0_stage9, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_1_5_address0 <= zext_ln92_8_reg_14699(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_5_address0 <= zext_ln92_fu_4453_p1(10 - 1 downto 0);
            else 
                l1_stripes_1_5_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_1_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_5_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, zext_ln92_4_fu_4481_p1, zext_ln39_fu_3846_p1, zext_ln39_1_fu_3944_p1, ap_block_pp0_stage2, zext_ln39_2_fu_4054_p1, ap_block_pp0_stage3, zext_ln39_3_fu_4115_p1, ap_block_pp0_stage4, zext_ln39_4_fu_4201_p1, ap_block_pp0_stage5, zext_ln39_5_fu_4273_p1, ap_block_pp0_stage6, zext_ln39_6_fu_4368_p1, ap_block_pp0_stage7, zext_ln39_7_fu_4413_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_1_5_address1 <= zext_ln92_4_fu_4481_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_5_address1 <= zext_ln39_7_fu_4413_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_5_address1 <= zext_ln39_6_fu_4368_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_5_address1 <= zext_ln39_5_fu_4273_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_5_address1 <= zext_ln39_4_fu_4201_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_5_address1 <= zext_ln39_3_fu_4115_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_5_address1 <= zext_ln39_2_fu_4054_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_5_address1 <= zext_ln39_1_fu_3944_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_5_address1 <= zext_ln39_fu_3846_p1(10 - 1 downto 0);
            else 
                l1_stripes_1_5_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_1_5_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_1_5_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_1_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_1_5_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_1_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_1_5_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, tmp_data_V_1_reg_14241, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14286, p_Result_3_reg_14308, p_Result_4_reg_14330, p_Result_5_reg_14352, p_Result_6_reg_14374, p_Result_7_reg_14396, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, trunc_ln681_fu_3824_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_1_5_d1 <= p_Result_7_reg_14396;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_1_5_d1 <= p_Result_6_reg_14374;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_1_5_d1 <= p_Result_5_reg_14352;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_1_5_d1 <= p_Result_4_reg_14330;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_1_5_d1 <= p_Result_3_reg_14308;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_1_5_d1 <= p_Result_s_reg_14286;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_1_5_d1 <= tmp_data_V_1_reg_14241(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_1_5_d1 <= trunc_ln681_fu_3824_p1;
            else 
                l1_stripes_1_5_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_1_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_1_5_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln32_reg_14194, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage1_11001, trunc_ln39_fu_3872_p1, trunc_ln39_1_fu_3876_p1, trunc_ln39_1_reg_14261, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln39_2_fu_3966_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln39_3_fu_4076_p1, trunc_ln39_4_reg_14444, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln39_5_reg_14455, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln39_6_reg_14483, trunc_ln39_7_reg_14493, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln39_8_reg_14515, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln39_1_reg_14261 = ap_const_lv3_0)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_1)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_2)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_3)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln39_7_reg_14493 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_1_reg_14261 = ap_const_lv3_0)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_1)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_2)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_3)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln39_6_reg_14483 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_1_reg_14261 = ap_const_lv3_0)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_1)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_2)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_3)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln39_5_reg_14455 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_1_reg_14261 = ap_const_lv3_0)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_1)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_2)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_3)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln39_4_reg_14444 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_1_reg_14261 = ap_const_lv3_0)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_1)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_2)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_3)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_4)) and (trunc_ln39_3_fu_4076_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_1_reg_14261 = ap_const_lv3_0)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_1)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_2)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_3)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_4)) and (trunc_ln39_2_fu_3966_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_1_reg_14261 = ap_const_lv3_0)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_1)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_2)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_3)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_4)) and (trunc_ln39_8_reg_14515 = ap_const_lv2_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_1_fu_3876_p1 = ap_const_lv3_0)) and not((trunc_ln39_1_fu_3876_p1 = ap_const_lv3_1)) and not((trunc_ln39_1_fu_3876_p1 = ap_const_lv3_2)) and not((trunc_ln39_1_fu_3876_p1 = ap_const_lv3_3)) and not((trunc_ln39_1_fu_3876_p1 = ap_const_lv3_4)) and (trunc_ln39_fu_3872_p1 = ap_const_lv2_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_1_5_we1 <= ap_const_logic_1;
        else 
            l1_stripes_1_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln92_4_reg_14629, zext_ln92_fu_4453_p1, ap_block_pp0_stage9, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_2_0_address0 <= zext_ln92_4_reg_14629(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_0_address0 <= zext_ln92_fu_4453_p1(10 - 1 downto 0);
            else 
                l1_stripes_2_0_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_2_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, zext_ln92_8_fu_4503_p1, zext_ln39_fu_3846_p1, zext_ln39_1_fu_3944_p1, ap_block_pp0_stage2, zext_ln39_2_fu_4054_p1, ap_block_pp0_stage3, zext_ln39_3_fu_4115_p1, ap_block_pp0_stage4, zext_ln39_4_fu_4201_p1, ap_block_pp0_stage5, zext_ln39_5_fu_4273_p1, ap_block_pp0_stage6, zext_ln39_6_fu_4368_p1, ap_block_pp0_stage7, zext_ln39_7_fu_4413_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_0_address1 <= zext_ln92_8_fu_4503_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_0_address1 <= zext_ln39_7_fu_4413_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_0_address1 <= zext_ln39_6_fu_4368_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_0_address1 <= zext_ln39_5_fu_4273_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_0_address1 <= zext_ln39_4_fu_4201_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_0_address1 <= zext_ln39_3_fu_4115_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_0_address1 <= zext_ln39_2_fu_4054_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_0_address1 <= zext_ln39_1_fu_3944_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_0_address1 <= zext_ln39_fu_3846_p1(10 - 1 downto 0);
            else 
                l1_stripes_2_0_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_2_0_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_2_0_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_2_0_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_0_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, tmp_data_V_1_reg_14241, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14286, p_Result_3_reg_14308, p_Result_4_reg_14330, p_Result_5_reg_14352, p_Result_6_reg_14374, p_Result_7_reg_14396, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, trunc_ln681_fu_3824_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_0_d1 <= p_Result_7_reg_14396;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_0_d1 <= p_Result_6_reg_14374;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_0_d1 <= p_Result_5_reg_14352;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_0_d1 <= p_Result_4_reg_14330;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_0_d1 <= p_Result_3_reg_14308;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_0_d1 <= p_Result_s_reg_14286;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_0_d1 <= tmp_data_V_1_reg_14241(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_0_d1 <= trunc_ln681_fu_3824_p1;
            else 
                l1_stripes_2_0_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_2_0_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln32_reg_14194, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage1_11001, trunc_ln39_fu_3872_p1, trunc_ln39_1_fu_3876_p1, trunc_ln39_1_reg_14261, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln39_2_fu_3966_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln39_3_fu_4076_p1, trunc_ln39_4_reg_14444, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln39_5_reg_14455, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln39_6_reg_14483, trunc_ln39_7_reg_14493, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln39_8_reg_14515, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln39_7_reg_14493 = ap_const_lv2_0)) and not((trunc_ln39_7_reg_14493 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_6_reg_14483 = ap_const_lv2_0)) and not((trunc_ln39_6_reg_14483 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_5_reg_14455 = ap_const_lv2_0)) and not((trunc_ln39_5_reg_14455 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_4_reg_14444 = ap_const_lv2_0)) and not((trunc_ln39_4_reg_14444 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_3_fu_4076_p1 = ap_const_lv2_0)) and not((trunc_ln39_3_fu_4076_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_2_fu_3966_p1 = ap_const_lv2_0)) and not((trunc_ln39_2_fu_3966_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_8_reg_14515 = ap_const_lv2_0)) and not((trunc_ln39_8_reg_14515 = ap_const_lv2_1)) and (trunc_ln39_1_reg_14261 = ap_const_lv3_0) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_fu_3872_p1 = ap_const_lv2_0)) and not((trunc_ln39_fu_3872_p1 = ap_const_lv2_1)) and (trunc_ln39_1_fu_3876_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_2_0_we1 <= ap_const_logic_1;
        else 
            l1_stripes_2_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln92_4_reg_14629, zext_ln92_fu_4453_p1, ap_block_pp0_stage9, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_2_1_address0 <= zext_ln92_4_reg_14629(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_1_address0 <= zext_ln92_fu_4453_p1(10 - 1 downto 0);
            else 
                l1_stripes_2_1_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_2_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, zext_ln92_8_fu_4503_p1, zext_ln39_fu_3846_p1, zext_ln39_1_fu_3944_p1, ap_block_pp0_stage2, zext_ln39_2_fu_4054_p1, ap_block_pp0_stage3, zext_ln39_3_fu_4115_p1, ap_block_pp0_stage4, zext_ln39_4_fu_4201_p1, ap_block_pp0_stage5, zext_ln39_5_fu_4273_p1, ap_block_pp0_stage6, zext_ln39_6_fu_4368_p1, ap_block_pp0_stage7, zext_ln39_7_fu_4413_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_1_address1 <= zext_ln92_8_fu_4503_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_1_address1 <= zext_ln39_7_fu_4413_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_1_address1 <= zext_ln39_6_fu_4368_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_1_address1 <= zext_ln39_5_fu_4273_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_1_address1 <= zext_ln39_4_fu_4201_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_1_address1 <= zext_ln39_3_fu_4115_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_1_address1 <= zext_ln39_2_fu_4054_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_1_address1 <= zext_ln39_1_fu_3944_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_1_address1 <= zext_ln39_fu_3846_p1(10 - 1 downto 0);
            else 
                l1_stripes_2_1_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_2_1_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_2_1_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_2_1_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_1_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, tmp_data_V_1_reg_14241, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14286, p_Result_3_reg_14308, p_Result_4_reg_14330, p_Result_5_reg_14352, p_Result_6_reg_14374, p_Result_7_reg_14396, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, trunc_ln681_fu_3824_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_1_d1 <= p_Result_7_reg_14396;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_1_d1 <= p_Result_6_reg_14374;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_1_d1 <= p_Result_5_reg_14352;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_1_d1 <= p_Result_4_reg_14330;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_1_d1 <= p_Result_3_reg_14308;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_1_d1 <= p_Result_s_reg_14286;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_1_d1 <= tmp_data_V_1_reg_14241(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_1_d1 <= trunc_ln681_fu_3824_p1;
            else 
                l1_stripes_2_1_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_2_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln32_reg_14194, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage1_11001, trunc_ln39_fu_3872_p1, trunc_ln39_1_fu_3876_p1, trunc_ln39_1_reg_14261, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln39_2_fu_3966_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln39_3_fu_4076_p1, trunc_ln39_4_reg_14444, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln39_5_reg_14455, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln39_6_reg_14483, trunc_ln39_7_reg_14493, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln39_8_reg_14515, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln39_7_reg_14493 = ap_const_lv2_0)) and not((trunc_ln39_7_reg_14493 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_6_reg_14483 = ap_const_lv2_0)) and not((trunc_ln39_6_reg_14483 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_5_reg_14455 = ap_const_lv2_0)) and not((trunc_ln39_5_reg_14455 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_4_reg_14444 = ap_const_lv2_0)) and not((trunc_ln39_4_reg_14444 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_3_fu_4076_p1 = ap_const_lv2_0)) and not((trunc_ln39_3_fu_4076_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_2_fu_3966_p1 = ap_const_lv2_0)) and not((trunc_ln39_2_fu_3966_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_8_reg_14515 = ap_const_lv2_0)) and not((trunc_ln39_8_reg_14515 = ap_const_lv2_1)) and (trunc_ln39_1_reg_14261 = ap_const_lv3_1) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_fu_3872_p1 = ap_const_lv2_0)) and not((trunc_ln39_fu_3872_p1 = ap_const_lv2_1)) and (trunc_ln39_1_fu_3876_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_2_1_we1 <= ap_const_logic_1;
        else 
            l1_stripes_2_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln92_4_reg_14629, zext_ln92_fu_4453_p1, ap_block_pp0_stage9, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_2_2_address0 <= zext_ln92_4_reg_14629(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_2_address0 <= zext_ln92_fu_4453_p1(10 - 1 downto 0);
            else 
                l1_stripes_2_2_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_2_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, zext_ln92_8_fu_4503_p1, zext_ln39_fu_3846_p1, zext_ln39_1_fu_3944_p1, ap_block_pp0_stage2, zext_ln39_2_fu_4054_p1, ap_block_pp0_stage3, zext_ln39_3_fu_4115_p1, ap_block_pp0_stage4, zext_ln39_4_fu_4201_p1, ap_block_pp0_stage5, zext_ln39_5_fu_4273_p1, ap_block_pp0_stage6, zext_ln39_6_fu_4368_p1, ap_block_pp0_stage7, zext_ln39_7_fu_4413_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_2_address1 <= zext_ln92_8_fu_4503_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_2_address1 <= zext_ln39_7_fu_4413_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_2_address1 <= zext_ln39_6_fu_4368_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_2_address1 <= zext_ln39_5_fu_4273_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_2_address1 <= zext_ln39_4_fu_4201_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_2_address1 <= zext_ln39_3_fu_4115_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_2_address1 <= zext_ln39_2_fu_4054_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_2_address1 <= zext_ln39_1_fu_3944_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_2_address1 <= zext_ln39_fu_3846_p1(10 - 1 downto 0);
            else 
                l1_stripes_2_2_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_2_2_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_2_2_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_2_2_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_2_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_2_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, tmp_data_V_1_reg_14241, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14286, p_Result_3_reg_14308, p_Result_4_reg_14330, p_Result_5_reg_14352, p_Result_6_reg_14374, p_Result_7_reg_14396, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, trunc_ln681_fu_3824_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_2_d1 <= p_Result_7_reg_14396;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_2_d1 <= p_Result_6_reg_14374;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_2_d1 <= p_Result_5_reg_14352;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_2_d1 <= p_Result_4_reg_14330;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_2_d1 <= p_Result_3_reg_14308;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_2_d1 <= p_Result_s_reg_14286;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_2_d1 <= tmp_data_V_1_reg_14241(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_2_d1 <= trunc_ln681_fu_3824_p1;
            else 
                l1_stripes_2_2_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_2_2_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln32_reg_14194, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage1_11001, trunc_ln39_fu_3872_p1, trunc_ln39_1_fu_3876_p1, trunc_ln39_1_reg_14261, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln39_2_fu_3966_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln39_3_fu_4076_p1, trunc_ln39_4_reg_14444, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln39_5_reg_14455, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln39_6_reg_14483, trunc_ln39_7_reg_14493, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln39_8_reg_14515, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln39_7_reg_14493 = ap_const_lv2_0)) and not((trunc_ln39_7_reg_14493 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_6_reg_14483 = ap_const_lv2_0)) and not((trunc_ln39_6_reg_14483 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_5_reg_14455 = ap_const_lv2_0)) and not((trunc_ln39_5_reg_14455 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_4_reg_14444 = ap_const_lv2_0)) and not((trunc_ln39_4_reg_14444 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_3_fu_4076_p1 = ap_const_lv2_0)) and not((trunc_ln39_3_fu_4076_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_2_fu_3966_p1 = ap_const_lv2_0)) and not((trunc_ln39_2_fu_3966_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_8_reg_14515 = ap_const_lv2_0)) and not((trunc_ln39_8_reg_14515 = ap_const_lv2_1)) and (trunc_ln39_1_reg_14261 = ap_const_lv3_2) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_fu_3872_p1 = ap_const_lv2_0)) and not((trunc_ln39_fu_3872_p1 = ap_const_lv2_1)) and (trunc_ln39_1_fu_3876_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_2_2_we1 <= ap_const_logic_1;
        else 
            l1_stripes_2_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln92_4_reg_14629, zext_ln92_fu_4453_p1, ap_block_pp0_stage9, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_2_3_address0 <= zext_ln92_4_reg_14629(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_3_address0 <= zext_ln92_fu_4453_p1(10 - 1 downto 0);
            else 
                l1_stripes_2_3_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_2_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_3_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, zext_ln92_8_fu_4503_p1, zext_ln39_fu_3846_p1, zext_ln39_1_fu_3944_p1, ap_block_pp0_stage2, zext_ln39_2_fu_4054_p1, ap_block_pp0_stage3, zext_ln39_3_fu_4115_p1, ap_block_pp0_stage4, zext_ln39_4_fu_4201_p1, ap_block_pp0_stage5, zext_ln39_5_fu_4273_p1, ap_block_pp0_stage6, zext_ln39_6_fu_4368_p1, ap_block_pp0_stage7, zext_ln39_7_fu_4413_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_3_address1 <= zext_ln92_8_fu_4503_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_3_address1 <= zext_ln39_7_fu_4413_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_3_address1 <= zext_ln39_6_fu_4368_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_3_address1 <= zext_ln39_5_fu_4273_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_3_address1 <= zext_ln39_4_fu_4201_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_3_address1 <= zext_ln39_3_fu_4115_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_3_address1 <= zext_ln39_2_fu_4054_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_3_address1 <= zext_ln39_1_fu_3944_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_3_address1 <= zext_ln39_fu_3846_p1(10 - 1 downto 0);
            else 
                l1_stripes_2_3_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_2_3_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_2_3_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_2_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_2_3_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_2_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_3_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, tmp_data_V_1_reg_14241, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14286, p_Result_3_reg_14308, p_Result_4_reg_14330, p_Result_5_reg_14352, p_Result_6_reg_14374, p_Result_7_reg_14396, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, trunc_ln681_fu_3824_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_3_d1 <= p_Result_7_reg_14396;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_3_d1 <= p_Result_6_reg_14374;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_3_d1 <= p_Result_5_reg_14352;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_3_d1 <= p_Result_4_reg_14330;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_3_d1 <= p_Result_3_reg_14308;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_3_d1 <= p_Result_s_reg_14286;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_3_d1 <= tmp_data_V_1_reg_14241(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_3_d1 <= trunc_ln681_fu_3824_p1;
            else 
                l1_stripes_2_3_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_2_3_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_3_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln32_reg_14194, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage1_11001, trunc_ln39_fu_3872_p1, trunc_ln39_1_fu_3876_p1, trunc_ln39_1_reg_14261, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln39_2_fu_3966_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln39_3_fu_4076_p1, trunc_ln39_4_reg_14444, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln39_5_reg_14455, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln39_6_reg_14483, trunc_ln39_7_reg_14493, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln39_8_reg_14515, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln39_7_reg_14493 = ap_const_lv2_0)) and not((trunc_ln39_7_reg_14493 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_6_reg_14483 = ap_const_lv2_0)) and not((trunc_ln39_6_reg_14483 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_5_reg_14455 = ap_const_lv2_0)) and not((trunc_ln39_5_reg_14455 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_4_reg_14444 = ap_const_lv2_0)) and not((trunc_ln39_4_reg_14444 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_3_fu_4076_p1 = ap_const_lv2_0)) and not((trunc_ln39_3_fu_4076_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_2_fu_3966_p1 = ap_const_lv2_0)) and not((trunc_ln39_2_fu_3966_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_8_reg_14515 = ap_const_lv2_0)) and not((trunc_ln39_8_reg_14515 = ap_const_lv2_1)) and (trunc_ln39_1_reg_14261 = ap_const_lv3_3) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_fu_3872_p1 = ap_const_lv2_0)) and not((trunc_ln39_fu_3872_p1 = ap_const_lv2_1)) and (trunc_ln39_1_fu_3876_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_2_3_we1 <= ap_const_logic_1;
        else 
            l1_stripes_2_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln92_4_reg_14629, zext_ln92_fu_4453_p1, ap_block_pp0_stage9, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_2_4_address0 <= zext_ln92_4_reg_14629(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_4_address0 <= zext_ln92_fu_4453_p1(10 - 1 downto 0);
            else 
                l1_stripes_2_4_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_2_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_4_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, zext_ln92_8_fu_4503_p1, zext_ln39_fu_3846_p1, zext_ln39_1_fu_3944_p1, ap_block_pp0_stage2, zext_ln39_2_fu_4054_p1, ap_block_pp0_stage3, zext_ln39_3_fu_4115_p1, ap_block_pp0_stage4, zext_ln39_4_fu_4201_p1, ap_block_pp0_stage5, zext_ln39_5_fu_4273_p1, ap_block_pp0_stage6, zext_ln39_6_fu_4368_p1, ap_block_pp0_stage7, zext_ln39_7_fu_4413_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_4_address1 <= zext_ln92_8_fu_4503_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_4_address1 <= zext_ln39_7_fu_4413_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_4_address1 <= zext_ln39_6_fu_4368_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_4_address1 <= zext_ln39_5_fu_4273_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_4_address1 <= zext_ln39_4_fu_4201_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_4_address1 <= zext_ln39_3_fu_4115_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_4_address1 <= zext_ln39_2_fu_4054_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_4_address1 <= zext_ln39_1_fu_3944_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_4_address1 <= zext_ln39_fu_3846_p1(10 - 1 downto 0);
            else 
                l1_stripes_2_4_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_2_4_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_2_4_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_2_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_2_4_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_2_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_4_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, tmp_data_V_1_reg_14241, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14286, p_Result_3_reg_14308, p_Result_4_reg_14330, p_Result_5_reg_14352, p_Result_6_reg_14374, p_Result_7_reg_14396, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, trunc_ln681_fu_3824_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_4_d1 <= p_Result_7_reg_14396;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_4_d1 <= p_Result_6_reg_14374;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_4_d1 <= p_Result_5_reg_14352;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_4_d1 <= p_Result_4_reg_14330;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_4_d1 <= p_Result_3_reg_14308;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_4_d1 <= p_Result_s_reg_14286;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_4_d1 <= tmp_data_V_1_reg_14241(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_4_d1 <= trunc_ln681_fu_3824_p1;
            else 
                l1_stripes_2_4_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_2_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_4_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln32_reg_14194, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage1_11001, trunc_ln39_fu_3872_p1, trunc_ln39_1_fu_3876_p1, trunc_ln39_1_reg_14261, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln39_2_fu_3966_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln39_3_fu_4076_p1, trunc_ln39_4_reg_14444, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln39_5_reg_14455, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln39_6_reg_14483, trunc_ln39_7_reg_14493, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln39_8_reg_14515, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln39_7_reg_14493 = ap_const_lv2_0)) and not((trunc_ln39_7_reg_14493 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_6_reg_14483 = ap_const_lv2_0)) and not((trunc_ln39_6_reg_14483 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_5_reg_14455 = ap_const_lv2_0)) and not((trunc_ln39_5_reg_14455 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_4_reg_14444 = ap_const_lv2_0)) and not((trunc_ln39_4_reg_14444 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_3_fu_4076_p1 = ap_const_lv2_0)) and not((trunc_ln39_3_fu_4076_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_2_fu_3966_p1 = ap_const_lv2_0)) and not((trunc_ln39_2_fu_3966_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (trunc_ln39_1_reg_14261 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_8_reg_14515 = ap_const_lv2_0)) and not((trunc_ln39_8_reg_14515 = ap_const_lv2_1)) and (trunc_ln39_1_reg_14261 = ap_const_lv3_4) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_fu_3872_p1 = ap_const_lv2_0)) and not((trunc_ln39_fu_3872_p1 = ap_const_lv2_1)) and (trunc_ln39_1_fu_3876_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_2_4_we1 <= ap_const_logic_1;
        else 
            l1_stripes_2_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage9, zext_ln92_4_reg_14629, zext_ln92_fu_4453_p1, ap_block_pp0_stage9, ap_block_pp0_stage10)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                l1_stripes_2_5_address0 <= zext_ln92_4_reg_14629(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_5_address0 <= zext_ln92_fu_4453_p1(10 - 1 downto 0);
            else 
                l1_stripes_2_5_address0 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_2_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_5_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage9, zext_ln92_8_fu_4503_p1, zext_ln39_fu_3846_p1, zext_ln39_1_fu_3944_p1, ap_block_pp0_stage2, zext_ln39_2_fu_4054_p1, ap_block_pp0_stage3, zext_ln39_3_fu_4115_p1, ap_block_pp0_stage4, zext_ln39_4_fu_4201_p1, ap_block_pp0_stage5, zext_ln39_5_fu_4273_p1, ap_block_pp0_stage6, zext_ln39_6_fu_4368_p1, ap_block_pp0_stage7, zext_ln39_7_fu_4413_p1, ap_block_pp0_stage9)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                l1_stripes_2_5_address1 <= zext_ln92_8_fu_4503_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_5_address1 <= zext_ln39_7_fu_4413_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_5_address1 <= zext_ln39_6_fu_4368_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_5_address1 <= zext_ln39_5_fu_4273_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_5_address1 <= zext_ln39_4_fu_4201_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_5_address1 <= zext_ln39_3_fu_4115_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_5_address1 <= zext_ln39_2_fu_4054_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_5_address1 <= zext_ln39_1_fu_3944_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_5_address1 <= zext_ln39_fu_3846_p1(10 - 1 downto 0);
            else 
                l1_stripes_2_5_address1 <= "XXXXXXXXXX";
            end if;
        else 
            l1_stripes_2_5_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_2_5_ce0 <= ap_const_logic_1;
        else 
            l1_stripes_2_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_block_pp0_stage8_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_2_5_ce1 <= ap_const_logic_1;
        else 
            l1_stripes_2_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    l1_stripes_2_5_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, tmp_data_V_1_reg_14241, ap_CS_fsm_pp0_stage2, p_Result_s_reg_14286, p_Result_3_reg_14308, p_Result_4_reg_14330, p_Result_5_reg_14352, p_Result_6_reg_14374, p_Result_7_reg_14396, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, trunc_ln681_fu_3824_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                l1_stripes_2_5_d1 <= p_Result_7_reg_14396;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                l1_stripes_2_5_d1 <= p_Result_6_reg_14374;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                l1_stripes_2_5_d1 <= p_Result_5_reg_14352;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                l1_stripes_2_5_d1 <= p_Result_4_reg_14330;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                l1_stripes_2_5_d1 <= p_Result_3_reg_14308;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                l1_stripes_2_5_d1 <= p_Result_s_reg_14286;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                l1_stripes_2_5_d1 <= tmp_data_V_1_reg_14241(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                l1_stripes_2_5_d1 <= trunc_ln681_fu_3824_p1;
            else 
                l1_stripes_2_5_d1 <= "XXXXXXXX";
            end if;
        else 
            l1_stripes_2_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    l1_stripes_2_5_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage1, icmp_ln32_reg_14194, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage1_11001, trunc_ln39_fu_3872_p1, trunc_ln39_1_fu_3876_p1, trunc_ln39_1_reg_14261, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, trunc_ln39_2_fu_3966_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, trunc_ln39_3_fu_4076_p1, trunc_ln39_4_reg_14444, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, trunc_ln39_5_reg_14455, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, trunc_ln39_6_reg_14483, trunc_ln39_7_reg_14493, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, trunc_ln39_8_reg_14515, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001)
    begin
        if (((not((trunc_ln39_7_reg_14493 = ap_const_lv2_0)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_0)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_1)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_2)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_3)) and not((trunc_ln39_7_reg_14493 = ap_const_lv2_1)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_6_reg_14483 = ap_const_lv2_0)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_0)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_1)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_2)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_3)) and not((trunc_ln39_6_reg_14483 = ap_const_lv2_1)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_5_reg_14455 = ap_const_lv2_0)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_0)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_1)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_2)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_3)) and not((trunc_ln39_5_reg_14455 = ap_const_lv2_1)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_4_reg_14444 = ap_const_lv2_0)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_0)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_1)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_2)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_3)) and not((trunc_ln39_4_reg_14444 = ap_const_lv2_1)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_3_fu_4076_p1 = ap_const_lv2_0)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_0)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_1)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_2)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_3)) and not((trunc_ln39_3_fu_4076_p1 = ap_const_lv2_1)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_2_fu_3966_p1 = ap_const_lv2_0)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_0)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_1)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_2)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_3)) and not((trunc_ln39_2_fu_3966_p1 = ap_const_lv2_1)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_4)) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_8_reg_14515 = ap_const_lv2_0)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_0)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_1)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_2)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_3)) and not((trunc_ln39_8_reg_14515 = ap_const_lv2_1)) and not((trunc_ln39_1_reg_14261 = ap_const_lv3_4)) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or (not((trunc_ln39_fu_3872_p1 = ap_const_lv2_0)) and not((trunc_ln39_1_fu_3876_p1 = ap_const_lv3_0)) and not((trunc_ln39_1_fu_3876_p1 = ap_const_lv3_1)) and not((trunc_ln39_1_fu_3876_p1 = ap_const_lv3_2)) and not((trunc_ln39_1_fu_3876_p1 = ap_const_lv3_3)) and not((trunc_ln39_1_fu_3876_p1 = ap_const_lv3_4)) and not((trunc_ln39_fu_3872_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (icmp_ln32_reg_14194 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            l1_stripes_2_5_we1 <= ap_const_logic_1;
        else 
            l1_stripes_2_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage17, zext_ln179_fu_7610_p1, ap_CS_fsm_pp0_stage18, zext_ln179_35_fu_7832_p1, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_0_0_address0 <= zext_ln179_35_fu_7832_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_0_0_address0 <= zext_ln179_fu_7610_p1(9 - 1 downto 0);
            else 
                l2_stripes_0_0_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_0_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, zext_ln131_fu_7368_p1, ap_CS_fsm_pp0_stage17, zext_ln179_18_fu_7632_p1, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_0_0_address1 <= zext_ln179_18_fu_7632_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_0_0_address1 <= zext_ln131_fu_7368_p1(9 - 1 downto 0);
            else 
                l2_stripes_0_0_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_0_0_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_0_0_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_0_0_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_0_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_0_0_d1 <= select_ln124_fu_7325_p3(12 downto 5);

    l2_stripes_0_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln66_reg_14206, icmp_ln127_reg_14223, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, trunc_ln131_fu_7384_p1)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (icmp_ln127_reg_14223 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (trunc_ln131_fu_7384_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then 
            l2_stripes_0_0_we1 <= ap_const_logic_1;
        else 
            l2_stripes_0_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage17, zext_ln179_fu_7610_p1, ap_CS_fsm_pp0_stage18, zext_ln179_35_fu_7832_p1, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_0_1_address0 <= zext_ln179_35_fu_7832_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_0_1_address0 <= zext_ln179_fu_7610_p1(9 - 1 downto 0);
            else 
                l2_stripes_0_1_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_0_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, zext_ln131_fu_7368_p1, ap_CS_fsm_pp0_stage17, zext_ln179_18_fu_7632_p1, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_0_1_address1 <= zext_ln179_18_fu_7632_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_0_1_address1 <= zext_ln131_fu_7368_p1(9 - 1 downto 0);
            else 
                l2_stripes_0_1_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_0_1_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_0_1_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_0_1_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_0_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_0_1_d1 <= select_ln124_fu_7325_p3(12 downto 5);

    l2_stripes_0_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln66_reg_14206, icmp_ln127_reg_14223, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, trunc_ln131_fu_7384_p1)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (icmp_ln127_reg_14223 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (trunc_ln131_fu_7384_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then 
            l2_stripes_0_1_we1 <= ap_const_logic_1;
        else 
            l2_stripes_0_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage17, zext_ln179_fu_7610_p1, ap_CS_fsm_pp0_stage18, zext_ln179_35_fu_7832_p1, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_0_2_address0 <= zext_ln179_35_fu_7832_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_0_2_address0 <= zext_ln179_fu_7610_p1(9 - 1 downto 0);
            else 
                l2_stripes_0_2_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_0_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, zext_ln131_fu_7368_p1, ap_CS_fsm_pp0_stage17, zext_ln179_18_fu_7632_p1, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_0_2_address1 <= zext_ln179_18_fu_7632_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_0_2_address1 <= zext_ln131_fu_7368_p1(9 - 1 downto 0);
            else 
                l2_stripes_0_2_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_0_2_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_0_2_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_0_2_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_0_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_0_2_d1 <= select_ln124_fu_7325_p3(12 downto 5);

    l2_stripes_0_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln66_reg_14206, icmp_ln127_reg_14223, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, trunc_ln131_fu_7384_p1)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (icmp_ln127_reg_14223 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (trunc_ln131_fu_7384_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then 
            l2_stripes_0_2_we1 <= ap_const_logic_1;
        else 
            l2_stripes_0_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage17, zext_ln179_fu_7610_p1, ap_CS_fsm_pp0_stage18, zext_ln179_35_fu_7832_p1, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_0_3_address0 <= zext_ln179_35_fu_7832_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_0_3_address0 <= zext_ln179_fu_7610_p1(9 - 1 downto 0);
            else 
                l2_stripes_0_3_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_0_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_3_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, zext_ln131_fu_7368_p1, ap_CS_fsm_pp0_stage17, zext_ln179_18_fu_7632_p1, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_0_3_address1 <= zext_ln179_18_fu_7632_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_0_3_address1 <= zext_ln131_fu_7368_p1(9 - 1 downto 0);
            else 
                l2_stripes_0_3_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_0_3_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_0_3_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_0_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_0_3_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_0_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_0_3_d1 <= select_ln124_fu_7325_p3(12 downto 5);

    l2_stripes_0_3_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln66_reg_14206, icmp_ln127_reg_14223, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, trunc_ln131_fu_7384_p1)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (icmp_ln127_reg_14223 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (trunc_ln131_fu_7384_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then 
            l2_stripes_0_3_we1 <= ap_const_logic_1;
        else 
            l2_stripes_0_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage17, zext_ln179_fu_7610_p1, ap_CS_fsm_pp0_stage18, zext_ln179_35_fu_7832_p1, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_0_4_address0 <= zext_ln179_35_fu_7832_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_0_4_address0 <= zext_ln179_fu_7610_p1(9 - 1 downto 0);
            else 
                l2_stripes_0_4_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_0_4_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_4_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, zext_ln131_fu_7368_p1, ap_CS_fsm_pp0_stage17, zext_ln179_18_fu_7632_p1, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_0_4_address1 <= zext_ln179_18_fu_7632_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_0_4_address1 <= zext_ln131_fu_7368_p1(9 - 1 downto 0);
            else 
                l2_stripes_0_4_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_0_4_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_0_4_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_0_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_0_4_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_0_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_0_4_d1 <= select_ln124_fu_7325_p3(12 downto 5);

    l2_stripes_0_4_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln66_reg_14206, icmp_ln127_reg_14223, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, trunc_ln131_fu_7384_p1)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (icmp_ln127_reg_14223 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (trunc_ln131_fu_7384_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then 
            l2_stripes_0_4_we1 <= ap_const_logic_1;
        else 
            l2_stripes_0_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage17, zext_ln179_fu_7610_p1, ap_CS_fsm_pp0_stage18, zext_ln179_35_fu_7832_p1, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_0_5_address0 <= zext_ln179_35_fu_7832_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_0_5_address0 <= zext_ln179_fu_7610_p1(9 - 1 downto 0);
            else 
                l2_stripes_0_5_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_0_5_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_5_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, zext_ln131_fu_7368_p1, ap_CS_fsm_pp0_stage17, zext_ln179_18_fu_7632_p1, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_0_5_address1 <= zext_ln179_18_fu_7632_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_0_5_address1 <= zext_ln131_fu_7368_p1(9 - 1 downto 0);
            else 
                l2_stripes_0_5_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_0_5_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_0_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_0_5_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_0_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_0_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_0_5_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_0_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_0_5_d1 <= select_ln124_fu_7325_p3(12 downto 5);

    l2_stripes_0_5_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln66_reg_14206, icmp_ln127_reg_14223, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, trunc_ln131_fu_7384_p1)
    begin
        if ((not((trunc_ln131_fu_7384_p1 = ap_const_lv3_0)) and not((trunc_ln131_fu_7384_p1 = ap_const_lv3_1)) and not((trunc_ln131_fu_7384_p1 = ap_const_lv3_2)) and not((trunc_ln131_fu_7384_p1 = ap_const_lv3_3)) and not((trunc_ln131_fu_7384_p1 = ap_const_lv3_4)) and (ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (icmp_ln127_reg_14223 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then 
            l2_stripes_0_5_we1 <= ap_const_logic_1;
        else 
            l2_stripes_0_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln179_reg_15960, ap_CS_fsm_pp0_stage18, zext_ln179_35_reg_16429, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_1_0_address0 <= zext_ln179_35_reg_16429(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_1_0_address0 <= zext_ln179_reg_15960(9 - 1 downto 0);
            else 
                l2_stripes_1_0_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_1_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln131_reg_15708, ap_CS_fsm_pp0_stage17, zext_ln179_18_reg_16036, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_1_0_address1 <= zext_ln179_18_reg_16036(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_1_0_address1 <= zext_ln131_reg_15708(9 - 1 downto 0);
            else 
                l2_stripes_1_0_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_1_0_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_1_0_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_1_0_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_1_0_d1 <= select_ln124_1_fu_7439_p3(12 downto 5);

    l2_stripes_1_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln66_reg_14206, icmp_ln127_reg_14223, trunc_ln131_reg_15724, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (icmp_ln127_reg_14223 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (trunc_ln131_reg_15724 = ap_const_lv3_0))) then 
            l2_stripes_1_0_we1 <= ap_const_logic_1;
        else 
            l2_stripes_1_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln179_reg_15960, ap_CS_fsm_pp0_stage18, zext_ln179_35_reg_16429, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_1_1_address0 <= zext_ln179_35_reg_16429(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_1_1_address0 <= zext_ln179_reg_15960(9 - 1 downto 0);
            else 
                l2_stripes_1_1_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_1_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln131_reg_15708, ap_CS_fsm_pp0_stage17, zext_ln179_18_reg_16036, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_1_1_address1 <= zext_ln179_18_reg_16036(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_1_1_address1 <= zext_ln131_reg_15708(9 - 1 downto 0);
            else 
                l2_stripes_1_1_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_1_1_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_1_1_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_1_1_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_1_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_1_1_d1 <= select_ln124_1_fu_7439_p3(12 downto 5);

    l2_stripes_1_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln66_reg_14206, icmp_ln127_reg_14223, trunc_ln131_reg_15724, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (icmp_ln127_reg_14223 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (trunc_ln131_reg_15724 = ap_const_lv3_1))) then 
            l2_stripes_1_1_we1 <= ap_const_logic_1;
        else 
            l2_stripes_1_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln179_reg_15960, ap_CS_fsm_pp0_stage18, zext_ln179_35_reg_16429, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_1_2_address0 <= zext_ln179_35_reg_16429(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_1_2_address0 <= zext_ln179_reg_15960(9 - 1 downto 0);
            else 
                l2_stripes_1_2_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_1_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln131_reg_15708, ap_CS_fsm_pp0_stage17, zext_ln179_18_reg_16036, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_1_2_address1 <= zext_ln179_18_reg_16036(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_1_2_address1 <= zext_ln131_reg_15708(9 - 1 downto 0);
            else 
                l2_stripes_1_2_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_1_2_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_1_2_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_1_2_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_1_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_1_2_d1 <= select_ln124_1_fu_7439_p3(12 downto 5);

    l2_stripes_1_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln66_reg_14206, icmp_ln127_reg_14223, trunc_ln131_reg_15724, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (icmp_ln127_reg_14223 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (trunc_ln131_reg_15724 = ap_const_lv3_2))) then 
            l2_stripes_1_2_we1 <= ap_const_logic_1;
        else 
            l2_stripes_1_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln179_reg_15960, ap_CS_fsm_pp0_stage18, zext_ln179_35_reg_16429, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_1_3_address0 <= zext_ln179_35_reg_16429(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_1_3_address0 <= zext_ln179_reg_15960(9 - 1 downto 0);
            else 
                l2_stripes_1_3_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_1_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_3_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln131_reg_15708, ap_CS_fsm_pp0_stage17, zext_ln179_18_reg_16036, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_1_3_address1 <= zext_ln179_18_reg_16036(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_1_3_address1 <= zext_ln131_reg_15708(9 - 1 downto 0);
            else 
                l2_stripes_1_3_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_1_3_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_1_3_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_1_3_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_1_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_1_3_d1 <= select_ln124_1_fu_7439_p3(12 downto 5);

    l2_stripes_1_3_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln66_reg_14206, icmp_ln127_reg_14223, trunc_ln131_reg_15724, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (icmp_ln127_reg_14223 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (trunc_ln131_reg_15724 = ap_const_lv3_3))) then 
            l2_stripes_1_3_we1 <= ap_const_logic_1;
        else 
            l2_stripes_1_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln179_reg_15960, ap_CS_fsm_pp0_stage18, zext_ln179_35_reg_16429, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_1_4_address0 <= zext_ln179_35_reg_16429(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_1_4_address0 <= zext_ln179_reg_15960(9 - 1 downto 0);
            else 
                l2_stripes_1_4_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_1_4_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_4_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln131_reg_15708, ap_CS_fsm_pp0_stage17, zext_ln179_18_reg_16036, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_1_4_address1 <= zext_ln179_18_reg_16036(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_1_4_address1 <= zext_ln131_reg_15708(9 - 1 downto 0);
            else 
                l2_stripes_1_4_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_1_4_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_1_4_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_1_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_1_4_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_1_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_1_4_d1 <= select_ln124_1_fu_7439_p3(12 downto 5);

    l2_stripes_1_4_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln66_reg_14206, icmp_ln127_reg_14223, trunc_ln131_reg_15724, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (icmp_ln127_reg_14223 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (trunc_ln131_reg_15724 = ap_const_lv3_4))) then 
            l2_stripes_1_4_we1 <= ap_const_logic_1;
        else 
            l2_stripes_1_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln179_reg_15960, ap_CS_fsm_pp0_stage18, zext_ln179_35_reg_16429, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_1_5_address0 <= zext_ln179_35_reg_16429(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_1_5_address0 <= zext_ln179_reg_15960(9 - 1 downto 0);
            else 
                l2_stripes_1_5_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_1_5_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_5_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln131_reg_15708, ap_CS_fsm_pp0_stage17, zext_ln179_18_reg_16036, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_1_5_address1 <= zext_ln179_18_reg_16036(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_1_5_address1 <= zext_ln131_reg_15708(9 - 1 downto 0);
            else 
                l2_stripes_1_5_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_1_5_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_1_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_1_5_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_1_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_1_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_1_5_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_1_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_1_5_d1 <= select_ln124_1_fu_7439_p3(12 downto 5);

    l2_stripes_1_5_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln66_reg_14206, icmp_ln127_reg_14223, trunc_ln131_reg_15724, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((not((trunc_ln131_reg_15724 = ap_const_lv3_0)) and not((trunc_ln131_reg_15724 = ap_const_lv3_1)) and not((trunc_ln131_reg_15724 = ap_const_lv3_2)) and not((trunc_ln131_reg_15724 = ap_const_lv3_3)) and not((trunc_ln131_reg_15724 = ap_const_lv3_4)) and (ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (icmp_ln127_reg_14223 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001))) then 
            l2_stripes_1_5_we1 <= ap_const_logic_1;
        else 
            l2_stripes_1_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage17, zext_ln179_fu_7610_p1, ap_CS_fsm_pp0_stage18, zext_ln179_35_fu_7832_p1, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_2_0_address0 <= zext_ln179_35_fu_7832_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_2_0_address0 <= zext_ln179_fu_7610_p1(9 - 1 downto 0);
            else 
                l2_stripes_2_0_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_2_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, zext_ln131_fu_7368_p1, ap_CS_fsm_pp0_stage17, zext_ln179_18_fu_7632_p1, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_2_0_address1 <= zext_ln179_18_fu_7632_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_2_0_address1 <= zext_ln131_fu_7368_p1(9 - 1 downto 0);
            else 
                l2_stripes_2_0_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_2_0_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_2_0_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_2_0_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_2_0_d1 <= select_ln124_2_fu_7341_p3(12 downto 5);

    l2_stripes_2_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln66_reg_14206, icmp_ln127_reg_14223, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, trunc_ln131_fu_7384_p1)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (icmp_ln127_reg_14223 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (trunc_ln131_fu_7384_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then 
            l2_stripes_2_0_we1 <= ap_const_logic_1;
        else 
            l2_stripes_2_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage17, zext_ln179_fu_7610_p1, ap_CS_fsm_pp0_stage18, zext_ln179_35_fu_7832_p1, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_2_1_address0 <= zext_ln179_35_fu_7832_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_2_1_address0 <= zext_ln179_fu_7610_p1(9 - 1 downto 0);
            else 
                l2_stripes_2_1_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_2_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, zext_ln131_fu_7368_p1, ap_CS_fsm_pp0_stage17, zext_ln179_18_fu_7632_p1, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_2_1_address1 <= zext_ln179_18_fu_7632_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_2_1_address1 <= zext_ln131_fu_7368_p1(9 - 1 downto 0);
            else 
                l2_stripes_2_1_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_2_1_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_2_1_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_2_1_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_2_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_2_1_d1 <= select_ln124_2_fu_7341_p3(12 downto 5);

    l2_stripes_2_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln66_reg_14206, icmp_ln127_reg_14223, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, trunc_ln131_fu_7384_p1)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (icmp_ln127_reg_14223 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (trunc_ln131_fu_7384_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then 
            l2_stripes_2_1_we1 <= ap_const_logic_1;
        else 
            l2_stripes_2_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage17, zext_ln179_fu_7610_p1, ap_CS_fsm_pp0_stage18, zext_ln179_35_fu_7832_p1, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_2_2_address0 <= zext_ln179_35_fu_7832_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_2_2_address0 <= zext_ln179_fu_7610_p1(9 - 1 downto 0);
            else 
                l2_stripes_2_2_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_2_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, zext_ln131_fu_7368_p1, ap_CS_fsm_pp0_stage17, zext_ln179_18_fu_7632_p1, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_2_2_address1 <= zext_ln179_18_fu_7632_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_2_2_address1 <= zext_ln131_fu_7368_p1(9 - 1 downto 0);
            else 
                l2_stripes_2_2_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_2_2_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_2_2_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_2_2_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_2_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_2_2_d1 <= select_ln124_2_fu_7341_p3(12 downto 5);

    l2_stripes_2_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln66_reg_14206, icmp_ln127_reg_14223, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, trunc_ln131_fu_7384_p1)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (icmp_ln127_reg_14223 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (trunc_ln131_fu_7384_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then 
            l2_stripes_2_2_we1 <= ap_const_logic_1;
        else 
            l2_stripes_2_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage17, zext_ln179_fu_7610_p1, ap_CS_fsm_pp0_stage18, zext_ln179_35_fu_7832_p1, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_2_3_address0 <= zext_ln179_35_fu_7832_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_2_3_address0 <= zext_ln179_fu_7610_p1(9 - 1 downto 0);
            else 
                l2_stripes_2_3_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_2_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_3_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, zext_ln131_fu_7368_p1, ap_CS_fsm_pp0_stage17, zext_ln179_18_fu_7632_p1, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_2_3_address1 <= zext_ln179_18_fu_7632_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_2_3_address1 <= zext_ln131_fu_7368_p1(9 - 1 downto 0);
            else 
                l2_stripes_2_3_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_2_3_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_2_3_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_2_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_2_3_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_2_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_2_3_d1 <= select_ln124_2_fu_7341_p3(12 downto 5);

    l2_stripes_2_3_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln66_reg_14206, icmp_ln127_reg_14223, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, trunc_ln131_fu_7384_p1)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (icmp_ln127_reg_14223 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (trunc_ln131_fu_7384_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then 
            l2_stripes_2_3_we1 <= ap_const_logic_1;
        else 
            l2_stripes_2_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage17, zext_ln179_fu_7610_p1, ap_CS_fsm_pp0_stage18, zext_ln179_35_fu_7832_p1, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_2_4_address0 <= zext_ln179_35_fu_7832_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_2_4_address0 <= zext_ln179_fu_7610_p1(9 - 1 downto 0);
            else 
                l2_stripes_2_4_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_2_4_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_4_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, zext_ln131_fu_7368_p1, ap_CS_fsm_pp0_stage17, zext_ln179_18_fu_7632_p1, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_2_4_address1 <= zext_ln179_18_fu_7632_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_2_4_address1 <= zext_ln131_fu_7368_p1(9 - 1 downto 0);
            else 
                l2_stripes_2_4_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_2_4_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_2_4_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_2_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_2_4_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_2_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_2_4_d1 <= select_ln124_2_fu_7341_p3(12 downto 5);

    l2_stripes_2_4_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln66_reg_14206, icmp_ln127_reg_14223, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, trunc_ln131_fu_7384_p1)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (icmp_ln127_reg_14223 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (trunc_ln131_fu_7384_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then 
            l2_stripes_2_4_we1 <= ap_const_logic_1;
        else 
            l2_stripes_2_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage17, zext_ln179_fu_7610_p1, ap_CS_fsm_pp0_stage18, zext_ln179_35_fu_7832_p1, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_2_5_address0 <= zext_ln179_35_fu_7832_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_2_5_address0 <= zext_ln179_fu_7610_p1(9 - 1 downto 0);
            else 
                l2_stripes_2_5_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_2_5_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_5_address1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, zext_ln131_fu_7368_p1, ap_CS_fsm_pp0_stage17, zext_ln179_18_fu_7632_p1, ap_block_pp0_stage16, ap_block_pp0_stage17)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_2_5_address1 <= zext_ln179_18_fu_7632_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
                l2_stripes_2_5_address1 <= zext_ln131_fu_7368_p1(9 - 1 downto 0);
            else 
                l2_stripes_2_5_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_2_5_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_2_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_2_5_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_2_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_2_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001)))) then 
            l2_stripes_2_5_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_2_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_2_5_d1 <= select_ln124_2_fu_7341_p3(12 downto 5);

    l2_stripes_2_5_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln66_reg_14206, icmp_ln127_reg_14223, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, trunc_ln131_fu_7384_p1)
    begin
        if ((not((trunc_ln131_fu_7384_p1 = ap_const_lv3_0)) and not((trunc_ln131_fu_7384_p1 = ap_const_lv3_1)) and not((trunc_ln131_fu_7384_p1 = ap_const_lv3_2)) and not((trunc_ln131_fu_7384_p1 = ap_const_lv3_3)) and not((trunc_ln131_fu_7384_p1 = ap_const_lv3_4)) and (ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (icmp_ln127_reg_14223 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16_11001))) then 
            l2_stripes_2_5_we1 <= ap_const_logic_1;
        else 
            l2_stripes_2_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_0_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln179_reg_15960, ap_CS_fsm_pp0_stage18, zext_ln179_35_reg_16429, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_3_0_address0 <= zext_ln179_35_reg_16429(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_3_0_address0 <= zext_ln179_reg_15960(9 - 1 downto 0);
            else 
                l2_stripes_3_0_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_3_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_0_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln131_reg_15708, ap_CS_fsm_pp0_stage17, zext_ln179_18_reg_16036, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_3_0_address1 <= zext_ln179_18_reg_16036(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_3_0_address1 <= zext_ln131_reg_15708(9 - 1 downto 0);
            else 
                l2_stripes_3_0_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_3_0_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_3_0_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_3_0_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_3_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_3_0_d1 <= select_ln124_3_fu_7455_p3(12 downto 5);

    l2_stripes_3_0_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln66_reg_14206, icmp_ln127_reg_14223, trunc_ln131_reg_15724, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (icmp_ln127_reg_14223 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (trunc_ln131_reg_15724 = ap_const_lv3_0))) then 
            l2_stripes_3_0_we1 <= ap_const_logic_1;
        else 
            l2_stripes_3_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_1_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln179_reg_15960, ap_CS_fsm_pp0_stage18, zext_ln179_35_reg_16429, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_3_1_address0 <= zext_ln179_35_reg_16429(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_3_1_address0 <= zext_ln179_reg_15960(9 - 1 downto 0);
            else 
                l2_stripes_3_1_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_3_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_1_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln131_reg_15708, ap_CS_fsm_pp0_stage17, zext_ln179_18_reg_16036, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_3_1_address1 <= zext_ln179_18_reg_16036(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_3_1_address1 <= zext_ln131_reg_15708(9 - 1 downto 0);
            else 
                l2_stripes_3_1_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_3_1_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_3_1_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_3_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_3_1_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_3_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_3_1_d1 <= select_ln124_3_fu_7455_p3(12 downto 5);

    l2_stripes_3_1_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln66_reg_14206, icmp_ln127_reg_14223, trunc_ln131_reg_15724, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (icmp_ln127_reg_14223 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (trunc_ln131_reg_15724 = ap_const_lv3_1))) then 
            l2_stripes_3_1_we1 <= ap_const_logic_1;
        else 
            l2_stripes_3_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_2_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln179_reg_15960, ap_CS_fsm_pp0_stage18, zext_ln179_35_reg_16429, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_3_2_address0 <= zext_ln179_35_reg_16429(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_3_2_address0 <= zext_ln179_reg_15960(9 - 1 downto 0);
            else 
                l2_stripes_3_2_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_3_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_2_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln131_reg_15708, ap_CS_fsm_pp0_stage17, zext_ln179_18_reg_16036, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_3_2_address1 <= zext_ln179_18_reg_16036(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_3_2_address1 <= zext_ln131_reg_15708(9 - 1 downto 0);
            else 
                l2_stripes_3_2_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_3_2_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_3_2_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_3_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_3_2_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_3_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_3_2_d1 <= select_ln124_3_fu_7455_p3(12 downto 5);

    l2_stripes_3_2_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln66_reg_14206, icmp_ln127_reg_14223, trunc_ln131_reg_15724, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (icmp_ln127_reg_14223 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (trunc_ln131_reg_15724 = ap_const_lv3_2))) then 
            l2_stripes_3_2_we1 <= ap_const_logic_1;
        else 
            l2_stripes_3_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_3_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln179_reg_15960, ap_CS_fsm_pp0_stage18, zext_ln179_35_reg_16429, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_3_3_address0 <= zext_ln179_35_reg_16429(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_3_3_address0 <= zext_ln179_reg_15960(9 - 1 downto 0);
            else 
                l2_stripes_3_3_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_3_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_3_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln131_reg_15708, ap_CS_fsm_pp0_stage17, zext_ln179_18_reg_16036, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_3_3_address1 <= zext_ln179_18_reg_16036(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_3_3_address1 <= zext_ln131_reg_15708(9 - 1 downto 0);
            else 
                l2_stripes_3_3_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_3_3_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_3_3_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_3_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_3_3_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_3_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_3_3_d1 <= select_ln124_3_fu_7455_p3(12 downto 5);

    l2_stripes_3_3_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln66_reg_14206, icmp_ln127_reg_14223, trunc_ln131_reg_15724, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (icmp_ln127_reg_14223 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (trunc_ln131_reg_15724 = ap_const_lv3_3))) then 
            l2_stripes_3_3_we1 <= ap_const_logic_1;
        else 
            l2_stripes_3_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_4_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln179_reg_15960, ap_CS_fsm_pp0_stage18, zext_ln179_35_reg_16429, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_3_4_address0 <= zext_ln179_35_reg_16429(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_3_4_address0 <= zext_ln179_reg_15960(9 - 1 downto 0);
            else 
                l2_stripes_3_4_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_3_4_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_4_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln131_reg_15708, ap_CS_fsm_pp0_stage17, zext_ln179_18_reg_16036, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_3_4_address1 <= zext_ln179_18_reg_16036(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_3_4_address1 <= zext_ln131_reg_15708(9 - 1 downto 0);
            else 
                l2_stripes_3_4_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_3_4_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_3_4_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_3_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_3_4_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_3_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_3_4_d1 <= select_ln124_3_fu_7455_p3(12 downto 5);

    l2_stripes_3_4_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln66_reg_14206, icmp_ln127_reg_14223, trunc_ln131_reg_15724, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (icmp_ln127_reg_14223 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (trunc_ln131_reg_15724 = ap_const_lv3_4))) then 
            l2_stripes_3_4_we1 <= ap_const_logic_1;
        else 
            l2_stripes_3_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_5_address0_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln179_reg_15960, ap_CS_fsm_pp0_stage18, zext_ln179_35_reg_16429, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage18, ap_block_pp0_stage19)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
                l2_stripes_3_5_address0 <= zext_ln179_35_reg_16429(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_3_5_address0 <= zext_ln179_reg_15960(9 - 1 downto 0);
            else 
                l2_stripes_3_5_address0 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_3_5_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_5_address1_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln131_reg_15708, ap_CS_fsm_pp0_stage17, zext_ln179_18_reg_16036, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage17, ap_block_pp0_stage18)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
                l2_stripes_3_5_address1 <= zext_ln179_18_reg_16036(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
                l2_stripes_3_5_address1 <= zext_ln131_reg_15708(9 - 1 downto 0);
            else 
                l2_stripes_3_5_address1 <= "XXXXXXXXX";
            end if;
        else 
            l2_stripes_3_5_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    l2_stripes_3_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)))) then 
            l2_stripes_3_5_ce0 <= ap_const_logic_1;
        else 
            l2_stripes_3_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    l2_stripes_3_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001)
    begin
        if ((((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001)) or ((ap_const_logic_1 = ap_ce) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            l2_stripes_3_5_ce1 <= ap_const_logic_1;
        else 
            l2_stripes_3_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    l2_stripes_3_5_d1 <= select_ln124_3_fu_7455_p3(12 downto 5);

    l2_stripes_3_5_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_ce, icmp_ln66_reg_14206, icmp_ln127_reg_14223, trunc_ln131_reg_15724, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001)
    begin
        if ((not((trunc_ln131_reg_15724 = ap_const_lv3_0)) and not((trunc_ln131_reg_15724 = ap_const_lv3_1)) and not((trunc_ln131_reg_15724 = ap_const_lv3_2)) and not((trunc_ln131_reg_15724 = ap_const_lv3_3)) and not((trunc_ln131_reg_15724 = ap_const_lv3_4)) and (ap_const_logic_1 = ap_ce) and (icmp_ln66_reg_14206 = ap_const_lv1_0) and (icmp_ln127_reg_14223 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001))) then 
            l2_stripes_3_5_we1 <= ap_const_logic_1;
        else 
            l2_stripes_3_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    local_col_index_fu_7592_p2 <= std_logic_vector(unsigned(zext_ln164_fu_7588_p1) + unsigned(l2_read_col_offset));
    mul_ln179_10_fu_14054_p0 <= zext_ln179_46_fu_8067_p1(8 - 1 downto 0);
    mul_ln179_10_fu_14054_p1 <= mul_ln179_10_fu_14054_p10(5 - 1 downto 0);
    mul_ln179_10_fu_14054_p10 <= 
        ap_const_lv13_1FF3 when (trunc_ln159_1_reg_15754(0) = '1') else 
        ap_const_lv13_E;
    mul_ln179_11_fu_14060_p0 <= zext_ln179_46_fu_8067_p1(8 - 1 downto 0);
    mul_ln179_11_fu_14060_p1 <= mul_ln179_11_fu_14060_p10(5 - 1 downto 0);
    mul_ln179_11_fu_14060_p10 <= 
        ap_const_lv13_D when (trunc_ln159_1_reg_15754(0) = '1') else 
        ap_const_lv13_1FF9;
    mul_ln179_12_fu_13278_p1 <= zext_ln179_61_reg_17363(8 - 1 downto 0);
    mul_ln179_12_fu_13278_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv13_B) * unsigned(mul_ln179_12_fu_13278_p1), 13));
    mul_ln179_13_fu_14145_p0 <= mul_ln179_13_fu_14145_p00(8 - 1 downto 0);
    mul_ln179_13_fu_14145_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_5_reg_17274),13));
    mul_ln179_13_fu_14145_p1 <= mul_ln179_13_fu_14145_p10(5 - 1 downto 0);
    mul_ln179_13_fu_14145_p10 <= 
        ap_const_lv13_1FF4 when (trunc_ln159_1_reg_15754(0) = '1') else 
        ap_const_lv13_D;
    mul_ln179_14_fu_14048_p0 <= mul_ln179_14_fu_14048_p00(8 - 1 downto 0);
    mul_ln179_14_fu_14048_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_6_fu_7968_p3),13));
    mul_ln179_14_fu_14048_p1 <= mul_ln179_14_fu_14048_p10(5 - 1 downto 0);
    mul_ln179_14_fu_14048_p10 <= 
        ap_const_lv13_1FF3 when (trunc_ln159_1_reg_15754(0) = '1') else 
        ap_const_lv13_1FF1;
    mul_ln179_15_fu_14090_p0 <= mul_ln179_15_fu_14090_p00(8 - 1 downto 0);
    mul_ln179_15_fu_14090_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_7_reg_17117),13));
    mul_ln179_15_fu_14090_p1 <= mul_ln179_15_fu_14090_p10(5 - 1 downto 0);
    mul_ln179_15_fu_14090_p10 <= 
        ap_const_lv13_3 when (trunc_ln159_1_reg_15754(0) = '1') else 
        ap_const_lv13_1FF5;
    mul_ln179_16_fu_13378_p1 <= zext_ln179_79_reg_17185(8 - 1 downto 0);
    mul_ln179_16_fu_13378_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv13_1FF5) * signed('0' &mul_ln179_16_fu_13378_p1))), 13));
    mul_ln179_17_fu_14096_p0 <= mul_ln179_17_fu_14096_p00(8 - 1 downto 0);
    mul_ln179_17_fu_14096_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_7_reg_17117),12));
    mul_ln179_17_fu_14096_p1 <= mul_ln179_17_fu_14096_p10(5 - 1 downto 0);
    mul_ln179_17_fu_14096_p10 <= 
        ap_const_lv12_7 when (trunc_ln159_1_reg_15754(0) = '1') else 
        ap_const_lv12_D;
    mul_ln179_18_fu_8419_p1 <= mul_ln179_18_fu_8419_p10(8 - 1 downto 0);
    mul_ln179_18_fu_8419_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_8_reg_17228),12));
    mul_ln179_18_fu_8419_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv12_B) * unsigned(mul_ln179_18_fu_8419_p1), 12));
    mul_ln179_1_fu_8221_p1 <= zext_ln179_1_reg_16553(8 - 1 downto 0);
    mul_ln179_1_fu_8221_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv13_1FF3) * signed('0' &mul_ln179_1_fu_8221_p1))), 13));
    mul_ln179_20_fu_14102_p0 <= mul_ln179_20_fu_14102_p00(8 - 1 downto 0);
    mul_ln179_20_fu_14102_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_9_reg_17129),13));
    mul_ln179_20_fu_14102_p1 <= mul_ln179_20_fu_14102_p10(5 - 1 downto 0);
    mul_ln179_20_fu_14102_p10 <= 
        ap_const_lv13_D when (trunc_ln159_1_reg_15754(0) = '1') else 
        ap_const_lv13_1FF2;
    mul_ln179_21_fu_14108_p0 <= zext_ln179_112_reg_17201(8 - 1 downto 0);
    mul_ln179_21_fu_14108_p1 <= mul_ln179_21_fu_14108_p10(5 - 1 downto 0);
    mul_ln179_21_fu_14108_p10 <= 
        ap_const_lv13_1FF7 when (trunc_ln159_1_reg_15754(0) = '1') else 
        ap_const_lv13_1FF5;
    mul_ln179_22_fu_14151_p0 <= zext_ln179_112_reg_17201(8 - 1 downto 0);
    mul_ln179_22_fu_14151_p1 <= mul_ln179_22_fu_14151_p10(5 - 1 downto 0);
    mul_ln179_22_fu_14151_p10 <= 
        ap_const_lv13_1FF7 when (trunc_ln159_1_reg_15754(0) = '1') else 
        ap_const_lv13_1FF3;
    mul_ln179_23_fu_8775_p1 <= zext_ln179_113_reg_17080(8 - 1 downto 0);
    mul_ln179_23_fu_8775_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv12_D) * unsigned(mul_ln179_23_fu_8775_p1), 12));
    mul_ln179_24_fu_14133_p0 <= mul_ln179_24_fu_14133_p00(8 - 1 downto 0);
    mul_ln179_24_fu_14133_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_10_reg_16940),13));
    mul_ln179_24_fu_14133_p1 <= mul_ln179_24_fu_14133_p10(5 - 1 downto 0);
    mul_ln179_24_fu_14133_p10 <= 
        ap_const_lv13_1FF3 when (trunc_ln159_1_reg_15754(0) = '1') else 
        ap_const_lv13_1FF5;
    mul_ln179_25_fu_10149_p1 <= zext_ln179_113_reg_17080(8 - 1 downto 0);
    mul_ln179_25_fu_10149_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv12_B) * unsigned(mul_ln179_25_fu_10149_p1), 12));
    mul_ln179_26_fu_14066_p0 <= mul_ln179_26_fu_14066_p00(8 - 1 downto 0);
    mul_ln179_26_fu_14066_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_10_reg_16940),12));
    mul_ln179_26_fu_14066_p1 <= mul_ln179_26_fu_14066_p10(5 - 1 downto 0);
    mul_ln179_26_fu_14066_p10 <= 
        ap_const_lv12_A when (trunc_ln159_1_reg_15754(0) = '1') else 
        ap_const_lv12_B;
    mul_ln179_28_fu_14113_p0 <= mul_ln179_28_fu_14113_p00(8 - 1 downto 0);
    mul_ln179_28_fu_14113_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_11_reg_17212),12));
    mul_ln179_28_fu_14113_p1 <= mul_ln179_28_fu_14113_p10(5 - 1 downto 0);
    mul_ln179_28_fu_14113_p10 <= 
        ap_const_lv12_5 when (trunc_ln159_1_reg_15754(0) = '1') else 
        ap_const_lv12_D;
    mul_ln179_29_fu_14119_p0 <= mul_ln179_29_fu_14119_p00(8 - 1 downto 0);
    mul_ln179_29_fu_14119_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_11_reg_17212),13));
    mul_ln179_29_fu_14119_p1 <= mul_ln179_29_fu_14119_p10(5 - 1 downto 0);
    mul_ln179_29_fu_14119_p10 <= 
        ap_const_lv13_1FF3 when (trunc_ln159_1_reg_15754(0) = '1') else 
        ap_const_lv13_1FF9;
    mul_ln179_2_fu_14036_p0 <= zext_ln179_1_fu_7942_p1(8 - 1 downto 0);
    mul_ln179_2_fu_14036_p1 <= mul_ln179_2_fu_14036_p10(5 - 1 downto 0);
    mul_ln179_2_fu_14036_p10 <= 
        ap_const_lv13_1FFB when (trunc_ln159_1_reg_15754(0) = '1') else 
        ap_const_lv13_1FF5;
    mul_ln179_30_fu_8176_p1 <= zext_ln179_135_fu_8172_p1(8 - 1 downto 0);
    mul_ln179_30_fu_8176_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv13_1FF3) * signed('0' &mul_ln179_30_fu_8176_p1))), 13));
    mul_ln179_31_fu_14078_p0 <= mul_ln179_31_fu_14078_p00(8 - 1 downto 0);
    mul_ln179_31_fu_14078_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_14_fu_8189_p3),13));
    mul_ln179_31_fu_14078_p1 <= mul_ln179_31_fu_14078_p10(5 - 1 downto 0);
    mul_ln179_31_fu_14078_p10 <= 
        ap_const_lv13_1FF9 when (trunc_ln159_1_reg_15754(0) = '1') else 
        ap_const_lv13_B;
    mul_ln179_33_fu_14084_p0 <= mul_ln179_33_fu_14084_p00(8 - 1 downto 0);
    mul_ln179_33_fu_14084_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_3697),13));
    mul_ln179_33_fu_14084_p1 <= mul_ln179_33_fu_14084_p10(5 - 1 downto 0);
    mul_ln179_33_fu_14084_p10 <= 
        ap_const_lv13_1FF6 when (trunc_ln159_1_reg_15754(0) = '1') else 
        ap_const_lv13_D;
    mul_ln179_34_fu_14156_p0 <= mul_ln179_34_fu_14156_p00(8 - 1 downto 0);
    mul_ln179_34_fu_14156_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_23_fu_9469_p3),13));
    mul_ln179_34_fu_14156_p1 <= select_ln179_53_reg_16924(5 - 1 downto 0);
    mul_ln179_35_fu_12476_p1 <= zext_ln179_204_reg_17598(8 - 1 downto 0);
    mul_ln179_35_fu_12476_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv13_1FF5) * signed('0' &mul_ln179_35_fu_12476_p1))), 13));
    mul_ln179_36_fu_14139_p0 <= mul_ln179_36_fu_14139_p00(8 - 1 downto 0);
    mul_ln179_36_fu_14139_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_28_reg_17267),13));
    mul_ln179_36_fu_14139_p1 <= mul_ln179_36_fu_14139_p10(5 - 1 downto 0);
    mul_ln179_36_fu_14139_p10 <= 
        ap_const_lv13_A when (trunc_ln159_1_reg_15754(0) = '1') else 
        ap_const_lv13_1FF5;
    mul_ln179_37_fu_14182_p0 <= zext_ln179_220_reg_17328(8 - 1 downto 0);
    mul_ln179_37_fu_14182_p1 <= mul_ln179_37_fu_14182_p10(5 - 1 downto 0);
    mul_ln179_37_fu_14182_p10 <= 
        ap_const_lv13_1FF5 when (trunc_ln159_1_reg_15754(0) = '1') else 
        ap_const_lv13_1FF7;
    mul_ln179_38_fu_13470_p1 <= zext_ln179_220_reg_17328(8 - 1 downto 0);
    mul_ln179_38_fu_13470_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv13_1FF5) * signed('0' &mul_ln179_38_fu_13470_p1))), 13));
    mul_ln179_3_fu_14072_p0 <= mul_ln179_3_fu_14072_p00(8 - 1 downto 0);
    mul_ln179_3_fu_14072_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_1_reg_16958),12));
    mul_ln179_3_fu_14072_p1 <= mul_ln179_3_fu_14072_p10(5 - 1 downto 0);
    mul_ln179_3_fu_14072_p10 <= 
        ap_const_lv12_B when (trunc_ln159_1_reg_15754(0) = '1') else 
        ap_const_lv12_A;
    mul_ln179_40_fu_13616_p1 <= mul_ln179_40_fu_13616_p10(8 - 1 downto 0);
    mul_ln179_40_fu_13616_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_30_reg_17699),13));
    mul_ln179_40_fu_13616_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv13_B) * unsigned(mul_ln179_40_fu_13616_p1), 13));
    mul_ln179_4_fu_12901_p1 <= mul_ln179_4_fu_12901_p10(8 - 1 downto 0);
    mul_ln179_4_fu_12901_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_1_reg_16958),13));
    mul_ln179_4_fu_12901_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv13_1FF5) * signed('0' &mul_ln179_4_fu_12901_p1))), 13));
    mul_ln179_5_fu_13058_p1 <= zext_ln179_9_reg_17875(8 - 1 downto 0);
    mul_ln179_5_fu_13058_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv13_B) * unsigned(mul_ln179_5_fu_13058_p1), 13));
    mul_ln179_6_fu_14042_p0 <= mul_ln179_6_fu_14042_p00(8 - 1 downto 0);
    mul_ln179_6_fu_14042_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_2_reg_16357),13));
    mul_ln179_6_fu_14042_p1 <= mul_ln179_6_fu_14042_p10(5 - 1 downto 0);
    mul_ln179_6_fu_14042_p10 <= 
        ap_const_lv13_1FF5 when (trunc_ln159_1_reg_15754(0) = '1') else 
        ap_const_lv13_1FF1;
    mul_ln179_7_fu_8062_p1 <= zext_ln179_28_reg_16670(8 - 1 downto 0);
    mul_ln179_7_fu_8062_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv13_1FF5) * signed('0' &mul_ln179_7_fu_8062_p1))), 13));
    mul_ln179_9_fu_8285_p1 <= zext_ln179_46_reg_16974(8 - 1 downto 0);
    mul_ln179_9_fu_8285_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv13_1FF5) * signed('0' &mul_ln179_9_fu_8285_p1))), 13));
    mul_ln179_fu_7945_p1 <= zext_ln179_1_fu_7942_p1(8 - 1 downto 0);
    mul_ln179_fu_7945_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv13_B) * unsigned(mul_ln179_fu_7945_p1), 13));
    or_ln1_fu_7895_p3 <= (ap_const_lv1_1 & tmp_201_reg_15947);
    or_ln224_1_fu_8009_p2 <= (icmp_ln224_reg_14227 or ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3301);
    or_ln224_fu_7997_p2 <= (icmp_ln224_reg_14227 or ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3277);
    or_ln232_fu_13936_p2 <= (icmp_ln232_reg_16126 or ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3446_p4);
    or_ln41_1_fu_4190_p2 <= (icmp_ln41_3_fu_4142_p2 or icmp_ln41_2_reg_14433);
    or_ln41_2_fu_4195_p2 <= (or_ln41_fu_4186_p2 or or_ln41_1_fu_4190_p2);
    or_ln41_3_fu_4333_p2 <= (icmp_ln41_5_reg_14487 or icmp_ln41_4_reg_14464);
    or_ln41_4_fu_4337_p2 <= (icmp_ln41_7_fu_4327_p2 or icmp_ln41_6_fu_4305_p2);
    or_ln41_5_fu_4343_p2 <= (or_ln41_4_fu_4337_p2 or or_ln41_3_fu_4333_p2);
    or_ln41_6_fu_4349_p2 <= (or_ln41_5_fu_4343_p2 or or_ln41_2_reg_14471);
    or_ln41_fu_4186_p2 <= (icmp_ln41_reg_14265 or icmp_ln41_1_reg_14418);
    or_ln_fu_4632_p3 <= (ap_const_lv1_1 & tmp_195_reg_14215);
    out_r_TDATA <= (((((((select_ln185_15_fu_13862_p3 & select_ln185_14_reg_17934) & select_ln185_13_fu_13854_p3) & select_ln185_12_fu_13846_p3) & select_ln185_11_reg_17962) & select_ln185_10_fu_13838_p3) & select_ln185_9_fu_13830_p3) & select_ln185_8_reg_17895);

    out_r_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter1, out_r_TREADY, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, and_ln159_reg_15943, icmp_ln194_reg_16112)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage8) and (icmp_ln194_reg_16112 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln159_reg_15943) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            out_r_TDATA_blk_n <= out_r_TREADY;
        else 
            out_r_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_r_TKEEP <= ap_const_lv16_FFFF;
    out_r_TLAST <= tmp_last_V_reg_16116;
    out_r_TSTRB <= ap_const_lv16_0;

    out_r_TVALID_assign_proc : process(ap_enable_reg_pp0_iter1, ap_ce, ap_CS_fsm_pp0_stage8, ap_predicate_op3288_write_state36, ap_block_pp0_stage8_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_predicate_op3288_write_state36 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            out_r_TVALID <= ap_const_logic_1;
        else 
            out_r_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    select_ln124_1_fu_7439_p3 <= 
        add_ln92_81_reg_15686 when (icmp_ln124_1_fu_7434_p2(0) = '1') else 
        l1_maxes_1;
    select_ln124_2_fu_7341_p3 <= 
        add_ln92_82_reg_15672 when (icmp_ln124_2_fu_7336_p2(0) = '1') else 
        l1_maxes_2;
    select_ln124_3_fu_7455_p3 <= 
        sub_ln92_71_reg_15692 when (icmp_ln124_3_fu_7450_p2(0) = '1') else 
        l1_maxes_3;
    select_ln124_fu_7325_p3 <= 
        add_ln92_78_reg_15656 when (icmp_ln124_fu_7320_p2(0) = '1') else 
        l1_maxes_0;
    select_ln136_1_fu_7513_p3 <= 
        select_ln140_fu_7505_p3 when (icmp_ln136_reg_15728(0) = '1') else 
        l2_write_row_offset_2_reg_15678;
    select_ln136_fu_7416_p3 <= 
        ap_const_lv16_1 when (icmp_ln136_fu_7410_p2(0) = '1') else 
        add_ln135_fu_7404_p2;
    select_ln140_fu_7505_p3 <= 
        ap_const_lv8_0 when (icmp_ln140_fu_7499_p2(0) = '1') else 
        add_ln139_fu_7494_p2;
    select_ln147_fu_4525_p3 <= 
        ap_const_lv16_0 when (icmp_ln147_fu_4519_p2(0) = '1') else 
        add_ln146_fu_4513_p2;
    select_ln151_fu_7530_p3 <= 
        ap_const_lv8_0 when (icmp_ln151_fu_7524_p2(0) = '1') else 
        add_ln150_fu_7519_p2;
    select_ln161_10_fu_7984_p3 <= 
        grp_fu_3546_p8 when (trunc_ln159_1_reg_15754(0) = '1') else 
        grp_fu_3563_p8;
    select_ln161_11_fu_8278_p3 <= 
        tmp_156_fu_8256_p8 when (trunc_ln159_1_reg_15754(0) = '1') else 
        tmp_157_fu_8267_p8;
    select_ln161_12_fu_8165_p3 <= 
        grp_fu_3580_p8 when (trunc_ln159_1_reg_15754(0) = '1') else 
        grp_fu_3591_p8;
    select_ln161_13_fu_8948_p3 <= 
        tmp_160_reg_17096 when (trunc_ln159_1_reg_15754(0) = '1') else 
        grp_fu_3591_p8;
    select_ln161_14_fu_8189_p3 <= 
        tmp_160_reg_17096 when (trunc_ln159_1_reg_15754(0) = '1') else 
        tmp_162_reg_17102;
    select_ln161_15_fu_10223_p3 <= 
        tmp_163_reg_17441 when (trunc_ln159_1_reg_15754(0) = '1') else 
        tmp_164_reg_17446;
    select_ln161_16_fu_10232_p3 <= 
        grp_fu_3682_p8 when (trunc_ln159_1_reg_15754(0) = '1') else 
        tmp_164_reg_17446;
    select_ln161_17_fu_9249_p3 <= 
        tmp_166_fu_9227_p8 when (trunc_ln159_1_reg_15754(0) = '1') else 
        tmp_167_fu_9238_p8;
    select_ln161_18_fu_9318_p3 <= 
        tmp_166_fu_9227_p8 when (trunc_ln159_1_reg_15754(0) = '1') else 
        tmp_168_fu_9307_p8;
    select_ln161_1_fu_8055_p3 <= 
        tmp_136_fu_8033_p8 when (trunc_ln159_1_reg_15754(0) = '1') else 
        tmp_137_fu_8044_p8;
    select_ln161_20_fu_10252_p3 <= 
        tmp_171_fu_10241_p8 when (trunc_ln159_1_reg_15754(0) = '1') else 
        grp_fu_3613_p8;
    select_ln161_22_fu_10465_p3 <= 
        grp_fu_3671_p8 when (trunc_ln159_1_reg_15754(0) = '1') else 
        tmp_175_reg_17316;
    select_ln161_23_fu_9469_p3 <= 
        tmp_176_reg_17322 when (trunc_ln159_1_reg_15754(0) = '1') else 
        tmp_175_reg_17316;
    select_ln161_24_fu_9478_p3 <= 
        tmp_176_reg_17322 when (trunc_ln159_1_reg_15754(0) = '1') else 
        grp_fu_3660_p8;
    select_ln161_25_fu_9506_p3 <= 
        tmp_178_fu_9484_p8 when (trunc_ln159_1_reg_15754(0) = '1') else 
        tmp_179_fu_9495_p8;
    select_ln161_26_fu_9535_p3 <= 
        tmp_180_fu_9513_p8 when (trunc_ln159_1_reg_15754(0) = '1') else 
        tmp_181_fu_9524_p8;
    select_ln161_27_fu_9553_p3 <= 
        tmp_180_fu_9513_p8 when (trunc_ln159_1_reg_15754(0) = '1') else 
        tmp_182_fu_9542_p8;
    select_ln161_2_fu_7820_p3 <= 
        tmp_138_fu_7784_p8 when (trunc_ln159_1_reg_15754(0) = '1') else 
        tmp_139_fu_7802_p8;
    select_ln161_30_fu_11141_p3 <= 
        grp_fu_3631_p8 when (trunc_ln159_1_reg_15754(0) = '1') else 
        tmp_187_fu_11130_p8;
    select_ln161_3_fu_8485_p3 <= 
        tmp_140_fu_8463_p8 when (trunc_ln159_1_reg_15754(0) = '1') else 
        tmp_141_fu_8474_p8;
    select_ln161_5_fu_8368_p3 <= 
        tmp_144_fu_8346_p8 when (trunc_ln159_1_reg_15754(0) = '1') else 
        tmp_145_fu_8357_p8;
    select_ln161_6_fu_7968_p3 <= 
        tmp_146_reg_16519 when (trunc_ln159_1_reg_15754(0) = '1') else 
        tmp_147_reg_16524;
    select_ln161_7_fu_8126_p3 <= 
        tmp_148_fu_8104_p8 when (trunc_ln159_1_reg_15754(0) = '1') else 
        tmp_149_fu_8115_p8;
    select_ln161_8_fu_8312_p3 <= 
        tmp_150_fu_8290_p8 when (trunc_ln159_1_reg_15754(0) = '1') else 
        tmp_151_fu_8301_p8;
    select_ln161_9_fu_8155_p3 <= 
        tmp_152_fu_8133_p8 when (trunc_ln159_1_reg_15754(0) = '1') else 
        tmp_153_fu_8144_p8;
    select_ln168_fu_7848_p3 <= 
        ap_const_lv8_2 when (tmp_201_reg_15947(0) = '1') else 
        ap_const_lv8_1;
    select_ln169_1_fu_7885_p3 <= 
        add_ln169_1_fu_7879_p2 when (icmp_ln169_1_fu_7861_p2(0) = '1') else 
        add_ln171_1_fu_7873_p2;
    select_ln169_2_fu_7934_p3 <= 
        add_ln169_2_fu_7928_p2 when (icmp_ln169_2_fu_7916_p2(0) = '1') else 
        add_ln171_2_fu_7922_p2;
    select_ln169_fu_7774_p3 <= 
        add_ln169_fu_7768_p2 when (icmp_ln169_fu_7756_p2(0) = '1') else 
        add_ln171_fu_7762_p2;
    select_ln179_101_fu_12971_p3 <= 
        zext_ln179_150_fu_12961_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        shl_ln179_41_fu_12964_p3;
    select_ln179_102_fu_9296_p3 <= 
        sub_ln179_125_fu_9290_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_93_fu_9284_p2;
    select_ln179_103_fu_9357_p3 <= 
        sub_ln179_95_fu_9351_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        zext_ln179_155_fu_9325_p1;
    select_ln179_104_fu_9398_p3 <= 
        ap_const_lv13_0 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_96_fu_9392_p2;
    select_ln179_105_fu_9419_p3 <= 
        sub_ln179_97_fu_9413_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        zext_ln179_160_fu_9405_p1;
    select_ln179_106_fu_9448_p3 <= 
        sub_ln179_98_fu_9442_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        zext_ln179_162_fu_9438_p1;
    select_ln179_107_fu_12311_p3 <= 
        shl_ln179_46_reg_17457 when (trunc_ln159_1_reg_15754(0) = '1') else 
        zext_ln179_157_fu_12308_p1;
    select_ln179_108_fu_12339_p3 <= 
        zext_ln179_165_fu_12329_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_100_fu_12333_p2;
    select_ln179_109_fu_13133_p3 <= 
        sub_ln179_133_fu_13127_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        zext_ln179_169_fu_13111_p1;
    select_ln179_10_fu_11298_p3 <= 
        zext_ln179_13_fu_11213_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sext_ln179_9_fu_11294_p1;
    select_ln179_110_fu_10313_p3 <= 
        sub_ln179_103_fu_10307_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sext_ln179_126_fu_10293_p1;
    select_ln179_111_fu_10362_p3 <= 
        sub_ln179_104_fu_10356_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        zext_ln179_176_fu_10340_p1;
    select_ln179_112_fu_10405_p3 <= 
        sub_ln179_106_fu_10399_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sext_ln179_130_fu_10379_p1;
    select_ln179_113_fu_10422_p3 <= 
        zext_ln179_174_fu_10324_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_107_fu_10416_p2;
    select_ln179_114_fu_10454_p3 <= 
        sub_ln179_110_fu_10449_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_108_fu_10433_p2;
    select_ln179_116_fu_12405_p3 <= 
        sub_ln179_112_fu_12399_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sext_ln179_136_fu_12373_p1;
    select_ln179_117_fu_12423_p3 <= 
        ap_const_lv9_0 when (trunc_ln159_1_reg_15754(0) = '1') else 
        shl_ln179_58_fu_12416_p3;
    select_ln179_118_fu_12462_p3 <= 
        zext_ln179_189_fu_12458_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sext_ln179_138_fu_12444_p1;
    select_ln179_119_fu_10529_p3 <= 
        zext_ln179_196_fu_10525_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_134_fu_10491_p2;
    select_ln179_11_fu_12918_p3 <= 
        zext_ln179_16_fu_12914_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        mul_ln179_4_fu_12901_p2;
    select_ln179_120_fu_10561_p3 <= 
        sub_ln179_134_fu_10491_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sext_ln179_142_fu_10557_p1;
    select_ln179_121_fu_10595_p3 <= 
        sub_ln179_116_fu_10589_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sext_ln179_144_fu_10581_p1;
    select_ln179_122_fu_10630_p3 <= 
        sext_ln179_147_fu_10626_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_118_fu_10610_p2;
    select_ln179_124_fu_12484_p3 <= 
        sext_ln179_150_fu_12481_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        mul_ln179_35_fu_12476_p2;
    select_ln179_125_fu_10713_p3 <= 
        sext_ln179_151_fu_10709_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        zext_ln179_206_fu_10699_p1;
    select_ln179_126_fu_10737_p3 <= 
        shl_ln179_63_fu_10730_p3 when (trunc_ln159_1_reg_15754(0) = '1') else 
        ap_const_lv9_0;
    select_ln179_127_fu_10762_p3 <= 
        sub_ln179_121_fu_10686_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        zext_ln179_208_fu_10758_p1;
    select_ln179_128_fu_10804_p3 <= 
        sub_ln179_126_fu_10798_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        zext_ln179_209_fu_10773_p1;
    select_ln179_129_fu_10860_p3 <= 
        zext_ln179_215_fu_10856_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sext_ln179_156_fu_10835_p1;
    select_ln179_12_fu_13063_p3 <= 
        mul_ln179_5_fu_13058_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sext_ln179_6_reg_17715;
    select_ln179_130_fu_10913_p3 <= 
        zext_ln179_219_fu_10909_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_128_fu_10882_p2;
    select_ln179_132_fu_10662_p3 <= 
        st_fu_10644_p3 when (trunc_ln159_1_reg_15754(0) = '1') else 
        zext_ln179_202_fu_10658_p1;
    select_ln179_133_fu_13488_p3 <= 
        sext_ln179_172_fu_13484_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        mul_ln179_38_fu_13470_p2;
    select_ln179_135_fu_12710_p3 <= 
        sub_ln179_135_fu_12705_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_130_fu_12699_p2;
    select_ln179_136_fu_12723_p3 <= 
        zext_ln179_224_fu_12695_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_135_fu_12705_p2;
    select_ln179_137_fu_13643_p3 <= 
        sext_ln179_228_fu_13639_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        mul_ln179_40_fu_13616_p2;
    select_ln179_13_fu_12929_p3 <= 
        mul_ln179_4_fu_12901_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        zext_ln179_14_reg_17720;
    select_ln179_140_fu_10969_p3 <= 
        ap_const_lv13_1FF3 when (trunc_ln159_1_reg_15754(0) = '1') else 
        ap_const_lv13_B;
    select_ln179_14_fu_11313_p3 <= 
        shl_ln179_8_fu_11227_p3 when (trunc_ln159_1_reg_15754(0) = '1') else 
        ap_const_lv9_0;
    select_ln179_15_fu_11406_p3 <= 
        ap_const_lv11_0 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_12_fu_11400_p2;
    select_ln179_16_fu_11437_p3 <= 
        sext_ln179_17_fu_11433_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        zext_ln179_27_fu_11423_p1;
    select_ln179_17_fu_11365_p3 <= 
        zext_ln179_23_fu_11354_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sf3_fu_11358_p3;
    select_ln179_18_fu_11465_p3 <= 
        zext_ln179_30_fu_11461_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_14_fu_11455_p2;
    select_ln179_19_fu_11491_p3 <= 
        sext_ln179_21_fu_11487_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_15_fu_11472_p2;
    select_ln179_1_fu_11186_p3 <= 
        sext_ln179_1_fu_11183_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        mul_ln179_reg_16558;
    select_ln179_20_fu_11508_p3 <= 
        sub_ln179_16_fu_11481_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sext_ln179_23_fu_11504_p1;
    select_ln179_21_fu_8457_p3 <= 
        mul_ln179_7_reg_16969 when (trunc_ln159_1_reg_15754(0) = '1') else 
        ap_const_lv13_0;
    select_ln179_23_fu_11576_p3 <= 
        sub_ln179_20_fu_11570_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_19_fu_11543_p2;
    select_ln179_24_fu_11604_p3 <= 
        sext_ln179_26_fu_11600_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_21_fu_11594_p2;
    select_ln179_25_fu_13254_p3 <= 
        sub_ln179_22_fu_13248_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        zext_ln179_34_fu_13242_p1;
    select_ln179_26_fu_12935_p3 <= 
        sub_ln179_23_reg_17750 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sext_ln179_26_reg_17745;
    select_ln179_27_fu_11644_p3 <= 
        zext_ln179_43_fu_11640_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_24_fu_11628_p2;
    select_ln179_28_fu_11665_p3 <= 
        sub_ln179_25_fu_11659_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        zext_ln179_44_fu_11655_p1;
    select_ln179_29_fu_11681_p3 <= 
        add_ln179_3_fu_11676_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        zext_ln179_37_fu_11555_p1;
    select_ln179_2_fu_9717_p3 <= 
        zext_ln179_4_fu_9707_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_1_fu_9711_p2;
    select_ln179_30_fu_11699_p3 <= 
        zext_ln179_47_fu_11695_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        mul_ln179_9_reg_17223;
    select_ln179_31_fu_11730_p3 <= 
        sub_ln179_26_fu_11724_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        zext_ln179_48_fu_11716_p1;
    select_ln179_32_fu_11758_p3 <= 
        sext_ln179_34_fu_11754_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        zext_ln179_51_fu_11750_p1;
    select_ln179_34_fu_11787_p3 <= 
        zext_ln179_52_fu_11776_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        tmp_205_fu_11780_p3;
    select_ln179_36_fu_11826_p3 <= 
        sub_ln179_29_fu_11820_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        zext_ln179_51_fu_11750_p1;
    select_ln179_37_fu_11837_p3 <= 
        add_ln179_5_fu_11744_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        ap_const_lv12_0;
    select_ln179_38_fu_9838_p3 <= 
        shl_ln179_12_fu_9831_p3 when (trunc_ln159_1_reg_15754(0) = '1') else 
        zext_ln179_56_fu_9828_p1;
    select_ln179_39_fu_11889_p3 <= 
        sext_ln179_40_fu_11885_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_30_fu_11862_p2;
    select_ln179_3_fu_9734_p3 <= 
        sub_ln179_fu_9691_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        zext_ln179_2_fu_9687_p1;
    select_ln179_40_fu_11925_p3 <= 
        sub_ln179_33_fu_11919_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_32_fu_11911_p2;
    select_ln179_41_fu_13283_p3 <= 
        mul_ln179_12_fu_13278_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sext_ln179_43_fu_13274_p1;
    select_ln179_42_fu_11959_p3 <= 
        sext_ln179_44_fu_11955_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_35_fu_11940_p2;
    select_ln179_43_fu_11981_p3 <= 
        sub_ln179_46_fu_11976_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_37_fu_11970_p2;
    select_ln179_44_fu_12013_p3 <= 
        sub_ln179_40_fu_12008_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_38_fu_11992_p2;
    select_ln179_46_fu_12055_p3 <= 
        sext_ln179_50_fu_12051_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_41_fu_12041_p2;
    select_ln179_48_fu_12078_p3 <= 
        zext_ln179_71_reg_17381 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_42_fu_12073_p2;
    select_ln179_49_fu_12090_p3 <= 
        ap_const_lv9_0 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_43_fu_12084_p2;
    select_ln179_4_fu_9778_p3 <= 
        sext_ln179_4_fu_9774_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_3_fu_9768_p2;
    select_ln179_50_fu_8534_p3 <= 
        sub_ln179_45_fu_8529_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sext_ln179_55_fu_8525_p1;
    select_ln179_51_fu_12114_p3 <= 
        zext_ln179_76_fu_12110_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_41_fu_12041_p2;
    select_ln179_52_fu_12130_p3 <= 
        zext_ln179_74_fu_12069_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_47_fu_12125_p2;
    select_ln179_53_fu_7973_p3 <= 
        ap_const_lv13_1FF3 when (trunc_ln159_1_reg_15754(0) = '1') else 
        ap_const_lv13_1FF1;
    select_ln179_54_fu_12184_p3 <= 
        sub_ln179_61_fu_12179_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sext_ln179_60_fu_12164_p1;
    select_ln179_55_fu_8565_p3 <= 
        zext_ln179_85_fu_8552_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_49_fu_8559_p2;
    select_ln179_56_fu_8393_p3 <= 
        shl_ln179_15_fu_8375_p3 when (trunc_ln159_1_reg_15754(0) = '1') else 
        zext_ln179_77_fu_8389_p1;
    select_ln179_57_fu_12215_p3 <= 
        add_ln179_7_fu_12209_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        zext_ln179_87_fu_12195_p1;
    select_ln179_58_fu_13386_p3 <= 
        zext_ln179_90_fu_13383_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        mul_ln179_16_fu_13378_p2;
    select_ln179_5_fu_9793_p3 <= 
        zext_ln179_2_fu_9687_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        shl_ln179_1_fu_9700_p3;
    select_ln179_60_fu_12239_p3 <= 
        sub_ln179_61_fu_12179_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sext_ln179_65_fu_12235_p1;
    select_ln179_61_fu_12259_p3 <= 
        sext_ln179_65_fu_12235_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_51_fu_12253_p2;
    select_ln179_62_fu_8609_p3 <= 
        sext_ln179_67_fu_8605_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        zext_ln179_96_fu_8595_p1;
    select_ln179_63_fu_8631_p3 <= 
        sub_ln179_55_fu_8626_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        zext_ln179_96_fu_8595_p1;
    select_ln179_64_fu_8677_p3 <= 
        zext_ln179_93_reg_17295 when (trunc_ln159_1_reg_15754(0) = '1') else 
        mul_ln179_18_reg_17306;
    select_ln179_65_fu_8717_p3 <= 
        sub_ln179_58_fu_8711_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sext_ln179_70_fu_8703_p1;
    select_ln179_66_fu_8738_p3 <= 
        sub_ln179_60_fu_8732_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sext_ln179_67_fu_8605_p1;
    select_ln179_68_fu_9897_p3 <= 
        zext_ln179_108_fu_9893_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_62_fu_9880_p2;
    select_ln179_69_fu_9939_p3 <= 
        sub_ln179_63_fu_9933_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sext_ln179_75_fu_9918_p1;
    select_ln179_70_fu_9956_p3 <= 
        sub_ln179_64_fu_9950_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        ap_const_lv12_0;
    select_ln179_71_fu_9987_p3 <= 
        sext_ln179_78_fu_9983_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_65_fu_9967_p2;
    select_ln179_73_fu_8656_p3 <= 
        zext_ln179_95_fu_8586_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sf4_fu_8649_p3;
    select_ln179_74_fu_10008_p3 <= 
        sub_ln179_68_fu_10002_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sext_ln179_82_fu_9998_p1;
    select_ln179_75_fu_8745_p3 <= 
        shl_ln179_22_fu_8638_p3 when (trunc_ln159_1_reg_15754(0) = '1') else 
        zext_ln179_94_fu_8576_p1;
    select_ln179_76_fu_10073_p3 <= 
        sub_ln179_69_fu_10067_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        zext_ln179_116_fu_10041_p1;
    select_ln179_77_fu_10099_p3 <= 
        sext_ln179_86_fu_10095_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_70_fu_10084_p2;
    select_ln179_78_fu_10120_p3 <= 
        sub_ln179_88_fu_10114_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        zext_ln179_119_fu_10110_p1;
    select_ln179_79_fu_10136_p3 <= 
        sub_ln179_71_fu_10131_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        zext_ln179_113_reg_17080;
    select_ln179_80_fu_8780_p3 <= 
        mul_ln179_23_fu_8775_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        zext_ln179_113_reg_17080;
    select_ln179_82_fu_10165_p3 <= 
        zext_ln179_122_fu_10161_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        mul_ln179_25_fu_10149_p2;
    select_ln179_85_fu_8813_p3 <= 
        sub_ln179_72_fu_8808_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        ap_const_lv13_0;
    select_ln179_86_fu_8851_p3 <= 
        sub_ln179_74_fu_8845_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sext_ln179_91_fu_8841_p1;
    select_ln179_87_fu_8878_p3 <= 
        zext_ln179_126_reg_17250 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_89_fu_8873_p2;
    select_ln179_88_fu_8901_p3 <= 
        zext_ln179_132_fu_8897_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_72_fu_8808_p2;
    select_ln179_8_fu_11253_p3 <= 
        sext_ln179_7_fu_11249_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_6_fu_11238_p2;
    select_ln179_90_fu_8941_p3 <= 
        sub_ln179_78_fu_8935_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_77_fu_8919_p2;
    select_ln179_92_fu_8182_p3 <= 
        zext_ln179_135_fu_8172_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        mul_ln179_30_fu_8176_p2;
    select_ln179_93_fu_9008_p3 <= 
        sext_ln179_99_fu_9004_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_80_fu_8992_p2;
    select_ln179_94_fu_9072_p3 <= 
        zext_ln179_142_fu_9068_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sext_ln179_109_fu_9057_p1;
    select_ln179_95_fu_9139_p3 <= 
        sub_ln179_85_fu_9133_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        zext_ln179_145_fu_9108_p1;
    select_ln179_96_fu_9166_p3 <= 
        sub_ln179_87_fu_9160_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sext_ln179_112_fu_9156_p1;
    select_ln179_97_fu_8790_p3 <= 
        ap_const_lv13_7 when (trunc_ln159_1_reg_15754(0) = '1') else 
        ap_const_lv13_1FF5;
    select_ln179_98_fu_10207_p3 <= 
        sub_ln179_85_reg_17431 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sub_ln179_117_reg_17436;
    select_ln179_99_fu_9205_p3 <= 
        sub_ln179_91_fu_9199_p2 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sext_ln179_116_fu_9195_p1;
    select_ln179_9_fu_11267_p3 <= 
        zext_ln179_13_fu_11213_p1 when (trunc_ln159_1_reg_15754(0) = '1') else 
        sf2_fu_11260_p3;
    select_ln179_fu_9670_p3 <= 
        ap_const_lv13_0 when (trunc_ln159_1_reg_15754(0) = '1') else 
        mul_ln179_1_reg_17180;
    select_ln185_10_fu_13838_p3 <= 
        select_ln189_2_fu_13787_p3 when (trunc_ln159_1_reg_15754(0) = '1') else 
        l2_maxes_2;
    select_ln185_11_fu_13564_p3 <= 
        select_ln189_3_fu_13550_p3 when (trunc_ln159_1_reg_15754(0) = '1') else 
        l2_maxes_3;
    select_ln185_12_fu_13846_p3 <= 
        select_ln189_4_fu_13799_p3 when (trunc_ln159_1_reg_15754(0) = '1') else 
        l2_maxes_4;
    select_ln185_13_fu_13854_p3 <= 
        select_ln189_5_fu_13811_p3 when (trunc_ln159_1_reg_15754(0) = '1') else 
        l2_maxes_5;
    select_ln185_14_fu_13362_p3 <= 
        select_ln189_6_fu_13348_p3 when (trunc_ln159_1_reg_15754(0) = '1') else 
        l2_maxes_6;
    select_ln185_15_fu_13862_p3 <= 
        select_ln189_7_fu_13823_p3 when (trunc_ln159_1_reg_15754(0) = '1') else 
        l2_maxes_7;
    select_ln185_1_fu_13216_p3 <= 
        ap_const_lv16_0 when (trunc_ln159_1_reg_15754(0) = '1') else 
        add_ln179_51_fu_13152_p2;
    select_ln185_2_fu_13666_p3 <= 
        ap_const_lv16_0 when (trunc_ln159_1_reg_15754(0) = '1') else 
        add_ln179_69_fu_13608_p2;
    select_ln185_3_fu_13451_p3 <= 
        ap_const_lv16_0 when (trunc_ln159_1_reg_15754(0) = '1') else 
        add_ln179_87_fu_13430_p2;
    select_ln185_4_fu_13557_p3 <= 
        ap_const_lv16_0 when (trunc_ln159_1_reg_15754(0) = '1') else 
        add_ln179_105_fu_13536_p2;
    select_ln185_5_fu_13355_p3 <= 
        ap_const_lv16_0 when (trunc_ln159_1_reg_15754(0) = '1') else 
        add_ln179_123_fu_13334_p2;
    select_ln185_6_fu_13223_p3 <= 
        ap_const_lv16_0 when (trunc_ln159_1_reg_15754(0) = '1') else 
        add_ln179_140_fu_13211_p2;
    select_ln185_7_fu_13718_p3 <= 
        ap_const_lv16_0 when (trunc_ln159_1_reg_15754(0) = '1') else 
        add_ln179_145_fu_13712_p2;
    select_ln185_8_fu_13045_p3 <= 
        select_ln189_fu_13030_p3 when (trunc_ln159_1_reg_15754(0) = '1') else 
        l2_maxes_0;
    select_ln185_9_fu_13830_p3 <= 
        select_ln189_1_fu_13775_p3 when (trunc_ln159_1_reg_15754(0) = '1') else 
        l2_maxes_1;
    select_ln185_fu_13038_p3 <= 
        ap_const_lv16_0 when (trunc_ln159_1_reg_15754(0) = '1') else 
        add_ln179_47_fu_13000_p2;
    select_ln189_1_fu_13775_p3 <= 
        add_ln179_51_reg_17901 when (icmp_ln189_1_fu_13770_p2(0) = '1') else 
        l2_maxes_1;
    select_ln189_2_fu_13787_p3 <= 
        add_ln179_69_reg_17968 when (icmp_ln189_2_fu_13782_p2(0) = '1') else 
        l2_maxes_2;
    select_ln189_3_fu_13550_p3 <= 
        add_ln179_87_reg_17940 when (icmp_ln189_3_fu_13545_p2(0) = '1') else 
        l2_maxes_3;
    select_ln189_4_fu_13799_p3 <= 
        add_ln179_105_reg_17956 when (icmp_ln189_4_fu_13794_p2(0) = '1') else 
        l2_maxes_4;
    select_ln189_5_fu_13811_p3 <= 
        add_ln179_123_reg_17928 when (icmp_ln189_5_fu_13806_p2(0) = '1') else 
        l2_maxes_5;
    select_ln189_6_fu_13348_p3 <= 
        add_ln179_140_reg_17917 when (icmp_ln189_6_fu_13343_p2(0) = '1') else 
        l2_maxes_6;
    select_ln189_7_fu_13823_p3 <= 
        add_ln179_145_reg_17979 when (icmp_ln189_7_fu_13818_p2(0) = '1') else 
        l2_maxes_7;
    select_ln189_fu_13030_p3 <= 
        add_ln179_47_fu_13000_p2 when (icmp_ln189_fu_13024_p2(0) = '1') else 
        l2_maxes_0;
    select_ln211_fu_7672_p3 <= 
        ap_const_lv16_0 when (icmp_ln211_fu_7666_p2(0) = '1') else 
        add_ln210_fu_7660_p2;
    select_ln215_fu_13742_p3 <= 
        ap_const_lv8_0 when (icmp_ln215_fu_13736_p2(0) = '1') else 
        add_ln214_fu_13731_p2;
    select_ln224_1_fu_8002_p3 <= 
        ap_const_lv8_2 when (icmp_ln224_reg_14227(0) = '1') else 
        ap_phi_reg_pp0_iter0_l1_read_row_offset_n_reg_3289;
    select_ln224_2_fu_8014_p3 <= 
        add_ln228_fu_7991_p2 when (icmp_ln224_reg_14227(0) = '1') else 
        ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3313;
    select_ln224_fu_3777_p3 <= 
        ap_const_lv32_400 when (icmp_ln224_fu_3771_p2(0) = '1') else 
        add_ln223_fu_3765_p2;
    select_ln232_1_fu_13941_p3 <= 
        ap_const_lv8_2 when (icmp_ln232_reg_16126(0) = '1') else 
        ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3458_p4;
    select_ln232_fu_7698_p3 <= 
        ap_const_lv32_800 when (icmp_ln232_fu_7692_p2(0) = '1') else 
        add_ln231_fu_7686_p2;
    select_ln41_10_fu_4299_p3 <= 
        add_ln44_5_fu_4294_p2 when (icmp_ln41_5_reg_14487(0) = '1') else 
        select_ln41_8_reg_14476;
    select_ln41_11_fu_4255_p3 <= 
        ap_const_lv8_0 when (icmp_ln41_5_fu_4249_p2(0) = '1') else 
        add_ln40_5_fu_4243_p2;
    select_ln41_12_fu_4394_p3 <= 
        add_ln44_6_fu_4389_p2 when (icmp_ln41_6_reg_14510(0) = '1') else 
        select_ln41_10_reg_14503;
    select_ln41_13_fu_4310_p3 <= 
        ap_const_lv8_0 when (icmp_ln41_6_fu_4305_p2(0) = '1') else 
        add_ln40_6_reg_14497;
    select_ln41_14_fu_4406_p3 <= 
        add_ln44_7_fu_4400_p2 when (icmp_ln41_7_reg_14519(0) = '1') else 
        select_ln41_12_fu_4394_p3;
    select_ln41_15_fu_4354_p3 <= 
        ap_const_lv8_0 when (icmp_ln41_7_fu_4327_p2(0) = '1') else 
        add_ln40_7_fu_4321_p2;
    select_ln41_1_fu_3909_p3 <= 
        ap_const_lv8_0 when (icmp_ln41_fu_3891_p2(0) = '1') else 
        add_ln40_fu_3886_p2;
    select_ln41_2_fu_4040_p3 <= 
        add_ln44_1_fu_4035_p2 when (icmp_ln41_1_fu_4030_p2(0) = '1') else 
        select_ln41_reg_14270;
    select_ln41_3_fu_4047_p3 <= 
        ap_const_lv8_0 when (icmp_ln41_1_fu_4030_p2(0) = '1') else 
        add_ln40_1_reg_14280;
    select_ln41_4_fu_4109_p3 <= 
        add_ln44_2_fu_4104_p2 when (icmp_ln41_2_reg_14433(0) = '1') else 
        select_ln41_2_reg_14423;
    select_ln41_5_fu_4092_p3 <= 
        ap_const_lv8_0 when (icmp_ln41_2_fu_4086_p2(0) = '1') else 
        add_ln40_2_fu_4080_p2;
    select_ln41_6_fu_4154_p3 <= 
        add_ln44_3_fu_4148_p2 when (icmp_ln41_3_fu_4142_p2(0) = '1') else 
        select_ln41_4_fu_4109_p3;
    select_ln41_7_fu_4162_p3 <= 
        ap_const_lv8_0 when (icmp_ln41_3_fu_4142_p2(0) = '1') else 
        add_ln40_3_fu_4137_p2;
    select_ln41_8_fu_4227_p3 <= 
        add_ln44_4_fu_4222_p2 when (icmp_ln41_4_reg_14464(0) = '1') else 
        select_ln41_6_reg_14448;
    select_ln41_9_fu_4233_p3 <= 
        ap_const_lv8_0 when (icmp_ln41_4_reg_14464(0) = '1') else 
        add_ln40_4_reg_14459;
    select_ln41_fu_3902_p3 <= 
        add_ln44_fu_3897_p2 when (icmp_ln41_fu_3891_p2(0) = '1') else 
        l1_write_col_offset_s_reg_14235;
    select_ln60_fu_3806_p3 <= 
        ap_const_lv8_0 when (icmp_ln60_fu_3800_p2(0) = '1') else 
        grp_fu_3466_p2;
    select_ln78_fu_4587_p3 <= 
        ap_const_lv8_2 when (tmp_195_reg_14215(0) = '1') else 
        ap_const_lv8_1;
    select_ln79_1_fu_4624_p3 <= 
        add_ln79_1_fu_4618_p2 when (icmp_ln79_1_fu_4600_p2(0) = '1') else 
        add_ln81_1_fu_4612_p2;
    select_ln79_2_fu_4671_p3 <= 
        add_ln79_2_fu_4665_p2 when (icmp_ln79_2_fu_4653_p2(0) = '1') else 
        add_ln81_2_fu_4659_p2;
    select_ln79_fu_4577_p3 <= 
        add_ln79_fu_4571_p2 when (icmp_ln79_fu_4559_p2(0) = '1') else 
        add_ln81_fu_4565_p2;
        sext_ln179_100_fu_12272_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_11_fu_12266_p2),16));

        sext_ln179_101_fu_12288_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_13_fu_12282_p2),14));

        sext_ln179_102_fu_12298_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_14_fu_12292_p2),14));

        sext_ln179_103_fu_12944_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_15_reg_17775),16));

        sext_ln179_104_fu_9021_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_17_fu_9015_p2),14));

        sext_ln179_105_fu_10179_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_18_reg_17421),15));

        sext_ln179_106_fu_10188_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_19_fu_10182_p2),15));

        sext_ln179_107_fu_10192_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_20_reg_17426),15));

        sext_ln179_108_fu_12952_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_22_reg_17572),16));

        sext_ln179_109_fu_9057_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_82_fu_9051_p2),13));

        sext_ln179_10_fu_11305_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_10_fu_11298_p3),13));

        sext_ln179_110_fu_9084_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_83_fu_9079_p2),14));

        sext_ln179_111_fu_9118_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_84_fu_9112_p2),13));

        sext_ln179_112_fu_9156_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_86_fu_9150_p2),13));

        sext_ln179_113_fu_9173_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_96_fu_9166_p3),14));

        sext_ln179_114_fu_9177_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln179_31_reg_17160),14));

        sext_ln179_115_fu_10212_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_98_fu_10207_p3),14));

        sext_ln179_116_fu_9195_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_90_fu_9189_p2),11));

        sext_ln179_117_fu_9212_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_99_fu_9205_p3),13));

        sext_ln179_118_fu_9303_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_102_fu_9296_p3),14));

        sext_ln179_119_fu_9347_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_94_fu_9341_p2),12));

        sext_ln179_11_fu_12925_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_11_fu_12918_p3),14));

        sext_ln179_120_fu_9364_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_103_fu_9357_p3),13));

        sext_ln179_121_fu_9426_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_105_fu_9419_p3),14));

        sext_ln179_122_fu_9455_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_106_fu_9448_p3),13));

        sext_ln179_123_fu_10238_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_99_reg_17462),14));

        sext_ln179_124_fu_12346_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_108_fu_12339_p3),13));

        sext_ln179_125_fu_13140_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_109_fu_13133_p3),16));

        sext_ln179_126_fu_10293_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_101_fu_10287_p2),13));

        sext_ln179_127_fu_10303_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_102_fu_10297_p2),13));

        sext_ln179_128_fu_10320_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_110_fu_10313_p3),14));

        sext_ln179_129_fu_10369_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_111_fu_10362_p3),14));

        sext_ln179_12_fu_13069_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_12_fu_13063_p3),14));

        sext_ln179_130_fu_10379_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_105_fu_10373_p2),12));

        sext_ln179_131_fu_10412_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_112_fu_10405_p3),14));

        sext_ln179_132_fu_10429_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_113_fu_10422_p3),14));

        sext_ln179_133_fu_10445_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_109_fu_10439_p2),13));

        sext_ln179_134_fu_10461_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_114_fu_10454_p3),14));

        sext_ln179_135_fu_8438_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln179_33_reg_17170),14));

        sext_ln179_136_fu_12373_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_111_fu_12367_p2),13));

        sext_ln179_137_fu_12412_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_116_fu_12405_p3),16));

        sext_ln179_138_fu_12444_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_113_fu_12438_p2),13));

        sext_ln179_139_fu_12469_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_118_fu_12462_p3),16));

        sext_ln179_13_fu_13073_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_13_reg_17880),16));

        sext_ln179_140_fu_10471_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln179_34_reg_17467),16));

        sext_ln179_141_fu_10536_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_119_fu_10529_p3),14));

        sext_ln179_142_fu_10557_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_114_fu_10551_p2),13));

        sext_ln179_143_fu_10568_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_120_fu_10561_p3),16));

        sext_ln179_144_fu_10581_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_115_fu_10575_p2),13));

        sext_ln179_145_fu_10602_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_121_fu_10595_p3),14));

        sext_ln179_146_fu_10606_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_114_fu_10551_p2),12));

        sext_ln179_147_fu_10626_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_119_fu_10620_p2),12));

        sext_ln179_148_fu_10637_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_122_fu_10630_p3),16));

        sext_ln179_149_fu_12473_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_120_reg_17593),13));

        sext_ln179_14_fu_13577_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_10_reg_17725),14));

        sext_ln179_150_fu_12481_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_121_reg_17603),13));

        sext_ln179_151_fu_10709_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_122_fu_10703_p2),13));

        sext_ln179_152_fu_10726_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_123_fu_10720_p2),14));

        sext_ln179_153_fu_10754_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_124_fu_10748_p2),14));

        sext_ln179_154_fu_10769_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_127_fu_10762_p3),16));

        sext_ln179_155_fu_10811_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_128_fu_10804_p3),14));

        sext_ln179_156_fu_10835_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_127_fu_10829_p2),12));

        sext_ln179_157_fu_10867_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_129_fu_10860_p3),14));

        sext_ln179_158_fu_10920_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_130_fu_10913_p3),15));

        sext_ln179_159_fu_12491_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln179_36_reg_17336),14));

        sext_ln179_15_fu_11382_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_11_fu_11376_p2),14));

        sext_ln179_160_fu_12506_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_31_fu_12500_p2),16));

        sext_ln179_161_fu_12516_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_33_reg_17608),15));

        sext_ln179_162_fu_10924_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14169_p3),14));

        sext_ln179_163_fu_12519_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_35_reg_17613),15));

        sext_ln179_164_fu_12528_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_36_fu_12522_p2),16));

        sext_ln179_165_fu_12538_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_38_reg_17618),15));

        sext_ln179_166_fu_12553_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_40_fu_12547_p2),15));

        sext_ln179_167_fu_12988_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_41_reg_17785),16));

        sext_ln179_168_fu_12572_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_43_fu_12566_p2),15));

        sext_ln179_169_fu_12991_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_45_reg_17790),16));

        sext_ln179_16_fu_11413_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_15_fu_11406_p3),12));

        sext_ln179_170_fu_13005_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln179_37_reg_17795),16));

        sext_ln179_171_fu_13144_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_48_reg_17800),16));

        sext_ln179_172_fu_13484_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_129_fu_13478_p2),13));

        sext_ln179_173_fu_13495_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_133_fu_13488_p3),14));

        sext_ln179_174_fu_12614_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_53_reg_17628),16));

        sext_ln179_175_fu_10945_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_55_reg_17509),15));

        sext_ln179_176_fu_10948_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_56_reg_17514),15));

        sext_ln179_177_fu_12623_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_58_reg_17633),16));

        sext_ln179_178_fu_12632_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_60_reg_17638),15));

        sext_ln179_179_fu_12641_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_61_fu_12635_p2),15));

        sext_ln179_17_fu_11433_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_13_fu_11427_p2),13));

        sext_ln179_180_fu_13583_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_63_reg_17815),16));

        sext_ln179_181_fu_13586_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_64_reg_17820),15));

        sext_ln179_182_fu_13589_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_66_reg_17951),15));

        sext_ln179_183_fu_13598_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_67_fu_13592_p2),16));

        sext_ln179_184_fu_10988_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_71_fu_10982_p2),16));

        sext_ln179_185_fu_10998_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_73_reg_17519),15));

        sext_ln179_186_fu_11001_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_74_reg_17524),14));

        sext_ln179_187_fu_11010_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_75_fu_11004_p2),15));

        sext_ln179_188_fu_13397_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_76_reg_17653),16));

        sext_ln179_189_fu_13405_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_78_reg_17658),15));

        sext_ln179_18_fu_11444_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_16_fu_11437_p3),15));

        sext_ln179_190_fu_12669_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_79_fu_12663_p2),14));

        sext_ln179_191_fu_13408_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_80_reg_17825),15));

        sext_ln179_192_fu_13296_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_82_fu_13290_p2),14));

        sext_ln179_193_fu_13300_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_84_reg_17830),14));

        sext_ln179_194_fu_13417_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_85_reg_17923),15));

        sext_ln179_195_fu_13426_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_86_fu_13420_p2),16));

        sext_ln179_196_fu_13436_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_135_reg_17835),14));

        sext_ln179_197_fu_11038_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_89_fu_11032_p2),16));

        sext_ln179_198_fu_9590_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_91_fu_9584_p2),15));

        sext_ln179_199_fu_9606_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_93_fu_9600_p2),15));

        sext_ln179_19_fu_11448_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln179_6_reg_16676),14));

        sext_ln179_1_fu_11183_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_reg_17549),13));

        sext_ln179_200_fu_11048_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_94_reg_17529),16));

        sext_ln179_201_fu_13158_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_96_reg_17890),15));

        sext_ln179_202_fu_13161_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_97_reg_17840),15));

        sext_ln179_203_fu_13511_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_99_reg_17907),16));

        sext_ln179_204_fu_13514_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_100_reg_17534),15));

        sext_ln179_205_fu_13517_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_102_reg_17946),15));

        sext_ln179_206_fu_13526_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_103_fu_13520_p2),16));

        sext_ln179_207_fu_12730_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_136_fu_12723_p3),14));

        sext_ln179_208_fu_11069_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_107_fu_11063_p2),16));

        sext_ln179_209_fu_9628_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_109_fu_9622_p2),15));

        sext_ln179_20_fu_13076_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_18_reg_17730),15));

        sext_ln179_210_fu_9638_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_110_fu_9632_p2),14));

        sext_ln179_211_fu_9648_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_111_fu_9642_p2),15));

        sext_ln179_212_fu_11079_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_112_reg_17539),16));

        sext_ln179_213_fu_13309_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_114_reg_17673),15));

        sext_ln179_214_fu_13312_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_116_reg_17912),15));

        sext_ln179_215_fu_13321_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_117_fu_13315_p2),16));

        sext_ln179_216_fu_12740_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_118_fu_12734_p2),15));

        sext_ln179_217_fu_12756_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_120_fu_12750_p2),15));

        sext_ln179_218_fu_13325_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_121_reg_17845),16));

        sext_ln179_219_fu_12794_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_131_fu_12788_p2),14));

        sext_ln179_21_fu_11487_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_16_fu_11481_p2),13));

        sext_ln179_220_fu_12798_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_126_reg_17684),16));

        sext_ln179_221_fu_12801_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_127_reg_17689),15));

        sext_ln179_222_fu_12804_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_129_reg_17694),15));

        sext_ln179_223_fu_12813_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_130_fu_12807_p2),16));

        sext_ln179_224_fu_13193_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_133_reg_17855),16));

        sext_ln179_225_fu_12835_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_135_fu_12829_p2),15));

        sext_ln179_226_fu_12851_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_137_fu_12845_p2),15));

        sext_ln179_227_fu_13202_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_138_reg_17860),16));

        sext_ln179_228_fu_13639_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_132_fu_13633_p2),13));

        sext_ln179_229_fu_13650_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_137_fu_13643_p3),14));

        sext_ln179_22_fu_13079_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_19_reg_17735),14));

        sext_ln179_230_fu_11154_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_142_reg_17341),15));

        sext_ln179_231_fu_11163_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_143_fu_11157_p2),16));

        sext_ln179_232_fu_12861_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_146_reg_17710),15));

        sext_ln179_233_fu_12869_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_148_fu_12864_p2),15));

        sext_ln179_234_fu_13679_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_149_reg_17865),16));

        sext_ln179_235_fu_12885_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_151_fu_12879_p2),14));

        sext_ln179_236_fu_12889_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_153_reg_17544),14));

        sext_ln179_237_fu_13687_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_154_reg_17870),15));

        sext_ln179_238_fu_13690_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_155_reg_17175),15));

        sext_ln179_239_fu_13693_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_157_reg_17974),15));

        sext_ln179_23_fu_11504_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_17_fu_11498_p2),12));

        sext_ln179_240_fu_13708_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln179_159_fu_13702_p2),16));

        sext_ln179_24_fu_11515_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_20_fu_11508_p3),13));

        sext_ln179_25_fu_11539_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_18_fu_11533_p2),12));

        sext_ln179_26_fu_11600_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_20_fu_11570_p2),13));

        sext_ln179_27_fu_11611_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_24_fu_11604_p3),14));

        sext_ln179_28_fu_13261_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_25_fu_13254_p3),13));

        sext_ln179_29_fu_12940_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_26_fu_12935_p3),14));

        sext_ln179_2_fu_9724_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_2_fu_9717_p3),12));

        sext_ln179_30_fu_11651_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_27_fu_11644_p3),14));

        sext_ln179_31_fu_11672_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_28_fu_11665_p3),13));

        sext_ln179_32_fu_11705_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_30_fu_11699_p3),14));

        sext_ln179_33_fu_11737_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_31_fu_11730_p3),13));

        sext_ln179_34_fu_11754_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_26_fu_11724_p2),13));

        sext_ln179_35_fu_11765_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_32_fu_11758_p3),14));

        sext_ln179_36_fu_11803_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln179_10_reg_16980),14));

        sext_ln179_37_fu_13082_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln179_11_reg_16985),14));

        sext_ln179_38_fu_11812_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_28_fu_11806_p2),13));

        sext_ln179_39_fu_11833_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_36_fu_11826_p3),14));

        sext_ln179_3_fu_9741_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_3_fu_9734_p3),13));

        sext_ln179_40_fu_11885_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_31_fu_11879_p2),12));

        sext_ln179_41_fu_11896_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_39_fu_11889_p3),13));

        sext_ln179_42_fu_11932_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_40_fu_11925_p3),14));

        sext_ln179_43_fu_13274_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_34_fu_13268_p2),13));

        sext_ln179_44_fu_11955_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_36_fu_11949_p2),13));

        sext_ln179_45_fu_11966_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_42_fu_11959_p3),14));

        sext_ln179_46_fu_11988_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_43_fu_11981_p3),14));

        sext_ln179_47_fu_12004_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_39_fu_11998_p2),13));

        sext_ln179_48_fu_12020_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_44_fu_12013_p3),14));

        sext_ln179_49_fu_9849_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln179_13_reg_17371),14));

        sext_ln179_4_fu_9774_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_1_fu_9711_p2),13));

        sext_ln179_50_fu_12051_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_52_fu_12046_p2),13));

        sext_ln179_51_fu_12062_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_46_fu_12055_p3),14));

        sext_ln179_52_fu_8516_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln179_14_reg_16935),14));

        sext_ln179_53_fu_13464_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_48_reg_17760),14));

        sext_ln179_55_fu_8525_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_44_fu_8519_p2),13));

        sext_ln179_56_fu_8541_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_50_fu_8534_p3),14));

        sext_ln179_57_fu_12121_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_51_fu_12114_p3),14));

        sext_ln179_58_fu_12137_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_52_fu_12130_p3),14));

        sext_ln179_5_fu_9785_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_4_fu_9778_p3),14));

        sext_ln179_60_fu_12164_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_48_fu_12158_p2),13));

        sext_ln179_61_fu_12191_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_54_fu_12184_p3),15));

        sext_ln179_62_fu_8572_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_55_fu_8565_p3),13));

        sext_ln179_63_fu_13467_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln179_15_reg_17191),14));

        sext_ln179_64_fu_13393_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_58_fu_13386_p3),14));

        sext_ln179_65_fu_12235_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_50_fu_12229_p2),13));

        sext_ln179_66_fu_12246_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_60_fu_12239_p3),14));

        sext_ln179_67_fu_8605_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_53_fu_8599_p2),13));

        sext_ln179_68_fu_8622_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_54_fu_8616_p2),13));

        sext_ln179_69_fu_8673_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_56_fu_8667_p2),14));

        sext_ln179_6_fu_11223_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_5_fu_11217_p2),13));

        sext_ln179_70_fu_8703_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_57_fu_8697_p2),12));

        sext_ln179_71_fu_8724_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_65_fu_8717_p3),14));

        sext_ln179_72_fu_9852_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_67_reg_17401),14));

        sext_ln179_74_fu_9904_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_68_fu_9897_p3),14));

        sext_ln179_75_fu_9918_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_75_fu_9912_p2),13));

        sext_ln179_76_fu_9946_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_69_fu_9939_p3),14));

        sext_ln179_77_fu_9963_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_70_fu_9956_p3),15));

        sext_ln179_78_fu_9983_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_66_fu_9977_p2),13));

        sext_ln179_79_fu_9994_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_71_fu_9987_p3),14));

        sext_ln179_7_fu_11249_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_7_fu_11244_p2),13));

        sext_ln179_80_fu_8762_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln179_20_reg_17207),14));

        sext_ln179_81_fu_8765_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln179_21_reg_17239),14));

        sext_ln179_82_fu_9998_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_64_fu_9950_p2),13));

        sext_ln179_83_fu_10015_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_74_fu_10008_p3),14));

        sext_ln179_84_fu_10019_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln179_22_reg_17406),14));

        sext_ln179_85_fu_10080_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_76_fu_10073_p3),14));

        sext_ln179_86_fu_10095_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_76_fu_10090_p2),13));

        sext_ln179_87_fu_10106_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_77_fu_10099_p3),14));

        sext_ln179_88_fu_10127_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_78_fu_10120_p3),12));

        sext_ln179_89_fu_10142_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_79_fu_10136_p3),13));

        sext_ln179_8_fu_11284_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_8_fu_11278_p2),14));

        sext_ln179_90_fu_10146_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln179_24_reg_17311),14));

        sext_ln179_91_fu_8841_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_73_fu_8835_p2),13));

        sext_ln179_92_fu_8858_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_86_fu_8851_p3),14));

        sext_ln179_93_fu_8884_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_87_fu_8878_p3),13));

        sext_ln179_94_fu_8908_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_88_fu_8901_p3),14));

        sext_ln179_95_fu_8915_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_73_fu_8835_p2),12));

        sext_ln179_96_fu_10176_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_90_reg_17416),14));

        sext_ln179_97_fu_8435_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln179_29_reg_17262),14));

        sext_ln179_98_fu_8976_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_79_fu_8970_p2),13));

        sext_ln179_99_fu_9004_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_81_fu_8998_p2),13));

        sext_ln179_9_fu_11294_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln179_9_fu_11288_p2),12));

        sext_ln179_fu_9676_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln179_fu_9670_p3),14));

        sext_ln92_10_fu_5017_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_11_fu_5011_p2),13));

        sext_ln92_11_fu_5027_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_12_fu_5021_p2),14));

        sext_ln92_12_fu_5277_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_1_reg_15136),15));

        sext_ln92_13_fu_5280_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_2_reg_15141),15));

        sext_ln92_14_fu_5076_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_13_fu_5070_p2),13));

        sext_ln92_15_fu_5086_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_14_fu_5080_p2),14));

        sext_ln92_16_fu_5330_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_17_reg_15204),14));

        sext_ln92_17_fu_5333_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_4_reg_15209),15));

        sext_ln92_18_fu_5341_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_5_fu_5336_p2),15));

        sext_ln92_19_fu_5351_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_73_reg_15214),13));

        sext_ln92_1_fu_5263_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_1_reg_15131),14));

        sext_ln92_20_fu_5391_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_18_fu_5385_p2),16));

        sext_ln92_21_fu_5171_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_7_fu_5165_p2),14));

        sext_ln92_22_fu_5472_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_19_fu_5466_p2),16));

        sext_ln92_23_fu_5514_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_14_reg_15305),14));

        sext_ln92_24_fu_5523_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_15_fu_5517_p2),15));

        sext_ln92_25_fu_5533_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_16_fu_5527_p2),14));

        sext_ln92_26_fu_5537_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_13963_p3),14));

        sext_ln92_27_fu_5546_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_18_fu_5540_p2),15));

        sext_ln92_2_fu_4745_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_2_fu_4739_p2),14));

        sext_ln92_30_fu_5572_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_13954_p3),15));

        sext_ln92_31_fu_5224_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_23_fu_5218_p2),13));

        sext_ln92_32_fu_5793_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_23_reg_15332),16));

        sext_ln92_33_fu_5818_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_27_fu_5812_p2),16));

        sext_ln92_34_fu_5832_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_74_fu_5826_p2),14));

        sext_ln92_35_fu_6424_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14006_p3),16));

        sext_ln92_36_fu_5867_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_29_reg_15365),13));

        sext_ln92_37_fu_5893_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_31_fu_5887_p2),13));

        sext_ln92_38_fu_5903_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_32_fu_5897_p2),16));

        sext_ln92_39_fu_5924_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_33_fu_5918_p2),13));

        sext_ln92_3_fu_4755_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_3_fu_4749_p2),13));

        sext_ln92_40_fu_5967_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_34_fu_5961_p2),13));

        sext_ln92_41_fu_5983_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_27_fu_5977_p2),16));

        sext_ln92_42_fu_6455_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_35_reg_15485),14));

        sext_ln92_43_fu_6047_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_37_fu_6041_p2),15));

        sext_ln92_44_fu_6083_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_38_fu_6077_p2),13));

        sext_ln92_45_fu_6104_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_40_fu_6098_p2),14));

        sext_ln92_46_fu_6504_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_41_fu_6499_p2),14));

        sext_ln92_47_fu_6140_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_42_fu_6134_p2),14));

        sext_ln92_48_fu_6528_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_76_fu_6522_p2),14));

        sext_ln92_49_fu_6178_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_43_fu_6172_p2),14));

        sext_ln92_4_fu_4790_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_4_fu_4784_p2),14));

        sext_ln92_50_fu_6199_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_44_fu_6193_p2),12));

        sext_ln92_52_fu_6215_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_46_fu_6209_p2),13));

        sext_ln92_53_fu_6231_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_48_reg_15436),13));

        sext_ln92_54_fu_6260_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_33_fu_6254_p2),14));

        sext_ln92_55_fu_6270_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_34_fu_6264_p2),14));

        sext_ln92_56_fu_6532_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_36_reg_15505),16));

        sext_ln92_57_fu_6994_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_39_reg_15544),16));

        sext_ln92_58_fu_6558_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_14013_p3),14));

        sext_ln92_59_fu_7002_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_43_reg_15549),16));

        sext_ln92_5_fu_4817_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_5_fu_4811_p2),13));

        sext_ln92_60_fu_6303_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_51_fu_6297_p2),13));

        sext_ln92_61_fu_6318_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_46_fu_6312_p2),14));

        sext_ln92_62_fu_6328_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_47_fu_6322_p2),15));

        sext_ln92_63_fu_6584_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_48_reg_15510),16));

        sext_ln92_64_fu_6343_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_49_fu_6337_p2),15));

        sext_ln92_66_fu_6356_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_13997_p3),15));

        sext_ln92_67_fu_6587_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_53_reg_15515),16));

        sext_ln92_68_fu_6605_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_56_reg_15520),16));

        sext_ln92_69_fu_6403_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_59_fu_6397_p2),13));

        sext_ln92_6_fu_4894_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_7_fu_4888_p2),13));

        sext_ln92_70_fu_7011_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_60_reg_15525),16));

        sext_ln92_71_fu_6663_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_79_fu_6657_p2),16));

        sext_ln92_72_fu_6712_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_57_fu_6706_p2),14));

        sext_ln92_73_fu_7272_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_59_reg_15646),16));

        sext_ln92_74_fu_7093_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_59_fu_7087_p2),13));

        sext_ln92_75_fu_7102_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_63_fu_7097_p2),16));

        sext_ln92_76_fu_6759_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_60_fu_6753_p2),14));

        sext_ln92_77_fu_6780_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_62_fu_6774_p2),13));

        sext_ln92_78_fu_6802_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_66_fu_6796_p2),14));

        sext_ln92_79_fu_7129_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_67_reg_15596),16));

        sext_ln92_7_fu_4916_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_8_fu_4910_p2),14));

        sext_ln92_80_fu_6829_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_64_fu_6823_p2),14));

        sext_ln92_81_fu_6870_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_80_fu_6864_p2),14));

        sext_ln92_82_fu_7160_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_65_fu_7154_p2),14));

        sext_ln92_83_fu_6925_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_67_fu_6919_p2),14));

        sext_ln92_84_fu_6935_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_70_fu_6929_p2),14));

        sext_ln92_85_fu_7281_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_71_reg_15614),16));

        sext_ln92_87_fu_7193_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_74_reg_15631),16));

        sext_ln92_88_fu_7196_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_76_reg_15636),16));

        sext_ln92_89_fu_7293_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_82_reg_15662),16));

        sext_ln92_8_fu_4969_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_9_fu_4963_p2),14));

        sext_ln92_90_fu_7296_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln92_79_reg_15667),16));

        sext_ln92_91_fu_7250_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_70_fu_7244_p2),16));

        sext_ln92_9_fu_4995_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_10_fu_4989_p2),13));

        sext_ln92_fu_4717_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln92_fu_4711_p2),14));

    sf2_fu_11260_p3 <= (select_ln161_1_reg_16958 & ap_const_lv4_0);
    sf3_fu_11358_p3 <= (select_ln161_2_reg_16357 & ap_const_lv4_0);
    sf4_fu_8649_p3 <= (select_ln161_8_reg_17228 & ap_const_lv4_0);
    shl_ln179_10_fu_11688_p3 <= (select_ln161_4_reg_16843 & ap_const_lv3_0);
    shl_ln179_11_fu_11709_p3 <= (select_ln161_4_reg_16843 & ap_const_lv1_0);
    shl_ln179_12_fu_9831_p3 <= (select_ln161_5_reg_17274 & ap_const_lv1_0);
    shl_ln179_13_fu_11868_p3 <= (select_ln161_5_reg_17274 & ap_const_lv2_0);
    shl_ln179_14_fu_11900_p3 <= (select_ln161_5_reg_17274 & ap_const_lv4_0);
    shl_ln179_15_fu_8375_p3 <= (select_ln161_6_reg_16913 & ap_const_lv4_0);
    shl_ln179_16_fu_12030_p3 <= (select_ln161_6_reg_16913 & ap_const_lv1_0);
    shl_ln179_17_fu_8382_p3 <= (select_ln161_6_reg_16913 & ap_const_lv2_0);
    shl_ln179_18_fu_12144_p3 <= (select_ln161_7_reg_17117 & ap_const_lv3_0);
    shl_ln179_19_fu_8545_p3 <= (select_ln161_7_reg_17117 & ap_const_lv1_0);
    shl_ln179_1_fu_9700_p3 <= (select_ln161_reg_16209 & ap_const_lv2_0);
    shl_ln179_20_fu_12198_p3 <= (select_ln161_7_reg_17117 & ap_const_lv2_0);
    shl_ln179_21_fu_8579_p3 <= (select_ln161_8_reg_17228 & ap_const_lv3_0);
    shl_ln179_22_fu_8638_p3 <= (select_ln161_8_reg_17228 & ap_const_lv1_0);
    shl_ln179_23_fu_8686_p3 <= (select_ln161_8_reg_17228 & ap_const_lv2_0);
    shl_ln179_24_fu_9858_p3 <= (select_ln161_9_reg_17129 & ap_const_lv4_0);
    shl_ln179_25_fu_9869_p3 <= (select_ln161_9_reg_17129 & ap_const_lv2_0);
    shl_ln179_26_fu_9886_p3 <= (select_ln161_9_reg_17129 & ap_const_lv3_0);
    shl_ln179_27_fu_9922_p3 <= (select_ln161_9_reg_17129 & ap_const_lv1_0);
    shl_ln179_28_fu_10025_p3 <= (select_ln161_10_reg_16940 & ap_const_lv3_0);
    shl_ln179_29_fu_10045_p3 <= (select_ln161_10_reg_16940 & ap_const_lv4_0);
    shl_ln179_2_fu_11522_p3 <= (select_ln161_3_reg_17351 & ap_const_lv2_0);
    shl_ln179_30_fu_10056_p3 <= (select_ln161_10_reg_16940 & ap_const_lv2_0);
    shl_ln179_31_fu_10154_p3 <= (select_ln161_10_reg_16940 & ap_const_lv1_0);
    shl_ln179_32_fu_8797_p3 <= (select_ln161_11_reg_17212 & ap_const_lv4_0);
    shl_ln179_33_fu_8820_p3 <= (select_ln161_11_reg_17212 & ap_const_lv2_0);
    shl_ln179_34_fu_8924_p3 <= (select_ln161_11_reg_17212 & ap_const_lv1_0);
    shl_ln179_35_fu_8958_p3 <= (select_ln161_13_fu_8948_p3 & ap_const_lv3_0);
    shl_ln179_36_fu_8980_p3 <= (select_ln161_13_fu_8948_p3 & ap_const_lv1_0);
    shl_ln179_37_fu_9040_p3 <= (select_ln161_14_reg_17144 & ap_const_lv2_0);
    shl_ln179_38_fu_9061_p3 <= (select_ln161_14_reg_17144 & ap_const_lv4_0);
    shl_ln179_39_fu_9091_p3 <= (select_ln161_14_reg_17144 & ap_const_lv3_0);
    shl_ln179_3_fu_9753_p3 <= (select_ln161_reg_16209 & ap_const_lv4_0);
    shl_ln179_40_fu_9122_p3 <= (select_ln161_14_reg_17144 & ap_const_lv1_0);
    shl_ln179_41_fu_12964_p3 <= (select_ln161_16_reg_17577 & ap_const_lv1_0);
    shl_ln179_42_fu_9260_p3 <= (select_ln161_17_fu_9249_p3 & ap_const_lv4_0);
    shl_ln179_43_fu_9272_p3 <= (select_ln161_17_fu_9249_p3 & ap_const_lv1_0);
    shl_ln179_44_fu_9329_p3 <= (select_ln161_18_fu_9318_p3 & ap_const_lv2_0);
    shl_ln179_45_fu_9368_p3 <= (select_ln161_18_fu_9318_p3 & ap_const_lv4_0);
    shl_ln179_46_fu_9380_p3 <= (select_ln161_18_fu_9318_p3 & ap_const_lv1_0);
    shl_ln179_47_fu_9430_p3 <= (select_ln161_18_fu_9318_p3 & ap_const_lv3_0);
    shl_ln179_48_fu_12321_p3 <= (reg_3697 & ap_const_lv1_0);
    shl_ln179_49_fu_13093_p3 <= (reg_3697 & ap_const_lv3_0);
    shl_ln179_4_fu_11336_p3 <= (select_ln161_2_reg_16357 & ap_const_lv1_0);
    shl_ln179_50_fu_10263_p3 <= (select_ln161_20_fu_10252_p3 & ap_const_lv3_0);
    shl_ln179_51_fu_10275_p3 <= (select_ln161_20_fu_10252_p3 & ap_const_lv1_0);
    shl_ln179_52_fu_10332_p3 <= (reg_3697 & ap_const_lv1_0);
    shl_ln179_53_fu_10344_p3 <= (reg_3697 & ap_const_lv4_0);
    shl_ln179_54_fu_10383_p3 <= (reg_3697 & ap_const_lv3_0);
    shl_ln179_55_fu_12356_p3 <= (select_ln161_22_reg_17583 & ap_const_lv3_0);
    shl_ln179_56_fu_12377_p3 <= (select_ln161_22_reg_17583 & ap_const_lv4_0);
    shl_ln179_57_fu_12388_p3 <= (select_ln161_22_reg_17583 & ap_const_lv2_0);
    shl_ln179_58_fu_12416_p3 <= (select_ln161_22_reg_17583 & ap_const_lv1_0);
    shl_ln179_59_fu_10497_p3 <= (select_ln161_24_reg_17472 & ap_const_lv3_0);
    shl_ln179_5_fu_11548_p3 <= (select_ln161_3_reg_17351 & ap_const_lv3_0);
    shl_ln179_60_fu_10508_p3 <= (select_ln161_24_reg_17472 & ap_const_lv1_0);
    shl_ln179_61_fu_10540_p3 <= (select_ln161_24_reg_17472 & ap_const_lv2_0);
    shl_ln179_62_fu_10692_p3 <= (select_ln161_25_reg_17483 & ap_const_lv4_0);
    shl_ln179_63_fu_10730_p3 <= (select_ln161_25_reg_17483 & ap_const_lv1_0);
    shl_ln179_64_fu_10776_p3 <= (select_ln161_26_reg_17493 & ap_const_lv4_0);
    shl_ln179_65_fu_10787_p3 <= (select_ln161_26_reg_17493 & ap_const_lv1_0);
    shl_ln179_66_fu_10818_p3 <= (select_ln161_27_reg_17500 & ap_const_lv1_0);
    shl_ln179_67_fu_10839_p3 <= (select_ln161_27_reg_17500 & ap_const_lv2_0);
    shl_ln179_68_fu_10871_p3 <= (select_ln161_27_reg_17500 & ap_const_lv4_0);
    shl_ln179_69_fu_10888_p3 <= (select_ln161_27_reg_17500 & ap_const_lv3_0);
    shl_ln179_6_fu_11559_p3 <= (select_ln161_3_reg_17351 & ap_const_lv1_0);
    shl_ln179_70_fu_12601_p3 <= (select_ln161_28_reg_17267 & ap_const_lv1_0);
    shl_ln179_71_fu_12684_p3 <= (select_ln161_28_reg_17267 & ap_const_lv4_0);
    shl_ln179_72_fu_12766_p3 <= (select_ln161_29_reg_17678 & ap_const_lv4_0);
    shl_ln179_73_fu_12777_p3 <= (select_ln161_29_reg_17678 & ap_const_lv2_0);
    shl_ln179_74_fu_13622_p3 <= (select_ln161_30_reg_17699 & ap_const_lv3_0);
    shl_ln179_7_fu_11206_p3 <= (select_ln161_1_reg_16958 & ap_const_lv3_0);
    shl_ln179_8_fu_11227_p3 <= (select_ln161_1_reg_16958 & ap_const_lv1_0);
    shl_ln179_9_fu_11583_p3 <= (select_ln161_3_reg_17351 & ap_const_lv4_0);
    shl_ln179_s_fu_12907_p3 <= (select_ln161_1_reg_16958 & ap_const_lv2_0);
    shl_ln1_fu_9680_p3 <= (select_ln161_reg_16209 & ap_const_lv1_0);
    shl_ln92_10_fu_4947_p3 <= (tmp_15_fu_4920_p8 & ap_const_lv1_0);
    shl_ln92_11_fu_4973_p3 <= (tmp_15_fu_4920_p8 & ap_const_lv2_0);
    shl_ln92_12_fu_4999_p3 <= (tmp_15_fu_4920_p8 & ap_const_lv3_0);
    shl_ln92_13_fu_5058_p3 <= (tmp_20_fu_5043_p8 & ap_const_lv3_0);
    shl_ln92_14_fu_5289_p3 <= (tmp_20_reg_15146 & ap_const_lv4_0);
    shl_ln92_15_fu_5300_p3 <= (tmp_20_reg_15146 & ap_const_lv2_0);
    shl_ln92_16_fu_5111_p3 <= (tmp_25_fu_5090_p8 & ap_const_lv4_0);
    shl_ln92_17_fu_5123_p3 <= (tmp_25_fu_5090_p8 & ap_const_lv2_0);
    shl_ln92_18_fu_5354_p3 <= (tmp_25_reg_15198 & ap_const_lv1_0);
    shl_ln92_19_fu_5373_p3 <= (reg_3693 & ap_const_lv4_0);
    shl_ln92_1_fu_4695_p3 <= (reg_3693 & ap_const_lv1_0);
    shl_ln92_20_fu_5395_p3 <= (reg_3693 & ap_const_lv3_0);
    shl_ln92_21_fu_5444_p3 <= (tmp_35_reg_15296 & ap_const_lv3_0);
    shl_ln92_22_fu_5455_p3 <= (tmp_35_reg_15296 & ap_const_lv1_0);
    shl_ln92_23_fu_5476_p3 <= (tmp_35_reg_15296 & ap_const_lv4_0);
    shl_ln92_24_fu_5487_p3 <= (tmp_35_reg_15296 & ap_const_lv2_0);
    shl_ln92_25_fu_5202_p3 <= (tmp_40_fu_5187_p8 & ap_const_lv3_0);
    shl_ln92_26_fu_5581_p3 <= (tmp_40_reg_15310 & ap_const_lv4_0);
    shl_ln92_27_fu_5245_p3 <= (tmp_45_fu_5234_p8 & ap_const_lv1_0);
    shl_ln92_28_fu_5801_p3 <= (tmp_45_reg_15325 & ap_const_lv2_0);
    shl_ln92_29_fu_5845_p3 <= (tmp_50_reg_15357 & ap_const_lv3_0);
    shl_ln92_2_fu_4721_p3 <= (reg_3693 & ap_const_lv4_0);
    shl_ln92_30_fu_5856_p3 <= (tmp_50_reg_15357 & ap_const_lv1_0);
    shl_ln92_31_fu_5619_p3 <= (tmp_50_fu_5604_p8 & ap_const_lv2_0);
    shl_ln92_32_fu_6427_p3 <= (tmp_50_reg_15357 & ap_const_lv4_0);
    shl_ln92_33_fu_5876_p3 <= (tmp_55_reg_15370 & ap_const_lv3_0);
    shl_ln92_34_fu_5907_p3 <= (tmp_55_reg_15370 & ap_const_lv2_0);
    shl_ln92_35_fu_5931_p3 <= (tmp_60_reg_15378 & ap_const_lv3_0);
    shl_ln92_36_fu_5946_p3 <= (tmp_60_reg_15378 & ap_const_lv1_0);
    shl_ln92_37_fu_6019_p3 <= (tmp_65_reg_15386 & ap_const_lv4_0);
    shl_ln92_38_fu_6030_p3 <= (tmp_65_reg_15386 & ap_const_lv2_0);
    shl_ln92_39_fu_6467_p3 <= (tmp_65_reg_15386 & ap_const_lv3_0);
    shl_ln92_3_fu_4762_p3 <= (tmp_6_reg_14838 & ap_const_lv4_0);
    shl_ln92_40_fu_6051_p3 <= (tmp_70_reg_15395 & ap_const_lv3_0);
    shl_ln92_41_fu_6062_p3 <= (tmp_70_reg_15395 & ap_const_lv1_0);
    shl_ln92_42_fu_6478_p3 <= (tmp_70_reg_15395 & ap_const_lv2_0);
    shl_ln92_43_fu_6087_p3 <= (tmp_70_reg_15395 & ap_const_lv4_0);
    shl_ln92_44_fu_6108_p3 <= (tmp_75_reg_15403 & ap_const_lv3_0);
    shl_ln92_45_fu_6123_p3 <= (tmp_75_reg_15403 & ap_const_lv1_0);
    shl_ln92_46_fu_6150_p3 <= (tmp_80_reg_15411 & ap_const_lv3_0);
    shl_ln92_47_fu_6161_p3 <= (tmp_80_reg_15411 & ap_const_lv1_0);
    shl_ln92_48_fu_6182_p3 <= (tmp_80_reg_15411 & ap_const_lv2_0);
    shl_ln92_49_fu_5718_p3 <= (tmp_85_fu_5703_p8 & ap_const_lv3_0);
    shl_ln92_4_fu_4773_p3 <= (tmp_6_reg_14838 & ap_const_lv2_0);
    shl_ln92_50_fu_6567_p3 <= (tmp_90_reg_15441 & ap_const_lv1_0);
    shl_ln92_51_fu_6286_p3 <= (tmp_90_reg_15441 & ap_const_lv3_0);
    shl_ln92_52_fu_7019_p3 <= (tmp_95_reg_15457 & ap_const_lv3_0);
    shl_ln92_53_fu_6635_p3 <= (tmp_100_fu_6620_p8 & ap_const_lv4_0);
    shl_ln92_54_fu_7036_p3 <= (tmp_100_reg_15559 & ap_const_lv1_0);
    shl_ln92_55_fu_7053_p3 <= (tmp_100_reg_15559 & ap_const_lv3_0);
    shl_ln92_56_fu_6682_p3 <= (tmp_105_fu_6667_p8 & ap_const_lv1_0);
    shl_ln92_57_fu_6694_p3 <= (tmp_105_fu_6667_p8 & ap_const_lv4_0);
    shl_ln92_58_fu_7073_p3 <= (tmp_110_reg_15580 & ap_const_lv3_0);
    shl_ln92_59_fu_6727_p3 <= (tmp_110_fu_6716_p8 & ap_const_lv1_0);
    shl_ln92_5_fu_5266_p3 <= (tmp_6_reg_14838 & ap_const_lv1_0);
    shl_ln92_60_fu_6742_p3 <= (tmp_115_reg_15530 & ap_const_lv4_0);
    shl_ln92_61_fu_7112_p3 <= (tmp_115_reg_15530 & ap_const_lv2_0);
    shl_ln92_62_fu_6763_p3 <= (tmp_115_reg_15530 & ap_const_lv3_0);
    shl_ln92_63_fu_6812_p3 <= (tmp_115_reg_15530 & ap_const_lv1_0);
    shl_ln92_64_fu_7143_p3 <= (tmp_120_reg_15601 & ap_const_lv4_0);
    shl_ln92_65_fu_6907_p3 <= (tmp_125_fu_6892_p8 & ap_const_lv3_0);
    shl_ln92_66_fu_7173_p3 <= (tmp_125_reg_15608 & ap_const_lv2_0);
    shl_ln92_67_fu_6960_p3 <= (tmp_130_fu_6945_p8 & ap_const_lv2_0);
    shl_ln92_68_fu_7233_p3 <= (tmp_130_reg_15619 & ap_const_lv1_0);
    shl_ln92_6_fu_4800_p3 <= (tmp_6_reg_14838 & ap_const_lv3_0);
    shl_ln92_7_fu_4836_p3 <= (tmp_10_fu_4821_p8 & ap_const_lv1_0);
    shl_ln92_8_fu_4876_p3 <= (tmp_10_fu_4821_p8 & ap_const_lv3_0);
    shl_ln92_9_fu_4935_p3 <= (tmp_15_fu_4920_p8 & ap_const_lv4_0);
    shl_ln92_s_fu_4898_p3 <= (tmp_10_fu_4821_p8 & ap_const_lv2_0);
    shl_ln_fu_4683_p3 <= (reg_3693 & ap_const_lv3_0);
    st_fu_10644_p3 <= (select_ln161_25_reg_17483 & ap_const_lv3_0);
    sub_ln179_100_fu_12333_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln179_165_fu_12329_p1));
    sub_ln179_101_fu_10287_p2 <= std_logic_vector(unsigned(zext_ln179_173_fu_10283_p1) - unsigned(zext_ln179_172_fu_10271_p1));
    sub_ln179_102_fu_10297_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln179_172_fu_10271_p1));
    sub_ln179_103_fu_10307_p2 <= std_logic_vector(signed(sext_ln179_127_fu_10303_p1) - signed(zext_ln179_171_fu_10259_p1));
    sub_ln179_104_fu_10356_p2 <= std_logic_vector(unsigned(zext_ln179_177_fu_10352_p1) - unsigned(zext_ln179_176_fu_10340_p1));
    sub_ln179_105_fu_10373_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln179_175_fu_10328_p1));
    sub_ln179_106_fu_10399_p2 <= std_logic_vector(unsigned(zext_ln179_179_fu_10395_p1) - unsigned(zext_ln179_178_fu_10391_p1));
    sub_ln179_107_fu_10416_p2 <= std_logic_vector(unsigned(zext_ln179_178_fu_10391_p1) - unsigned(zext_ln179_179_fu_10395_p1));
    sub_ln179_108_fu_10433_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln179_177_fu_10352_p1));
    sub_ln179_109_fu_10439_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln179_178_fu_10391_p1));
    sub_ln179_10_fu_11324_p2 <= std_logic_vector(unsigned(zext_ln179_19_fu_11320_p1) - unsigned(zext_ln179_17_fu_11309_p1));
    sub_ln179_110_fu_10449_p2 <= std_logic_vector(signed(sext_ln179_133_fu_10445_p1) - signed(zext_ln179_180_reg_17165));
    sub_ln179_111_fu_12367_p2 <= std_logic_vector(unsigned(zext_ln179_183_fu_12363_p1) - unsigned(zext_ln179_181_fu_12350_p1));
    sub_ln179_112_fu_12399_p2 <= std_logic_vector(unsigned(zext_ln179_185_fu_12395_p1) - unsigned(zext_ln179_184_fu_12384_p1));
    sub_ln179_113_fu_12438_p2 <= std_logic_vector(unsigned(zext_ln179_187_fu_12434_p1) - unsigned(zext_ln179_182_fu_12353_p1));
    sub_ln179_114_fu_10551_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln179_197_fu_10547_p1));
    sub_ln179_115_fu_10575_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln179_192_fu_10477_p1));
    sub_ln179_116_fu_10589_p2 <= std_logic_vector(unsigned(zext_ln179_193_fu_10487_p1) - unsigned(zext_ln179_199_fu_10585_p1));
    sub_ln179_117_fu_9180_p2 <= std_logic_vector(unsigned(zext_ln179_139_reg_17154) - unsigned(zext_ln179_142_fu_9068_p1));
    sub_ln179_118_fu_10610_p2 <= std_logic_vector(signed(sext_ln179_146_fu_10606_p1) - signed(zext_ln179_198_fu_10572_p1));
    sub_ln179_119_fu_10620_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln179_200_fu_10616_p1));
    sub_ln179_11_fu_11376_p2 <= std_logic_vector(unsigned(zext_ln179_22_fu_11343_p1) - unsigned(zext_ln179_24_fu_11372_p1));
    sub_ln179_120_fu_10673_p2 <= std_logic_vector(unsigned(zext_ln179_203_fu_10669_p1) - unsigned(zext_ln179_201_fu_10641_p1));
    sub_ln179_121_fu_10686_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln179_205_fu_10682_p1));
    sub_ln179_122_fu_10703_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln179_202_fu_10658_p1));
    sub_ln179_123_fu_10720_p2 <= std_logic_vector(unsigned(select_ln179_125_fu_10713_p3) - unsigned(zext_ln179_204_fu_10679_p1));
    sub_ln179_124_fu_10748_p2 <= std_logic_vector(unsigned(zext_ln179_207_fu_10744_p1) - unsigned(zext_ln179_206_fu_10699_p1));
    sub_ln179_125_fu_9290_p2 <= std_logic_vector(unsigned(zext_ln179_152_fu_9256_p1) - unsigned(zext_ln179_153_fu_9268_p1));
    sub_ln179_126_fu_10798_p2 <= std_logic_vector(unsigned(zext_ln179_211_fu_10794_p1) - unsigned(zext_ln179_210_fu_10783_p1));
    sub_ln179_127_fu_10829_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln179_213_fu_10825_p1));
    sub_ln179_128_fu_10882_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln179_216_fu_10878_p1));
    sub_ln179_129_fu_13478_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln179_222_fu_13475_p1));
    sub_ln179_12_fu_11400_p2 <= std_logic_vector(unsigned(zext_ln179_25_fu_11386_p1) - unsigned(zext_ln179_26_fu_11396_p1));
    sub_ln179_130_fu_12699_p2 <= std_logic_vector(unsigned(zext_ln179_223_fu_12691_p1) - unsigned(zext_ln179_224_fu_12695_p1));
    sub_ln179_131_fu_12788_p2 <= std_logic_vector(unsigned(zext_ln179_225_fu_12773_p1) - unsigned(zext_ln179_226_fu_12784_p1));
    sub_ln179_132_fu_13633_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln179_228_fu_13629_p1));
    sub_ln179_133_fu_13127_p2 <= std_logic_vector(unsigned(zext_ln179_166_fu_13085_p1) - unsigned(zext_ln179_170_fu_13123_p1));
    sub_ln179_134_fu_10491_p2 <= std_logic_vector(unsigned(zext_ln179_191_fu_10474_p1) - unsigned(zext_ln179_193_fu_10487_p1));
    sub_ln179_135_fu_12705_p2 <= std_logic_vector(unsigned(zext_ln179_220_reg_17328) - unsigned(zext_ln179_223_fu_12691_p1));
    sub_ln179_13_fu_11427_p2 <= std_logic_vector(unsigned(zext_ln179_23_fu_11354_p1) - unsigned(zext_ln179_20_fu_11330_p1));
    sub_ln179_14_fu_11455_p2 <= std_logic_vector(unsigned(zext_ln179_29_fu_11451_p1) - unsigned(zext_ln179_22_fu_11343_p1));
    sub_ln179_15_fu_11472_p2 <= std_logic_vector(unsigned(zext_ln179_28_reg_16670) - unsigned(zext_ln179_29_fu_11451_p1));
    sub_ln179_16_fu_11481_p2 <= std_logic_vector(unsigned(zext_ln179_31_fu_11477_p1) - unsigned(zext_ln179_23_fu_11354_p1));
    sub_ln179_17_fu_11498_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln179_21_fu_11333_p1));
    sub_ln179_18_fu_11533_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln179_36_fu_11529_p1));
    sub_ln179_19_fu_11543_p2 <= std_logic_vector(signed(sext_ln179_25_fu_11539_p1) - signed(zext_ln179_32_reg_17559));
    sub_ln179_1_fu_9711_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln179_4_fu_9707_p1));
    sub_ln179_20_fu_11570_p2 <= std_logic_vector(unsigned(zext_ln179_37_fu_11555_p1) - unsigned(zext_ln179_38_fu_11566_p1));
    sub_ln179_21_fu_11594_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln179_39_fu_11590_p1));
    sub_ln179_22_fu_13248_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln179_40_fu_13245_p1));
    sub_ln179_23_fu_11619_p2 <= std_logic_vector(unsigned(zext_ln179_41_fu_11615_p1) - unsigned(zext_ln179_39_fu_11590_p1));
    sub_ln179_24_fu_11628_p2 <= std_logic_vector(unsigned(zext_ln179_42_fu_11625_p1) - unsigned(zext_ln179_39_fu_11590_p1));
    sub_ln179_25_fu_11659_p2 <= std_logic_vector(unsigned(zext_ln179_33_fu_11519_p1) - unsigned(zext_ln179_36_fu_11529_p1));
    sub_ln179_26_fu_11724_p2 <= std_logic_vector(unsigned(zext_ln179_49_fu_11720_p1) - unsigned(zext_ln179_48_fu_11716_p1));
    sub_ln179_27_fu_11798_p2 <= std_logic_vector(unsigned(zext_ln179_46_reg_16974) - unsigned(zext_ln179_53_fu_11794_p1));
    sub_ln179_28_fu_11806_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln179_49_fu_11720_p1));
    sub_ln179_29_fu_11820_p2 <= std_logic_vector(signed(sext_ln179_38_fu_11812_p1) - signed(zext_ln179_54_fu_11816_p1));
    sub_ln179_2_fu_9728_p2 <= std_logic_vector(signed(sext_ln179_2_fu_9724_p1) - signed(zext_ln179_3_fu_9697_p1));
    sub_ln179_30_fu_11862_p2 <= std_logic_vector(unsigned(zext_ln179_58_fu_11848_p1) - unsigned(zext_ln179_59_fu_11858_p1));
    sub_ln179_31_fu_11879_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln179_60_fu_11875_p1));
    sub_ln179_32_fu_11911_p2 <= std_logic_vector(unsigned(zext_ln179_62_fu_11907_p1) - unsigned(zext_ln179_61_reg_17363));
    sub_ln179_33_fu_11919_p2 <= std_logic_vector(unsigned(zext_ln179_63_fu_11916_p1) - unsigned(zext_ln179_62_fu_11907_p1));
    sub_ln179_34_fu_13268_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln179_64_fu_13265_p1));
    sub_ln179_35_fu_11940_p2 <= std_logic_vector(unsigned(zext_ln179_65_fu_11936_p1) - unsigned(zext_ln179_62_fu_11907_p1));
    sub_ln179_36_fu_11949_p2 <= std_logic_vector(unsigned(zext_ln179_66_fu_11946_p1) - unsigned(zext_ln179_59_fu_11858_p1));
    sub_ln179_37_fu_11970_p2 <= std_logic_vector(unsigned(zext_ln179_62_fu_11907_p1) - unsigned(zext_ln179_65_fu_11936_p1));
    sub_ln179_38_fu_11992_p2 <= std_logic_vector(unsigned(zext_ln179_62_fu_11907_p1) - unsigned(zext_ln179_63_fu_11916_p1));
    sub_ln179_39_fu_11998_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln179_59_fu_11858_p1));
    sub_ln179_3_fu_9768_p2 <= std_logic_vector(unsigned(zext_ln179_6_fu_9760_p1) - unsigned(zext_ln179_7_fu_9764_p1));
    sub_ln179_40_fu_12008_p2 <= std_logic_vector(signed(sext_ln179_47_fu_12004_p1) - signed(zext_ln179_61_reg_17363));
    sub_ln179_41_fu_12041_p2 <= std_logic_vector(unsigned(zext_ln179_69_reg_17376) - unsigned(zext_ln179_70_fu_12037_p1));
    sub_ln179_42_fu_12073_p2 <= std_logic_vector(unsigned(zext_ln179_74_fu_12069_p1) - unsigned(zext_ln179_71_reg_17381));
    sub_ln179_43_fu_12084_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln179_67_fu_12024_p1));
    sub_ln179_44_fu_8519_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln179_71_fu_8512_p1));
    sub_ln179_45_fu_8529_p2 <= std_logic_vector(unsigned(zext_ln179_69_fu_8502_p1) - unsigned(zext_ln179_72_reg_16929));
    sub_ln179_46_fu_11976_p2 <= std_logic_vector(unsigned(zext_ln179_61_reg_17363) - unsigned(zext_ln179_62_fu_11907_p1));
    sub_ln179_47_fu_12125_p2 <= std_logic_vector(unsigned(zext_ln179_71_reg_17381) - unsigned(zext_ln179_74_fu_12069_p1));
    sub_ln179_48_fu_12158_p2 <= std_logic_vector(unsigned(zext_ln179_83_fu_12155_p1) - unsigned(zext_ln179_82_fu_12151_p1));
    sub_ln179_49_fu_8559_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln179_86_fu_8555_p1));
    sub_ln179_4_fu_9808_p2 <= std_logic_vector(unsigned(l2_kernel_sums_6) - unsigned(zext_ln179_8_fu_9800_p1));
    sub_ln179_50_fu_12229_p2 <= std_logic_vector(unsigned(zext_ln179_88_fu_12205_p1) - unsigned(zext_ln179_81_fu_12141_p1));
    sub_ln179_51_fu_12253_p2 <= std_logic_vector(unsigned(zext_ln179_92_fu_12250_p1) - unsigned(zext_ln179_84_fu_12175_p1));
    sub_ln179_52_fu_12046_p2 <= std_logic_vector(unsigned(zext_ln179_68_fu_12027_p1) - unsigned(zext_ln179_71_reg_17381));
    sub_ln179_53_fu_8599_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln179_94_fu_8576_p1));
    sub_ln179_54_fu_8616_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln179_95_fu_8586_p1));
    sub_ln179_55_fu_8626_p2 <= std_logic_vector(signed(sext_ln179_68_fu_8622_p1) - signed(zext_ln179_97_reg_17301));
    sub_ln179_56_fu_8667_p2 <= std_logic_vector(unsigned(zext_ln179_98_fu_8645_p1) - unsigned(zext_ln179_99_fu_8663_p1));
    sub_ln179_57_fu_8697_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln179_101_fu_8693_p1));
    sub_ln179_58_fu_8711_p2 <= std_logic_vector(unsigned(zext_ln179_95_fu_8586_p1) - unsigned(zext_ln179_102_fu_8707_p1));
    sub_ln179_59_fu_8404_p2 <= std_logic_vector(unsigned(zext_ln179_72_reg_16929) - unsigned(zext_ln179_78_fu_8400_p1));
    sub_ln179_5_fu_11217_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln179_13_fu_11213_p1));
    sub_ln179_60_fu_8732_p2 <= std_logic_vector(unsigned(zext_ln179_98_fu_8645_p1) - unsigned(zext_ln179_103_fu_8728_p1));
    sub_ln179_61_fu_12179_p2 <= std_logic_vector(unsigned(zext_ln179_79_reg_17185) - unsigned(zext_ln179_84_fu_12175_p1));
    sub_ln179_62_fu_9880_p2 <= std_logic_vector(unsigned(zext_ln179_107_fu_9876_p1) - unsigned(zext_ln179_106_fu_9865_p1));
    sub_ln179_63_fu_9933_p2 <= std_logic_vector(unsigned(zext_ln179_106_fu_9865_p1) - unsigned(zext_ln179_110_fu_9929_p1));
    sub_ln179_64_fu_9950_p2 <= std_logic_vector(unsigned(zext_ln179_109_fu_9908_p1) - unsigned(zext_ln179_105_fu_9855_p1));
    sub_ln179_65_fu_9967_p2 <= std_logic_vector(unsigned(zext_ln179_106_fu_9865_p1) - unsigned(zext_ln179_107_fu_9876_p1));
    sub_ln179_66_fu_9977_p2 <= std_logic_vector(unsigned(zext_ln179_111_fu_9973_p1) - unsigned(zext_ln179_109_fu_9908_p1));
    sub_ln179_67_fu_8756_p2 <= std_logic_vector(unsigned(zext_ln179_104_fu_8752_p1) - unsigned(zext_ln179_95_fu_8586_p1));
    sub_ln179_68_fu_10002_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln179_106_fu_9865_p1));
    sub_ln179_69_fu_10067_p2 <= std_logic_vector(unsigned(zext_ln179_118_fu_10063_p1) - unsigned(zext_ln179_117_fu_10052_p1));
    sub_ln179_6_fu_11238_p2 <= std_logic_vector(signed(sext_ln179_6_fu_11223_p1) - signed(zext_ln179_14_fu_11234_p1));
    sub_ln179_70_fu_10084_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln179_117_fu_10052_p1));
    sub_ln179_71_fu_10131_p2 <= std_logic_vector(unsigned(zext_ln179_115_fu_10032_p1) - unsigned(zext_ln179_113_reg_17080));
    sub_ln179_72_fu_8808_p2 <= std_logic_vector(unsigned(zext_ln179_127_fu_8804_p1) - unsigned(zext_ln179_125_reg_17244));
    sub_ln179_73_fu_8835_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln179_129_fu_8831_p1));
    sub_ln179_74_fu_8845_p2 <= std_logic_vector(unsigned(zext_ln179_128_fu_8827_p1) - unsigned(zext_ln179_127_fu_8804_p1));
    sub_ln179_75_fu_9912_p2 <= std_logic_vector(unsigned(zext_ln179_105_fu_9855_p1) - unsigned(zext_ln179_109_fu_9908_p1));
    sub_ln179_76_fu_10090_p2 <= std_logic_vector(unsigned(zext_ln179_113_reg_17080) - unsigned(zext_ln179_115_fu_10032_p1));
    sub_ln179_77_fu_8919_p2 <= std_logic_vector(signed(sext_ln179_95_fu_8915_p1) - signed(zext_ln179_126_reg_17250));
    sub_ln179_78_fu_8935_p2 <= std_logic_vector(unsigned(zext_ln179_130_fu_8869_p1) - unsigned(zext_ln179_134_fu_8931_p1));
    sub_ln179_79_fu_8970_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln179_137_fu_8966_p1));
    sub_ln179_7_fu_11244_p2 <= std_logic_vector(unsigned(zext_ln179_10_reg_17107) - unsigned(zext_ln179_13_fu_11213_p1));
    sub_ln179_80_fu_8992_p2 <= std_logic_vector(signed(sext_ln179_98_fu_8976_p1) - signed(zext_ln179_138_fu_8988_p1));
    sub_ln179_81_fu_8998_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln179_136_fu_8954_p1));
    sub_ln179_82_fu_9051_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln179_141_fu_9047_p1));
    sub_ln179_83_fu_9079_p2 <= std_logic_vector(unsigned(select_ln179_94_fu_9072_p3) - unsigned(zext_ln179_139_reg_17154));
    sub_ln179_84_fu_9112_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln179_144_fu_9098_p1));
    sub_ln179_85_fu_9133_p2 <= std_logic_vector(signed(sext_ln179_111_fu_9118_p1) - signed(zext_ln179_146_fu_9129_p1));
    sub_ln179_86_fu_9150_p2 <= std_logic_vector(unsigned(zext_ln179_147_fu_9146_p1) - unsigned(zext_ln179_144_fu_9098_p1));
    sub_ln179_87_fu_9160_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln179_142_fu_9068_p1));
    sub_ln179_88_fu_10114_p2 <= std_logic_vector(unsigned(zext_ln179_114_fu_10022_p1) - unsigned(zext_ln179_119_fu_10110_p1));
    sub_ln179_89_fu_8873_p2 <= std_logic_vector(unsigned(zext_ln179_126_reg_17250) - unsigned(zext_ln179_130_fu_8869_p1));
    sub_ln179_8_fu_11278_p2 <= std_logic_vector(unsigned(zext_ln179_15_fu_11274_p1) - unsigned(zext_ln179_14_fu_11234_p1));
    sub_ln179_90_fu_9189_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln179_148_fu_9185_p1));
    sub_ln179_91_fu_9199_p2 <= std_logic_vector(unsigned(zext_ln179_141_fu_9047_p1) - unsigned(zext_ln179_143_fu_9088_p1));
    sub_ln179_92_fu_12982_p2 <= std_logic_vector(unsigned(add_ln179_23_fu_12955_p2) - unsigned(zext_ln179_151_fu_12978_p1));
    sub_ln179_93_fu_9284_p2 <= std_logic_vector(unsigned(zext_ln179_153_fu_9268_p1) - unsigned(zext_ln179_154_fu_9280_p1));
    sub_ln179_94_fu_9341_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln179_156_fu_9337_p1));
    sub_ln179_95_fu_9351_p2 <= std_logic_vector(signed(sext_ln179_119_fu_9347_p1) - signed(zext_ln179_155_fu_9325_p1));
    sub_ln179_96_fu_9392_p2 <= std_logic_vector(unsigned(zext_ln179_159_fu_9388_p1) - unsigned(zext_ln179_158_fu_9376_p1));
    sub_ln179_97_fu_9413_p2 <= std_logic_vector(unsigned(zext_ln179_161_fu_9409_p1) - unsigned(zext_ln179_158_fu_9376_p1));
    sub_ln179_98_fu_9442_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln179_162_fu_9438_p1));
    sub_ln179_99_fu_9459_p2 <= std_logic_vector(signed(sext_ln179_122_fu_9455_p1) - signed(zext_ln179_160_fu_9405_p1));
    sub_ln179_9_fu_11288_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln179_12_fu_11203_p1));
    sub_ln179_fu_9691_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln179_2_fu_9687_p1));
    sub_ln92_10_fu_4989_p2 <= std_logic_vector(unsigned(zext_ln92_29_fu_4985_p1) - unsigned(zext_ln92_21_fu_4931_p1));
    sub_ln92_11_fu_5011_p2 <= std_logic_vector(unsigned(zext_ln92_24_fu_4955_p1) - unsigned(zext_ln92_30_fu_5007_p1));
    sub_ln92_12_fu_5021_p2 <= std_logic_vector(unsigned(zext_ln92_26_fu_4981_p1) - unsigned(zext_ln92_23_fu_4943_p1));
    sub_ln92_13_fu_5070_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln92_32_fu_5066_p1));
    sub_ln92_14_fu_5080_p2 <= std_logic_vector(signed(sext_ln92_14_fu_5076_p1) - signed(zext_ln92_31_fu_5054_p1));
    sub_ln92_15_fu_5315_p2 <= std_logic_vector(unsigned(zext_ln92_33_fu_5296_p1) - unsigned(zext_ln92_35_fu_5311_p1));
    sub_ln92_16_fu_5321_p2 <= std_logic_vector(unsigned(add_ln92_3_fu_5283_p2) - unsigned(zext_ln92_34_fu_5307_p1));
    sub_ln92_17_fu_5135_p2 <= std_logic_vector(unsigned(zext_ln92_39_fu_5131_p1) - unsigned(zext_ln92_38_fu_5119_p1));
    sub_ln92_18_fu_5385_p2 <= std_logic_vector(unsigned(add_ln92_6_fu_5345_p2) - unsigned(zext_ln92_44_fu_5381_p1));
    sub_ln92_19_fu_5466_p2 <= std_logic_vector(unsigned(zext_ln92_51_fu_5462_p1) - unsigned(zext_ln92_50_fu_5451_p1));
    sub_ln92_1_fu_4733_p2 <= std_logic_vector(unsigned(zext_ln92_6_fu_4729_p1) - unsigned(zext_ln92_3_fu_4703_p1));
    sub_ln92_21_fu_5556_p2 <= std_logic_vector(unsigned(add_ln92_12_fu_5436_p2) - unsigned(zext_ln92_53_fu_5494_p1));
    sub_ln92_22_fu_5562_p2 <= std_logic_vector(unsigned(zext_ln92_50_fu_5451_p1) - unsigned(zext_ln92_49_fu_5441_p1));
    sub_ln92_23_fu_5218_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln92_57_fu_5214_p1));
    sub_ln92_24_fu_5228_p2 <= std_logic_vector(signed(sext_ln92_31_fu_5224_p1) - signed(zext_ln92_55_fu_5198_p1));
    sub_ln92_25_fu_5783_p2 <= std_logic_vector(unsigned(add_ln92_19_reg_15337) - unsigned(zext_ln92_56_reg_15320));
    sub_ln92_26_fu_5592_p2 <= std_logic_vector(unsigned(add_ln92_21_fu_5575_p2) - unsigned(zext_ln92_59_fu_5588_p1));
    sub_ln92_27_fu_5812_p2 <= std_logic_vector(unsigned(sub_ln92_25_fu_5783_p2) - unsigned(zext_ln92_63_fu_5808_p1));
    sub_ln92_28_fu_5839_p2 <= std_logic_vector(unsigned(add_ln92_24_fu_5796_p2) - unsigned(zext_ln92_13_fu_5836_p1));
    sub_ln92_29_fu_5631_p2 <= std_logic_vector(unsigned(zext_ln92_69_fu_5627_p1) - unsigned(zext_ln92_66_fu_5615_p1));
    sub_ln92_2_fu_4739_p2 <= std_logic_vector(unsigned(zext_ln92_5_fu_4707_p1) - unsigned(zext_ln92_2_fu_4691_p1));
    sub_ln92_30_fu_6438_p2 <= std_logic_vector(signed(sext_ln92_35_fu_6424_p1) - signed(zext_ln92_70_fu_6434_p1));
    sub_ln92_31_fu_5887_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln92_73_fu_5883_p1));
    sub_ln92_32_fu_5897_p2 <= std_logic_vector(signed(sext_ln92_37_fu_5893_p1) - signed(zext_ln92_71_fu_5870_p1));
    sub_ln92_33_fu_5918_p2 <= std_logic_vector(unsigned(zext_ln92_75_fu_5914_p1) - unsigned(zext_ln92_72_fu_5873_p1));
    sub_ln92_34_fu_5961_p2 <= std_logic_vector(unsigned(zext_ln92_80_fu_5957_p1) - unsigned(zext_ln92_78_fu_5942_p1));
    sub_ln92_35_fu_6010_p2 <= std_logic_vector(unsigned(zext_ln92_82_fu_6000_p1) - unsigned(zext_ln92_79_fu_5953_p1));
    sub_ln92_36_fu_6461_p2 <= std_logic_vector(unsigned(add_ln92_29_fu_6450_p2) - unsigned(zext_ln92_16_fu_6458_p1));
    sub_ln92_37_fu_6041_p2 <= std_logic_vector(unsigned(zext_ln92_85_fu_6037_p1) - unsigned(zext_ln92_84_fu_6026_p1));
    sub_ln92_38_fu_6077_p2 <= std_logic_vector(unsigned(zext_ln92_89_fu_6073_p1) - unsigned(zext_ln92_87_fu_6058_p1));
    sub_ln92_39_fu_6493_p2 <= std_logic_vector(unsigned(sub_ln92_36_fu_6461_p2) - unsigned(zext_ln92_91_fu_6489_p1));
    sub_ln92_3_fu_4749_p2 <= std_logic_vector(unsigned(zext_ln92_2_fu_4691_p1) - unsigned(zext_ln92_1_fu_4679_p1));
    sub_ln92_40_fu_6098_p2 <= std_logic_vector(unsigned(zext_ln92_88_fu_6069_p1) - unsigned(zext_ln92_92_fu_6094_p1));
    sub_ln92_41_fu_6499_p2 <= std_logic_vector(unsigned(zext_ln92_92_reg_15490) - unsigned(zext_ln92_90_fu_6485_p1));
    sub_ln92_42_fu_6134_p2 <= std_logic_vector(unsigned(zext_ln92_95_fu_6119_p1) - unsigned(zext_ln92_96_fu_6130_p1));
    sub_ln92_43_fu_6172_p2 <= std_logic_vector(unsigned(zext_ln92_101_fu_6168_p1) - unsigned(zext_ln92_100_fu_6157_p1));
    sub_ln92_44_fu_6193_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln92_102_fu_6189_p1));
    sub_ln92_45_fu_6203_p2 <= std_logic_vector(signed(sext_ln92_50_fu_6199_p1) - signed(zext_ln92_99_fu_6147_p1));
    sub_ln92_46_fu_6209_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln92_100_fu_6157_p1));
    sub_ln92_47_fu_6219_p2 <= std_logic_vector(signed(sext_ln92_52_fu_6215_p1) - signed(zext_ln92_98_fu_6144_p1));
    sub_ln92_48_fu_5730_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln92_106_fu_5726_p1));
    sub_ln92_49_fu_6234_p2 <= std_logic_vector(signed(sext_ln92_53_fu_6231_p1) - signed(zext_ln92_103_reg_15425));
    sub_ln92_4_fu_4784_p2 <= std_logic_vector(unsigned(zext_ln92_10_fu_4780_p1) - unsigned(zext_ln92_9_fu_4769_p1));
    sub_ln92_50_fu_6578_p2 <= std_logic_vector(unsigned(add_ln92_37_fu_6535_p2) - unsigned(zext_ln92_109_fu_6574_p1));
    sub_ln92_51_fu_6297_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln92_110_fu_6293_p1));
    sub_ln92_52_fu_6307_p2 <= std_logic_vector(signed(sext_ln92_60_fu_6303_p1) - signed(zext_ln92_108_reg_15447));
    sub_ln92_53_fu_6614_p2 <= std_logic_vector(unsigned(add_ln92_54_fu_6590_p2) - unsigned(zext_ln92_22_fu_6596_p1));
    sub_ln92_54_fu_7030_p2 <= std_logic_vector(unsigned(add_ln92_44_fu_7005_p2) - unsigned(zext_ln92_114_fu_7026_p1));
    sub_ln92_55_fu_6647_p2 <= std_logic_vector(unsigned(add_ln92_55_fu_6599_p2) - unsigned(zext_ln92_116_fu_6643_p1));
    sub_ln92_56_fu_7047_p2 <= std_logic_vector(unsigned(add_ln92_61_fu_7014_p2) - unsigned(zext_ln92_117_fu_7043_p1));
    sub_ln92_57_fu_6706_p2 <= std_logic_vector(unsigned(zext_ln92_121_fu_6690_p1) - unsigned(zext_ln92_123_fu_6702_p1));
    sub_ln92_58_fu_7267_p2 <= std_logic_vector(unsigned(add_ln92_62_reg_15641) - unsigned(zext_ln92_122_fu_7264_p1));
    sub_ln92_59_fu_7087_p2 <= std_logic_vector(unsigned(zext_ln92_126_fu_7080_p1) - unsigned(zext_ln92_128_fu_7084_p1));
    sub_ln92_5_fu_4811_p2 <= std_logic_vector(unsigned(zext_ln92_12_fu_4807_p1) - unsigned(zext_ln92_7_fu_4759_p1));
    sub_ln92_60_fu_6753_p2 <= std_logic_vector(unsigned(zext_ln92_130_fu_6749_p1) - unsigned(zext_ln92_129_fu_6739_p1));
    sub_ln92_61_fu_7123_p2 <= std_logic_vector(unsigned(add_ln92_64_fu_7106_p2) - unsigned(zext_ln92_131_fu_7119_p1));
    sub_ln92_62_fu_6774_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln92_132_fu_6770_p1));
    sub_ln92_63_fu_6784_p2 <= std_logic_vector(signed(sext_ln92_77_fu_6780_p1) - signed(zext_ln92_129_fu_6739_p1));
    sub_ln92_64_fu_6823_p2 <= std_logic_vector(signed(sext_ln92_77_fu_6780_p1) - signed(zext_ln92_133_fu_6819_p1));
    sub_ln92_65_fu_7154_p2 <= std_logic_vector(unsigned(zext_ln92_138_fu_7150_p1) - unsigned(zext_ln92_135_fu_7140_p1));
    sub_ln92_66_fu_7164_p2 <= std_logic_vector(unsigned(add_ln92_68_fu_7132_p2) - unsigned(zext_ln92_27_fu_7137_p1));
    sub_ln92_67_fu_6919_p2 <= std_logic_vector(unsigned(zext_ln92_141_fu_6915_p1) - unsigned(zext_ln92_140_fu_6903_p1));
    sub_ln92_68_fu_7184_p2 <= std_logic_vector(unsigned(sub_ln92_66_fu_7164_p2) - unsigned(zext_ln92_28_fu_7170_p1));
    sub_ln92_69_fu_6972_p2 <= std_logic_vector(unsigned(zext_ln92_146_fu_6968_p1) - unsigned(zext_ln92_144_fu_6956_p1));
    sub_ln92_6_fu_4852_p2 <= std_logic_vector(unsigned(add_ln92_fu_4794_p2) - unsigned(zext_ln92_17_fu_4848_p1));
    sub_ln92_70_fu_7244_p2 <= std_logic_vector(unsigned(zext_ln92_147_fu_7217_p1) - unsigned(zext_ln92_148_fu_7240_p1));
    sub_ln92_71_fu_7310_p2 <= std_logic_vector(unsigned(add_ln92_72_fu_7284_p2) - unsigned(zext_ln92_145_fu_7290_p1));
    sub_ln92_72_fu_4870_p2 <= std_logic_vector(unsigned(zext_ln92_14_fu_4832_p1) - unsigned(zext_ln92_18_fu_4866_p1));
    sub_ln92_73_fu_5159_p2 <= std_logic_vector(unsigned(zext_ln92_37_fu_5107_p1) - unsigned(zext_ln92_40_fu_5155_p1));
    sub_ln92_74_fu_5826_p2 <= std_logic_vector(unsigned(zext_ln92_61_fu_5790_p1) - unsigned(zext_ln92_64_fu_5822_p1));
    sub_ln92_75_fu_6004_p2 <= std_logic_vector(unsigned(zext_ln92_76_fu_5928_p1) - unsigned(zext_ln92_82_fu_6000_p1));
    sub_ln92_76_fu_6522_p2 <= std_logic_vector(unsigned(zext_ln92_93_fu_6508_p1) - unsigned(zext_ln92_97_fu_6518_p1));
    sub_ln92_78_fu_6379_p2 <= std_logic_vector(unsigned(zext_ln92_112_fu_6365_p1) - unsigned(zext_ln92_113_fu_6375_p1));
    sub_ln92_79_fu_6657_p2 <= std_logic_vector(unsigned(zext_ln92_115_fu_6631_p1) - unsigned(zext_ln92_118_fu_6653_p1));
    sub_ln92_7_fu_4888_p2 <= std_logic_vector(unsigned(zext_ln92_15_fu_4844_p1) - unsigned(zext_ln92_19_fu_4884_p1));
    sub_ln92_80_fu_6864_p2 <= std_logic_vector(unsigned(zext_ln92_134_fu_6844_p1) - unsigned(zext_ln92_137_fu_6860_p1));
    sub_ln92_81_fu_6886_p2 <= std_logic_vector(unsigned(zext_ln92_136_fu_6848_p1) - unsigned(zext_ln92_139_fu_6882_p1));
    sub_ln92_82_fu_7221_p2 <= std_logic_vector(unsigned(zext_ln92_143_fu_7190_p1) - unsigned(zext_ln92_147_fu_7217_p1));
    sub_ln92_8_fu_4910_p2 <= std_logic_vector(unsigned(zext_ln92_18_fu_4866_p1) - unsigned(zext_ln92_20_fu_4906_p1));
    sub_ln92_9_fu_4963_p2 <= std_logic_vector(unsigned(zext_ln92_23_fu_4943_p1) - unsigned(zext_ln92_25_fu_4959_p1));
    sub_ln92_fu_4711_p2 <= std_logic_vector(unsigned(zext_ln92_2_fu_4691_p1) - unsigned(zext_ln92_5_fu_4707_p1));
    tmp_188_fu_4858_p3 <= (tmp_10_fu_4821_p8 & ap_const_lv4_0);
    tmp_189_fu_5147_p3 <= (tmp_25_fu_5090_p8 & ap_const_lv3_0);
    tmp_190_fu_3731_p4 <= l1_iteration(31 downto 11);
    tmp_191_fu_5993_p3 <= (tmp_60_reg_15378 & ap_const_lv4_0);
    tmp_192_fu_6511_p3 <= (tmp_75_reg_15403 & ap_const_lv4_0);
    tmp_193_fu_5751_p3 <= (tmp_90_fu_5736_p8 & ap_const_lv4_0);
    tmp_194_fu_6368_p3 <= (tmp_95_reg_15457 & ap_const_lv2_0);
    tmp_196_fu_6852_p3 <= (tmp_120_fu_6833_p8 & ap_const_lv2_0);
    tmp_197_fu_6874_p3 <= (tmp_120_fu_6833_p8 & ap_const_lv3_0);
    tmp_198_fu_7210_p3 <= (tmp_130_reg_15619 & ap_const_lv4_0);
    tmp_199_fu_7556_p3 <= l2_iteration(10 downto 10);
    tmp_200_fu_7580_p3 <= l2_iteration(1 downto 1);
    tmp_202_fu_11347_p3 <= (select_ln161_2_reg_16357 & ap_const_lv3_0);
    tmp_203_fu_11389_p3 <= (select_ln161_2_reg_16357 & ap_const_lv2_0);
    tmp_204_fu_11769_p3 <= (select_ln161_4_reg_16843 & ap_const_lv2_0);
    tmp_205_fu_11780_p3 <= (select_ln161_4_reg_16843 & ap_const_lv4_0);
    tmp_206_fu_11851_p3 <= (select_ln161_5_reg_17274 & ap_const_lv3_0);
    tmp_207_fu_8505_p3 <= (select_ln161_6_reg_16913 & ap_const_lv3_0);
    tmp_208_fu_12168_p3 <= (select_ln161_7_reg_17117 & ap_const_lv4_0);
    tmp_209_fu_8862_p3 <= (select_ln161_11_reg_17212 & ap_const_lv3_0);
    tmp_210_fu_13115_p3 <= (reg_3697 & ap_const_lv4_0);
    tmp_211_fu_10480_p3 <= (select_ln161_24_reg_17472 & ap_const_lv4_0);
    tmp_212_fu_10651_p3 <= (select_ln161_25_reg_17483 & ap_const_lv2_0);
    tmp_last_V_fu_7654_p2 <= "1" when (unsigned(l2_iteration) > unsigned(ap_const_lv32_403F8)) else "0";
    trunc_ln131_fu_7384_p1 <= l2_write_row_offset(3 - 1 downto 0);
    trunc_ln159_1_fu_7546_p1 <= l2_iteration(1 - 1 downto 0);
    trunc_ln159_fu_7542_p1 <= l2_iteration(3 - 1 downto 0);
    trunc_ln168_fu_7743_p1 <= l2_read_row_offset(3 - 1 downto 0);
    trunc_ln32_1_fu_3709_p1 <= l1_iteration(10 - 1 downto 0);
    trunc_ln32_fu_3705_p1 <= l1_iteration(2 - 1 downto 0);
    trunc_ln39_1_fu_3876_p1 <= l1_write_row_offset(3 - 1 downto 0);
    trunc_ln39_2_fu_3966_p1 <= select_ln41_1_fu_3909_p3(2 - 1 downto 0);
    trunc_ln39_3_fu_4076_p1 <= select_ln41_3_fu_4047_p3(2 - 1 downto 0);
    trunc_ln39_4_fu_4100_p1 <= select_ln41_5_fu_4092_p3(2 - 1 downto 0);
    trunc_ln39_5_fu_4170_p1 <= select_ln41_7_fu_4162_p3(2 - 1 downto 0);
    trunc_ln39_6_fu_4239_p1 <= select_ln41_9_fu_4233_p3(2 - 1 downto 0);
    trunc_ln39_7_fu_4263_p1 <= select_ln41_11_fu_4255_p3(2 - 1 downto 0);
    trunc_ln39_8_fu_4317_p1 <= select_ln41_13_fu_4310_p3(2 - 1 downto 0);
    trunc_ln39_fu_3872_p1 <= l1_channel_idx(2 - 1 downto 0);
    trunc_ln681_fu_3824_p1 <= in_r_TDATA(8 - 1 downto 0);
    trunc_ln70_fu_3747_p1 <= l1_iteration(1 - 1 downto 0);
    trunc_ln78_fu_4546_p1 <= l1_read_row_offset(3 - 1 downto 0);
    xor_ln159_fu_7564_p2 <= (tmp_199_fu_7556_p3 xor ap_const_lv1_1);
    zext_ln131_fu_7368_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(l2_write_col_offset),64));
    zext_ln164_fu_7588_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_200_fu_7580_p3),16));
    zext_ln168_1_fu_7740_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_201_reg_15947),8));
    zext_ln168_2_fu_7747_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_201_reg_15947),3));
    zext_ln168_3_fu_7902_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1_fu_7895_p3),8));
    zext_ln168_4_fu_7906_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1_fu_7895_p3),3));
    zext_ln168_fu_7606_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(local_col_index_fu_7592_p2),17));
    zext_ln179_100_fu_8682_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln179_64_fu_8677_p3),13));
    zext_ln179_101_fu_8693_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_23_fu_8686_p3),11));
    zext_ln179_102_fu_8707_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_22_fu_8638_p3),12));
    zext_ln179_103_fu_8728_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sf4_fu_8649_p3),13));
    zext_ln179_104_fu_8752_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln179_75_fu_8745_p3),12));
    zext_ln179_105_fu_9855_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_9_reg_17129),12));
    zext_ln179_106_fu_9865_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_24_fu_9858_p3),13));
    zext_ln179_107_fu_9876_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_25_fu_9869_p3),13));
    zext_ln179_108_fu_9893_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_26_fu_9886_p3),13));
    zext_ln179_109_fu_9908_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_26_fu_9886_p3),12));
    zext_ln179_10_fu_8101_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_1_reg_16958),12));
    zext_ln179_110_fu_9929_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_27_fu_9922_p3),13));
    zext_ln179_111_fu_9973_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_27_fu_9922_p3),12));
    zext_ln179_112_fu_8253_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_9_reg_17129),13));
    zext_ln179_113_fu_8084_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_10_reg_16940),12));
    zext_ln179_114_fu_10022_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_10_reg_16940),11));
    zext_ln179_115_fu_10032_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_28_fu_10025_p3),12));
    zext_ln179_116_fu_10041_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln179_9_fu_10036_p2),13));
    zext_ln179_117_fu_10052_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_29_fu_10045_p3),13));
    zext_ln179_118_fu_10063_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_30_fu_10056_p3),13));
    zext_ln179_119_fu_10110_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_30_fu_10056_p3),11));
    zext_ln179_11_fu_11200_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln179_3_reg_17112),14));
    zext_ln179_120_fu_8786_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln179_80_fu_8780_p3),13));
    zext_ln179_122_fu_10161_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_31_fu_10154_p3),12));
    zext_ln179_123_fu_10172_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln179_82_fu_10165_p3),14));
    zext_ln179_124_fu_8162_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln179_26_reg_17091),13));
    zext_ln179_125_fu_8326_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_11_reg_17212),13));
    zext_ln179_126_fu_8329_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_11_reg_17212),12));
    zext_ln179_127_fu_8804_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_32_fu_8797_p3),13));
    zext_ln179_128_fu_8827_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_33_fu_8820_p3),13));
    zext_ln179_129_fu_8831_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_33_fu_8820_p3),11));
    zext_ln179_12_fu_11203_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_1_reg_16958),9));
    zext_ln179_130_fu_8869_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_209_fu_8862_p3),12));
    zext_ln179_131_fu_8888_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_11_reg_17212),11));
    zext_ln179_132_fu_8897_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln179_10_fu_8891_p2),13));
    zext_ln179_133_fu_8912_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln179_28_reg_17257),13));
    zext_ln179_134_fu_8931_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_34_fu_8924_p3),12));
    zext_ln179_135_fu_8172_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_12_fu_8165_p3),13));
    zext_ln179_136_fu_8954_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_13_fu_8948_p3),9));
    zext_ln179_137_fu_8966_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_35_fu_8958_p3),12));
    zext_ln179_138_fu_8988_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_36_fu_8980_p3),13));
    zext_ln179_139_fu_8194_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_14_fu_8189_p3),13));
    zext_ln179_13_fu_11213_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_7_fu_11206_p3),12));
    zext_ln179_140_fu_9037_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_14_reg_17144),12));
    zext_ln179_141_fu_9047_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_37_fu_9040_p3),11));
    zext_ln179_142_fu_9068_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_38_fu_9061_p3),13));
    zext_ln179_143_fu_9088_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_14_reg_17144),11));
    zext_ln179_144_fu_9098_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_39_fu_9091_p3),12));
    zext_ln179_145_fu_9108_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln179_24_fu_9102_p2),13));
    zext_ln179_146_fu_9129_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_40_fu_9122_p3),13));
    zext_ln179_147_fu_9146_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_40_fu_9122_p3),12));
    zext_ln179_148_fu_9185_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_40_fu_9122_p3),10));
    zext_ln179_14_fu_11234_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_8_fu_11227_p3),13));
    zext_ln179_150_fu_12961_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_16_reg_17577),9));
    zext_ln179_151_fu_12978_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln179_101_fu_12971_p3),16));
    zext_ln179_152_fu_9256_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_17_fu_9249_p3),13));
    zext_ln179_153_fu_9268_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_42_fu_9260_p3),13));
    zext_ln179_154_fu_9280_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_43_fu_9272_p3),13));
    zext_ln179_155_fu_9325_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_18_fu_9318_p3),12));
    zext_ln179_156_fu_9337_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_44_fu_9329_p3),11));
    zext_ln179_157_fu_12308_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_18_reg_17452),9));
    zext_ln179_158_fu_9376_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_45_fu_9368_p3),13));
    zext_ln179_159_fu_9388_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_46_fu_9380_p3),13));
    zext_ln179_15_fu_11274_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln179_9_fu_11267_p3),13));
    zext_ln179_160_fu_9405_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_18_fu_9318_p3),13));
    zext_ln179_161_fu_9409_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_44_fu_9329_p3),13));
    zext_ln179_162_fu_9438_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_47_fu_9430_p3),12));
    zext_ln179_163_fu_9465_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_47_fu_9430_p3),13));
    zext_ln179_164_fu_12317_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln179_107_fu_12311_p3),13));
    zext_ln179_165_fu_12329_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_48_fu_12321_p3),10));
    zext_ln179_166_fu_13085_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_3697),13));
    zext_ln179_167_fu_13089_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_3697),12));
    zext_ln179_168_fu_13101_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_49_fu_13093_p3),12));
    zext_ln179_169_fu_13111_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln179_25_fu_13105_p2),13));
    zext_ln179_16_fu_12914_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_s_fu_12907_p3),13));
    zext_ln179_170_fu_13123_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_210_fu_13115_p3),13));
    zext_ln179_171_fu_10259_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_20_fu_10252_p3),13));
    zext_ln179_172_fu_10271_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_50_fu_10263_p3),12));
    zext_ln179_173_fu_10283_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_51_fu_10275_p3),12));
    zext_ln179_174_fu_10324_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_3697),12));
    zext_ln179_175_fu_10328_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_3697),9));
    zext_ln179_176_fu_10340_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_52_fu_10332_p3),13));
    zext_ln179_177_fu_10352_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_53_fu_10344_p3),13));
    zext_ln179_178_fu_10391_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_54_fu_10383_p3),12));
    zext_ln179_179_fu_10395_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_52_fu_10332_p3),12));
    zext_ln179_17_fu_11309_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sf2_fu_11260_p3),13));
    zext_ln179_180_fu_8205_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_3697),13));
    zext_ln179_181_fu_12350_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_22_reg_17583),12));
    zext_ln179_182_fu_12353_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_22_reg_17583),11));
    zext_ln179_183_fu_12363_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_55_fu_12356_p3),12));
    zext_ln179_184_fu_12384_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_56_fu_12377_p3),13));
    zext_ln179_185_fu_12395_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_57_fu_12388_p3),13));
    zext_ln179_186_fu_12430_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln179_117_fu_12423_p3),13));
    zext_ln179_187_fu_12434_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_57_fu_12388_p3),11));
    zext_ln179_188_fu_12448_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_58_fu_12416_p3),12));
    zext_ln179_189_fu_12458_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln179_26_fu_12452_p2),13));
    zext_ln179_18_fu_7632_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln179_fu_7626_p2),64));
    zext_ln179_191_fu_10474_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_24_reg_17472),13));
    zext_ln179_192_fu_10477_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_24_reg_17472),9));
    zext_ln179_193_fu_10487_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_211_fu_10480_p3),13));
    zext_ln179_194_fu_10504_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_59_fu_10497_p3),12));
    zext_ln179_195_fu_10515_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_60_fu_10508_p3),12));
    zext_ln179_196_fu_10525_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln179_27_fu_10519_p2),13));
    zext_ln179_197_fu_10547_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_61_fu_10540_p3),11));
    zext_ln179_198_fu_10572_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_24_reg_17472),12));
    zext_ln179_199_fu_10585_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_61_fu_10540_p3),13));
    zext_ln179_19_fu_11320_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln179_14_fu_11313_p3),13));
    zext_ln179_1_fu_7942_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_reg_16209),13));
    zext_ln179_200_fu_10616_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_60_fu_10508_p3),10));
    zext_ln179_201_fu_10641_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_25_reg_17483),12));
    zext_ln179_202_fu_10658_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_212_fu_10651_p3),11));
    zext_ln179_203_fu_10669_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln179_132_fu_10662_p3),12));
    zext_ln179_204_fu_10679_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_25_reg_17483),13));
    zext_ln179_205_fu_10682_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(st_fu_10644_p3),12));
    zext_ln179_206_fu_10699_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_62_fu_10692_p3),13));
    zext_ln179_207_fu_10744_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln179_126_fu_10737_p3),13));
    zext_ln179_208_fu_10758_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_212_fu_10651_p3),12));
    zext_ln179_209_fu_10773_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_26_reg_17493),13));
    zext_ln179_20_fu_11330_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_2_reg_16357),12));
    zext_ln179_210_fu_10783_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_64_fu_10776_p3),13));
    zext_ln179_211_fu_10794_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_65_fu_10787_p3),13));
    zext_ln179_212_fu_10815_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_27_reg_17500),11));
    zext_ln179_213_fu_10825_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_66_fu_10818_p3),10));
    zext_ln179_214_fu_10846_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_67_fu_10839_p3),11));
    zext_ln179_215_fu_10856_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln179_28_fu_10850_p2),12));
    zext_ln179_216_fu_10878_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_68_fu_10871_p3),13));
    zext_ln179_217_fu_10895_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_69_fu_10888_p3),12));
    zext_ln179_218_fu_10899_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_66_fu_10818_p3),12));
    zext_ln179_219_fu_10909_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln179_29_fu_10903_p2),13));
    zext_ln179_21_fu_11333_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_2_reg_16357),9));
    zext_ln179_220_fu_8448_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_28_reg_17267),13));
    zext_ln179_221_fu_12563_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln179_42_reg_17623),15));
    zext_ln179_222_fu_13475_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_70_reg_17805),10));
    zext_ln179_223_fu_12691_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_71_fu_12684_p3),13));
    zext_ln179_224_fu_12695_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_70_fu_12601_p3),13));
    zext_ln179_225_fu_12773_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_72_fu_12766_p3),13));
    zext_ln179_226_fu_12784_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_73_fu_12777_p3),13));
    zext_ln179_228_fu_13629_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_74_fu_13622_p3),12));
    zext_ln179_22_fu_11343_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_4_fu_11336_p3),13));
    zext_ln179_23_fu_11354_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_202_fu_11347_p3),12));
    zext_ln179_24_fu_11372_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln179_17_fu_11365_p3),13));
    zext_ln179_25_fu_11386_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_2_reg_16357),11));
    zext_ln179_26_fu_11396_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_203_fu_11389_p3),11));
    zext_ln179_27_fu_11423_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln179_1_fu_11417_p2),13));
    zext_ln179_28_fu_7965_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_2_reg_16357),13));
    zext_ln179_29_fu_11451_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sf3_fu_11358_p3),13));
    zext_ln179_2_fu_9687_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_9680_p3),10));
    zext_ln179_30_fu_11461_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_203_fu_11389_p3),13));
    zext_ln179_31_fu_11477_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_4_fu_11336_p3),12));
    zext_ln179_32_fu_9825_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_3_reg_17351),12));
    zext_ln179_33_fu_11519_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_3_reg_17351),11));
    zext_ln179_34_fu_13242_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_3_reg_17351),10));
    zext_ln179_35_fu_7832_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln179_4_fu_7827_p2),64));
    zext_ln179_36_fu_11529_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_2_fu_11522_p3),11));
    zext_ln179_37_fu_11555_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_5_fu_11548_p3),12));
    zext_ln179_38_fu_11566_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_6_fu_11559_p3),12));
    zext_ln179_39_fu_11590_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_9_fu_11583_p3),13));
    zext_ln179_3_fu_9697_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_reg_16209),12));
    zext_ln179_40_fu_13245_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_6_reg_17740),10));
    zext_ln179_41_fu_11615_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_2_fu_11522_p3),13));
    zext_ln179_42_fu_11625_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_3_reg_17351),13));
    zext_ln179_43_fu_11640_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln179_2_fu_11634_p2),13));
    zext_ln179_44_fu_11655_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_6_fu_11559_p3),11));
    zext_ln179_45_fu_13580_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln179_29_reg_17755),14));
    zext_ln179_46_fu_8067_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_4_reg_16843),13));
    zext_ln179_47_fu_11695_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_10_fu_11688_p3),13));
    zext_ln179_48_fu_11716_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_11_fu_11709_p3),12));
    zext_ln179_49_fu_11720_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_10_fu_11688_p3),12));
    zext_ln179_4_fu_9707_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_1_fu_9700_p3),11));
    zext_ln179_50_fu_11741_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_4_reg_16843),12));
    zext_ln179_51_fu_11750_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln179_5_fu_11744_p2),13));
    zext_ln179_52_fu_11776_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_204_fu_11769_p3),12));
    zext_ln179_53_fu_11794_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln179_34_fu_11787_p3),13));
    zext_ln179_54_fu_11816_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_11_fu_11709_p3),13));
    zext_ln179_55_fu_11844_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln179_37_fu_11837_p3),14));
    zext_ln179_56_fu_9828_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_5_reg_17274),9));
    zext_ln179_58_fu_11848_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_5_reg_17274),12));
    zext_ln179_59_fu_11858_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_206_fu_11851_p3),12));
    zext_ln179_5_fu_13375_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_reg_16209),14));
    zext_ln179_60_fu_11875_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_13_fu_11868_p3),11));
    zext_ln179_61_fu_8492_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_5_reg_17274),13));
    zext_ln179_62_fu_11907_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_14_fu_11900_p3),13));
    zext_ln179_63_fu_11916_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_12_reg_17565),13));
    zext_ln179_64_fu_13265_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_12_reg_17565),10));
    zext_ln179_65_fu_11936_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_13_fu_11868_p3),13));
    zext_ln179_66_fu_11946_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_12_reg_17565),12));
    zext_ln179_67_fu_12024_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_6_reg_16913),9));
    zext_ln179_68_fu_12027_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_6_reg_16913),12));
    zext_ln179_69_fu_8502_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_15_reg_17285),13));
    zext_ln179_6_fu_9760_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_3_fu_9753_p3),13));
    zext_ln179_70_fu_12037_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_16_fu_12030_p3),13));
    zext_ln179_71_fu_8512_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_207_fu_8505_p3),12));
    zext_ln179_72_fu_7980_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_6_fu_7968_p3),13));
    zext_ln179_73_fu_12066_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_6_reg_16913),11));
    zext_ln179_74_fu_12069_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_16_fu_12030_p3),12));
    zext_ln179_75_fu_12101_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_17_reg_17290),11));
    zext_ln179_76_fu_12110_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln179_6_fu_12104_p2),13));
    zext_ln179_77_fu_8389_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_17_fu_8382_p3),12));
    zext_ln179_78_fu_8400_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln179_56_fu_8393_p3),13));
    zext_ln179_79_fu_8226_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_7_reg_17117),13));
    zext_ln179_7_fu_9764_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_9680_p3),13));
    zext_ln179_81_fu_12141_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_7_reg_17117),11));
    zext_ln179_82_fu_12151_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_18_fu_12144_p3),12));
    zext_ln179_83_fu_12155_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_19_reg_17389),12));
    zext_ln179_84_fu_12175_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_208_fu_12168_p3),13));
    zext_ln179_85_fu_8552_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_7_reg_17117),10));
    zext_ln179_86_fu_8555_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_19_fu_8545_p3),10));
    zext_ln179_87_fu_12195_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_19_reg_17389),11));
    zext_ln179_88_fu_12205_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_20_fu_12198_p3),11));
    zext_ln179_89_fu_12222_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln179_57_fu_12215_p3),13));
    zext_ln179_8_fu_9800_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln179_5_fu_9793_p3),16));
    zext_ln179_90_fu_13383_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_18_reg_17765),13));
    zext_ln179_91_fu_12226_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln179_17_reg_17196),14));
    zext_ln179_92_fu_12250_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_19_reg_17389),13));
    zext_ln179_93_fu_8413_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_8_reg_17228),12));
    zext_ln179_94_fu_8576_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_8_reg_17228),9));
    zext_ln179_95_fu_8586_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_21_fu_8579_p3),12));
    zext_ln179_96_fu_8595_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln179_8_fu_8590_p2),13));
    zext_ln179_97_fu_8416_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_8_reg_17228),13));
    zext_ln179_98_fu_8645_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln179_22_fu_8638_p3),13));
    zext_ln179_99_fu_8663_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln179_73_fu_8656_p3),13));
    zext_ln179_9_fu_12898_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln161_1_reg_16958),13));
    zext_ln179_fu_7610_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(local_col_index_fu_7592_p2),64));
    zext_ln39_1_fu_3944_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln41_fu_3902_p3),64));
    zext_ln39_2_fu_4054_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln41_2_fu_4040_p3),64));
    zext_ln39_3_fu_4115_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln41_4_fu_4109_p3),64));
    zext_ln39_4_fu_4201_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln41_6_reg_14448),64));
    zext_ln39_5_fu_4273_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln41_8_reg_14476),64));
    zext_ln39_6_fu_4368_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln41_10_reg_14503),64));
    zext_ln39_7_fu_4413_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln41_12_reg_14529),64));
    zext_ln39_fu_3846_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(l1_write_col_offset),64));
    zext_ln70_fu_4444_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln70_reg_14210),16));
    zext_ln78_1_fu_4550_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_195_reg_14215),3));
    zext_ln78_2_fu_4639_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_4632_p3),8));
    zext_ln78_3_fu_4643_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln_fu_4632_p3),3));
    zext_ln78_fu_4543_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_195_reg_14215),8));
    zext_ln92_100_fu_6157_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_46_fu_6150_p3),12));
    zext_ln92_101_fu_6168_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_47_fu_6161_p3),12));
    zext_ln92_102_fu_6189_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_48_fu_6182_p3),11));
    zext_ln92_103_fu_5714_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_85_fu_5703_p8),13));
    zext_ln92_104_fu_6225_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_85_reg_15420),11));
    zext_ln92_105_fu_6228_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_49_reg_15431),13));
    zext_ln92_106_fu_5726_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_49_fu_5718_p3),12));
    zext_ln92_107_fu_6245_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_13988_p3),16));
    zext_ln92_108_fu_5747_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_90_fu_5736_p8),13));
    zext_ln92_109_fu_6574_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_50_fu_6567_p3),16));
    zext_ln92_10_fu_4780_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_4_fu_4773_p3),13));
    zext_ln92_110_fu_6293_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_51_fu_6286_p3),12));
    zext_ln92_111_fu_5759_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_193_fu_5751_p3),13));
    zext_ln92_112_fu_6365_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_95_reg_15457),11));
    zext_ln92_113_fu_6375_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_194_fu_6368_p3),11));
    zext_ln92_114_fu_7026_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_52_fu_7019_p3),16));
    zext_ln92_115_fu_6631_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_100_fu_6620_p8),13));
    zext_ln92_116_fu_6643_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_53_fu_6635_p3),16));
    zext_ln92_117_fu_7043_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_54_fu_7036_p3),16));
    zext_ln92_118_fu_6653_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_53_fu_6635_p3),13));
    zext_ln92_119_fu_7060_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_55_fu_7053_p3),16));
    zext_ln92_11_fu_5273_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_5_fu_5266_p3),14));
    zext_ln92_121_fu_6690_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_56_fu_6682_p3),13));
    zext_ln92_122_fu_7264_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_57_reg_15575),16));
    zext_ln92_123_fu_6702_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_57_fu_6694_p3),13));
    zext_ln92_126_fu_7080_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_58_fu_7073_p3),12));
    zext_ln92_127_fu_6735_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_59_fu_6727_p3),13));
    zext_ln92_128_fu_7084_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_59_reg_15586),12));
    zext_ln92_129_fu_6739_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_115_reg_15530),13));
    zext_ln92_12_fu_4807_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_6_fu_4800_p3),12));
    zext_ln92_130_fu_6749_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_60_fu_6742_p3),13));
    zext_ln92_131_fu_7119_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_61_fu_7112_p3),16));
    zext_ln92_132_fu_6770_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_62_fu_6763_p3),12));
    zext_ln92_133_fu_6819_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_63_fu_6812_p3),13));
    zext_ln92_134_fu_6844_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_120_fu_6833_p8),11));
    zext_ln92_135_fu_7140_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_120_reg_15601),13));
    zext_ln92_136_fu_6848_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_120_fu_6833_p8),12));
    zext_ln92_137_fu_6860_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_196_fu_6852_p3),11));
    zext_ln92_138_fu_7150_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_64_fu_7143_p3),13));
    zext_ln92_139_fu_6882_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_197_fu_6874_p3),12));
    zext_ln92_13_fu_5836_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_50_reg_15357),16));
    zext_ln92_140_fu_6903_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_125_fu_6892_p8),12));
    zext_ln92_141_fu_6915_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_65_fu_6907_p3),12));
    zext_ln92_142_fu_7180_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_66_fu_7173_p3),14));
    zext_ln92_143_fu_7190_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_130_reg_15619),13));
    zext_ln92_144_fu_6956_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_130_fu_6945_p8),11));
    zext_ln92_145_fu_7290_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_67_reg_15626),16));
    zext_ln92_146_fu_6968_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_67_fu_6960_p3),11));
    zext_ln92_147_fu_7217_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_198_fu_7210_p3),13));
    zext_ln92_148_fu_7240_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_68_fu_7233_p3),13));
    zext_ln92_14_fu_4832_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_4821_p8),13));
    zext_ln92_15_fu_4844_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_7_fu_4836_p3),12));
    zext_ln92_16_fu_6458_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_65_reg_15386),16));
    zext_ln92_17_fu_4848_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_7_fu_4836_p3),14));
    zext_ln92_18_fu_4866_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_188_fu_4858_p3),13));
    zext_ln92_19_fu_4884_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_8_fu_4876_p3),12));
    zext_ln92_1_fu_4679_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_3693),12));
    zext_ln92_20_fu_4906_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_s_fu_4898_p3),13));
    zext_ln92_21_fu_4931_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_fu_4920_p8),11));
    zext_ln92_22_fu_6596_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_95_reg_15457),16));
    zext_ln92_23_fu_4943_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_9_fu_4935_p3),13));
    zext_ln92_24_fu_4955_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_10_fu_4947_p3),12));
    zext_ln92_25_fu_4959_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_10_fu_4947_p3),13));
    zext_ln92_26_fu_4981_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_11_fu_4973_p3),13));
    zext_ln92_27_fu_7137_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_120_reg_15601),16));
    zext_ln92_28_fu_7170_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_125_reg_15608),16));
    zext_ln92_29_fu_4985_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_11_fu_4973_p3),11));
    zext_ln92_2_fu_4691_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_4683_p3),12));
    zext_ln92_30_fu_5007_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_12_fu_4999_p3),12));
    zext_ln92_31_fu_5054_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_20_fu_5043_p8),13));
    zext_ln92_32_fu_5066_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_13_fu_5058_p3),12));
    zext_ln92_33_fu_5296_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_14_fu_5289_p3),13));
    zext_ln92_34_fu_5307_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_15_fu_5300_p3),15));
    zext_ln92_35_fu_5311_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_15_fu_5300_p3),13));
    zext_ln92_37_fu_5107_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_fu_5090_p8),12));
    zext_ln92_38_fu_5119_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_16_fu_5111_p3),13));
    zext_ln92_39_fu_5131_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_17_fu_5123_p3),13));
    zext_ln92_3_fu_4703_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_1_fu_4695_p3),13));
    zext_ln92_40_fu_5155_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_189_fu_5147_p3),12));
    zext_ln92_41_fu_5361_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_18_fu_5354_p3),12));
    zext_ln92_43_fu_5369_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_3693),12));
    zext_ln92_44_fu_5381_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_19_fu_5373_p3),15));
    zext_ln92_45_fu_5403_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_20_fu_5395_p3),12));
    zext_ln92_46_fu_5412_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln92_9_fu_5407_p2),13));
    zext_ln92_47_fu_5422_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln92_10_fu_5416_p2),13));
    zext_ln92_48_fu_5432_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln92_11_fu_5426_p2),14));
    zext_ln92_49_fu_5441_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_35_reg_15296),12));
    zext_ln92_4_fu_4481_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln85_1_fu_4475_p2),64));
    zext_ln92_50_fu_5451_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_21_fu_5444_p3),12));
    zext_ln92_51_fu_5462_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_22_fu_5455_p3),12));
    zext_ln92_52_fu_5483_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_23_fu_5476_p3),13));
    zext_ln92_53_fu_5494_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_24_fu_5487_p3),14));
    zext_ln92_54_fu_5498_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_24_fu_5487_p3),13));
    zext_ln92_55_fu_5198_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_40_fu_5187_p8),13));
    zext_ln92_56_fu_5210_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_25_fu_5202_p3),15));
    zext_ln92_57_fu_5214_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_25_fu_5202_p3),12));
    zext_ln92_59_fu_5588_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_26_fu_5581_p3),15));
    zext_ln92_5_fu_4707_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_1_fu_4695_p3),12));
    zext_ln92_60_fu_5787_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_45_reg_15325),13));
    zext_ln92_61_fu_5790_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_45_reg_15325),11));
    zext_ln92_62_fu_5253_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_27_fu_5245_p3),13));
    zext_ln92_63_fu_5808_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_28_fu_5801_p3),15));
    zext_ln92_64_fu_5822_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_28_fu_5801_p3),11));
    zext_ln92_66_fu_5615_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_50_fu_5604_p8),11));
    zext_ln92_67_fu_5852_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_29_fu_5845_p3),12));
    zext_ln92_68_fu_5863_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_30_fu_5856_p3),12));
    zext_ln92_69_fu_5627_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_31_fu_5619_p3),11));
    zext_ln92_6_fu_4729_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_2_fu_4721_p3),13));
    zext_ln92_70_fu_6434_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_32_fu_6427_p3),16));
    zext_ln92_71_fu_5870_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_55_reg_15370),13));
    zext_ln92_72_fu_5873_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_55_reg_15370),11));
    zext_ln92_73_fu_5883_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_33_fu_5876_p3),12));
    zext_ln92_74_fu_6444_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_34_reg_15470),16));
    zext_ln92_75_fu_5914_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_34_fu_5907_p3),11));
    zext_ln92_76_fu_5928_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_60_reg_15378),13));
    zext_ln92_78_fu_5942_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_35_fu_5931_p3),12));
    zext_ln92_79_fu_5953_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_36_fu_5946_p3),13));
    zext_ln92_7_fu_4759_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_reg_14838),12));
    zext_ln92_80_fu_5957_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_36_fu_5946_p3),12));
    zext_ln92_81_fu_6447_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln92_26_reg_15475),16));
    zext_ln92_82_fu_6000_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_191_fu_5993_p3),13));
    zext_ln92_84_fu_6026_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_37_fu_6019_p3),13));
    zext_ln92_85_fu_6037_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_38_fu_6030_p3),13));
    zext_ln92_86_fu_6474_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_39_fu_6467_p3),14));
    zext_ln92_87_fu_6058_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_40_fu_6051_p3),12));
    zext_ln92_88_fu_6069_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_41_fu_6062_p3),13));
    zext_ln92_89_fu_6073_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_41_fu_6062_p3),12));
    zext_ln92_8_fu_4503_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln85_2_fu_4497_p2),64));
    zext_ln92_90_fu_6485_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_42_fu_6478_p3),13));
    zext_ln92_91_fu_6489_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_42_fu_6478_p3),16));
    zext_ln92_92_fu_6094_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_43_fu_6087_p3),13));
    zext_ln92_93_fu_6508_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_75_reg_15403),13));
    zext_ln92_94_fu_6115_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_44_fu_6108_p3),13));
    zext_ln92_95_fu_6119_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_44_fu_6108_p3),12));
    zext_ln92_96_fu_6130_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_45_fu_6123_p3),12));
    zext_ln92_97_fu_6518_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_192_fu_6511_p3),13));
    zext_ln92_98_fu_6144_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_80_reg_15411),13));
    zext_ln92_99_fu_6147_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_80_reg_15411),12));
    zext_ln92_9_fu_4769_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln92_3_fu_4762_p3),13));
    zext_ln92_fu_4453_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln85_fu_4447_p2),64));
end behav;
