module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  id_5 id_6 (
      .id_2(id_4),
      .id_3(id_1),
      .id_4(id_3)
  );
  id_7 id_8 (
      .id_6(id_4),
      .id_6(id_1)
  );
  id_9 id_10 (
      .id_4(id_8),
      .id_6(id_6),
      .id_4(1'b0),
      .id_2(id_6),
      .id_6(id_2)
  );
  logic id_11 (
      id_2[id_6],
      id_6
  );
  id_12 id_13 (
      .id_11(id_4),
      .id_14(id_2),
      .id_1 (id_3),
      .id_10(id_4),
      .id_11(id_1),
      .id_10(id_1),
      .id_8 (id_3)
  );
  id_15 id_16;
  id_17 id_18 (
      .id_14(id_4),
      .id_1 (id_8),
      .id_10(id_2)
  );
  assign id_6[id_4] = id_4;
  logic id_19;
  id_20 id_21 (
      .id_6 (id_14),
      .id_14(id_8)
  );
  id_22 id_23 (
      .id_21(id_24),
      .id_4 (id_13),
      .id_24(1)
  );
endmodule
