<?xml version="1.0" encoding="utf-8"?>

<device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD.xsd" >
  <vendor>Milandr.</vendor>                                       <!-- device vendor name -->

  <vendorID>Milandr</vendorID>                                    <!-- device vendor short name -->
  <!--#BE1-->
  <!--name>MDR1986VE1_RST</name>
  <series>ARMCM1</series-->
  <!--#BE3-->  
  <!--name>MDR1986VE3_RST</name>
  <series>ARMCM1</series-->
  <!--#BE9x -->
  <!--name>MDR1986VE9x_RST</name>
  <series>ARMCM3</series-->
  <!--#VC1 -->
  <!--name>MDR1901VC1_RST</name>
  <series>ARMCM3</series-->
  <!--#BE4 -->
  <!--name>MDR1986VE4_RST</name>
  <series>ARMCM0</series-->
  <!--#BK214 -->
  <name>MDR1986VK214</name>
  <series>ARMCM0</series>
  <!--#BK234 -->
  <!--name>MDR1986VK234_RST</name>
  <series>ARMCM0</series-->
  
  <version>1.6</version>                                          <!-- version of this description, adding CMSIS-SVD 1.1 tags -->
  <!--description>ARM 32-bit Cortex-M1 Microcontroller based device, CPU clock up to 144MHz, etc. </description--><!--#BE1-->
  <!--description>ARM 32-bit Cortex-M1 Microcontroller based device, CPU clock up to 80MHz, etc. </description--><!--#BE3-->
  <!--description>ARM 32-bit Cortex-M3 Microcontroller based device, CPU clock up to 80MHz, etc. </description--><!--#BE9x-->
  <!--description>ARM 32-bit Cortex-M3 Microcontroller based device with DSP Core, CPU clock up to 100MHz, etc. </description--><!--#VC1-->  
  <description>ARM 32-bit Cortex-M0 Microcontroller based device, CPU clock up to 36MHz, etc. </description><!--#BE4,#BK214,#BK234  -->

  <cpu>                      
    <!--#BE1, #BE3 -->                                     <!-- details about the cpu embedded in the device -->
    <!--name>CM1</name>
    <revision>r1p0</revision-->
    <!--#BE9x,#VC1-->
    <!--name>CM3</name>
    <revision>r2p1</revision-->
    <!--#BE4,#BK214,#BK234-->
    <name>CM0</name>
    <revision>r0p0</revision>

    <endian>little</endian>
    <mpuPresent>false</mpuPresent>
    <fpuPresent>false</fpuPresent>
    <!--nvicPrioBits>3</nvicPrioBits--><!--#BE9x,#VC1-->
    <nvicPrioBits>2</nvicPrioBits><!--#BE1,#BE3,#BE4,#BK214,#BK234-->

    <vendorSystickConfig>false</vendorSystickConfig>
  </cpu>
  <addressUnitBits>8</addressUnitBits>                            <!-- byte addressable memory -->
  <width>32</width>                                               <!-- bus width is 32 bits -->
  <!-- default settings implicitly inherited by subsequent sections -->
  <size>32</size>                                                 <!-- this is the default size (number of bits) of all peripherals
                                                                       and register that do not define "size" themselves -->
  <access>read-write</access>                                     <!-- default access permission for all subsequent registers -->
  <resetValue>0x00000000</resetValue>                             <!-- by default all bits of the registers are initialized to 0 on reset -->
  <resetMask>0xFFFFFFFF</resetMask>                               <!-- by default all 32Bits of the registers are used -->

  <!-- Peripherals -->
  <peripherals>
    <!-- RST_CLOCK -->
    <peripheral>
      <name>MDR_RST_CLOCK</name>
      <version>1.0</version>
      <description>CLock Control</description>
      <groupName>RST_CLK</groupName>
      <baseAddress>0x40020000</baseAddress>
      <size>32</size>
      <access>read-write</access>

      <addressBlock>
        <offset>0</offset>
        <!--size>0x38</size--><!--#BE1-->
        <!--size>0x40</size--><!--#BE3-->
        <!--size>0x3C</size--><!--#VC1-->
        <size>0x30</size><!--#BE9x,#BE4,#BK214,#BK234-->
        <usage>registers</usage>
      </addressBlock>

      <registers>
        <!-- CLOCK STATUS -->
        <register>
          <name>CLOCK_STATUS</name>
          <description>Clock Status Register</description>
          <addressOffset>0x00000000</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0x00000000</resetValue>
          <!--resetMask>0x0000000F</resetMask--><!--#BE1,#BE3,#VC1-->
          <!--resetMask>0x00000007</resetMask--><!--#BE9x-->
          <resetMask>0x00000006</resetMask><!--#BE4,#BK214,#BK234-->

          <fields>
            <!--#BE1,#BE3,#BE9x,#VC1-->
            <!--field>
              <name>PLL_USB_RDY</name>
              <description>PLL USP ready</description>
              <bitRange>[0:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__STATUS__PLL_USB_RDY_</headerEnumName>
                <enumeratedValue>
                  <name>NotReady</name>
                  <description>PLL not ready</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Ready</name>
                  <description>PLL ready</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field-->          
            <field>
              <name>PLL_CPU_RDY</name>
              <description>PLL CPU ready</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__STATUS__PLL_CPU_RDY_</headerEnumName>
                <enumeratedValue>
                  <name>NotReady</name>
                  <description>PLL not ready</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Ready</name>
                  <description>PLL ready</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HSE_RDY</name>
              <description>HSE generator ready</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__STATUS__HSE_RDY_</headerEnumName>
                <enumeratedValue>
                  <name>NotReady</name>
                  <description>HSE not ready</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Ready</name>
                  <description>HSE ready</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <!--#BE1,#BE3-->
            <!--field>
              <name>HSE2_RDY</name>
              <description>HSE2 generator ready</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__STATUS__HSE2_RDY_</headerEnumName>
                <enumeratedValue>
                  <name>NotReady</name>
                  <description>HSE2 not ready</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Ready</name>
                  <description>HSE2 ready</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field-->
            <!--#VC1-->
            <!--field>
              <name>PLL_DSP_RDY</name>
              <description>DSP PLL ready</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__DSP__PLL_RDY_</headerEnumName>
                <enumeratedValue>
                  <name>NotReady</name>
                  <description>PLL not ready</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Ready</name>
                  <description>PLL ready</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field-->

          </fields>
        </register>

        <!-- PLL CONTROL -->
        <register>
          <name>PLL_CONTROL</name>
          <description>PLL Control Register</description>
          <addressOffset>0x00000004</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <!--resetMask>0x00000FFF</resetMask--><!--#BE1,#BE3,BE9x-->
          <resetMask>0x0000020C</resetMask><!--#BE4,#BK214,#BK234-->
          <!--resetMask>0x00F30FFF</resetMask--><!--#VC1-->

          <fields>
            <!--#BE1,#BE3,#BE9x,#VC1-->
            <!--field>
              <name>PLL_USB_ON</name>
              <description>PLL USB Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__PLL__USB_EN_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>PLL Off</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>PLL On</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field-->
            <!--#BE1,#BE3,#BE9x,#VC1-->
            <!--field>
              <name>PLL_USB_PLD</name>
              <description>PLL USB Restart</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__PLL__USB_PLD_</headerEnumName>
                <enumeratedValue>
                  <name>RestartOff</name>
                  <description>PLL restart inactive</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DoRestart</name>
                  <description>PLL Do Restart</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field-->
            <field>
              <name>PLL_CPU_ON</name>
              <description>PLL CPU Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__PLL__CPU_EN_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>PLL Off</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>PLL On</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PLL_CPU_PLD</name>
              <description>PLL CPU Restart</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__PLL__CPU_PLD_</headerEnumName>
                <enumeratedValue>
                  <name>RestartOff</name>
                  <description>PLL restart inactive</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DoRestart</name>
                  <description>PLL Do Restart</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <!--#BE1,#BE3,#BE9x,#VC1-->
            <!--field>
              <name>PLL_USB_MUL</name>
              <description>PLL USB Mul, [x1 .. x16]</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__PLL__USB_MUL_</headerEnumName>
                <enumeratedValue><name>x1</name><description>PLL mul x1</description><value>0</value></enumeratedValue>
                <enumeratedValue><name>x2</name><description>PLL mul x2</description><value>1</value></enumeratedValue>
                <enumeratedValue><name>x3</name><description>PLL mul x3</description><value>2</value></enumeratedValue>
                <enumeratedValue><name>x4</name><description>PLL mul x4</description><value>3</value></enumeratedValue>
                <enumeratedValue><name>x5</name><description>PLL mul x5</description><value>4</value></enumeratedValue>
                <enumeratedValue><name>x6</name><description>PLL mul x6</description><value>5</value></enumeratedValue>
                <enumeratedValue><name>x7</name><description>PLL mul x7</description><value>6</value></enumeratedValue>
                <enumeratedValue><name>x8</name><description>PLL mul x8</description><value>7</value></enumeratedValue>
                <enumeratedValue><name>x9</name><description>PLL mul x9</description><value>8</value></enumeratedValue>
                <enumeratedValue><name>x10</name><description>PLL mul x10</description><value>9</value></enumeratedValue>
                <enumeratedValue><name>x11</name><description>PLL mul x11</description><value>10</value></enumeratedValue>
                <enumeratedValue><name>x12</name><description>PLL mul x12</description><value>11</value></enumeratedValue>
                <enumeratedValue><name>x13</name><description>PLL mul x13</description><value>12</value></enumeratedValue>
                <enumeratedValue><name>x14</name><description>PLL mul x14</description><value>13</value></enumeratedValue>
                <enumeratedValue><name>x15</name><description>PLL mul x15</description><value>14</value></enumeratedValue>
                <enumeratedValue><name>x16</name><description>PLL mul x16</description><value>15</value></enumeratedValue>
              </enumeratedValues>
            </field-->
            <field>
              <name>PLL_CPU_MUL</name>
              <description>PLL CPU Mul, [x1 .. x16]</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__PLL__CPU_MUL_</headerEnumName>
                <enumeratedValue><name>x1</name><description>PLL mul x1</description><value>0</value></enumeratedValue>
                <enumeratedValue><name>x2</name><description>PLL mul x2</description><value>1</value></enumeratedValue>
                <enumeratedValue><name>x3</name><description>PLL mul x3</description><value>2</value></enumeratedValue>
                <enumeratedValue><name>x4</name><description>PLL mul x4</description><value>3</value></enumeratedValue>
                <enumeratedValue><name>x5</name><description>PLL mul x5</description><value>4</value></enumeratedValue>
                <enumeratedValue><name>x6</name><description>PLL mul x6</description><value>5</value></enumeratedValue>
                <enumeratedValue><name>x7</name><description>PLL mul x7</description><value>6</value></enumeratedValue>
                <enumeratedValue><name>x8</name><description>PLL mul x8</description><value>7</value></enumeratedValue>
                <enumeratedValue><name>x9</name><description>PLL mul x9</description><value>8</value></enumeratedValue>
                <enumeratedValue><name>x10</name><description>PLL mul x10</description><value>9</value></enumeratedValue>
                <enumeratedValue><name>x11</name><description>PLL mul x11</description><value>10</value></enumeratedValue>
                <enumeratedValue><name>x12</name><description>PLL mul x12</description><value>11</value></enumeratedValue>
                <enumeratedValue><name>x13</name><description>PLL mul x13</description><value>12</value></enumeratedValue>
                <enumeratedValue><name>x14</name><description>PLL mul x14</description><value>13</value></enumeratedValue>
                <enumeratedValue><name>x15</name><description>PLL mul x15</description><value>14</value></enumeratedValue>
                <enumeratedValue><name>x16</name><description>PLL mul x16</description><value>15</value></enumeratedValue>
              </enumeratedValues>
            </field>
            <!--#VC1-->
            <!--field>
              <name>PLL_DSP_ON</name>
              <description>PLL DSP Enable</description>
              <bitRange>[16:16]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__PLL__DSP_EN_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>PLL Off</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>PLL On</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field-->
            <!--#VC1-->
            <!--field>
              <name>PLL_DSP_PLD</name>
              <description>PLL DSP Restart</description>
              <bitRange>[17:17]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__PLL__DSP_PLD_</headerEnumName>
                <enumeratedValue>
                  <name>RestartOff</name>
                  <description>PLL restart inactive</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DoRestart</name>
                  <description>PLL Do Restart</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field-->
            <!--#VC1-->
            <!--field derivedFrom="PLL_CPU_MUL">
              <name>PLL_DSP_MUL</name>
              <description>PLL DSP Mul, [x2 .. x16]</description>
              <bitRange>[23:20]</bitRange>
              <access>read-write</access>
            </field--> 

            <!-- CONTROL fields end-->
          </fields>
        </register>

        <!-- HS_CONTROL-->
        <register>
          <name>HS_CONTROL</name>
          <description>HSE Generator Control</description>
          <addressOffset>0x00000008</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <!--resetMask>0x0000000F</resetMask--><!--#BE1,#BE3-->
          <resetMask>0x00000003</resetMask><!--#BE9x,#BE4,#BK214,#BK234, #VC1-->

          <fields>
            <field>
              <name>HSE_ON</name>
              <description>HSE Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__HS__HSE_EN_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>HSE Off</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>HSE On</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HSE_BYP</name>
              <description>HSE Bypass Mode</description>
              <bitRange>[1:1]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__HS__HSE_BYP_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>HSE forms Clock from external oscillator</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>HSE passes Clock from external generator</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <!--#BE1,#BE3-->
            <!--field>
              <name>HSE2_ON</name>
              <description>HSE2 Enable</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__HS__HSE2_EN_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>HSE2 Off</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>HSE2 On</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field-->
            <!--#BE1,#BE3-->
            <!--field>
              <name>HSE2_BYP</name>
              <description>HSE2 Bypass Mode</description>
              <bitRange>[3:3]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__HS__HSE2_BYP_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>HSE2 forms Clock from external oscillator</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>HSE2 passes Clock from external generator</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field-->            
            <!-- HS_CONTROL fields end -->
          </fields>
        </register>        

        <!-- CPU_CLOCK -->
        <register>
          <name>CPU_CLOCK</name>
          <description>CPU Clock Control</description>
          <addressOffset>0x0000000C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000003F7</resetMask>
          <fields>
            <!-- CPU_CLOCK.CPU_C1_SEL -->
            <field>
              <name>CPU_C1_SEL</name>
              <description>CPU_C1 mux freq select</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__CPU__C1_</headerEnumName>
                <enumeratedValue>
                  <name>HSI</name>
                  <description>CPU_C1 output is HSI</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HSI/2</name>
                  <description>CPU_C1 output is HSI/2</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HSE</name>
                  <description>CPU_C1 output is HSE</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HSE/2</name>
                  <description>CPU_C1 output is HSE/2</description>
                  <value>3</value>
                </enumeratedValue>                                
              </enumeratedValues>
            </field>
            <!-- CPU_CLOCK.CPU_C2_SEL -->
            <field>
              <name>CPU_C2_SEL</name>
              <description>CPU_C2 mux freq select</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__CPU__C2_</headerEnumName>
                <enumeratedValue>
                  <name>CPU_C1</name>
                  <description>Freq from CPU_C1 mux direct</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLLCPUo</name>
                  <description>Freq from CPU_C1 mux through PLL</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <!-- CPU_CLOCK.CPU_C3_SEL -->
            <field>
              <name>CPU_C3_SEL</name>
              <description>CPU_C2 mux output freq devider, [/1, /2, /4 .. /256]</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__CPU__C3_</headerEnumName>
                <enumeratedValue><name>div1</name><description>div by 1</description><value>0b0xxx</value></enumeratedValue>
                <enumeratedValue><name>div2</name><description>div by 2</description><value>8</value></enumeratedValue>
                <enumeratedValue><name>div4</name><description>div by 4</description><value>9</value></enumeratedValue>
                <enumeratedValue><name>div8</name><description>div by 8</description><value>10</value></enumeratedValue>
                <enumeratedValue><name>div16</name><description>div by 16</description><value>11</value></enumeratedValue>
                <enumeratedValue><name>div32</name><description>div by 32</description><value>12</value></enumeratedValue>
                <enumeratedValue><name>div64</name><description>div by 64</description><value>13</value></enumeratedValue>
                <enumeratedValue><name>div128</name><description>div by 128</description><value>14</value></enumeratedValue>
                <enumeratedValue><name>div256</name><description>div by 256</description><value>15</value></enumeratedValue>
              </enumeratedValues>
            </field>
            <!-- CPU_CLOCK.HCLK_SEL -->
            <field>
              <name>HCLK_SEL</name>
              <description>Select Clock for CPU</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__CPU__HCLK_</headerEnumName>
                <enumeratedValue>
                  <name>HSI</name>
                  <description>CPU clock is HSI</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CPU_C3</name>
                  <description>CPU clock is CPU_C3 output</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LSE</name>
                  <description>CPU clock is LSE</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LSI</name>
                  <description>CPU clock is LSI</description>
                  <value>3</value>
                </enumeratedValue>                                
              </enumeratedValues>
            </field>
            <!-- CPU_CLOCK fields end-->
          </fields>
        </register>

        <!-- USB_CLOCK #10 -->
        <!--#BE1,#BE4,#BE9x,#VC1-->
        <!--register>
          <name>USB_CLOCK</name>
          <description>USB Clock Control</description>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000117</resetMask>
          <fields>
            <!-- USB_CLOCK.USB_C1_SEL -->
            <!--field>
              <name>USB_C1_SEL</name>
              <description>USB_C1 mux freq select</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__USB__C1_</headerEnumName>
                <enumeratedValue>
                  <name>HSI</name>
                  <description>USB_C1 output is HSI</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HSI/2</name>
                  <description>USB_C1 output is HSI/2</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HSE</name>
                  <description>USB_C1 output is HSE</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HSE/2</name>
                  <description>USB_C1 output is HSE/2</description>
                  <value>3</value>
                </enumeratedValue>                                
              </enumeratedValues>
            </field>
            <!-- USB_CLOCK.USB_C2_SEL -->
            <!--field>
              <name>USB_C2_SEL</name>
              <description>USB_C2 mux freq select</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__USB__C2_</headerEnumName>
                <enumeratedValue>
                  <name>USB_C1</name>
                  <description>Freq from CPU_C1 mux direct</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLLUSBo</name>
                  <description>Freq from CPU_C1 mux through PLL_USB</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <!-- USB_CLOCK.USB_C3_SEL -->
            <!--field>
              <name>USB_C3_SEL</name>
              <description>USB_C3 Input Select</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__USB__C3_</headerEnumName>
                <enumeratedValue>
                  <name>USB_C2</name>
                  <description>C3 Input is freq from C2</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_C2_div2</name>
                  <description>C3 Input is freq from C2/2</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <!-- USB_CLOCK.USB_EN -->
            <!--field>
              <name>USB_EN</name>
              <description>USB Clock Enable</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__USB__CLOCK_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>Clock Disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>Clock Enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <!-- USB_CLOCK fields end-->
          <!--/fields>
        </register-->

        <!-- PER1_CLOCK #10 -->
        <!--#BE4,#BK214,#BK234-->
        <register>
          <name>PER1_CLOCK</name>
          <description>Peripherials Clock Control1</description>
          <addressOffset>0x00000010</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000030</resetValue>
          <!--resetMask>0x0000003F</resetMask--><!--#BE4-->
          <resetMask>0x00003FFF</resetMask><!--#BK214-->
          <!--resetMask>0x0000001F</resetMask--><!--#BK234-->

          <fields>
            <!-- PER1_CLOCK.PER1_C1_SEL -->
            <field>
              <name>PER1_C1_SEL</name>
              <description>PER1_C1 mux freq select</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__PER1__C1_</headerEnumName>
                <enumeratedValue>
                  <name>LSI</name>
                  <description>PER1_C1 output is LSI</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LSI/2</name>
                  <description>PER1_C1 output is LSI/2</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LSE</name>
                  <description>PER1_C1 output is LSE</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LSE/2</name>
                  <description>PER1_C1 output is LSE/2</description>
                  <value>3</value>
                </enumeratedValue>                                
              </enumeratedValues>
            </field>
            <!-- PER1_CLOCK.PER1_C2_SEL -->
            <field>
              <name>PER1_C2_SEL</name>
              <description>PER1_C2 mux freq select</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__PER1__C2_</headerEnumName>
                <enumeratedValue>
                  <name>CPU_C1</name>
                  <description>PER1_C2 output is CPU_C1</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PER1_C1</name>
                  <description>PER1_C2 output is PER1_C1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLLCPUo</name>
                  <description>PER1_C2 output is PLLCPUo</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HSI_C1</name>
                  <description>PER1_C2 output is HSI_C1</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <!-- PER1_CLOCK.DEBUG_EN -->
            <field>
              <name>DEBUG_EN</name>
              <description>Debug clock enable</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__PER1__DEBUG_CLK</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>Debug disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>Debug enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <!-- PER1_CLOCK.DMA_EN -->
            <!--#BE4,#BK234-->
            <!--field>
              <name>DMA_EN</name>
              <description>DMA clock enable</description>
              <bitRange>[5:5]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__PER1__DMA_CLK_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>DMA clock disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>DMA clock enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field-->
            <!--#BK214-->
            <field derivedFrom="PER1_C2_SEL">
              <name>TIM2_C2_SEL</name>
              <description>TIM2_C2 mux freq select</description>
              <bitRange>[7:6]</bitRange>
              <access>read-write</access>
            </field>
            <!--#BK214-->
            <field derivedFrom="PER1_C2_SEL">
              <name>UART1_C2_SEL</name>
              <description>UART1_C2 mux freq select</description>
              <bitRange>[9:8]</bitRange>
              <access>read-write</access>
            </field>
            <!--#BK214-->
            <field derivedFrom="PER1_C2_SEL">
              <name>UART2_C2_SEL</name>
              <description>UART2_C2 mux freq select</description>
              <bitRange>[11:10]</bitRange>
              <access>read-write</access>
            </field>
            <!--#BK214-->
            <field derivedFrom="PER1_C2_SEL">
              <name>SSP2_C2_SEL</name>
              <description>SSP2_C2 mux freq select</description>
              <bitRange>[13:12]</bitRange>
              <access>read-write</access>
            </field>

            <!-- PER1_CLOCK fields end-->
          </fields>
        </register>

        <!-- ADC_CLOCK-->
        <!--#BE1,#BE3,#BE9x,#VC1-->
        <!--register>
          <name>ADC_CLOCK</name>
          <description>ADC Clock Control</description>
          <addressOffset>0x00000014</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00002F33</resetMask><!--#BE1,#BE9x-->
          <!--resetMask>0x8F332F33</resetMask--><!--#BE3,#VC1-->

          <!--fields>
            <!-- ADC_CLOCK.ADC_C1_SEL -->
            <!--field>
              <name>ADC_C1_SEL</name>
              <description>ADC_C1 mux freq select</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__ADC__C1_</headerEnumName>
                <enumeratedValue>
                  <name>CPU_C1</name>
                  <description>ADC_C1 output is CPU_C1</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_C1</name>
                  <description>ADC_C1 output is USB_C1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CPU_C2</name>
                  <description>ADC_C1 output is CPU_C2</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>USB_C2</name>
                  <description>ADC_C1 output is USB_C2</description>
                  <value>3</value>
                </enumeratedValue>                                
              </enumeratedValues>
            </field>
            <!-- ADC_CLOCK.ADC_C2_SEL -->
            <!--field>
              <name>ADC_C2_SEL</name>
              <description>ADC_C2 mux freq select</description>
              <bitRange>[5:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__ADC__C2_</headerEnumName>
                <enumeratedValue>
                  <name>LSE</name>
                  <description>ADC_C2 output is LSE</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LSI</name>
                  <description>ADC_C2 output is LSI</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADC_C1</name>
                  <description>ADC_C2 output is ADC_C1</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HSI_C1</name>
                  <description>ADC_C2 output is HSI_C1</description>
                  <value>3</value>
                </enumeratedValue>                                
              </enumeratedValues>
            </field>
            <!-- ADC_CLOCK.ADC_C3_SEL -->
            <!--field derivedFrom="MDR_RST_CLOCK.CPU_CLOCK.CPU_C3_SEL">
              <name>ADC_C3_SEL</name>
              <description>ADC_C2 mux output freq devider, [/1, /2, /4 .. /256]</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <!-- ADC_CLOCK.ADC_CLK_EN -->
            <!--field>
              <name>ADC_CLK_EN</name>
              <description>ADC Clock Enable</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__ADC__CLK_EN_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>ADC clock disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>ADC clock enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <!-- ADC_CLOCK.AUC_C1_SEL -->
            <!--#BE3-->
            <!--field derivedFrom="MDR_RST_CLOCK.CPU_CLOCK.CPU_C1_SEL">
              <name>AUC_C1_SEL</name>
              <description>AUC_C1 mux input select</description>
              <bitRange>[17:16]</bitRange>
              <access>read-write</access>
            </field>
            <!-- ADC_CLOCK.AUC_C2_SEL -->
            <!--#BE3-->
            <!--field>
              <name>AUC_C2_SEL</name>
              <description>AUC_C2 mux input select</description>
              <bitRange>[21:20]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__ADC__AUC_C2_</headerEnumName>
                <enumeratedValue>
                  <name>AUC_C1</name>
                  <description>AUC_C2 output is AUC_C1 select</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLLCPUo</name>
                  <description>AUC_C2 output is PLLCPUo</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLLUSBo</name>
                  <description>AUC_C2 output is PLLUSBo</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>No signal from AUC_C2</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <!-- ADC_CLOCK.AUC_C3_SEL -->
            <!--#BE3-->
            <!--field derivedFrom="ADC_C3_SEL">
              <name>AUC_C3_SEL</name>
              <description>AUC_C3 mux input select</description>
              <bitRange>[27:24]</bitRange>
              <access>read-write</access>
            </field>
            <!-- ADC_CLOCK.AUC_CLK_EN -->
            <!--#BE3-->
            <!--field>
              <name>AUC_CLK_EN</name>
              <description>AudioCodec Clock Enable</description>
              <bitRange>[31:31]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__ADC__AUC_EN_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>AUC clock disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>AUC clock enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <!-- ADC_CLOCK fields end-->
          <!--/fields>
        </register-->

        <!-- ADC_CLOCK-->
        <!--#BE4,#BK214,#BK234-->
        <register>
          <name>ADC_CLOCK</name>
          <description>ADC Clock Control</description>
          <addressOffset>0x00000014</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00003F33</resetMask>
          <fields>
            <!-- ADC_CLOCK.ADC_C1_SEL -->
            <field>
              <name>ADC_C1_SEL</name>
              <description>ADC_C1 mux freq select</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__ADC__C1_</headerEnumName>
                <enumeratedValue>
                  <name>CPU_C1</name>
                  <description>ADC_C1 output is CPU_C1</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PER1_C1</name>
                  <description>ADC_C1 output is PER1_C1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLLCPUo</name>
                  <description>ADC_C1 output is PLLCPUo</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HSI_C1</name>
                  <description>ADC_C1 output is HSI_C1</description>
                  <value>3</value>
                </enumeratedValue>                                
              </enumeratedValues>
            </field>
            <!-- ADC_CLOCK.ADCIU_C1_SEL -->
            <field>
              <name>ADCIU_C1_SEL</name>
              <description>ADCIU_C1 mux freq select</description>
              <bitRange>[3:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__ADCIU__C1_</headerEnumName>
                <enumeratedValue>
                  <name>CPU_C1</name>
                  <description>ADCIU_C1 output is CPU_C1</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PER1_C1</name>
                  <description>ADCIU_C1 output is PER1_C1</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLLCPUo</name>
                  <description>ADCIU_C1 output is PLLCPUo</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HSI_C1</name>
                  <description>ADCIU_C1 output is HSI_C1</description>
                  <value>3</value>
                </enumeratedValue>                                
              </enumeratedValues>
            </field>
            <!-- ADC_CLOCK.ADCIU_C3_SEL -->
            <field derivedFrom="MDR_RST_CLOCK.CPU_CLOCK.CPU_C3_SEL">
              <name>ADCIU_C3_SEL</name>
              <description>ADCIU_C1 mux output freq devider, [/1, /2, /4 .. /256]</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
            </field>
            <!-- ADC_CLOCK.ADC_C3_SEL -->
            <field derivedFrom="MDR_RST_CLOCK.CPU_CLOCK.CPU_C3_SEL">
              <name>ADC_C3_SEL</name>
              <description>ADC_C1 mux output freq devider, [/1, /2, /4 .. /256]</description>
              <bitRange>[11:8]</bitRange>
              <access>read-write</access>
            </field>
            <!-- ADC_CLOCK.ADCIU_CLK_EN -->
            <field>
              <name>ADCIU_CLK_EN</name>
              <description>ADCIU Clock Enable</description>
              <bitRange>[12:12]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__ADCIU__CLK_EN_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>ADCIU clock disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>ADCIU clock enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <!-- ADC_CLOCK.ADC_CLK_EN -->
            <field>
              <name>ADC_CLK_EN</name>
              <description>ADC Clock Enable</description>
              <bitRange>[13:13]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__ADC__CLK_EN_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>ADC clock disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>ADC clock enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <!-- ADC_CLOCK fields end-->
          </fields>
        </register>

        <!-- RTC_CLOCK-->
        <register>
          <name>RTC_CLOCK</name>
          <description>RTC Clock Control</description>
          <addressOffset>0x00000018</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000003FF</resetMask>
          <fields>
            <!-- RTC_CLOCK.HSE_SEL -->
            <field derivedFrom="MDR_RST_CLOCK.CPU_CLOCK.CPU_C3_SEL">
              <name>HSE_SEL</name>
              <description>RTC HSE freq devider, [/1, /2, /4 .. /256]</description>
              <bitRange>[3:0]</bitRange>
              <access>read-write</access>
            </field>
            <!-- RTC_CLOCK.HSI_SEL -->
            <field derivedFrom="MDR_RST_CLOCK.CPU_CLOCK.CPU_C3_SEL">
              <name>HSI_SEL</name>
              <description>RTC HSI freq devider, [/1, /2, /4 .. /256]</description>
              <bitRange>[7:4]</bitRange>
              <access>read-write</access>
            </field>            
            <!-- RTC_CLOCK.HSE_RTC_EN -->
            <field>
              <name>HSE_RTC_EN</name>
              <description>RTC HSE Clock enable</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__RTC__HSE_RTC_CLOCK_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>RTC HSE Clock Disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>RTC HSE Clock Enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <!-- RTC_CLOCK.HSI_RTC_EN -->
            <field>
              <name>HSI_RTC_EN</name>
              <description>RTC HSI Clock enable</description>
              <bitRange>[9:9]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__RTC__HSI_RTC_CLOCK_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>RTC HSI Clock Disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>RTC HSI Clock Enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <!-- RTC_CLOCK fields end-->
          </fields>
        </register>        

        <!-- PER_CLOCK 0x1C-->
        <!--#BE1,#BE3,#BE9x, #VC1-->
        <!--register>
          <name>PER_CLOCK</name>
          <description>Peripherials Clock Control</description>
          <addressOffset>0x0000001C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000010</resetValue>
          <!--resetMask>0xFFFFFFFF</resetMask--><!--#BE1,#BE3,#VC1-->
          <!--resetMask>0x6BFFFDFF</resetMask><!--#BE9x-->
          <!--fields>
            <!-- PER_CLOCK.CAN1_CLK_EN -->
            <!--#BE1,#BE3,#BE9x-->
            <!--field>
              <name>CAN1_CLK_EN</name>
              <description>CAN1 Clock Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__PER__CAN1_CLOCK_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>Clock Disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>Clock Enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <!--#VC1-->
            <!--field>
              <name>SSP3_CLK_EN</name>
              <description>SSP3 Clock Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__PER__SSP3_CLOCK_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>Clock Disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>Clock Enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field-->            
            <!--#BE1,#BE3,#BE9x-->
            <!--field derivedFrom="CAN1_CLK_EN">
              <name>CAN2_CLK_EN</name>
              <description>CAN2 Clock Enable</description>
              <bitRange>[1:1]</bitRange>
            </field>
            <!--#VC1-->
            <!--field derivedFrom="SSP3_CLK_EN">
              <name>SSP4_CLK_EN</name>
              <description>SSP4 Clock Enable</description>
              <bitRange>[1:1]</bitRange>
            </field-->

            <!-- PER_CLOCK.USB_CLK_EN -->
            <!--field>
              <name>USB_CLK_EN</name>
              <description>USB Clock Enable</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <headerEnumName>MDR_RST__PER__SSP_CLOCK_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>Clock Disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>Clock Enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>              
            </field>
            <!-- PER_CLOCK.EEPROM_CLK_EN -->
            <!--field derivedFrom="USB_CLK_EN">
              <name>EEPROM_CLK_EN</name>
              <description>EEPROM Controller Clock Enable</description>
              <bitRange>[3:3]</bitRange>
            </field>
            <!-- PER_CLOCK.RST_CLK_EN -->
            <!--field derivedFrom="USB_CLK_EN">
              <name>RST_CLK_EN</name>
              <description>RST Clock Enable</description>
              <bitRange>[4:4]</bitRange>
            </field>
            <!-- PER_CLOCK.DMA_CLK_EN -->
            <!--field derivedFrom="USB_CLK_EN">
              <name>DMA_CLK_EN</name>
              <description>DMA Clock Enable</description>
              <bitRange>[5:5]</bitRange>
            </field>
            <!-- PER_CLOCK.UART1_CLK_EN -->
            <!--field derivedFrom="USB_CLK_EN">
              <name>UART1_CLK_EN</name>
              <description>UART1 Clock Enable</description>
              <bitRange>[6:6]</bitRange>
            </field>
            <!-- PER_CLOCK.UART2_CLK_EN -->
            <!--field derivedFrom="USB_CLK_EN">
              <name>UART2_CLK_EN</name>
              <description>UART2 Clock Enable</description>
              <bitRange>[7:7]</bitRange>
            </field>
            <!-- PER_CLOCK.SPI1_CLK_EN -->
            <!--field derivedFrom="USB_CLK_EN">
              <name>SPI1_CLK_EN</name>
              <description>SPI1 Clock Enable</description>
              <bitRange>[8:8]</bitRange>
            </field>

            <!-- PER_CLOCK.MIL1_CLK_EN -->
            <!--#BE1,#BE3-->
            <!--field derivedFrom="USB_CLK_EN">
              <name>MIL1_CLK_EN</name>
              <description>MIL1 Clock Enable</description>
              <bitRange>[9:9]</bitRange>
            </field-->
            <!-- PER_CLOCK.SDIO_CLK_EN -->
            <!--#VC1-->
            <!--field derivedFrom="USB_CLK_EN">
              <name>SDIO_CLK_EN</name>
              <description>SDIO Clock Enable</description>
              <bitRange>[9:9]</bitRange>
            </field-->

            <!-- PER_CLOCK.MIL2_CLK_EN -->
            <!--#BE1,#BE3-->
            <!--field derivedFrom="USB_CLK_EN">
              <name>MIL2_CLK_EN</name>
              <description>MIL2 Clock Enable</description>
              <bitRange>[10:10]</bitRange>
            </field-->
            <!-- PER_CLOCK.I2C_CLK_EN -->
            <!--#BE9x,#VC1-->
            <!--field derivedFrom="USB_CLK_EN">
              <name>I2C_CLK_EN</name>
              <description>I2C Clock Enable</description>
              <bitRange>[10:10]</bitRange>
            </field>

            <!-- PER_CLOCK.PWR_CLK_EN -->
            <!--field derivedFrom="USB_CLK_EN">
              <name>PWR_CLK_EN</name>
              <description>Power Clock Enable</description>
              <bitRange>[11:11]</bitRange>
            </field>
            <!-- PER_CLOCK.WWDT_CLK_EN -->
            <!--field derivedFrom="USB_CLK_EN">
              <name>WWDT_CLK_EN</name>
              <description>WWDT Clock Enable</description>
              <bitRange>[12:12]</bitRange>
            </field>
            <!-- PER_CLOCK.IWDT_CLK_EN -->
            <!--field derivedFrom="USB_CLK_EN">
              <name>IWDT_CLK_EN</name>
              <description>IWDT Clock Enable</description>
              <bitRange>[13:13]</bitRange>
            </field>
            <!-- PER_CLOCK.TIMER1_CLK_EN -->
            <!--field derivedFrom="USB_CLK_EN">
              <name>TIMER1_CLK_EN</name>
              <description>TIMER1 Clock Enable</description>
              <bitRange>[14:14]</bitRange>
            </field>
            <!-- PER_CLOCK.TIMER2_CLK_EN -->
            <!--field derivedFrom="USB_CLK_EN">
              <name>TIMER2_CLK_EN</name>
              <description>TIMER2 Clock Enable</description>
              <bitRange>[15:15]</bitRange>
            </field>
            <!-- PER_CLOCK.TIMER3_CLK_EN -->
            <!--field derivedFrom="USB_CLK_EN">
              <name>TIMER3_CLK_EN</name>
              <description>TIMER3 Clock Enable</description>
              <bitRange>[16:16]</bitRange>
            </field>            
            <!-- PER_CLOCK.ADC_CLK_EN -->
            <!--field derivedFrom="USB_CLK_EN">
              <name>ADC_CLK_EN</name>
              <description>ADC Clock Enable</description>
              <bitRange>[17:17]</bitRange>
            </field>
            <!-- PER_CLOCK.DAC_CLK_EN -->
            <!--field derivedFrom="USB_CLK_EN">
              <name>DAC_CLK_EN</name>
              <description>DAC Clock Enable</description>
              <bitRange>[18:18]</bitRange>
            </field>

            <!-- PER_CLOCK.TIMER4_CLK_EN -->
            <!--#BE1,#BE3-->
            <!--field derivedFrom="USB_CLK_EN">
              <name>TIMER4_CLK_EN</name>
              <description>TIMER4 Clock Enable</description>
              <bitRange>[19:19]</bitRange>
            </field-->
            <!-- PER_CLOCK.CMP_CLK_EN -->
            <!--#BE9x,#VC1-->
            <!--field derivedFrom="USB_CLK_EN">
              <name>CMP_CLK_EN</name>
              <description>Comparator Clock Enable</description>
              <bitRange>[19:19]</bitRange>
            </field>

            <!-- PER_CLOCK.SPI2_CLK_EN -->
            <!--field derivedFrom="USB_CLK_EN">
              <name>SPI2_CLK_EN</name>
              <description>SPI2 Clock Enable</description>
              <bitRange>[20:20]</bitRange>
            </field>
            <!-- PER_CLOCK.PORTA_CLK_EN -->
            <!--field derivedFrom="USB_CLK_EN">
              <name>PORTA_CLK_EN</name>
              <description>GPIO PORT_A Clock Enable</description>
              <bitRange>[21:21]</bitRange>
            </field>
            <!-- PER_CLOCK.PORTB_CLK_EN -->
            <!--field derivedFrom="USB_CLK_EN">
              <name>PORTB_CLK_EN</name>
              <description>GPIO PORT_B Clock Enable</description>
              <bitRange>[22:22]</bitRange>
            </field>
            <!-- PER_CLOCK.PORTC_CLK_EN -->
            <!--field derivedFrom="USB_CLK_EN">
              <name>PORTC_CLK_EN</name>
              <description>GPIO PORT_C Clock Enable</description>
              <bitRange>[23:23]</bitRange>
            </field>
            <!-- PER_CLOCK.PORTD_CLK_EN -->
            <!--field derivedFrom="USB_CLK_EN">
              <name>PORTD_CLK_EN</name>
              <description>GPIO PORT_D Clock Enable</description>
              <bitRange>[24:24]</bitRange>
            </field>
            <!-- PER_CLOCK.PORTE_CLK_EN -->
            <!--field derivedFrom="USB_CLK_EN">
              <name>PORTE_CLK_EN</name>
              <description>GPIO PORT_E Clock Enable</description>
              <bitRange>[25:25]</bitRange>
            </field>
            <!-- PER_CLOCK.ARINC_RX_CLK_EN -->
            <!--#BE1,#BE3-->
            <!--field derivedFrom="USB_CLK_EN">
              <name>ARINC_RX_CLK_EN</name>
              <description>ARINC_RX Clock Enable</description>
              <bitRange>[26:26]</bitRange>
            </field-->
            <!--#VC1-->
            <!--field derivedFrom="USB_CLK_EN">
              <name>UART3_CLK_EN</name>
              <description>UART3 Clock Enable</description>
              <bitRange>[26:26]</bitRange>
            </field-->

            <!-- PER_CLOCK.BKP_CLK_EN -->
            <!--field derivedFrom="USB_CLK_EN">
              <name>BKP_CLK_EN</name>
              <description>Backup Clock Enable</description>
              <bitRange>[27:27]</bitRange>
            </field>
            <!-- PER_CLOCK.ARINC_TX_CLK_EN -->
            <!--#BE1,#BE3-->
            <!--field derivedFrom="USB_CLK_EN">
              <name>ARINC_TX_CLK_EN</name>
              <description>ARINC_TX Clock Enable</description>
              <bitRange>[28:28]</bitRange>
            </field-->
            <!--#VC1-->
            <!--field derivedFrom="USB_CLK_EN">
              <name>AUC_CLK_EN</name>
              <description>AUC Clock Enable</description>
              <bitRange>[28:28]</bitRange>
            </field-->

            <!-- PER_CLOCK.PORTF_CLK_EN -->
            <!--field derivedFrom="USB_CLK_EN">
              <name>PORTF_CLK_EN</name>
              <description>GPIO PORT_F Clock Enable</description>
              <bitRange>[29:29]</bitRange>
            </field>
            <!-- PER_CLOCK.EBC_CLK_EN -->
            <!--field derivedFrom="USB_CLK_EN">
              <name>EBC_CLK_EN</name>
              <description>External Bus Clock Enable</description>
              <bitRange>[30:30]</bitRange>
            </field>
            <!-- PER_CLOCK.SPI3_CLK_EN -->
            <!--#BE1,#BE3-->
            <!--field derivedFrom="USB_CLK_EN">
              <name>SPI3_CLK_EN</name>
              <description>SPI3 Clock Enable</description>
              <bitRange>[31:31]</bitRange>
            </field-->
            <!--#VC1-->
            <!--field derivedFrom="USB_CLK_EN">
              <name>CRYPTO_CLK_EN</name>
              <description>CRYPTO Clock Enable</description>
              <bitRange>[31:31]</bitRange>
            </field-->

            <!-- PER_CLOCK fields end-->
          <!--/fields>
        </register-->

        <!-- PER2_CLOCK0x1C-->
        <!--#BE4,#BK214,#BK234-->
        <register>
          <name>PER2_CLOCK</name>
          <description>Peripherials Clock Control 2</description>
          <addressOffset>0x0000001C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000010</resetValue>
          <!--resetMask>0x000FFFFF</resetMask--><!--#BE4-->
          <resetMask>0x0007FDFF</resetMask><!--#BK214-->
          <!--resetMask>0x000FF3FF</resetMask--><!--#BK234-->
          <fields>
            <!-- PER2_CLOCK.SPI1_CLK_EN -->
            <field>
              <name>SPI1_CLK_EN</name>
              <description>SPI1 Clock Enable</description>
              <bitRange>[0:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__PER2__SPI1_CLOCK_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>Clock Disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>Clock Enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <!-- PER2_CLOCK.UART1_CLK_EN -->
            <field derivedFrom="SPI1_CLK_EN">
              <name>UART1_CLK_EN</name>
              <description>UART1 Clock Enable</description>
              <bitRange>[1:1]</bitRange>
            </field>
            <!-- PER2_CLOCK.UART2_CLK_EN -->
            <field derivedFrom="SPI1_CLK_EN">
              <name>UART2_CLK_EN</name>
              <description>UART2 Clock Enable</description>
              <bitRange>[2:2]</bitRange>
            </field>
            <!-- PER2_CLOCK.EEPROM_CLK_EN -->
            <field derivedFrom="SPI1_CLK_EN">
              <name>EEPROM_CLK_EN</name>
              <description>EEPROM Clock Enable</description>
              <bitRange>[3:3]</bitRange>
            </field>
            <!-- PER2_CLOCK.RST_CLK_EN -->
            <field derivedFrom="SPI1_CLK_EN">
              <name>RST_CLK_EN</name>
              <description>RST Clock Enable</description>
              <bitRange>[4:4]</bitRange>
            </field>
            <!-- PER2_CLOCK.DMA_CLK_EN -->
            <!--#BE4,#BK234-->
            <!--field derivedFrom="SPI1_CLK_EN">
              <name>DMA_CLK_EN</name>
              <description>DMA Clock Enable</description>
              <bitRange>[5:5]</bitRange>
            </field-->

            <!-- PER2_CLOCK.CMP_CLK_EN -->
            <!--#BE4-->
            <!--field derivedFrom="SPI1_CLK_EN">
              <name>CMP_CLK_EN</name>
              <description>CMP Clock Enable</description>
              <bitRange>[6:6]</bitRange>
            </field-->
            <!-- PER2_CLOCK.I2C_CLK_EN -->
            <!--#BK214-->
            <field derivedFrom="SPI1_CLK_EN">
              <name>I2C_CLK_EN</name>
              <description>I2C Clock Enable</description>
              <bitRange>[6:6]</bitRange>
            </field>

            <!-- PER2_CLOCK.DAC_CLK_EN -->
            <!--#BE4-->
            <!--field derivedFrom="SPI1_CLK_EN">
              <name>DAC_CLK_EN</name>
              <description>DAC Clock Enable</description>
              <bitRange>[7:7]</bitRange>
            </field-->
            <!-- PER2_CLOCK.LCD_CLK_EN -->
            <!--#BK214-->
            <field derivedFrom="SPI1_CLK_EN">
              <name>LCD_CLK_EN</name>
              <description>LCD Clock Enable</description>
              <bitRange>[7:7]</bitRange>
            </field>

            <!-- PER2_CLOCK.ADC_CLK_EN -->
            <field derivedFrom="SPI1_CLK_EN">
              <name>ADC_CLK_EN</name>
              <description>ADC Clock Enable</description>
              <bitRange>[8:8]</bitRange>
            </field>
            <!-- PER2_CLOCK.WWDT_CLK_EN -->
            <field derivedFrom="SPI1_CLK_EN">
              <name>WWDT_CLK_EN</name>
              <description>WWDT Clock Enable</description>
              <bitRange>[9:9]</bitRange>
            </field>
            <!-- PER2_CLOCK.IWDT_CLK_EN -->
            <field derivedFrom="SPI1_CLK_EN">
              <name>IWDT_CLK_EN</name>
              <description>IWDT Clock Enable</description>
              <bitRange>[10:10]</bitRange>
            </field>
            <!-- PER2_CLOCK.PWR_CLK_EN -->
            <field derivedFrom="SPI1_CLK_EN">
              <name>PWR_CLK_EN</name>
              <description>Power Clock Enable</description>
              <bitRange>[11:11]</bitRange>
            </field>
            <!-- PER2_CLOCK.BKP_CLK_EN -->
            <field derivedFrom="SPI1_CLK_EN">
              <name>BKP_CLK_EN</name>
              <description>Backup Clock Enable</description>
              <bitRange>[12:12]</bitRange>
            </field>
            <!-- PER2_CLOCK.ADCIU_CLK_EN -->
            <field derivedFrom="SPI1_CLK_EN">
              <name>ADCIU_CLK_EN</name>
              <description>ADCIU Clock Enable</description>
              <bitRange>[13:13]</bitRange>
            </field>
            <!-- PER2_CLOCK.TIMER1_CLK_EN -->
            <field derivedFrom="SPI1_CLK_EN">
              <name>TIMER1_CLK_EN</name>
              <description>TIMER1 Clock Enable</description>
              <bitRange>[14:14]</bitRange>
            </field>
            <!-- PER2_CLOCK.TIMER2_CLK_EN -->
            <field derivedFrom="SPI1_CLK_EN">
              <name>TIMER2_CLK_EN</name>
              <description>TIMER2 Clock Enable</description>
              <bitRange>[15:15]</bitRange>
            </field>
            <!-- PER2_CLOCK.PORTA_CLK_EN -->
            <field derivedFrom="SPI1_CLK_EN">
              <name>PORTA_CLK_EN</name>
              <description>GPIO PORT_A Clock Enable</description>
              <bitRange>[16:16]</bitRange>
            </field>
            <!-- PER2_CLOCK.PORTB_CLK_EN -->
            <field derivedFrom="SPI1_CLK_EN">
              <name>PORTB_CLK_EN</name>
              <description>GPIO PORT_B Clock Enable</description>
              <bitRange>[17:17]</bitRange>
            </field>
            <!-- PER2_CLOCK.PORTC_CLK_EN -->
            <field derivedFrom="SPI1_CLK_EN">
              <name>PORTC_CLK_EN</name>
              <description>GPIO PORT_C Clock Enable</description>
              <bitRange>[18:18]</bitRange>
            </field>
            <!-- PER2_CLOCK.CRC_CLK_EN -->
            <!--#BE4,#BK234-->
            <!--field derivedFrom="SPI1_CLK_EN">
              <name>CRC_CLK_EN</name>
              <description>CRC Clock Enable</description>
              <bitRange>[19:19]</bitRange>
            </field-->
            
            <!-- PER2_CLOCK fields end-->
          </fields>
        </register>


        <!-- CAN_CLOCK -->
        <!--#BE1,#BE3,#BE9x-->
        <!--register>
          <name>CAN_CLOCK</name>
          <description>CAN's Clock Control</description>
          <addressOffset>0x00000020</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0300FFFF</resetMask>
          <fields>
            <!-- CAN_CLOCK.CAN1_BRG -->
            <!--field>
              <name>CAN1_BRG</name>
              <description>HCLK divider to get CAN1_CLOCK, [/1, /2, /4 .. /128]</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__CAN1__BRG_</headerEnumName>
                <enumeratedValue><name>div1</name><description>div by 1</description><value>0</value></enumeratedValue>
                <enumeratedValue><name>div2</name><description>div by 2</description><value>1</value></enumeratedValue>
                <enumeratedValue><name>div4</name><description>div by 4</description><value>2</value></enumeratedValue>
                <enumeratedValue><name>div8</name><description>div by 8</description><value>3</value></enumeratedValue>
                <enumeratedValue><name>div16</name><description>div by 16</description><value>4</value></enumeratedValue>
                <enumeratedValue><name>div32</name><description>div by 32</description><value>5</value></enumeratedValue>
                <enumeratedValue><name>div64</name><description>div by 64</description><value>6</value></enumeratedValue>
                <enumeratedValue><name>div128</name><description>div by 128</description><value>7</value></enumeratedValue>
              </enumeratedValues>
            </field>
            <!-- CAN_CLOCK.CAN2_BRG -->
            <!--field derivedFrom="MDR_RST_CLOCK.CAN_CLOCK.CAN1_BRG">
              <name>CAN2_BRG</name>
              <description>HCLK freq divider to get CAN2_CLOCK, [/1, /2, /4 .. /128]</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>
            <!-- CAN_CLOCK.CAN1_CLK_EN -->
            <!--field>
              <name>CAN1_CLK_EN</name>
              <description>CAN1_CLOCK enable</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__CAN__CAN1_CLK_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>CAN1 Clock Disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>CAN1 Clock Enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <!-- CAN_CLOCK.CAN2_CLK_EN -->
            <!--field>
              <name>CAN2_CLK_EN</name>
              <description>CAN2_CLOCK enable</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__CAN__CAN2_CLK_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>CAN2 Clock Disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>CAN2 Clock Enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <!-- CAN_CLOCK fields end-->
          <!--/fields>
        </register-->

        <!-- TIM_CLOCK -->
        <register>
          <name>TIM_CLOCK</name>
          <description>Timer's Clock Control</description>
          <addressOffset>0x00000024</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <!--resetMask>0x07070707</resetMask--><!--#BE1,#BE3,#BE9x,#VC1-->
          <resetMask>0x03000707</resetMask><!--#BE4,#BK214,#BK234-->
          <fields>
            <!-- TIM_CLOCK.TIM1_BRG -->
            <field>
              <name>TIM1_BRG</name>
              <!--description>HCLK freq divider to get TIM1_CLOCK, [/1, /2, /4 .. /128]</description--><!--#BE1,#BE3,#BE9x,#VC1-->
              <description>PER1_C2 freq divider to get TIM1_CLOCK, [/1, /2, /4 .. /128]</description><!--#BE4,#BK234-->
              <!--description>TIM1_C2 freq divider to get TIM1_CLOCK, [/1, /2, /4 .. /128]</description--><!--#BK214-->
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__TIM1__BRG_</headerEnumName>
                <enumeratedValue><name>div1</name><description>div by 1</description><value>0</value></enumeratedValue>
                <enumeratedValue><name>div2</name><description>div by 2</description><value>1</value></enumeratedValue>
                <enumeratedValue><name>div4</name><description>div by 4</description><value>2</value></enumeratedValue>
                <enumeratedValue><name>div8</name><description>div by 8</description><value>3</value></enumeratedValue>
                <enumeratedValue><name>div16</name><description>div by 16</description><value>4</value></enumeratedValue>
                <enumeratedValue><name>div32</name><description>div by 32</description><value>5</value></enumeratedValue>
                <enumeratedValue><name>div64</name><description>div by 64</description><value>6</value></enumeratedValue>
                <enumeratedValue><name>div128</name><description>div by 128</description><value>7</value></enumeratedValue>
              </enumeratedValues>              
            </field>
            <!-- TIM_CLOCK.TIM2_BRG -->
            <field derivedFrom="TIM1_BRG">
              <name>TIM2_BRG</name>
              <!--description>HCLK freq divider to get TIM2_CLOCK, [/1, /2, /4 .. /128]</description--><!--#BE1,#BE3,#BE9x,#VC1-->
              <description>PER1_C2 freq divider to get TIM2_CLOCK, [/1, /2, /4 .. /128]</description><!--#BE4,#BK234-->
              <!--description>TIM2_C2 freq divider to get TIM2_CLOCK, [/1, /2, /4 .. /128]</description--><!--#BK214-->
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>
            <!-- TIM_CLOCK.TIM3_BRG -->
            <!--#BE1,#BE3,#BE9x,#VC1-->
            <!--field derivedFrom="TIM1_BRG">
              <name>TIM3_BRG</name>
              <description>HCLK freq divider to get TIM3_CLOCK, [/1, /2, /4 .. /128]</description>
              <bitRange>[18:16]</bitRange>
              <access>read-write</access>
            </field-->
            <!-- TIM_CLOCK.TIM1_CLK_EN -->
            <field>
              <name>TIM1_CLK_EN</name>
              <description>TIM1_CLOCK enable</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__TIM__TIM1_CLK_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>Timer1 Clock Disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>Timer1 Clock Enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <!-- TIM_CLOCK.TIM2_CLK_EN -->
            <field>
              <name>TIM2_CLK_EN</name>
              <description>TIM2_CLOCK enable</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__TIM__TIM2_CLK_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>Timer2 Clock Disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>Timer2 Clock Enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <!-- TIM_CLOCK.TIM3_CLK_EN -->
            <!--#BE1,#BE3,#BE9x,#VC1-->
            <!--field>
              <name>TIM3_CLK_EN</name>
              <description>TIM3_CLOCK enable</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__TIM__TIM3_CLK_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>Timer3 Clock Disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>Timer3 Clock Enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field-->
            <!-- TIM_CLOCK fields end-->
          </fields>
        </register>

        <!-- UART_CLOCK-->
        <register>
          <name>UART_CLOCK</name>
          <description>UART's Clock Control</description>
          <addressOffset>0x00000028</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <!--resetMask>0x07070707</resetMask--><!--#BE1,#BE3,#VC1-->
          <resetMask>0x03000707</resetMask><!--#BE9x,#BE4,#BK214,#BK234-->
          <fields>
            <!-- UART_CLOCK.UART1_BRG -->
            <field derivedFrom="MDR_RST_CLOCK.TIM_CLOCK.TIM1_BRG">
              <name>UART1_BRG</name>
              <!--description>HCLK freq divider to get UART1_CLOCK, [/1, /2, /4 .. /128]</description--><!--#BE1,#BE3,#BE9x,#VC1-->
              <description>PER1_C2 freq divider to get UART1_CLOCK, [/1, /2, /4 .. /128]</description><!--#BE4,#BK234-->
              <!--description>UART1_C2 freq divider to get UART1_CLOCK, [/1, /2, /4 .. /128]</description--><!--#BK214-->
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>

            <!-- UART_CLOCK.UART2_BRG -->
            <field derivedFrom="MDR_RST_CLOCK.TIM_CLOCK.TIM1_BRG">
              <name>UART2_BRG</name>
              <!--description>HCLK freq divider to get UART2_CLOCK, [/1, /2, /4 .. /128]</description--><!--#BE1,#BE3,#BE9x,#VC1-->
              <description>PER1_C2 freq divider to get UART2_CLOCK, [/1, /2, /4 .. /128]</description><!--#BE4,#BK234-->
              <!--description>UART1_C2 freq divider to get UART2_CLOCK, [/1, /2, /4 .. /128]</description--><!--#BK214-->
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>
            <!-- UART_CLOCK.TIM4_BRG -->
            <!--#BE1,#BE3-->
            <!--field derivedFrom="MDR_RST_CLOCK.TIM_CLOCK.TIM1_BRG">
              <name>TIM4_BRG</name>
              <description>HCLK freq divider to get TIM4_CLOCK, [/1, /2, /4 .. /128]</description>
              <bitRange>[18:16]</bitRange>
              <access>read-write</access>
            </field-->
            <!-- UART_CLOCK.UART3_BRG -->
            <!--#VC1-->
            <!--field derivedFrom="MDR_RST_CLOCK.TIM_CLOCK.TIM1_BRG">
              <name>UART3_BRG</name>
              <description>HCLK freq divider to get UART3_CLOCK, [/1, /2, /4 .. /128]</description>
              <bitRange>[18:16]</bitRange>
              <access>read-write</access>
            </field-->

            <!-- UART_CLOCK.UART1_CLK_EN -->
            <field>
              <name>UART1_CLK_EN</name>
              <description>UART1_CLOCK enable</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__UART__UART1_CLK_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>UART1 Clock Disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>UART1 Clock Enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <!-- UART_CLOCK.UART2_CLK_EN -->
            <field>
              <name>UART2_CLK_EN</name>
              <description>UART2_CLOCK enable</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__UART__UART2_CLK_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>UART2 Clock Disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>UART2 Clock Enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <!-- UART_CLOCK.TIM4_CLK_EN -->
            <!--#BE1,#BE3-->
            <!--field>
              <name>TIM4_CLK_EN</name>
              <description>TIM4_CLOCK enable</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__UART__TIM4_CLK_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>Timer4 Clock Disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>Timer4 Clock Enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field-->
            <!-- UART_CLOCK.UART3_CLK_EN -->
            <!--#VC1-->
            <!--field>
              <name>UART3_CLK_EN</name>
              <description>UART3_CLOCK enable</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__UART__UART3_CLK_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>UART3 Clock Disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>UART3 Clock Enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field-->

            <!-- UART_CLOCK fields end-->
          </fields>
        </register>

        <!-- SSP_CLOCK -->
        <register>
          <name>SSP_CLOCK</name>
          <description>SSP's Clock Control</description>
          <addressOffset>0x0000002C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <!--resetMask>0x07070707</resetMask--><!--#BE1,#BE3,#BE9x,#VC1-->
          <resetMask>0x01000007</resetMask><!--#BE4,#BK214,#BK234-->

          <fields>
            <!-- SSP_CLOCK.SSP1_BRG -->
            <!--#BE1,#BE3,#BE9x,#VC1-->
            <field derivedFrom="MDR_RST_CLOCK.TIM_CLOCK.TIM1_BRG">
              <name>SSP1_BRG</name>
              <!--description>HCLK freq divider to get SSP1_CLOCK, [/1, /2, /4 .. /128]</description--><!--#BE1,#BE3,#BE9x,#VC1-->
              <description>PER1_C2 freq divider to get SSP1_CLOCK, [/1, /2, /4 .. /128]</description><!--#BE4,#BK234-->
              <!--description>SSP1_C2 freq divider to get SSP1_CLOCK, [/1, /2, /4 .. /128]</description--><!--#BK214-->
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>

            <!-- SSP_CLOCK.SSP2_BRG -->
            <!--#BE1,#BE3,#BE9x,#VC1-->
            <!--field derivedFrom="MDR_RST_CLOCK.TIM_CLOCK.TIM1_BRG">            
              <name>SSP2_BRG</name>
              <description>HCLK freq divider to get SSP2_CLOCK, [/1, /2, /4 .. /128]</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>
            <!-- SSP_CLOCK.SSP3_BRG -->
            <!--#BE1,#BE3,#BE9x,#VC1-->
            <!--field derivedFrom="MDR_RST_CLOCK.TIM_CLOCK.TIM1_BRG">
              <name>SSP3_BRG</name>
              <description>HCLK freq divider to get SSP3_CLOCK, [/1, /2, /4 .. /128]</description>
              <bitRange>[18:16]</bitRange>
              <access>read-write</access>
            </field>

            <!-- SSP_CLOCK.SSP1_CLK_EN -->
            <field>
              <name>SSP1_CLK_EN</name>
              <description>SSP1_CLOCK Enable</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__SSP__SSP1_CLK_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>SSP1 Clock Disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>SSP1 Clock Enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <!-- SSP_CLOCK.SSP2_CLK_EN -->
            <!--#BE1,#BE3,#BE9x,#VC1-->
            <!--field>
              <name>SSP2_CLK_EN</name>
              <description>SSP2_CLOCK Enable</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__SSP__SSP2_CLK_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>SSP2 Clock Disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>SSP2 Clock Enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <!-- SSP_CLOCK.SSP3_CLK_EN -->
            <!--#BE1,#BE3,#BE9x,#VC1-->
            <!--field>
              <name>SSP3_CLK_EN</name>
              <description>SSP3_CLOCK Enable</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__SSP__SSP3_CLK_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>SSP3 Clock Disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>SSP3 Clock Enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <!-- SSP_CLOCK fields end-->
          </fields>
        </register>

        <!-- DSP_CLOCK -->
        <!--#VC1-->
        <!--register>
          <name>DSP_CLOCK</name>
          <description>DSP Clock Control</description>
          <addressOffset>0x00000030</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00000117</resetMask>
          <fields>
            <!-- DSP_CLOCK.DSP_C1_SEL -->
            <!--field>
              <name>DSP_C1_SEL</name>
              <description>DSP_C1 mux freq select</description>
              <bitRange>[1:0]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__DSP__C1_</headerEnumName>
                <enumeratedValue>
                  <name>HSI</name>
                  <description>DSP_C1 output is HSI</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HSI/2</name>
                  <description>DSP_C1 output is HSI/2</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HSE</name>
                  <description>DSP_C1 output is HSE</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HSE/2</name>
                  <description>DSP_C1 output is HSE/2</description>
                  <value>3</value>
                </enumeratedValue>                                
              </enumeratedValues>
            </field>
            <!-- DSP_CLOCK.DSP_C2_SEL -->
            <!--field>
              <name>DSP_C2_SEL</name>
              <description>DSP_C2 mux freq select</description>
              <bitRange>[2:2]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__DSP__C2_</headerEnumName>
                <enumeratedValue>
                  <name>DSP_C1</name>
                  <description>Freq from DSP_C1 mux direct</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLLDSPo</name>
                  <description>Freq from CPU_C1 mux through PLL_DSP</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <!-- DSP_CLOCK.DSP_C3_SEL -->
            <!--field>
              <name>DSP_C3_SEL</name>
              <description>DSP_C3 Input Select</description>
              <bitRange>[4:4]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__DSP__C3_</headerEnumName>
                <enumeratedValue>
                  <name>DSP_C2</name>
                  <description>C3 Input is freq from C2</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DSP_C2_div2</name>
                  <description>C3 Input is freq from C2/2</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <!-- DSP_CLOCK.DSP_EN -->
            <!--field>
              <name>DSP_EN</name>
              <description>DSP Clock Enable</description>
              <bitRange>[8:8]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__DSP__CLOCK_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>Clock Disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>Clock Enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <!-- DSP_CLOCK fields end-->
          <!--/fields>
        </register-->

        <!-- ETH_CLOCK 0x34-->
        <!--#BE1,#BE3-->
        <!--register>
          <name>ETH_CLOCK</name>
          <description>Ethernet and MIL Clock Control</description>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x3FFFFFFF</resetMask><!--#BE1-->
          <!--resetMask>0xFFFFFFFF</resetMask--><!--#BE3-->
          <!--fields>
            <!-- ETH_CLOCK.ETH_BRG -->
            <!--field>
              <name>ETH_BRG</name>
              <description>Always set to 0!</description>
              <bitRange>[7:0]</bitRange>
              <access>read-write</access>
            </field>
            <!-- ETH_CLOCK.MIL_BRG -->
            <!--field derivedFrom="MDR_RST_CLOCK.TIM_CLOCK.TIM1_BRG">            
              <name>MIL_BRG</name>
              <description>HCLK freq divider to get MAN_CLOCK, [/1, /2, /4 .. /128]</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>
            <!-- ETH_CLOCK.PHY_BRG -->
            <!--field derivedFrom="MDR_RST_CLOCK.TIM_CLOCK.TIM1_BRG">
              <name>PHY_BRG</name>
              <description>HCLK freq divider to get PHY_CLOCK, [/1, /2, /4 .. /128]</description>
              <bitRange>[18:16]</bitRange>
              <access>read-write</access>
            </field>
            <!-- ETH_CLOCK.ETH_CLK_EN -->
            <!--field>
              <name>ETH_CLK_EN</name>
              <description>Ethernet MAC Clock Enable</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__ETH__MAC_CLK_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>MAC Clock Disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>MAC Clock Enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <!-- ETH_CLOCK.MIL_CLK_EN -->
            <!--field>
              <name>MIL_CLK_EN</name>
              <description>MIL-STD CLOCK Enable</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__ETH__MIL_CLK_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>MIL Clock Disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>MIL Clock Enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <!-- ETH_CLOCK.SLEEP -->
            <!--field>
              <name>SLEEP</name>
              <description>Switch to Sleep mode</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__ETH__SLEEP_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>Normal Mode</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GoSLEEP</name>
                  <description>Go to SLEEP</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <!-- ETH_CLOCK.PHY_CLK_EN -->
            <!--field>
              <name>PHY_CLK_EN</name>
              <description>Ethernet PHY CLOCK Enable</description>
              <bitRange>[27:27]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__ETH__PHY_CLK_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>MIL Clock Disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>MIL Clock Enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <!-- ETH_CLOCK.PHY_CLK_SEL -->
            <!--field>
              <name>PHY_CLK_SEL</name>
              <description>Ethernet PHY CLOCK Select</description>
              <bitRange>[29:28]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__ETH__PHY_SEL_</headerEnumName>
                <enumeratedValue>
                  <name>HSI</name>
                  <description>PHY Clock from HSI</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HSE</name>
                  <description>PHY Clock from HSE</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLLCPUo</name>
                  <description>PHY Clock from PLLCPUo</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>HSE2</name>
                  <description>PHY Clock from HSE2</description>
                  <value>3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <!-- ETH_CLOCK.ETH2_CLK_EN -->
            <!--#BE3-->
            <!--field>
              <name>ETH2_CLK_EN</name>
              <description>Ethernet2 MAC Clock Enable</description>
              <bitRange>[30:30]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__ETH__MAC2_CLK_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>MAC Clock Disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>MAC Clock Enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field-->

            <!-- ETH_CLOCK fields end-->
          <!--/fields>
        </register-->

        <!-- SSP_CLOCK2 0x34-->
        <!--#VC1-->
        <!--register>
          <name>SSP_CLOCK2</name>
          <description>SSP Clock Control 2</description>
          <addressOffset>0x00000034</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x01000007</resetMask>
          <fields>
            <field derivedFrom="MDR_RST_CLOCK.TIM_CLOCK.TIM1_BRG">            
              <name>SSP4_BRG</name>
              <description>HCLK freq divider to get SSP4_CLOCK, [/1, /2, /4 .. /128]</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>SSP4_CLK_EN</name>
              <description>SSP4 Clock Enable</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__SSP4__CLK_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>SSP4 Clock Disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>SSP4 Clock Enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>

            <!-- SSP_CLOCK2 fields end-->
          <!--/fields>
        </register-->

        <!-- PER2_CLOCK 0x38-->
        <!--#BE3-->
        <!--register>
          <name>PER2_CLOCK</name>
          <description>Peripherials Clock Control 2</description>
          <addressOffset>0x00000038</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000001FF</resetMask>
          <fields>
            <field derivedFrom="MDR_RST_CLOCK.PER_CLOCK.USB_CLK_EN">
              <name>AUC_CLK_EN</name>
              <description>AudioCodec Clock Enable</description>
              <bitRange>[0:0]</bitRange>
            </field>
            <field derivedFrom="MDR_RST_CLOCK.PER_CLOCK.USB_CLK_EN">
              <name>LED_CLK_EN</name>
              <description>LED Clock Enable</description>
              <bitRange>[1:1]</bitRange>
            </field>
            <field derivedFrom="MDR_RST_CLOCK.PER_CLOCK.USB_CLK_EN">
              <name>KEY_CLK_EN</name>
              <description>Keyboard Clock Enable</description>
              <bitRange>[2:2]</bitRange>
            </field>
            <field derivedFrom="MDR_RST_CLOCK.PER_CLOCK.USB_CLK_EN">
              <name>PORTG_CLK_EN</name>
              <description>PORT_G Clock Enable</description>
              <bitRange>[3:3]</bitRange>
            </field>
            <field derivedFrom="MDR_RST_CLOCK.PER_CLOCK.USB_CLK_EN">
              <name>UART3_CLK_EN</name>
              <description>UART3 Clock Enable</description>
              <bitRange>[4:4]</bitRange>
            </field>
            <field derivedFrom="MDR_RST_CLOCK.PER_CLOCK.USB_CLK_EN">
              <name>UART4_CLK_EN</name>
              <description>UART4 Clock Enable</description>
              <bitRange>[5:5]</bitRange>
            </field>
            <field derivedFrom="MDR_RST_CLOCK.PER_CLOCK.USB_CLK_EN">
              <name>SSP4_CLK_EN</name>
              <description>SSP4 Clock Enable</description>
              <bitRange>[6:6]</bitRange>
            </field>
            <field derivedFrom="MDR_RST_CLOCK.PER_CLOCK.USB_CLK_EN">
              <name>PORTH_CLK_EN</name>
              <description>PORT_H Clock Enable</description>
              <bitRange>[7:7]</bitRange>
            </field>
            <field derivedFrom="MDR_RST_CLOCK.PER_CLOCK.USB_CLK_EN">
              <name>PORTI_CLK_EN</name>
              <description>PORT_I Clock Enable</description>
              <bitRange>[8:8]</bitRange>
            </field>
            <!-- PER2_CLOCK fields end-->
          <!--/fields>
        </register-->

        <!-- DSP_CONTROL_STATUS 0x38-->
        <!--#VC1-->
        <!--register>
          <name>DSP_CONTROL_STATUS</name>
          <description>DSP Control and Status register</description>
          <addressOffset>0x00000038</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x0000CF7F</resetMask>
          <fields>
            <field>
              <name>RST_DSP</name>
              <description>Reset DSP block</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <headerEnumName>MDR_RST__DSP__RST_BLOCK_</headerEnumName>
                <enumeratedValue>
                  <name>Work</name>
                  <description>DSP Block is Active</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Reset</name>
                  <description>DSP Block in Reset</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RST_DSP_CPU</name>
              <description>Reset DSP Core</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <headerEnumName>MDR_RST__DSP__RST_CPU_</headerEnumName>
                <enumeratedValue>
                  <name>Work</name>
                  <description>DSP Core is Active</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Reset</name>
                  <description>DSP Core in Reset</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>            
            <field>
              <name>RST_DSP_MEM</name>
              <description>Reset DSP Memory Blocks</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <headerEnumName>MDR_RST__DSP__RST_MEM_</headerEnumName>
                <enumeratedValue>
                  <name>Work</name>
                  <description>DSP memory is Active</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Reset</name>
                  <description>DSP memory disabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RST_DSP_PER</name>
              <description>Reset DSP Peripherial Blocks</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <headerEnumName>MDR_RST__DSP__RST_PER_</headerEnumName>
                <enumeratedValue>
                  <name>Work</name>
                  <description>DSP Peripherials are Active</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Reset</name>
                  <description>DSP Peripherials in Reset</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HOLD</name>
              <description>Call to stop DSP command sequencer</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <headerEnumName>MDR_RST__DSP__HOLD_</headerEnumName>
                <enumeratedValue>
                  <name>DoStop</name>
                  <description>Request to Stop execution</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Inactive</name>
                  <description>Stop request inactive</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BIO</name>
              <description>Flag from RISC to DSP Core</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <headerEnumName>MDR_RST__DSP__BIO_</headerEnumName>
                <enumeratedValue>
                  <name>Low</name>
                  <description>Flag Low Level</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High</name>
                  <description>Flag High Level</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>XF_EN</name>
              <description>Output flag XF to PA[15] pin</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <headerEnumName>MDR_RST__DSP__XF_EN_</headerEnumName>
                <enumeratedValue>
                  <name>Disable</name>
                  <description>Flag XF disconnected from PA[15]</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Enable</name>
                  <description>Flag XF connected to PA[15]</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>XF</name>
              <description>Flag from DSP to RISC core</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <headerEnumName>MDR_RST__DSP__XF_</headerEnumName>
                <enumeratedValue>
                  <name>Low</name>
                  <description>Flag Low Level</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>High</name>
                  <description>Flag High Level</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>HOLDA</name>
              <description>DSP Command Sequencer status</description>
              <bitRange>[9:9]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__DSP__HOLDA_</headerEnumName>
                <enumeratedValue>
                  <name>Stopped</name>
                  <description>Command execution stopped</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Running</name>
                  <description>Commands are executing</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IDLE</name>
              <description>DSP Command Sequencer status</description>
              <bitRange>[11:10]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__DSP__IDLE_</headerEnumName>
                <enumeratedValue>
                  <name>Working</name>
                  <description>DSP Running</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_CLOCK_DSP</name>
                  <description>DSP Clock disabled</description>
                  <value>1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_CLOCK_DSP_MEM</name>
                  <description>DSP Core and Memory Clock disabled</description>
                  <value>2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_CLOCK_DSP_MEM_PER</name>
                  <description>DSP Core, Memory and Peripherials Clock disabled</description>
                  <value>3</value>
                </enumeratedValue>                
              </enumeratedValues>
            </field>            
            <field>
              <name>BRTRD</name>
              <description>RISC - DSP bridge transfer status</description>
              <bitRange>[14:14]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__DSP__BRIDGE_</headerEnumName>
                <enumeratedValue>
                  <name>Transfer</name>
                  <description>Transfer is performing</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>Completed</name>
                  <description>Transfer completed</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field> 
            <field>
              <name>RD_BUFF_EN</name>
              <description>Pre-read DSP Addr space</description>
              <bitRange>[15:15]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__DSP__PreRead_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>Pre-Read disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>Pre-Read enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <!-- DSP_CLOCK2 fields end-->
          <!--/fields>
        </register-->        

        <!-- UART_SSP_CLOCK -->
        <!--register>
          <name>UART_SSP_CLOCK</name>
          <description>UART and SSP Clock Control</description>
          <addressOffset>0x0000003C</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x07070707</resetMask>
          <fields>
            <field derivedFrom="MDR_RST_CLOCK.TIM_CLOCK.TIM1_BRG">
              <name>UART3_BRG</name>
              <description>HCLK freq divider to get UART3_CLOCK, [/1, /2, /4 .. /128]</description>
              <bitRange>[2:0]</bitRange>
              <access>read-write</access>           
            </field>
            <field derivedFrom="MDR_RST_CLOCK.TIM_CLOCK.TIM1_BRG">
              <name>UART4_BRG</name>
              <description>HCLK freq divider to get UART4_CLOCK, [/1, /2, /4 .. /128]</description>
              <bitRange>[10:8]</bitRange>
              <access>read-write</access>
            </field>
            <field derivedFrom="MDR_RST_CLOCK.TIM_CLOCK.TIM1_BRG">
              <name>SSP3_BRG</name>
              <description>HCLK freq divider to get SSP3_CLOCK, [/1, /2, /4 .. /128]</description>
              <bitRange>[18:16]</bitRange>
              <access>read-write</access>
            </field>
            <field>
              <name>UART3_CLK_EN</name>
              <description>UART3_CLOCK enable</description>
              <bitRange>[24:24]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__UARTSSP__UART3_CLK_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>UART3 Clock Disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>UART3 Clock Enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART4_CLK_EN</name>
              <description>UART4_CLOCK enable</description>
              <bitRange>[25:25]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__UARTSSP__UART4_CLK_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>UART4 Clock Disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>UART4 Clock Enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SSP3_CLK_EN</name>
              <description>SSP3_CLOCK enable</description>
              <bitRange>[26:26]</bitRange>
              <access>read-write</access>
              <enumeratedValues>
                <headerEnumName>MDR_RST__UARTSSP__SSP3_CLK_</headerEnumName>
                <enumeratedValue>
                  <name>Off</name>
                  <description>SSP3 Clock Disabled</description>
                  <value>0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>On</name>
                  <description>SSP3 Clock Enabled</description>
                  <value>1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <!-- UART_SSP_CLOCK fields end-->
          <!--/fields>
        </register-->


        <!-- Registers end-->
      </registers>
      <!-- peripheral end-->
    </peripheral>
    <!-- peripherals end-->
  </peripherals>

</device>  