/*
 * Copyright (C) 2020 UNISOC Technologies Co., Ltd.
 *
 * This file is dual-licensed: you can use it either under the terms
 * of the GPL or the X11 license, at your option. Note that this dual
 * licensing only applies to this file, and not this project as a
 * whole.
 *
 ********************************************************************
 * Auto generated c code from ASIC Documentation, PLEASE DONOT EDIT *
 ********************************************************************
 */

#ifndef __DT_BINDINGS_UNISOC_UMP9620_REGS_H
#define __DT_BINDINGS_UNISOC_UMP9620_REGS_H

#define REG_ANA_CHIP_ID_LOW                                 0x0000
#define REG_ANA_CHIP_ID_HIGH                                0x0004
#define REG_ANA_MODULE_EN0                                  0x0008
#define REG_ANA_ARM_CLK_EN0                                 0x000C
#define REG_ANA_RTC_CLK_EN0                                 0x0010
#define REG_ANA_SOFT_RST0                                   0x0014
#define REG_ANA_SOFT_RST1                                   0x0018
#define REG_ANA_POWER_PD_SW                                 0x001C
#define REG_ANA_POWER_PD_HW                                 0x0020
#define REG_ANA_SOFT_RST_HW                                 0x0024
#define REG_ANA_AUXAD_VSS_CTRL                              0x0028
#define REG_ANA_ADI_ACK_BIT_OPT_CTRL                        0x002C
#define REG_ANA_RESERVED_REG1                               0x0030
#define REG_ANA_RESERVED_REG2                               0x0034
#define REG_ANA_DCDC_CPU2_REG0                              0x0038
#define REG_ANA_DCDC_CPU2_REG1                              0x003C
#define REG_ANA_DCDC_CPU2_REG2                              0x0040
#define REG_ANA_DCDC_CPU2_VOL                               0x0044
#define REG_ANA_DCDC_GPU_REG0                               0x0048
#define REG_ANA_DCDC_GPU_REG1                               0x004C
#define REG_ANA_DCDC_GPU_REG2                               0x0050
#define REG_ANA_DCDC_GPU_VOL                                0x0054
#define REG_ANA_DCDC_CORE_REG0                              0x0058
#define REG_ANA_DCDC_CORE_REG1                              0x005C
#define REG_ANA_DCDC_CORE_REG2                              0x0060
#define REG_ANA_DCDC_CORE_VOL                               0x0064
#define REG_ANA_DCDC_PUB_REG0                               0x0068
#define REG_ANA_DCDC_PUB_REG1                               0x006C
#define REG_ANA_DCDC_PUB_REG2                               0x0070
#define REG_ANA_DCDC_PUB_VOL                                0x0074
#define REG_ANA_DCDC_MEM_REG0                               0x0078
#define REG_ANA_DCDC_MEM_REG1                               0x007C
#define REG_ANA_DCDC_MEM_REG2                               0x0080
#define REG_ANA_DCDC_MEM_VOL                                0x0084
#define REG_ANA_DCDC_MEMQ_REG0                              0x0088
#define REG_ANA_DCDC_MEMQ_REG1                              0x008C
#define REG_ANA_DCDC_MEMQ_REG2                              0x0090
#define REG_ANA_DCDC_MEMQ_VOL                               0x0094
#define REG_ANA_DCDC_GEN0_REG0                              0x0098
#define REG_ANA_DCDC_GEN0_REG1                              0x009C
#define REG_ANA_DCDC_GEN0_REG2                              0x00A0
#define REG_ANA_DCDC_GEN0_VOL                               0x00A4
#define REG_ANA_DCDC_GEN1_REG0                              0x00A8
#define REG_ANA_DCDC_GEN1_REG1                              0x00AC
#define REG_ANA_DCDC_GEN1_REG2                              0x00B0
#define REG_ANA_DCDC_GEN1_VOL                               0x00B4
#define REG_ANA_DCDC_WPA_REG0                               0x00B8
#define REG_ANA_DCDC_WPA_REG1                               0x00BC
#define REG_ANA_DCDC_WPA_REG2                               0x00C0
#define REG_ANA_DCDC_WPA_REG3                               0x00C4
#define REG_ANA_DCDC_WPA_VOL                                0x00C8
#define REG_ANA_DCDC_WPA_DCMB                               0x00CC
#define REG_ANA_DCDC_SRAM0_REG0                             0x00D0
#define REG_ANA_DCDC_SRAM0_REG1                             0x00D4
#define REG_ANA_DCDC_SRAM0_REG2                             0x00D8
#define REG_ANA_DCDC_SRAM0_VOL                              0x00DC
#define REG_ANA_RESERVED_REG43                              0x00E0
#define REG_ANA_DCDC_CH_CTRL                                0x00E4
#define REG_ANA_DCDC_CTRL                                   0x00E8
#define REG_ANA_DCDC_CLK_CTRL                               0x00EC
#define REG_ANA_RESERVED_REG3                               0x00F0
#define REG_ANA_RESERVED_REG4                               0x00F4
#define REG_ANA_RESERVED_REG6                               0x00F8
#define REG_ANA_RESERVED_REG7                               0x00FC
#define REG_ANA_RESERVED_REG5                               0x0100
#define REG_ANA_LDO_AVDD18_REG1                             0x0104
#define REG_ANA_LDO_AVDD18_REG2                             0x0108
#define REG_ANA_LDO_VDDRF1V8_REG0                           0x010C
#define REG_ANA_LDO_VDDRF1V8_REG1                           0x0110
#define REG_ANA_LDO_VDDRF1V8_REG2                           0x0114
#define REG_ANA_LDO_VDDCAMIO_REG0                           0x0118
#define REG_ANA_LDO_VDDWCN_REG0                             0x011C
#define REG_ANA_LDO_VDDWCN_REG1                             0x0120
#define REG_ANA_LDO_VDDWCN_REG2                             0x0124
#define REG_ANA_LDO_VDDCAMD1_REG0                           0x0128
#define REG_ANA_LDO_VDDCAMD1_REG1                           0x012C
#define REG_ANA_LDO_VDDCAMD1_REG2                           0x0130
#define REG_ANA_LDO_VDDCAMD0_REG0                           0x0134
#define REG_ANA_LDO_VDDCAMD0_REG1                           0x0138
#define REG_ANA_LDO_VDDCAMD0_REG2                           0x013C
#define REG_ANA_LDO_VDDCAMMOT1_REG0                         0x0140
#define REG_ANA_LDO_VDDCAMMOT1_REG1                         0x0144
#define REG_ANA_LDO_VDDCAMMOT1_REG2                         0x0148
#define REG_ANA_LDO_AVDD12_REG0                             0x014C
#define REG_ANA_LDO_AVDD12_REG1                             0x0150
#define REG_ANA_LDO_AVDD12_REG2                             0x0154
#define REG_ANA_LDO_VDDCAMA0_REG0                           0x0158
#define REG_ANA_LDO_VDDCAMA0_REG1                           0x015C
#define REG_ANA_LDO_VDDCAMA0_REG2                           0x0160
#define REG_ANA_LDO_VDDCAMA1_REG0                           0x0164
#define REG_ANA_LDO_VDDCAMA1_REG1                           0x0168
#define REG_ANA_LDO_VDDCAMA1_REG2                           0x016C
#define REG_ANA_LDO_VDDCAMMOT0_REG0                         0x0170
#define REG_ANA_LDO_VDDCAMMOT0_REG1                         0x0174
#define REG_ANA_LDO_VDDCAMMOT0_REG2                         0x0178
#define REG_ANA_LDO_VDDSIM0_REG0                            0x017C
#define REG_ANA_LDO_VDDSIM0_REG1                            0x0180
#define REG_ANA_LDO_VDDSIM0_REG2                            0x0184
#define REG_ANA_LDO_VDDSIM1_REG0                            0x0188
#define REG_ANA_LDO_VDDSIM1_REG1                            0x018C
#define REG_ANA_LDO_VDDSIM1_REG2                            0x0190
#define REG_ANA_LDO_VDDSIM2_REG0                            0x0194
#define REG_ANA_LDO_VDDSIM2_REG1                            0x0198
#define REG_ANA_LDO_VDDSIM2_REG2                            0x019C
#define REG_ANA_LDO_VDDEMMCCORE_REG0                        0x01A0
#define REG_ANA_LDO_VDDEMMCCORE_REG1                        0x01A4
#define REG_ANA_LDO_VDDEMMCCORE_REG2                        0x01A8
#define REG_ANA_LDO_VDDSDCORE_REG0                          0x01AC
#define REG_ANA_LDO_VDDSDCORE_REG1                          0x01B0
#define REG_ANA_LDO_VDDSDCORE_REG2                          0x01B4
#define REG_ANA_LDO_VDDSDIO_REG0                            0x01B8
#define REG_ANA_LDO_VDDSDIO_REG1                            0x01BC
#define REG_ANA_LDO_VDDSDIO_REG2                            0x01C0
#define REG_ANA_LDO_VDD28_REG0                              0x01C4
#define REG_ANA_LDO_VDD28_REG1                              0x01C8
#define REG_ANA_LDO_VDD28_REG2                              0x01CC
#define REG_ANA_LDO_VDDWIFIPA_REG0                          0x01D0
#define REG_ANA_LDO_VDDWIFIPA_REG1                          0x01D4
#define REG_ANA_LDO_VDDWIFIPA_REG2                          0x01D8
#define REG_ANA_RESERVED_REG9                               0x01DC
#define REG_ANA_LDO_VDD18_DCXO_REG1                         0x01E0
#define REG_ANA_LDO_VDD18_DCXO_REG2                         0x01E4
#define REG_ANA_LDO_VDDUSB33_REG0                           0x01E8
#define REG_ANA_LDO_VDDUSB33_REG1                           0x01EC
#define REG_ANA_LDO_VDDUSB33_REG2                           0x01F0
#define REG_ANA_LDO_VDDLDO0_REG0                            0x01F4
#define REG_ANA_LDO_VDDLDO0_REG1                            0x01F8
#define REG_ANA_LDO_VDDLDO0_REG2                            0x01FC
#define REG_ANA_LDO_VDDLDO1_REG0                            0x0200
#define REG_ANA_LDO_VDDLDO1_REG1                            0x0204
#define REG_ANA_LDO_VDDLDO1_REG2                            0x0208
#define REG_ANA_LDO_VDDLDO2_REG0                            0x020C
#define REG_ANA_LDO_VDDLDO2_REG1                            0x0210
#define REG_ANA_LDO_VDDLDO2_REG2                            0x0214
#define REG_ANA_LDO_RTC_CTRL                                0x0228
#define REG_ANA_LDO_CH_CTRL                                 0x022C
#define REG_ANA_RESERVED_REG12                              0x0230
#define REG_ANA_RESERVED_REG13                              0x0234
#define REG_ANA_RESERVED_REG14                              0x0238
#define REG_ANA_RESERVED_REG15                              0x023C
#define REG_ANA_RESERVED_REG16                              0x0240
#define REG_ANA_RESERVED_REG17                              0x0244
#define REG_ANA_SLP_CTRL                                    0x0248
#define REG_ANA_SLP_DCDC_PD_CTRL                            0x024C
#define REG_ANA_SLP_LDO_PD_CTRL0                            0x0250
#define REG_ANA_SLP_LDO_PD_CTRL1                            0x0254
#define REG_ANA_SLP_DCDC_LP_CTRL                            0x0258
#define REG_ANA_SLP_LDO_LP_CTRL0                            0x025C
#define REG_ANA_SLP_LDO_LP_CTRL1                            0x0260
#define REG_ANA_DCDC_CORE_SLP_CTRL0                         0x0264
#define REG_ANA_DCDC_CORE_SLP_CTRL1                         0x0268
#define REG_ANA_DCDC_GPU_SLP_CTRL0                          0x026C
#define REG_ANA_DCDC_GPU_SLP_CTRL1                          0x0270
#define REG_ANA_RESERVED_REG18                              0x0274
#define REG_ANA_RESERVED_REG19                              0x0278
#define REG_ANA_DCDC_PUB_SLP_CTRL0                          0x027C
#define REG_ANA_DCDC_PUB_SLP_CTRL1                          0x0280
#define REG_ANA_DCDC_SRAM0_SLP_CTRL0                        0x0284
#define REG_ANA_DCDC_SRAM0_SLP_CTRL1                        0x0288
#define REG_ANA_DCDC_XTL_EN                                 0x028C
#define REG_ANA_DCDC_XTL_EN0                                0x0290
#define REG_ANA_DCDC_XTL_EN1                                0x0294
#define REG_ANA_DCDC_XTL_EN2                                0x0298
#define REG_ANA_DCDC_XTL_EN3                                0x029C
#define REG_ANA_LDO_XTL_EN0                                 0x02A0
#define REG_ANA_LDO_XTL_EN1                                 0x02A4
#define REG_ANA_LDO_XTL_EN2                                 0x02A8
#define REG_ANA_LDO_XTL_EN3                                 0x02AC
#define REG_ANA_LDO_XTL_EN4                                 0x02B0
#define REG_ANA_LDO_XTL_EN5                                 0x02B4
#define REG_ANA_LDO_XTL_EN6                                 0x02B8
#define REG_ANA_LDO_XTL_EN7                                 0x02BC
#define REG_ANA_LDO_XTL_EN8                                 0x02C0
#define REG_ANA_LDO_XTL_EN9                                 0x02C4
#define REG_ANA_LDO_XTL_EN10                                0x02C8
#define REG_ANA_LDO_XTL_EN11                                0x02CC
#define REG_ANA_LDO_XTL_EN12                                0x02D0
#define REG_ANA_LDO_XTL_EN16                                0x02D4
#define REG_ANA_PWR_ON_CTRL                                 0x02D8
#define REG_ANA_UVLO_CTRL                                   0x02DC
#define REG_ANA_EMM_AUTO_PD_SEL                             0x02E0
#define REG_ANA_RESERVED_REG21                              0x02E4
#define REG_ANA_RESERVED_REG22                              0x02E8
#define REG_ANA_STEP_CLK_CTRL                               0x02EC
#define REG_ANA_TSX_CTRL1                                   0x02F0
#define REG_ANA_TSX_CTRL2                                   0x02F4
#define REG_ANA_TSX_CTRL3                                   0x02F8
#define REG_ANA_TSX_CTRL4                                   0x02FC
#define REG_ANA_DCXO_XTL_EN                                 0x0300
#define REG_ANA_DCDC_XTL_EN5                                0x0304
#define REG_ANA_DCDC_XTL_EN6                                0x0308
#define REG_ANA_DCDC_XTL_EN7                                0x030C
#define REG_ANA_XTL_WAKEUP_MODE_CTRL                        0x0310
#define REG_ANA_EXT_XTL_TX_CFG                              0x0314
#define REG_ANA_RESERVED_REG23                              0x0318
#define REG_ANA_RESERVED_REG10                              0x031C
#define REG_ANA_DCDC_POWER_ON_STEP_SEL_CTRL                 0x0320
#define REG_ANA_SLP_PD_CTRL0                                0x0324
#define REG_ANA_SLP_PD_CTRL1                                0x0328
#define REG_ANA_SLP_PD_CTRL2                                0x032C
#define REG_ANA_WAKEUP_CTRL0                                0x0330
#define REG_ANA_WAKEUP_CTRL1                                0x0334
#define REG_ANA_WAKEUP_CTRL2                                0x0338
#define REG_ANA_LP_EN_CTRL0                                 0x033C
#define REG_ANA_LP_EN_CTRL1                                 0x0340
#define REG_ANA_LP_EN_CTRL2                                 0x0344
#define REG_ANA_DCXO_26M_REF_OUT_WAKEUP                     0x0348
#define REG_ANA_RESERVED_REG_CORE                           0x034C
#define REG_ANA_RESERVED_REG_RTC                            0x0350
#define REG_ANA_BG_CTRL                                     0x0354
#define REG_ANA_DCDC_VLG_SEL0                               0x0358
#define REG_ANA_DCDC_VLG_SEL1                               0x035C
#define REG_ANA_LDO_VLG_SEL0                                0x0360
#define REG_ANA_LDO_VLG_SEL1                                0x0364
#define REG_ANA_CLK32KSEL_CTRL0                             0x0368
#define REG_ANA_CLK32KSEL_CTRL1                             0x036C
#define REG_ANA_LDO_VLG_SEL2                                0x0370
#define REG_ANA_RESERVED_REG33                              0x0374
#define REG_ANA_XTL_WAIT_CTRL0                              0x0378
#define REG_ANA_CLK_26M_SEL                                 0x037C
#define REG_ANA_RGB_CTRL0                                   0x0380
#define REG_ANA_IB_CTRL                                     0x0384
#define REG_ANA_KPLED_CTRL0                                 0x0388
#define REG_ANA_KPLED_CTRL1                                 0x038C
#define REG_ANA_VIBR_CTRL0                                  0x0390
#define REG_ANA_AUDIO_CTRL0                                 0x0394
#define REG_ANA_CHGR_CTRL                                   0x0398
#define REG_ANA_CHGR_STATUS                                 0x039C
#define REG_ANA_CHGR_DET_FGU_CTRL                           0x03A0
#define REG_ANA_OVLO_CTRL                                   0x03A4
#define REG_ANA_MIXED_CTRL                                  0x03A8
#define REG_ANA_POR_RST_MONITOR                             0x03AC
#define REG_ANA_WDG_RST_MONITOR                             0x03B0
#define REG_ANA_RESERVED_REG36                              0x03B4
#define REG_ANA_POR_SRC_FLAG                                0x03B8
#define REG_ANA_POR_OFF_FLAG                                0x03BC
#define REG_ANA_POR_7S_CTRL                                 0x03C0
#define REG_ANA_HWRST_RTC                                   0x03C4
#define REG_ANA_ARCH_EN                                     0x03C8
#define REG_ANA_MCU_WR_PROT_VALUE                           0x03CC
#define REG_ANA_PWR_WR_PROT_VALUE                           0x03D0
#define REG_ANA_DCDC_WR_PROT_VALUE                          0x03D4
#define REG_ANA_POR_WR_PROT_VALUE                           0x03D8
#define REG_ANA_SMPL_CTRL0                                  0x03DC
#define REG_ANA_SMPL_CTRL1                                  0x03E0
#define REG_ANA_RTC_RST0                                    0x03E4
#define REG_ANA_RTC_RST1                                    0x03E8
#define REG_ANA_RTC_RST2                                    0x03EC
#define REG_ANA_RTC_CLK_STOP                                0x03F0
#define REG_ANA_VBAT_DROP_CNT                               0x03F4
#define REG_ANA_SWRST_CTRL0                                 0x03F8
#define REG_ANA_HW_RST_CTRL                                 0x03FC
#define REG_ANA_SWRST_CTRL1                                 0x0400
#define REG_ANA_OTP_CTRL                                    0x0404
#define REG_ANA_FREE_TIMER_LOW                              0x0408
#define REG_ANA_FREE_TIMER_HIGH                             0x040C
#define REG_ANA_LOW_PWR_CLK32K_CTRL                         0x0410
#define REG_ANA_VOL_TUNE_CTRL_CORE                          0x0414
#define REG_ANA_VOL_TUNE_CTRL_CPU2                          0x0418
#define REG_ANA_VOL_TUNE_CTRL_GPU                           0x041C
#define REG_ANA_VOL_TUNE_CTRL_PUB                           0x0420
#define REG_ANA_DCDC_DVFS_EN                                0x0424
#define REG_ANA_RESERVED_REG42                              0x0428
#define REG_ANA_RESERVED_REG38                              0x042C
#define REG_ANA_RESERVED_REG39                              0x0430
#define REG_ANA_RESERVED_REG40                              0x0434
#define REG_ANA_BC1P2_CTRL_REG1                             0x0438
#define REG_ANA_BC1P2_CTRL_REG2                             0x043C
#define REG_ANA_DCDC_CPU1_REG0                              0x0440
#define REG_ANA_DCDC_CPU1_REG1                              0x0444
#define REG_ANA_DCDC_CPU1_REG2                              0x0448
#define REG_ANA_DCDC_CPU1_VOL                               0x044C
#define REG_ANA_RESERVED_REG8                               0x0450
#define REG_ANA_DCDC_VLG_SEL2                               0x0454
#define REG_ANA_XTL_WAIT_CTRL1                              0x0458
#define REG_ANA_LDO_VDDCAMA2_REG0                           0x0460
#define REG_ANA_LDO_VDDCAMA2_REG1                           0x0464
#define REG_ANA_RESERVED_REG24                              0x0468
#define REG_ANA_LDO_XTL_EN13                                0x046C
#define REG_ANA_LDO_XTL_EN14                                0x0470
#define REG_ANA_LDO_VLG_SEL3                                0x0474
#define REG_ANA_SLP_LDO_PD_CTRL2                            0x0478
#define REG_ANA_SLP_LDO_LP_CTRL2                            0x047C
#define REG_ANA_LDO_VDDLDO3_REG0                            0x0480
#define REG_ANA_LDO_VDDLDO3_REG1                            0x0484
#define REG_ANA_RESERVED_REG25                              0x0488
#define REG_ANA_LDO_VDDCAMD2_REG0                           0x048C
#define REG_ANA_LDO_VDDCAMD2_REG1                           0x0490
#define REG_ANA_RESERVED_REG26                              0x0494
#define REG_ANA_LDO_VDDRF1V1_REG0                           0x0498
#define REG_ANA_LDO_VDDRF1V1_REG1                           0x049C
#define REG_ANA_RESERVED_REG27                              0x04A0
#define REG_ANA_LDO_VDDRF0V9_REG0                           0x04A4
#define REG_ANA_LDO_VDDRF0V9_REG1                           0x04A8
#define REG_ANA_RESERVED92                                  0x04AC
#define REG_ANA_LDO_VDDUFS1V2_REG0                          0x04B0
#define REG_ANA_LDO_VDDUFS1V2_REG1                          0x04B4
#define REG_ANA_RESERVED_REG28                              0x04B8
#define REG_ANA_LDO_XTL_EN15                                0x04BC
#define REG_ANA_CHG_IRQ_CLR                                 0x04C0
#define REG_ANA_RESERVED_REG29                              0x04C4
#define REG_ANA_VOL_TUNE_CTRL_CPU1                          0x04C8
#define REG_ANA_DCDC_CPU1_REG3                              0x04CC
#define REG_ANA_LDO_VDDLDO4_REG0                            0x04D0
#define REG_ANA_LDO_VDDLDO4_REG1                            0x04D4

#endif /* __DT_BINDINGS_UNISOC_UMP9620_REGS_H */
