{'addr': {'DefVars': [None, 'q'],
          'Lines': ['14:C', '17:D'],
          'Sensitivities': [['we', 'addr'],
                            <pyverilog.vparser.ast.Assign object at 0x7f37af0fd6d0>]},
 'data': {'DefVars': ['ram'],
          'Lines': ['15:D'],
          'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f37af0f2550>]},
 'ram': {'DefVars': ['q'],
         'Lines': ['17:D'],
         'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7f37af0fd6d0>]},
 'we': {'DefVars': [None],
        'Lines': ['14:C'],
        'Sensitivities': [['we', 'addr']]}}
