{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706063331713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706063331721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 23 18:28:51 2024 " "Processing started: Tue Jan 23 18:28:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706063331721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706063331721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706063331721 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1706063332055 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706063332055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram32x4.v 1 1 " "Found 1 design units, including 1 entities, in source file ram32x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram32x4 " "Found entity 1: ram32x4" {  } { { "ram32x4.v" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/ram32x4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706063338982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706063338982 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 memory.sv(15) " "Verilog HDL Declaration information at memory.sv(15): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "memory.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/memory.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706063338983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 memory.sv(15) " "Verilog HDL Declaration information at memory.sv(15): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "memory.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/memory.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706063338983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 memory.sv(15) " "Verilog HDL Declaration information at memory.sv(15): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "memory.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/memory.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706063338983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 memory.sv(15) " "Verilog HDL Declaration information at memory.sv(15): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "memory.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/memory.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1706063338983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/memory.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706063338984 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_testbench " "Found entity 2: memory_testbench" {  } { { "memory.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/memory.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706063338984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706063338984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "five_bit_counter.sv 2 2 " "Found 2 design units, including 2 entities, in source file five_bit_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 five_bit_counter " "Found entity 1: five_bit_counter" {  } { { "five_bit_counter.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/five_bit_counter.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706063338985 ""} { "Info" "ISGN_ENTITY_NAME" "2 five_bit_counter_testbench " "Found entity 2: five_bit_counter_testbench" {  } { { "five_bit_counter.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/five_bit_counter.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706063338985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706063338985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_sec_clock.sv 1 1 " "Found 1 design units, including 1 entities, in source file one_sec_clock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 one_sec_clock " "Found entity 1: one_sec_clock" {  } { { "one_sec_clock.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/one_sec_clock.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706063338986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706063338986 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "display_num_on_hex.sv(34) " "Verilog HDL warning at display_num_on_hex.sv(34): extended using \"x\" or \"z\"" {  } { { "display_num_on_hex.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/display_num_on_hex.sv" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1706063338987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_num_on_hex.sv 2 2 " "Found 2 design units, including 2 entities, in source file display_num_on_hex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_num_on_hex " "Found entity 1: display_num_on_hex" {  } { { "display_num_on_hex.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/display_num_on_hex.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706063338987 ""} { "Info" "ISGN_ENTITY_NAME" "2 display_num_on_hex_testbench " "Found entity 2: display_num_on_hex_testbench" {  } { { "display_num_on_hex.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/display_num_on_hex.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706063338987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706063338987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/FIFO.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706063338988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706063338988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_Control " "Found entity 1: FIFO_Control" {  } { { "FIFO_Control.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/FIFO_Control.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706063338989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706063338989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_FIFO " "Found entity 1: DE1_SoC_FIFO" {  } { { "DE1_SoC_FIFO.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/DE1_SoC_FIFO.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706063338990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706063338990 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "frontvalue FIFO.sv(52) " "Verilog HDL Implicit Net warning at FIFO.sv(52): created implicit net for \"frontvalue\"" {  } { { "FIFO.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/FIFO.sv" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706063338991 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIFO " "Elaborating entity \"FIFO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706063339027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_Control FIFO_Control:control " "Elaborating entity \"FIFO_Control\" for hierarchy \"FIFO_Control:control\"" {  } { { "FIFO.sv" "control" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/FIFO.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706063339034 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FIFO_Control.sv(32) " "Verilog HDL assignment warning at FIFO_Control.sv(32): truncated value with size 32 to match size of target (1)" {  } { { "FIFO_Control.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/FIFO_Control.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706063339035 "|FIFO|FIFO_Control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 FIFO_Control.sv(52) " "Verilog HDL assignment warning at FIFO_Control.sv(52): truncated value with size 7 to match size of target (4)" {  } { { "FIFO_Control.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/FIFO_Control.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706063339035 "|FIFO|FIFO_Control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FIFO_Control.sv(57) " "Verilog HDL assignment warning at FIFO_Control.sv(57): truncated value with size 32 to match size of target (5)" {  } { { "FIFO_Control.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/FIFO_Control.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706063339035 "|FIFO|FIFO_Control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FIFO_Control.sv(58) " "Verilog HDL assignment warning at FIFO_Control.sv(58): truncated value with size 32 to match size of target (5)" {  } { { "FIFO_Control.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/FIFO_Control.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706063339035 "|FIFO|FIFO_Control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FIFO_Control.sv(63) " "Verilog HDL assignment warning at FIFO_Control.sv(63): truncated value with size 32 to match size of target (5)" {  } { { "FIFO_Control.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/FIFO_Control.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706063339035 "|FIFO|FIFO_Control:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 FIFO_Control.sv(64) " "Verilog HDL assignment warning at FIFO_Control.sv(64): truncated value with size 32 to match size of target (5)" {  } { { "FIFO_Control.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/FIFO_Control.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706063339035 "|FIFO|FIFO_Control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram32x4 ram32x4:memory " "Elaborating entity \"ram32x4\" for hierarchy \"ram32x4:memory\"" {  } { { "FIFO.sv" "memory" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/FIFO.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706063339040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram32x4:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram32x4:memory\|altsyncram:altsyncram_component\"" {  } { { "ram32x4.v" "altsyncram_component" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/ram32x4.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706063339070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram32x4:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram32x4:memory\|altsyncram:altsyncram_component\"" {  } { { "ram32x4.v" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/ram32x4.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706063339071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram32x4:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram32x4:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706063339071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706063339071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706063339071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706063339071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706063339071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram32x4.mif " "Parameter \"init_file\" = \"ram32x4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706063339071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706063339071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706063339071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706063339071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706063339071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706063339071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706063339071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706063339071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706063339071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706063339071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706063339071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706063339071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706063339071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706063339071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 4 " "Parameter \"width_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706063339071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1706063339071 ""}  } { { "ram32x4.v" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/ram32x4.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1706063339071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p622.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p622.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p622 " "Found entity 1: altsyncram_p622" {  } { { "db/altsyncram_p622.tdf" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/db/altsyncram_p622.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706063339103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706063339103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p622 ram32x4:memory\|altsyncram:altsyncram_component\|altsyncram_p622:auto_generated " "Elaborating entity \"altsyncram_p622\" for hierarchy \"ram32x4:memory\|altsyncram:altsyncram_component\|altsyncram_p622:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706063339103 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:memory\|altsyncram:altsyncram_component\|altsyncram_p622:auto_generated\|q_b\[0\] " "Synthesized away node \"ram32x4:memory\|altsyncram:altsyncram_component\|altsyncram_p622:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_p622.tdf" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/db/altsyncram_p622.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram32x4.v" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/ram32x4.v" 89 0 0 } } { "FIFO.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/FIFO.sv" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706063339151 "|FIFO|ram32x4:memory|altsyncram:altsyncram_component|altsyncram_p622:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:memory\|altsyncram:altsyncram_component\|altsyncram_p622:auto_generated\|q_b\[1\] " "Synthesized away node \"ram32x4:memory\|altsyncram:altsyncram_component\|altsyncram_p622:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_p622.tdf" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/db/altsyncram_p622.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram32x4.v" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/ram32x4.v" 89 0 0 } } { "FIFO.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/FIFO.sv" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706063339151 "|FIFO|ram32x4:memory|altsyncram:altsyncram_component|altsyncram_p622:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:memory\|altsyncram:altsyncram_component\|altsyncram_p622:auto_generated\|q_b\[2\] " "Synthesized away node \"ram32x4:memory\|altsyncram:altsyncram_component\|altsyncram_p622:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_p622.tdf" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/db/altsyncram_p622.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram32x4.v" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/ram32x4.v" 89 0 0 } } { "FIFO.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/FIFO.sv" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706063339151 "|FIFO|ram32x4:memory|altsyncram:altsyncram_component|altsyncram_p622:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:memory\|altsyncram:altsyncram_component\|altsyncram_p622:auto_generated\|q_b\[3\] " "Synthesized away node \"ram32x4:memory\|altsyncram:altsyncram_component\|altsyncram_p622:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_p622.tdf" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/db/altsyncram_p622.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram32x4.v" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/ram32x4.v" 89 0 0 } } { "FIFO.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/FIFO.sv" 53 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1706063339151 "|FIFO|ram32x4:memory|altsyncram:altsyncram_component|altsyncram_p622:auto_generated|ram_block1a3"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1706063339151 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1706063339151 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1706063339405 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "poppedValue\[1\] GND " "Pin \"poppedValue\[1\]\" is stuck at GND" {  } { { "FIFO.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/FIFO.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706063339423 "|FIFO|poppedValue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "poppedValue\[2\] GND " "Pin \"poppedValue\[2\]\" is stuck at GND" {  } { { "FIFO.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/FIFO.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706063339423 "|FIFO|poppedValue[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "poppedValue\[3\] GND " "Pin \"poppedValue\[3\]\" is stuck at GND" {  } { { "FIFO.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/FIFO.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706063339423 "|FIFO|poppedValue[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1706063339423 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1706063339482 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1706063339610 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706063339631 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1706063339720 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706063339720 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pushedValue\[0\] " "No output dependent on input pin \"pushedValue\[0\]\"" {  } { { "FIFO.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/FIFO.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706063339747 "|FIFO|pushedValue[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pushedValue\[1\] " "No output dependent on input pin \"pushedValue\[1\]\"" {  } { { "FIFO.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/FIFO.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706063339747 "|FIFO|pushedValue[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pushedValue\[2\] " "No output dependent on input pin \"pushedValue\[2\]\"" {  } { { "FIFO.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/FIFO.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706063339747 "|FIFO|pushedValue[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pushedValue\[3\] " "No output dependent on input pin \"pushedValue\[3\]\"" {  } { { "FIFO.sv" "" { Text "C:/Users/ragha/Documents/Coding/UW/CSE_371/Lab 2 Task 2/FIFO.sv" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706063339747 "|FIFO|pushedValue[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1706063339747 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706063339747 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706063339747 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1706063339747 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706063339747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706063339756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 23 18:28:59 2024 " "Processing ended: Tue Jan 23 18:28:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706063339756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706063339756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706063339756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706063339756 ""}
