Timing Report Min Delay Analysis

SmartTime Version v11.6
Microsemi Corporation - Microsemi Libero Software Release v11.6 (Version 11.6.0.34)
Date: Fri Mar 11 14:43:01 2016


Design: sram_test
Family: ProASIC3L
Die: M1A3P1000L
Package: 484 FBGA
Temperature Range: 0 - 70 C
Voltage Range: 1.425 - 1.575 V
Speed Grade: STD
Design State: Post-Layout
Data source: Silicon verified
Min Operating Conditions: BEST - 1.575 V - 0 C
Max Operating Conditions: WORST - 1.425 V - 70 C
Using Enhanced Min Delay Analysis
Scenario for Timing Analysis: Primary


-----------------------------------------------------
SUMMARY

Clock Domain:               CLK_1MHZ_0/Core:GLA
Period (ns):                7.109
Frequency (MHz):            140.667
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               clock_div_1MHZ_100KHZ_0/clk_out:Q
Period (ns):                10.198
Frequency (MHz):            98.058
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               clock_div_1MHZ_10HZ_0/clk_out:Q
Period (ns):                9.559
Frequency (MHz):            104.613
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               memory_controller_0/next_read/U1:Q
Period (ns):                9.884
Frequency (MHz):            101.174
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               memory_controller_0/next_write/U1:Q
Period (ns):                8.316
Frequency (MHz):            120.250
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
External Hold (ns):         N/A
Min Clock-To-Out (ns):      N/A
Max Clock-To-Out (ns):      N/A

                            Input to Output
Min Delay (ns):             N/A
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain CLK_1MHZ_0/Core:GLA

SET Register to Register

Path 1
  From:                        clock_div_1MHZ_100KHZ_0/counter[9]:CLK
  To:                          clock_div_1MHZ_100KHZ_0/counter[9]:D
  Delay (ns):                  0.577
  Slack (ns):
  Arrival (ns):                0.932
  Required (ns):
  Hold (ns):                   0.000

Path 2
  From:                        clock_div_1MHZ_10HZ_0/counter[2]:CLK
  To:                          clock_div_1MHZ_10HZ_0/counter[2]:D
  Delay (ns):                  0.579
  Slack (ns):
  Arrival (ns):                0.938
  Required (ns):
  Hold (ns):                   0.000

Path 3
  From:                        clock_div_1MHZ_10HZ_0/clk_out:CLK
  To:                          clock_div_1MHZ_10HZ_0/clk_out:D
  Delay (ns):                  0.586
  Slack (ns):
  Arrival (ns):                0.946
  Required (ns):
  Hold (ns):                   0.000

Path 4
  From:                        clock_div_1MHZ_100KHZ_0/clk_out:CLK
  To:                          clock_div_1MHZ_100KHZ_0/clk_out:D
  Delay (ns):                  0.599
  Slack (ns):
  Arrival (ns):                0.961
  Required (ns):
  Hold (ns):                   0.000

Path 5
  From:                        clock_div_1MHZ_100KHZ_0/counter[4]:CLK
  To:                          clock_div_1MHZ_100KHZ_0/counter[4]:D
  Delay (ns):                  0.605
  Slack (ns):
  Arrival (ns):                0.967
  Required (ns):
  Hold (ns):                   0.000


Expanded Path 1
  From: clock_div_1MHZ_100KHZ_0/counter[9]:CLK
  To: clock_div_1MHZ_100KHZ_0/counter[9]:D
  data arrival time                              0.932
  data required time                         -   N/C
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLK_1MHZ_0/Core:GLA
               +     0.000          Clock source
  0.000                        CLK_1MHZ_0/Core:GLA (r)
               +     0.355          net: GLA
  0.355                        clock_div_1MHZ_100KHZ_0/counter[9]:CLK (r)
               +     0.196          cell: ADLIB:DFN1C0
  0.551                        clock_div_1MHZ_100KHZ_0/counter[9]:Q (r)
               +     0.142          net: clock_div_1MHZ_100KHZ_0/counter[9]
  0.693                        clock_div_1MHZ_100KHZ_0/un5_counter_I_26:C (r)
               +     0.116          cell: ADLIB:AX1C
  0.809                        clock_div_1MHZ_100KHZ_0/un5_counter_I_26:Y (r)
               +     0.123          net: clock_div_1MHZ_100KHZ_0/I_26_0
  0.932                        clock_div_1MHZ_100KHZ_0/counter[9]:D (r)
                                    
  0.932                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CLK_1MHZ_0/Core:GLA
               +     0.000          Clock source
  N/C                          CLK_1MHZ_0/Core:GLA (r)
               +     0.371          net: GLA
  N/C                          clock_div_1MHZ_100KHZ_0/counter[9]:CLK (r)
               +     0.000          Library hold time: ADLIB:DFN1C0
  N/C                          clock_div_1MHZ_100KHZ_0/counter[9]:D


END SET Register to Register

----------------------------------------------------

SET External Hold

No Path

END SET External Hold

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Removal

Path 1
  From:                        RESET_IN_L8
  To:                          clock_div_1MHZ_10HZ_0/counter[15]:CLR
  Delay (ns):                  2.104
  Slack (ns):
  Arrival (ns):                2.104
  Required (ns):
  Removal (ns):                0.000
  External Removal (ns):       -1.664

Path 2
  From:                        RESET_IN_L8
  To:                          clock_div_1MHZ_10HZ_0/counter[10]:CLR
  Delay (ns):                  2.249
  Slack (ns):
  Arrival (ns):                2.249
  Required (ns):
  Removal (ns):                0.000
  External Removal (ns):       -1.813

Path 3
  From:                        RESET_IN_L8
  To:                          clock_div_1MHZ_10HZ_0/counter[11]:CLR
  Delay (ns):                  2.388
  Slack (ns):
  Arrival (ns):                2.388
  Required (ns):
  Removal (ns):                0.000
  External Removal (ns):       -1.948

Path 4
  From:                        RESET_IN_L8
  To:                          clock_div_1MHZ_10HZ_0/counter[16]:CLR
  Delay (ns):                  2.411
  Slack (ns):
  Arrival (ns):                2.411
  Required (ns):
  Removal (ns):                0.000
  External Removal (ns):       -1.975

Path 5
  From:                        RESET_IN_L8
  To:                          clock_div_1MHZ_10HZ_0/counter[14]:CLR
  Delay (ns):                  2.461
  Slack (ns):
  Arrival (ns):                2.461
  Required (ns):
  Removal (ns):                0.000
  External Removal (ns):       -2.022


Expanded Path 1
  From: RESET_IN_L8
  To: clock_div_1MHZ_10HZ_0/counter[15]:CLR
  data arrival time                              2.104
  data required time                         -   N/C
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        RESET_IN_L8 (r)
               +     0.000          net: RESET_IN_L8
  0.000                        RESET_IN_L8_pad/U0/U0:PAD (r)
               +     0.287          cell: ADLIB:IOPAD_IN
  0.287                        RESET_IN_L8_pad/U0/U0:Y (r)
               +     0.000          net: RESET_IN_L8_pad/U0/NET1
  0.287                        RESET_IN_L8_pad/U0/U1:YIN (r)
               +     0.014          cell: ADLIB:IOIN_IB
  0.301                        RESET_IN_L8_pad/U0/U1:Y (r)
               +     0.683          net: RESET_IN_L8_c
  0.984                        reset_pulse_0/RESET:A (r)
               +     0.157          cell: ADLIB:OR2
  1.141                        reset_pulse_0/RESET:Y (r)
               +     0.963          net: reset_pulse_0_RESET
  2.104                        clock_div_1MHZ_10HZ_0/counter[15]:CLR (r)
                                    
  2.104                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CLK_1MHZ_0/Core:GLA
               +     0.000          Clock source
  N/C                          CLK_1MHZ_0/Core:GLA (r)
               +     0.440          net: GLA
  N/C                          clock_div_1MHZ_10HZ_0/counter[15]:CLK (r)
               +     0.000          Library removal time: ADLIB:DFN1C0
  N/C                          clock_div_1MHZ_10HZ_0/counter[15]:CLR


END SET External Removal

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain clock_div_1MHZ_100KHZ_0/clk_out:Q

SET Register to Register

Path 1
  From:                        geig_data_handling_0/geig_counts[10]/U1:CLK
  To:                          geig_data_handling_0/geig_counts[10]/U1:D
  Delay (ns):                  0.663
  Slack (ns):
  Arrival (ns):                3.170
  Required (ns):
  Hold (ns):                   0.000

Path 2
  From:                        geig_data_handling_0/geig_counts[13]/U1:CLK
  To:                          geig_data_handling_0/geig_counts[13]/U1:D
  Delay (ns):                  0.674
  Slack (ns):
  Arrival (ns):                3.182
  Required (ns):
  Hold (ns):                   0.000

Path 3
  From:                        geig_data_handling_0/geig_counts[6]/U1:CLK
  To:                          geig_data_handling_0/geig_counts[6]/U1:D
  Delay (ns):                  0.689
  Slack (ns):
  Arrival (ns):                3.196
  Required (ns):
  Hold (ns):                   0.000

Path 4
  From:                        geig_data_handling_0/geig_counts[4]/U1:CLK
  To:                          geig_data_handling_0/geig_counts[4]/U1:D
  Delay (ns):                  0.690
  Slack (ns):
  Arrival (ns):                3.198
  Required (ns):
  Hold (ns):                   0.000

Path 5
  From:                        geig_data_handling_0/geig_counts[7]/U1:CLK
  To:                          geig_data_handling_0/geig_counts[7]/U1:D
  Delay (ns):                  0.692
  Slack (ns):
  Arrival (ns):                3.199
  Required (ns):
  Hold (ns):                   0.000


Expanded Path 1
  From: geig_data_handling_0/geig_counts[10]/U1:CLK
  To: geig_data_handling_0/geig_counts[10]/U1:D
  data arrival time                              3.170
  data required time                         -   N/C
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        clock_div_1MHZ_100KHZ_0/clk_out:Q
               +     0.000          Clock source
  0.000                        clock_div_1MHZ_100KHZ_0/clk_out:Q (r)
               +     1.898          net: clock_div_1MHZ_100KHZ_0/clk_out_i
  1.898                        clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:A (r)
               +     0.252          cell: ADLIB:CLKINT
  2.150                        clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:Y (r)
               +     0.357          net: clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT
  2.507                        geig_data_handling_0/geig_counts[10]/U1:CLK (r)
               +     0.196          cell: ADLIB:DFN1C0
  2.703                        geig_data_handling_0/geig_counts[10]/U1:Q (r)
               +     0.152          net: geig_data_handling_0/geig_counts[10]
  2.855                        geig_data_handling_0/geig_counts[10]/U0:A (r)
               +     0.192          cell: ADLIB:MX2
  3.047                        geig_data_handling_0/geig_counts[10]/U0:Y (r)
               +     0.123          net: geig_data_handling_0/geig_counts[10]/Y
  3.170                        geig_data_handling_0/geig_counts[10]/U1:D (r)
                                    
  3.170                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out:Q
               +     0.000          Clock source
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out:Q (r)
               +     1.898          net: clock_div_1MHZ_100KHZ_0/clk_out_i
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:A (r)
               +     0.252          cell: ADLIB:CLKINT
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:Y (r)
               +     0.373          net: clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT
  N/C                          geig_data_handling_0/geig_counts[10]/U1:CLK (r)
               +     0.000          Library hold time: ADLIB:DFN1C0
  N/C                          geig_data_handling_0/geig_counts[10]/U1:D


END SET Register to Register

----------------------------------------------------

SET External Hold

No Path

END SET External Hold

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Removal

Path 1
  From:                        CLK_48MHZ
  To:                          geig_data_handling_0/geig_counts[13]/U1:CLR
  Delay (ns):                  1.712
  Slack (ns):
  Arrival (ns):                1.712
  Required (ns):
  Removal (ns):                0.000
  External Removal (ns):       1.390

Path 2
  From:                        CLK_48MHZ
  To:                          geig_data_handling_0/geig_counts[14]/U1:CLR
  Delay (ns):                  1.712
  Slack (ns):
  Arrival (ns):                1.712
  Required (ns):
  Removal (ns):                0.000
  External Removal (ns):       1.389

Path 3
  From:                        RESET_IN_L8
  To:                          geig_data_handling_0/geig_counts[13]/U1:CLR
  Delay (ns):                  1.766
  Slack (ns):
  Arrival (ns):                1.766
  Required (ns):
  Removal (ns):                0.000
  External Removal (ns):       1.336

Path 4
  From:                        RESET_IN_L8
  To:                          geig_data_handling_0/geig_counts[14]/U1:CLR
  Delay (ns):                  1.766
  Slack (ns):
  Arrival (ns):                1.766
  Required (ns):
  Removal (ns):                0.000
  External Removal (ns):       1.335

Path 5
  From:                        CLK_48MHZ
  To:                          geig_data_handling_0/geig_counts[15]/U1:CLR
  Delay (ns):                  2.058
  Slack (ns):
  Arrival (ns):                2.058
  Required (ns):
  Removal (ns):                0.000
  External Removal (ns):       1.032


Expanded Path 1
  From: CLK_48MHZ
  To: geig_data_handling_0/geig_counts[13]/U1:CLR
  data arrival time                              1.712
  data required time                         -   N/C
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLK_48MHZ (r)
               +     0.000          net: CLK_48MHZ
  0.000                        CLK_48MHZ_pad/U0/U0:PAD (r)
               +     0.291          cell: ADLIB:IOPAD_IN
  0.291                        CLK_48MHZ_pad/U0/U0:Y (r)
               +     0.000          net: CLK_48MHZ_pad/U0/NET1
  0.291                        CLK_48MHZ_pad/U0/U1:YIN (r)
               +     0.014          cell: ADLIB:IOIN_IB
  0.305                        CLK_48MHZ_pad/U0/U1:Y (r)
               +     1.036          net: CLK_48MHZ_c
  1.341                        reset_pulse_0/RESET_8:B (r)
               +     0.200          cell: ADLIB:OR2
  1.541                        reset_pulse_0/RESET_8:Y (r)
               +     0.171          net: reset_pulse_0_RESET_8
  1.712                        geig_data_handling_0/geig_counts[13]/U1:CLR (r)
                                    
  1.712                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out:Q
               +     0.000          Clock source
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out:Q (r)
               +     2.354          net: clock_div_1MHZ_100KHZ_0/clk_out_i
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:A (r)
               +     0.313          cell: ADLIB:CLKINT
  N/C                          clock_div_1MHZ_100KHZ_0/clk_out_RNIOQD8:Y (r)
               +     0.435          net: clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT
  N/C                          geig_data_handling_0/geig_counts[13]/U1:CLK (r)
               +     0.000          Library removal time: ADLIB:DFN1C0
  N/C                          geig_data_handling_0/geig_counts[13]/U1:CLR


END SET External Removal

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain clock_div_1MHZ_10HZ_0/clk_out:Q

SET Register to Register

Path 1
  From:                        timestamp_0/TIMESTAMP[6]:CLK
  To:                          sram_test_sim_0/mag_data[39]:D
  Delay (ns):                  0.376
  Slack (ns):
  Arrival (ns):                1.439
  Required (ns):
  Hold (ns):                   0.000

Path 2
  From:                        timestamp_0/TIMESTAMP[14]:CLK
  To:                          sram_test_sim_0/mag_data[47]:D
  Delay (ns):                  0.405
  Slack (ns):
  Arrival (ns):                1.464
  Required (ns):
  Hold (ns):                   0.000

Path 3
  From:                        timestamp_0/TIMESTAMP[22]:CLK
  To:                          timestamp_0/TIMESTAMP[22]:D
  Delay (ns):                  0.553
  Slack (ns):
  Arrival (ns):                1.612
  Required (ns):
  Hold (ns):                   0.000

Path 4
  From:                        timestamp_0/TIMESTAMP[23]:CLK
  To:                          timestamp_0/TIMESTAMP[23]:D
  Delay (ns):                  0.556
  Slack (ns):
  Arrival (ns):                1.620
  Required (ns):
  Hold (ns):                   0.000

Path 5
  From:                        timestamp_0/TIMESTAMP[5]:CLK
  To:                          sram_test_sim_0/mag_data[38]:D
  Delay (ns):                  0.549
  Slack (ns):
  Arrival (ns):                1.613
  Required (ns):
  Hold (ns):                   0.000


Expanded Path 1
  From: timestamp_0/TIMESTAMP[6]:CLK
  To: sram_test_sim_0/mag_data[39]:D
  data arrival time                              1.439
  data required time                         -   N/C
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        clock_div_1MHZ_10HZ_0/clk_out:Q
               +     0.000          Clock source
  0.000                        clock_div_1MHZ_10HZ_0/clk_out:Q (r)
               +     0.442          net: clock_div_1MHZ_10HZ_0/clk_out_i
  0.442                        clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7:A (r)
               +     0.252          cell: ADLIB:CLKINT
  0.694                        clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7:Y (r)
               +     0.369          net: clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT
  1.063                        timestamp_0/TIMESTAMP[6]:CLK (r)
               +     0.196          cell: ADLIB:DFN1C0
  1.259                        timestamp_0/TIMESTAMP[6]:Q (r)
               +     0.180          net: timestamp_0_TIMESTAMP[6]
  1.439                        sram_test_sim_0/mag_data[39]:D (r)
                                    
  1.439                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          clock_div_1MHZ_10HZ_0/clk_out:Q
               +     0.000          Clock source
  N/C                          clock_div_1MHZ_10HZ_0/clk_out:Q (r)
               +     0.442          net: clock_div_1MHZ_10HZ_0/clk_out_i
  N/C                          clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7:A (r)
               +     0.252          cell: ADLIB:CLKINT
  N/C                          clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7:Y (r)
               +     0.390          net: clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT
  N/C                          sram_test_sim_0/mag_data[39]:CLK (r)
               +     0.000          Library hold time: ADLIB:DFN1C0
  N/C                          sram_test_sim_0/mag_data[39]:D


END SET Register to Register

----------------------------------------------------

SET External Hold

No Path

END SET External Hold

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Removal

Path 1
  From:                        RESET_IN_L8
  To:                          geig_data_handling_0/G_DATA_STACK_1[39]/U1:CLR
  Delay (ns):                  1.737
  Slack (ns):
  Arrival (ns):                1.737
  Required (ns):
  Removal (ns):                0.000
  External Removal (ns):       -0.446

Path 2
  From:                        RESET_IN_L8
  To:                          geig_data_handling_0/G_DATA_STACK_1[46]/U1:CLR
  Delay (ns):                  1.737
  Slack (ns):
  Arrival (ns):                1.737
  Required (ns):
  Removal (ns):                0.000
  External Removal (ns):       -0.446

Path 3
  From:                        CLK_48MHZ
  To:                          geig_data_handling_0/G_DATA_STACK_1[39]/U1:CLR
  Delay (ns):                  1.763
  Slack (ns):
  Arrival (ns):                1.763
  Required (ns):
  Removal (ns):                0.000
  External Removal (ns):       -0.472

Path 4
  From:                        CLK_48MHZ
  To:                          geig_data_handling_0/G_DATA_STACK_1[46]/U1:CLR
  Delay (ns):                  1.763
  Slack (ns):
  Arrival (ns):                1.763
  Required (ns):
  Removal (ns):                0.000
  External Removal (ns):       -0.472

Path 5
  From:                        RESET_IN_L8
  To:                          geig_data_handling_0/G_DATA_STACK_1[43]/U1:CLR
  Delay (ns):                  2.039
  Slack (ns):
  Arrival (ns):                2.039
  Required (ns):
  Removal (ns):                0.000
  External Removal (ns):       -0.756


Expanded Path 1
  From: RESET_IN_L8
  To: geig_data_handling_0/G_DATA_STACK_1[39]/U1:CLR
  data arrival time                              1.737
  data required time                         -   N/C
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        RESET_IN_L8 (r)
               +     0.000          net: RESET_IN_L8
  0.000                        RESET_IN_L8_pad/U0/U0:PAD (r)
               +     0.287          cell: ADLIB:IOPAD_IN
  0.287                        RESET_IN_L8_pad/U0/U0:Y (r)
               +     0.000          net: RESET_IN_L8_pad/U0/NET1
  0.287                        RESET_IN_L8_pad/U0/U1:YIN (r)
               +     0.014          cell: ADLIB:IOIN_IB
  0.301                        RESET_IN_L8_pad/U0/U1:Y (r)
               +     1.144          net: RESET_IN_L8_c
  1.445                        reset_pulse_0/RESET_1:A (r)
               +     0.157          cell: ADLIB:OR2
  1.602                        reset_pulse_0/RESET_1:Y (r)
               +     0.135          net: reset_pulse_0_RESET_1
  1.737                        geig_data_handling_0/G_DATA_STACK_1[39]/U1:CLR (r)
                                    
  1.737                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          clock_div_1MHZ_10HZ_0/clk_out:Q
               +     0.000          Clock source
  N/C                          clock_div_1MHZ_10HZ_0/clk_out:Q (r)
               +     0.548          net: clock_div_1MHZ_10HZ_0/clk_out_i
  N/C                          clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7:A (r)
               +     0.313          cell: ADLIB:CLKINT
  N/C                          clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7:Y (r)
               +     0.430          net: clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT
  N/C                          geig_data_handling_0/G_DATA_STACK_1[39]/U1:CLK (r)
               +     0.000          Library removal time: ADLIB:DFN1C0
  N/C                          geig_data_handling_0/G_DATA_STACK_1[39]/U1:CLR


END SET External Removal

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain memory_controller_0/next_read/U1:Q

SET Register to Register

Path 1
  From:                        read_address_traversal_0/chip_select:CLK
  To:                          read_address_traversal_0/chip_select:D
  Delay (ns):                  0.555
  Slack (ns):
  Arrival (ns):                1.756
  Required (ns):
  Hold (ns):                   0.000

Path 2
  From:                        read_address_traversal_0/address[17]:CLK
  To:                          read_address_traversal_0/address[17]:D
  Delay (ns):                  0.574
  Slack (ns):
  Arrival (ns):                1.773
  Required (ns):
  Hold (ns):                   0.000

Path 3
  From:                        read_address_traversal_0/address[14]:CLK
  To:                          read_address_traversal_0/address[14]:D
  Delay (ns):                  0.580
  Slack (ns):
  Arrival (ns):                1.781
  Required (ns):
  Hold (ns):                   0.000

Path 4
  From:                        read_address_traversal_0/address[0]:CLK
  To:                          read_address_traversal_0/address[0]:D
  Delay (ns):                  0.587
  Slack (ns):
  Arrival (ns):                1.792
  Required (ns):
  Hold (ns):                   0.000

Path 5
  From:                        read_address_traversal_0/address[11]:CLK
  To:                          read_address_traversal_0/address[11]:D
  Delay (ns):                  0.609
  Slack (ns):
  Arrival (ns):                1.809
  Required (ns):
  Hold (ns):                   0.000


Expanded Path 1
  From: read_address_traversal_0/chip_select:CLK
  To: read_address_traversal_0/chip_select:D
  data arrival time                              1.756
  data required time                         -   N/C
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        memory_controller_0/next_read/U1:Q
               +     0.000          Clock source
  0.000                        memory_controller_0/next_read/U1:Q (r)
               +     0.604          net: memory_controller_0/next_read_i
  0.604                        memory_controller_0/next_read_RNIJTK4:A (r)
               +     0.243          cell: ADLIB:CLKINT
  0.847                        memory_controller_0/next_read_RNIJTK4:Y (r)
               +     0.354          net: memory_controller_0_NEXT_READ
  1.201                        read_address_traversal_0/chip_select:CLK (r)
               +     0.196          cell: ADLIB:DFN1C0
  1.397                        read_address_traversal_0/chip_select:Q (r)
               +     0.119          net: read_address_traversal_0_R_CHIP_SELECT
  1.516                        read_address_traversal_0/chip_select_RNO:C (r)
               +     0.116          cell: ADLIB:AX1
  1.632                        read_address_traversal_0/chip_select_RNO:Y (r)
               +     0.124          net: read_address_traversal_0/chip_select_RNO
  1.756                        read_address_traversal_0/chip_select:D (r)
                                    
  1.756                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          memory_controller_0/next_read/U1:Q
               +     0.000          Clock source
  N/C                          memory_controller_0/next_read/U1:Q (r)
               +     0.604          net: memory_controller_0/next_read_i
  N/C                          memory_controller_0/next_read_RNIJTK4:A (r)
               +     0.243          cell: ADLIB:CLKINT
  N/C                          memory_controller_0/next_read_RNIJTK4:Y (r)
               +     0.370          net: memory_controller_0_NEXT_READ
  N/C                          read_address_traversal_0/chip_select:CLK (r)
               +     0.000          Library hold time: ADLIB:DFN1C0
  N/C                          read_address_traversal_0/chip_select:D


END SET Register to Register

----------------------------------------------------

SET External Hold

No Path

END SET External Hold

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Removal

Path 1
  From:                        CLK_48MHZ
  To:                          read_address_traversal_0/address[16]/U1:CLR
  Delay (ns):                  3.448
  Slack (ns):
  Arrival (ns):                3.448
  Required (ns):
  Removal (ns):                0.000
  External Removal (ns):       -1.969

Path 2
  From:                        RESET_IN_L8
  To:                          read_address_traversal_0/address[17]:CLR
  Delay (ns):                  3.469
  Slack (ns):
  Arrival (ns):                3.469
  Required (ns):
  Removal (ns):                0.000
  External Removal (ns):       -1.990

Path 3
  From:                        CLK_48MHZ
  To:                          read_address_traversal_0/address[17]:CLR
  Delay (ns):                  3.505
  Slack (ns):
  Arrival (ns):                3.505
  Required (ns):
  Removal (ns):                0.000
  External Removal (ns):       -2.026

Path 4
  From:                        RESET_IN_L8
  To:                          read_address_traversal_0/address[4]:CLR
  Delay (ns):                  3.546
  Slack (ns):
  Arrival (ns):                3.546
  Required (ns):
  Removal (ns):                0.000
  External Removal (ns):       -2.060

Path 5
  From:                        CLK_48MHZ
  To:                          read_address_traversal_0/address[4]:CLR
  Delay (ns):                  3.560
  Slack (ns):
  Arrival (ns):                3.560
  Required (ns):
  Removal (ns):                0.000
  External Removal (ns):       -2.074


Expanded Path 1
  From: CLK_48MHZ
  To: read_address_traversal_0/address[16]/U1:CLR
  data arrival time                              3.448
  data required time                         -   N/C
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLK_48MHZ (r)
               +     0.000          net: CLK_48MHZ
  0.000                        CLK_48MHZ_pad/U0/U0:PAD (r)
               +     0.291          cell: ADLIB:IOPAD_IN
  0.291                        CLK_48MHZ_pad/U0/U0:Y (r)
               +     0.000          net: CLK_48MHZ_pad/U0/NET1
  0.291                        CLK_48MHZ_pad/U0/U1:YIN (r)
               +     0.014          cell: ADLIB:IOIN_IB
  0.305                        CLK_48MHZ_pad/U0/U1:Y (r)
               +     1.128          net: CLK_48MHZ_c
  1.433                        CLK_48MHZ_pad_RNI8I08:A (r)
               +     0.157          cell: ADLIB:BUFF
  1.590                        CLK_48MHZ_pad_RNI8I08:Y (r)
               +     0.705          net: CLK_48MHZ_c_0
  2.295                        reset_pulse_0/RESET_13:B (r)
               +     0.200          cell: ADLIB:OR2
  2.495                        reset_pulse_0/RESET_13:Y (r)
               +     0.953          net: reset_pulse_0_RESET_13
  3.448                        read_address_traversal_0/address[16]/U1:CLR (r)
                                    
  3.448                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          memory_controller_0/next_read/U1:Q
               +     0.000          Clock source
  N/C                          memory_controller_0/next_read/U1:Q (r)
               +     0.750          net: memory_controller_0/next_read_i
  N/C                          memory_controller_0/next_read_RNIJTK4:A (r)
               +     0.301          cell: ADLIB:CLKINT
  N/C                          memory_controller_0/next_read_RNIJTK4:Y (r)
               +     0.428          net: memory_controller_0_NEXT_READ
  N/C                          read_address_traversal_0/address[16]/U1:CLK (r)
               +     0.000          Library removal time: ADLIB:DFN1C0
  N/C                          read_address_traversal_0/address[16]/U1:CLR


END SET External Removal

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain memory_controller_0/next_write/U1:Q

SET Register to Register

Path 1
  From:                        write_address_traversal_0/address[9]:CLK
  To:                          write_address_traversal_0/address[9]:D
  Delay (ns):                  0.579
  Slack (ns):
  Arrival (ns):                3.013
  Required (ns):
  Hold (ns):                   0.000

Path 2
  From:                        write_address_traversal_0/address[16]:CLK
  To:                          write_address_traversal_0/address[16]:D
  Delay (ns):                  0.582
  Slack (ns):
  Arrival (ns):                3.015
  Required (ns):
  Hold (ns):                   0.000

Path 3
  From:                        write_address_traversal_0/chip_select:CLK
  To:                          write_address_traversal_0/chip_select:D
  Delay (ns):                  0.583
  Slack (ns):
  Arrival (ns):                3.016
  Required (ns):
  Hold (ns):                   0.000

Path 4
  From:                        write_address_traversal_0/address[17]:CLK
  To:                          write_address_traversal_0/address[17]:D
  Delay (ns):                  0.585
  Slack (ns):
  Arrival (ns):                3.016
  Required (ns):
  Hold (ns):                   0.000

Path 5
  From:                        write_address_traversal_0/address[0]:CLK
  To:                          write_address_traversal_0/address[0]:D
  Delay (ns):                  0.587
  Slack (ns):
  Arrival (ns):                3.021
  Required (ns):
  Hold (ns):                   0.000


Expanded Path 1
  From: write_address_traversal_0/address[9]:CLK
  To: write_address_traversal_0/address[9]:D
  data arrival time                              3.013
  data required time                         -   N/C
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        memory_controller_0/next_write/U1:Q
               +     0.000          Clock source
  0.000                        memory_controller_0/next_write/U1:Q (r)
               +     1.831          net: memory_controller_0/next_write_i
  1.831                        memory_controller_0/next_write_RNI2G2D:A (r)
               +     0.243          cell: ADLIB:CLKINT
  2.074                        memory_controller_0/next_write_RNI2G2D:Y (r)
               +     0.360          net: memory_controller_0_NEXT_WRITE
  2.434                        write_address_traversal_0/address[9]:CLK (r)
               +     0.196          cell: ADLIB:DFN1C0
  2.630                        write_address_traversal_0/address[9]:Q (r)
               +     0.144          net: write_address_traversal_0_W_ADDRESS_OUT[9]
  2.774                        write_address_traversal_0/address_n9_0:A (r)
               +     0.116          cell: ADLIB:XOR2
  2.890                        write_address_traversal_0/address_n9_0:Y (r)
               +     0.123          net: write_address_traversal_0/address_n9
  3.013                        write_address_traversal_0/address[9]:D (r)
                                    
  3.013                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          memory_controller_0/next_write/U1:Q
               +     0.000          Clock source
  N/C                          memory_controller_0/next_write/U1:Q (r)
               +     1.831          net: memory_controller_0/next_write_i
  N/C                          memory_controller_0/next_write_RNI2G2D:A (r)
               +     0.243          cell: ADLIB:CLKINT
  N/C                          memory_controller_0/next_write_RNI2G2D:Y (r)
               +     0.377          net: memory_controller_0_NEXT_WRITE
  N/C                          write_address_traversal_0/address[9]:CLK (r)
               +     0.000          Library hold time: ADLIB:DFN1C0
  N/C                          write_address_traversal_0/address[9]:D


END SET Register to Register

----------------------------------------------------

SET External Hold

No Path

END SET External Hold

----------------------------------------------------

SET Clock to Output

No Path

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path

END SET Register to Asynchronous

----------------------------------------------------

SET External Removal

Path 1
  From:                        CLK_48MHZ
  To:                          write_address_traversal_0/address[15]/U1:CLR
  Delay (ns):                  2.252
  Slack (ns):
  Arrival (ns):                2.252
  Required (ns):
  Removal (ns):                0.000
  External Removal (ns):       0.746

Path 2
  From:                        CLK_48MHZ
  To:                          write_address_traversal_0/address[13]/U1:CLR
  Delay (ns):                  2.342
  Slack (ns):
  Arrival (ns):                2.342
  Required (ns):
  Removal (ns):                0.000
  External Removal (ns):       0.654

Path 3
  From:                        CLK_48MHZ
  To:                          write_address_traversal_0/address[14]/U1:CLR
  Delay (ns):                  2.353
  Slack (ns):
  Arrival (ns):                2.353
  Required (ns):
  Removal (ns):                0.000
  External Removal (ns):       0.645

Path 4
  From:                        CLK_48MHZ
  To:                          write_address_traversal_0/address[7]/U1:CLR
  Delay (ns):                  2.659
  Slack (ns):
  Arrival (ns):                2.659
  Required (ns):
  Removal (ns):                0.000
  External Removal (ns):       0.348

Path 5
  From:                        CLK_48MHZ
  To:                          write_address_traversal_0/address[11]/U1:CLR
  Delay (ns):                  2.677
  Slack (ns):
  Arrival (ns):                2.677
  Required (ns):
  Removal (ns):                0.000
  External Removal (ns):       0.333


Expanded Path 1
  From: CLK_48MHZ
  To: write_address_traversal_0/address[15]/U1:CLR
  data arrival time                              2.252
  data required time                         -   N/C
  slack                                          N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CLK_48MHZ (r)
               +     0.000          net: CLK_48MHZ
  0.000                        CLK_48MHZ_pad/U0/U0:PAD (r)
               +     0.291          cell: ADLIB:IOPAD_IN
  0.291                        CLK_48MHZ_pad/U0/U0:Y (r)
               +     0.000          net: CLK_48MHZ_pad/U0/NET1
  0.291                        CLK_48MHZ_pad/U0/U1:YIN (r)
               +     0.014          cell: ADLIB:IOIN_IB
  0.305                        CLK_48MHZ_pad/U0/U1:Y (r)
               +     1.130          net: CLK_48MHZ_c
  1.435                        reset_pulse_0/RESET_2:B (r)
               +     0.200          cell: ADLIB:OR2
  1.635                        reset_pulse_0/RESET_2:Y (r)
               +     0.617          net: reset_pulse_0_RESET_2
  2.252                        write_address_traversal_0/address[15]/U1:CLR (r)
                                    
  2.252                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          memory_controller_0/next_write/U1:Q
               +     0.000          Clock source
  N/C                          memory_controller_0/next_write/U1:Q (r)
               +     2.271          net: memory_controller_0/next_write_i
  N/C                          memory_controller_0/next_write_RNI2G2D:A (r)
               +     0.301          cell: ADLIB:CLKINT
  N/C                          memory_controller_0/next_write_RNI2G2D:Y (r)
               +     0.426          net: memory_controller_0_NEXT_WRITE
  N/C                          write_address_traversal_0/address[15]/U1:CLK (r)
               +     0.000          Library removal time: ADLIB:DFN1C0
  N/C                          write_address_traversal_0/address[15]/U1:CLR


END SET External Removal

----------------------------------------------------

SET Asynchronous to Register

No Path

END SET Asynchronous to Register

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path

END SET Input to Output

----------------------------------------------------

Path set User Sets

