{"Source Block": ["miaow/src/verilog/rtl/lsu/lsu.v@212:222@HdlIdDef", "      );\n\n   //flops_rd_ex\n   wire [31:0] ex_wr_data;\n   wire [2047:0] addr_calc_vector_source_b;\n   wire [127:0]  addr_calc_scalar_source_a;\n   wire [31:0] \t addr_calc_scalar_source_b;\n   wire [15:0] \t addr_calc_imm_value0;\n   wire [31:0] \t addr_calc_opcode;\n   wire [11:0] \t transit_lddst_stsrc_addr;\n   wire [3:0] \t ex_rd_en;\n"], "Clone Blocks": [["miaow/src/verilog/rtl/lsu/lsu.v@210:220", "      .out_lddst_stsrc_addr(rd_lddst_stsrc_addr),\n      .addr_incre_amt(addr_incre_amt)\n      );\n\n   //flops_rd_ex\n   wire [31:0] ex_wr_data;\n   wire [2047:0] addr_calc_vector_source_b;\n   wire [127:0]  addr_calc_scalar_source_a;\n   wire [31:0] \t addr_calc_scalar_source_b;\n   wire [15:0] \t addr_calc_imm_value0;\n   wire [31:0] \t addr_calc_opcode;\n"], ["miaow/src/verilog/rtl/lsu/lsu.v@213:223", "\n   //flops_rd_ex\n   wire [31:0] ex_wr_data;\n   wire [2047:0] addr_calc_vector_source_b;\n   wire [127:0]  addr_calc_scalar_source_a;\n   wire [31:0] \t addr_calc_scalar_source_b;\n   wire [15:0] \t addr_calc_imm_value0;\n   wire [31:0] \t addr_calc_opcode;\n   wire [11:0] \t transit_lddst_stsrc_addr;\n   wire [3:0] \t ex_rd_en;\n   wire [3:0] \t ex_wr_en;\n"], ["miaow/src/verilog/rtl/lsu/lsu.v@215:225", "   wire [31:0] ex_wr_data;\n   wire [2047:0] addr_calc_vector_source_b;\n   wire [127:0]  addr_calc_scalar_source_a;\n   wire [31:0] \t addr_calc_scalar_source_b;\n   wire [15:0] \t addr_calc_imm_value0;\n   wire [31:0] \t addr_calc_opcode;\n   wire [11:0] \t transit_lddst_stsrc_addr;\n   wire [3:0] \t ex_rd_en;\n   wire [3:0] \t ex_wr_en;\n   wire [5:0] \t ex_wfid;\n   wire [31:0] \t transit_instr_pc;\n"], ["miaow/src/verilog/rtl/lsu/lsu.v@211:221", "      .addr_incre_amt(addr_incre_amt)\n      );\n\n   //flops_rd_ex\n   wire [31:0] ex_wr_data;\n   wire [2047:0] addr_calc_vector_source_b;\n   wire [127:0]  addr_calc_scalar_source_a;\n   wire [31:0] \t addr_calc_scalar_source_b;\n   wire [15:0] \t addr_calc_imm_value0;\n   wire [31:0] \t addr_calc_opcode;\n   wire [11:0] \t transit_lddst_stsrc_addr;\n"], ["miaow/src/verilog/rtl/lsu/lsu.v@216:226", "   wire [2047:0] addr_calc_vector_source_b;\n   wire [127:0]  addr_calc_scalar_source_a;\n   wire [31:0] \t addr_calc_scalar_source_b;\n   wire [15:0] \t addr_calc_imm_value0;\n   wire [31:0] \t addr_calc_opcode;\n   wire [11:0] \t transit_lddst_stsrc_addr;\n   wire [3:0] \t ex_rd_en;\n   wire [3:0] \t ex_wr_en;\n   wire [5:0] \t ex_wfid;\n   wire [31:0] \t transit_instr_pc;\n   wire [15:0] \t addr_calc_lds_base;\n"], ["miaow/src/verilog/rtl/lsu/lsu.v@218:228", "   wire [31:0] \t addr_calc_scalar_source_b;\n   wire [15:0] \t addr_calc_imm_value0;\n   wire [31:0] \t addr_calc_opcode;\n   wire [11:0] \t transit_lddst_stsrc_addr;\n   wire [3:0] \t ex_rd_en;\n   wire [3:0] \t ex_wr_en;\n   wire [5:0] \t ex_wfid;\n   wire [31:0] \t transit_instr_pc;\n   wire [15:0] \t addr_calc_lds_base;\n   wire [63:0] \t addr_calc_exec_value;\n\n"], ["miaow/src/verilog/rtl/lsu/lsu.v@214:224", "   //flops_rd_ex\n   wire [31:0] ex_wr_data;\n   wire [2047:0] addr_calc_vector_source_b;\n   wire [127:0]  addr_calc_scalar_source_a;\n   wire [31:0] \t addr_calc_scalar_source_b;\n   wire [15:0] \t addr_calc_imm_value0;\n   wire [31:0] \t addr_calc_opcode;\n   wire [11:0] \t transit_lddst_stsrc_addr;\n   wire [3:0] \t ex_rd_en;\n   wire [3:0] \t ex_wr_en;\n   wire [5:0] \t ex_wfid;\n"]], "Diff Content": {"Delete": [[217, "   wire [127:0]  addr_calc_scalar_source_a;\n"]], "Add": []}}