
raspbian-preinstalled/arm-linux-gnueabihf-gcc-ranlib-8:     file format elf32-littlearm


Disassembly of section .init:

00010bdc <.init>:
   10bdc:	push	{r3, lr}
   10be0:	bl	13e30 <close@plt+0x2fd0>
   10be4:	pop	{r3, pc}

Disassembly of section .plt:

00010be8 <fdopen@plt-0x14>:
   10be8:	push	{lr}		; (str lr, [sp, #-4]!)
   10bec:	ldr	lr, [pc, #4]	; 10bf8 <fdopen@plt-0x4>
   10bf0:	add	lr, pc, lr
   10bf4:	ldr	pc, [lr, #8]!
   10bf8:	andeq	r6, r1, r8, lsl #8

00010bfc <fdopen@plt>:
   10bfc:	add	ip, pc, #0, 12
   10c00:	add	ip, ip, #90112	; 0x16000
   10c04:	ldr	pc, [ip, #1032]!	; 0x408

00010c08 <calloc@plt>:
   10c08:	add	ip, pc, #0, 12
   10c0c:	add	ip, ip, #90112	; 0x16000
   10c10:	ldr	pc, [ip, #1024]!	; 0x400

00010c14 <strcmp@plt>:
   10c14:	add	ip, pc, #0, 12
   10c18:	add	ip, ip, #90112	; 0x16000
   10c1c:	ldr	pc, [ip, #1016]!	; 0x3f8

00010c20 <memmove@plt>:
   10c20:	add	ip, pc, #0, 12
   10c24:	add	ip, ip, #90112	; 0x16000
   10c28:	ldr	pc, [ip, #1008]!	; 0x3f0

00010c2c <free@plt>:
   10c2c:	add	ip, pc, #0, 12
   10c30:	add	ip, ip, #90112	; 0x16000
   10c34:	ldr	pc, [ip, #1000]!	; 0x3e8

00010c38 <_exit@plt>:
   10c38:	add	ip, pc, #0, 12
   10c3c:	add	ip, ip, #90112	; 0x16000
   10c40:	ldr	pc, [ip, #992]!	; 0x3e0

00010c44 <memcpy@plt>:
   10c44:	add	ip, pc, #0, 12
   10c48:	add	ip, ip, #90112	; 0x16000
   10c4c:	ldr	pc, [ip, #984]!	; 0x3d8

00010c50 <execvp@plt>:
   10c50:	add	ip, pc, #0, 12
   10c54:	add	ip, ip, #90112	; 0x16000
   10c58:	ldr	pc, [ip, #976]!	; 0x3d0

00010c5c <sleep@plt>:
   10c5c:	add	ip, pc, #0, 12
   10c60:	add	ip, ip, #90112	; 0x16000
   10c64:	ldr	pc, [ip, #968]!	; 0x3c8

00010c68 <stpcpy@plt>:
   10c68:	add	ip, pc, #0, 12
   10c6c:	add	ip, ip, #90112	; 0x16000
   10c70:	ldr	pc, [ip, #960]!	; 0x3c0

00010c74 <strdup@plt>:
   10c74:	add	ip, pc, #0, 12
   10c78:	add	ip, ip, #90112	; 0x16000
   10c7c:	ldr	pc, [ip, #952]!	; 0x3b8

00010c80 <dup2@plt>:
   10c80:	add	ip, pc, #0, 12
   10c84:	add	ip, ip, #90112	; 0x16000
   10c88:	ldr	pc, [ip, #944]!	; 0x3b0

00010c8c <realloc@plt>:
   10c8c:	add	ip, pc, #0, 12
   10c90:	add	ip, ip, #90112	; 0x16000
   10c94:	ldr	pc, [ip, #936]!	; 0x3a8

00010c98 <strsignal@plt>:
   10c98:	add	ip, pc, #0, 12
   10c9c:	add	ip, ip, #90112	; 0x16000
   10ca0:	ldr	pc, [ip, #928]!	; 0x3a0

00010ca4 <fwrite@plt>:
   10ca4:	add	ip, pc, #0, 12
   10ca8:	add	ip, ip, #90112	; 0x16000
   10cac:	ldr	pc, [ip, #920]!	; 0x398

00010cb0 <strcat@plt>:
   10cb0:	add	ip, pc, #0, 12
   10cb4:	add	ip, ip, #90112	; 0x16000
   10cb8:	ldr	pc, [ip, #912]!	; 0x390

00010cbc <waitpid@plt>:
   10cbc:	add	ip, pc, #0, 12
   10cc0:	add	ip, ip, #90112	; 0x16000
   10cc4:	ldr	pc, [ip, #904]!	; 0x388

00010cc8 <strcpy@plt>:
   10cc8:	add	ip, pc, #0, 12
   10ccc:	add	ip, ip, #90112	; 0x16000
   10cd0:	ldr	pc, [ip, #896]!	; 0x380

00010cd4 <open64@plt>:
   10cd4:	add	ip, pc, #0, 12
   10cd8:	add	ip, ip, #90112	; 0x16000
   10cdc:	ldr	pc, [ip, #888]!	; 0x378

00010ce0 <mkstemps64@plt>:
   10ce0:	add	ip, pc, #0, 12
   10ce4:	add	ip, ip, #90112	; 0x16000
   10ce8:	ldr	pc, [ip, #880]!	; 0x370

00010cec <getenv@plt>:
   10cec:	add	ip, pc, #0, 12
   10cf0:	add	ip, ip, #90112	; 0x16000
   10cf4:	ldr	pc, [ip, #872]!	; 0x368

00010cf8 <__gnu_Unwind_Find_exidx@plt>:
   10cf8:	add	ip, pc, #0, 12
   10cfc:	add	ip, ip, #90112	; 0x16000
   10d00:	ldr	pc, [ip, #864]!	; 0x360

00010d04 <malloc@plt>:
   10d04:	add	ip, pc, #0, 12
   10d08:	add	ip, ip, #90112	; 0x16000
   10d0c:	ldr	pc, [ip, #856]!	; 0x358

00010d10 <__cxa_begin_cleanup@plt>:
   10d10:	add	ip, pc, #0, 12
   10d14:	add	ip, ip, #90112	; 0x16000
   10d18:	ldr	pc, [ip, #848]!	; 0x350

00010d1c <__libc_start_main@plt>:
   10d1c:	add	ip, pc, #0, 12
   10d20:	add	ip, ip, #90112	; 0x16000
   10d24:	ldr	pc, [ip, #840]!	; 0x348

00010d28 <strerror@plt>:
   10d28:	add	ip, pc, #0, 12
   10d2c:	add	ip, ip, #90112	; 0x16000
   10d30:	ldr	pc, [ip, #832]!	; 0x340

00010d34 <wait4@plt>:
   10d34:	add	ip, pc, #0, 12
   10d38:	add	ip, ip, #90112	; 0x16000
   10d3c:	ldr	pc, [ip, #824]!	; 0x338

00010d40 <__gmon_start__@plt>:
   10d40:	add	ip, pc, #0, 12
   10d44:	add	ip, ip, #90112	; 0x16000
   10d48:	ldr	pc, [ip, #816]!	; 0x330

00010d4c <kill@plt>:
   10d4c:	add	ip, pc, #0, 12
   10d50:	add	ip, ip, #90112	; 0x16000
   10d54:	ldr	pc, [ip, #808]!	; 0x328

00010d58 <exit@plt>:
   10d58:	add	ip, pc, #0, 12
   10d5c:	add	ip, ip, #90112	; 0x16000
   10d60:	ldr	pc, [ip, #800]!	; 0x320

00010d64 <__cxa_type_match@plt>:
   10d64:	add	ip, pc, #0, 12
   10d68:	add	ip, ip, #90112	; 0x16000
   10d6c:	ldr	pc, [ip, #792]!	; 0x318

00010d70 <strlen@plt>:
   10d70:	add	ip, pc, #0, 12
   10d74:	add	ip, ip, #90112	; 0x16000
   10d78:	ldr	pc, [ip, #784]!	; 0x310

00010d7c <fprintf@plt>:
   10d7c:	add	ip, pc, #0, 12
   10d80:	add	ip, ip, #90112	; 0x16000
   10d84:	ldr	pc, [ip, #776]!	; 0x308

00010d88 <execv@plt>:
   10d88:	add	ip, pc, #0, 12
   10d8c:	add	ip, ip, #90112	; 0x16000
   10d90:	ldr	pc, [ip, #768]!	; 0x300

00010d94 <__errno_location@plt>:
   10d94:	add	ip, pc, #0, 12
   10d98:	add	ip, ip, #90112	; 0x16000
   10d9c:	ldr	pc, [ip, #760]!	; 0x2f8

00010da0 <memset@plt>:
   10da0:	add	ip, pc, #0, 12
   10da4:	add	ip, ip, #90112	; 0x16000
   10da8:	ldr	pc, [ip, #752]!	; 0x2f0

00010dac <strncpy@plt>:
   10dac:	add	ip, pc, #0, 12
   10db0:	add	ip, ip, #90112	; 0x16000
   10db4:	ldr	pc, [ip, #744]!	; 0x2e8

00010db8 <write@plt>:
   10db8:	add	ip, pc, #0, 12
   10dbc:	add	ip, ip, #90112	; 0x16000
   10dc0:	ldr	pc, [ip, #736]!	; 0x2e0

00010dc4 <vfork@plt>:
   10dc4:	add	ip, pc, #0, 12
   10dc8:	add	ip, ip, #90112	; 0x16000
   10dcc:	ldr	pc, [ip, #728]!	; 0x2d8

00010dd0 <access@plt>:
   10dd0:	add	ip, pc, #0, 12
   10dd4:	add	ip, ip, #90112	; 0x16000
   10dd8:	ldr	pc, [ip, #720]!	; 0x2d0

00010ddc <fclose@plt>:
   10ddc:	add	ip, pc, #0, 12
   10de0:	add	ip, ip, #90112	; 0x16000
   10de4:	ldr	pc, [ip, #712]!	; 0x2c8

00010de8 <pipe@plt>:
   10de8:	add	ip, pc, #0, 12
   10dec:	add	ip, ip, #90112	; 0x16000
   10df0:	ldr	pc, [ip, #704]!	; 0x2c0

00010df4 <fcntl64@plt>:
   10df4:	add	ip, pc, #0, 12
   10df8:	add	ip, ip, #90112	; 0x16000
   10dfc:	ldr	pc, [ip, #696]!	; 0x2b8

00010e00 <sprintf@plt>:
   10e00:	add	ip, pc, #0, 12
   10e04:	add	ip, ip, #90112	; 0x16000
   10e08:	ldr	pc, [ip, #688]!	; 0x2b0

00010e0c <remove@plt>:
   10e0c:	add	ip, pc, #0, 12
   10e10:	add	ip, ip, #90112	; 0x16000
   10e14:	ldr	pc, [ip, #680]!	; 0x2a8

00010e18 <fopen64@plt>:
   10e18:	add	ip, pc, #0, 12
   10e1c:	add	ip, ip, #90112	; 0x16000
   10e20:	ldr	pc, [ip, #672]!	; 0x2a0

00010e24 <sbrk@plt>:
   10e24:	add	ip, pc, #0, 12
   10e28:	add	ip, ip, #90112	; 0x16000
   10e2c:	ldr	pc, [ip, #664]!	; 0x298

00010e30 <__xstat64@plt>:
   10e30:	add	ip, pc, #0, 12
   10e34:	add	ip, ip, #90112	; 0x16000
   10e38:	ldr	pc, [ip, #656]!	; 0x290

00010e3c <strncmp@plt>:
   10e3c:	add	ip, pc, #0, 12
   10e40:	add	ip, ip, #90112	; 0x16000
   10e44:	ldr	pc, [ip, #648]!	; 0x288

00010e48 <abort@plt>:
   10e48:	add	ip, pc, #0, 12
   10e4c:	add	ip, ip, #90112	; 0x16000
   10e50:	ldr	pc, [ip, #640]!	; 0x280

00010e54 <realpath@plt>:
   10e54:	add	ip, pc, #0, 12
   10e58:	add	ip, ip, #90112	; 0x16000
   10e5c:	ldr	pc, [ip, #632]!	; 0x278

00010e60 <close@plt>:
   10e60:	add	ip, pc, #0, 12
   10e64:	add	ip, ip, #90112	; 0x16000
   10e68:	ldr	pc, [ip, #624]!	; 0x270

Disassembly of section .text:

00010e6c <.text>:
   10e6c:	mov	r2, #0
   10e70:	b	11d24 <close@plt+0xec4>
   10e74:	mov	r2, #1
   10e78:	b	11d24 <close@plt+0xec4>
   10e7c:	push	{r1, r2, r3}
   10e80:	push	{r4, lr}
   10e84:	sub	sp, sp, #12
   10e88:	add	r3, sp, #24
   10e8c:	mov	r2, r3
   10e90:	ldr	r1, [sp, #20]
   10e94:	mov	r4, r0
   10e98:	str	r3, [sp, #4]
   10e9c:	bl	12114 <close@plt+0x12b4>
   10ea0:	mov	r0, r4
   10ea4:	add	sp, sp, #12
   10ea8:	pop	{r4, lr}
   10eac:	add	sp, sp, #12
   10eb0:	bx	lr
   10eb4:	mov	r3, #0
   10eb8:	b	14000 <close@plt+0x31a0>
   10ebc:	push	{r4, lr}
   10ec0:	mov	r0, r1
   10ec4:	mov	r4, r1
   10ec8:	mov	r2, #1
   10ecc:	mov	r1, #2
   10ed0:	bl	10df4 <fcntl64@plt>
   10ed4:	cmp	r0, #0
   10ed8:	blt	10eec <close@plt+0x8c>
   10edc:	mov	r0, r4
   10ee0:	ldr	r1, [pc, #12]	; 10ef4 <close@plt+0x94>
   10ee4:	pop	{r4, lr}
   10ee8:	b	10bfc <fdopen@plt>
   10eec:	mov	r0, #0
   10ef0:	pop	{r4, pc}
   10ef4:	andeq	r5, r1, r4, asr #30
   10ef8:	mov	r0, r1
   10efc:	ldr	r1, [pc]	; 10f04 <close@plt+0xa4>
   10f00:	b	10bfc <fdopen@plt>
   10f04:	andeq	r5, r1, r8, asr #30
   10f08:	mov	r0, r1
   10f0c:	b	10de8 <pipe@plt>
   10f10:	mov	r0, r1
   10f14:	b	10e60 <close@plt>
   10f18:	mov	r0, r1
   10f1c:	mov	r1, #0
   10f20:	b	10cd4 <open64@plt>
   10f24:	ldr	r3, [pc, #116]	; 10fa0 <close@plt+0x140>
   10f28:	push	{lr}		; (str lr, [sp, #-4]!)
   10f2c:	mov	r5, r0
   10f30:	ldr	r4, [r3]
   10f34:	sub	sp, sp, #12
   10f38:	cmp	r4, #0
   10f3c:	beq	10f50 <close@plt+0xf0>
   10f40:	mov	r0, #0
   10f44:	bl	10e24 <sbrk@plt>
   10f48:	sub	r4, r0, r4
   10f4c:	b	10f60 <close@plt+0x100>
   10f50:	mov	r0, r4
   10f54:	bl	10e24 <sbrk@plt>
   10f58:	ldr	r1, [pc, #68]	; 10fa4 <close@plt+0x144>
   10f5c:	sub	r4, r0, r1
   10f60:	ldr	r0, [pc, #64]	; 10fa8 <close@plt+0x148>
   10f64:	ldr	r2, [pc, #64]	; 10fac <close@plt+0x14c>
   10f68:	ldr	r1, [pc, #64]	; 10fb0 <close@plt+0x150>
   10f6c:	ldr	ip, [r0]
   10f70:	ldr	r3, [pc, #60]	; 10fb4 <close@plt+0x154>
   10f74:	ldr	r0, [r2]
   10f78:	ldrb	lr, [ip]
   10f7c:	mov	r2, ip
   10f80:	str	r4, [sp, #4]
   10f84:	cmp	lr, #0
   10f88:	moveq	r3, r1
   10f8c:	str	r5, [sp]
   10f90:	ldr	r1, [pc, #32]	; 10fb8 <close@plt+0x158>
   10f94:	bl	10d7c <fprintf@plt>
   10f98:	mov	r0, #1
   10f9c:	bl	1140c <close@plt+0x5ac>
   10fa0:	andeq	r7, r2, ip, lsr r1
   10fa4:	andeq	r7, r2, r8, lsl #2
   10fa8:	andeq	r7, r2, r0, lsl #2
   10fac:	andeq	r7, r2, r0, lsl r1
   10fb0:	andeq	r5, r1, r0, lsl lr
   10fb4:	andeq	r5, r1, r8, lsr pc
   10fb8:	andeq	r5, r1, ip, asr #30
   10fbc:	push	{r4, lr}
   10fc0:	mov	r4, r0
   10fc4:	bl	10d28 <strerror@plt>
   10fc8:	cmp	r0, #0
   10fcc:	popne	{r4, pc}
   10fd0:	mov	r2, r4
   10fd4:	ldr	r1, [pc, #12]	; 10fe8 <close@plt+0x188>
   10fd8:	ldr	r0, [pc, #12]	; 10fec <close@plt+0x18c>
   10fdc:	bl	10e00 <sprintf@plt>
   10fe0:	ldr	r0, [pc, #4]	; 10fec <close@plt+0x18c>
   10fe4:	pop	{r4, pc}
   10fe8:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   10fec:	andeq	r7, r2, r0, asr #2
   10ff0:	ldrb	r3, [r0]
   10ff4:	ldr	r2, [pc, #56]	; 11034 <close@plt+0x1d4>
   10ff8:	lsl	r1, r3, #1
   10ffc:	ldrh	ip, [r2, r1]
   11000:	tst	ip, #136	; 0x88
   11004:	beq	11014 <close@plt+0x1b4>
   11008:	ldrb	r2, [r0, #1]
   1100c:	cmp	r2, #58	; 0x3a
   11010:	addeq	r0, r0, #2
   11014:	mov	r3, r0
   11018:	ldrb	r1, [r3], #1
   1101c:	cmp	r1, #0
   11020:	bxeq	lr
   11024:	cmp	r1, #92	; 0x5c
   11028:	cmpne	r1, #47	; 0x2f
   1102c:	moveq	r0, r3
   11030:	b	11018 <close@plt+0x1b8>
   11034:			; <UNDEFINED> instruction: 0x000162bc
   11038:	push	{r4, r5, r6, lr}
   1103c:	subs	r5, r2, #0
   11040:	bne	110c4 <close@plt+0x264>
   11044:	ldr	r4, [r0]
   11048:	subs	r0, r4, #0
   1104c:	beq	110dc <close@plt+0x27c>
   11050:	bl	10d70 <strlen@plt>
   11054:	cmp	r0, #5
   11058:	bls	11084 <close@plt+0x224>
   1105c:	sub	r0, r0, #6
   11060:	add	r0, r4, r0
   11064:	ldr	r1, [pc, #144]	; 110fc <close@plt+0x29c>
   11068:	bl	10c14 <strcmp@plt>
   1106c:	cmp	r0, #0
   11070:	bne	11084 <close@plt+0x224>
   11074:	mov	r0, r4
   11078:	bl	14504 <close@plt+0x36a4>
   1107c:	mov	r4, r0
   11080:	b	11098 <close@plt+0x238>
   11084:	mov	r0, r4
   11088:	mov	r2, #0
   1108c:	ldr	r1, [pc, #104]	; 110fc <close@plt+0x29c>
   11090:	bl	11f58 <close@plt+0x10f8>
   11094:	mov	r4, r0
   11098:	mov	r1, #0
   1109c:	mov	r0, r4
   110a0:	bl	10ce0 <mkstemps64@plt>
   110a4:	cmp	r0, #0
   110a8:	bge	110b8 <close@plt+0x258>
   110ac:	mov	r0, r4
   110b0:	bl	10c2c <free@plt>
   110b4:	b	110f4 <close@plt+0x294>
   110b8:	bl	10e60 <close@plt>
   110bc:	mov	r5, r4
   110c0:	b	110f4 <close@plt+0x294>
   110c4:	tst	r1, #4
   110c8:	beq	110f4 <close@plt+0x294>
   110cc:	ldr	r0, [r0]
   110d0:	cmp	r0, #0
   110d4:	bne	110e4 <close@plt+0x284>
   110d8:	mov	r0, r5
   110dc:	pop	{r4, r5, r6, lr}
   110e0:	b	13a30 <close@plt+0x2bd0>
   110e4:	mov	r1, r5
   110e8:	mov	r2, #0
   110ec:	pop	{r4, r5, r6, lr}
   110f0:	b	11f58 <close@plt+0x10f8>
   110f4:	mov	r0, r5
   110f8:	pop	{r4, r5, r6, pc}
   110fc:	andeq	r6, r1, ip, lsr #1
   11100:	ldr	r3, [r0, #28]
   11104:	push	{r4, r5, r6, r7, r8, lr}
   11108:	cmp	r3, #0
   1110c:	bne	1112c <close@plt+0x2cc>
   11110:	mov	r4, r0
   11114:	ldr	r0, [r0, #12]
   11118:	cmp	r0, #0
   1111c:	bgt	1112c <close@plt+0x2cc>
   11120:	ldr	r5, [r4, #16]
   11124:	cmp	r5, #0
   11128:	beq	11140 <close@plt+0x2e0>
   1112c:	bl	10d94 <__errno_location@plt>
   11130:	mov	r1, #22
   11134:	mov	r5, #0
   11138:	str	r1, [r0]
   1113c:	b	11198 <close@plt+0x338>
   11140:	add	r0, r4, #8
   11144:	mov	r5, r1
   11148:	mov	r7, r2
   1114c:	bl	11038 <close@plt+0x1d8>
   11150:	subs	r6, r0, #0
   11154:	moveq	r5, r6
   11158:	beq	11198 <close@plt+0x338>
   1115c:	ldr	r2, [pc, #60]	; 111a0 <close@plt+0x340>
   11160:	tst	r5, #32
   11164:	ldr	r1, [pc, #56]	; 111a4 <close@plt+0x344>
   11168:	moveq	r1, r2
   1116c:	bl	10e18 <fopen64@plt>
   11170:	subs	r5, r0, #0
   11174:	bne	11184 <close@plt+0x324>
   11178:	mov	r0, r6
   1117c:	bl	10c2c <free@plt>
   11180:	b	11198 <close@plt+0x338>
   11184:	subs	r7, r7, r6
   11188:	movne	r7, #1
   1118c:	str	r7, [r4, #20]
   11190:	str	r5, [r4, #48]	; 0x30
   11194:	str	r6, [r4, #16]
   11198:	mov	r0, r5
   1119c:	pop	{r4, r5, r6, r7, r8, pc}
   111a0:	andeq	r5, r1, r4, asr #30
   111a4:	strheq	r6, [r1], -r4
   111a8:	ldr	r3, [r0, #28]
   111ac:	push	{r4, r5, r6, r7, lr}
   111b0:	cmp	r3, #0
   111b4:	sub	sp, sp, #12
   111b8:	bgt	1126c <close@plt+0x40c>
   111bc:	ldr	r2, [r0]
   111c0:	mov	r4, r0
   111c4:	tst	r2, #2
   111c8:	beq	1126c <close@plt+0x40c>
   111cc:	ldr	r5, [r0, #12]
   111d0:	cmp	r5, #0
   111d4:	bgt	1126c <close@plt+0x40c>
   111d8:	ldr	r5, [r0, #16]
   111dc:	cmp	r5, #0
   111e0:	bne	1126c <close@plt+0x40c>
   111e4:	ldr	r7, [r0, #68]	; 0x44
   111e8:	adds	r6, r1, #0
   111ec:	movne	r6, #1
   111f0:	mov	r2, r6
   111f4:	ldr	ip, [r7, #20]
   111f8:	mov	r1, sp
   111fc:	blx	ip
   11200:	cmp	r0, #0
   11204:	blt	1127c <close@plt+0x41c>
   11208:	ldr	r0, [r4, #68]	; 0x44
   1120c:	ldr	r1, [sp, #4]
   11210:	mov	r2, r6
   11214:	ldr	r3, [r0, #28]
   11218:	mov	r0, r4
   1121c:	blx	r3
   11220:	subs	r5, r0, #0
   11224:	ldrne	r1, [sp]
   11228:	strne	r1, [r4, #12]
   1122c:	bne	1127c <close@plt+0x41c>
   11230:	bl	10d94 <__errno_location@plt>
   11234:	ldr	r2, [r4, #68]	; 0x44
   11238:	ldr	r1, [sp]
   1123c:	ldr	ip, [r2, #12]
   11240:	mov	r6, r0
   11244:	mov	r0, r4
   11248:	ldr	r7, [r6]
   1124c:	blx	ip
   11250:	ldr	r3, [r4, #68]	; 0x44
   11254:	mov	r0, r4
   11258:	ldr	r1, [sp, #4]
   1125c:	ldr	r4, [r3, #12]
   11260:	blx	r4
   11264:	str	r7, [r6]
   11268:	b	1127c <close@plt+0x41c>
   1126c:	bl	10d94 <__errno_location@plt>
   11270:	mov	r5, #0
   11274:	mov	r1, #22
   11278:	str	r1, [r0]
   1127c:	mov	r0, r5
   11280:	add	sp, sp, #12
   11284:	pop	{r4, r5, r6, r7, pc}
   11288:	push	{r4, r5, r6, lr}
   1128c:	mov	r4, r0
   11290:	ldr	r5, [r0, #16]
   11294:	sub	sp, sp, #8
   11298:	cmp	r5, #0
   1129c:	mov	r6, r1
   112a0:	beq	11310 <close@plt+0x4b0>
   112a4:	add	r3, sp, #4
   112a8:	mov	r2, sp
   112ac:	mov	r1, #0
   112b0:	bl	13848 <close@plt+0x29e8>
   112b4:	subs	r5, r0, #0
   112b8:	bne	112cc <close@plt+0x46c>
   112bc:	bl	10d94 <__errno_location@plt>
   112c0:	ldr	r4, [sp, #4]
   112c4:	str	r4, [r0]
   112c8:	b	1133c <close@plt+0x4dc>
   112cc:	ldr	r2, [pc, #116]	; 11348 <close@plt+0x4e8>
   112d0:	cmp	r6, #0
   112d4:	ldr	r1, [pc, #112]	; 1134c <close@plt+0x4ec>
   112d8:	ldr	r0, [r4, #16]
   112dc:	moveq	r1, r2
   112e0:	bl	10e18 <fopen64@plt>
   112e4:	ldr	ip, [r4, #20]
   112e8:	cmp	ip, #0
   112ec:	str	r0, [r4, #52]	; 0x34
   112f0:	beq	11304 <close@plt+0x4a4>
   112f4:	ldr	r0, [r4, #16]
   112f8:	bl	10c2c <free@plt>
   112fc:	mov	r0, #0
   11300:	str	r0, [r4, #20]
   11304:	mov	lr, #0
   11308:	str	lr, [r4, #16]
   1130c:	b	11338 <close@plt+0x4d8>
   11310:	ldr	r1, [r0, #12]
   11314:	cmp	r1, #0
   11318:	ble	1133c <close@plt+0x4dc>
   1131c:	ldr	r3, [r0, #68]	; 0x44
   11320:	mov	r2, r6
   11324:	ldr	r5, [r3, #24]
   11328:	blx	r5
   1132c:	mvn	r1, #0
   11330:	str	r1, [r4, #12]
   11334:	str	r0, [r4, #52]	; 0x34
   11338:	ldr	r5, [r4, #52]	; 0x34
   1133c:	mov	r0, r5
   11340:	add	sp, sp, #8
   11344:	pop	{r4, r5, r6, pc}
   11348:	andeq	r5, r1, r8, asr #30
   1134c:	strheq	r6, [r1], -r8
   11350:	mov	r2, r1
   11354:	ldr	r1, [r0, #24]
   11358:	cmp	r1, #0
   1135c:	ble	11384 <close@plt+0x524>
   11360:	ldr	r3, [r0, #68]	; 0x44
   11364:	push	{r4, lr}
   11368:	mov	r4, r0
   1136c:	ldr	ip, [r3, #24]
   11370:	blx	ip
   11374:	mvn	r1, #0
   11378:	str	r1, [r4, #24]
   1137c:	str	r0, [r4, #56]	; 0x38
   11380:	pop	{r4, pc}
   11384:	mov	r0, #0
   11388:	bx	lr
   1138c:	push	{r4, r5, r6, lr}
   11390:	mov	r4, r1
   11394:	ldr	r1, [r0, #36]	; 0x24
   11398:	sub	sp, sp, #8
   1139c:	cmp	r1, #0
   113a0:	mov	r5, r0
   113a4:	mov	r6, r2
   113a8:	bne	113c0 <close@plt+0x560>
   113ac:	add	r3, sp, #4
   113b0:	mov	r2, sp
   113b4:	bl	13848 <close@plt+0x29e8>
   113b8:	cmp	r0, #0
   113bc:	beq	11404 <close@plt+0x5a4>
   113c0:	ldr	r0, [r5, #40]	; 0x28
   113c4:	cmp	r0, #0
   113c8:	beq	11404 <close@plt+0x5a4>
   113cc:	ldr	r0, [r5, #28]
   113d0:	cmp	r0, r4
   113d4:	bge	113f0 <close@plt+0x590>
   113d8:	sub	r2, r4, r0
   113dc:	mov	r1, #0
   113e0:	add	r0, r6, r0, lsl #4
   113e4:	lsl	r2, r2, #4
   113e8:	bl	10da0 <memset@plt>
   113ec:	ldr	r4, [r5, #28]
   113f0:	lsl	r2, r4, #4
   113f4:	ldr	r1, [r5, #40]	; 0x28
   113f8:	mov	r0, r6
   113fc:	bl	10c44 <memcpy@plt>
   11400:	mov	r0, #1
   11404:	add	sp, sp, #8
   11408:	pop	{r4, r5, r6, pc}
   1140c:	ldr	r3, [pc, #28]	; 11430 <close@plt+0x5d0>
   11410:	push	{r4, lr}
   11414:	mov	r4, r0
   11418:	ldr	r0, [r3]
   1141c:	cmp	r0, #0
   11420:	beq	11428 <close@plt+0x5c8>
   11424:	blx	r0
   11428:	mov	r0, r4
   1142c:	bl	10d58 <exit@plt>
   11430:	andeq	r7, r2, r4, ror r1
   11434:	push	{r4, lr}
   11438:	bl	10e48 <abort@plt>
   1143c:	push	{r4, lr}
   11440:	bl	11434 <close@plt+0x5d4>
   11444:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11448:	sub	sp, sp, #36	; 0x24
   1144c:	mov	r7, r0
   11450:	ldr	r0, [pc, #1264]	; 11948 <close@plt+0xae8>
   11454:	str	r1, [sp, #16]
   11458:	ldr	r5, [r1]
   1145c:	bl	10cec <getenv@plt>
   11460:	cmp	r0, #0
   11464:	beq	11478 <close@plt+0x618>
   11468:	mov	r2, #0
   1146c:	ldr	r1, [pc, #1240]	; 1194c <close@plt+0xaec>
   11470:	bl	11f58 <close@plt+0x10f8>
   11474:	mov	r5, r0
   11478:	ldr	r4, [pc, #1232]	; 11950 <close@plt+0xaf0>
   1147c:	mov	r0, r5
   11480:	mov	r2, r4
   11484:	add	r1, r4, #16
   11488:	bl	13ff8 <close@plt+0x3198>
   1148c:	add	r8, r4, #28
   11490:	ldr	r6, [pc, #1212]	; 11954 <close@plt+0xaf4>
   11494:	mov	r2, r8
   11498:	sub	r1, r8, #12
   1149c:	subs	r3, r0, #0
   114a0:	mov	r0, r5
   114a4:	beq	11770 <close@plt+0x910>
   114a8:	str	r3, [r6]
   114ac:	bl	13ff8 <close@plt+0x3198>
   114b0:	cmp	r0, #0
   114b4:	beq	11780 <close@plt+0x920>
   114b8:	str	r0, [r6, #4]
   114bc:	ldr	r9, [pc, #1172]	; 11958 <close@plt+0xaf8>
   114c0:	mov	r3, #0
   114c4:	mov	r2, r9
   114c8:	ldr	r1, [pc, #1164]	; 1195c <close@plt+0xafc>
   114cc:	ldr	r0, [pc, #1164]	; 11960 <close@plt+0xb00>
   114d0:	bl	11f58 <close@plt+0x10f8>
   114d4:	mov	r4, #0
   114d8:	ldr	r3, [pc, #1156]	; 11964 <close@plt+0xb04>
   114dc:	str	r9, [sp]
   114e0:	mov	r2, r9
   114e4:	str	r4, [sp, #8]
   114e8:	ldr	r1, [pc, #1132]	; 1195c <close@plt+0xafc>
   114ec:	str	r0, [sp, #4]
   114f0:	ldr	r0, [r6]
   114f4:	bl	11f58 <close@plt+0x10f8>
   114f8:	mov	r2, r4
   114fc:	ldr	r1, [pc, #1124]	; 11968 <close@plt+0xb08>
   11500:	bl	11f58 <close@plt+0x10f8>
   11504:	ldr	r1, [pc, #1120]	; 1196c <close@plt+0xb0c>
   11508:	bl	11bb8 <close@plt+0xd58>
   1150c:	mov	r2, r9
   11510:	ldr	r3, [pc, #1100]	; 11964 <close@plt+0xb04>
   11514:	str	r4, [sp, #4]
   11518:	str	r9, [sp]
   1151c:	ldr	r1, [pc, #1080]	; 1195c <close@plt+0xafc>
   11520:	ldr	r0, [r6, #4]
   11524:	bl	11f58 <close@plt+0x10f8>
   11528:	ldr	r1, [pc, #1084]	; 1196c <close@plt+0xb0c>
   1152c:	str	r0, [r6, #4]
   11530:	bl	11bb8 <close@plt+0xd58>
   11534:	ldr	r1, [pc, #1076]	; 11970 <close@plt+0xb10>
   11538:	ldr	r0, [pc, #1076]	; 11974 <close@plt+0xb14>
   1153c:	bl	119b0 <close@plt+0xb50>
   11540:	cmp	r7, r4
   11544:	ble	11690 <close@plt+0x830>
   11548:	ands	r0, r7, #3
   1154c:	ldr	r6, [sp, #16]
   11550:	ldr	sl, [pc, #1056]	; 11978 <close@plt+0xb18>
   11554:	beq	115e0 <close@plt+0x780>
   11558:	cmp	r0, #1
   1155c:	beq	115b4 <close@plt+0x754>
   11560:	cmp	r0, #2
   11564:	beq	11590 <close@plt+0x730>
   11568:	ldr	r9, [sp, #16]
   1156c:	mov	r2, #2
   11570:	mov	r6, r9
   11574:	mov	r1, sl
   11578:	ldr	r5, [r6], #4
   1157c:	mov	r0, r5
   11580:	bl	10e3c <strncmp@plt>
   11584:	cmp	r0, #0
   11588:	beq	11788 <close@plt+0x928>
   1158c:	mov	r4, #1
   11590:	mov	r9, r6
   11594:	ldr	r5, [r6], #4
   11598:	mov	r2, #2
   1159c:	mov	r0, r5
   115a0:	mov	r1, sl
   115a4:	bl	10e3c <strncmp@plt>
   115a8:	cmp	r0, #0
   115ac:	beq	11788 <close@plt+0x928>
   115b0:	add	r4, r4, #1
   115b4:	mov	r9, r6
   115b8:	ldr	r5, [r6], #4
   115bc:	mov	r2, #2
   115c0:	mov	r0, r5
   115c4:	mov	r1, sl
   115c8:	bl	10e3c <strncmp@plt>
   115cc:	cmp	r0, #0
   115d0:	beq	11788 <close@plt+0x928>
   115d4:	add	r4, r4, #1
   115d8:	cmp	r7, r4
   115dc:	beq	11690 <close@plt+0x830>
   115e0:	mov	r8, r6
   115e4:	mov	r2, #2
   115e8:	ldr	r5, [r8], #4
   115ec:	mov	r1, sl
   115f0:	mov	r0, r5
   115f4:	bl	10e3c <strncmp@plt>
   115f8:	mov	r9, r6
   115fc:	cmp	r0, #0
   11600:	beq	11788 <close@plt+0x928>
   11604:	ldr	r5, [r6, #4]
   11608:	mov	r1, sl
   1160c:	mov	r2, #2
   11610:	mov	r0, r5
   11614:	bl	10e3c <strncmp@plt>
   11618:	add	r4, r4, #1
   1161c:	mov	fp, r4
   11620:	mov	r9, r8
   11624:	add	r1, r8, #4
   11628:	cmp	r0, #0
   1162c:	beq	11788 <close@plt+0x928>
   11630:	ldr	r5, [r8, #4]
   11634:	str	r1, [sp, #20]
   11638:	mov	r2, #2
   1163c:	mov	r0, r5
   11640:	mov	r1, sl
   11644:	bl	10e3c <strncmp@plt>
   11648:	add	r4, r4, #1
   1164c:	ldr	r9, [sp, #20]
   11650:	add	r8, r6, #12
   11654:	cmp	r0, #0
   11658:	beq	11788 <close@plt+0x928>
   1165c:	ldr	r5, [r6, #12]
   11660:	mov	r2, #2
   11664:	mov	r0, r5
   11668:	mov	r1, sl
   1166c:	bl	10e3c <strncmp@plt>
   11670:	mov	r9, r8
   11674:	add	r6, r6, #16
   11678:	add	r4, fp, #2
   1167c:	cmp	r0, #0
   11680:	beq	11788 <close@plt+0x928>
   11684:	add	r4, fp, #3
   11688:	cmp	r7, r4
   1168c:	bne	115e0 <close@plt+0x780>
   11690:	mov	r2, #4
   11694:	ldr	r1, [pc, #736]	; 1197c <close@plt+0xb1c>
   11698:	ldr	r0, [pc, #716]	; 1196c <close@plt+0xb0c>
   1169c:	bl	11d9c <close@plt+0xf3c>
   116a0:	subs	r6, r0, #0
   116a4:	beq	11904 <close@plt+0xaa4>
   116a8:	mov	r2, #1
   116ac:	ldr	r1, [pc, #716]	; 11980 <close@plt+0xb20>
   116b0:	ldr	r0, [pc, #692]	; 1196c <close@plt+0xb0c>
   116b4:	bl	11d9c <close@plt+0xf3c>
   116b8:	subs	r5, r0, #0
   116bc:	beq	11860 <close@plt+0xa00>
   116c0:	mov	r1, #4
   116c4:	add	r0, r7, r1
   116c8:	bl	12984 <close@plt+0x1b24>
   116cc:	ldr	r3, [pc, #688]	; 11984 <close@plt+0xb24>
   116d0:	cmp	r7, #1
   116d4:	mov	r4, r0
   116d8:	str	r5, [r0]
   116dc:	stmib	r0, {r3, r6}
   116e0:	ble	118fc <close@plt+0xa9c>
   116e4:	sub	ip, r7, #-1073741823	; 0xc0000001
   116e8:	ldr	r2, [sp, #16]
   116ec:	lsl	sl, ip, #2
   116f0:	add	r1, r2, #4
   116f4:	add	r0, r0, #12
   116f8:	mov	r2, sl
   116fc:	bl	10c44 <memcpy@plt>
   11700:	add	r3, sl, #12
   11704:	mov	fp, #0
   11708:	str	fp, [r4, r3]
   1170c:	mov	r2, fp
   11710:	mov	r1, r5
   11714:	ldr	r0, [pc, #620]	; 11988 <close@plt+0xb28>
   11718:	bl	11f58 <close@plt+0x10f8>
   1171c:	add	r7, sp, #28
   11720:	add	r8, sp, #24
   11724:	str	fp, [sp, #4]
   11728:	str	fp, [sp]
   1172c:	mov	r2, r4
   11730:	str	r7, [sp, #12]
   11734:	str	r8, [sp, #8]
   11738:	mov	r1, r5
   1173c:	mov	r3, r0
   11740:	mov	r0, #3
   11744:	bl	1441c <close@plt+0x35bc>
   11748:	subs	r3, r0, #0
   1174c:	beq	1182c <close@plt+0x9cc>
   11750:	ldr	r0, [pc, #564]	; 1198c <close@plt+0xb2c>
   11754:	mov	r2, r5
   11758:	ldr	r1, [pc, #560]	; 11990 <close@plt+0xb30>
   1175c:	ldr	r0, [r0]
   11760:	bl	10d7c <fprintf@plt>
   11764:	mov	r0, #1
   11768:	add	sp, sp, #36	; 0x24
   1176c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11770:	str	r4, [r6]
   11774:	bl	13ff8 <close@plt+0x3198>
   11778:	cmp	r0, #0
   1177c:	bne	114b8 <close@plt+0x658>
   11780:	str	r8, [r6, #4]
   11784:	b	114bc <close@plt+0x65c>
   11788:	add	r2, r7, #1
   1178c:	add	ip, r4, #1
   11790:	ldr	r3, [sp, #16]
   11794:	sub	lr, r2, r4
   11798:	add	sl, r3, ip, lsl #2
   1179c:	mov	r1, sl
   117a0:	lsl	r2, lr, #2
   117a4:	mov	r0, r9
   117a8:	bl	10c20 <memmove@plt>
   117ac:	ldrb	r0, [r5, #2]
   117b0:	cmp	r0, #0
   117b4:	addne	r5, r5, #2
   117b8:	subne	r7, r7, #1
   117bc:	bne	117e4 <close@plt+0x984>
   117c0:	ldr	r5, [r9]
   117c4:	cmp	r5, #0
   117c8:	beq	11928 <close@plt+0xac8>
   117cc:	sub	fp, r7, r4
   117d0:	mov	r1, sl
   117d4:	lsl	r2, fp, #2
   117d8:	mov	r0, r9
   117dc:	bl	10c20 <memmove@plt>
   117e0:	sub	r7, r7, #2
   117e4:	mov	r0, r5
   117e8:	bl	10d70 <strlen@plt>
   117ec:	cmp	r0, #0
   117f0:	beq	11810 <close@plt+0x9b0>
   117f4:	sub	r1, r0, #1
   117f8:	add	r9, r5, r1
   117fc:	cmp	r5, r9
   11800:	bcs	11810 <close@plt+0x9b0>
   11804:	ldrb	r6, [r5, r1]
   11808:	cmp	r6, #47	; 0x2f
   1180c:	bne	1189c <close@plt+0xa3c>
   11810:	mov	r1, r5
   11814:	ldr	r0, [pc, #340]	; 11970 <close@plt+0xb10>
   11818:	bl	10e74 <close@plt+0x14>
   1181c:	mov	r1, r5
   11820:	ldr	r0, [pc, #324]	; 1196c <close@plt+0xb0c>
   11824:	bl	10e74 <close@plt+0x14>
   11828:	b	11690 <close@plt+0x830>
   1182c:	ldr	r0, [sp, #24]
   11830:	cmp	r0, #0
   11834:	beq	11768 <close@plt+0x908>
   11838:	and	r9, r0, #127	; 0x7f
   1183c:	add	lr, r9, #1
   11840:	sxtb	r1, lr
   11844:	cmp	r1, #1
   11848:	bgt	118b4 <close@plt+0xa54>
   1184c:	cmp	r9, #0
   11850:	asreq	r0, r0, #8
   11854:	movne	r0, #1
   11858:	uxtbeq	r0, r0
   1185c:	b	11768 <close@plt+0x908>
   11860:	mov	r2, #1
   11864:	ldr	r1, [pc, #276]	; 11980 <close@plt+0xb20>
   11868:	ldr	r0, [pc, #256]	; 11970 <close@plt+0xb10>
   1186c:	bl	11d9c <close@plt+0xf3c>
   11870:	subs	r5, r0, #0
   11874:	bne	116c0 <close@plt+0x860>
   11878:	ldr	r3, [sp, #16]
   1187c:	ldr	r5, [pc, #264]	; 1198c <close@plt+0xb2c>
   11880:	ldr	r1, [pc, #268]	; 11994 <close@plt+0xb34>
   11884:	ldr	r2, [r3]
   11888:	ldr	r0, [r5]
   1188c:	ldr	r3, [pc, #236]	; 11980 <close@plt+0xb20>
   11890:	bl	10d7c <fprintf@plt>
   11894:	mov	r0, #1
   11898:	bl	10d58 <exit@plt>
   1189c:	mov	r0, r5
   118a0:	mov	r2, #0
   118a4:	ldr	r1, [pc, #236]	; 11998 <close@plt+0xb38>
   118a8:	bl	11f58 <close@plt+0x10f8>
   118ac:	mov	r5, r0
   118b0:	b	11810 <close@plt+0x9b0>
   118b4:	ldr	r6, [pc, #208]	; 1198c <close@plt+0xb2c>
   118b8:	mov	r0, r9
   118bc:	ldr	sl, [pc, #216]	; 1199c <close@plt+0xb3c>
   118c0:	ldr	r4, [r6]
   118c4:	bl	10c98 <strsignal@plt>
   118c8:	ldr	ip, [sp, #24]
   118cc:	ldr	r2, [pc, #204]	; 119a0 <close@plt+0xb40>
   118d0:	tst	ip, #128	; 0x80
   118d4:	moveq	sl, r2
   118d8:	mov	r3, r9
   118dc:	mov	r2, r5
   118e0:	str	sl, [sp, #4]
   118e4:	ldr	r1, [pc, #184]	; 119a4 <close@plt+0xb44>
   118e8:	str	r0, [sp]
   118ec:	mov	r0, r4
   118f0:	bl	10d7c <fprintf@plt>
   118f4:	mov	r0, #1
   118f8:	b	11768 <close@plt+0x908>
   118fc:	mov	r3, #12
   11900:	b	11704 <close@plt+0x8a4>
   11904:	ldr	r7, [sp, #16]
   11908:	ldr	fp, [pc, #124]	; 1198c <close@plt+0xb2c>
   1190c:	ldr	r3, [pc, #104]	; 1197c <close@plt+0xb1c>
   11910:	ldr	r2, [r7]
   11914:	ldr	r0, [fp]
   11918:	ldr	r1, [pc, #136]	; 119a8 <close@plt+0xb48>
   1191c:	bl	10d7c <fprintf@plt>
   11920:	mov	r0, #1
   11924:	bl	10d58 <exit@plt>
   11928:	ldr	r8, [pc, #92]	; 1198c <close@plt+0xb2c>
   1192c:	mov	r2, #43	; 0x2b
   11930:	mov	r1, #1
   11934:	ldr	r3, [r8]
   11938:	ldr	r0, [pc, #108]	; 119ac <close@plt+0xb4c>
   1193c:	bl	10ca4 <fwrite@plt>
   11940:	mov	r0, #1
   11944:	bl	10d58 <exit@plt>
   11948:			; <UNDEFINED> instruction: 0x00015cb4
   1194c:	andeq	r5, r1, r4, asr #25
   11950:	andeq	r5, r1, r0, ror ip
   11954:	andeq	r7, r2, r8, lsl r1
   11958:	muleq	r1, ip, ip
   1195c:	ldrdeq	r5, [r1], -r0
   11960:	andeq	r5, r1, r4, ror #25
   11964:	strdeq	r5, [r1], -r4
   11968:	strdeq	r5, [r1], -r8
   1196c:	andeq	r7, r2, r0, lsr #2
   11970:	andeq	r7, r2, ip, lsr #2
   11974:	strdeq	r5, [r1], -ip
   11978:	andeq	r5, r1, r4, lsl #26
   1197c:	andeq	r5, r1, r4, lsr sp
   11980:	andeq	r5, r1, r8, asr #25
   11984:	andeq	r5, r1, r8, ror #26
   11988:	muleq	r1, r4, sp
   1198c:	andeq	r7, r2, r0, lsl r1
   11990:	muleq	r1, ip, sp
   11994:	andeq	r5, r1, r4, ror sp
   11998:	andeq	r5, r1, r0, lsr #25
   1199c:	andeq	r5, r1, r4, lsr #25
   119a0:	andeq	r5, r1, r0, lsl lr
   119a4:			; <UNDEFINED> instruction: 0x00015db4
   119a8:	andeq	r5, r1, r8, asr #26
   119ac:	andeq	r5, r1, r8, lsl #26
   119b0:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   119b4:	mov	r6, r1
   119b8:	bl	10cec <getenv@plt>
   119bc:	subs	r4, r0, #0
   119c0:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   119c4:	bl	10d70 <strlen@plt>
   119c8:	ldr	r7, [pc, #468]	; 11ba4 <close@plt+0xd44>
   119cc:	add	r0, r0, #3
   119d0:	bl	1294c <close@plt+0x1aec>
   119d4:	ldrb	r3, [r7]
   119d8:	cmp	r3, #0
   119dc:	mov	r5, r0
   119e0:	beq	119fc <close@plt+0xb9c>
   119e4:	ldr	r1, [pc, #444]	; 11ba8 <close@plt+0xd48>
   119e8:	mov	r3, #58	; 0x3a
   119ec:	mov	r2, r4
   119f0:	ldr	r0, [r1]
   119f4:	ldr	r1, [pc, #432]	; 11bac <close@plt+0xd4c>
   119f8:	bl	10d7c <fprintf@plt>
   119fc:	ldr	sl, [pc, #420]	; 11ba8 <close@plt+0xd48>
   11a00:	ldr	r8, [pc, #424]	; 11bb0 <close@plt+0xd50>
   11a04:	ldrb	r0, [r4]
   11a08:	mov	fp, r4
   11a0c:	cmp	r0, #0
   11a10:	cmpne	r0, #58	; 0x3a
   11a14:	beq	11b90 <close@plt+0xd30>
   11a18:	ldrb	r2, [fp, #1]!
   11a1c:	cmp	r2, #0
   11a20:	cmpne	r2, #58	; 0x3a
   11a24:	bne	11a18 <close@plt+0xbb8>
   11a28:	sub	r9, fp, r4
   11a2c:	mov	r2, r9
   11a30:	mov	r1, r4
   11a34:	mov	r0, r5
   11a38:	bl	10dac <strncpy@plt>
   11a3c:	cmp	fp, r4
   11a40:	beq	11b90 <close@plt+0xd30>
   11a44:	ldrb	r4, [fp, #-1]
   11a48:	add	lr, r5, r9
   11a4c:	cmp	r4, #47	; 0x2f
   11a50:	beq	11b20 <close@plt+0xcc0>
   11a54:	ldrb	r3, [r7]
   11a58:	mov	r0, #0
   11a5c:	mov	r1, #47	; 0x2f
   11a60:	cmp	r3, r0
   11a64:	strb	r1, [r5, r9]
   11a68:	strb	r0, [lr, #1]
   11a6c:	bne	11b7c <close@plt+0xd1c>
   11a70:	ldr	r3, [r6]
   11a74:	cmp	r3, r0
   11a78:	beq	11b40 <close@plt+0xce0>
   11a7c:	ldr	lr, [r3, #4]
   11a80:	cmp	lr, #0
   11a84:	beq	11ad4 <close@plt+0xc74>
   11a88:	ldr	r3, [lr, #4]
   11a8c:	cmp	r3, #0
   11a90:	beq	11b60 <close@plt+0xd00>
   11a94:	ldr	lr, [r3, #4]
   11a98:	cmp	lr, #0
   11a9c:	beq	11ad4 <close@plt+0xc74>
   11aa0:	ldr	r1, [lr, #4]
   11aa4:	cmp	r1, #0
   11aa8:	beq	11b60 <close@plt+0xd00>
   11aac:	ldr	r3, [r1, #4]
   11ab0:	cmp	r3, #0
   11ab4:	beq	11b74 <close@plt+0xd14>
   11ab8:	ldr	r0, [r3, #4]
   11abc:	cmp	r0, #0
   11ac0:	beq	11ad4 <close@plt+0xc74>
   11ac4:	mov	r3, r0
   11ac8:	ldr	r0, [r3, #4]
   11acc:	cmp	r0, #0
   11ad0:	bne	11ac4 <close@plt+0xc64>
   11ad4:	mov	r0, r5
   11ad8:	add	r4, r3, #4
   11adc:	bl	10d70 <strlen@plt>
   11ae0:	ldr	r2, [r6, #4]
   11ae4:	cmp	r2, r0
   11ae8:	blt	11b58 <close@plt+0xcf8>
   11aec:	mov	r0, #8
   11af0:	bl	1294c <close@plt+0x1aec>
   11af4:	mov	r9, r0
   11af8:	mov	r0, r5
   11afc:	bl	14504 <close@plt+0x36a4>
   11b00:	ldr	r2, [r4]
   11b04:	stm	r9, {r0, r2}
   11b08:	str	r9, [r4]
   11b0c:	ldrb	ip, [fp]
   11b10:	cmp	ip, #0
   11b14:	beq	11b68 <close@plt+0xd08>
   11b18:	add	r4, fp, #1
   11b1c:	b	11a04 <close@plt+0xba4>
   11b20:	mov	ip, #0
   11b24:	strb	ip, [r5, r9]
   11b28:	ldrb	r4, [r7]
   11b2c:	cmp	r4, #0
   11b30:	bne	11b7c <close@plt+0xd1c>
   11b34:	ldr	r3, [r6]
   11b38:	cmp	r3, #0
   11b3c:	bne	11a7c <close@plt+0xc1c>
   11b40:	mov	r0, r5
   11b44:	bl	10d70 <strlen@plt>
   11b48:	ldr	ip, [r6, #4]
   11b4c:	mov	r4, r6
   11b50:	cmp	r0, ip
   11b54:	ble	11aec <close@plt+0xc8c>
   11b58:	str	r0, [r6, #4]
   11b5c:	b	11aec <close@plt+0xc8c>
   11b60:	mov	r3, lr
   11b64:	b	11ad4 <close@plt+0xc74>
   11b68:	mov	r0, r5
   11b6c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11b70:	b	10c2c <free@plt>
   11b74:	mov	r3, r1
   11b78:	b	11ad4 <close@plt+0xc74>
   11b7c:	mov	r2, r5
   11b80:	ldr	r1, [pc, #44]	; 11bb4 <close@plt+0xd54>
   11b84:	ldr	r0, [sl]
   11b88:	bl	10d7c <fprintf@plt>
   11b8c:	b	11b34 <close@plt+0xcd4>
   11b90:	ldrh	r2, [r8]
   11b94:	ldrb	r9, [r8, #2]
   11b98:	strh	r2, [r5]
   11b9c:	strb	r9, [r5, #2]
   11ba0:	b	11b28 <close@plt+0xcc8>
   11ba4:	andeq	r7, r2, r8, lsr r1
   11ba8:	andeq	r7, r2, r0, lsl r1
   11bac:	ldrdeq	r5, [r1], -ip
   11bb0:	andeq	r5, r1, r4, lsl lr
   11bb4:	andeq	r5, r1, r8, lsl lr
   11bb8:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11bbc:	mov	r8, r1
   11bc0:	mov	r7, r0
   11bc4:	bl	10d70 <strlen@plt>
   11bc8:	ldr	r9, [pc, #320]	; 11d10 <close@plt+0xeb0>
   11bcc:	add	r0, r0, #3
   11bd0:	bl	1294c <close@plt+0x1aec>
   11bd4:	ldrb	r3, [r9]
   11bd8:	cmp	r3, #0
   11bdc:	mov	r6, r0
   11be0:	beq	11bfc <close@plt+0xd9c>
   11be4:	ldr	r1, [pc, #296]	; 11d14 <close@plt+0xeb4>
   11be8:	mov	r3, #58	; 0x3a
   11bec:	mov	r2, r7
   11bf0:	ldr	r0, [r1]
   11bf4:	ldr	r1, [pc, #284]	; 11d18 <close@plt+0xeb8>
   11bf8:	bl	10d7c <fprintf@plt>
   11bfc:	mov	r5, r7
   11c00:	ldr	sl, [pc, #276]	; 11d1c <close@plt+0xebc>
   11c04:	b	11c0c <close@plt+0xdac>
   11c08:	mov	r5, r4
   11c0c:	mov	r4, r5
   11c10:	ldrb	r0, [r4], #1
   11c14:	cmp	r0, #0
   11c18:	cmpne	r0, #58	; 0x3a
   11c1c:	bne	11c08 <close@plt+0xda8>
   11c20:	sub	fp, r5, r7
   11c24:	mov	r2, fp
   11c28:	mov	r1, r7
   11c2c:	mov	r0, r6
   11c30:	bl	10dac <strncpy@plt>
   11c34:	cmp	r7, r5
   11c38:	beq	11ca0 <close@plt+0xe40>
   11c3c:	ldrb	r5, [r4, #-2]
   11c40:	add	r2, r6, fp
   11c44:	cmp	r5, #47	; 0x2f
   11c48:	movne	r1, #47	; 0x2f
   11c4c:	movne	r5, #0
   11c50:	moveq	r5, #0
   11c54:	strbne	r1, [r6, fp]
   11c58:	strbeq	r5, [r6, fp]
   11c5c:	strbne	r5, [r2, #1]
   11c60:	ldrb	lr, [r9]
   11c64:	cmp	lr, #0
   11c68:	beq	11c80 <close@plt+0xe20>
   11c6c:	ldr	r3, [pc, #160]	; 11d14 <close@plt+0xeb4>
   11c70:	mov	r2, r6
   11c74:	ldr	r1, [pc, #164]	; 11d20 <close@plt+0xec0>
   11c78:	ldr	r0, [r3]
   11c7c:	bl	10d7c <fprintf@plt>
   11c80:	ldr	r2, [r8]
   11c84:	cmp	r2, #0
   11c88:	beq	11d08 <close@plt+0xea8>
   11c8c:	ldr	r1, [r2, #4]
   11c90:	cmp	r1, #0
   11c94:	beq	11cb4 <close@plt+0xe54>
   11c98:	mov	r2, r1
   11c9c:	b	11c8c <close@plt+0xe2c>
   11ca0:	ldrh	r7, [sl]
   11ca4:	ldrb	ip, [sl, #2]
   11ca8:	strh	r7, [r6]
   11cac:	strb	ip, [r6, #2]
   11cb0:	b	11c60 <close@plt+0xe00>
   11cb4:	add	r5, r2, #4
   11cb8:	mov	r0, r6
   11cbc:	bl	10d70 <strlen@plt>
   11cc0:	ldr	fp, [r8, #4]
   11cc4:	mov	r7, r4
   11cc8:	cmp	r0, fp
   11ccc:	strgt	r0, [r8, #4]
   11cd0:	mov	r0, #8
   11cd4:	bl	1294c <close@plt+0x1aec>
   11cd8:	mov	fp, r0
   11cdc:	mov	r0, r6
   11ce0:	bl	14504 <close@plt+0x36a4>
   11ce4:	ldr	r3, [r5]
   11ce8:	stm	fp, {r0, r3}
   11cec:	str	fp, [r5]
   11cf0:	ldrb	r0, [r4, #-1]
   11cf4:	cmp	r0, #0
   11cf8:	bne	11c08 <close@plt+0xda8>
   11cfc:	mov	r0, r6
   11d00:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11d04:	b	10c2c <free@plt>
   11d08:	mov	r5, r8
   11d0c:	b	11cb8 <close@plt+0xe58>
   11d10:	andeq	r7, r2, r8, lsr r1
   11d14:	andeq	r7, r2, r0, lsl r1
   11d18:	ldrdeq	r5, [r1], -ip
   11d1c:	andeq	r5, r1, r4, lsl lr
   11d20:	andeq	r5, r1, r8, lsl lr
   11d24:	ldr	r3, [r0]
   11d28:	push	{r4, r5, r6, lr}
   11d2c:	cmp	r3, #0
   11d30:	orreq	r2, r2, #1
   11d34:	cmp	r2, #0
   11d38:	mov	r5, r0
   11d3c:	mov	r6, r1
   11d40:	bne	11d58 <close@plt+0xef8>
   11d44:	ldr	r2, [r3, #4]
   11d48:	cmp	r2, #0
   11d4c:	beq	11d94 <close@plt+0xf34>
   11d50:	mov	r3, r2
   11d54:	b	11d44 <close@plt+0xee4>
   11d58:	mov	r4, r0
   11d5c:	mov	r0, r6
   11d60:	bl	10d70 <strlen@plt>
   11d64:	ldr	r1, [r5, #4]
   11d68:	cmp	r1, r0
   11d6c:	strlt	r0, [r5, #4]
   11d70:	mov	r0, #8
   11d74:	bl	1294c <close@plt+0x1aec>
   11d78:	mov	r5, r0
   11d7c:	mov	r0, r6
   11d80:	bl	14504 <close@plt+0x36a4>
   11d84:	ldr	r3, [r4]
   11d88:	stm	r5, {r0, r3}
   11d8c:	str	r5, [r4]
   11d90:	pop	{r4, r5, r6, pc}
   11d94:	add	r4, r3, #4
   11d98:	b	11d5c <close@plt+0xefc>
   11d9c:	push	{r4, r5, r6, r7, r8, r9, lr}
   11da0:	mov	r7, r0
   11da4:	sub	sp, sp, #108	; 0x6c
   11da8:	mov	r0, r1
   11dac:	mov	r6, r1
   11db0:	mov	r9, r2
   11db4:	bl	10d70 <strlen@plt>
   11db8:	ldr	r8, [pc, #384]	; 11f40 <close@plt+0x10e0>
   11dbc:	ldr	r4, [r7, #4]
   11dc0:	ldrb	r3, [r8]
   11dc4:	add	r1, r4, #1
   11dc8:	cmp	r3, #0
   11dcc:	add	r5, r1, r0
   11dd0:	beq	11de8 <close@plt+0xf88>
   11dd4:	ldr	r0, [pc, #360]	; 11f44 <close@plt+0x10e4>
   11dd8:	mov	r2, r6
   11ddc:	ldr	r1, [pc, #356]	; 11f48 <close@plt+0x10e8>
   11de0:	ldr	r0, [r0]
   11de4:	bl	10d7c <fprintf@plt>
   11de8:	mov	r0, r5
   11dec:	bl	1294c <close@plt+0x1aec>
   11df0:	ldrb	r2, [r6]
   11df4:	cmp	r2, #47	; 0x2f
   11df8:	mov	r5, r0
   11dfc:	beq	11ec0 <close@plt+0x1060>
   11e00:	ldr	r4, [r7]
   11e04:	cmp	r4, #0
   11e08:	beq	11e98 <close@plt+0x1038>
   11e0c:	ldr	r1, [r4]
   11e10:	mov	r0, r5
   11e14:	bl	10c68 <stpcpy@plt>
   11e18:	mov	r1, r6
   11e1c:	bl	10cc8 <strcpy@plt>
   11e20:	mov	r2, sp
   11e24:	mov	r1, r5
   11e28:	mov	r0, #3
   11e2c:	bl	10e30 <__xstat64@plt>
   11e30:	cmp	r0, #0
   11e34:	bge	11e68 <close@plt+0x1008>
   11e38:	ldr	r4, [r4, #4]
   11e3c:	cmp	r4, #0
   11e40:	bne	11e0c <close@plt+0xfac>
   11e44:	ldrb	r8, [r8]
   11e48:	cmp	r8, #0
   11e4c:	bne	11f08 <close@plt+0x10a8>
   11e50:	mov	r0, r5
   11e54:	bl	10c2c <free@plt>
   11e58:	mov	r5, #0
   11e5c:	mov	r0, r5
   11e60:	add	sp, sp, #108	; 0x6c
   11e64:	pop	{r4, r5, r6, r7, r8, r9, pc}
   11e68:	ldr	ip, [sp, #16]
   11e6c:	mov	r1, r9
   11e70:	and	lr, ip, #61440	; 0xf000
   11e74:	cmp	lr, #16384	; 0x4000
   11e78:	mov	r0, r5
   11e7c:	beq	11e38 <close@plt+0xfd8>
   11e80:	bl	10dd0 <access@plt>
   11e84:	cmp	r0, #0
   11e88:	bne	11e38 <close@plt+0xfd8>
   11e8c:	mov	r0, r5
   11e90:	add	sp, sp, #108	; 0x6c
   11e94:	pop	{r4, r5, r6, r7, r8, r9, pc}
   11e98:	ldrb	r6, [r8]
   11e9c:	cmp	r6, #0
   11ea0:	beq	11e50 <close@plt+0xff0>
   11ea4:	ldr	r0, [pc, #152]	; 11f44 <close@plt+0x10e4>
   11ea8:	mov	r2, #38	; 0x26
   11eac:	mov	r1, #1
   11eb0:	ldr	r3, [r0]
   11eb4:	ldr	r0, [pc, #144]	; 11f4c <close@plt+0x10ec>
   11eb8:	bl	10ca4 <fwrite@plt>
   11ebc:	b	11e50 <close@plt+0xff0>
   11ec0:	mov	r1, r9
   11ec4:	mov	r0, r6
   11ec8:	bl	10dd0 <access@plt>
   11ecc:	cmp	r0, #0
   11ed0:	bne	11f18 <close@plt+0x10b8>
   11ed4:	mov	r1, r6
   11ed8:	mov	r0, r5
   11edc:	bl	10cc8 <strcpy@plt>
   11ee0:	ldrb	r1, [r8]
   11ee4:	cmp	r1, #0
   11ee8:	beq	11e5c <close@plt+0xffc>
   11eec:	ldr	ip, [pc, #80]	; 11f44 <close@plt+0x10e4>
   11ef0:	mov	r2, #25
   11ef4:	mov	r1, #1
   11ef8:	ldr	r3, [ip]
   11efc:	ldr	r0, [pc, #76]	; 11f50 <close@plt+0x10f0>
   11f00:	bl	10ca4 <fwrite@plt>
   11f04:	b	11e5c <close@plt+0xffc>
   11f08:	ldr	r7, [r7]
   11f0c:	cmp	r7, #0
   11f10:	bne	11e50 <close@plt+0xff0>
   11f14:	b	11ea4 <close@plt+0x1044>
   11f18:	ldrb	r9, [r8]
   11f1c:	cmp	r9, #0
   11f20:	beq	11e50 <close@plt+0xff0>
   11f24:	ldr	r3, [pc, #24]	; 11f44 <close@plt+0x10e4>
   11f28:	mov	r2, #41	; 0x29
   11f2c:	mov	r1, #1
   11f30:	ldr	r3, [r3]
   11f34:	ldr	r0, [pc, #24]	; 11f54 <close@plt+0x10f4>
   11f38:	bl	10ca4 <fwrite@plt>
   11f3c:	b	11e44 <close@plt+0xfe4>
   11f40:	andeq	r7, r2, r8, lsr r1
   11f44:	andeq	r7, r2, r0, lsl r1
   11f48:	andeq	r5, r1, ip, lsr #28
   11f4c:	andeq	r5, r1, r8, lsl #29
   11f50:	andeq	r5, r1, r0, asr #28
   11f54:	andeq	r5, r1, ip, asr lr
   11f58:	push	{r0, r1, r2, r3}
   11f5c:	push	{r4, r5, r6, r7, r8, lr}
   11f60:	sub	sp, sp, #8
   11f64:	add	r6, sp, #36	; 0x24
   11f68:	ldr	r5, [sp, #32]
   11f6c:	str	r6, [sp, #4]
   11f70:	cmp	r5, #0
   11f74:	beq	120fc <close@plt+0x129c>
   11f78:	mov	r0, r5
   11f7c:	bl	10d70 <strlen@plt>
   11f80:	mov	r4, r0
   11f84:	ldr	r0, [sp, #36]	; 0x24
   11f88:	cmp	r0, #0
   11f8c:	beq	11ff0 <close@plt+0x1190>
   11f90:	bl	10d70 <strlen@plt>
   11f94:	ldr	r3, [r6, #4]
   11f98:	cmp	r3, #0
   11f9c:	add	r4, r4, r0
   11fa0:	beq	11ff0 <close@plt+0x1190>
   11fa4:	mov	r0, r3
   11fa8:	bl	10d70 <strlen@plt>
   11fac:	ldr	r1, [r6, #8]
   11fb0:	cmp	r1, #0
   11fb4:	add	r4, r4, r0
   11fb8:	beq	11ff0 <close@plt+0x1190>
   11fbc:	mov	r0, r1
   11fc0:	bl	10d70 <strlen@plt>
   11fc4:	ldr	r2, [r6, #12]
   11fc8:	add	r8, sp, #52	; 0x34
   11fcc:	cmp	r2, #0
   11fd0:	add	r4, r4, r0
   11fd4:	beq	11ff0 <close@plt+0x1190>
   11fd8:	mov	r0, r2
   11fdc:	bl	10d70 <strlen@plt>
   11fe0:	ldr	r2, [r8], #4
   11fe4:	cmp	r2, #0
   11fe8:	add	r4, r4, r0
   11fec:	bne	11fd8 <close@plt+0x1178>
   11ff0:	add	r0, r4, #1
   11ff4:	bl	1294c <close@plt+0x1aec>
   11ff8:	str	r6, [sp, #4]
   11ffc:	mov	r7, r0
   12000:	mov	r0, r5
   12004:	bl	10d70 <strlen@plt>
   12008:	mov	r1, r5
   1200c:	mov	r8, r0
   12010:	mov	r2, r0
   12014:	mov	r0, r7
   12018:	bl	10c44 <memcpy@plt>
   1201c:	ldr	r5, [sp, #36]	; 0x24
   12020:	add	r4, r7, r8
   12024:	cmp	r5, #0
   12028:	beq	120e0 <close@plt+0x1280>
   1202c:	mov	r0, r5
   12030:	bl	10d70 <strlen@plt>
   12034:	mov	r1, r5
   12038:	mov	r8, r0
   1203c:	mov	r2, r0
   12040:	mov	r0, r4
   12044:	bl	10c44 <memcpy@plt>
   12048:	ldr	r5, [r6, #4]
   1204c:	add	r4, r4, r8
   12050:	cmp	r5, #0
   12054:	beq	120e0 <close@plt+0x1280>
   12058:	mov	r0, r5
   1205c:	bl	10d70 <strlen@plt>
   12060:	mov	r1, r5
   12064:	mov	r8, r0
   12068:	mov	r2, r0
   1206c:	mov	r0, r4
   12070:	bl	10c44 <memcpy@plt>
   12074:	ldr	r5, [r6, #8]
   12078:	add	r4, r4, r8
   1207c:	cmp	r5, #0
   12080:	beq	120e0 <close@plt+0x1280>
   12084:	mov	r0, r5
   12088:	bl	10d70 <strlen@plt>
   1208c:	mov	r1, r5
   12090:	mov	r8, r0
   12094:	mov	r2, r0
   12098:	mov	r0, r4
   1209c:	bl	10c44 <memcpy@plt>
   120a0:	ldr	r5, [r6, #12]
   120a4:	add	r4, r4, r8
   120a8:	cmp	r5, #0
   120ac:	add	r8, sp, #52	; 0x34
   120b0:	beq	120e0 <close@plt+0x1280>
   120b4:	mov	r0, r5
   120b8:	bl	10d70 <strlen@plt>
   120bc:	mov	r1, r5
   120c0:	mov	r6, r0
   120c4:	mov	r2, r0
   120c8:	mov	r0, r4
   120cc:	bl	10c44 <memcpy@plt>
   120d0:	ldr	r5, [r8], #4
   120d4:	add	r4, r4, r6
   120d8:	cmp	r5, #0
   120dc:	bne	120b4 <close@plt+0x1254>
   120e0:	mov	r0, #0
   120e4:	strb	r0, [r4]
   120e8:	mov	r0, r7
   120ec:	add	sp, sp, #8
   120f0:	pop	{r4, r5, r6, r7, r8, lr}
   120f4:	add	sp, sp, #16
   120f8:	bx	lr
   120fc:	mov	r0, #1
   12100:	bl	1294c <close@plt+0x1aec>
   12104:	str	r6, [sp, #4]
   12108:	mov	r7, r0
   1210c:	strb	r5, [r0]
   12110:	b	120e8 <close@plt+0x1288>
   12114:	push	{r4, r5, r6, r7, r8, lr}
   12118:	mov	r8, r0
   1211c:	mov	r4, r1
   12120:	mov	r7, r2
   12124:	mov	r5, r0
   12128:	subs	r0, r4, #0
   1212c:	beq	12154 <close@plt+0x12f4>
   12130:	bl	10d70 <strlen@plt>
   12134:	mov	r1, r4
   12138:	mov	r6, r0
   1213c:	mov	r2, r0
   12140:	mov	r0, r5
   12144:	bl	10c44 <memcpy@plt>
   12148:	add	r5, r5, r6
   1214c:	ldr	r4, [r7], #4
   12150:	b	12128 <close@plt+0x12c8>
   12154:	strb	r4, [r5]
   12158:	mov	r0, r8
   1215c:	pop	{r4, r5, r6, r7, r8, pc}
   12160:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12164:	mov	r4, r0
   12168:	mov	r3, r0
   1216c:	mov	r7, r1
   12170:	mov	r0, #0
   12174:	mov	r2, r3
   12178:	ldrb	r1, [r2], #1
   1217c:	cmp	r1, #0
   12180:	beq	121f8 <close@plt+0x1398>
   12184:	cmp	r1, #47	; 0x2f
   12188:	beq	12348 <close@plt+0x14e8>
   1218c:	ldrb	r9, [r3, #1]
   12190:	add	r2, r3, #2
   12194:	cmp	r9, #0
   12198:	beq	121f8 <close@plt+0x1398>
   1219c:	cmp	r9, #47	; 0x2f
   121a0:	beq	12324 <close@plt+0x14c4>
   121a4:	ldrb	ip, [r3, #2]
   121a8:	add	r2, r3, #3
   121ac:	cmp	ip, #0
   121b0:	beq	121f8 <close@plt+0x1398>
   121b4:	cmp	ip, #47	; 0x2f
   121b8:	beq	12324 <close@plt+0x14c4>
   121bc:	ldrb	lr, [r3, #3]
   121c0:	add	r2, r3, #4
   121c4:	cmp	lr, #0
   121c8:	beq	121f8 <close@plt+0x1398>
   121cc:	cmp	lr, #47	; 0x2f
   121d0:	beq	12324 <close@plt+0x14c4>
   121d4:	ldrb	r1, [r3, #4]
   121d8:	add	r3, r3, #5
   121dc:	cmp	r1, #0
   121e0:	beq	121f8 <close@plt+0x1398>
   121e4:	cmp	r1, #47	; 0x2f
   121e8:	beq	12328 <close@plt+0x14c8>
   121ec:	ldrb	r1, [r3], #1
   121f0:	cmp	r1, #0
   121f4:	bne	121e4 <close@plt+0x1384>
   121f8:	add	r0, r0, #2
   121fc:	lsl	r0, r0, #2
   12200:	bl	10d04 <malloc@plt>
   12204:	subs	r9, r0, #0
   12208:	movne	r8, #0
   1220c:	movne	sl, r8
   12210:	subne	fp, r9, #4
   12214:	beq	1231c <close@plt+0x14bc>
   12218:	mov	r5, r4
   1221c:	add	r4, r4, #1
   12220:	ldrb	ip, [r5]
   12224:	cmp	ip, #0
   12228:	beq	122f4 <close@plt+0x1494>
   1222c:	cmp	ip, #47	; 0x2f
   12230:	beq	122b0 <close@plt+0x1450>
   12234:	ldrb	lr, [r5, #1]
   12238:	add	r4, r5, #2
   1223c:	cmp	lr, #0
   12240:	beq	123a8 <close@plt+0x1548>
   12244:	cmp	lr, #47	; 0x2f
   12248:	beq	122b0 <close@plt+0x1450>
   1224c:	ldrb	r3, [r5, #2]
   12250:	add	ip, r5, #3
   12254:	cmp	r3, #0
   12258:	beq	1235c <close@plt+0x14fc>
   1225c:	cmp	r3, #47	; 0x2f
   12260:	beq	12350 <close@plt+0x14f0>
   12264:	ldrb	r0, [r5, #3]
   12268:	add	r1, r5, #4
   1226c:	cmp	r0, #0
   12270:	beq	123a0 <close@plt+0x1540>
   12274:	cmp	r0, #47	; 0x2f
   12278:	beq	12398 <close@plt+0x1538>
   1227c:	ldrb	r2, [r5, #4]
   12280:	add	r4, r5, #5
   12284:	cmp	r2, #0
   12288:	beq	12358 <close@plt+0x14f8>
   1228c:	cmp	r2, #47	; 0x2f
   12290:	beq	122b0 <close@plt+0x1450>
   12294:	mov	ip, r4
   12298:	ldrb	lr, [r4], #1
   1229c:	cmp	lr, #0
   122a0:	beq	123a0 <close@plt+0x1540>
   122a4:	cmp	lr, #47	; 0x2f
   122a8:	mov	ip, r4
   122ac:	bne	12298 <close@plt+0x1438>
   122b0:	ldrb	r6, [r4]
   122b4:	cmp	r6, #47	; 0x2f
   122b8:	beq	123b0 <close@plt+0x1550>
   122bc:	sub	r6, r4, r5
   122c0:	add	r0, r6, #1
   122c4:	bl	10d04 <malloc@plt>
   122c8:	mov	r1, r5
   122cc:	mov	r2, r6
   122d0:	bl	10c44 <memcpy@plt>
   122d4:	mov	r5, r4
   122d8:	add	r8, r8, #1
   122dc:	ldrb	ip, [r5]
   122e0:	add	r4, r4, #1
   122e4:	cmp	ip, #0
   122e8:	strb	sl, [r0, r6]
   122ec:	str	r0, [fp, #4]!
   122f0:	bne	1222c <close@plt+0x13cc>
   122f4:	add	r4, r9, r8, lsl #2
   122f8:	mov	r2, #0
   122fc:	str	r2, [r9, r8, lsl #2]
   12300:	ldr	r4, [r4, #-4]
   12304:	cmp	r4, r2
   12308:	strne	r8, [r7]
   1230c:	bne	1231c <close@plt+0x14bc>
   12310:	mov	r0, r9
   12314:	bl	123e4 <close@plt+0x1584>
   12318:	mov	r9, r4
   1231c:	mov	r0, r9
   12320:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12324:	mov	r3, r2
   12328:	ldrb	r9, [r3]
   1232c:	add	r0, r0, #1
   12330:	cmp	r9, #47	; 0x2f
   12334:	bne	12174 <close@plt+0x1314>
   12338:	ldrb	r1, [r3, #1]!
   1233c:	cmp	r1, #47	; 0x2f
   12340:	bne	12174 <close@plt+0x1314>
   12344:	b	12338 <close@plt+0x14d8>
   12348:	mov	r3, r2
   1234c:	b	12328 <close@plt+0x14c8>
   12350:	mov	r4, ip
   12354:	b	122b0 <close@plt+0x1450>
   12358:	mov	r4, r1
   1235c:	sub	r4, r4, r5
   12360:	cmp	r4, #0
   12364:	ble	122f4 <close@plt+0x1494>
   12368:	add	r0, r4, #1
   1236c:	bl	10d04 <malloc@plt>
   12370:	mov	r1, r5
   12374:	mov	r2, r4
   12378:	bl	10c44 <memcpy@plt>
   1237c:	mov	r1, #0
   12380:	mov	r3, r0
   12384:	add	r0, r8, #1
   12388:	str	r3, [r9, r8, lsl #2]
   1238c:	strb	r1, [r3, r4]
   12390:	mov	r8, r0
   12394:	b	122f4 <close@plt+0x1494>
   12398:	mov	r4, r1
   1239c:	b	122b0 <close@plt+0x1450>
   123a0:	mov	r4, ip
   123a4:	b	1235c <close@plt+0x14fc>
   123a8:	mov	r4, #1
   123ac:	b	12368 <close@plt+0x1508>
   123b0:	ldrb	lr, [r4, #1]!
   123b4:	cmp	lr, #47	; 0x2f
   123b8:	beq	123b0 <close@plt+0x1550>
   123bc:	sub	r6, r4, r5
   123c0:	add	r0, r6, #1
   123c4:	bl	10d04 <malloc@plt>
   123c8:	mov	r2, r6
   123cc:	mov	r1, r5
   123d0:	bl	10c44 <memcpy@plt>
   123d4:	add	r8, r8, #1
   123d8:	strb	sl, [r0, r6]
   123dc:	str	r0, [fp, #4]!
   123e0:	b	12218 <close@plt+0x13b8>
   123e4:	push	{r4, r5, r6, lr}
   123e8:	subs	r4, r0, #0
   123ec:	popeq	{r4, r5, r6, pc}
   123f0:	ldr	r0, [r4]
   123f4:	cmp	r0, #0
   123f8:	beq	12470 <close@plt+0x1610>
   123fc:	bl	10c2c <free@plt>
   12400:	ldr	r0, [r4, #4]
   12404:	cmp	r0, #0
   12408:	beq	12470 <close@plt+0x1610>
   1240c:	bl	10c2c <free@plt>
   12410:	ldr	r0, [r4, #8]
   12414:	cmp	r0, #0
   12418:	beq	12470 <close@plt+0x1610>
   1241c:	bl	10c2c <free@plt>
   12420:	ldr	r0, [r4, #12]
   12424:	cmp	r0, #0
   12428:	beq	12470 <close@plt+0x1610>
   1242c:	bl	10c2c <free@plt>
   12430:	ldr	r0, [r4, #16]
   12434:	cmp	r0, #0
   12438:	beq	12470 <close@plt+0x1610>
   1243c:	bl	10c2c <free@plt>
   12440:	ldr	r0, [r4, #20]
   12444:	cmp	r0, #0
   12448:	beq	12470 <close@plt+0x1610>
   1244c:	bl	10c2c <free@plt>
   12450:	ldr	r0, [r4, #24]
   12454:	add	r5, r4, #24
   12458:	cmp	r0, #0
   1245c:	beq	12470 <close@plt+0x1610>
   12460:	bl	10c2c <free@plt>
   12464:	ldr	r0, [r5, #4]!
   12468:	cmp	r0, #0
   1246c:	bne	12460 <close@plt+0x1600>
   12470:	mov	r0, r4
   12474:	pop	{r4, r5, r6, lr}
   12478:	b	10c2c <free@plt>
   1247c:	ldr	r3, [pc]	; 12484 <close@plt+0x1624>
   12480:	b	12a68 <close@plt+0x1c08>
   12484:	andeq	r5, r1, ip, asr #29
   12488:	push	{r4, r5, lr}
   1248c:	sub	sp, sp, #36	; 0x24
   12490:	ldr	lr, [pc, #700]	; 12754 <close@plt+0x18f4>
   12494:	mov	r4, #1
   12498:	str	r4, [sp, #24]
   1249c:	stm	sp, {r0, r2}
   124a0:	str	r3, [sp, #20]
   124a4:	and	r0, r1, #2
   124a8:	and	r3, r1, #8
   124ac:	mvn	r4, #0
   124b0:	ldr	r1, [lr]
   124b4:	mov	ip, #0
   124b8:	str	r3, [sp, #8]
   124bc:	str	r0, [sp, #12]
   124c0:	str	r1, [sp, #16]
   124c4:	str	ip, [sp, #28]
   124c8:	ldr	r2, [sp, #28]
   124cc:	cmp	r2, #3
   124d0:	bgt	126d8 <close@plt+0x1878>
   124d4:	bl	10dc4 <vfork@plt>
   124d8:	subs	r4, r0, #0
   124dc:	blt	126a0 <close@plt+0x1840>
   124e0:	beq	12520 <close@plt+0x16c0>
   124e4:	ldr	r1, [pc, #616]	; 12754 <close@plt+0x18f4>
   124e8:	ldr	r3, [sp, #52]	; 0x34
   124ec:	ldr	r0, [sp, #16]
   124f0:	cmp	r3, #0
   124f4:	str	r0, [r1]
   124f8:	bne	12740 <close@plt+0x18e0>
   124fc:	ldr	r2, [sp, #56]	; 0x38
   12500:	cmp	r2, #1
   12504:	bne	12720 <close@plt+0x18c0>
   12508:	ldr	ip, [sp, #60]	; 0x3c
   1250c:	cmp	ip, #2
   12510:	bne	12700 <close@plt+0x18a0>
   12514:	mov	r0, r4
   12518:	add	sp, sp, #36	; 0x24
   1251c:	pop	{r4, r5, pc}
   12520:	ldr	lr, [sp, #52]	; 0x34
   12524:	cmp	lr, #0
   12528:	bne	12670 <close@plt+0x1810>
   1252c:	ldr	r4, [sp, #56]	; 0x38
   12530:	cmp	r4, #1
   12534:	bne	12648 <close@plt+0x17e8>
   12538:	ldr	r1, [sp, #60]	; 0x3c
   1253c:	cmp	r1, #2
   12540:	bne	12620 <close@plt+0x17c0>
   12544:	ldr	r2, [sp, #64]	; 0x40
   12548:	cmp	r2, #0
   1254c:	bge	125f4 <close@plt+0x1794>
   12550:	bl	10d94 <__errno_location@plt>
   12554:	ldr	r5, [sp, #8]
   12558:	cmp	r5, #0
   1255c:	mov	r4, r0
   12560:	bne	125c8 <close@plt+0x1768>
   12564:	ldr	ip, [sp, #48]	; 0x30
   12568:	ldr	lr, [sp, #12]
   1256c:	cmp	ip, #0
   12570:	ldr	r5, [sp, #4]
   12574:	ldrne	ip, [pc, #472]	; 12754 <close@plt+0x18f4>
   12578:	ldrne	r3, [sp, #48]	; 0x30
   1257c:	ldr	r1, [sp, #20]
   12580:	strne	r3, [ip]
   12584:	cmp	lr, #0
   12588:	mov	r0, r5
   1258c:	bne	125ac <close@plt+0x174c>
   12590:	bl	10d88 <execv@plt>
   12594:	ldr	r0, [sp]
   12598:	ldr	r3, [r4]
   1259c:	mov	r1, r5
   125a0:	ldr	r0, [r0, #4]
   125a4:	ldr	r2, [pc, #428]	; 12758 <close@plt+0x18f8>
   125a8:	bl	1276c <close@plt+0x190c>
   125ac:	bl	10c50 <execvp@plt>
   125b0:	ldr	r2, [sp]
   125b4:	ldr	r3, [r4]
   125b8:	mov	r1, r5
   125bc:	ldr	r0, [r2, #4]
   125c0:	ldr	r2, [pc, #404]	; 1275c <close@plt+0x18fc>
   125c4:	bl	1276c <close@plt+0x190c>
   125c8:	mov	r1, #2
   125cc:	mov	r0, #1
   125d0:	bl	10c80 <dup2@plt>
   125d4:	cmp	r0, #0
   125d8:	bge	12564 <close@plt+0x1704>
   125dc:	ldr	r3, [r4]
   125e0:	ldr	r4, [sp]
   125e4:	ldr	r1, [sp, #4]
   125e8:	ldr	r2, [pc, #368]	; 12760 <close@plt+0x1900>
   125ec:	ldr	r0, [r4, #4]
   125f0:	bl	1276c <close@plt+0x190c>
   125f4:	ldr	r0, [sp, #64]	; 0x40
   125f8:	bl	10e60 <close@plt>
   125fc:	cmp	r0, #0
   12600:	bge	12550 <close@plt+0x16f0>
   12604:	bl	10d94 <__errno_location@plt>
   12608:	ldr	ip, [sp]
   1260c:	ldr	r1, [sp, #4]
   12610:	ldr	r2, [pc, #332]	; 12764 <close@plt+0x1904>
   12614:	ldr	r3, [r0]
   12618:	ldr	r0, [ip, #4]
   1261c:	bl	1276c <close@plt+0x190c>
   12620:	mov	r1, #2
   12624:	ldr	r0, [sp, #60]	; 0x3c
   12628:	bl	10c80 <dup2@plt>
   1262c:	cmp	r0, #0
   12630:	blt	12684 <close@plt+0x1824>
   12634:	ldr	r0, [sp, #60]	; 0x3c
   12638:	bl	10e60 <close@plt>
   1263c:	cmp	r0, #0
   12640:	bge	12544 <close@plt+0x16e4>
   12644:	b	12604 <close@plt+0x17a4>
   12648:	mov	r1, #1
   1264c:	ldr	r0, [sp, #56]	; 0x38
   12650:	bl	10c80 <dup2@plt>
   12654:	cmp	r0, #0
   12658:	blt	12684 <close@plt+0x1824>
   1265c:	ldr	r0, [sp, #56]	; 0x38
   12660:	bl	10e60 <close@plt>
   12664:	cmp	r0, #0
   12668:	bge	12538 <close@plt+0x16d8>
   1266c:	b	12604 <close@plt+0x17a4>
   12670:	mov	r1, r4
   12674:	ldr	r0, [sp, #52]	; 0x34
   12678:	bl	10c80 <dup2@plt>
   1267c:	cmp	r0, #0
   12680:	bge	126c4 <close@plt+0x1864>
   12684:	bl	10d94 <__errno_location@plt>
   12688:	ldr	r5, [sp]
   1268c:	ldr	r1, [sp, #4]
   12690:	ldr	r2, [pc, #200]	; 12760 <close@plt+0x1900>
   12694:	ldr	r3, [r0]
   12698:	ldr	r0, [r5, #4]
   1269c:	bl	1276c <close@plt+0x190c>
   126a0:	ldr	r0, [sp, #24]
   126a4:	bl	10c5c <sleep@plt>
   126a8:	ldr	r5, [sp, #24]
   126ac:	lsl	ip, r5, #1
   126b0:	str	ip, [sp, #24]
   126b4:	ldr	r3, [sp, #28]
   126b8:	add	r0, r3, #1
   126bc:	str	r0, [sp, #28]
   126c0:	b	124c8 <close@plt+0x1668>
   126c4:	ldr	r0, [sp, #52]	; 0x34
   126c8:	bl	10e60 <close@plt>
   126cc:	cmp	r0, #0
   126d0:	bge	1252c <close@plt+0x16cc>
   126d4:	b	12604 <close@plt+0x17a4>
   126d8:	cmn	r4, #1
   126dc:	bne	124e4 <close@plt+0x1684>
   126e0:	bl	10d94 <__errno_location@plt>
   126e4:	ldr	r5, [pc, #124]	; 12768 <close@plt+0x1908>
   126e8:	ldr	r1, [sp, #72]	; 0x48
   126ec:	ldr	r3, [sp, #68]	; 0x44
   126f0:	ldr	lr, [r0]
   126f4:	str	lr, [r1]
   126f8:	str	r5, [r3]
   126fc:	b	12514 <close@plt+0x16b4>
   12700:	ldr	r0, [sp, #60]	; 0x3c
   12704:	bl	10e60 <close@plt>
   12708:	cmp	r0, #0
   1270c:	bge	12514 <close@plt+0x16b4>
   12710:	bl	10d94 <__errno_location@plt>
   12714:	mvn	r4, #0
   12718:	ldr	r5, [pc, #68]	; 12764 <close@plt+0x1904>
   1271c:	b	126e8 <close@plt+0x1888>
   12720:	ldr	r0, [sp, #56]	; 0x38
   12724:	bl	10e60 <close@plt>
   12728:	cmp	r0, #0
   1272c:	bge	12508 <close@plt+0x16a8>
   12730:	bl	10d94 <__errno_location@plt>
   12734:	ldr	r5, [pc, #40]	; 12764 <close@plt+0x1904>
   12738:	mvn	r4, #0
   1273c:	b	126e8 <close@plt+0x1888>
   12740:	ldr	r0, [sp, #52]	; 0x34
   12744:	bl	10e60 <close@plt>
   12748:	cmp	r0, #0
   1274c:	bge	124fc <close@plt+0x169c>
   12750:	b	12730 <close@plt+0x18d0>
   12754:	andeq	r7, r2, r8, lsl #2
   12758:	strdeq	r5, [r1], -r8
   1275c:	andeq	r5, r1, r0, lsl pc
   12760:	andeq	r5, r1, r0, lsl #30
   12764:	andeq	r5, r1, r8, lsl #30
   12768:	strdeq	r5, [r1], -r0
   1276c:	push	{r7, lr}
   12770:	mov	r5, r3
   12774:	mov	r7, r1
   12778:	mov	r6, r2
   1277c:	mov	r4, r0
   12780:	bl	10d70 <strlen@plt>
   12784:	mov	r1, r4
   12788:	mov	r2, r0
   1278c:	mov	r0, #2
   12790:	bl	10db8 <write@plt>
   12794:	mov	r2, #24
   12798:	ldr	r1, [pc, #188]	; 1285c <close@plt+0x19fc>
   1279c:	mov	r8, r0
   127a0:	mov	r0, #2
   127a4:	bl	10db8 <write@plt>
   127a8:	lsr	r1, r0, #31
   127ac:	mov	r0, r7
   127b0:	orr	r4, r1, r8, lsr #31
   127b4:	bl	10d70 <strlen@plt>
   127b8:	mov	r1, r7
   127bc:	mov	r2, r0
   127c0:	mov	r0, #2
   127c4:	bl	10db8 <write@plt>
   127c8:	mov	r2, #3
   127cc:	ldr	r1, [pc, #140]	; 12860 <close@plt+0x1a00>
   127d0:	orr	r7, r4, r0, lsr #31
   127d4:	mov	r0, #2
   127d8:	bl	10db8 <write@plt>
   127dc:	orr	r8, r7, r0, lsr #31
   127e0:	mov	r0, r6
   127e4:	bl	10d70 <strlen@plt>
   127e8:	mov	r1, r6
   127ec:	mov	r2, r0
   127f0:	mov	r0, #2
   127f4:	bl	10db8 <write@plt>
   127f8:	mov	r2, #2
   127fc:	ldr	r1, [pc, #96]	; 12864 <close@plt+0x1a04>
   12800:	orr	r6, r8, r0, lsr #31
   12804:	mov	r0, r2
   12808:	bl	10db8 <write@plt>
   1280c:	orr	r4, r6, r0, lsr #31
   12810:	mov	r0, r5
   12814:	bl	10fbc <close@plt+0x15c>
   12818:	mov	r7, r0
   1281c:	mov	r0, r5
   12820:	bl	10fbc <close@plt+0x15c>
   12824:	bl	10d70 <strlen@plt>
   12828:	mov	r1, r7
   1282c:	mov	r2, r0
   12830:	mov	r0, #2
   12834:	bl	10db8 <write@plt>
   12838:	mov	r2, #1
   1283c:	ldr	r1, [pc, #36]	; 12868 <close@plt+0x1a08>
   12840:	orr	r5, r4, r0, lsr #31
   12844:	mov	r0, #2
   12848:	bl	10db8 <write@plt>
   1284c:	orrs	r3, r5, r0, lsr #31
   12850:	mvneq	r0, #0
   12854:	mvnne	r0, #1
   12858:	bl	10c38 <_exit@plt>
   1285c:	andeq	r5, r1, r8, lsl pc
   12860:	andeq	r5, r1, r4, lsr pc
   12864:	andeq	r5, r1, r8, lsr pc
   12868:	andeq	r5, r1, ip, lsr lr
   1286c:	push	{r4, r5, r6, lr}
   12870:	sub	sp, sp, #72	; 0x48
   12874:	mov	r5, r1
   12878:	ldr	r0, [sp, #88]	; 0x58
   1287c:	mov	r6, r2
   12880:	cmp	r0, #0
   12884:	mov	r4, r3
   12888:	bne	128b8 <close@plt+0x1a58>
   1288c:	cmp	r3, #0
   12890:	bne	1290c <close@plt+0x1aac>
   12894:	mov	r1, r2
   12898:	mov	r0, r5
   1289c:	mov	r2, r3
   128a0:	bl	10cbc <waitpid@plt>
   128a4:	cmp	r0, #0
   128a8:	blt	128e8 <close@plt+0x1a88>
   128ac:	mov	r0, r4
   128b0:	add	sp, sp, #72	; 0x48
   128b4:	pop	{r4, r5, r6, pc}
   128b8:	mov	r1, #15
   128bc:	mov	r0, r5
   128c0:	bl	10d4c <kill@plt>
   128c4:	cmp	r4, #0
   128c8:	bne	1290c <close@plt+0x1aac>
   128cc:	mov	r2, r4
   128d0:	mov	r1, r6
   128d4:	mov	r0, r5
   128d8:	bl	10cbc <waitpid@plt>
   128dc:	cmp	r0, #0
   128e0:	movge	r4, #0
   128e4:	bge	128ac <close@plt+0x1a4c>
   128e8:	bl	10d94 <__errno_location@plt>
   128ec:	ldr	r6, [sp, #96]	; 0x60
   128f0:	ldr	ip, [sp, #92]	; 0x5c
   128f4:	ldr	r5, [pc, #72]	; 12944 <close@plt+0x1ae4>
   128f8:	mvn	r4, #0
   128fc:	ldr	r0, [r0]
   12900:	str	r0, [r6]
   12904:	str	r5, [ip]
   12908:	b	128ac <close@plt+0x1a4c>
   1290c:	mov	r1, r6
   12910:	mov	r3, sp
   12914:	mov	r2, #0
   12918:	mov	r0, r5
   1291c:	bl	10d34 <wait4@plt>
   12920:	ldr	ip, [sp, #4]
   12924:	ldr	r1, [sp, #8]
   12928:	ldr	r2, [sp, #12]
   1292c:	ldr	r3, [sp]
   12930:	str	ip, [r4, #4]
   12934:	str	r1, [r4, #8]
   12938:	str	r2, [r4, #12]
   1293c:	str	r3, [r4]
   12940:	b	128dc <close@plt+0x1a7c>
   12944:	andeq	r5, r1, ip, lsr pc
   12948:	bx	lr
   1294c:	push	{r4, lr}
   12950:	subs	r4, r0, #0
   12954:	beq	1296c <close@plt+0x1b0c>
   12958:	bl	10d04 <malloc@plt>
   1295c:	cmp	r0, #0
   12960:	popne	{r4, pc}
   12964:	mov	r0, r4
   12968:	bl	10f24 <close@plt+0xc4>
   1296c:	mov	r0, #1
   12970:	bl	10d04 <malloc@plt>
   12974:	cmp	r0, #0
   12978:	popne	{r4, pc}
   1297c:	mov	r4, #1
   12980:	b	12964 <close@plt+0x1b04>
   12984:	cmp	r1, #0
   12988:	cmpne	r0, #0
   1298c:	push	{r4, r5, r6, lr}
   12990:	beq	129b0 <close@plt+0x1b50>
   12994:	mov	r5, r0
   12998:	mov	r4, r1
   1299c:	bl	10c08 <calloc@plt>
   129a0:	cmp	r0, #0
   129a4:	popne	{r4, r5, r6, pc}
   129a8:	mul	r0, r4, r5
   129ac:	bl	10f24 <close@plt+0xc4>
   129b0:	mov	r1, #1
   129b4:	mov	r0, r1
   129b8:	bl	10c08 <calloc@plt>
   129bc:	cmp	r0, #0
   129c0:	popne	{r4, r5, r6, pc}
   129c4:	mov	r4, #1
   129c8:	mov	r5, r4
   129cc:	b	129a8 <close@plt+0x1b48>
   129d0:	push	{r4, lr}
   129d4:	subs	r4, r1, #0
   129d8:	moveq	r4, #1
   129dc:	cmp	r0, #0
   129e0:	bne	129fc <close@plt+0x1b9c>
   129e4:	mov	r0, r4
   129e8:	bl	10d04 <malloc@plt>
   129ec:	cmp	r0, #0
   129f0:	popne	{r4, pc}
   129f4:	mov	r0, r4
   129f8:	bl	10f24 <close@plt+0xc4>
   129fc:	mov	r1, r4
   12a00:	bl	10c8c <realloc@plt>
   12a04:	cmp	r0, #0
   12a08:	popne	{r4, pc}
   12a0c:	b	129f4 <close@plt+0x1b94>
   12a10:	ldrb	r3, [r0]
   12a14:	cmp	r3, #0
   12a18:	bxeq	lr
   12a1c:	add	r2, r0, #1
   12a20:	cmp	r3, #47	; 0x2f
   12a24:	mov	r1, r2
   12a28:	ldrb	r3, [r2], #1
   12a2c:	moveq	r0, r1
   12a30:	cmp	r3, #0
   12a34:	bne	12a20 <close@plt+0x1bc0>
   12a38:	bx	lr
   12a3c:	b	12a10 <close@plt+0x1bb0>
   12a40:	push	{r4, lr}
   12a44:	sub	sp, sp, #4096	; 0x1000
   12a48:	mov	r1, sp
   12a4c:	mov	r4, r0
   12a50:	bl	10e54 <realpath@plt>
   12a54:	cmp	r0, #0
   12a58:	moveq	r0, r4
   12a5c:	bl	10c74 <strdup@plt>
   12a60:	add	sp, sp, #4096	; 0x1000
   12a64:	pop	{r4, pc}
   12a68:	push	{r4, r5, r6, r7, r8, lr}
   12a6c:	mov	r8, r0
   12a70:	mov	r0, #76	; 0x4c
   12a74:	mov	r7, r1
   12a78:	mov	r6, r2
   12a7c:	mov	r5, r3
   12a80:	bl	1294c <close@plt+0x1aec>
   12a84:	mvn	r4, #0
   12a88:	mov	lr, #0
   12a8c:	str	r8, [r0]
   12a90:	str	r7, [r0, #4]
   12a94:	str	r6, [r0, #8]
   12a98:	str	r5, [r0, #68]	; 0x44
   12a9c:	str	r4, [r0, #24]
   12aa0:	str	lr, [r0, #12]
   12aa4:	str	lr, [r0, #16]
   12aa8:	str	lr, [r0, #20]
   12aac:	str	lr, [r0, #28]
   12ab0:	str	lr, [r0, #32]
   12ab4:	str	lr, [r0, #36]	; 0x24
   12ab8:	str	lr, [r0, #40]	; 0x28
   12abc:	str	lr, [r0, #44]	; 0x2c
   12ac0:	str	lr, [r0, #48]	; 0x30
   12ac4:	str	lr, [r0, #52]	; 0x34
   12ac8:	str	lr, [r0, #56]	; 0x38
   12acc:	str	lr, [r0, #60]	; 0x3c
   12ad0:	str	lr, [r0, #64]	; 0x40
   12ad4:	str	lr, [r0, #72]	; 0x48
   12ad8:	pop	{r4, r5, r6, r7, r8, pc}
   12adc:	ldr	ip, [r0, #48]	; 0x30
   12ae0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12ae4:	sub	sp, sp, #52	; 0x34
   12ae8:	cmp	ip, #0
   12aec:	mov	r4, r0
   12af0:	mov	r5, r1
   12af4:	mov	r9, r2
   12af8:	mov	sl, r3
   12afc:	ldr	r7, [sp, #92]	; 0x5c
   12b00:	bne	12bd8 <close@plt+0x1d78>
   12b04:	ldr	r6, [r0, #16]
   12b08:	cmp	r6, #0
   12b0c:	bne	12f70 <close@plt+0x2110>
   12b10:	ldr	r6, [r0, #12]
   12b14:	cmp	r6, #0
   12b18:	blt	12f58 <close@plt+0x20f8>
   12b1c:	ands	r8, r1, #1
   12b20:	beq	12f04 <close@plt+0x20a4>
   12b24:	ldr	ip, [sp, #88]	; 0x58
   12b28:	cmp	ip, #0
   12b2c:	bne	12e9c <close@plt+0x203c>
   12b30:	mvn	fp, #0
   12b34:	cmp	r7, #0
   12b38:	str	fp, [r0, #12]
   12b3c:	bne	12e18 <close@plt+0x1fb8>
   12b40:	ldr	ip, [r0, #24]
   12b44:	cmn	ip, #1
   12b48:	bne	12dfc <close@plt+0x1f9c>
   12b4c:	ands	r7, r1, #64	; 0x40
   12b50:	ldr	lr, [r0, #68]	; 0x44
   12b54:	bne	12dc8 <close@plt+0x1f68>
   12b58:	ldr	fp, [r0]
   12b5c:	tst	fp, #2
   12b60:	beq	12dc0 <close@plt+0x1f60>
   12b64:	ldr	r5, [sp, #96]	; 0x60
   12b68:	str	ip, [sp, #16]
   12b6c:	add	r9, sp, #36	; 0x24
   12b70:	mov	ip, #1
   12b74:	mov	sl, #2
   12b78:	str	r9, [sp, #20]
   12b7c:	str	r5, [sp, #24]
   12b80:	str	r6, [sp, #4]
   12b84:	str	r7, [sp]
   12b88:	str	sl, [sp, #12]
   12b8c:	str	ip, [sp, #8]
   12b90:	ldr	fp, [lr, #8]
   12b94:	blx	fp
   12b98:	subs	r9, r0, #0
   12b9c:	blt	12d28 <close@plt+0x1ec8>
   12ba0:	ldr	r6, [r4, #28]
   12ba4:	ldr	r0, [r4, #32]
   12ba8:	add	r8, r6, #1
   12bac:	str	r8, [r4, #28]
   12bb0:	lsl	r1, r8, #2
   12bb4:	bl	129d0 <close@plt+0x1b70>
   12bb8:	ldr	ip, [r4, #28]
   12bbc:	str	r0, [r4, #32]
   12bc0:	mov	sl, r0
   12bc4:	sub	r4, ip, #-1073741823	; 0xc0000001
   12bc8:	mov	r0, #0
   12bcc:	str	r9, [sl, r4, lsl #2]
   12bd0:	add	sp, sp, #52	; 0x34
   12bd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12bd8:	mov	r0, ip
   12bdc:	bl	10ddc <fclose@plt>
   12be0:	cmn	r0, #1
   12be4:	ldreq	r0, [pc, #1284]	; 130f0 <close@plt+0x2290>
   12be8:	streq	r0, [sp, #36]	; 0x24
   12bec:	beq	12d20 <close@plt+0x1ec0>
   12bf0:	ldr	r2, [r4, #16]
   12bf4:	mov	r1, #0
   12bf8:	cmp	r2, r1
   12bfc:	str	r1, [r4, #48]	; 0x30
   12c00:	bne	12f70 <close@plt+0x2110>
   12c04:	ldr	r6, [r4, #12]
   12c08:	cmp	r6, #0
   12c0c:	blt	12f58 <close@plt+0x20f8>
   12c10:	ands	r8, r5, #1
   12c14:	beq	12f04 <close@plt+0x20a4>
   12c18:	ldr	r3, [sp, #88]	; 0x58
   12c1c:	cmp	r3, #0
   12c20:	bne	12e9c <close@plt+0x203c>
   12c24:	mvn	lr, #0
   12c28:	str	lr, [r4, #12]
   12c2c:	cmp	r7, #0
   12c30:	bne	12e18 <close@plt+0x1fb8>
   12c34:	ldr	r7, [r4, #24]
   12c38:	cmn	r7, #1
   12c3c:	bne	12dfc <close@plt+0x1f9c>
   12c40:	tst	r5, #64	; 0x40
   12c44:	ldr	lr, [r4, #68]	; 0x44
   12c48:	moveq	fp, #2
   12c4c:	bne	12dc8 <close@plt+0x1f68>
   12c50:	ldr	r3, [r4]
   12c54:	tst	r3, #2
   12c58:	beq	12db8 <close@plt+0x1f58>
   12c5c:	ldr	ip, [r4, #12]
   12c60:	ldr	r2, [sp, #96]	; 0x60
   12c64:	add	r0, sp, #36	; 0x24
   12c68:	mov	r7, #0
   12c6c:	str	r2, [sp, #24]
   12c70:	str	r0, [sp, #20]
   12c74:	stmib	sp, {r6, r8, fp, ip}
   12c78:	mov	r2, r9
   12c7c:	mov	r1, r5
   12c80:	str	r7, [sp]
   12c84:	mov	r3, sl
   12c88:	mov	r0, r4
   12c8c:	ldr	r5, [lr, #8]
   12c90:	blx	r5
   12c94:	subs	r9, r0, #0
   12c98:	bge	12ba0 <close@plt+0x1d40>
   12c9c:	cmp	r6, #0
   12ca0:	beq	12cc0 <close@plt+0x1e60>
   12ca4:	mov	r7, #0
   12ca8:	ldr	lr, [r4, #68]	; 0x44
   12cac:	mov	r1, r6
   12cb0:	mov	r0, r4
   12cb4:	ldr	r5, [lr, #12]
   12cb8:	blx	r5
   12cbc:	mov	r6, r7
   12cc0:	mvn	r7, r8
   12cc4:	cmp	r8, #1
   12cc8:	lsr	r9, r7, #31
   12ccc:	moveq	r9, #0
   12cd0:	cmp	r9, #0
   12cd4:	beq	12cec <close@plt+0x1e8c>
   12cd8:	ldr	sl, [r4, #68]	; 0x44
   12cdc:	mov	r1, r8
   12ce0:	mov	r0, r4
   12ce4:	ldr	r8, [sl, #12]
   12ce8:	blx	r8
   12cec:	mvn	ip, fp
   12cf0:	cmp	fp, #2
   12cf4:	lsr	r1, ip, #31
   12cf8:	moveq	r1, #0
   12cfc:	cmp	r1, #0
   12d00:	beq	12d18 <close@plt+0x1eb8>
   12d04:	ldr	r3, [r4, #68]	; 0x44
   12d08:	mov	r0, r4
   12d0c:	mov	r1, fp
   12d10:	ldr	r4, [r3, #12]
   12d14:	blx	r4
   12d18:	cmp	r6, #0
   12d1c:	bne	12dac <close@plt+0x1f4c>
   12d20:	ldr	r0, [sp, #36]	; 0x24
   12d24:	b	12bd0 <close@plt+0x1d70>
   12d28:	cmp	r6, #0
   12d2c:	beq	12d20 <close@plt+0x1ec0>
   12d30:	mov	r3, #0
   12d34:	str	r3, [sp, #88]	; 0x58
   12d38:	mov	fp, #2
   12d3c:	b	12ca8 <close@plt+0x1e48>
   12d40:	ldr	r1, [sp, #88]	; 0x58
   12d44:	mov	r2, #0
   12d48:	ldr	r0, [r4, #8]
   12d4c:	bl	11f58 <close@plt+0x10f8>
   12d50:	ldr	r8, [r4, #68]	; 0x44
   12d54:	lsr	r3, r5, #8
   12d58:	lsr	r2, r5, #5
   12d5c:	ldr	ip, [r8, #4]
   12d60:	and	r3, r3, #1
   12d64:	and	r2, r2, #1
   12d68:	str	r0, [sp, #88]	; 0x58
   12d6c:	mvn	r0, #0
   12d70:	str	r0, [r4, #12]
   12d74:	ldr	r1, [sp, #88]	; 0x58
   12d78:	mov	r0, r4
   12d7c:	blx	ip
   12d80:	subs	r8, r0, #0
   12d84:	bge	12f4c <close@plt+0x20ec>
   12d88:	bl	10d94 <__errno_location@plt>
   12d8c:	ldr	fp, [sp, #96]	; 0x60
   12d90:	ldr	r1, [pc, #860]	; 130f4 <close@plt+0x2294>
   12d94:	cmp	r6, #0
   12d98:	str	r1, [sp, #36]	; 0x24
   12d9c:	movne	r7, #1
   12da0:	ldr	r5, [r0]
   12da4:	str	r5, [fp]
   12da8:	bne	12efc <close@plt+0x209c>
   12dac:	ldr	r0, [sp, #88]	; 0x58
   12db0:	bl	10c2c <free@plt>
   12db4:	b	12d20 <close@plt+0x1ec0>
   12db8:	mvn	ip, #0
   12dbc:	b	12c60 <close@plt+0x1e00>
   12dc0:	mov	fp, #2
   12dc4:	b	12c60 <close@plt+0x1e00>
   12dc8:	lsr	r0, r5, #7
   12dcc:	and	r2, r0, #1
   12dd0:	ldr	r3, [lr, #20]
   12dd4:	add	r1, sp, #40	; 0x28
   12dd8:	mov	r0, r4
   12ddc:	blx	r3
   12de0:	cmp	r0, #0
   12de4:	blt	12e7c <close@plt+0x201c>
   12de8:	ldr	r2, [sp, #40]	; 0x28
   12dec:	ldr	fp, [sp, #44]	; 0x2c
   12df0:	str	r2, [r4, #24]
   12df4:	ldr	lr, [r4, #68]	; 0x44
   12df8:	b	12c50 <close@plt+0x1df0>
   12dfc:	ldr	r2, [pc, #756]	; 130f8 <close@plt+0x2298>
   12e00:	str	r2, [sp, #36]	; 0x24
   12e04:	ldr	r2, [sp, #96]	; 0x60
   12e08:	mov	fp, #0
   12e0c:	str	fp, [r2]
   12e10:	mvn	fp, #0
   12e14:	b	12c9c <close@plt+0x1e3c>
   12e18:	tst	r5, #64	; 0x40
   12e1c:	ldrne	r2, [pc, #728]	; 130fc <close@plt+0x229c>
   12e20:	bne	12e00 <close@plt+0x1fa0>
   12e24:	ldr	r1, [r4, #24]
   12e28:	cmn	r1, #1
   12e2c:	bne	12dfc <close@plt+0x1f9c>
   12e30:	ldr	fp, [r4, #68]	; 0x44
   12e34:	lsr	lr, r5, #9
   12e38:	lsr	r0, r5, #7
   12e3c:	mov	r1, r7
   12e40:	and	r2, r0, #1
   12e44:	ldr	r7, [fp, #4]
   12e48:	and	r3, lr, #1
   12e4c:	mov	r0, r4
   12e50:	blx	r7
   12e54:	subs	fp, r0, #0
   12e58:	ldrge	lr, [r4, #68]	; 0x44
   12e5c:	bge	12c50 <close@plt+0x1df0>
   12e60:	bl	10d94 <__errno_location@plt>
   12e64:	ldr	r1, [pc, #660]	; 13100 <close@plt+0x22a0>
   12e68:	str	r1, [sp, #36]	; 0x24
   12e6c:	ldr	r3, [r0]
   12e70:	ldr	r0, [sp, #96]	; 0x60
   12e74:	str	r3, [r0]
   12e78:	b	12c9c <close@plt+0x1e3c>
   12e7c:	bl	10d94 <__errno_location@plt>
   12e80:	ldr	ip, [sp, #96]	; 0x60
   12e84:	ldr	r9, [pc, #632]	; 13104 <close@plt+0x22a4>
   12e88:	mvn	fp, #0
   12e8c:	str	r9, [sp, #36]	; 0x24
   12e90:	ldr	sl, [r0]
   12e94:	str	sl, [ip]
   12e98:	b	12c9c <close@plt+0x1e3c>
   12e9c:	tst	r5, #4
   12ea0:	mvneq	r3, #0
   12ea4:	streq	r3, [r4, #12]
   12ea8:	lsreq	fp, r5, #5
   12eac:	bne	12d40 <close@plt+0x1ee0>
   12eb0:	ldr	r8, [r4, #68]	; 0x44
   12eb4:	lsr	lr, r5, #8
   12eb8:	and	r2, fp, #1
   12ebc:	ldr	ip, [r8, #4]
   12ec0:	and	r3, lr, #1
   12ec4:	ldr	r1, [sp, #88]	; 0x58
   12ec8:	mov	r0, r4
   12ecc:	blx	ip
   12ed0:	subs	r8, r0, #0
   12ed4:	bge	12c2c <close@plt+0x1dcc>
   12ed8:	bl	10d94 <__errno_location@plt>
   12edc:	ldr	sl, [sp, #96]	; 0x60
   12ee0:	ldr	fp, [pc, #524]	; 130f4 <close@plt+0x2294>
   12ee4:	cmp	r6, #0
   12ee8:	str	fp, [sp, #36]	; 0x24
   12eec:	movne	r7, #0
   12ef0:	ldr	r9, [r0]
   12ef4:	str	r9, [sl]
   12ef8:	beq	12d20 <close@plt+0x1ec0>
   12efc:	mvn	fp, #0
   12f00:	b	12ca8 <close@plt+0x1e48>
   12f04:	ldr	fp, [r4]
   12f08:	ands	r8, fp, #2
   12f0c:	beq	12fc8 <close@plt+0x2168>
   12f10:	ldr	r1, [r4, #68]	; 0x44
   12f14:	lsr	fp, r5, #5
   12f18:	and	r2, fp, #1
   12f1c:	ldr	ip, [r1, #20]
   12f20:	mov	r0, r4
   12f24:	add	r1, sp, #40	; 0x28
   12f28:	blx	ip
   12f2c:	cmp	r0, #0
   12f30:	blt	130a4 <close@plt+0x2244>
   12f34:	ldr	r8, [sp, #44]	; 0x2c
   12f38:	ldr	lr, [sp, #40]	; 0x28
   12f3c:	cmp	r8, #0
   12f40:	str	lr, [r4, #12]
   12f44:	bge	12c2c <close@plt+0x1dcc>
   12f48:	b	12eb0 <close@plt+0x2050>
   12f4c:	ldr	r0, [sp, #88]	; 0x58
   12f50:	bl	10c2c <free@plt>
   12f54:	b	12c2c <close@plt+0x1dcc>
   12f58:	ldr	r7, [sp, #96]	; 0x60
   12f5c:	ldr	r2, [pc, #420]	; 13108 <close@plt+0x22a8>
   12f60:	mov	r4, #0
   12f64:	str	r2, [sp, #36]	; 0x24
   12f68:	str	r4, [r7]
   12f6c:	b	12d20 <close@plt+0x1ec0>
   12f70:	ldr	r3, [sp, #96]	; 0x60
   12f74:	add	r2, sp, #36	; 0x24
   12f78:	mov	r1, #0
   12f7c:	mov	r0, r4
   12f80:	bl	13848 <close@plt+0x29e8>
   12f84:	cmp	r0, #0
   12f88:	beq	12d20 <close@plt+0x1ec0>
   12f8c:	ldr	r8, [r4, #68]	; 0x44
   12f90:	lsr	lr, r5, #4
   12f94:	and	r2, lr, #1
   12f98:	ldr	r6, [r8]
   12f9c:	ldr	r1, [r4, #16]
   12fa0:	mov	r0, r4
   12fa4:	blx	r6
   12fa8:	subs	r6, r0, #0
   12fac:	blt	130c0 <close@plt+0x2260>
   12fb0:	ldr	ip, [r4, #20]
   12fb4:	cmp	ip, #0
   12fb8:	bne	130dc <close@plt+0x227c>
   12fbc:	mov	r0, #0
   12fc0:	str	r0, [r4, #16]
   12fc4:	b	12c10 <close@plt+0x1db0>
   12fc8:	ldr	r2, [sp, #88]	; 0x58
   12fcc:	mov	r1, r5
   12fd0:	add	r0, r4, #8
   12fd4:	bl	11038 <close@plt+0x1d8>
   12fd8:	subs	fp, r0, #0
   12fdc:	beq	13014 <close@plt+0x21b4>
   12fe0:	ldr	r2, [sp, #88]	; 0x58
   12fe4:	ldr	r3, [r4]
   12fe8:	cmp	r2, fp
   12fec:	and	r0, r3, #4
   12ff0:	beq	1303c <close@plt+0x21dc>
   12ff4:	cmp	r0, #0
   12ff8:	movne	r8, #1
   12ffc:	beq	13080 <close@plt+0x2220>
   13000:	str	fp, [r4, #16]
   13004:	str	fp, [sp, #88]	; 0x58
   13008:	str	r8, [r4, #20]
   1300c:	lsr	fp, r5, #5
   13010:	b	12eb0 <close@plt+0x2050>
   13014:	ldr	r7, [sp, #96]	; 0x60
   13018:	ldr	r5, [pc, #236]	; 1310c <close@plt+0x22ac>
   1301c:	str	fp, [sp, #88]	; 0x58
   13020:	str	fp, [r7]
   13024:	str	r5, [sp, #36]	; 0x24
   13028:	cmp	r6, #0
   1302c:	mvnne	fp, #0
   13030:	movne	r8, fp
   13034:	bne	12ca4 <close@plt+0x1e44>
   13038:	b	12d20 <close@plt+0x1ec0>
   1303c:	cmp	r0, #0
   13040:	bne	13000 <close@plt+0x21a0>
   13044:	ldr	r1, [r4, #60]	; 0x3c
   13048:	ldr	r0, [r4, #64]	; 0x40
   1304c:	add	ip, r1, #1
   13050:	str	ip, [r4, #60]	; 0x3c
   13054:	lsl	r1, ip, #2
   13058:	bl	129d0 <close@plt+0x1b70>
   1305c:	str	r0, [r4, #64]	; 0x40
   13060:	mov	r0, fp
   13064:	bl	14504 <close@plt+0x36a4>
   13068:	mov	r2, r0
   1306c:	ldr	r0, [r4, #60]	; 0x3c
   13070:	ldr	r1, [r4, #64]	; 0x40
   13074:	sub	ip, r0, #-1073741823	; 0xc0000001
   13078:	str	r2, [r1, ip, lsl #2]
   1307c:	b	13000 <close@plt+0x21a0>
   13080:	ldr	lr, [r4, #60]	; 0x3c
   13084:	ldr	r0, [r4, #64]	; 0x40
   13088:	add	r3, lr, #1
   1308c:	str	r3, [r4, #60]	; 0x3c
   13090:	lsl	r1, r3, #2
   13094:	bl	129d0 <close@plt+0x1b70>
   13098:	mov	r2, fp
   1309c:	str	r0, [r4, #64]	; 0x40
   130a0:	b	1306c <close@plt+0x220c>
   130a4:	bl	10d94 <__errno_location@plt>
   130a8:	ldr	sl, [sp, #96]	; 0x60
   130ac:	ldr	r9, [pc, #80]	; 13104 <close@plt+0x22a4>
   130b0:	str	r9, [sp, #36]	; 0x24
   130b4:	ldr	r5, [r0]
   130b8:	str	r5, [sl]
   130bc:	b	13028 <close@plt+0x21c8>
   130c0:	bl	10d94 <__errno_location@plt>
   130c4:	ldr	fp, [sp, #96]	; 0x60
   130c8:	ldr	r6, [pc, #64]	; 13110 <close@plt+0x22b0>
   130cc:	str	r6, [sp, #36]	; 0x24
   130d0:	ldr	r0, [r0]
   130d4:	str	r0, [fp]
   130d8:	b	12d20 <close@plt+0x1ec0>
   130dc:	ldr	r0, [r4, #16]
   130e0:	bl	10c2c <free@plt>
   130e4:	mov	r3, #0
   130e8:	str	r3, [r4, #20]
   130ec:	b	12fbc <close@plt+0x215c>
   130f0:	andeq	r5, r1, r8, lsr #31
   130f4:	muleq	r1, r0, r0
   130f8:	andeq	r6, r1, ip, asr #32
   130fc:	andeq	r6, r1, ip, lsl r0
   13100:	andeq	r6, r1, r0, lsl #1
   13104:	andeq	r6, r1, r4, lsl r0
   13108:	ldrdeq	r5, [r1], -r8
   1310c:	strdeq	r5, [r1], -r4
   13110:	andeq	r5, r1, r4, asr #31
   13114:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13118:	mov	r4, r0
   1311c:	ldr	r0, [r0, #48]	; 0x30
   13120:	sub	sp, sp, #52	; 0x34
   13124:	cmp	r0, #0
   13128:	mov	r5, r1
   1312c:	mov	sl, r2
   13130:	mov	fp, r3
   13134:	bne	13574 <close@plt+0x2714>
   13138:	ldr	r6, [r4, #16]
   1313c:	cmp	r6, #0
   13140:	bne	1351c <close@plt+0x26bc>
   13144:	ldr	r9, [r4, #12]
   13148:	cmp	r9, #0
   1314c:	blt	134ac <close@plt+0x264c>
   13150:	ands	r6, r5, #1
   13154:	beq	13248 <close@plt+0x23e8>
   13158:	ldr	r7, [sp, #92]	; 0x5c
   1315c:	cmp	r7, #0
   13160:	ldreq	r7, [sp, #92]	; 0x5c
   13164:	bne	1339c <close@plt+0x253c>
   13168:	mov	r8, r6
   1316c:	mov	r6, r7
   13170:	mvn	r2, #0
   13174:	str	r2, [r4, #12]
   13178:	cmp	r8, #0
   1317c:	blt	132d0 <close@plt+0x2470>
   13180:	cmp	r6, #0
   13184:	beq	13190 <close@plt+0x2330>
   13188:	ldr	r0, [sp, #92]	; 0x5c
   1318c:	bl	10c2c <free@plt>
   13190:	ldr	r3, [sp, #96]	; 0x60
   13194:	cmp	r3, #0
   13198:	bne	133d4 <close@plt+0x2574>
   1319c:	ldr	r7, [r4, #24]
   131a0:	cmn	r7, #1
   131a4:	bne	13490 <close@plt+0x2630>
   131a8:	tst	r5, #64	; 0x40
   131ac:	moveq	r7, #2
   131b0:	bne	13444 <close@plt+0x25e4>
   131b4:	ldr	r1, [r4]
   131b8:	ldr	lr, [r4, #68]	; 0x44
   131bc:	tst	r1, #2
   131c0:	ldr	r2, [sp, #88]	; 0x58
   131c4:	ldrne	r1, [r4, #12]
   131c8:	ldr	ip, [sp, #100]	; 0x64
   131cc:	mvneq	r1, #0
   131d0:	add	r0, sp, #36	; 0x24
   131d4:	str	r1, [sp, #16]
   131d8:	str	r2, [sp]
   131dc:	str	r0, [sp, #20]
   131e0:	str	ip, [sp, #24]
   131e4:	str	r7, [sp, #12]
   131e8:	str	r8, [sp, #8]
   131ec:	str	r9, [sp, #4]
   131f0:	mov	r3, fp
   131f4:	mov	r1, r5
   131f8:	mov	r2, sl
   131fc:	mov	r0, r4
   13200:	ldr	fp, [lr, #8]
   13204:	blx	fp
   13208:	subs	r5, r0, #0
   1320c:	blt	13430 <close@plt+0x25d0>
   13210:	ldr	r9, [r4, #28]
   13214:	ldr	r0, [r4, #32]
   13218:	add	r8, r9, #1
   1321c:	str	r8, [r4, #28]
   13220:	lsl	r1, r8, #2
   13224:	bl	129d0 <close@plt+0x1b70>
   13228:	ldr	r7, [r4, #28]
   1322c:	str	r0, [r4, #32]
   13230:	mov	sl, r0
   13234:	sub	r4, r7, #-1073741823	; 0xc0000001
   13238:	mov	r0, #0
   1323c:	str	r5, [sl, r4, lsl #2]
   13240:	add	sp, sp, #52	; 0x34
   13244:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13248:	ldr	r2, [r4]
   1324c:	ands	r7, r2, #2
   13250:	bne	134c0 <close@plt+0x2660>
   13254:	ldr	r2, [sp, #92]	; 0x5c
   13258:	mov	r1, r5
   1325c:	add	r0, r4, #8
   13260:	bl	11038 <close@plt+0x1d8>
   13264:	subs	r8, r0, #0
   13268:	beq	135c4 <close@plt+0x2764>
   1326c:	ldr	lr, [sp, #92]	; 0x5c
   13270:	ldr	r6, [r4]
   13274:	cmp	lr, r8
   13278:	and	r2, r6, #4
   1327c:	beq	135dc <close@plt+0x277c>
   13280:	cmp	r2, #0
   13284:	movne	r7, #1
   13288:	bne	132c0 <close@plt+0x2460>
   1328c:	ldr	r3, [r4, #60]	; 0x3c
   13290:	ldr	r0, [r4, #64]	; 0x40
   13294:	add	r6, r3, #1
   13298:	str	r6, [r4, #60]	; 0x3c
   1329c:	lsl	r1, r6, #2
   132a0:	bl	129d0 <close@plt+0x1b70>
   132a4:	mov	ip, r8
   132a8:	str	r0, [r4, #64]	; 0x40
   132ac:	ldr	r0, [r4, #60]	; 0x3c
   132b0:	ldr	lr, [r4, #64]	; 0x40
   132b4:	sub	r2, r0, #-1073741823	; 0xc0000001
   132b8:	mov	r7, #0
   132bc:	str	ip, [lr, r2, lsl #2]
   132c0:	mov	r6, #0
   132c4:	str	r8, [r4, #16]
   132c8:	str	r7, [r4, #20]
   132cc:	str	r8, [sp, #92]	; 0x5c
   132d0:	ldr	r8, [r4, #68]	; 0x44
   132d4:	lsr	r1, r5, #8
   132d8:	lsr	ip, r5, #5
   132dc:	ldr	r7, [r8, #4]
   132e0:	and	r3, r1, #1
   132e4:	and	r2, ip, #1
   132e8:	ldr	r1, [sp, #92]	; 0x5c
   132ec:	mov	r0, r4
   132f0:	blx	r7
   132f4:	subs	r8, r0, #0
   132f8:	bge	13180 <close@plt+0x2320>
   132fc:	bl	10d94 <__errno_location@plt>
   13300:	ldr	sl, [sp, #100]	; 0x64
   13304:	ldr	fp, [pc, #772]	; 13610 <close@plt+0x27b0>
   13308:	cmp	r9, #0
   1330c:	str	fp, [sp, #36]	; 0x24
   13310:	mvnne	r7, #0
   13314:	ldr	r5, [r0]
   13318:	str	r5, [sl]
   1331c:	beq	1338c <close@plt+0x252c>
   13320:	ldr	lr, [r4, #68]	; 0x44
   13324:	mov	r1, r9
   13328:	mov	r0, r4
   1332c:	ldr	r9, [lr, #12]
   13330:	blx	r9
   13334:	mvn	r3, r8
   13338:	cmp	r8, #1
   1333c:	lsr	r1, r3, #31
   13340:	moveq	r1, #0
   13344:	cmp	r1, #0
   13348:	beq	13360 <close@plt+0x2500>
   1334c:	ldr	ip, [r4, #68]	; 0x44
   13350:	mov	r1, r8
   13354:	mov	r0, r4
   13358:	ldr	r8, [ip, #12]
   1335c:	blx	r8
   13360:	mvn	r0, r7
   13364:	cmp	r7, #2
   13368:	lsr	r2, r0, #31
   1336c:	moveq	r2, #0
   13370:	cmp	r2, #0
   13374:	beq	1338c <close@plt+0x252c>
   13378:	ldr	fp, [r4, #68]	; 0x44
   1337c:	mov	r1, r7
   13380:	mov	r0, r4
   13384:	ldr	r7, [fp, #12]
   13388:	blx	r7
   1338c:	cmp	r6, #0
   13390:	bne	133c8 <close@plt+0x2568>
   13394:	ldr	r0, [sp, #36]	; 0x24
   13398:	b	13240 <close@plt+0x23e0>
   1339c:	ands	r7, r5, #4
   133a0:	mvneq	r6, #0
   133a4:	beq	13168 <close@plt+0x2308>
   133a8:	ldr	r1, [sp, #92]	; 0x5c
   133ac:	mov	r2, #0
   133b0:	ldr	r0, [r4, #8]
   133b4:	bl	11f58 <close@plt+0x10f8>
   133b8:	mov	r7, r6
   133bc:	mvn	r6, #0
   133c0:	str	r0, [sp, #92]	; 0x5c
   133c4:	b	13168 <close@plt+0x2308>
   133c8:	ldr	r0, [sp, #92]	; 0x5c
   133cc:	bl	10c2c <free@plt>
   133d0:	b	13394 <close@plt+0x2534>
   133d4:	tst	r5, #64	; 0x40
   133d8:	ldrne	r2, [pc, #564]	; 13614 <close@plt+0x27b4>
   133dc:	bne	13494 <close@plt+0x2634>
   133e0:	ldr	r7, [r4, #24]
   133e4:	cmn	r7, #1
   133e8:	bne	13490 <close@plt+0x2630>
   133ec:	ldr	r6, [r4, #68]	; 0x44
   133f0:	lsr	r0, r5, #7
   133f4:	lsr	r3, r5, #9
   133f8:	and	r2, r0, #1
   133fc:	ldr	r1, [sp, #96]	; 0x60
   13400:	ldr	r6, [r6, #4]
   13404:	and	r3, r3, #1
   13408:	mov	r0, r4
   1340c:	blx	r6
   13410:	subs	r7, r0, #0
   13414:	bge	131b4 <close@plt+0x2354>
   13418:	bl	10d94 <__errno_location@plt>
   1341c:	ldr	ip, [sp, #100]	; 0x64
   13420:	ldr	r3, [pc, #496]	; 13618 <close@plt+0x27b8>
   13424:	str	r3, [sp, #36]	; 0x24
   13428:	ldr	r1, [r0]
   1342c:	str	r1, [ip]
   13430:	cmp	r9, #0
   13434:	movne	r6, #0
   13438:	bne	13320 <close@plt+0x24c0>
   1343c:	mov	r6, r9
   13440:	b	13334 <close@plt+0x24d4>
   13444:	ldr	r0, [r4, #68]	; 0x44
   13448:	lsr	lr, r5, #7
   1344c:	and	r2, lr, #1
   13450:	ldr	ip, [r0, #20]
   13454:	add	r1, sp, #40	; 0x28
   13458:	mov	r0, r4
   1345c:	blx	ip
   13460:	cmp	r0, #0
   13464:	ldrge	r2, [sp, #40]	; 0x28
   13468:	ldrge	r7, [sp, #44]	; 0x2c
   1346c:	strge	r2, [r4, #24]
   13470:	bge	131b4 <close@plt+0x2354>
   13474:	bl	10d94 <__errno_location@plt>
   13478:	ldr	sl, [sp, #100]	; 0x64
   1347c:	ldr	fp, [pc, #408]	; 1361c <close@plt+0x27bc>
   13480:	str	fp, [sp, #36]	; 0x24
   13484:	ldr	r5, [r0]
   13488:	str	r5, [sl]
   1348c:	b	13430 <close@plt+0x25d0>
   13490:	ldr	r2, [pc, #392]	; 13620 <close@plt+0x27c0>
   13494:	str	r2, [sp, #36]	; 0x24
   13498:	ldr	r2, [sp, #100]	; 0x64
   1349c:	mov	r0, #0
   134a0:	mvn	r7, #0
   134a4:	str	r0, [r2]
   134a8:	b	13430 <close@plt+0x25d0>
   134ac:	ldr	r1, [sp, #100]	; 0x64
   134b0:	ldr	r2, [pc, #364]	; 13624 <close@plt+0x27c4>
   134b4:	str	r6, [r1]
   134b8:	str	r2, [sp, #36]	; 0x24
   134bc:	b	13394 <close@plt+0x2534>
   134c0:	ldr	r1, [r4, #68]	; 0x44
   134c4:	lsr	ip, r5, #5
   134c8:	and	r2, ip, #1
   134cc:	ldr	r3, [r1, #20]
   134d0:	mov	r0, r4
   134d4:	add	r1, sp, #40	; 0x28
   134d8:	blx	r3
   134dc:	cmp	r0, #0
   134e0:	ldrge	r0, [sp, #40]	; 0x28
   134e4:	ldrge	r8, [sp, #44]	; 0x2c
   134e8:	strge	r0, [r4, #12]
   134ec:	bge	13178 <close@plt+0x2318>
   134f0:	bl	10d94 <__errno_location@plt>
   134f4:	ldr	fp, [sp, #100]	; 0x64
   134f8:	ldr	r5, [pc, #284]	; 1361c <close@plt+0x27bc>
   134fc:	str	r5, [sp, #36]	; 0x24
   13500:	ldr	sl, [r0]
   13504:	str	sl, [fp]
   13508:	cmp	r9, #0
   1350c:	mvnne	r7, #0
   13510:	movne	r8, r7
   13514:	bne	13320 <close@plt+0x24c0>
   13518:	b	13394 <close@plt+0x2534>
   1351c:	ldr	r3, [sp, #100]	; 0x64
   13520:	add	r2, sp, #36	; 0x24
   13524:	mov	r1, #0
   13528:	mov	r0, r4
   1352c:	bl	13848 <close@plt+0x29e8>
   13530:	cmp	r0, #0
   13534:	beq	13394 <close@plt+0x2534>
   13538:	ldr	r7, [r4, #68]	; 0x44
   1353c:	lsr	r9, r5, #4
   13540:	and	r2, r9, #1
   13544:	ldr	ip, [r7]
   13548:	ldr	r1, [r4, #16]
   1354c:	mov	r0, r4
   13550:	blx	ip
   13554:	subs	r9, r0, #0
   13558:	blt	13594 <close@plt+0x2734>
   1355c:	ldr	lr, [r4, #20]
   13560:	cmp	lr, #0
   13564:	bne	135b0 <close@plt+0x2750>
   13568:	mov	r0, #0
   1356c:	str	r0, [r4, #16]
   13570:	b	13150 <close@plt+0x22f0>
   13574:	bl	10ddc <fclose@plt>
   13578:	cmn	r0, #1
   1357c:	ldreq	r3, [pc, #164]	; 13628 <close@plt+0x27c8>
   13580:	streq	r3, [sp, #36]	; 0x24
   13584:	beq	13394 <close@plt+0x2534>
   13588:	mov	r0, #0
   1358c:	str	r0, [r4, #48]	; 0x30
   13590:	b	13138 <close@plt+0x22d8>
   13594:	bl	10d94 <__errno_location@plt>
   13598:	ldr	r5, [sp, #100]	; 0x64
   1359c:	ldr	r4, [pc, #136]	; 1362c <close@plt+0x27cc>
   135a0:	str	r4, [sp, #36]	; 0x24
   135a4:	ldr	r6, [r0]
   135a8:	str	r6, [r5]
   135ac:	b	13394 <close@plt+0x2534>
   135b0:	ldr	r0, [r4, #16]
   135b4:	bl	10c2c <free@plt>
   135b8:	mov	r3, #0
   135bc:	str	r3, [r4, #20]
   135c0:	b	13568 <close@plt+0x2708>
   135c4:	ldr	sl, [sp, #100]	; 0x64
   135c8:	ldr	r5, [pc, #96]	; 13630 <close@plt+0x27d0>
   135cc:	str	r6, [sp, #92]	; 0x5c
   135d0:	str	r6, [sl]
   135d4:	str	r5, [sp, #36]	; 0x24
   135d8:	b	13508 <close@plt+0x26a8>
   135dc:	cmp	r2, #0
   135e0:	bne	132c0 <close@plt+0x2460>
   135e4:	ldr	r7, [r4, #60]	; 0x3c
   135e8:	ldr	r0, [r4, #64]	; 0x40
   135ec:	add	r1, r7, #1
   135f0:	str	r1, [r4, #60]	; 0x3c
   135f4:	lsl	r1, r1, #2
   135f8:	bl	129d0 <close@plt+0x1b70>
   135fc:	str	r0, [r4, #64]	; 0x40
   13600:	mov	r0, r8
   13604:	bl	14504 <close@plt+0x36a4>
   13608:	mov	ip, r0
   1360c:	b	132ac <close@plt+0x244c>
   13610:	muleq	r1, r0, r0
   13614:	andeq	r6, r1, ip, lsl r0
   13618:	andeq	r6, r1, r0, lsl #1
   1361c:	andeq	r6, r1, r4, lsl r0
   13620:	andeq	r6, r1, ip, asr #32
   13624:	ldrdeq	r5, [r1], -r8
   13628:	andeq	r5, r1, r8, lsr #31
   1362c:	andeq	r5, r1, r4, asr #31
   13630:	strdeq	r5, [r1], -r4
   13634:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13638:	mov	r4, r0
   1363c:	ldr	r0, [r0, #36]	; 0x24
   13640:	mov	r8, r1
   13644:	cmp	r0, #0
   13648:	sub	sp, sp, #36	; 0x24
   1364c:	mov	r9, r2
   13650:	ldr	r1, [r4, #28]
   13654:	bne	137e8 <close@plt+0x2988>
   13658:	ldr	r3, [r4, #44]	; 0x2c
   1365c:	cmp	r3, r1
   13660:	beq	1371c <close@plt+0x28bc>
   13664:	lsl	r1, r1, #2
   13668:	bl	129d0 <close@plt+0x1b70>
   1366c:	ldr	r1, [r4]
   13670:	tst	r1, #1
   13674:	str	r0, [r4, #36]	; 0x24
   13678:	bne	136f8 <close@plt+0x2898>
   1367c:	ldr	r6, [r4, #44]	; 0x2c
   13680:	ldr	r1, [r4, #28]
   13684:	cmp	r6, r1
   13688:	bge	1371c <close@plt+0x28bc>
   1368c:	ldr	ip, [r4, #68]	; 0x44
   13690:	ldr	r7, [r4, #32]
   13694:	ldr	r3, [r4, #40]	; 0x28
   13698:	add	r2, r0, r6, lsl #2
   1369c:	cmp	r3, #0
   136a0:	ldr	ip, [ip, #16]
   136a4:	ldr	r1, [r7, r6, lsl #2]
   136a8:	bne	13840 <close@plt+0x29e0>
   136ac:	add	fp, sp, #28
   136b0:	add	sl, sp, #24
   136b4:	mov	r0, #0
   136b8:	str	r0, [sp]
   136bc:	strd	sl, [sp, #4]
   136c0:	mov	r0, r4
   136c4:	blx	ip
   136c8:	ldr	r1, [r4, #28]
   136cc:	add	r7, r6, #1
   136d0:	cmp	r7, r1
   136d4:	mvn	r3, r0
   136d8:	lsr	r5, r3, #31
   136dc:	blt	13744 <close@plt+0x28e4>
   136e0:	cmp	r5, #0
   136e4:	str	r7, [r4, #44]	; 0x2c
   136e8:	bne	1371c <close@plt+0x28bc>
   136ec:	mov	r0, r5
   136f0:	add	sp, sp, #36	; 0x24
   136f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   136f8:	ldr	r2, [r4, #28]
   136fc:	ldr	r0, [r4, #40]	; 0x28
   13700:	lsl	r1, r2, #4
   13704:	bl	129d0 <close@plt+0x1b70>
   13708:	ldr	r6, [r4, #44]	; 0x2c
   1370c:	ldr	r1, [r4, #28]
   13710:	cmp	r6, r1
   13714:	str	r0, [r4, #40]	; 0x28
   13718:	blt	13824 <close@plt+0x29c4>
   1371c:	cmp	r8, r1
   13720:	bgt	137f0 <close@plt+0x2990>
   13724:	lsl	r2, r8, #2
   13728:	ldr	r1, [r4, #36]	; 0x24
   1372c:	mov	r0, r9
   13730:	bl	10c44 <memcpy@plt>
   13734:	mov	r5, #1
   13738:	mov	r0, r5
   1373c:	add	sp, sp, #36	; 0x24
   13740:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13744:	add	r1, r4, #32
   13748:	ldr	lr, [r4, #68]	; 0x44
   1374c:	ldm	r1, {r1, r2, r3}
   13750:	mov	r0, r4
   13754:	ldr	ip, [lr, #16]
   13758:	cmp	r3, #0
   1375c:	ldr	r1, [r1, r7, lsl #2]
   13760:	addne	r3, r3, r7, lsl #4
   13764:	add	r2, r2, r7, lsl #2
   13768:	mov	r7, #0
   1376c:	str	r7, [sp]
   13770:	strd	sl, [sp, #4]
   13774:	blx	ip
   13778:	ldr	r1, [r4, #28]
   1377c:	add	r7, r6, #2
   13780:	cmp	r0, #0
   13784:	movlt	r5, #0
   13788:	cmp	r7, r1
   1378c:	bge	136e0 <close@plt+0x2880>
   13790:	mov	r2, #0
   13794:	str	r2, [sp, #20]
   13798:	add	r3, r4, #32
   1379c:	ldr	r6, [r4, #68]	; 0x44
   137a0:	ldm	r3, {r1, r2, r3}
   137a4:	mov	r0, r4
   137a8:	ldr	lr, [sp, #20]
   137ac:	ldr	r6, [r6, #16]
   137b0:	cmp	r3, #0
   137b4:	ldr	r1, [r1, r7, lsl #2]
   137b8:	addne	r3, r3, r7, lsl #4
   137bc:	add	r2, r2, r7, lsl #2
   137c0:	strd	sl, [sp, #4]
   137c4:	str	lr, [sp]
   137c8:	blx	r6
   137cc:	ldr	r1, [r4, #28]
   137d0:	add	r7, r7, #1
   137d4:	cmp	r0, #0
   137d8:	movlt	r5, #0
   137dc:	cmp	r7, r1
   137e0:	blt	13798 <close@plt+0x2938>
   137e4:	b	136e0 <close@plt+0x2880>
   137e8:	cmp	r8, r1
   137ec:	ble	1380c <close@plt+0x29ac>
   137f0:	sub	r8, r8, r1
   137f4:	add	r0, r9, r1, lsl #2
   137f8:	lsl	r2, r8, #2
   137fc:	mov	r1, #0
   13800:	bl	10da0 <memset@plt>
   13804:	ldr	r8, [r4, #28]
   13808:	ldr	r0, [r4, #36]	; 0x24
   1380c:	mov	r1, r0
   13810:	lsl	r2, r8, #2
   13814:	mov	r0, r9
   13818:	bl	10c44 <memcpy@plt>
   1381c:	mov	r5, #1
   13820:	b	136ec <close@plt+0x288c>
   13824:	ldr	r5, [r4, #68]	; 0x44
   13828:	ldr	sl, [r4, #32]
   1382c:	ldr	fp, [r4, #36]	; 0x24
   13830:	ldr	ip, [r5, #16]
   13834:	ldr	r1, [sl, r6, lsl #2]
   13838:	mov	r3, r0
   1383c:	add	r2, fp, r6, lsl #2
   13840:	add	r3, r3, r6, lsl #4
   13844:	b	136ac <close@plt+0x284c>
   13848:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1384c:	sub	sp, sp, #16
   13850:	ldr	ip, [r0, #28]
   13854:	ldr	lr, [r0, #44]	; 0x2c
   13858:	cmp	lr, ip
   1385c:	beq	138c8 <close@plt+0x2a68>
   13860:	mov	r4, r0
   13864:	mov	r7, r1
   13868:	ldr	r0, [r0, #36]	; 0x24
   1386c:	lsl	r1, ip, #2
   13870:	mov	r9, r3
   13874:	mov	r8, r2
   13878:	bl	129d0 <close@plt+0x1b70>
   1387c:	ldr	r3, [r4]
   13880:	tst	r3, #1
   13884:	str	r0, [r4, #36]	; 0x24
   13888:	beq	138a0 <close@plt+0x2a40>
   1388c:	ldr	r1, [r4, #28]
   13890:	ldr	r0, [r4, #40]	; 0x28
   13894:	lsl	r1, r1, #4
   13898:	bl	129d0 <close@plt+0x1b70>
   1389c:	str	r0, [r4, #40]	; 0x28
   138a0:	ldr	r6, [r4, #44]	; 0x2c
   138a4:	mov	r5, #1
   138a8:	ldr	r2, [r4, #28]
   138ac:	mov	r0, r4
   138b0:	cmp	r2, r6
   138b4:	bgt	138d0 <close@plt+0x2a70>
   138b8:	str	r6, [r4, #44]	; 0x2c
   138bc:	mov	r0, r5
   138c0:	add	sp, sp, #16
   138c4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   138c8:	mov	r5, #1
   138cc:	b	138bc <close@plt+0x2a5c>
   138d0:	add	lr, r4, #32
   138d4:	ldr	sl, [r4, #68]	; 0x44
   138d8:	ldm	lr, {r1, r2, r3}
   138dc:	ldr	ip, [sl, #16]
   138e0:	cmp	r3, #0
   138e4:	ldr	r1, [r1, r6, lsl #2]
   138e8:	addne	r3, r3, r6, lsl #4
   138ec:	add	r2, r2, r6, lsl #2
   138f0:	strd	r8, [sp, #4]
   138f4:	str	r7, [sp]
   138f8:	blx	ip
   138fc:	add	r6, r6, #1
   13900:	cmp	r0, #0
   13904:	movlt	r5, #0
   13908:	b	138a8 <close@plt+0x2a48>
   1390c:	ldr	r1, [r0, #12]
   13910:	push	{r4, r5, lr}
   13914:	cmp	r1, #0
   13918:	sub	sp, sp, #12
   1391c:	mov	r4, r0
   13920:	ble	13930 <close@plt+0x2ad0>
   13924:	ldr	r3, [r0, #68]	; 0x44
   13928:	ldr	r2, [r3, #12]
   1392c:	blx	r2
   13930:	ldr	r1, [r4, #24]
   13934:	cmp	r1, #0
   13938:	ble	1394c <close@plt+0x2aec>
   1393c:	ldr	r5, [r4, #68]	; 0x44
   13940:	mov	r0, r4
   13944:	ldr	ip, [r5, #12]
   13948:	blx	ip
   1394c:	ldr	r0, [r4, #52]	; 0x34
   13950:	cmp	r0, #0
   13954:	beq	1395c <close@plt+0x2afc>
   13958:	bl	10ddc <fclose@plt>
   1395c:	ldr	r0, [r4, #56]	; 0x38
   13960:	cmp	r0, #0
   13964:	beq	1396c <close@plt+0x2b0c>
   13968:	bl	10ddc <fclose@plt>
   1396c:	ldr	r0, [r4, #36]	; 0x24
   13970:	cmp	r0, #0
   13974:	bne	13998 <close@plt+0x2b38>
   13978:	ldr	r1, [r4]
   1397c:	add	r3, sp, #4
   13980:	bic	lr, r1, #1
   13984:	str	lr, [r4]
   13988:	mov	r2, sp
   1398c:	mov	r1, #1
   13990:	mov	r0, r4
   13994:	bl	13848 <close@plt+0x29e8>
   13998:	ldr	r3, [r4, #20]
   1399c:	cmp	r3, #0
   139a0:	beq	139ac <close@plt+0x2b4c>
   139a4:	ldr	r0, [r4, #16]
   139a8:	bl	10c2c <free@plt>
   139ac:	ldr	r0, [r4, #32]
   139b0:	bl	10c2c <free@plt>
   139b4:	ldr	r0, [r4, #36]	; 0x24
   139b8:	bl	10c2c <free@plt>
   139bc:	ldr	r0, [r4, #40]	; 0x28
   139c0:	bl	10c2c <free@plt>
   139c4:	ldr	r2, [r4, #60]	; 0x3c
   139c8:	cmp	r2, #0
   139cc:	bgt	139f8 <close@plt+0x2b98>
   139d0:	ldr	lr, [r4, #68]	; 0x44
   139d4:	ldr	r3, [lr, #32]
   139d8:	cmp	r3, #0
   139dc:	beq	139e8 <close@plt+0x2b88>
   139e0:	mov	r0, r4
   139e4:	blx	r3
   139e8:	mov	r0, r4
   139ec:	add	sp, sp, #12
   139f0:	pop	{r4, r5, lr}
   139f4:	b	10c2c <free@plt>
   139f8:	mov	r5, #0
   139fc:	ldr	ip, [r4, #64]	; 0x40
   13a00:	ldr	r0, [ip, r5, lsl #2]
   13a04:	bl	10e0c <remove@plt>
   13a08:	ldr	r0, [r4, #64]	; 0x40
   13a0c:	ldr	r0, [r0, r5, lsl #2]
   13a10:	bl	10c2c <free@plt>
   13a14:	ldr	r1, [r4, #60]	; 0x3c
   13a18:	add	r5, r5, #1
   13a1c:	cmp	r1, r5
   13a20:	bgt	139fc <close@plt+0x2b9c>
   13a24:	ldr	r0, [r4, #64]	; 0x40
   13a28:	bl	10c2c <free@plt>
   13a2c:	b	139d0 <close@plt+0x2b70>
   13a30:	push	{r4, r5, r6, r7, r8, lr}
   13a34:	mov	r6, r0
   13a38:	ldr	r5, [pc, #556]	; 13c6c <close@plt+0x2e0c>
   13a3c:	ldr	r3, [r5]
   13a40:	cmp	r3, #0
   13a44:	bne	13ac4 <close@plt+0x2c64>
   13a48:	ldr	r0, [pc, #544]	; 13c70 <close@plt+0x2e10>
   13a4c:	bl	10cec <getenv@plt>
   13a50:	subs	r4, r0, #0
   13a54:	bne	13b54 <close@plt+0x2cf4>
   13a58:	ldr	r0, [pc, #532]	; 13c74 <close@plt+0x2e14>
   13a5c:	bl	10cec <getenv@plt>
   13a60:	subs	r4, r0, #0
   13a64:	bne	13c58 <close@plt+0x2df8>
   13a68:	ldr	r0, [pc, #520]	; 13c78 <close@plt+0x2e18>
   13a6c:	bl	10cec <getenv@plt>
   13a70:	subs	r4, r0, #0
   13a74:	bne	13c44 <close@plt+0x2de4>
   13a78:	mov	r1, #7
   13a7c:	ldr	r0, [pc, #504]	; 13c7c <close@plt+0x2e1c>
   13a80:	bl	10dd0 <access@plt>
   13a84:	cmp	r0, #0
   13a88:	ldreq	r4, [pc, #492]	; 13c7c <close@plt+0x2e1c>
   13a8c:	bne	13bf4 <close@plt+0x2d94>
   13a90:	mov	r0, r4
   13a94:	bl	10d70 <strlen@plt>
   13a98:	mov	r7, r0
   13a9c:	add	r0, r0, #2
   13aa0:	bl	1294c <close@plt+0x1aec>
   13aa4:	mov	r1, r4
   13aa8:	bl	10cc8 <strcpy@plt>
   13aac:	mov	r2, #47	; 0x2f
   13ab0:	mov	r3, #0
   13ab4:	mov	ip, r0
   13ab8:	str	r0, [r5]
   13abc:	strb	r2, [ip, r7]!
   13ac0:	strb	r3, [ip, #1]
   13ac4:	ldr	r7, [r5]
   13ac8:	cmp	r6, #0
   13acc:	mov	r0, r7
   13ad0:	beq	13b7c <close@plt+0x2d1c>
   13ad4:	bl	10d70 <strlen@plt>
   13ad8:	mov	r5, r0
   13adc:	mov	r0, r6
   13ae0:	bl	10d70 <strlen@plt>
   13ae4:	add	r4, r0, r5
   13ae8:	mov	r8, r0
   13aec:	add	r0, r4, #9
   13af0:	bl	1294c <close@plt+0x1aec>
   13af4:	mov	r1, r7
   13af8:	mov	r4, r0
   13afc:	bl	10cc8 <strcpy@plt>
   13b00:	ldr	r3, [pc, #376]	; 13c80 <close@plt+0x2e20>
   13b04:	add	r2, r4, r5
   13b08:	add	ip, r5, #8
   13b0c:	ldm	r3!, {r0, r1}
   13b10:	ldrb	r3, [r3]
   13b14:	str	r0, [r4, r5]
   13b18:	str	r1, [r2, #4]
   13b1c:	strb	r3, [r2, #8]
   13b20:	add	r0, r4, ip
   13b24:	mov	r1, r6
   13b28:	bl	10cc8 <strcpy@plt>
   13b2c:	mov	r1, r8
   13b30:	mov	r0, r4
   13b34:	bl	10ce0 <mkstemps64@plt>
   13b38:	cmn	r0, #1
   13b3c:	beq	13bc8 <close@plt+0x2d68>
   13b40:	bl	10e60 <close@plt>
   13b44:	cmp	r0, #0
   13b48:	bne	13b78 <close@plt+0x2d18>
   13b4c:	mov	r0, r4
   13b50:	pop	{r4, r5, r6, r7, r8, pc}
   13b54:	mov	r1, #7
   13b58:	bl	10dd0 <access@plt>
   13b5c:	cmp	r0, #0
   13b60:	bne	13a58 <close@plt+0x2bf8>
   13b64:	ldr	r0, [pc, #264]	; 13c74 <close@plt+0x2e14>
   13b68:	bl	10cec <getenv@plt>
   13b6c:	ldr	r0, [pc, #260]	; 13c78 <close@plt+0x2e18>
   13b70:	bl	10cec <getenv@plt>
   13b74:	b	13a90 <close@plt+0x2c30>
   13b78:	bl	10e48 <abort@plt>
   13b7c:	bl	10d70 <strlen@plt>
   13b80:	mov	r5, r0
   13b84:	add	r0, r0, #9
   13b88:	bl	1294c <close@plt+0x1aec>
   13b8c:	mov	r1, r7
   13b90:	mov	r4, r0
   13b94:	bl	10cc8 <strcpy@plt>
   13b98:	ldr	ip, [pc, #224]	; 13c80 <close@plt+0x2e20>
   13b9c:	add	r2, r4, r5
   13ba0:	add	r3, r5, #8
   13ba4:	ldm	ip!, {r0, r1}
   13ba8:	str	r0, [r4, r5]
   13bac:	str	r1, [r2, #4]
   13bb0:	mov	r0, r4
   13bb4:	strb	r6, [r4, r3]
   13bb8:	mov	r1, r6
   13bbc:	bl	10ce0 <mkstemps64@plt>
   13bc0:	cmn	r0, #1
   13bc4:	bne	13b40 <close@plt+0x2ce0>
   13bc8:	bl	10d94 <__errno_location@plt>
   13bcc:	ldr	r6, [pc, #176]	; 13c84 <close@plt+0x2e24>
   13bd0:	ldr	r8, [r6]
   13bd4:	ldr	r0, [r0]
   13bd8:	bl	10d28 <strerror@plt>
   13bdc:	mov	r2, r7
   13be0:	ldr	r1, [pc, #160]	; 13c88 <close@plt+0x2e28>
   13be4:	mov	r3, r0
   13be8:	mov	r0, r8
   13bec:	bl	10d7c <fprintf@plt>
   13bf0:	bl	10e48 <abort@plt>
   13bf4:	mov	r1, #7
   13bf8:	ldr	r0, [pc, #140]	; 13c8c <close@plt+0x2e2c>
   13bfc:	bl	10dd0 <access@plt>
   13c00:	cmp	r0, #0
   13c04:	ldreq	r4, [pc, #128]	; 13c8c <close@plt+0x2e2c>
   13c08:	beq	13a90 <close@plt+0x2c30>
   13c0c:	mov	r1, #7
   13c10:	ldr	r0, [pc, #120]	; 13c90 <close@plt+0x2e30>
   13c14:	bl	10dd0 <access@plt>
   13c18:	cmp	r0, #0
   13c1c:	ldreq	r4, [pc, #108]	; 13c90 <close@plt+0x2e30>
   13c20:	beq	13a90 <close@plt+0x2c30>
   13c24:	mov	r1, #7
   13c28:	ldr	r0, [pc, #100]	; 13c94 <close@plt+0x2e34>
   13c2c:	bl	10dd0 <access@plt>
   13c30:	ldr	r1, [pc, #92]	; 13c94 <close@plt+0x2e34>
   13c34:	ldr	r4, [pc, #92]	; 13c98 <close@plt+0x2e38>
   13c38:	cmp	r0, #0
   13c3c:	moveq	r4, r1
   13c40:	b	13a90 <close@plt+0x2c30>
   13c44:	mov	r1, #7
   13c48:	bl	10dd0 <access@plt>
   13c4c:	cmp	r0, #0
   13c50:	beq	13a90 <close@plt+0x2c30>
   13c54:	b	13a78 <close@plt+0x2c18>
   13c58:	mov	r1, #7
   13c5c:	bl	10dd0 <access@plt>
   13c60:	cmp	r0, #0
   13c64:	beq	13b6c <close@plt+0x2d0c>
   13c68:	b	13a68 <close@plt+0x2c08>
   13c6c:	andeq	r7, r2, ip, ror #2
   13c70:	andeq	r6, r1, r8, ror #9
   13c74:	andeq	r6, r1, ip, lsr #10
   13c78:	andeq	r6, r1, r4, lsr #10
   13c7c:	ldrdeq	r6, [r1], -ip
   13c80:	strdeq	r6, [r1], -r0
   13c84:	andeq	r7, r2, r0, lsl r1
   13c88:	strdeq	r6, [r1], -ip
   13c8c:			; <UNDEFINED> instruction: 0x000164bc
   13c90:	andeq	r6, r1, r8, asr #9
   13c94:	ldrdeq	r6, [r1], -r4
   13c98:	andeq	r6, r1, r4, ror #9
   13c9c:	push	{r4, r5, r6, lr}
   13ca0:	ldr	r5, [pc, #296]	; 13dd0 <close@plt+0x2f70>
   13ca4:	ldr	r3, [r5]
   13ca8:	cmp	r3, #0
   13cac:	bne	13d2c <close@plt+0x2ecc>
   13cb0:	ldr	r0, [pc, #284]	; 13dd4 <close@plt+0x2f74>
   13cb4:	bl	10cec <getenv@plt>
   13cb8:	subs	r4, r0, #0
   13cbc:	bne	13db4 <close@plt+0x2f54>
   13cc0:	ldr	r0, [pc, #272]	; 13dd8 <close@plt+0x2f78>
   13cc4:	bl	10cec <getenv@plt>
   13cc8:	subs	r4, r0, #0
   13ccc:	bne	13d98 <close@plt+0x2f38>
   13cd0:	ldr	r0, [pc, #260]	; 13ddc <close@plt+0x2f7c>
   13cd4:	bl	10cec <getenv@plt>
   13cd8:	subs	r4, r0, #0
   13cdc:	bne	13d84 <close@plt+0x2f24>
   13ce0:	mov	r1, #7
   13ce4:	ldr	r0, [pc, #244]	; 13de0 <close@plt+0x2f80>
   13ce8:	bl	10dd0 <access@plt>
   13cec:	cmp	r0, #0
   13cf0:	ldreq	r4, [pc, #232]	; 13de0 <close@plt+0x2f80>
   13cf4:	bne	13d34 <close@plt+0x2ed4>
   13cf8:	mov	r0, r4
   13cfc:	bl	10d70 <strlen@plt>
   13d00:	mov	r6, r0
   13d04:	add	r0, r0, #2
   13d08:	bl	1294c <close@plt+0x1aec>
   13d0c:	mov	r1, r4
   13d10:	bl	10cc8 <strcpy@plt>
   13d14:	mov	r2, #47	; 0x2f
   13d18:	mov	r3, #0
   13d1c:	mov	ip, r0
   13d20:	str	r0, [r5]
   13d24:	strb	r2, [ip, r6]!
   13d28:	strb	r3, [ip, #1]
   13d2c:	ldr	r0, [r5]
   13d30:	pop	{r4, r5, r6, pc}
   13d34:	mov	r1, #7
   13d38:	ldr	r0, [pc, #164]	; 13de4 <close@plt+0x2f84>
   13d3c:	bl	10dd0 <access@plt>
   13d40:	cmp	r0, #0
   13d44:	ldreq	r4, [pc, #152]	; 13de4 <close@plt+0x2f84>
   13d48:	beq	13cf8 <close@plt+0x2e98>
   13d4c:	mov	r1, #7
   13d50:	ldr	r0, [pc, #144]	; 13de8 <close@plt+0x2f88>
   13d54:	bl	10dd0 <access@plt>
   13d58:	cmp	r0, #0
   13d5c:	ldreq	r4, [pc, #132]	; 13de8 <close@plt+0x2f88>
   13d60:	beq	13cf8 <close@plt+0x2e98>
   13d64:	mov	r1, #7
   13d68:	ldr	r0, [pc, #124]	; 13dec <close@plt+0x2f8c>
   13d6c:	bl	10dd0 <access@plt>
   13d70:	ldr	r1, [pc, #116]	; 13dec <close@plt+0x2f8c>
   13d74:	ldr	r4, [pc, #116]	; 13df0 <close@plt+0x2f90>
   13d78:	cmp	r0, #0
   13d7c:	moveq	r4, r1
   13d80:	b	13cf8 <close@plt+0x2e98>
   13d84:	mov	r1, #7
   13d88:	bl	10dd0 <access@plt>
   13d8c:	cmp	r0, #0
   13d90:	beq	13cf8 <close@plt+0x2e98>
   13d94:	b	13ce0 <close@plt+0x2e80>
   13d98:	mov	r1, #7
   13d9c:	bl	10dd0 <access@plt>
   13da0:	cmp	r0, #0
   13da4:	bne	13cd0 <close@plt+0x2e70>
   13da8:	ldr	r0, [pc, #44]	; 13ddc <close@plt+0x2f7c>
   13dac:	bl	10cec <getenv@plt>
   13db0:	b	13cf8 <close@plt+0x2e98>
   13db4:	mov	r1, #7
   13db8:	bl	10dd0 <access@plt>
   13dbc:	cmp	r0, #0
   13dc0:	bne	13cc0 <close@plt+0x2e60>
   13dc4:	ldr	r0, [pc, #12]	; 13dd8 <close@plt+0x2f78>
   13dc8:	bl	10cec <getenv@plt>
   13dcc:	b	13da8 <close@plt+0x2f48>
   13dd0:	andeq	r7, r2, ip, ror #2
   13dd4:	andeq	r6, r1, r8, ror #9
   13dd8:	andeq	r6, r1, ip, lsr #10
   13ddc:	andeq	r6, r1, r4, lsr #10
   13de0:	ldrdeq	r6, [r1], -ip
   13de4:			; <UNDEFINED> instruction: 0x000164bc
   13de8:	andeq	r6, r1, r8, asr #9
   13dec:	ldrdeq	r6, [r1], -r4
   13df0:	andeq	r6, r1, r4, ror #9
   13df4:	mov	fp, #0
   13df8:	mov	lr, #0
   13dfc:	pop	{r1}		; (ldr r1, [sp], #4)
   13e00:	mov	r2, sp
   13e04:	push	{r2}		; (str r2, [sp, #-4]!)
   13e08:	push	{r0}		; (str r0, [sp, #-4]!)
   13e0c:	ldr	ip, [pc, #16]	; 13e24 <close@plt+0x2fc4>
   13e10:	push	{ip}		; (str ip, [sp, #-4]!)
   13e14:	ldr	r0, [pc, #12]	; 13e28 <close@plt+0x2fc8>
   13e18:	ldr	r3, [pc, #12]	; 13e2c <close@plt+0x2fcc>
   13e1c:	bl	10d1c <__libc_start_main@plt>
   13e20:	bl	10e48 <abort@plt>
   13e24:	andeq	r5, r1, r0, ror #24
   13e28:	andeq	r1, r1, r4, asr #8
   13e2c:	andeq	r5, r1, r0, lsl #24
   13e30:	ldr	r3, [pc, #20]	; 13e4c <close@plt+0x2fec>
   13e34:	ldr	r2, [pc, #20]	; 13e50 <close@plt+0x2ff0>
   13e38:	add	r3, pc, r3
   13e3c:	ldr	r2, [r3, r2]
   13e40:	cmp	r2, #0
   13e44:	bxeq	lr
   13e48:	b	10d40 <__gmon_start__@plt>
   13e4c:	andeq	r3, r1, r0, asr #3
   13e50:	andeq	r0, r0, r4, ror #1
   13e54:	ldr	r0, [pc, #24]	; 13e74 <close@plt+0x3014>
   13e58:	ldr	r3, [pc, #24]	; 13e78 <close@plt+0x3018>
   13e5c:	cmp	r3, r0
   13e60:	bxeq	lr
   13e64:	ldr	r3, [pc, #16]	; 13e7c <close@plt+0x301c>
   13e68:	cmp	r3, #0
   13e6c:	bxeq	lr
   13e70:	bx	r3
   13e74:	andeq	r7, r2, r4, lsl #2
   13e78:	andeq	r7, r2, r4, lsl #2
   13e7c:	andeq	r0, r0, r0
   13e80:	ldr	r0, [pc, #36]	; 13eac <close@plt+0x304c>
   13e84:	ldr	r1, [pc, #36]	; 13eb0 <close@plt+0x3050>
   13e88:	sub	r1, r1, r0
   13e8c:	asr	r1, r1, #2
   13e90:	add	r1, r1, r1, lsr #31
   13e94:	asrs	r1, r1, #1
   13e98:	bxeq	lr
   13e9c:	ldr	r3, [pc, #16]	; 13eb4 <close@plt+0x3054>
   13ea0:	cmp	r3, #0
   13ea4:	bxeq	lr
   13ea8:	bx	r3
   13eac:	andeq	r7, r2, r4, lsl #2
   13eb0:	andeq	r7, r2, r4, lsl #2
   13eb4:	andeq	r0, r0, r0
   13eb8:	push	{r4, lr}
   13ebc:	ldr	r4, [pc, #24]	; 13edc <close@plt+0x307c>
   13ec0:	ldrb	r3, [r4]
   13ec4:	cmp	r3, #0
   13ec8:	popne	{r4, pc}
   13ecc:	bl	13e54 <close@plt+0x2ff4>
   13ed0:	mov	r3, #1
   13ed4:	strb	r3, [r4]
   13ed8:	pop	{r4, pc}
   13edc:	andeq	r7, r2, r4, lsl r1
   13ee0:	b	13e80 <close@plt+0x3020>
   13ee4:	ldr	r3, [pc, #4]	; 13ef0 <close@plt+0x3090>
   13ee8:	strb	r0, [r3]
   13eec:	bx	lr
   13ef0:	andeq	r7, r2, r8, lsr r1
   13ef4:	push	{r0, r1, r2, r3}
   13ef8:	push	{r4, r5, lr}
   13efc:	sub	sp, sp, #12
   13f00:	mov	r5, #0
   13f04:	ldr	r3, [sp, #24]
   13f08:	add	r4, sp, #28
   13f0c:	str	r4, [sp, #4]
   13f10:	subs	r0, r3, #0
   13f14:	beq	13f28 <close@plt+0x30c8>
   13f18:	bl	10d70 <strlen@plt>
   13f1c:	ldr	r3, [r4], #4
   13f20:	add	r5, r5, r0
   13f24:	b	13f10 <close@plt+0x30b0>
   13f28:	mov	r0, r5
   13f2c:	add	sp, sp, #12
   13f30:	pop	{r4, r5, lr}
   13f34:	add	sp, sp, #16
   13f38:	bx	lr
   13f3c:	push	{r0, r1, r2, r3}
   13f40:	push	{r4, lr}
   13f44:	sub	sp, sp, #8
   13f48:	ldr	r4, [pc, #40]	; 13f78 <close@plt+0x3118>
   13f4c:	add	r3, sp, #20
   13f50:	mov	r2, r3
   13f54:	ldr	r0, [r4]
   13f58:	ldr	r1, [sp, #16]
   13f5c:	str	r3, [sp, #4]
   13f60:	bl	12114 <close@plt+0x12b4>
   13f64:	ldr	r0, [r4]
   13f68:	add	sp, sp, #8
   13f6c:	pop	{r4, lr}
   13f70:	add	sp, sp, #16
   13f74:	bx	lr
   13f78:	andeq	r7, r2, r0, ror r1
   13f7c:	push	{r1, r2, r3}
   13f80:	push	{r4, r5, r6, r7, lr}
   13f84:	sub	sp, sp, #8
   13f88:	add	r6, sp, #32
   13f8c:	ldr	r3, [sp, #28]
   13f90:	mov	r7, r0
   13f94:	mov	r5, r6
   13f98:	mov	r4, #0
   13f9c:	str	r6, [sp, #4]
   13fa0:	subs	r0, r3, #0
   13fa4:	beq	13fb8 <close@plt+0x3158>
   13fa8:	bl	10d70 <strlen@plt>
   13fac:	ldr	r3, [r5], #4
   13fb0:	add	r4, r4, r0
   13fb4:	b	13fa0 <close@plt+0x3140>
   13fb8:	add	r0, r4, #1
   13fbc:	bl	1294c <close@plt+0x1aec>
   13fc0:	mov	r2, r6
   13fc4:	ldr	r1, [sp, #28]
   13fc8:	str	r6, [sp, #4]
   13fcc:	mov	r4, r0
   13fd0:	bl	12114 <close@plt+0x12b4>
   13fd4:	cmp	r7, #0
   13fd8:	beq	13fe4 <close@plt+0x3184>
   13fdc:	mov	r0, r7
   13fe0:	bl	10c2c <free@plt>
   13fe4:	mov	r0, r4
   13fe8:	add	sp, sp, #8
   13fec:	pop	{r4, r5, r6, r7, lr}
   13ff0:	add	sp, sp, #12
   13ff4:	bx	lr
   13ff8:	mov	r3, #1
   13ffc:	b	14000 <close@plt+0x31a0>
   14000:	cmp	r1, #0
   14004:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14008:	clz	ip, r2
   1400c:	lsr	r4, ip, #5
   14010:	moveq	r4, #1
   14014:	cmp	r0, #0
   14018:	movne	r8, r4
   1401c:	moveq	r8, #1
   14020:	cmp	r8, #0
   14024:	add	fp, sp, #32
   14028:	sub	sp, sp, #132	; 0x84
   1402c:	bne	14250 <close@plt+0x33f0>
   14030:	mov	r4, r0
   14034:	mov	r5, r3
   14038:	mov	r7, r1
   1403c:	mov	r6, r2
   14040:	bl	12a10 <close@plt+0x1bb0>
   14044:	cmp	r4, r0
   14048:	beq	142ac <close@plt+0x344c>
   1404c:	mov	r3, #0
   14050:	str	r3, [fp, #-156]	; 0xffffff64
   14054:	cmp	r5, #0
   14058:	mov	r0, r4
   1405c:	beq	142a0 <close@plt+0x3440>
   14060:	bl	12a40 <close@plt+0x1be0>
   14064:	mov	sl, r0
   14068:	cmp	sl, #0
   1406c:	beq	141ec <close@plt+0x338c>
   14070:	sub	r1, fp, #148	; 0x94
   14074:	mov	r0, sl
   14078:	bl	12160 <close@plt+0x1300>
   1407c:	mov	r5, r0
   14080:	mov	r0, sl
   14084:	bl	10c2c <free@plt>
   14088:	cmp	r5, #0
   1408c:	beq	141ec <close@plt+0x338c>
   14090:	mov	r0, r7
   14094:	sub	r1, fp, #144	; 0x90
   14098:	bl	12160 <close@plt+0x1300>
   1409c:	subs	r3, r0, #0
   140a0:	str	r3, [fp, #-152]	; 0xffffff68
   140a4:	beq	14294 <close@plt+0x3434>
   140a8:	ldr	r1, [fp, #-148]	; 0xffffff6c
   140ac:	ldr	r7, [fp, #-144]	; 0xffffff70
   140b0:	sub	r9, r1, #1
   140b4:	cmp	r9, r7
   140b8:	str	r9, [fp, #-148]	; 0xffffff6c
   140bc:	beq	14268 <close@plt+0x3408>
   140c0:	mov	r0, r6
   140c4:	sub	r1, fp, #140	; 0x8c
   140c8:	bl	12160 <close@plt+0x1300>
   140cc:	subs	r8, r0, #0
   140d0:	beq	14260 <close@plt+0x3400>
   140d4:	ldr	lr, [fp, #-144]	; 0xffffff70
   140d8:	ldr	r9, [fp, #-140]	; 0xffffff74
   140dc:	mov	r4, #0
   140e0:	cmp	lr, r9
   140e4:	movlt	r7, lr
   140e8:	movge	r7, r9
   140ec:	str	lr, [fp, #-160]	; 0xffffff60
   140f0:	cmp	r4, r7
   140f4:	bge	14114 <close@plt+0x32b4>
   140f8:	ldr	ip, [fp, #-152]	; 0xffffff68
   140fc:	ldr	r1, [r8, r4, lsl #2]
   14100:	ldr	r0, [ip, r4, lsl #2]
   14104:	bl	10c14 <strcmp@plt>
   14108:	cmp	r0, #0
   1410c:	addeq	r4, r4, #1
   14110:	beq	140f0 <close@plt+0x3290>
   14114:	cmp	r4, #0
   14118:	beq	14258 <close@plt+0x33f8>
   1411c:	mov	sl, #0
   14120:	mov	r6, sl
   14124:	ldr	r7, [fp, #-148]	; 0xffffff6c
   14128:	b	1413c <close@plt+0x32dc>
   1412c:	ldr	r0, [r5, r6, lsl #2]
   14130:	bl	10d70 <strlen@plt>
   14134:	add	r6, r6, #1
   14138:	add	sl, r0, sl
   1413c:	cmp	r7, r6
   14140:	bgt	1412c <close@plt+0x32cc>
   14144:	ldr	r7, [fp, #-160]	; 0xffffff60
   14148:	sub	r3, r7, r4
   1414c:	mov	r7, r4
   14150:	add	r1, r3, r3, lsl #1
   14154:	add	r6, r1, sl
   14158:	cmp	r9, r7
   1415c:	ble	14174 <close@plt+0x3314>
   14160:	ldr	r0, [r8, r7, lsl #2]
   14164:	bl	10d70 <strlen@plt>
   14168:	add	r7, r7, #1
   1416c:	add	r6, r6, r0
   14170:	b	14158 <close@plt+0x32f8>
   14174:	add	r0, r6, #1
   14178:	bl	10d04 <malloc@plt>
   1417c:	subs	r7, r0, #0
   14180:	beq	141fc <close@plt+0x339c>
   14184:	mov	r9, #0
   14188:	strb	r9, [r7]
   1418c:	b	1419c <close@plt+0x333c>
   14190:	ldr	r1, [r5, r9, lsl #2]
   14194:	bl	10cb0 <strcat@plt>
   14198:	add	r9, r9, #1
   1419c:	ldr	sl, [fp, #-148]	; 0xffffff6c
   141a0:	mov	r0, r7
   141a4:	cmp	sl, r9
   141a8:	bgt	14190 <close@plt+0x3330>
   141ac:	bl	10d70 <strlen@plt>
   141b0:	ldr	ip, [fp, #-144]	; 0xffffff70
   141b4:	ldr	r3, [pc, #596]	; 14410 <close@plt+0x35b0>
   141b8:	mov	r9, r4
   141bc:	mov	lr, #47	; 0x2f
   141c0:	add	r0, r7, r0
   141c4:	cmp	ip, r9
   141c8:	add	r9, r9, #1
   141cc:	ble	14228 <close@plt+0x33c8>
   141d0:	ldrh	r1, [r3]
   141d4:	ldrb	sl, [r3, #2]
   141d8:	add	r0, r0, #3
   141dc:	strh	r1, [r0, #-3]
   141e0:	strb	sl, [r0, #-1]
   141e4:	strb	lr, [r0, #-1]
   141e8:	b	141c4 <close@plt+0x3364>
   141ec:	mov	r7, #0
   141f0:	mov	r8, r7
   141f4:	mov	r5, r7
   141f8:	str	r7, [fp, #-152]	; 0xffffff68
   141fc:	mov	r0, r5
   14200:	bl	123e4 <close@plt+0x1584>
   14204:	ldr	r0, [fp, #-152]	; 0xffffff68
   14208:	bl	123e4 <close@plt+0x1584>
   1420c:	mov	r0, r8
   14210:	bl	123e4 <close@plt+0x1584>
   14214:	ldr	r0, [fp, #-156]	; 0xffffff64
   14218:	bl	10c2c <free@plt>
   1421c:	mov	r0, r7
   14220:	sub	sp, fp, #32
   14224:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14228:	mov	r6, #0
   1422c:	strb	r6, [r0]
   14230:	ldr	r2, [fp, #-140]	; 0xffffff74
   14234:	mov	r0, r7
   14238:	cmp	r2, r4
   1423c:	ble	141fc <close@plt+0x339c>
   14240:	ldr	r1, [r8, r4, lsl #2]
   14244:	bl	10cb0 <strcat@plt>
   14248:	add	r4, r4, #1
   1424c:	b	14230 <close@plt+0x33d0>
   14250:	mov	r7, #0
   14254:	b	1421c <close@plt+0x33bc>
   14258:	mov	r7, r4
   1425c:	b	141fc <close@plt+0x339c>
   14260:	mov	r7, r8
   14264:	b	141fc <close@plt+0x339c>
   14268:	mov	r8, #0
   1426c:	cmp	r7, r8
   14270:	ble	1438c <close@plt+0x352c>
   14274:	ldr	r2, [fp, #-152]	; 0xffffff68
   14278:	ldr	r0, [r5, r8, lsl #2]
   1427c:	ldr	r1, [r2, r8, lsl #2]
   14280:	bl	10c14 <strcmp@plt>
   14284:	add	r8, r8, #1
   14288:	cmp	r0, #0
   1428c:	beq	1426c <close@plt+0x340c>
   14290:	b	140c0 <close@plt+0x3260>
   14294:	ldr	r8, [fp, #-152]	; 0xffffff68
   14298:	mov	r7, r8
   1429c:	b	141fc <close@plt+0x339c>
   142a0:	bl	10c74 <strdup@plt>
   142a4:	mov	sl, r0
   142a8:	b	14068 <close@plt+0x3208>
   142ac:	ldr	r0, [pc, #352]	; 14414 <close@plt+0x35b4>
   142b0:	bl	10cec <getenv@plt>
   142b4:	subs	r1, r0, #0
   142b8:	str	r1, [fp, #-152]	; 0xffffff68
   142bc:	beq	1404c <close@plt+0x31ec>
   142c0:	bl	10d70 <strlen@plt>
   142c4:	add	r9, r0, #1
   142c8:	cmp	r9, #1
   142cc:	mov	r0, r4
   142d0:	moveq	r9, #2
   142d4:	bl	10d70 <strlen@plt>
   142d8:	ldr	r1, [fp, #-152]	; 0xffffff68
   142dc:	add	r2, r0, r9
   142e0:	add	r0, r2, #1
   142e4:	cmp	r0, #4032	; 0xfc0
   142e8:	bcs	143b4 <close@plt+0x3554>
   142ec:	add	r0, r2, #8
   142f0:	bic	sl, r0, #7
   142f4:	sub	sp, sp, sl
   142f8:	str	r8, [fp, #-156]	; 0xffffff64
   142fc:	mov	r8, sp
   14300:	mov	r3, r1
   14304:	mov	sl, r3
   14308:	ldrb	lr, [sl], #1
   1430c:	cmp	lr, #0
   14310:	cmpne	lr, #58	; 0x3a
   14314:	bne	14384 <close@plt+0x3524>
   14318:	cmp	r1, r3
   1431c:	beq	143cc <close@plt+0x356c>
   14320:	sub	r9, r3, r1
   14324:	mov	r2, r9
   14328:	mov	r0, r8
   1432c:	bl	10c44 <memcpy@plt>
   14330:	ldrb	ip, [sl, #-2]
   14334:	add	r3, r8, r9
   14338:	cmp	ip, #47	; 0x2f
   1433c:	movne	r1, #47	; 0x2f
   14340:	movne	ip, #0
   14344:	moveq	r3, #0
   14348:	strbeq	r3, [r8, r9]
   1434c:	strbne	r1, [r8, r9]
   14350:	strbne	ip, [r3, #1]
   14354:	mov	r1, r4
   14358:	mov	r0, r8
   1435c:	bl	10cb0 <strcat@plt>
   14360:	mov	r1, #1
   14364:	mov	r0, r8
   14368:	bl	10dd0 <access@plt>
   1436c:	cmp	r0, #0
   14370:	beq	143e0 <close@plt+0x3580>
   14374:	ldrb	ip, [sl, #-1]
   14378:	mov	r1, sl
   1437c:	cmp	ip, #0
   14380:	beq	14054 <close@plt+0x31f4>
   14384:	mov	r3, sl
   14388:	b	14304 <close@plt+0x34a4>
   1438c:	moveq	r3, #1
   14390:	movne	r3, #0
   14394:	cmp	r9, #0
   14398:	movgt	r0, r3
   1439c:	orrle	r0, r3, #1
   143a0:	cmp	r0, #0
   143a4:	movne	r7, #0
   143a8:	movne	r8, r7
   143ac:	beq	140c0 <close@plt+0x3260>
   143b0:	b	141fc <close@plt+0x339c>
   143b4:	str	r1, [fp, #-152]	; 0xffffff68
   143b8:	bl	10d04 <malloc@plt>
   143bc:	ldr	r1, [fp, #-152]	; 0xffffff68
   143c0:	str	r0, [fp, #-156]	; 0xffffff64
   143c4:	mov	r8, r0
   143c8:	b	14300 <close@plt+0x34a0>
   143cc:	ldr	r2, [pc, #68]	; 14418 <close@plt+0x35b8>
   143d0:	mov	r0, #0
   143d4:	strh	r2, [r8]
   143d8:	strb	r0, [r8, #2]
   143dc:	b	14354 <close@plt+0x34f4>
   143e0:	sub	r2, fp, #140	; 0x8c
   143e4:	mov	r1, r8
   143e8:	mov	r0, #3
   143ec:	bl	10e30 <__xstat64@plt>
   143f0:	cmp	r0, #0
   143f4:	blt	14374 <close@plt+0x3514>
   143f8:	ldr	lr, [fp, #-124]	; 0xffffff84
   143fc:	and	r9, lr, #61440	; 0xf000
   14400:	cmp	r9, #32768	; 0x8000
   14404:	bne	14374 <close@plt+0x3514>
   14408:	mov	r4, r8
   1440c:	b	14054 <close@plt+0x31f4>
   14410:			; <UNDEFINED> instruction: 0x00015eb0
   14414:	strdeq	r5, [r1], -ip
   14418:	andeq	r2, r0, lr, lsr #30
   1441c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14420:	mov	r8, r2
   14424:	sub	sp, sp, #16
   14428:	mov	r2, #0
   1442c:	mov	r4, r0
   14430:	mov	r7, r1
   14434:	mov	r0, r2
   14438:	mov	r1, r3
   1443c:	ldr	r9, [sp, #48]	; 0x30
   14440:	ldr	sl, [sp, #52]	; 0x34
   14444:	ldr	r6, [sp, #60]	; 0x3c
   14448:	bl	1247c <close@plt+0x161c>
   1444c:	stm	sp, {r9, sl}
   14450:	str	r6, [sp, #8]
   14454:	mov	r3, r8
   14458:	mov	r2, r7
   1445c:	mov	r1, r4
   14460:	mov	r5, r0
   14464:	bl	12adc <close@plt+0x1c7c>
   14468:	subs	r9, r0, #0
   1446c:	beq	14484 <close@plt+0x3624>
   14470:	mov	r0, r5
   14474:	bl	1390c <close@plt+0x2aac>
   14478:	mov	r0, r9
   1447c:	add	sp, sp, #16
   14480:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14484:	ldr	r2, [sp, #56]	; 0x38
   14488:	mov	r1, #1
   1448c:	mov	r0, r5
   14490:	bl	13634 <close@plt+0x27d4>
   14494:	cmp	r0, #0
   14498:	streq	r9, [r6]
   1449c:	ldreq	r9, [pc]	; 144a4 <close@plt+0x3644>
   144a0:	b	14470 <close@plt+0x3610>
   144a4:			; <UNDEFINED> instruction: 0x00015eb4
   144a8:	ldr	r2, [pc, #24]	; 144c8 <close@plt+0x3668>
   144ac:	ldr	ip, [pc, #24]	; 144cc <close@plt+0x366c>
   144b0:	cmp	r3, #0
   144b4:	mov	r0, r1
   144b8:	moveq	r1, r2
   144bc:	movne	r1, ip
   144c0:	sub	r2, r2, #139	; 0x8b
   144c4:	b	10cd4 <open64@plt>
   144c8:	andeq	r0, r0, r1, asr #4
   144cc:	andeq	r0, r0, r1, asr #8
   144d0:	push	{r4, lr}
   144d4:	ldr	r4, [pc, #32]	; 144fc <close@plt+0x369c>
   144d8:	ldr	r2, [pc, #32]	; 14500 <close@plt+0x36a0>
   144dc:	ldr	r3, [r4]
   144e0:	str	r0, [r2]
   144e4:	cmp	r3, #0
   144e8:	popne	{r4, pc}
   144ec:	mov	r0, r3
   144f0:	bl	10e24 <sbrk@plt>
   144f4:	str	r0, [r4]
   144f8:	pop	{r4, pc}
   144fc:	andeq	r7, r2, ip, lsr r1
   14500:	andeq	r7, r2, r0, lsl #2
   14504:	push	{r4, r5, r6, lr}
   14508:	mov	r5, r0
   1450c:	bl	10d70 <strlen@plt>
   14510:	add	r4, r0, #1
   14514:	mov	r0, r4
   14518:	bl	1294c <close@plt+0x1aec>
   1451c:	mov	r2, r4
   14520:	mov	r1, r5
   14524:	pop	{r4, r5, r6, lr}
   14528:	b	10c44 <memcpy@plt>
   1452c:	ldr	r3, [r0]
   14530:	tst	r3, #1073741824	; 0x40000000
   14534:	orrne	r3, r3, #-2147483648	; 0x80000000
   14538:	biceq	r3, r3, #-2147483648	; 0x80000000
   1453c:	add	r0, r0, r3
   14540:	bx	lr
   14544:	cmp	r1, #0
   14548:	beq	145d4 <close@plt+0x3774>
   1454c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14550:	sub	r8, r1, #1
   14554:	mov	r6, r0
   14558:	mov	r7, r8
   1455c:	mov	r9, #0
   14560:	add	r4, r9, r7
   14564:	add	r4, r4, r4, lsr #31
   14568:	asr	r4, r4, #1
   1456c:	lsl	r5, r4, #3
   14570:	add	r1, r6, r5
   14574:	mov	r0, r1
   14578:	bl	1452c <close@plt+0x36cc>
   1457c:	cmp	r8, r4
   14580:	mov	r3, r0
   14584:	add	r0, r5, #8
   14588:	add	r0, r6, r0
   1458c:	beq	145b4 <close@plt+0x3754>
   14590:	cmp	r3, r2
   14594:	bhi	145bc <close@plt+0x375c>
   14598:	bl	1452c <close@plt+0x36cc>
   1459c:	add	r9, r4, #1
   145a0:	sub	r0, r0, #1
   145a4:	cmp	r0, r2
   145a8:	bcc	14560 <close@plt+0x3700>
   145ac:	mov	r0, r1
   145b0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   145b4:	cmp	r3, r2
   145b8:	bls	145ac <close@plt+0x374c>
   145bc:	cmp	r9, r4
   145c0:	subne	r7, r4, #1
   145c4:	bne	14560 <close@plt+0x3700>
   145c8:	mov	r1, #0
   145cc:	mov	r0, r1
   145d0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   145d4:	mov	r0, r1
   145d8:	bx	lr
   145dc:	ldr	r3, [pc, #68]	; 14628 <close@plt+0x37c8>
   145e0:	cmp	r0, #1
   145e4:	add	r3, pc, r3
   145e8:	beq	14604 <close@plt+0x37a4>
   145ec:	cmp	r0, #2
   145f0:	beq	1461c <close@plt+0x37bc>
   145f4:	cmp	r0, #0
   145f8:	beq	14610 <close@plt+0x37b0>
   145fc:	mov	r0, #0
   14600:	bx	lr
   14604:	ldr	r2, [pc, #32]	; 1462c <close@plt+0x37cc>
   14608:	ldr	r0, [r3, r2]
   1460c:	bx	lr
   14610:	ldr	r0, [pc, #24]	; 14630 <close@plt+0x37d0>
   14614:	add	r0, pc, r0
   14618:	bx	lr
   1461c:	ldr	r2, [pc, #16]	; 14634 <close@plt+0x37d4>
   14620:	ldr	r0, [r3, r2]
   14624:	bx	lr
   14628:	andeq	r2, r1, r4, lsl sl
   1462c:	strdeq	r0, [r0], -r4
   14630:	andeq	r0, r0, r0, ror fp
   14634:	andeq	r0, r0, r8, ror #1
   14638:	ldr	ip, [pc, #280]	; 14758 <close@plt+0x38f8>
   1463c:	ldr	r3, [pc, #280]	; 1475c <close@plt+0x38fc>
   14640:	add	ip, pc, ip
   14644:	push	{r4, r5, lr}
   14648:	sub	sp, sp, #12
   1464c:	ldr	r3, [ip, r3]
   14650:	mov	r4, r0
   14654:	cmp	r3, #0
   14658:	sub	r5, r1, #2
   1465c:	beq	14700 <close@plt+0x38a0>
   14660:	add	r1, sp, #4
   14664:	mov	r0, r5
   14668:	bl	10cf8 <__gnu_Unwind_Find_exidx@plt>
   1466c:	cmp	r0, #0
   14670:	beq	146e8 <close@plt+0x3888>
   14674:	ldr	r1, [sp, #4]
   14678:	mov	r2, r5
   1467c:	bl	14544 <close@plt+0x36e4>
   14680:	subs	r2, r0, #0
   14684:	beq	146e8 <close@plt+0x3888>
   14688:	bl	1452c <close@plt+0x36cc>
   1468c:	ldr	r3, [r2, #4]
   14690:	str	r0, [r4, #72]	; 0x48
   14694:	cmp	r3, #1
   14698:	moveq	r3, #0
   1469c:	streq	r3, [r4, #16]
   146a0:	moveq	r3, #5
   146a4:	beq	146dc <close@plt+0x387c>
   146a8:	cmp	r3, #0
   146ac:	add	r0, r2, #4
   146b0:	blt	14748 <close@plt+0x38e8>
   146b4:	bl	1452c <close@plt+0x36cc>
   146b8:	mov	r3, #0
   146bc:	str	r3, [r4, #80]	; 0x50
   146c0:	str	r0, [r4, #76]	; 0x4c
   146c4:	ldr	r3, [r0]
   146c8:	cmp	r3, #0
   146cc:	blt	14720 <close@plt+0x38c0>
   146d0:	bl	1452c <close@plt+0x36cc>
   146d4:	mov	r3, #0
   146d8:	str	r0, [r4, #16]
   146dc:	mov	r0, r3
   146e0:	add	sp, sp, #12
   146e4:	pop	{r4, r5, pc}
   146e8:	mov	r3, #0
   146ec:	str	r3, [r4, #16]
   146f0:	mov	r3, #9
   146f4:	mov	r0, r3
   146f8:	add	sp, sp, #12
   146fc:	pop	{r4, r5, pc}
   14700:	ldr	r2, [pc, #88]	; 14760 <close@plt+0x3900>
   14704:	ldr	r3, [pc, #88]	; 14764 <close@plt+0x3904>
   14708:	ldr	r1, [ip, r2]
   1470c:	ldr	r0, [ip, r3]
   14710:	sub	r1, r1, r0
   14714:	asr	r1, r1, #3
   14718:	str	r1, [sp, #4]
   1471c:	b	14678 <close@plt+0x3818>
   14720:	lsr	r0, r3, #24
   14724:	and	r0, r0, #15
   14728:	bl	145dc <close@plt+0x377c>
   1472c:	cmp	r0, #0
   14730:	movne	r3, #0
   14734:	moveq	r3, #9
   14738:	str	r0, [r4, #16]
   1473c:	mov	r0, r3
   14740:	add	sp, sp, #12
   14744:	pop	{r4, r5, pc}
   14748:	mov	r3, #1
   1474c:	str	r0, [r4, #76]	; 0x4c
   14750:	str	r3, [r4, #80]	; 0x50
   14754:	b	146c4 <close@plt+0x3864>
   14758:			; <UNDEFINED> instruction: 0x000129b8
   1475c:	ldrdeq	r0, [r0], -ip
   14760:	andeq	r0, r0, r0, ror #1
   14764:	andeq	r0, r0, ip, ror #1
   14768:	ldr	r3, [r0]
   1476c:	push	{r4, lr}
   14770:	tst	r3, #1
   14774:	mov	r4, r0
   14778:	bne	14790 <close@plt+0x3930>
   1477c:	tst	r3, #2
   14780:	add	r0, r0, #72	; 0x48
   14784:	beq	147b4 <close@plt+0x3954>
   14788:	bl	155b4 <close@plt+0x4754>
   1478c:	ldr	r3, [r4]
   14790:	tst	r3, #4
   14794:	beq	147c4 <close@plt+0x3964>
   14798:	tst	r3, #8
   1479c:	beq	147d8 <close@plt+0x3978>
   147a0:	tst	r3, #16
   147a4:	popne	{r4, pc}
   147a8:	add	r0, r4, #464	; 0x1d0
   147ac:	pop	{r4, lr}
   147b0:	b	1565c <close@plt+0x47fc>
   147b4:	bl	155a4 <close@plt+0x4744>
   147b8:	ldr	r3, [r4]
   147bc:	tst	r3, #4
   147c0:	bne	14798 <close@plt+0x3938>
   147c4:	add	r0, r4, #208	; 0xd0
   147c8:	bl	155c4 <close@plt+0x4764>
   147cc:	ldr	r3, [r4]
   147d0:	tst	r3, #8
   147d4:	bne	147a0 <close@plt+0x3940>
   147d8:	add	r0, r4, #336	; 0x150
   147dc:	bl	155d4 <close@plt+0x4774>
   147e0:	ldr	r3, [r4]
   147e4:	tst	r3, #16
   147e8:	popne	{r4, pc}
   147ec:	b	147a8 <close@plt+0x3948>
   147f0:	ldr	r3, [r0]
   147f4:	cmp	r3, #0
   147f8:	ldrne	r3, [r0, r3]
   147fc:	mov	r0, r3
   14800:	bx	lr
   14804:	mov	r0, #9
   14808:	bx	lr
   1480c:	bx	lr
   14810:	push	{r4, r5, r6, lr}
   14814:	mov	r4, r0
   14818:	mov	r5, r1
   1481c:	ldr	r1, [r5, #64]	; 0x40
   14820:	mov	r0, r4
   14824:	bl	14638 <close@plt+0x37d8>
   14828:	subs	r6, r0, #0
   1482c:	bne	14870 <close@plt+0x3a10>
   14830:	ldr	r2, [r5, #64]	; 0x40
   14834:	ldr	r3, [r4, #16]
   14838:	str	r2, [r4, #20]
   1483c:	mov	r1, r4
   14840:	mov	r2, r5
   14844:	mov	r0, #1
   14848:	blx	r3
   1484c:	cmp	r0, #8
   14850:	beq	1481c <close@plt+0x39bc>
   14854:	cmp	r0, #7
   14858:	bne	14870 <close@plt+0x3a10>
   1485c:	mov	r0, r6
   14860:	ldr	r1, [r5, #64]	; 0x40
   14864:	bl	1480c <close@plt+0x39ac>
   14868:	add	r0, r5, #4
   1486c:	bl	15590 <close@plt+0x4730>
   14870:	bl	10e48 <abort@plt>
   14874:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14878:	add	lr, r1, #4
   1487c:	mov	r4, r0
   14880:	mov	r8, r2
   14884:	ldm	lr!, {r0, r1, r2, r3}
   14888:	sub	sp, sp, #980	; 0x3d4
   1488c:	add	ip, sp, #20
   14890:	str	ip, [sp, #12]
   14894:	stmia	ip!, {r0, r1, r2, r3}
   14898:	mov	r5, #0
   1489c:	ldm	lr!, {r0, r1, r2, r3}
   148a0:	add	r6, sp, #16
   148a4:	ldr	r9, [r4, #12]
   148a8:	ldr	sl, [r4, #24]
   148ac:	stmia	ip!, {r0, r1, r2, r3}
   148b0:	add	r7, sp, #496	; 0x1f0
   148b4:	ldm	lr!, {r0, r1, r2, r3}
   148b8:	stmia	ip!, {r0, r1, r2, r3}
   148bc:	ldm	lr, {r0, r1, r2, r3}
   148c0:	stm	ip, {r0, r1, r2, r3}
   148c4:	mov	r0, r4
   148c8:	ldr	r1, [sp, #80]	; 0x50
   148cc:	str	r5, [sp, #16]
   148d0:	bl	14638 <close@plt+0x37d8>
   148d4:	cmp	r8, #0
   148d8:	movne	fp, #10
   148dc:	moveq	fp, #9
   148e0:	mov	r5, r0
   148e4:	b	1496c <close@plt+0x3b0c>
   148e8:	ldr	r1, [sp, #80]	; 0x50
   148ec:	mov	r2, #480	; 0x1e0
   148f0:	str	r1, [r4, #20]
   148f4:	mov	r0, r7
   148f8:	mov	r1, r6
   148fc:	bl	10c44 <memcpy@plt>
   14900:	ldr	r8, [r4, #16]
   14904:	mov	r2, r7
   14908:	mov	r1, r4
   1490c:	mov	r0, fp
   14910:	blx	r8
   14914:	ldr	r2, [sp, #552]	; 0x228
   14918:	stm	sp, {r6, sl}
   1491c:	str	r2, [sp, #84]	; 0x54
   14920:	mov	r1, fp
   14924:	mov	r3, r4
   14928:	mov	r2, r4
   1492c:	mov	r8, r0
   14930:	mov	r0, #1
   14934:	blx	r9
   14938:	cmp	r0, #0
   1493c:	bne	1499c <close@plt+0x3b3c>
   14940:	mov	r2, #480	; 0x1e0
   14944:	mov	r1, r7
   14948:	mov	r0, r6
   1494c:	bl	10c44 <memcpy@plt>
   14950:	cmp	r8, #8
   14954:	bne	149ac <close@plt+0x3b4c>
   14958:	ldr	r1, [sp, #80]	; 0x50
   1495c:	mov	r0, r4
   14960:	bl	14638 <close@plt+0x37d8>
   14964:	mov	fp, #9
   14968:	mov	r5, r0
   1496c:	cmp	r5, #0
   14970:	beq	148e8 <close@plt+0x3a88>
   14974:	ldr	r2, [sp, #72]	; 0x48
   14978:	stm	sp, {r6, sl}
   1497c:	str	r2, [sp, #84]	; 0x54
   14980:	orr	r1, fp, #16
   14984:	mov	r3, r4
   14988:	mov	r2, r4
   1498c:	mov	r0, #1
   14990:	blx	r9
   14994:	cmp	r0, #0
   14998:	beq	149a0 <close@plt+0x3b40>
   1499c:	mov	r5, #9
   149a0:	mov	r0, r5
   149a4:	add	sp, sp, #980	; 0x3d4
   149a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   149ac:	cmp	r8, #7
   149b0:	bne	1499c <close@plt+0x3b3c>
   149b4:	mov	r0, r5
   149b8:	ldr	r1, [sp, #80]	; 0x50
   149bc:	bl	1480c <close@plt+0x39ac>
   149c0:	ldr	r0, [sp, #12]
   149c4:	bl	15590 <close@plt+0x4730>
   149c8:	ldr	r0, [r0, #68]	; 0x44
   149cc:	bx	lr
   149d0:	push	{r4, r5, r6, r7, lr}
   149d4:	add	lr, r1, #4
   149d8:	ldr	r3, [r1, #60]	; 0x3c
   149dc:	mov	r7, r1
   149e0:	str	r3, [r1, #64]	; 0x40
   149e4:	mov	r4, r0
   149e8:	ldm	lr!, {r0, r1, r2, r3}
   149ec:	sub	sp, sp, #484	; 0x1e4
   149f0:	add	ip, sp, #4
   149f4:	mvn	r5, #0
   149f8:	stmia	ip!, {r0, r1, r2, r3}
   149fc:	mov	r6, sp
   14a00:	ldm	lr!, {r0, r1, r2, r3}
   14a04:	stmia	ip!, {r0, r1, r2, r3}
   14a08:	ldm	lr!, {r0, r1, r2, r3}
   14a0c:	stmia	ip!, {r0, r1, r2, r3}
   14a10:	ldm	lr, {r0, r1, r2, r3}
   14a14:	stm	ip, {r0, r1, r2, r3}
   14a18:	str	r5, [sp]
   14a1c:	b	14a3c <close@plt+0x3bdc>
   14a20:	ldr	r3, [r4, #16]
   14a24:	mov	r2, r6
   14a28:	mov	r1, r4
   14a2c:	blx	r3
   14a30:	cmp	r0, #8
   14a34:	mov	r5, r0
   14a38:	bne	14a5c <close@plt+0x3bfc>
   14a3c:	ldr	r1, [sp, #64]	; 0x40
   14a40:	mov	r0, r4
   14a44:	bl	14638 <close@plt+0x37d8>
   14a48:	cmp	r0, #0
   14a4c:	beq	14a20 <close@plt+0x3bc0>
   14a50:	mov	r0, #9
   14a54:	add	sp, sp, #484	; 0x1e4
   14a58:	pop	{r4, r5, r6, r7, pc}
   14a5c:	mov	r0, r6
   14a60:	bl	14768 <close@plt+0x3908>
   14a64:	cmp	r5, #6
   14a68:	bne	14a50 <close@plt+0x3bf0>
   14a6c:	mov	r1, r7
   14a70:	mov	r0, r4
   14a74:	bl	14810 <close@plt+0x39b0>
   14a78:	push	{lr}		; (str lr, [sp, #-4]!)
   14a7c:	ldr	lr, [r3, #60]	; 0x3c
   14a80:	str	r1, [r0, #12]
   14a84:	str	r2, [r0, #24]
   14a88:	mov	r1, r3
   14a8c:	str	lr, [r3, #64]	; 0x40
   14a90:	mov	r2, #0
   14a94:	pop	{lr}		; (ldr lr, [sp], #4)
   14a98:	b	14874 <close@plt+0x3a14>
   14a9c:	push	{r4, r5, r6, lr}
   14aa0:	ldr	r6, [r0, #12]
   14aa4:	ldr	r3, [r0, #20]
   14aa8:	cmp	r6, #0
   14aac:	str	r3, [r1, #64]	; 0x40
   14ab0:	bne	14b00 <close@plt+0x3ca0>
   14ab4:	ldr	r3, [r0, #16]
   14ab8:	mov	r2, r1
   14abc:	mov	r4, r0
   14ac0:	mov	r5, r1
   14ac4:	mov	r1, r0
   14ac8:	mov	r0, #2
   14acc:	blx	r3
   14ad0:	cmp	r0, #7
   14ad4:	beq	14aec <close@plt+0x3c8c>
   14ad8:	cmp	r0, #8
   14adc:	bne	14b0c <close@plt+0x3cac>
   14ae0:	mov	r1, r5
   14ae4:	mov	r0, r4
   14ae8:	bl	14810 <close@plt+0x39b0>
   14aec:	mov	r0, r6
   14af0:	ldr	r1, [r5, #64]	; 0x40
   14af4:	bl	1480c <close@plt+0x39ac>
   14af8:	add	r0, r5, #4
   14afc:	bl	15590 <close@plt+0x4730>
   14b00:	mov	r2, #1
   14b04:	bl	14874 <close@plt+0x3a14>
   14b08:	bl	10e48 <abort@plt>
   14b0c:	bl	10e48 <abort@plt>
   14b10:	ldr	r2, [r0, #12]
   14b14:	cmp	r2, #0
   14b18:	beq	14b2c <close@plt+0x3ccc>
   14b1c:	ldr	ip, [r1, #60]	; 0x3c
   14b20:	mov	r2, #0
   14b24:	str	ip, [r1, #64]	; 0x40
   14b28:	b	14874 <close@plt+0x3a14>
   14b2c:	b	149d0 <close@plt+0x3b70>
   14b30:	bx	lr
   14b34:	ldr	r3, [r0, #8]
   14b38:	cmp	r3, #0
   14b3c:	bxeq	lr
   14b40:	mov	r1, r0
   14b44:	mov	r0, #1
   14b48:	bx	r3
   14b4c:	cmp	r1, #4
   14b50:	addls	pc, pc, r1, lsl #2
   14b54:	b	14b98 <close@plt+0x3d38>
   14b58:	b	14b74 <close@plt+0x3d14>
   14b5c:	b	14b6c <close@plt+0x3d0c>
   14b60:	b	14b98 <close@plt+0x3d38>
   14b64:	b	14b6c <close@plt+0x3d0c>
   14b68:	b	14b6c <close@plt+0x3d0c>
   14b6c:	mov	r0, #1
   14b70:	bx	lr
   14b74:	cmp	r2, #15
   14b78:	cmpls	r3, #0
   14b7c:	bne	14b98 <close@plt+0x3d38>
   14b80:	add	r2, r0, r2, lsl #2
   14b84:	mov	r0, r1
   14b88:	ldr	r3, [r2, #4]
   14b8c:	ldr	r2, [sp]
   14b90:	str	r3, [r2]
   14b94:	bx	lr
   14b98:	mov	r0, #2
   14b9c:	bx	lr
   14ba0:	push	{lr}		; (str lr, [sp, #-4]!)
   14ba4:	sub	sp, sp, #20
   14ba8:	mov	r3, #0
   14bac:	mov	r2, r1
   14bb0:	add	r1, sp, #12
   14bb4:	str	r1, [sp]
   14bb8:	mov	r1, r3
   14bbc:	bl	14b4c <close@plt+0x3cec>
   14bc0:	ldr	r0, [sp, #12]
   14bc4:	add	sp, sp, #20
   14bc8:	pop	{pc}		; (ldr pc, [sp], #4)
   14bcc:	cmp	r1, #4
   14bd0:	addls	pc, pc, r1, lsl #2
   14bd4:	b	14c18 <close@plt+0x3db8>
   14bd8:	b	14bf4 <close@plt+0x3d94>
   14bdc:	b	14bec <close@plt+0x3d8c>
   14be0:	b	14c18 <close@plt+0x3db8>
   14be4:	b	14bec <close@plt+0x3d8c>
   14be8:	b	14bec <close@plt+0x3d8c>
   14bec:	mov	r0, #1
   14bf0:	bx	lr
   14bf4:	cmp	r2, #15
   14bf8:	cmpls	r3, #0
   14bfc:	bne	14c18 <close@plt+0x3db8>
   14c00:	ldr	r3, [sp]
   14c04:	add	r2, r0, r2, lsl #2
   14c08:	mov	r0, r1
   14c0c:	ldr	r3, [r3]
   14c10:	str	r3, [r2, #4]
   14c14:	bx	lr
   14c18:	mov	r0, #2
   14c1c:	bx	lr
   14c20:	push	{lr}		; (str lr, [sp, #-4]!)
   14c24:	sub	sp, sp, #20
   14c28:	mov	r3, #0
   14c2c:	str	r2, [sp, #12]
   14c30:	add	r2, sp, #12
   14c34:	str	r2, [sp]
   14c38:	mov	r2, r1
   14c3c:	mov	r1, r3
   14c40:	bl	14bcc <close@plt+0x3d6c>
   14c44:	add	sp, sp, #20
   14c48:	pop	{pc}		; (ldr pc, [sp], #4)
   14c4c:	push	{r4, r5, r6, r7, r8, lr}
   14c50:	add	lr, r2, #4
   14c54:	ldr	r3, [r2, #60]	; 0x3c
   14c58:	mov	r8, r0
   14c5c:	str	r3, [r2, #64]	; 0x40
   14c60:	mov	r7, r1
   14c64:	ldm	lr!, {r0, r1, r2, r3}
   14c68:	sub	sp, sp, #568	; 0x238
   14c6c:	add	ip, sp, #92	; 0x5c
   14c70:	mvn	r6, #0
   14c74:	stmia	ip!, {r0, r1, r2, r3}
   14c78:	mov	r5, sp
   14c7c:	ldm	lr!, {r0, r1, r2, r3}
   14c80:	add	r4, sp, #88	; 0x58
   14c84:	stmia	ip!, {r0, r1, r2, r3}
   14c88:	ldm	lr!, {r0, r1, r2, r3}
   14c8c:	stmia	ip!, {r0, r1, r2, r3}
   14c90:	ldm	lr, {r0, r1, r2, r3}
   14c94:	stm	ip, {r0, r1, r2, r3}
   14c98:	str	r6, [sp, #88]	; 0x58
   14c9c:	b	14cdc <close@plt+0x3e7c>
   14ca0:	bl	14c20 <close@plt+0x3dc0>
   14ca4:	mov	r1, r7
   14ca8:	mov	r0, r4
   14cac:	blx	r8
   14cb0:	mov	r2, r4
   14cb4:	mov	r1, r5
   14cb8:	cmp	r0, #0
   14cbc:	mov	r0, #8
   14cc0:	bne	14cfc <close@plt+0x3e9c>
   14cc4:	ldr	r3, [sp, #16]
   14cc8:	blx	r3
   14ccc:	sub	r3, r0, #5
   14cd0:	bics	r3, r3, #4
   14cd4:	mov	r6, r0
   14cd8:	beq	14d00 <close@plt+0x3ea0>
   14cdc:	ldr	r1, [sp, #152]	; 0x98
   14ce0:	mov	r0, r5
   14ce4:	bl	14638 <close@plt+0x37d8>
   14ce8:	mov	r2, r5
   14cec:	mov	r1, #12
   14cf0:	cmp	r0, #0
   14cf4:	mov	r0, r4
   14cf8:	beq	14ca0 <close@plt+0x3e40>
   14cfc:	mov	r6, #9
   14d00:	mov	r0, r4
   14d04:	bl	14768 <close@plt+0x3908>
   14d08:	mov	r0, r6
   14d0c:	add	sp, sp, #568	; 0x238
   14d10:	pop	{r4, r5, r6, r7, r8, pc}
   14d14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14d18:	mov	r6, r2
   14d1c:	ldr	r4, [r1, #76]	; 0x4c
   14d20:	ldr	r2, [pc, #1116]	; 15184 <close@plt+0x4324>
   14d24:	sub	sp, sp, #44	; 0x2c
   14d28:	subs	fp, r3, #0
   14d2c:	ldr	r3, [r4], #4
   14d30:	add	r2, pc, r2
   14d34:	str	r4, [sp, #32]
   14d38:	str	r2, [sp, #4]
   14d3c:	mov	r5, r1
   14d40:	and	r7, r0, #3
   14d44:	beq	14ef0 <close@plt+0x4090>
   14d48:	lsr	r2, r3, #16
   14d4c:	strb	r2, [sp, #37]	; 0x25
   14d50:	uxtb	r1, r2
   14d54:	lsl	r3, r3, #16
   14d58:	add	r4, r4, r1, lsl #2
   14d5c:	mov	r2, #2
   14d60:	str	r3, [sp, #28]
   14d64:	strb	r2, [sp, #36]	; 0x24
   14d68:	cmp	r7, #2
   14d6c:	ldr	r3, [r5, #80]	; 0x50
   14d70:	ldreq	r4, [r5, #56]	; 0x38
   14d74:	ands	r3, r3, #1
   14d78:	bne	14f24 <close@plt+0x40c4>
   14d7c:	lsr	r0, r0, #3
   14d80:	eor	r0, r0, #1
   14d84:	and	r2, r0, #1
   14d88:	str	r2, [sp, #12]
   14d8c:	str	r3, [sp, #8]
   14d90:	ldr	r9, [r4]
   14d94:	cmp	r9, #0
   14d98:	beq	15128 <close@plt+0x42c8>
   14d9c:	cmp	fp, #2
   14da0:	ldr	r3, [r5, #72]	; 0x48
   14da4:	ldrhne	r8, [r4, #2]
   14da8:	ldreq	r8, [r4, #4]
   14dac:	mov	r1, #15
   14db0:	bic	sl, r8, #1
   14db4:	mov	r0, r6
   14db8:	ldrhne	r9, [r4]
   14dbc:	add	sl, sl, r3
   14dc0:	addeq	r4, r4, #8
   14dc4:	addne	r4, r4, #4
   14dc8:	bl	14ba0 <close@plt+0x3d40>
   14dcc:	lsl	r3, r8, #1
   14dd0:	and	r3, r3, #2
   14dd4:	and	r2, r9, #1
   14dd8:	orr	r3, r3, r2
   14ddc:	cmp	sl, r0
   14de0:	bhi	14ea4 <close@plt+0x4044>
   14de4:	bic	r9, r9, #1
   14de8:	add	sl, r9, sl
   14dec:	cmp	sl, r0
   14df0:	bls	14ea4 <close@plt+0x4044>
   14df4:	cmp	r3, #1
   14df8:	beq	14fbc <close@plt+0x415c>
   14dfc:	cmp	r3, #0
   14e00:	beq	14f04 <close@plt+0x40a4>
   14e04:	cmp	r3, #2
   14e08:	bne	14ee0 <close@plt+0x4080>
   14e0c:	ldr	r3, [r4]
   14e10:	cmp	r7, #0
   14e14:	bic	sl, r3, #-2147483648	; 0x80000000
   14e18:	bne	14f48 <close@plt+0x40e8>
   14e1c:	ldr	r2, [sp, #12]
   14e20:	cmp	sl, #0
   14e24:	moveq	r2, #1
   14e28:	cmp	r2, #0
   14e2c:	beq	14ecc <close@plt+0x406c>
   14e30:	cmp	sl, #0
   14e34:	beq	150d0 <close@plt+0x4270>
   14e38:	add	r3, r5, #88	; 0x58
   14e3c:	add	r2, sp, #24
   14e40:	mov	r9, r7
   14e44:	str	r7, [sp, #16]
   14e48:	str	fp, [sp, #20]
   14e4c:	add	r8, r4, #4
   14e50:	mov	r7, r3
   14e54:	mov	fp, r2
   14e58:	b	14e64 <close@plt+0x4004>
   14e5c:	cmp	r9, sl
   14e60:	beq	150d0 <close@plt+0x4270>
   14e64:	mov	r0, r8
   14e68:	str	r7, [sp, #24]
   14e6c:	bl	147f0 <close@plt+0x3990>
   14e70:	mov	r3, fp
   14e74:	mov	r2, #0
   14e78:	add	r9, r9, #1
   14e7c:	add	r8, r8, #4
   14e80:	mov	r1, r0
   14e84:	mov	r0, r5
   14e88:	bl	10d64 <__cxa_type_match@plt>
   14e8c:	cmp	r0, #0
   14e90:	beq	14e5c <close@plt+0x3ffc>
   14e94:	ldr	r7, [sp, #16]
   14e98:	ldr	fp, [sp, #20]
   14e9c:	ldr	r3, [r4]
   14ea0:	b	14ecc <close@plt+0x406c>
   14ea4:	cmp	r3, #1
   14ea8:	beq	14f14 <close@plt+0x40b4>
   14eac:	cmp	r3, #0
   14eb0:	beq	14f0c <close@plt+0x40ac>
   14eb4:	cmp	r3, #2
   14eb8:	bne	14ee0 <close@plt+0x4080>
   14ebc:	ldr	r3, [r4]
   14ec0:	cmp	r7, #0
   14ec4:	bic	sl, r3, #-2147483648	; 0x80000000
   14ec8:	bne	14f48 <close@plt+0x40e8>
   14ecc:	cmp	r3, #0
   14ed0:	addlt	r4, r4, #4
   14ed4:	add	sl, sl, #1
   14ed8:	add	r4, r4, sl, lsl #2
   14edc:	b	14d90 <close@plt+0x3f30>
   14ee0:	mov	r3, #9
   14ee4:	mov	r0, r3
   14ee8:	add	sp, sp, #44	; 0x2c
   14eec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14ef0:	lsl	r3, r3, #8
   14ef4:	mov	r2, #3
   14ef8:	str	r3, [sp, #28]
   14efc:	strh	r2, [sp, #36]	; 0x24
   14f00:	b	14d68 <close@plt+0x3f08>
   14f04:	cmp	r7, #0
   14f08:	bne	1503c <close@plt+0x41dc>
   14f0c:	add	r4, r4, #4
   14f10:	b	14d90 <close@plt+0x3f30>
   14f14:	cmp	r7, #0
   14f18:	bne	14f68 <close@plt+0x4108>
   14f1c:	add	r4, r4, #8
   14f20:	b	14d90 <close@plt+0x3f30>
   14f24:	mov	r0, r6
   14f28:	add	r1, sp, #28
   14f2c:	bl	157c8 <close@plt+0x4968>
   14f30:	cmp	r0, #0
   14f34:	bne	14ee0 <close@plt+0x4080>
   14f38:	mov	r3, #8
   14f3c:	mov	r0, r3
   14f40:	add	sp, sp, #44	; 0x2c
   14f44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14f48:	mov	r1, #13
   14f4c:	mov	r0, r6
   14f50:	ldr	r8, [r5, #32]
   14f54:	bl	14ba0 <close@plt+0x3d40>
   14f58:	cmp	r8, r0
   14f5c:	beq	15078 <close@plt+0x4218>
   14f60:	ldr	r3, [r4]
   14f64:	b	14ecc <close@plt+0x406c>
   14f68:	mov	r1, #13
   14f6c:	mov	r0, r6
   14f70:	ldr	r8, [r5, #32]
   14f74:	bl	14ba0 <close@plt+0x3d40>
   14f78:	cmp	r8, r0
   14f7c:	bne	14f1c <close@plt+0x40bc>
   14f80:	ldr	r3, [r5, #40]	; 0x28
   14f84:	cmp	r4, r3
   14f88:	bne	14f1c <close@plt+0x40bc>
   14f8c:	mov	r0, r4
   14f90:	bl	1452c <close@plt+0x36cc>
   14f94:	mov	r1, #15
   14f98:	mov	r2, r0
   14f9c:	mov	r0, r6
   14fa0:	bl	14c20 <close@plt+0x3dc0>
   14fa4:	mov	r2, r5
   14fa8:	mov	r0, r6
   14fac:	mov	r1, #0
   14fb0:	bl	14c20 <close@plt+0x3dc0>
   14fb4:	mov	r3, #7
   14fb8:	b	14ee4 <close@plt+0x4084>
   14fbc:	cmp	r7, #0
   14fc0:	bne	14f68 <close@plt+0x4108>
   14fc4:	ldrd	r2, [r4]
   14fc8:	cmn	r3, #2
   14fcc:	lsr	r2, r2, #31
   14fd0:	beq	14ee0 <close@plt+0x4080>
   14fd4:	cmn	r3, #1
   14fd8:	add	r3, r5, #88	; 0x58
   14fdc:	str	r3, [sp, #24]
   14fe0:	beq	150b4 <close@plt+0x4254>
   14fe4:	add	r0, r4, #4
   14fe8:	bl	147f0 <close@plt+0x3990>
   14fec:	add	r3, sp, #24
   14ff0:	mov	r1, r0
   14ff4:	mov	r0, r5
   14ff8:	bl	10d64 <__cxa_type_match@plt>
   14ffc:	cmp	r0, #0
   15000:	beq	14f1c <close@plt+0x40bc>
   15004:	mov	r8, r0
   15008:	mov	r1, #13
   1500c:	mov	r0, r6
   15010:	bl	14ba0 <close@plt+0x3d40>
   15014:	cmp	r8, #2
   15018:	str	r0, [r5, #32]
   1501c:	bne	150c4 <close@plt+0x4264>
   15020:	mov	r3, r5
   15024:	ldr	r2, [sp, #24]
   15028:	str	r2, [r3, #44]!	; 0x2c
   1502c:	str	r3, [r5, #36]	; 0x24
   15030:	str	r4, [r5, #40]	; 0x28
   15034:	mov	r3, #6
   15038:	b	14ee4 <close@plt+0x4084>
   1503c:	mov	r0, r4
   15040:	bl	1452c <close@plt+0x36cc>
   15044:	add	r4, r4, #4
   15048:	str	r4, [r5, #56]	; 0x38
   1504c:	mov	r7, r0
   15050:	mov	r0, r5
   15054:	bl	10d10 <__cxa_begin_cleanup@plt>
   15058:	cmp	r0, #0
   1505c:	beq	14ee0 <close@plt+0x4080>
   15060:	mov	r2, r7
   15064:	mov	r0, r6
   15068:	mov	r1, #15
   1506c:	bl	14c20 <close@plt+0x3dc0>
   15070:	mov	r3, #7
   15074:	b	14ee4 <close@plt+0x4084>
   15078:	ldr	r3, [r5, #40]	; 0x28
   1507c:	cmp	r4, r3
   15080:	bne	14f60 <close@plt+0x4100>
   15084:	mov	r2, #4
   15088:	add	r3, r4, r2
   1508c:	mov	r8, #0
   15090:	str	sl, [r5, #40]	; 0x28
   15094:	str	r8, [r5, #44]	; 0x2c
   15098:	strd	r2, [r5, #48]	; 0x30
   1509c:	ldr	r3, [r4]
   150a0:	cmp	r3, r8
   150a4:	blt	150f4 <close@plt+0x4294>
   150a8:	mov	r3, #1
   150ac:	str	r3, [sp, #8]
   150b0:	b	14ed4 <close@plt+0x4074>
   150b4:	mov	r0, r6
   150b8:	mov	r1, #13
   150bc:	bl	14ba0 <close@plt+0x3d40>
   150c0:	str	r0, [r5, #32]
   150c4:	ldr	r3, [sp, #24]
   150c8:	str	r3, [r5, #36]	; 0x24
   150cc:	b	15030 <close@plt+0x41d0>
   150d0:	mov	r0, r6
   150d4:	mov	r1, #13
   150d8:	bl	14ba0 <close@plt+0x3d40>
   150dc:	ldr	r3, [sp, #24]
   150e0:	str	r4, [r5, #40]	; 0x28
   150e4:	str	r3, [r5, #36]	; 0x24
   150e8:	mov	r3, #6
   150ec:	str	r0, [r5, #32]
   150f0:	b	14ee4 <close@plt+0x4084>
   150f4:	add	r0, sl, #1
   150f8:	add	r0, r4, r0, lsl #2
   150fc:	bl	1452c <close@plt+0x36cc>
   15100:	mov	r1, #15
   15104:	mov	r2, r0
   15108:	mov	r0, r6
   1510c:	bl	14c20 <close@plt+0x3dc0>
   15110:	mov	r2, r5
   15114:	mov	r1, r8
   15118:	mov	r0, r6
   1511c:	bl	14c20 <close@plt+0x3dc0>
   15120:	mov	r3, #7
   15124:	b	14ee4 <close@plt+0x4084>
   15128:	add	r1, sp, #28
   1512c:	mov	r0, r6
   15130:	bl	157c8 <close@plt+0x4968>
   15134:	cmp	r0, #0
   15138:	bne	14ee0 <close@plt+0x4080>
   1513c:	ldr	r3, [sp, #8]
   15140:	cmp	r3, #0
   15144:	beq	14f38 <close@plt+0x40d8>
   15148:	mov	r1, #15
   1514c:	mov	r0, r6
   15150:	bl	14ba0 <close@plt+0x3d40>
   15154:	mov	r1, #14
   15158:	mov	r2, r0
   1515c:	mov	r0, r6
   15160:	bl	14c20 <close@plt+0x3dc0>
   15164:	ldr	r3, [pc, #28]	; 15188 <close@plt+0x4328>
   15168:	ldr	r2, [sp, #4]
   1516c:	mov	r0, r6
   15170:	mov	r1, #15
   15174:	ldr	r2, [r2, r3]
   15178:	bl	14c20 <close@plt+0x3dc0>
   1517c:	mov	r3, #7
   15180:	b	14ee4 <close@plt+0x4084>
   15184:	andeq	r2, r1, r8, asr #5
   15188:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1518c:	mov	r3, #0
   15190:	b	14d14 <close@plt+0x3eb4>
   15194:	mov	r3, #1
   15198:	b	14d14 <close@plt+0x3eb4>
   1519c:	mov	r3, #2
   151a0:	b	14d14 <close@plt+0x3eb4>
   151a4:	push	{r4, r5, r6, r7, lr}
   151a8:	mov	r5, r0
   151ac:	sub	sp, sp, #276	; 0x114
   151b0:	mov	r4, r2
   151b4:	cmp	r1, #4
   151b8:	addls	pc, pc, r1, lsl #2
   151bc:	b	15414 <close@plt+0x45b4>
   151c0:	b	153bc <close@plt+0x455c>
   151c4:	b	152bc <close@plt+0x445c>
   151c8:	b	15414 <close@plt+0x45b4>
   151cc:	b	1523c <close@plt+0x43dc>
   151d0:	b	151d4 <close@plt+0x4374>
   151d4:	cmp	r2, #16
   151d8:	cmpls	r3, #0
   151dc:	bne	15414 <close@plt+0x45b4>
   151e0:	ldr	r3, [r0]
   151e4:	tst	r3, #16
   151e8:	bne	15420 <close@plt+0x45c0>
   151ec:	add	r7, sp, #136	; 0x88
   151f0:	mov	r0, r7
   151f4:	bl	15670 <close@plt+0x4810>
   151f8:	ldr	r1, [r5, #56]	; 0x38
   151fc:	mov	r3, #0
   15200:	mov	r0, #1
   15204:	ands	ip, r4, r0, lsl r3
   15208:	mov	r2, r1
   1520c:	ldrne	ip, [r2], #4
   15210:	strne	ip, [r7, r3, lsl #2]
   15214:	add	r3, r3, #1
   15218:	movne	r1, r2
   1521c:	cmp	r3, #4
   15220:	bne	15204 <close@plt+0x43a4>
   15224:	mov	r0, r7
   15228:	str	r1, [r5, #56]	; 0x38
   1522c:	bl	1565c <close@plt+0x47fc>
   15230:	mov	r0, #0
   15234:	add	sp, sp, #276	; 0x114
   15238:	pop	{r4, r5, r6, r7, pc}
   1523c:	cmp	r3, #3
   15240:	bne	15414 <close@plt+0x45b4>
   15244:	lsr	r6, r2, #16
   15248:	uxth	r4, r2
   1524c:	add	r3, r6, r4
   15250:	cmp	r3, #16
   15254:	bhi	15414 <close@plt+0x45b4>
   15258:	ldr	r3, [r0]
   1525c:	tst	r3, #8
   15260:	bne	154c8 <close@plt+0x4668>
   15264:	add	r7, sp, #136	; 0x88
   15268:	mov	r0, r7
   1526c:	bl	15618 <close@plt+0x47b8>
   15270:	cmp	r4, #0
   15274:	add	r1, r7, r6, lsl #3
   15278:	ldr	ip, [r5, #56]	; 0x38
   1527c:	beq	152a4 <close@plt+0x4444>
   15280:	mov	r3, r1
   15284:	lsl	r4, r4, #3
   15288:	add	r1, r1, r4
   1528c:	sub	r0, ip, r3
   15290:	ldr	r2, [r3, r0]
   15294:	str	r2, [r3], #4
   15298:	cmp	r3, r1
   1529c:	bne	15290 <close@plt+0x4430>
   152a0:	add	ip, ip, r4
   152a4:	mov	r0, r7
   152a8:	str	ip, [r5, #56]	; 0x38
   152ac:	bl	155d4 <close@plt+0x4774>
   152b0:	mov	r0, #0
   152b4:	add	sp, sp, #276	; 0x114
   152b8:	pop	{r4, r5, r6, r7, pc}
   152bc:	bic	r2, r3, #4
   152c0:	cmp	r2, #1
   152c4:	lsr	r6, r4, #16
   152c8:	uxth	r4, r4
   152cc:	bne	15414 <close@plt+0x45b4>
   152d0:	cmp	r3, #1
   152d4:	add	r7, r6, r4
   152d8:	beq	1540c <close@plt+0x45ac>
   152dc:	cmp	r7, #32
   152e0:	bhi	15414 <close@plt+0x45b4>
   152e4:	cmp	r6, #15
   152e8:	bls	15488 <close@plt+0x4628>
   152ec:	cmp	r3, #5
   152f0:	cmpne	r4, #0
   152f4:	mov	r7, r4
   152f8:	bne	15414 <close@plt+0x45b4>
   152fc:	cmp	r7, #0
   15300:	beq	1550c <close@plt+0x46ac>
   15304:	ldr	r2, [r5]
   15308:	tst	r2, #4
   1530c:	bne	15558 <close@plt+0x46f8>
   15310:	cmp	r6, #15
   15314:	bls	15574 <close@plt+0x4714>
   15318:	add	r4, sp, #8
   1531c:	mov	r0, r4
   15320:	str	r3, [sp, #4]
   15324:	bl	155cc <close@plt+0x476c>
   15328:	rsb	r2, r6, #16
   1532c:	ldr	r1, [r5, #56]	; 0x38
   15330:	cmp	r2, #0
   15334:	ldr	r3, [sp, #4]
   15338:	movle	r2, r1
   1533c:	ble	1536c <close@plt+0x450c>
   15340:	add	r0, sp, #272	; 0x110
   15344:	add	r0, r0, r6, lsl #3
   15348:	add	r2, r1, r2, lsl #3
   1534c:	sub	r0, r0, #140	; 0x8c
   15350:	ldr	ip, [r1], #4
   15354:	cmp	r2, r1
   15358:	str	ip, [r0, #4]!
   1535c:	bne	15350 <close@plt+0x44f0>
   15360:	cmp	r7, #0
   15364:	beq	15394 <close@plt+0x4534>
   15368:	add	r4, sp, #8
   1536c:	cmp	r6, #16
   15370:	movcs	r0, r6
   15374:	movcc	r0, #16
   15378:	add	r1, r2, r7, lsl #3
   1537c:	add	r0, r4, r0, lsl #3
   15380:	sub	r0, r0, #132	; 0x84
   15384:	ldr	ip, [r2], #4
   15388:	cmp	r1, r2
   1538c:	str	ip, [r0, #4]!
   15390:	bne	15384 <close@plt+0x4524>
   15394:	cmp	r3, #1
   15398:	beq	15530 <close@plt+0x46d0>
   1539c:	cmp	r6, #15
   153a0:	str	r1, [r5, #56]	; 0x38
   153a4:	bls	15544 <close@plt+0x46e4>
   153a8:	cmp	r7, #0
   153ac:	beq	15400 <close@plt+0x45a0>
   153b0:	add	r0, sp, #8
   153b4:	bl	155c4 <close@plt+0x4764>
   153b8:	b	15400 <close@plt+0x45a0>
   153bc:	cmp	r3, #0
   153c0:	bne	15414 <close@plt+0x45b4>
   153c4:	ldr	r2, [r0, #56]	; 0x38
   153c8:	uxth	ip, r4
   153cc:	mov	r0, #1
   153d0:	add	r6, r5, #4
   153d4:	ands	lr, ip, r0, lsl r3
   153d8:	mov	r1, r2
   153dc:	ldrne	lr, [r1], #4
   153e0:	strne	lr, [r6, r3, lsl #2]
   153e4:	add	r3, r3, #1
   153e8:	movne	r2, r1
   153ec:	cmp	r3, #16
   153f0:	bne	153d4 <close@plt+0x4574>
   153f4:	ands	r0, r4, #8192	; 0x2000
   153f8:	streq	r2, [r5, #56]	; 0x38
   153fc:	beq	15418 <close@plt+0x45b8>
   15400:	mov	r0, #0
   15404:	add	sp, sp, #276	; 0x114
   15408:	pop	{r4, r5, r6, r7, pc}
   1540c:	cmp	r7, #16
   15410:	bls	15430 <close@plt+0x45d0>
   15414:	mov	r0, #2
   15418:	add	sp, sp, #276	; 0x114
   1541c:	pop	{r4, r5, r6, r7, pc}
   15420:	bic	r3, r3, #16
   15424:	str	r3, [r0], #464	; 0x1d0
   15428:	bl	15670 <close@plt+0x4810>
   1542c:	b	151ec <close@plt+0x438c>
   15430:	cmp	r6, #15
   15434:	bhi	15414 <close@plt+0x45b4>
   15438:	ldr	r2, [r0]
   1543c:	tst	r2, #1
   15440:	beq	1545c <close@plt+0x45fc>
   15444:	mov	r0, r5
   15448:	bic	r2, r2, #3
   1544c:	str	r2, [r0], #72	; 0x48
   15450:	str	r3, [sp, #4]
   15454:	bl	155ac <close@plt+0x474c>
   15458:	ldr	r3, [sp, #4]
   1545c:	add	r0, sp, #136	; 0x88
   15460:	str	r3, [sp, #4]
   15464:	bl	155ac <close@plt+0x474c>
   15468:	ldr	r3, [sp, #4]
   1546c:	cmp	r4, #0
   15470:	mov	r2, r4
   15474:	ldr	r1, [r5, #56]	; 0x38
   15478:	moveq	r7, r4
   1547c:	beq	15394 <close@plt+0x4534>
   15480:	mov	r7, #0
   15484:	b	15340 <close@plt+0x44e0>
   15488:	cmp	r7, #16
   1548c:	bls	154d8 <close@plt+0x4678>
   15490:	cmp	r3, #5
   15494:	bne	15414 <close@plt+0x45b4>
   15498:	ldr	r2, [r5]
   1549c:	sub	r7, r7, #16
   154a0:	tst	r2, #1
   154a4:	bicne	r2, r2, #1
   154a8:	addne	r0, r5, #72	; 0x48
   154ac:	beq	15550 <close@plt+0x46f0>
   154b0:	orr	r2, r2, #2
   154b4:	str	r2, [r5]
   154b8:	str	r3, [sp, #4]
   154bc:	bl	155bc <close@plt+0x475c>
   154c0:	ldr	r3, [sp, #4]
   154c4:	b	152fc <close@plt+0x449c>
   154c8:	bic	r3, r3, #8
   154cc:	str	r3, [r0], #336	; 0x150
   154d0:	bl	15618 <close@plt+0x47b8>
   154d4:	b	15264 <close@plt+0x4404>
   154d8:	ldr	r1, [r5]
   154dc:	tst	r1, #1
   154e0:	beq	1550c <close@plt+0x46ac>
   154e4:	mov	r0, r5
   154e8:	bic	r2, r1, #1
   154ec:	cmp	r3, #5
   154f0:	str	r2, [r0], #72	; 0x48
   154f4:	beq	15588 <close@plt+0x4728>
   154f8:	bic	r1, r1, #3
   154fc:	str	r1, [r5]
   15500:	str	r3, [sp, #4]
   15504:	bl	155ac <close@plt+0x474c>
   15508:	ldr	r3, [sp, #4]
   1550c:	cmp	r3, #1
   15510:	beq	1545c <close@plt+0x45fc>
   15514:	cmp	r6, #15
   15518:	bhi	1546c <close@plt+0x460c>
   1551c:	add	r0, sp, #136	; 0x88
   15520:	str	r3, [sp, #4]
   15524:	bl	155bc <close@plt+0x475c>
   15528:	ldr	r3, [sp, #4]
   1552c:	b	1546c <close@plt+0x460c>
   15530:	add	r1, r1, #4
   15534:	str	r1, [r5, #56]	; 0x38
   15538:	add	r0, sp, #136	; 0x88
   1553c:	bl	155a4 <close@plt+0x4744>
   15540:	b	15400 <close@plt+0x45a0>
   15544:	add	r0, sp, #136	; 0x88
   15548:	bl	155b4 <close@plt+0x4754>
   1554c:	b	153a8 <close@plt+0x4548>
   15550:	tst	r2, #4
   15554:	beq	15574 <close@plt+0x4714>
   15558:	mov	r0, r5
   1555c:	bic	r2, r2, #4
   15560:	str	r2, [r0], #208	; 0xd0
   15564:	str	r3, [sp, #4]
   15568:	bl	155cc <close@plt+0x476c>
   1556c:	ldr	r3, [sp, #4]
   15570:	b	15310 <close@plt+0x44b0>
   15574:	add	r0, sp, #136	; 0x88
   15578:	str	r3, [sp, #4]
   1557c:	bl	155bc <close@plt+0x475c>
   15580:	ldr	r3, [sp, #4]
   15584:	b	15318 <close@plt+0x44b8>
   15588:	mov	r7, #0
   1558c:	b	154b0 <close@plt+0x4650>
   15590:	add	r1, r0, #52	; 0x34
   15594:	ldm	r1, {r3, r4, r5}
   15598:	push	{r3, r4, r5}
   1559c:	ldm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
   155a0:	ldm	sp, {sp, lr, pc}
   155a4:	fldmiax	r0, {d0-d15}	;@ Deprecated
   155a8:	bx	lr
   155ac:	fstmiax	r0, {d0-d15}	;@ Deprecated
   155b0:	bx	lr
   155b4:	vldmia	r0, {d0-d15}
   155b8:	bx	lr
   155bc:	vstmia	r0, {d0-d15}
   155c0:	bx	lr
   155c4:	vldmia	r0, {d16-d31}
   155c8:	bx	lr
   155cc:	vstmia	r0, {d16-d31}
   155d0:	bx	lr
   155d4:	ldfe	f0, [r0], #8
   155d8:	ldfe	f1, [r0], #8
   155dc:	ldfe	f2, [r0], #8
   155e0:	ldfe	f3, [r0], #8
   155e4:	ldfe	f4, [r0], #8
   155e8:	ldfe	f5, [r0], #8
   155ec:	ldfe	f6, [r0], #8
   155f0:	ldfe	f7, [r0], #8
   155f4:	ldfp	f0, [r0], #8
   155f8:	ldfp	f1, [r0], #8
   155fc:	ldfp	f2, [r0], #8
   15600:	ldfp	f3, [r0], #8
   15604:	ldfp	f4, [r0], #8
   15608:	ldfp	f5, [r0], #8
   1560c:	ldfp	f6, [r0], #8
   15610:	ldfp	f7, [r0], #8
   15614:	bx	lr
   15618:	stfe	f0, [r0], #8
   1561c:	stfe	f1, [r0], #8
   15620:	stfe	f2, [r0], #8
   15624:	stfe	f3, [r0], #8
   15628:	stfe	f4, [r0], #8
   1562c:	stfe	f5, [r0], #8
   15630:	stfe	f6, [r0], #8
   15634:	stfe	f7, [r0], #8
   15638:	stfp	f0, [r0], #8
   1563c:	stfp	f1, [r0], #8
   15640:	stfp	f2, [r0], #8
   15644:	stfp	f3, [r0], #8
   15648:	stfp	f4, [r0], #8
   1564c:	stfp	f5, [r0], #8
   15650:	stfp	f6, [r0], #8
   15654:	stfp	f7, [r0], #8
   15658:	bx	lr
   1565c:	ldc2	1, cr8, [r0], #4
   15660:	ldc2	1, cr9, [r0], #4
   15664:	ldc2	1, cr10, [r0], #4
   15668:	ldc2	1, cr11, [r0], #4
   1566c:	bx	lr
   15670:	stc2	1, cr8, [r0], #4
   15674:	stc2	1, cr9, [r0], #4
   15678:	stc2	1, cr10, [r0], #4
   1567c:	stc2	1, cr11, [r0], #4
   15680:	bx	lr
   15684:	push	{sp, lr, pc}
   15688:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
   1568c:	mov	r3, #0
   15690:	push	{r2, r3}
   15694:	add	r1, sp, #4
   15698:	bl	149d0 <close@plt+0x3b70>
   1569c:	ldr	lr, [sp, #64]	; 0x40
   156a0:	add	sp, sp, #72	; 0x48
   156a4:	bx	lr
   156a8:	push	{sp, lr, pc}
   156ac:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
   156b0:	mov	r3, #0
   156b4:	push	{r2, r3}
   156b8:	add	r1, sp, #4
   156bc:	bl	14a9c <close@plt+0x3c3c>
   156c0:	ldr	lr, [sp, #64]	; 0x40
   156c4:	add	sp, sp, #72	; 0x48
   156c8:	bx	lr
   156cc:	push	{sp, lr, pc}
   156d0:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
   156d4:	mov	r3, #0
   156d8:	push	{r2, r3}
   156dc:	add	r1, sp, #4
   156e0:	bl	14b10 <close@plt+0x3cb0>
   156e4:	ldr	lr, [sp, #64]	; 0x40
   156e8:	add	sp, sp, #72	; 0x48
   156ec:	bx	lr
   156f0:	push	{sp, lr, pc}
   156f4:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
   156f8:	mov	r3, #0
   156fc:	push	{r2, r3}
   15700:	add	r3, sp, #4
   15704:	bl	14a78 <close@plt+0x3c18>
   15708:	ldr	lr, [sp, #64]	; 0x40
   1570c:	add	sp, sp, #72	; 0x48
   15710:	bx	lr
   15714:	push	{sp, lr, pc}
   15718:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
   1571c:	mov	r3, #0
   15720:	push	{r2, r3}
   15724:	add	r2, sp, #4
   15728:	bl	14c4c <close@plt+0x3dec>
   1572c:	ldr	lr, [sp, #64]	; 0x40
   15730:	add	sp, sp, #72	; 0x48
   15734:	bx	lr
   15738:	ldrb	r2, [r0, #8]
   1573c:	cmp	r2, #0
   15740:	bne	15780 <close@plt+0x4920>
   15744:	ldrb	r3, [r0, #9]
   15748:	cmp	r3, #0
   1574c:	beq	15790 <close@plt+0x4930>
   15750:	ldr	r2, [r0, #4]
   15754:	sub	r3, r3, #1
   15758:	add	ip, r2, #4
   1575c:	mov	r1, #3
   15760:	strb	r3, [r0, #9]
   15764:	str	ip, [r0, #4]
   15768:	ldr	r3, [r2]
   1576c:	strb	r1, [r0, #8]
   15770:	lsl	r2, r3, #8
   15774:	str	r2, [r0]
   15778:	lsr	r0, r3, #24
   1577c:	bx	lr
   15780:	sub	r2, r2, #1
   15784:	ldr	r3, [r0]
   15788:	strb	r2, [r0, #8]
   1578c:	b	15770 <close@plt+0x4910>
   15790:	mov	r0, #176	; 0xb0
   15794:	bx	lr
   15798:	push	{lr}		; (str lr, [sp, #-4]!)
   1579c:	sub	sp, sp, #20
   157a0:	mov	r3, #0
   157a4:	add	r2, sp, #12
   157a8:	str	r2, [sp]
   157ac:	mov	r1, r3
   157b0:	mov	r2, #12
   157b4:	bl	14b4c <close@plt+0x3cec>
   157b8:	ldr	r0, [sp, #12]
   157bc:	add	sp, sp, #20
   157c0:	pop	{pc}		; (ldr pc, [sp], #4)
   157c4:	b	15798 <close@plt+0x4938>
   157c8:	push	{r4, r5, r6, r7, r8, r9, lr}
   157cc:	mov	r6, r0
   157d0:	sub	sp, sp, #20
   157d4:	mov	r5, r1
   157d8:	mov	r7, #0
   157dc:	mov	r0, r5
   157e0:	bl	15738 <close@plt+0x48d8>
   157e4:	cmp	r0, #176	; 0xb0
   157e8:	mov	r4, r0
   157ec:	beq	159fc <close@plt+0x4b9c>
   157f0:	tst	r0, #128	; 0x80
   157f4:	beq	15860 <close@plt+0x4a00>
   157f8:	and	r3, r0, #240	; 0xf0
   157fc:	cmp	r3, #128	; 0x80
   15800:	beq	158fc <close@plt+0x4a9c>
   15804:	cmp	r3, #144	; 0x90
   15808:	beq	158b8 <close@plt+0x4a58>
   1580c:	cmp	r3, #160	; 0xa0
   15810:	beq	15940 <close@plt+0x4ae0>
   15814:	cmp	r3, #176	; 0xb0
   15818:	beq	15978 <close@plt+0x4b18>
   1581c:	cmp	r3, #192	; 0xc0
   15820:	beq	159b0 <close@plt+0x4b50>
   15824:	and	r3, r0, #248	; 0xf8
   15828:	cmp	r3, #208	; 0xd0
   1582c:	bne	15854 <close@plt+0x49f4>
   15830:	and	r2, r0, #7
   15834:	add	r2, r2, #1
   15838:	orr	r2, r2, #524288	; 0x80000
   1583c:	mov	r3, #5
   15840:	mov	r1, #1
   15844:	mov	r0, r6
   15848:	bl	151a4 <close@plt+0x4344>
   1584c:	cmp	r0, #0
   15850:	beq	157dc <close@plt+0x497c>
   15854:	mov	r0, #9
   15858:	add	sp, sp, #20
   1585c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   15860:	lsl	ip, r0, #2
   15864:	add	r9, sp, #12
   15868:	mov	r3, #0
   1586c:	uxtb	ip, ip
   15870:	mov	r1, r3
   15874:	str	r9, [sp]
   15878:	mov	r2, #13
   1587c:	mov	r0, r6
   15880:	add	r8, ip, #4
   15884:	bl	14b4c <close@plt+0x3cec>
   15888:	ldr	ip, [sp, #12]
   1588c:	tst	r4, #64	; 0x40
   15890:	mov	r3, #0
   15894:	subne	ip, ip, r8
   15898:	addeq	ip, r8, ip
   1589c:	str	r9, [sp]
   158a0:	mov	r1, r3
   158a4:	mov	r2, #13
   158a8:	mov	r0, r6
   158ac:	str	ip, [sp, #12]
   158b0:	bl	14bcc <close@plt+0x3d6c>
   158b4:	b	157dc <close@plt+0x497c>
   158b8:	and	r3, r0, #13
   158bc:	cmp	r3, #13
   158c0:	beq	15854 <close@plt+0x49f4>
   158c4:	mov	r3, #0
   158c8:	add	r4, sp, #12
   158cc:	and	r2, r0, #15
   158d0:	mov	r1, r3
   158d4:	str	r4, [sp]
   158d8:	mov	r0, r6
   158dc:	bl	14b4c <close@plt+0x3cec>
   158e0:	mov	r3, #0
   158e4:	str	r4, [sp]
   158e8:	mov	r1, r3
   158ec:	mov	r2, #13
   158f0:	mov	r0, r6
   158f4:	bl	14bcc <close@plt+0x3d6c>
   158f8:	b	157dc <close@plt+0x497c>
   158fc:	mov	r0, r5
   15900:	bl	15738 <close@plt+0x48d8>
   15904:	lsl	r4, r4, #8
   15908:	orr	r4, r0, r4
   1590c:	cmp	r4, #32768	; 0x8000
   15910:	beq	15854 <close@plt+0x49f4>
   15914:	lsl	r4, r4, #4
   15918:	mov	r3, #0
   1591c:	uxth	r2, r4
   15920:	mov	r1, r3
   15924:	mov	r0, r6
   15928:	bl	151a4 <close@plt+0x4344>
   1592c:	cmp	r0, #0
   15930:	bne	15854 <close@plt+0x49f4>
   15934:	tst	r4, #32768	; 0x8000
   15938:	movne	r7, #1
   1593c:	b	157dc <close@plt+0x497c>
   15940:	mvn	r2, r0
   15944:	and	r3, r2, #7
   15948:	mov	r2, #4080	; 0xff0
   1594c:	tst	r0, #8
   15950:	asr	r2, r2, r3
   15954:	and	r2, r2, #4080	; 0xff0
   15958:	orrne	r2, r2, #16384	; 0x4000
   1595c:	mov	r3, #0
   15960:	mov	r1, r3
   15964:	mov	r0, r6
   15968:	bl	151a4 <close@plt+0x4344>
   1596c:	cmp	r0, #0
   15970:	beq	157dc <close@plt+0x497c>
   15974:	b	15854 <close@plt+0x49f4>
   15978:	cmp	r0, #177	; 0xb1
   1597c:	beq	15a44 <close@plt+0x4be4>
   15980:	cmp	r0, #178	; 0xb2
   15984:	beq	15b0c <close@plt+0x4cac>
   15988:	cmp	r0, #179	; 0xb3
   1598c:	beq	15a60 <close@plt+0x4c00>
   15990:	and	r3, r0, #252	; 0xfc
   15994:	cmp	r3, #180	; 0xb4
   15998:	beq	15854 <close@plt+0x49f4>
   1599c:	and	r2, r0, #7
   159a0:	add	r2, r2, #1
   159a4:	mov	r3, #1
   159a8:	orr	r2, r2, #524288	; 0x80000
   159ac:	b	15960 <close@plt+0x4b00>
   159b0:	cmp	r0, #198	; 0xc6
   159b4:	beq	15a84 <close@plt+0x4c24>
   159b8:	cmp	r0, #199	; 0xc7
   159bc:	beq	15aa8 <close@plt+0x4c48>
   159c0:	and	r3, r0, #248	; 0xf8
   159c4:	cmp	r3, #192	; 0xc0
   159c8:	beq	15ad8 <close@plt+0x4c78>
   159cc:	cmp	r0, #200	; 0xc8
   159d0:	beq	15aec <close@plt+0x4c8c>
   159d4:	cmp	r0, #201	; 0xc9
   159d8:	bne	15854 <close@plt+0x49f4>
   159dc:	mov	r0, r5
   159e0:	bl	15738 <close@plt+0x48d8>
   159e4:	and	r2, r0, #15
   159e8:	lsl	r0, r0, #12
   159ec:	and	r0, r0, #983040	; 0xf0000
   159f0:	add	r2, r2, #1
   159f4:	orr	r2, r2, r0
   159f8:	b	1583c <close@plt+0x49dc>
   159fc:	cmp	r7, #0
   15a00:	movne	r0, #0
   15a04:	bne	15858 <close@plt+0x49f8>
   15a08:	add	r4, sp, #12
   15a0c:	mov	r3, r7
   15a10:	mov	r2, #14
   15a14:	mov	r1, r7
   15a18:	str	r4, [sp]
   15a1c:	mov	r0, r6
   15a20:	bl	14b4c <close@plt+0x3cec>
   15a24:	str	r4, [sp]
   15a28:	mov	r0, r6
   15a2c:	mov	r3, r7
   15a30:	mov	r2, #15
   15a34:	mov	r1, r7
   15a38:	bl	14bcc <close@plt+0x3d6c>
   15a3c:	mov	r0, r7
   15a40:	b	15858 <close@plt+0x49f8>
   15a44:	mov	r0, r5
   15a48:	bl	15738 <close@plt+0x48d8>
   15a4c:	subs	r2, r0, #0
   15a50:	beq	15854 <close@plt+0x49f4>
   15a54:	ands	r3, r2, #240	; 0xf0
   15a58:	beq	15960 <close@plt+0x4b00>
   15a5c:	b	15854 <close@plt+0x49f4>
   15a60:	mov	r0, r5
   15a64:	bl	15738 <close@plt+0x48d8>
   15a68:	mov	r3, #1
   15a6c:	and	r1, r0, #15
   15a70:	lsl	r2, r0, #12
   15a74:	and	r2, r2, #983040	; 0xf0000
   15a78:	add	r1, r1, #1
   15a7c:	orr	r2, r1, r2
   15a80:	b	15960 <close@plt+0x4b00>
   15a84:	mov	r0, r5
   15a88:	bl	15738 <close@plt+0x48d8>
   15a8c:	mov	r3, #3
   15a90:	and	r1, r0, #15
   15a94:	lsl	r2, r0, #12
   15a98:	and	r2, r2, #983040	; 0xf0000
   15a9c:	add	r1, r1, #1
   15aa0:	orr	r2, r1, r2
   15aa4:	b	15960 <close@plt+0x4b00>
   15aa8:	mov	r0, r5
   15aac:	bl	15738 <close@plt+0x48d8>
   15ab0:	subs	r2, r0, #0
   15ab4:	beq	15854 <close@plt+0x49f4>
   15ab8:	ands	r3, r2, #240	; 0xf0
   15abc:	bne	15854 <close@plt+0x49f4>
   15ac0:	mov	r1, #4
   15ac4:	mov	r0, r6
   15ac8:	bl	151a4 <close@plt+0x4344>
   15acc:	cmp	r0, #0
   15ad0:	beq	157dc <close@plt+0x497c>
   15ad4:	b	15854 <close@plt+0x49f4>
   15ad8:	and	r2, r0, #15
   15adc:	add	r2, r2, #1
   15ae0:	mov	r3, #3
   15ae4:	orr	r2, r2, #655360	; 0xa0000
   15ae8:	b	15960 <close@plt+0x4b00>
   15aec:	mov	r0, r5
   15af0:	bl	15738 <close@plt+0x48d8>
   15af4:	and	r2, r0, #240	; 0xf0
   15af8:	add	r2, r2, #16
   15afc:	and	r3, r0, #15
   15b00:	add	r3, r3, #1
   15b04:	orr	r2, r3, r2, lsl #12
   15b08:	b	1583c <close@plt+0x49dc>
   15b0c:	mov	r3, #0
   15b10:	add	r9, sp, #12
   15b14:	mov	r1, r3
   15b18:	mov	r2, #13
   15b1c:	str	r9, [sp]
   15b20:	mov	r0, r6
   15b24:	bl	14b4c <close@plt+0x3cec>
   15b28:	mov	r0, r5
   15b2c:	bl	15738 <close@plt+0x48d8>
   15b30:	mov	r4, #2
   15b34:	tst	r0, #128	; 0x80
   15b38:	beq	15b60 <close@plt+0x4d00>
   15b3c:	ldr	r2, [sp, #12]
   15b40:	and	r3, r0, #127	; 0x7f
   15b44:	mov	r0, r5
   15b48:	add	r3, r2, r3, lsl r4
   15b4c:	str	r3, [sp, #12]
   15b50:	bl	15738 <close@plt+0x48d8>
   15b54:	add	r4, r4, #7
   15b58:	tst	r0, #128	; 0x80
   15b5c:	bne	15b3c <close@plt+0x4cdc>
   15b60:	ldr	r3, [sp, #12]
   15b64:	and	r0, r0, #127	; 0x7f
   15b68:	add	r3, r3, #516	; 0x204
   15b6c:	add	r4, r3, r0, lsl r4
   15b70:	mov	r3, #0
   15b74:	str	r9, [sp]
   15b78:	mov	r1, r3
   15b7c:	mov	r2, #13
   15b80:	mov	r0, r6
   15b84:	str	r4, [sp, #12]
   15b88:	bl	14bcc <close@plt+0x3d6c>
   15b8c:	b	157dc <close@plt+0x497c>
   15b90:	ldr	r3, [r0, #76]	; 0x4c
   15b94:	push	{lr}		; (str lr, [sp, #-4]!)
   15b98:	sub	sp, sp, #20
   15b9c:	ldr	r2, [r3, #4]
   15ba0:	mov	r0, #3
   15ba4:	strb	r0, [sp, #12]
   15ba8:	ldrb	ip, [r3, #7]
   15bac:	lsl	r2, r2, #8
   15bb0:	add	r3, r3, #8
   15bb4:	mov	r0, r1
   15bb8:	add	r1, sp, #4
   15bbc:	str	r2, [sp, #4]
   15bc0:	strb	ip, [sp, #13]
   15bc4:	str	r3, [sp, #8]
   15bc8:	bl	157c8 <close@plt+0x4968>
   15bcc:	add	sp, sp, #20
   15bd0:	pop	{pc}		; (ldr pc, [sp], #4)
   15bd4:	push	{r4, lr}
   15bd8:	bl	157c4 <close@plt+0x4964>
   15bdc:	ldr	r0, [r0, #72]	; 0x48
   15be0:	pop	{r4, pc}
   15be4:	push	{r4, lr}
   15be8:	bl	157c4 <close@plt+0x4964>
   15bec:	ldr	r0, [r0, #76]	; 0x4c
   15bf0:	ldrb	r3, [r0, #7]
   15bf4:	add	r3, r3, #2
   15bf8:	add	r0, r0, r3, lsl #2
   15bfc:	pop	{r4, pc}
   15c00:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15c04:	mov	r7, r0
   15c08:	ldr	r6, [pc, #72]	; 15c58 <close@plt+0x4df8>
   15c0c:	ldr	r5, [pc, #72]	; 15c5c <close@plt+0x4dfc>
   15c10:	add	r6, pc, r6
   15c14:	add	r5, pc, r5
   15c18:	sub	r6, r6, r5
   15c1c:	mov	r8, r1
   15c20:	mov	r9, r2
   15c24:	bl	10bdc <fdopen@plt-0x20>
   15c28:	asrs	r6, r6, #2
   15c2c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   15c30:	mov	r4, #0
   15c34:	add	r4, r4, #1
   15c38:	ldr	r3, [r5], #4
   15c3c:	mov	r2, r9
   15c40:	mov	r1, r8
   15c44:	mov	r0, r7
   15c48:	blx	r3
   15c4c:	cmp	r6, r4
   15c50:	bne	15c34 <close@plt+0x4dd4>
   15c54:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15c58:	strdeq	r1, [r1], -r4
   15c5c:	andeq	r1, r1, ip, ror #5
   15c60:	bx	lr

Disassembly of section .fini:

00015c64 <.fini>:
   15c64:	push	{r3, lr}
   15c68:	pop	{r3, pc}
