verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../project_test.gen/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../project_test.gen/sources_1/bd/design_2/ipshared/86fe/hdl" \
"../../../bd/design_2/ip/design_2_ps7_0/sim/design_2_ps7_0.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/ip/detectFaces_dadd_64ns_64ns_64_7_full_dsp_1_ip.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/ip/detectFaces_dcmp_64ns_64ns_1_2_no_dsp_1_ip.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/ip/detectFaces_dmul_64ns_64ns_64_7_max_dsp_1_ip.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/ip/detectFaces_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/ip/detectFaces_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/ip/detectFaces_fmul_32ns_32ns_32_4_max_dsp_1_ip.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/ip/detectFaces_fpext_32ns_64_2_no_dsp_1_ip.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/ip/detectFaces_sitodp_32s_64_6_no_dsp_1_ip.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/ip/detectFaces_sitofp_32ns_32_6_no_dsp_1_ip.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_ama_addmuladd_4ns_5ns_5ns_5ns_10_4_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_ama_addmuladd_5ns_5ns_5ns_5ns_10_4_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_dadd_64ns_64ns_64_7_full_dsp_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_Data_RAM_AUTO_1R1W.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_dcmp_64ns_64ns_1_2_no_dsp_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_detectFaces_Pipeline_imageScalerL1_imageScalerL1_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_detectFaces_Pipeline_VITIS_LOOP_2773_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_detectFaces_Pipeline_VITIS_LOOP_2778_2.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_detectFaces_Pipeline_VITIS_LOOP_2839_3.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_dmul_64ns_64ns_64_7_max_dsp_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_fcmp_32ns_32ns_1_2_no_dsp_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_fdiv_32ns_32ns_32_16_no_dsp_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_flow_control_loop_pipe_sequential_init.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_fmul_32ns_32ns_32_4_max_dsp_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_fpext_32ns_64_2_no_dsp_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_IMG1_data_RAM_AUTO_1R1W.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_int_sqrt.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mac_muladd_5ns_5ns_5ns_10_4_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mac_muladd_20s_14ns_32ns_32_4_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mac_muladd_20s_14ns_32s_32_4_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mul_8ns_8ns_16_1_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mul_8ns_24s_24_1_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mul_9ns_26s_32_1_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mul_13s_16ns_29_1_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mul_13s_20s_32_1_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mul_16ns_5ns_20_1_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mul_16ns_6ns_21_1_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mul_16ns_6s_22_1_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mul_16ns_7ns_22_1_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mul_16ns_7s_23_1_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mul_16ns_8ns_23_1_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mul_16ns_8s_24_1_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mul_16ns_9ns_24_1_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mul_16ns_9s_25_1_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mul_16ns_10ns_25_1_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mul_16ns_10s_26_1_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mul_16ns_11s_27_1_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mul_16ns_12ns_27_1_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_mul_20s_20s_32_1_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_L_RAM_AUTO_1R1W.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_alpha1_array_ROM_AUTO_1R.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_alpha2_array_ROM_AUTO_1R.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_bank_mapping_ROM_AUTO_1R.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_offset_mapping_ROM_AUTO_1R.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array0_ROM_AUTO_1R.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array1_ROM_AUTO_1R.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array2_ROM_AUTO_1R.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array3_ROM_AUTO_1R.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array4_ROM_AUTO_1R.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array5_ROM_AUTO_1R.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array6_ROM_AUTO_1R.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array7_ROM_AUTO_1R.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array8_ROM_AUTO_1R.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array9_ROM_AUTO_1R.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array10_ROM_AUTO_1R.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_rectangles_array11_ROM_AUTO_1R.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_tree_thresh_array_ROM_AUTO_1R.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_weights_array0_ROM_AUTO_1R.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_weights_array1_ROM_AUTO_1R.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Filters_weights_array2_ROM_AUTO_1R.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x2.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x3.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x4.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x5.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x6.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x7.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x8.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x9.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x10.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x11.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x12.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x13.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x14.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x15.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x16.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x17.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x18.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x19.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x20.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x21.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x22.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x23.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_Pipeline_Initialize2x24.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_stages_array_ROM_AUTO_1R.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_processImage_stages_thresh_array_ROM_AUTO_1R.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_result_x_Scale_RAM_AUTO_1R1W.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sdiv_26ns_32ns_24_30_seq_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sdiv_27ns_32ns_26_31_seq_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sitodp_32s_64_6_no_dsp_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sitofp_32ns_32_6_no_dsp_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sparsemux_29_5_18_1_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sparsemux_35_5_18_1_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sparsemux_39_5_18_1_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sparsemux_41_5_18_1_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sparsemux_43_5_18_1_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sparsemux_47_5_18_1_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sparsemux_49_5_18_1_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sparsemux_51_32_18_1_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sparsemux_53_32_18_1_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sparsemux_55_32_18_1_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sparsemux_57_5_18_1_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces_sparsemux_57_32_18_1_1.v" \
"../../../../project_test.gen/sources_1/bd/design_2/ipshared/19b3/hdl/verilog/detectFaces.v" \
"../../../bd/design_2/ip/design_2_detectFaces_0_0/sim/design_2_detectFaces_0_0.v" \
"../../../bd/design_2/ip/design_2_ps7_axi_periph_upgraded_ipi_imp_xbar_0/sim/design_2_ps7_axi_periph_upgraded_ipi_imp_xbar_0.v" \
"../../../bd/design_2/ip/design_2_xlconcat_0_0/sim/design_2_xlconcat_0_0.v" \
"../../../bd/design_2/ip/design_2_ps7_axi_periph_imp_auto_pc_0/sim/design_2_ps7_axi_periph_imp_auto_pc_0.v" \
"../../../bd/design_2/sim/design_2.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
