316|453|Public
25|$|Pipelining {{means that}} the chip can accept a new command before it has {{finished}} processing the previous one. For a pipelined write, the write command can be immediately followed by another command without waiting for the data {{to be written into}} the <b>memory</b> <b>array.</b> For a pipelined read, the requested data appears a fixed number of clock cycles (latency) after the read command, during which additional commands can be sent.|$|E
2500|$|LMDB employs multiversion {{concurrency}} control (MVCC) and allows multiple threads within multiple processes to coordinate simultaneous {{access to a}} database. Readers scale linearly by design. [...] While write transactions are globally serialized via a mutex, read-only transactions operate in parallel, including {{in the presence of}} a write transaction, and are entirely wait free except for the first read-only transaction on a thread. Each thread reading from a database gains ownership of an element in a shared <b>memory</b> <b>array,</b> which it may update to indicate when it is within a transaction. Writers scan the array to determine the oldest database version the transaction must preserve, without requiring direct synchronization with active readers.|$|E
2500|$|Under this framework, the key {{limiting}} factor on working memory performance is the precision with which visual {{information can be}} stored, not {{the number of items}} that can be remembered. Further evidence for this theory was obtained by Bays and Husain (2008) using a discrimination task. They showed that, unlike a [...] "slot" [...] model of VSTM, a signal-detection model could account both for discrimination performance in their study and previous results from change detection tasks (e.g. Luck and Vogel, 1997). These authors proposed that VSTM is a flexible resource, shared out between elements of a visual scene—items that receive more resource are stored with greater precision. In support of this, they showed that increasing the salience of one item in a <b>memory</b> <b>array</b> led to that item being recalled with increased resolution, but at the cost of reducing resolution of storage for the other items in the display.|$|E
40|$|We {{present a}} {{statistical}} model of erratic behaviors in Flash <b>memory</b> <b>arrays</b> {{based on a}} Markov chain model. The model parameters are experimentally evaluated through short program/erase cycling characterizations. The model is suitable for Monte Carlo simulations of Flash <b>memory</b> <b>arrays</b> through which the presence of tail bits in the threshold voltage distribution can be correctly predicted. Finally, an application to NAND architectures is discussed in relation to overprogramming issu...|$|R
5000|$|October 2009: Intel and Numonyx {{announce}} {{they have}} found a way to stack phase change <b>memory</b> <b>arrays</b> on one die ...|$|R
40|$|A general {{statistical}} model {{to describe the}} generation of statistically independent defects in gate dielectrics is presented. In this first paper, the general model, suitable for different types of defects, is developed to describe the stress-induced oxide traps and the statistical properties of the trap-assisted tunneling current (TAT). With our model, {{it is possible to}} study the stress-induced leakage current statistics on large Flash <b>memory</b> <b>arrays,</b> to extract information about the number of generated defects, and to reconstruct the probability density distribution (PDD) of the gate current due to the single trap. We validated the {{statistical model}} by means of a Monte Carlo simulator developed to describe the oxide trap generation and the TAT statistics in large Flash <b>memory</b> <b>arrays.</b> In Part II, we applied the statistical model to experimental data measured on Flash <b>memory</b> <b>arrays</b> and we verified the possibility of studying, with our model, the trap generation dynamics and the PDD of the gate current produced by the single oxide defect...|$|R
5000|$|Three-dimensional <b>memory</b> <b>array,</b> A Dehon, PD Lincoln, CM Lieber, J Savage, EP Patent 1,630,819, 2009 ...|$|E
50|$|Argon2i is {{optimized}} {{to resist}} side-channel attacks. It accesses the <b>memory</b> <b>array</b> in a password independent order.|$|E
50|$|Argon2d maximizes {{resistance}} to GPU cracking attacks. It accesses the <b>memory</b> <b>array</b> in a password dependent order, which reduces {{the possibility of}} time-memory trade-off (TMTO) attacks, but introduces possible side channel attacks.|$|E
40|$|Ferroelectric {{polymers}} and {{amorphous metal}} oxide semiconductors {{have emerged as}} important materials for re-programmable non-volatile memories and high-performance, flexible thin-film transistors, respectively. However, realizing sophisticated transistor <b>memory</b> <b>arrays</b> {{has proven to be}} a challenge, and demonstrating reliable writing to and reading from such a large scale memory has thus far not been demonstrated. Here, we report an integration of ferroelectric, P(VDF-TrFE), transistor <b>memory</b> <b>arrays</b> with thin-film circuitry that can address each individual memory element in that array. n-type indium gallium zinc oxide is used as the active channel material in both the memory and logic thin-film transistors. The maximum process temperature is 200 °C, allowing plastic films to be used as substrate material. The technology was scaled up to 150 mm wafer size, and offers good reproducibility, high device yield and low device variation. This forms the basis for successful demonstration of <b>memory</b> <b>arrays,</b> read and write circuitry, and the integration of these. cop. 2015 IOP Publishing Ltd...|$|R
5000|$|Semiconductor chips do {{not usually}} exhibit [...] "shmoo" [...] shape plots. Historically, testing of {{magnetic}} core <b>memory</b> <b>arrays</b> produced the [...] "shmoo" [...] shape and the term {{continued into the}} semiconductor era.|$|R
40|$|MOS/silicon-on-sapphire (SOS) {{technology}} {{is shown to}} permit the realization of large-scale integrated arrays that combine the best features of monolithic bipolar and MOS technologies. The perfect isolation and reduced capacitance of SOS technology make possible static MOS circuits with nearly an order-of-magnitude improvement in speed and dynamic power dissipation over their monolithic counterparts. CMOS/SOS <b>memory</b> <b>arrays</b> have been fabricated with speeds comparable to TTL bipolar <b>memory</b> <b>arrays</b> even when operated at TTL compatible levels. Quiescent power dissipation of two described arrays is typically less than 1 microwatt/bit. The SOS/MOS {{technology is}} compatible with both aluminum and self-aligned silicon-gate processing...|$|R
50|$|The VAX 8800 and 8700 {{support one}} to eight <b>memory</b> <b>array</b> modules; the VAX 8550 and 8500, one to five. The <b>memory</b> <b>array</b> modules are {{installed}} in a dedicated backplane separate from the NMI backplane. The VAX 8800 and VAX 8700 support 4 to 32 MB of memory, the VAX 8500 and VAX 8550 4 to 20 MB, using the 4 MB memory module. When the 16 MB memory module was introduced, the memory capacity of the VAX 8800 and 8700 was increased to 128 MB, {{and that of the}} VAX 8550 and 8500 to 80 MB.|$|E
50|$|Non-volatile memory {{does not}} support the Write command to row data buffers. Rather, a series of control {{registers}} in a special address region support Read and Write commands, which can be used to erase and program the <b>memory</b> <b>array.</b>|$|E
5000|$|The refresh cycles are {{distributed}} {{across the entire}} refresh interval {{in such a way}} that all rows are refreshed within the required interval. To refresh one row of the <b>memory</b> <b>array</b> using [...] Only Refresh, the following steps must occur: ...|$|E
40|$|As the {{capacities}} of field-programmable gate arrays (FPGAs) grow, {{they will be}} used to implement much larger circuits than ever before. These larger circuits often require significant amounts of storage. In order to address these storage requirements, FPGAs with large embedded <b>memory</b> <b>arrays</b> are now being developed by several vendors. One of the crucial components of an FPGA with onchip memory is the routing structure between the <b>memory</b> <b>arrays</b> and the logic resources. If this memory/logic interface is not flexible enough, many circuits will be unroutable, while if it is too flexible, it will be slower and consume more chip area than is necessary. In this paper, we show that an interconnect in which each memory pin can connect to between 4 and 7 logic routing tracks is best in terms of both area and speed. We also show that by adding switches to support nets that connect multiple <b>memory</b> <b>arrays,</b> we can reduce the memory access time by up to 25 % and improve the routability slightly. Keywo [...] ...|$|R
40|$|Refreshing dynamic {{circuits}} must {{be carried}} out be-fore stored voltages reach unacceptable levels. In this paper we present CMOS circuitry {{that can be used to}} sense the integrity of stored data, provide timely re-freshing to these dynamic circuits and provide high perfomance. Differential amplifiers are used to pro-vide the difference between a degrading stored voltage and a reference voltage. This difference gets converted to a single-ended output which serves as the refresh trigger. <b>Memory</b> <b>arrays</b> are used as test beds to ver-ify the functionality and effectiveness of these circuits. The circuits considered an this paper are suitable for use in high speed, low power and high density <b>memory</b> <b>arrays...</b>|$|R
40|$|International audienceSelf-aligned single-dot <b>memory</b> {{devices and}} <b>arrays</b> were {{fabricated}} based on arsenic-assisted etching and oxidation effects. The resulting device has {{a floating gate}} of about 5 - 10 nm, presenting single-electron memory operation at room temperature. In order to realize the final single-electron memory circuit, this paper investigates process repeatability, device uniformity in single-dot <b>memory</b> <b>arrays,</b> device scalability, and process transferability to an industrial application...|$|R
5000|$|... {{writing to}} and reading from {{physical}} memory, {{by means of}} two procedures {{similar to the ones}} dealing with logical memory (although, contrary to the latter, the former can often be left out, and direct references to the <b>memory</b> <b>array</b> be employed instead) ...|$|E
50|$|The {{memory system}} {{consists}} of three major parts, a memory controller, a transistor-transistor logic (TTL) bus and one to eight <b>memory</b> <b>array</b> modules. The memory controller is implemented with ECL gate arrays and resides on an NMI bus module. It implements a TTL bus to which <b>memory</b> <b>array</b> modules are connected. Two memory modules were available for the VAX 8800: a 4 MB module and a 16 MB module. The 4 MB array module is an eight-layer printed circuit board populated by metal oxide semiconductor (MOS) {{dynamic random access memory}} (DRAM) devices and medium-scale integration (MSI) FAST transistor-transistor logic (TTL) devices in roughly equal numbers. The 16 MB array module is similar to the 4 MB module, but contains eight surface-mounted daughter boards, each containing 2 MB of memory built from DRAMs.|$|E
50|$|Redcode is the {{programming}} language used in Core War. It is executed by a virtual machine {{known as a}} <b>Memory</b> <b>Array</b> Redcode Simulator, or MARS. The design of Redcode is loosely based on actual CISC assembly languages of the early 1980s, but contains several features not usually found in actual computer systems.|$|E
40|$|We {{tested the}} impact of pulsed {{operation}} (PO) on standard nor Flash <b>memory</b> <b>arrays.</b> PO is a new writing scheme featuring a sequence of ultrashort high-voltage pulses based on Fowler-Nordheim (FN) tunneling. This paper presents experimental results showing a significant improvement on both performance and reliability of Flash <b>memory</b> <b>arrays</b> using PO which include smaller standard deviation of the threshold-voltage distribution, less tail bits, and less cycling-induced tunnel oxide degradation. Measurements reveal also that a specific array design taking into account for both wordline and substrate parasitic capacitances can further increase the benefits deriving {{from the use of}} PO. The proposed PO writing scheme is suitable for all floating gate memories using FN tunneling as writing mechanism...|$|R
40|$|In this paper, {{we propose}} a {{built-in}} self-diagnostic march-based algorithm that identifies faulty memory cells {{based on a}} recently introduced nontraditional fault model. It is developed based on the DiagRSMarch algorithm, which is a diagnostic algorithm to identify traditional faults for embedded <b>memory</b> <b>arrays.</b> A minimal set of additional operations is added to DiagRSMarch for identifying the nontraditional faults without affecting the diagnostic coverage of the traditional faults. The embedded <b>memory</b> <b>arrays</b> are accessed using a bidirectional serial interfacing architecture which minimizes the routing overhead introduced by the diagnosis hardware. Using the concepts of the bidirectional interfacing technique, parallel testing, and redundant-tolerant operations, the diagnostic process can be accomplished efficiently at-speed with minimal hardware overhead...|$|R
40|$|In {{this paper}} we applied the {{statistical}} model for independent defects described in Part I, to experimental data measured on Flash <b>memory</b> <b>arrays.</b> The model, developed {{to describe the}} stress-induced leakage current (SILC) statistics, allowed us to study the oxide trap generation during program/erase (P/E) stress and to extract the discrete probability distribution (DPD) of the gate current increase due to the single oxide defect. For all the analyzed nonvolatile <b>memory</b> <b>arrays</b> {{and for all the}} P/E stresses, the experimental results are consistent with the simulations carried out in Part I, thus confirming the reliability of the statistical model and of its validation procedure. Measurements on Flash cell arrays with different oxide thickness show that the number of generated oxide traps increases linearly with the number of P/E cycles in the early stage of the stress. It is shown, for the first time, that the extracted DPD of the single-trap exhibits long tails with power law dependence on the trap current and with a slope of the tail that decreases with decreasing oxide thickness. These tails are responsible for the cells with the largest SILC values in the Flash <b>memory</b> <b>arrays...</b>|$|R
5000|$|Contrary to {{the purely}} spatial {{computing}} model of FPGA, a reconfigurable computing platform that employs a temporal computing model (or {{a combination of}} both temporal and spatial) has also been investigated [...] in the context of improving performance and energy over conventional FPGA. These platforms, referred as Memory Based Computing (MBC), use dense two-dimensional <b>memory</b> <b>array</b> to store the LUTs. Such frameworks rely on breaking a complex function (f) into small sub-functions; representing the sub-functions as multi-input, multi-output LUTs in the memory array; and evaluating the function f over multiple cycles. MBC can leverage on the high density, low power and high performance advantages of nanoscale memory. [...] shows the high-level block diagram of MBC. Each computing element incorporates a two-dimensional <b>memory</b> <b>array</b> for storing LUTs, a small controller for sequencing evaluation of sub-functions and a set of temporary registers to hold the intermediate outputs from individual partitions. A fast, local routing framework inside each computing block generates the address for LUT access. Multiple such computing elements can be spatially connected using FPGA-like programmable interconnect architecture to enable mapping of large functions. The local time-multiplexed execution inside the computing elements can drastically reduce the requirement of programmable interconnects leading to large improvement in energy-delay product and better scalability of performance across technology generations. The <b>memory</b> <b>array</b> inside each computing element can be realized by Content-addressable memory (CAM) to drastically reduce the memory requirement for certain applications.|$|E
50|$|In August 2013, Crossbar {{emerged from}} stealth mode and {{announced}} {{the development of}} a <b>memory</b> <b>array</b> at a commercial semiconductor device fabrication facility. It was said to deliver faster write performance; lower power consumption and more endurance at half the die size, compared to NAND flash memory. Since it is CMOS-compatible, it can be fabricated without special equipment or materials.|$|E
50|$|The VAX-11/780 {{supports}} 128 kB to 8 MB {{of memory}} (2 MB initially) through {{one or two}} memory controllers. Each memory controller supports 128 kB to 4 MB of memory. The memory is constructed from 4 or 16 kbit metal oxide semiconductor (MOS) RAM chips mounted on <b>memory</b> <b>array</b> cards. Each memory controller controls up to 16 array cards. The memory is protected by error correcting code (ECC).|$|E
40|$|We discuss new {{aspects of}} the {{collective}} behavior of coupled neurons receiving noise as input, and in particular new cooperative effects between noise and an ensemble of integrate-and-fire neurons with feedback coupling. Applications of these effects as noise-addressable <b>memory</b> <b>arrays</b> and noise-controlled multi-states arrays are demonstrated. In a noise addressable neurons` <b>array,</b> the <b>memory</b> content is recalled by giving to each neuron an input signal corresponding to an independent Wiener process. The output of a multi-states arrays {{is determined by the}} noise level. Noise-induced, percolation-like ordering corresponding to the creation of long-range correlation is observed in two-dimensional arrays. This effect is exploited to create <b>memory</b> <b>arrays</b> that respond coherently only if the right amount of noise is furnished to the system...|$|R
40|$|Threshold voltage (Vth) {{behavior}} of nitride readonly memories (NROMs) was studied after irradiation with photons (γ- and X-rays), light and heavy ions. Both programmed and nonprogrammed single cells were investigated. The {{data suggest that}} two main physical phenomena are contributing to Vth variation and that the Vth loss and the variability can be modeled by a Weibull statistics with a shape parameter k 2. 2 regardless of the irradiation species and total dose. The same peculiarities were found in large <b>memory</b> <b>arrays,</b> confirming the results from single-cell studies but with significantly larger statistics. Hence, once the irradiation dose is known, the Vth loss distribution can be obtained, thus providing a predictive model of the radiation tolerance of NROM <b>memory</b> <b>arrays...</b>|$|R
40|$|Flexible TiO 2 {{crossbar}} <b>memory</b> device <b>arrays</b> were fabricated on plastic substrates using amorphous {{titanium oxide}} thin films grown by the low-temperature plasma-enhanced {{atomic layer deposition}} method. Al/ TiO 2 /Al memory cells on polyethersulfone(PES) showed an enhanced endurance property (up to 104 cycles) and low switching voltages compared to the cells on rigid substrates. The multi-stacked <b>memory</b> <b>arrays</b> were constructed by forming the additional Al/ TiO 2 /Al layer on the first memory device layer. Memory cells on each layer exhibited stable switching characteristics and mechanical robustness without interlayer cell-to-cell interference. close 402...|$|R
50|$|Pipelining {{means that}} the chip can accept a new command before it has {{finished}} processing the previous one. For a pipelined write, the write command can be immediately followed by another command without waiting for the data {{to be written into}} the <b>memory</b> <b>array.</b> For a pipelined read, the requested data appears a fixed number of clock cycles (latency) after the read command, during which additional commands can be sent.|$|E
50|$|Where Cwire {{denotes the}} bit line wiring {{capacitance}} {{per unit length}} and Ccell denotes the loading due to a single cell hanging off the bit line. The clock capacitance {{is based on the}} assumption of an H-tree distribution network. Activity is modelled using a UWN model.As can be seen by the equation the power consumption of each components is related to the number of columns (Ncol) and rows (Nrow) in the <b>memory</b> <b>array.</b>|$|E
50|$|In {{computer}} science, {{sequential access}} {{means that a}} group of elements (such as data in a <b>memory</b> <b>array</b> or a disk file or on magnetic tape data storage) is accessed in a predetermined, ordered sequence. Sequential access is sometimes the only way of accessing the data, for example if it is on a tape. It may also be the access method of choice, for example if all that is wanted is to process a sequence of data elements in order.|$|E
40|$|Complementary {{resistive}} switches (CRS) {{were recently}} suggested {{to solve the}} sneak path problem of larger passive <b>memory</b> <b>arrays.</b> CRS cells consist of an antiserial setup of two bipolar resistive switching cells. The conventional destructive readout for CRS cells {{is based on a}} current measurement which makes a considerable call on the switching endurance. Here, we report a new approach for a nondestructive readout (NDRO) based on a capacity measurement. We suggest a concept of an alternative setup of a CRS cell in which both resistive switching cells have similar switching properties but are distinguishable by different capacities. The new approach has the potential of an energy saving and fast readout procedure without decreasing cycling performance and is not limited by the switching kinetics for integrated passive <b>memory</b> <b>arrays...</b>|$|R
40|$|The {{results of}} the {{development}} and testing of ferrite monolithic <b>memory</b> <b>arrays</b> are presented. This development required the synthesis of ferrite materials having special magnetic and physical characteristics {{and the development of}} special processes; (1) for making flexible sheets (laminae) of the ferrite composition, (2) for embedding conductors in ferrite, and (3) bonding ferrite laminae together to form a monolithic structure. Major problems encountered in each of these areas and their solutions are discussed. Twenty-two full-size arrays were fabricated and fired during the development of these processes. The majority of these arrays were tested for their memory characteristics as well as for their physical characteristics and the results are presented. The arrays produced during this program meet the essential goals and demonstrate the feasibility of fabricating monolithic ferrite <b>memory</b> <b>arrays</b> by the processes developed...|$|R
30|$|RH {{carried out}} the {{measurement}} and analysis {{with the assistance of}} PH and drafted the manuscript under the instruction of JK, PH, LL, and XL. YZ fabricated the cross-point <b>memory</b> <b>arrays</b> with the assistance of CZ. JK supervised the work and finalized the manuscript. All authors read and approved the final manuscript.|$|R
