{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 26, "design__inferred_latch__count": 0, "design__instance__count": 1468, "design__instance__area": 30339.9, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 13, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.015349122695624828, "power__switching__total": 0.005859550554305315, "power__leakage__total": 3.7962936971780437e-07, "power__total": 0.021209053695201874, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.03327632708015, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": -0.03327632708015, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.3592127807990031, "timing__setup__ws__corner:nom_tt_025C_5v00": 4.9826517655488685, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 13, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.05868106167078134, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": -0.05868106167078134, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.8994214516632751, "timing__setup__ws__corner:nom_ss_125C_4v50": -0.7738228055136785, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -2.5033940073934193, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -0.7738228055136785, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 20, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -0.293797, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 19, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 13, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.02127853509176382, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": -0.02127853509176382, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.12141960003326228, "timing__setup__ws__corner:nom_ff_n40C_5v50": 7.520990265675267, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 13, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.019123592140020445, "clock__skew__worst_setup": -0.06621792190890864, "timing__hold__ws": 0.12018220092617028, "timing__setup__ws": -0.9565166707208312, "timing__hold__tns": 0, "timing__setup__tns": -9.492609633694116, "timing__hold__wns": 0, "timing__setup__wns": -0.9565166707208312, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 42, "timing__setup_r2r__ws": -0.655774, "timing__setup_r2r_vio__count": 39, "design__die__bbox": "0.0 0.0 260.42 278.34", "design__core__bbox": "6.72 15.68 253.68 262.64", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 46, "design__die__area": 72485.3, "design__core__area": 60989.2, "design__instance__count__stdcell": 1468, "design__instance__area__stdcell": 30339.9, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.497462, "design__instance__utilization__stdcell": 0.497462, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 44, "design__io__hpwl": 7535073, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 29585.2, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 960, "route__net__special": 2, "route__drc_errors__iter:1": 252, "route__wirelength__iter:1": 33252, "route__drc_errors__iter:2": 13, "route__wirelength__iter:2": 32965, "route__drc_errors__iter:3": 12, "route__wirelength__iter:3": 32943, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 32915, "route__drc_errors": 0, "route__wirelength": 32915, "route__vias": 5860, "route__vias__singlecut": 5860, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 508.47, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 13, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.029793390819943026, "clock__skew__worst_setup__corner:min_tt_025C_5v00": -0.029793390819943026, "timing__hold__ws__corner:min_tt_025C_5v00": 0.35730575065567, "timing__setup__ws__corner:min_tt_025C_5v00": 5.069935281767395, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 13, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.05233946757476991, "clock__skew__worst_setup__corner:min_ss_125C_4v50": -0.05233946757476991, "timing__hold__ws__corner:min_ss_125C_4v50": 0.8961107665102104, "timing__setup__ws__corner:min_ss_125C_4v50": -0.6194662735884929, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -0.6194662735884929, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -0.6194662735884929, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 1, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 13, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.019123592140020445, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": -0.019123592140020445, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.12018220092617028, "timing__setup__ws__corner:min_ff_n40C_5v50": 7.57757078532405, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 13, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.03743216953461337, "clock__skew__worst_setup__corner:max_tt_025C_5v00": -0.03743216953461337, "timing__hold__ws__corner:max_tt_025C_5v00": 0.36162585061127217, "timing__setup__ws__corner:max_tt_025C_5v00": 4.878376507502499, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 13, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.06621792190890864, "clock__skew__worst_setup__corner:max_ss_125C_4v50": -0.06621792190890864, "timing__hold__ws__corner:max_ss_125C_4v50": 0.9036076587183207, "timing__setup__ws__corner:max_ss_125C_4v50": -0.9565166707208312, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -9.492609633694116, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -0.9565166707208312, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 21, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -0.655774, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 20, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 13, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.023861746587368615, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": -0.023861746587368615, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.12298629129877113, "timing__setup__ws__corner:max_ff_n40C_5v50": 7.453264882900888, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99917, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99974, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.000834813, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000817417, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000262267, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000817417, "ir__voltage__worst": 5, "ir__drop__avg": 0.000262, "ir__drop__worst": 0.000835, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}