* * * * * * * * * * * * * * * * * * * * 
RunDirectory : /run/media/exotic/Cadence/DD_Lab_exercise/OpenFPGA/Fabric/vtr_benchmarks/run001
python3 /run/media/exotic/Cadence/OpenFPGA/openfpga_flow/scripts/run_fpga_flow.py /run/media/exotic/Cadence/OpenFPGA/openfpga_flow/vpr_arch/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm.xml /run/media/exotic/Cadence/OpenFPGA/openfpga_flow/benchmarks/vtr_benchmark/stereovision0.v --top_module sv_chip0_hierarchy_no_mem --run_dir /run/media/exotic/Cadence/DD_Lab_exercise/OpenFPGA/Fabric/vtr_benchmarks/run001/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm/sv_chip0_hierarchy_no_mem/MIN_ROUTE_CHAN_WIDTH --fpga_flow yosys_vpr --openfpga_shell_template /run/media/exotic/Cadence/OpenFPGA/openfpga_flow/openfpga_shell_scripts/vtr_benchmark_example_script.openfpga --openfpga_arch_file /run/media/exotic/Cadence/OpenFPGA/openfpga_flow/openfpga_arch/k6_frac_N10_adder_chain_dpram8K_dsp36_40nm_openfpga.xml --openfpga_sim_setting_file /run/media/exotic/Cadence/OpenFPGA/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml --vpr_route_chan_width 300 --openfpga_vpr_pack_stats_file vpr_pack_block_usage.txt --yosys_tmpl /run/media/exotic/Cadence/OpenFPGA/openfpga_flow/misc/ys_tmpl_yosys_vpr_bram_dsp_flow.ys --vpr_fpga_verilog --vpr_fpga_verilog_dir /run/media/exotic/Cadence/DD_Lab_exercise/OpenFPGA/Fabric/vtr_benchmarks/run001/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm/sv_chip0_hierarchy_no_mem/MIN_ROUTE_CHAN_WIDTH --vpr_fpga_x2p_rename_illegal_port --debug --flow_config /run/media/exotic/Cadence/DD_Lab_exercise/OpenFPGA/Fabric/vtr_benchmarks/config/task.conf --default_tool_path /run/media/exotic/Cadence/OpenFPGA/openfpga_flow/scripts/../misc/fpgaflow_default_tool_path.conf --TOP sv_chip0_hierarchy_no_mem --READ_VERILOG_OPTIONS -nolatches --YOSYS_BRAM_MAP_RULES /run/media/exotic/Cadence/OpenFPGA/openfpga_flow/openfpga_yosys_techlib/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm_bram.txt --YOSYS_BRAM_MAP_VERILOG /run/media/exotic/Cadence/OpenFPGA/openfpga_flow/openfpga_yosys_techlib/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm_bram_map.v --YOSYS_CELL_SIM_VERILOG /run/media/exotic/Cadence/OpenFPGA/openfpga_flow/openfpga_yosys_techlib/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm_cell_sim.v --YOSYS_DSP_MAP_PARAMETERS -D DSP_A_MAXWIDTH=36 -D DSP_B_MAXWIDTH=36 -D DSP_A_MINWIDTH=2 -D DSP_B_MINWIDTH=2 -D DSP_NAME=mult_36x36 --YOSYS_DSP_MAP_VERILOG /run/media/exotic/Cadence/OpenFPGA/openfpga_flow/openfpga_yosys_techlib/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm_dsp_map.v
* * * * * * * * * * * * * * * * * * * * 
Traceback (most recent call last):
  File "/run/media/exotic/Cadence/OpenFPGA/openfpga_flow/scripts/run_fpga_flow.py", line 22, in <module>
    from envyaml import EnvYAML
ModuleNotFoundError: No module named 'envyaml'
