// Seed: 3044269900
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    output supply1 id_2,
    output uwire id_3
);
  wire id_5, id_6;
  assign id_3 = id_0;
  always $signed(25);
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd97,
    parameter id_3  = 32'd20,
    parameter id_6  = 32'd39
) (
    output tri1 id_0,
    input tri0 id_1,
    input tri1 id_2,
    input supply0 _id_3,
    input tri0 id_4
    , _id_10,
    output wire id_5,
    input tri1 _id_6,
    output supply1 id_7,
    output supply0 id_8[id_6 : -1 'b0]
);
  logic id_11;
  wire [!  id_3 : id_10  .  id_6] id_12, id_13;
  module_0 modCall_1 (
      id_1,
      id_4,
      id_7,
      id_8
  );
endmodule
