\hypertarget{group__lpc32xx__mmu}{}\section{M\+MU Support}
\label{group__lpc32xx__mmu}\index{MMU Support@{MMU Support}}


M\+MU support.  


\subsection*{Files}
\begin{DoxyCompactItemize}
\item 
file \mbox{\hyperlink{arm_2lpc32xx_2include_2bsp_2mmu_8h}{mmu.\+h}}
\begin{DoxyCompactList}\small\item\em M\+MU support A\+PI. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__lpc32xx__mmu_ga6f076a47b84602268e468b3ffff25421}\label{group__lpc32xx__mmu_ga6f076a47b84602268e468b3ffff25421}} 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+M\+M\+U\+\_\+\+C\+L\+I\+E\+N\+T\+\_\+\+D\+O\+M\+A\+IN}~15U
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+M\+M\+U\+\_\+\+R\+E\+A\+D\+\_\+\+O\+N\+LY}
\item 
\mbox{\Hypertarget{group__lpc32xx__mmu_gaeb89effd7e71a40ae15652bb031600b3}\label{group__lpc32xx__mmu_gaeb89effd7e71a40ae15652bb031600b3}} 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+M\+M\+U\+\_\+\+R\+E\+A\+D\+\_\+\+O\+N\+L\+Y\+\_\+\+C\+A\+C\+H\+ED}~(L\+P\+C32\+X\+X\+\_\+\+M\+M\+U\+\_\+\+R\+E\+A\+D\+\_\+\+O\+N\+LY $\vert$ A\+R\+M\+\_\+\+M\+M\+U\+\_\+\+S\+E\+C\+T\+\_\+C $\vert$ A\+R\+M\+\_\+\+M\+M\+U\+\_\+\+S\+E\+C\+T\+\_\+B)
\item 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+M\+M\+U\+\_\+\+R\+E\+A\+D\+\_\+\+W\+R\+I\+TE}
\item 
\mbox{\Hypertarget{group__lpc32xx__mmu_ga7f2bbf9035bbf2bb6ba4548929c59033}\label{group__lpc32xx__mmu_ga7f2bbf9035bbf2bb6ba4548929c59033}} 
\#define {\bfseries L\+P\+C32\+X\+X\+\_\+\+M\+M\+U\+\_\+\+R\+E\+A\+D\+\_\+\+W\+R\+I\+T\+E\+\_\+\+C\+A\+C\+H\+ED}~(L\+P\+C32\+X\+X\+\_\+\+M\+M\+U\+\_\+\+R\+E\+A\+D\+\_\+\+W\+R\+I\+TE $\vert$ A\+R\+M\+\_\+\+M\+M\+U\+\_\+\+S\+E\+C\+T\+\_\+C $\vert$ A\+R\+M\+\_\+\+M\+M\+U\+\_\+\+S\+E\+C\+T\+\_\+B)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
M\+MU support. 



\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__lpc32xx__mmu_gac8f52027aa58f0ae01aace456f948f6b}\label{group__lpc32xx__mmu_gac8f52027aa58f0ae01aace456f948f6b}} 
\index{MMU Support@{MMU Support}!LPC32XX\_MMU\_READ\_ONLY@{LPC32XX\_MMU\_READ\_ONLY}}
\index{LPC32XX\_MMU\_READ\_ONLY@{LPC32XX\_MMU\_READ\_ONLY}!MMU Support@{MMU Support}}
\subsubsection{\texorpdfstring{LPC32XX\_MMU\_READ\_ONLY}{LPC32XX\_MMU\_READ\_ONLY}}
{\footnotesize\ttfamily \#define L\+P\+C32\+X\+X\+\_\+\+M\+M\+U\+\_\+\+R\+E\+A\+D\+\_\+\+O\+N\+LY}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{((LPC32XX\_MMU\_CLIENT\_DOMAIN << ARM\_MMU\_SECT\_DOMAIN\_SHIFT) \(\backslash\)}
\DoxyCodeLine{    | ARM\_MMU\_SECT\_DEFAULT)}

\end{DoxyCode}
\mbox{\Hypertarget{group__lpc32xx__mmu_ga1bafd1a71dc0a2715e85664c3bf3fc39}\label{group__lpc32xx__mmu_ga1bafd1a71dc0a2715e85664c3bf3fc39}} 
\index{MMU Support@{MMU Support}!LPC32XX\_MMU\_READ\_WRITE@{LPC32XX\_MMU\_READ\_WRITE}}
\index{LPC32XX\_MMU\_READ\_WRITE@{LPC32XX\_MMU\_READ\_WRITE}!MMU Support@{MMU Support}}
\subsubsection{\texorpdfstring{LPC32XX\_MMU\_READ\_WRITE}{LPC32XX\_MMU\_READ\_WRITE}}
{\footnotesize\ttfamily \#define L\+P\+C32\+X\+X\+\_\+\+M\+M\+U\+\_\+\+R\+E\+A\+D\+\_\+\+W\+R\+I\+TE}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{((LPC32XX\_MMU\_CLIENT\_DOMAIN << ARM\_MMU\_SECT\_DOMAIN\_SHIFT) \(\backslash\)}
\DoxyCodeLine{    | ARM\_MMU\_SECT\_AP\_0 \(\backslash\)}
\DoxyCodeLine{    | ARM\_MMU\_SECT\_DEFAULT)}

\end{DoxyCode}
