Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Apr  5 15:03:48 2022
| Host         : LAPTOP-9GJB53N6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file encendedorLed_timing_summary_routed.rpt -pb encendedorLed_timing_summary_routed.pb -rpx encendedorLed_timing_summary_routed.rpx -warn_on_violation
| Design       : encendedorLed
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.382        0.000                      0                   65        0.262        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.382        0.000                      0                   65        0.262        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 1.588ns (38.439%)  route 2.543ns (61.561%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  divisor_reg[2]/Q
                         net (fo=3, routed)           0.948     6.560    divisor_reg[2]
    SLICE_X2Y40          LUT2 (Prop_lut2_I0_O)        0.124     6.684 r  divisor[0]_i_34/O
                         net (fo=1, routed)           0.000     6.684    divisor[0]_i_34_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.217 r  divisor_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.217    divisor_reg[0]_i_20_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  divisor_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.334    divisor_reg[0]_i_12_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 r  divisor_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.451    divisor_reg[0]_i_5_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.568 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.604     8.173    divisor_reg[0]_i_3_n_0
    SLICE_X0Y43          LUT2 (Prop_lut2_I1_O)        0.124     8.297 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.991     9.287    led_int
    SLICE_X1Y45          FDRE                                         r  divisor_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X1Y45          FDRE                                         r  divisor_reg[28]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y45          FDRE (Setup_fdre_C_R)       -0.429    14.670    divisor_reg[28]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 1.588ns (38.439%)  route 2.543ns (61.561%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  divisor_reg[2]/Q
                         net (fo=3, routed)           0.948     6.560    divisor_reg[2]
    SLICE_X2Y40          LUT2 (Prop_lut2_I0_O)        0.124     6.684 r  divisor[0]_i_34/O
                         net (fo=1, routed)           0.000     6.684    divisor[0]_i_34_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.217 r  divisor_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.217    divisor_reg[0]_i_20_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  divisor_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.334    divisor_reg[0]_i_12_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 r  divisor_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.451    divisor_reg[0]_i_5_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.568 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.604     8.173    divisor_reg[0]_i_3_n_0
    SLICE_X0Y43          LUT2 (Prop_lut2_I1_O)        0.124     8.297 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.991     9.287    led_int
    SLICE_X1Y45          FDRE                                         r  divisor_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X1Y45          FDRE                                         r  divisor_reg[29]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y45          FDRE (Setup_fdre_C_R)       -0.429    14.670    divisor_reg[29]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 1.588ns (38.439%)  route 2.543ns (61.561%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  divisor_reg[2]/Q
                         net (fo=3, routed)           0.948     6.560    divisor_reg[2]
    SLICE_X2Y40          LUT2 (Prop_lut2_I0_O)        0.124     6.684 r  divisor[0]_i_34/O
                         net (fo=1, routed)           0.000     6.684    divisor[0]_i_34_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.217 r  divisor_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.217    divisor_reg[0]_i_20_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  divisor_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.334    divisor_reg[0]_i_12_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 r  divisor_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.451    divisor_reg[0]_i_5_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.568 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.604     8.173    divisor_reg[0]_i_3_n_0
    SLICE_X0Y43          LUT2 (Prop_lut2_I1_O)        0.124     8.297 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.991     9.287    led_int
    SLICE_X1Y45          FDRE                                         r  divisor_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X1Y45          FDRE                                         r  divisor_reg[30]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y45          FDRE (Setup_fdre_C_R)       -0.429    14.670    divisor_reg[30]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 1.588ns (38.439%)  route 2.543ns (61.561%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  divisor_reg[2]/Q
                         net (fo=3, routed)           0.948     6.560    divisor_reg[2]
    SLICE_X2Y40          LUT2 (Prop_lut2_I0_O)        0.124     6.684 r  divisor[0]_i_34/O
                         net (fo=1, routed)           0.000     6.684    divisor[0]_i_34_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.217 r  divisor_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.217    divisor_reg[0]_i_20_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  divisor_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.334    divisor_reg[0]_i_12_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 r  divisor_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.451    divisor_reg[0]_i_5_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.568 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.604     8.173    divisor_reg[0]_i_3_n_0
    SLICE_X0Y43          LUT2 (Prop_lut2_I1_O)        0.124     8.297 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.991     9.287    led_int
    SLICE_X1Y45          FDRE                                         r  divisor_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X1Y45          FDRE                                         r  divisor_reg[31]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y45          FDRE (Setup_fdre_C_R)       -0.429    14.670    divisor_reg[31]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 1.588ns (38.664%)  route 2.519ns (61.336%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  divisor_reg[2]/Q
                         net (fo=3, routed)           0.948     6.560    divisor_reg[2]
    SLICE_X2Y40          LUT2 (Prop_lut2_I0_O)        0.124     6.684 r  divisor[0]_i_34/O
                         net (fo=1, routed)           0.000     6.684    divisor[0]_i_34_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.217 r  divisor_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.217    divisor_reg[0]_i_20_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  divisor_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.334    divisor_reg[0]_i_12_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 r  divisor_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.451    divisor_reg[0]_i_5_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.568 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.604     8.173    divisor_reg[0]_i_3_n_0
    SLICE_X0Y43          LUT2 (Prop_lut2_I1_O)        0.124     8.297 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.967     9.263    led_int
    SLICE_X1Y38          FDRE                                         r  divisor_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.857    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  divisor_reg[0]/C
                         clock pessimism              0.299    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X1Y38          FDRE (Setup_fdre_C_R)       -0.429    14.692    divisor_reg[0]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -9.263    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 1.588ns (38.664%)  route 2.519ns (61.336%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  divisor_reg[2]/Q
                         net (fo=3, routed)           0.948     6.560    divisor_reg[2]
    SLICE_X2Y40          LUT2 (Prop_lut2_I0_O)        0.124     6.684 r  divisor[0]_i_34/O
                         net (fo=1, routed)           0.000     6.684    divisor[0]_i_34_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.217 r  divisor_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.217    divisor_reg[0]_i_20_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  divisor_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.334    divisor_reg[0]_i_12_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 r  divisor_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.451    divisor_reg[0]_i_5_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.568 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.604     8.173    divisor_reg[0]_i_3_n_0
    SLICE_X0Y43          LUT2 (Prop_lut2_I1_O)        0.124     8.297 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.967     9.263    led_int
    SLICE_X1Y38          FDRE                                         r  divisor_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.857    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  divisor_reg[1]/C
                         clock pessimism              0.299    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X1Y38          FDRE (Setup_fdre_C_R)       -0.429    14.692    divisor_reg[1]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -9.263    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 1.588ns (38.664%)  route 2.519ns (61.336%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  divisor_reg[2]/Q
                         net (fo=3, routed)           0.948     6.560    divisor_reg[2]
    SLICE_X2Y40          LUT2 (Prop_lut2_I0_O)        0.124     6.684 r  divisor[0]_i_34/O
                         net (fo=1, routed)           0.000     6.684    divisor[0]_i_34_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.217 r  divisor_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.217    divisor_reg[0]_i_20_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  divisor_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.334    divisor_reg[0]_i_12_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 r  divisor_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.451    divisor_reg[0]_i_5_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.568 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.604     8.173    divisor_reg[0]_i_3_n_0
    SLICE_X0Y43          LUT2 (Prop_lut2_I1_O)        0.124     8.297 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.967     9.263    led_int
    SLICE_X1Y38          FDRE                                         r  divisor_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.857    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  divisor_reg[2]/C
                         clock pessimism              0.299    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X1Y38          FDRE (Setup_fdre_C_R)       -0.429    14.692    divisor_reg[2]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -9.263    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 1.588ns (38.664%)  route 2.519ns (61.336%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  divisor_reg[2]/Q
                         net (fo=3, routed)           0.948     6.560    divisor_reg[2]
    SLICE_X2Y40          LUT2 (Prop_lut2_I0_O)        0.124     6.684 r  divisor[0]_i_34/O
                         net (fo=1, routed)           0.000     6.684    divisor[0]_i_34_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.217 r  divisor_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.217    divisor_reg[0]_i_20_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  divisor_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.334    divisor_reg[0]_i_12_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 r  divisor_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.451    divisor_reg[0]_i_5_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.568 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.604     8.173    divisor_reg[0]_i_3_n_0
    SLICE_X0Y43          LUT2 (Prop_lut2_I1_O)        0.124     8.297 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.967     9.263    led_int
    SLICE_X1Y38          FDRE                                         r  divisor_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516    14.857    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  divisor_reg[3]/C
                         clock pessimism              0.299    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X1Y38          FDRE (Setup_fdre_C_R)       -0.429    14.692    divisor_reg[3]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -9.263    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.521ns  (required time - arrival time)
  Source:                 divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 1.588ns (39.772%)  route 2.405ns (60.228%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  divisor_reg[2]/Q
                         net (fo=3, routed)           0.948     6.560    divisor_reg[2]
    SLICE_X2Y40          LUT2 (Prop_lut2_I0_O)        0.124     6.684 r  divisor[0]_i_34/O
                         net (fo=1, routed)           0.000     6.684    divisor[0]_i_34_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.217 r  divisor_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.217    divisor_reg[0]_i_20_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  divisor_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.334    divisor_reg[0]_i_12_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 r  divisor_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.451    divisor_reg[0]_i_5_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.568 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.604     8.173    divisor_reg[0]_i_3_n_0
    SLICE_X0Y43          LUT2 (Prop_lut2_I1_O)        0.124     8.297 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.852     9.149    led_int
    SLICE_X1Y44          FDRE                                         r  divisor_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X1Y44          FDRE                                         r  divisor_reg[24]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y44          FDRE (Setup_fdre_C_R)       -0.429    14.670    divisor_reg[24]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  5.521    

Slack (MET) :             5.521ns  (required time - arrival time)
  Source:                 divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 1.588ns (39.772%)  route 2.405ns (60.228%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.635     5.156    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.456     5.612 f  divisor_reg[2]/Q
                         net (fo=3, routed)           0.948     6.560    divisor_reg[2]
    SLICE_X2Y40          LUT2 (Prop_lut2_I0_O)        0.124     6.684 r  divisor[0]_i_34/O
                         net (fo=1, routed)           0.000     6.684    divisor[0]_i_34_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.217 r  divisor_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.217    divisor_reg[0]_i_20_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  divisor_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.334    divisor_reg[0]_i_12_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.451 r  divisor_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.451    divisor_reg[0]_i_5_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.568 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           0.604     8.173    divisor_reg[0]_i_3_n_0
    SLICE_X0Y43          LUT2 (Prop_lut2_I1_O)        0.124     8.297 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.852     9.149    led_int
    SLICE_X1Y44          FDRE                                         r  divisor_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519    14.860    clk_IBUF_BUFG
    SLICE_X1Y44          FDRE                                         r  divisor_reg[25]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y44          FDRE (Setup_fdre_C_R)       -0.429    14.670    divisor_reg[25]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  5.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 divisor_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  divisor_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  divisor_reg[15]/Q
                         net (fo=2, routed)           0.118     1.736    divisor_reg[15]
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  divisor_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    divisor_reg[12]_i_1_n_4
    SLICE_X1Y41          FDRE                                         r  divisor_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  divisor_reg[15]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.105     1.582    divisor_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divisor_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  divisor_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  divisor_reg[11]/Q
                         net (fo=3, routed)           0.120     1.738    divisor_reg[11]
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  divisor_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    divisor_reg[8]_i_1_n_4
    SLICE_X1Y40          FDRE                                         r  divisor_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  divisor_reg[11]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.105     1.582    divisor_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divisor_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  divisor_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  divisor_reg[19]/Q
                         net (fo=3, routed)           0.120     1.738    divisor_reg[19]
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  divisor_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    divisor_reg[16]_i_1_n_4
    SLICE_X1Y42          FDRE                                         r  divisor_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  divisor_reg[19]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.105     1.582    divisor_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divisor_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X1Y45          FDRE                                         r  divisor_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  divisor_reg[31]/Q
                         net (fo=3, routed)           0.120     1.739    divisor_reg[31]
    SLICE_X1Y45          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  divisor_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    divisor_reg[28]_i_1_n_4
    SLICE_X1Y45          FDRE                                         r  divisor_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X1Y45          FDRE                                         r  divisor_reg[31]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y45          FDRE (Hold_fdre_C_D)         0.105     1.583    divisor_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divisor_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  divisor_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  divisor_reg[7]/Q
                         net (fo=3, routed)           0.120     1.737    divisor_reg[7]
    SLICE_X1Y39          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  divisor_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    divisor_reg[4]_i_1_n_4
    SLICE_X1Y39          FDRE                                         r  divisor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  divisor_reg[7]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.105     1.581    divisor_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divisor_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  divisor_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  divisor_reg[23]/Q
                         net (fo=3, routed)           0.120     1.739    divisor_reg[23]
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  divisor_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    divisor_reg[20]_i_1_n_4
    SLICE_X1Y43          FDRE                                         r  divisor_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  divisor_reg[23]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y43          FDRE (Hold_fdre_C_D)         0.105     1.583    divisor_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divisor_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X1Y44          FDRE                                         r  divisor_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  divisor_reg[27]/Q
                         net (fo=3, routed)           0.120     1.739    divisor_reg[27]
    SLICE_X1Y44          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  divisor_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    divisor_reg[24]_i_1_n_4
    SLICE_X1Y44          FDRE                                         r  divisor_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    clk_IBUF_BUFG
    SLICE_X1Y44          FDRE                                         r  divisor_reg[27]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y44          FDRE (Hold_fdre_C_D)         0.105     1.583    divisor_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 divisor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  divisor_reg[3]/Q
                         net (fo=3, routed)           0.120     1.737    divisor_reg[3]
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  divisor_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.845    divisor_reg[0]_i_2_n_4
    SLICE_X1Y38          FDRE                                         r  divisor_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  divisor_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.105     1.581    divisor_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 divisor_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  divisor_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  divisor_reg[12]/Q
                         net (fo=3, routed)           0.115     1.733    divisor_reg[12]
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.848 r  divisor_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.848    divisor_reg[12]_i_1_n_7
    SLICE_X1Y41          FDRE                                         r  divisor_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  divisor_reg[12]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.105     1.582    divisor_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 divisor_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  divisor_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  divisor_reg[4]/Q
                         net (fo=3, routed)           0.115     1.732    divisor_reg[4]
    SLICE_X1Y39          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  divisor_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    divisor_reg[4]_i_1_n_7
    SLICE_X1Y39          FDRE                                         r  divisor_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  divisor_reg[4]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.105     1.581    divisor_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y38    divisor_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y40    divisor_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y40    divisor_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y41    divisor_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y41    divisor_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y41    divisor_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y41    divisor_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y42    divisor_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y42    divisor_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38    divisor_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38    divisor_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y40    divisor_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y40    divisor_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y40    divisor_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y40    divisor_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y41    divisor_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y41    divisor_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y41    divisor_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y41    divisor_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38    divisor_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38    divisor_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y40    divisor_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y40    divisor_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y40    divisor_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y40    divisor_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y41    divisor_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y41    divisor_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y41    divisor_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y41    divisor_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.530ns  (logic 3.986ns (72.075%)  route 1.544ns (27.925%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  led_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  led_int_reg[0]/Q
                         net (fo=2, routed)           1.544     7.159    led_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         3.530    10.689 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.689    led[0]
    E19                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.669ns  (logic 1.372ns (82.190%)  route 0.297ns (17.810%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  led_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  led_int_reg[0]/Q
                         net (fo=2, routed)           0.297     1.916    led_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.147 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.147    led[0]
    E19                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.288ns  (logic 1.585ns (29.980%)  route 3.703ns (70.020%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  swt_IBUF[0]_inst/O
                         net (fo=34, routed)          2.712     4.173    swt_IBUF[0]
    SLICE_X0Y43          LUT2 (Prop_lut2_I0_O)        0.124     4.297 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.991     5.288    led_int
    SLICE_X1Y45          FDRE                                         r  divisor_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519     4.860    clk_IBUF_BUFG
    SLICE_X1Y45          FDRE                                         r  divisor_reg[28]/C

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.288ns  (logic 1.585ns (29.980%)  route 3.703ns (70.020%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  swt_IBUF[0]_inst/O
                         net (fo=34, routed)          2.712     4.173    swt_IBUF[0]
    SLICE_X0Y43          LUT2 (Prop_lut2_I0_O)        0.124     4.297 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.991     5.288    led_int
    SLICE_X1Y45          FDRE                                         r  divisor_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519     4.860    clk_IBUF_BUFG
    SLICE_X1Y45          FDRE                                         r  divisor_reg[29]/C

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.288ns  (logic 1.585ns (29.980%)  route 3.703ns (70.020%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  swt_IBUF[0]_inst/O
                         net (fo=34, routed)          2.712     4.173    swt_IBUF[0]
    SLICE_X0Y43          LUT2 (Prop_lut2_I0_O)        0.124     4.297 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.991     5.288    led_int
    SLICE_X1Y45          FDRE                                         r  divisor_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519     4.860    clk_IBUF_BUFG
    SLICE_X1Y45          FDRE                                         r  divisor_reg[30]/C

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.288ns  (logic 1.585ns (29.980%)  route 3.703ns (70.020%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  swt_IBUF[0]_inst/O
                         net (fo=34, routed)          2.712     4.173    swt_IBUF[0]
    SLICE_X0Y43          LUT2 (Prop_lut2_I0_O)        0.124     4.297 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.991     5.288    led_int
    SLICE_X1Y45          FDRE                                         r  divisor_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519     4.860    clk_IBUF_BUFG
    SLICE_X1Y45          FDRE                                         r  divisor_reg[31]/C

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.264ns  (logic 1.585ns (30.117%)  route 3.679ns (69.883%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  swt_IBUF[0]_inst/O
                         net (fo=34, routed)          2.712     4.173    swt_IBUF[0]
    SLICE_X0Y43          LUT2 (Prop_lut2_I0_O)        0.124     4.297 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.967     5.264    led_int
    SLICE_X1Y38          FDRE                                         r  divisor_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516     4.857    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  divisor_reg[0]/C

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.264ns  (logic 1.585ns (30.117%)  route 3.679ns (69.883%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  swt_IBUF[0]_inst/O
                         net (fo=34, routed)          2.712     4.173    swt_IBUF[0]
    SLICE_X0Y43          LUT2 (Prop_lut2_I0_O)        0.124     4.297 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.967     5.264    led_int
    SLICE_X1Y38          FDRE                                         r  divisor_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516     4.857    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  divisor_reg[1]/C

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.264ns  (logic 1.585ns (30.117%)  route 3.679ns (69.883%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  swt_IBUF[0]_inst/O
                         net (fo=34, routed)          2.712     4.173    swt_IBUF[0]
    SLICE_X0Y43          LUT2 (Prop_lut2_I0_O)        0.124     4.297 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.967     5.264    led_int
    SLICE_X1Y38          FDRE                                         r  divisor_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516     4.857    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  divisor_reg[2]/C

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.264ns  (logic 1.585ns (30.117%)  route 3.679ns (69.883%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  swt_IBUF[0]_inst/O
                         net (fo=34, routed)          2.712     4.173    swt_IBUF[0]
    SLICE_X0Y43          LUT2 (Prop_lut2_I0_O)        0.124     4.297 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.967     5.264    led_int
    SLICE_X1Y38          FDRE                                         r  divisor_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.516     4.857    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  divisor_reg[3]/C

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.149ns  (logic 1.585ns (30.786%)  route 3.564ns (69.214%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  swt_IBUF[0]_inst/O
                         net (fo=34, routed)          2.712     4.173    swt_IBUF[0]
    SLICE_X0Y43          LUT2 (Prop_lut2_I0_O)        0.124     4.297 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.852     5.149    led_int
    SLICE_X1Y44          FDRE                                         r  divisor_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519     4.860    clk_IBUF_BUFG
    SLICE_X1Y44          FDRE                                         r  divisor_reg[24]/C

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.149ns  (logic 1.585ns (30.786%)  route 3.564ns (69.214%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  swt_IBUF[0]_inst/O
                         net (fo=34, routed)          2.712     4.173    swt_IBUF[0]
    SLICE_X0Y43          LUT2 (Prop_lut2_I0_O)        0.124     4.297 r  divisor[0]_i_1/O
                         net (fo=32, routed)          0.852     5.149    led_int
    SLICE_X1Y44          FDRE                                         r  divisor_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519     4.860    clk_IBUF_BUFG
    SLICE_X1Y44          FDRE                                         r  divisor_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.229ns (22.766%)  route 0.778ns (77.234%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  swt_IBUF[0]_inst/O
                         net (fo=34, routed)          0.778     1.007    swt_IBUF[0]
    SLICE_X1Y38          FDRE                                         r  divisor_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  divisor_reg[0]/C

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.229ns (22.766%)  route 0.778ns (77.234%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  swt_IBUF[0]_inst/O
                         net (fo=34, routed)          0.778     1.007    swt_IBUF[0]
    SLICE_X1Y38          FDRE                                         r  divisor_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  divisor_reg[1]/C

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.229ns (22.766%)  route 0.778ns (77.234%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  swt_IBUF[0]_inst/O
                         net (fo=34, routed)          0.778     1.007    swt_IBUF[0]
    SLICE_X1Y38          FDRE                                         r  divisor_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  divisor_reg[2]/C

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.229ns (22.766%)  route 0.778ns (77.234%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  swt_IBUF[0]_inst/O
                         net (fo=34, routed)          0.778     1.007    swt_IBUF[0]
    SLICE_X1Y38          FDRE                                         r  divisor_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  divisor_reg[3]/C

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.229ns (21.392%)  route 0.843ns (78.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  swt_IBUF[0]_inst/O
                         net (fo=34, routed)          0.843     1.072    swt_IBUF[0]
    SLICE_X1Y39          FDRE                                         r  divisor_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  divisor_reg[4]/C

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.229ns (21.392%)  route 0.843ns (78.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  swt_IBUF[0]_inst/O
                         net (fo=34, routed)          0.843     1.072    swt_IBUF[0]
    SLICE_X1Y39          FDRE                                         r  divisor_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  divisor_reg[5]/C

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.229ns (21.392%)  route 0.843ns (78.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  swt_IBUF[0]_inst/O
                         net (fo=34, routed)          0.843     1.072    swt_IBUF[0]
    SLICE_X1Y39          FDRE                                         r  divisor_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  divisor_reg[6]/C

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.229ns (21.392%)  route 0.843ns (78.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  swt_IBUF[0]_inst/O
                         net (fo=34, routed)          0.843     1.072    swt_IBUF[0]
    SLICE_X1Y39          FDRE                                         r  divisor_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  divisor_reg[7]/C

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.137ns  (logic 0.229ns (20.173%)  route 0.908ns (79.827%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  swt_IBUF[0]_inst/O
                         net (fo=34, routed)          0.908     1.137    swt_IBUF[0]
    SLICE_X1Y40          FDRE                                         r  divisor_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  divisor_reg[10]/C

Slack:                    inf
  Source:                 swt[0]
                            (input port)
  Destination:            divisor_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.137ns  (logic 0.229ns (20.173%)  route 0.908ns (79.827%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  swt[0] (IN)
                         net (fo=0)                   0.000     0.000    swt[0]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  swt_IBUF[0]_inst/O
                         net (fo=34, routed)          0.908     1.137    swt_IBUF[0]
    SLICE_X1Y40          FDRE                                         r  divisor_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  divisor_reg[11]/C





