<!doctype html>
<html>
<head>
<title>ATTR_53 (PCIE_ATTRIB) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___pcie_attrib.html")>PCIE_ATTRIB Module</a> &gt; ATTR_53 (PCIE_ATTRIB) Register</p><h1>ATTR_53 (PCIE_ATTRIB) Register</h1>
<h2>ATTR_53 (PCIE_ATTRIB) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>ATTR_53</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x00000000D4</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD4800D4 (PCIE_ATTRIB)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">rw<span class="tooltiptext">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00003D48</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>ATTR_53</td></tr>
</table>
<p>This register should only be written to during reset of the PCIe block</p>
<h2>ATTR_53 (PCIE_ATTRIB) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>attr_pm_cap_rsvd_04</td><td class="center">15</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Reserved bit 20 of the PM Capabilities Register. This is expected to be tied to 0.; EP=0x0000; RP=0x0000</td></tr>
<tr valign=top><td>attr_pm_cap_pmesupport</td><td class="center">14:10</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0xF</td><td>PME Support.<br/>These five bits indicate support for D3cold, D3hot, D2, D1 and D0 respectively.<br/>Transferred to the PM Capabilities register[31:27].; EP=0x000F; RP=0x000F</td></tr>
<tr valign=top><td>attr_pm_cap_pme_clock</td><td class="center"> 9</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>When set indicates that a PCI clock is required for PME generation. This must be set to 0, [per the specification. The value is transferred to the PM Capabilities Register[19].; EP=0x0000; RP=0x0000</td></tr>
<tr valign=top><td>attr_pm_cap_on</td><td class="center"> 8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Indicates that the PM structures exists. If this is FALSE, then the PM structure cannot be accessed via either the link or the management port.; EP=0x0001; RP=0x0001</td></tr>
<tr valign=top><td>attr_pm_cap_nextptr</td><td class="center"> 7:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x48</td><td>PM Capability's Next Capability Offset pointer to the next item in the capabilities list, or 00h if this is the final capability.; EP=0x0048; RP=0x0060</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>