
II2_Dames.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d570  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00026284  0800d740  0800d740  0001d740  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080339c4  080339c4  000500b0  2**0
                  CONTENTS
  4 .ARM          00000008  080339c4  080339c4  000439c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080339cc  080339cc  000500b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080339cc  080339cc  000439cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080339d0  080339d0  000439d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b0  20000000  080339d4  00050000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008804  200000b0  08033a84  000500b0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200088b4  08033a84  000588b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000500b0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00032d9e  00000000  00000000  000500e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005d26  00000000  00000000  00082e7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002648  00000000  00000000  00088ba8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000023f0  00000000  00000000  0008b1f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002e830  00000000  00000000  0008d5e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002f5a4  00000000  00000000  000bbe10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011786f  00000000  00000000  000eb3b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00202c23  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a5a0  00000000  00000000  00202c78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000b0 	.word	0x200000b0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800d728 	.word	0x0800d728

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000b4 	.word	0x200000b4
 800020c:	0800d728 	.word	0x0800d728

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b96e 	b.w	8000504 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	4604      	mov	r4, r0
 8000248:	468c      	mov	ip, r1
 800024a:	2b00      	cmp	r3, #0
 800024c:	f040 8083 	bne.w	8000356 <__udivmoddi4+0x116>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d947      	bls.n	80002e6 <__udivmoddi4+0xa6>
 8000256:	fab2 f282 	clz	r2, r2
 800025a:	b142      	cbz	r2, 800026e <__udivmoddi4+0x2e>
 800025c:	f1c2 0020 	rsb	r0, r2, #32
 8000260:	fa24 f000 	lsr.w	r0, r4, r0
 8000264:	4091      	lsls	r1, r2
 8000266:	4097      	lsls	r7, r2
 8000268:	ea40 0c01 	orr.w	ip, r0, r1
 800026c:	4094      	lsls	r4, r2
 800026e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000272:	0c23      	lsrs	r3, r4, #16
 8000274:	fbbc f6f8 	udiv	r6, ip, r8
 8000278:	fa1f fe87 	uxth.w	lr, r7
 800027c:	fb08 c116 	mls	r1, r8, r6, ip
 8000280:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000284:	fb06 f10e 	mul.w	r1, r6, lr
 8000288:	4299      	cmp	r1, r3
 800028a:	d909      	bls.n	80002a0 <__udivmoddi4+0x60>
 800028c:	18fb      	adds	r3, r7, r3
 800028e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000292:	f080 8119 	bcs.w	80004c8 <__udivmoddi4+0x288>
 8000296:	4299      	cmp	r1, r3
 8000298:	f240 8116 	bls.w	80004c8 <__udivmoddi4+0x288>
 800029c:	3e02      	subs	r6, #2
 800029e:	443b      	add	r3, r7
 80002a0:	1a5b      	subs	r3, r3, r1
 80002a2:	b2a4      	uxth	r4, r4
 80002a4:	fbb3 f0f8 	udiv	r0, r3, r8
 80002a8:	fb08 3310 	mls	r3, r8, r0, r3
 80002ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b0:	fb00 fe0e 	mul.w	lr, r0, lr
 80002b4:	45a6      	cmp	lr, r4
 80002b6:	d909      	bls.n	80002cc <__udivmoddi4+0x8c>
 80002b8:	193c      	adds	r4, r7, r4
 80002ba:	f100 33ff 	add.w	r3, r0, #4294967295
 80002be:	f080 8105 	bcs.w	80004cc <__udivmoddi4+0x28c>
 80002c2:	45a6      	cmp	lr, r4
 80002c4:	f240 8102 	bls.w	80004cc <__udivmoddi4+0x28c>
 80002c8:	3802      	subs	r0, #2
 80002ca:	443c      	add	r4, r7
 80002cc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002d0:	eba4 040e 	sub.w	r4, r4, lr
 80002d4:	2600      	movs	r6, #0
 80002d6:	b11d      	cbz	r5, 80002e0 <__udivmoddi4+0xa0>
 80002d8:	40d4      	lsrs	r4, r2
 80002da:	2300      	movs	r3, #0
 80002dc:	e9c5 4300 	strd	r4, r3, [r5]
 80002e0:	4631      	mov	r1, r6
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	b902      	cbnz	r2, 80002ea <__udivmoddi4+0xaa>
 80002e8:	deff      	udf	#255	; 0xff
 80002ea:	fab2 f282 	clz	r2, r2
 80002ee:	2a00      	cmp	r2, #0
 80002f0:	d150      	bne.n	8000394 <__udivmoddi4+0x154>
 80002f2:	1bcb      	subs	r3, r1, r7
 80002f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f8:	fa1f f887 	uxth.w	r8, r7
 80002fc:	2601      	movs	r6, #1
 80002fe:	fbb3 fcfe 	udiv	ip, r3, lr
 8000302:	0c21      	lsrs	r1, r4, #16
 8000304:	fb0e 331c 	mls	r3, lr, ip, r3
 8000308:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800030c:	fb08 f30c 	mul.w	r3, r8, ip
 8000310:	428b      	cmp	r3, r1
 8000312:	d907      	bls.n	8000324 <__udivmoddi4+0xe4>
 8000314:	1879      	adds	r1, r7, r1
 8000316:	f10c 30ff 	add.w	r0, ip, #4294967295
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0xe2>
 800031c:	428b      	cmp	r3, r1
 800031e:	f200 80e9 	bhi.w	80004f4 <__udivmoddi4+0x2b4>
 8000322:	4684      	mov	ip, r0
 8000324:	1ac9      	subs	r1, r1, r3
 8000326:	b2a3      	uxth	r3, r4
 8000328:	fbb1 f0fe 	udiv	r0, r1, lr
 800032c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000330:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000334:	fb08 f800 	mul.w	r8, r8, r0
 8000338:	45a0      	cmp	r8, r4
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x10c>
 800033c:	193c      	adds	r4, r7, r4
 800033e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x10a>
 8000344:	45a0      	cmp	r8, r4
 8000346:	f200 80d9 	bhi.w	80004fc <__udivmoddi4+0x2bc>
 800034a:	4618      	mov	r0, r3
 800034c:	eba4 0408 	sub.w	r4, r4, r8
 8000350:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000354:	e7bf      	b.n	80002d6 <__udivmoddi4+0x96>
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x12e>
 800035a:	2d00      	cmp	r5, #0
 800035c:	f000 80b1 	beq.w	80004c2 <__udivmoddi4+0x282>
 8000360:	2600      	movs	r6, #0
 8000362:	e9c5 0100 	strd	r0, r1, [r5]
 8000366:	4630      	mov	r0, r6
 8000368:	4631      	mov	r1, r6
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f683 	clz	r6, r3
 8000372:	2e00      	cmp	r6, #0
 8000374:	d14a      	bne.n	800040c <__udivmoddi4+0x1cc>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0x140>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80b8 	bhi.w	80004f0 <__udivmoddi4+0x2b0>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0103 	sbc.w	r1, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	468c      	mov	ip, r1
 800038a:	2d00      	cmp	r5, #0
 800038c:	d0a8      	beq.n	80002e0 <__udivmoddi4+0xa0>
 800038e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0xa0>
 8000394:	f1c2 0320 	rsb	r3, r2, #32
 8000398:	fa20 f603 	lsr.w	r6, r0, r3
 800039c:	4097      	lsls	r7, r2
 800039e:	fa01 f002 	lsl.w	r0, r1, r2
 80003a2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a6:	40d9      	lsrs	r1, r3
 80003a8:	4330      	orrs	r0, r6
 80003aa:	0c03      	lsrs	r3, r0, #16
 80003ac:	fbb1 f6fe 	udiv	r6, r1, lr
 80003b0:	fa1f f887 	uxth.w	r8, r7
 80003b4:	fb0e 1116 	mls	r1, lr, r6, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb06 f108 	mul.w	r1, r6, r8
 80003c0:	4299      	cmp	r1, r3
 80003c2:	fa04 f402 	lsl.w	r4, r4, r2
 80003c6:	d909      	bls.n	80003dc <__udivmoddi4+0x19c>
 80003c8:	18fb      	adds	r3, r7, r3
 80003ca:	f106 3cff 	add.w	ip, r6, #4294967295
 80003ce:	f080 808d 	bcs.w	80004ec <__udivmoddi4+0x2ac>
 80003d2:	4299      	cmp	r1, r3
 80003d4:	f240 808a 	bls.w	80004ec <__udivmoddi4+0x2ac>
 80003d8:	3e02      	subs	r6, #2
 80003da:	443b      	add	r3, r7
 80003dc:	1a5b      	subs	r3, r3, r1
 80003de:	b281      	uxth	r1, r0
 80003e0:	fbb3 f0fe 	udiv	r0, r3, lr
 80003e4:	fb0e 3310 	mls	r3, lr, r0, r3
 80003e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ec:	fb00 f308 	mul.w	r3, r0, r8
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x1c4>
 80003f4:	1879      	adds	r1, r7, r1
 80003f6:	f100 3cff 	add.w	ip, r0, #4294967295
 80003fa:	d273      	bcs.n	80004e4 <__udivmoddi4+0x2a4>
 80003fc:	428b      	cmp	r3, r1
 80003fe:	d971      	bls.n	80004e4 <__udivmoddi4+0x2a4>
 8000400:	3802      	subs	r0, #2
 8000402:	4439      	add	r1, r7
 8000404:	1acb      	subs	r3, r1, r3
 8000406:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800040a:	e778      	b.n	80002fe <__udivmoddi4+0xbe>
 800040c:	f1c6 0c20 	rsb	ip, r6, #32
 8000410:	fa03 f406 	lsl.w	r4, r3, r6
 8000414:	fa22 f30c 	lsr.w	r3, r2, ip
 8000418:	431c      	orrs	r4, r3
 800041a:	fa20 f70c 	lsr.w	r7, r0, ip
 800041e:	fa01 f306 	lsl.w	r3, r1, r6
 8000422:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000426:	fa21 f10c 	lsr.w	r1, r1, ip
 800042a:	431f      	orrs	r7, r3
 800042c:	0c3b      	lsrs	r3, r7, #16
 800042e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000432:	fa1f f884 	uxth.w	r8, r4
 8000436:	fb0e 1119 	mls	r1, lr, r9, r1
 800043a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800043e:	fb09 fa08 	mul.w	sl, r9, r8
 8000442:	458a      	cmp	sl, r1
 8000444:	fa02 f206 	lsl.w	r2, r2, r6
 8000448:	fa00 f306 	lsl.w	r3, r0, r6
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x220>
 800044e:	1861      	adds	r1, r4, r1
 8000450:	f109 30ff 	add.w	r0, r9, #4294967295
 8000454:	d248      	bcs.n	80004e8 <__udivmoddi4+0x2a8>
 8000456:	458a      	cmp	sl, r1
 8000458:	d946      	bls.n	80004e8 <__udivmoddi4+0x2a8>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4421      	add	r1, r4
 8000460:	eba1 010a 	sub.w	r1, r1, sl
 8000464:	b2bf      	uxth	r7, r7
 8000466:	fbb1 f0fe 	udiv	r0, r1, lr
 800046a:	fb0e 1110 	mls	r1, lr, r0, r1
 800046e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000472:	fb00 f808 	mul.w	r8, r0, r8
 8000476:	45b8      	cmp	r8, r7
 8000478:	d907      	bls.n	800048a <__udivmoddi4+0x24a>
 800047a:	19e7      	adds	r7, r4, r7
 800047c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000480:	d22e      	bcs.n	80004e0 <__udivmoddi4+0x2a0>
 8000482:	45b8      	cmp	r8, r7
 8000484:	d92c      	bls.n	80004e0 <__udivmoddi4+0x2a0>
 8000486:	3802      	subs	r0, #2
 8000488:	4427      	add	r7, r4
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	eba7 0708 	sub.w	r7, r7, r8
 8000492:	fba0 8902 	umull	r8, r9, r0, r2
 8000496:	454f      	cmp	r7, r9
 8000498:	46c6      	mov	lr, r8
 800049a:	4649      	mov	r1, r9
 800049c:	d31a      	bcc.n	80004d4 <__udivmoddi4+0x294>
 800049e:	d017      	beq.n	80004d0 <__udivmoddi4+0x290>
 80004a0:	b15d      	cbz	r5, 80004ba <__udivmoddi4+0x27a>
 80004a2:	ebb3 020e 	subs.w	r2, r3, lr
 80004a6:	eb67 0701 	sbc.w	r7, r7, r1
 80004aa:	fa07 fc0c 	lsl.w	ip, r7, ip
 80004ae:	40f2      	lsrs	r2, r6
 80004b0:	ea4c 0202 	orr.w	r2, ip, r2
 80004b4:	40f7      	lsrs	r7, r6
 80004b6:	e9c5 2700 	strd	r2, r7, [r5]
 80004ba:	2600      	movs	r6, #0
 80004bc:	4631      	mov	r1, r6
 80004be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c2:	462e      	mov	r6, r5
 80004c4:	4628      	mov	r0, r5
 80004c6:	e70b      	b.n	80002e0 <__udivmoddi4+0xa0>
 80004c8:	4606      	mov	r6, r0
 80004ca:	e6e9      	b.n	80002a0 <__udivmoddi4+0x60>
 80004cc:	4618      	mov	r0, r3
 80004ce:	e6fd      	b.n	80002cc <__udivmoddi4+0x8c>
 80004d0:	4543      	cmp	r3, r8
 80004d2:	d2e5      	bcs.n	80004a0 <__udivmoddi4+0x260>
 80004d4:	ebb8 0e02 	subs.w	lr, r8, r2
 80004d8:	eb69 0104 	sbc.w	r1, r9, r4
 80004dc:	3801      	subs	r0, #1
 80004de:	e7df      	b.n	80004a0 <__udivmoddi4+0x260>
 80004e0:	4608      	mov	r0, r1
 80004e2:	e7d2      	b.n	800048a <__udivmoddi4+0x24a>
 80004e4:	4660      	mov	r0, ip
 80004e6:	e78d      	b.n	8000404 <__udivmoddi4+0x1c4>
 80004e8:	4681      	mov	r9, r0
 80004ea:	e7b9      	b.n	8000460 <__udivmoddi4+0x220>
 80004ec:	4666      	mov	r6, ip
 80004ee:	e775      	b.n	80003dc <__udivmoddi4+0x19c>
 80004f0:	4630      	mov	r0, r6
 80004f2:	e74a      	b.n	800038a <__udivmoddi4+0x14a>
 80004f4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004f8:	4439      	add	r1, r7
 80004fa:	e713      	b.n	8000324 <__udivmoddi4+0xe4>
 80004fc:	3802      	subs	r0, #2
 80004fe:	443c      	add	r4, r7
 8000500:	e724      	b.n	800034c <__udivmoddi4+0x10c>
 8000502:	bf00      	nop

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000508:	b480      	push	{r7}
 800050a:	b085      	sub	sp, #20
 800050c:	af00      	add	r7, sp, #0
 800050e:	60f8      	str	r0, [r7, #12]
 8000510:	60b9      	str	r1, [r7, #8]
 8000512:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000514:	68fb      	ldr	r3, [r7, #12]
 8000516:	4a07      	ldr	r2, [pc, #28]	; (8000534 <vApplicationGetIdleTaskMemory+0x2c>)
 8000518:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800051a:	68bb      	ldr	r3, [r7, #8]
 800051c:	4a06      	ldr	r2, [pc, #24]	; (8000538 <vApplicationGetIdleTaskMemory+0x30>)
 800051e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	2280      	movs	r2, #128	; 0x80
 8000524:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000526:	bf00      	nop
 8000528:	3714      	adds	r7, #20
 800052a:	46bd      	mov	sp, r7
 800052c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000530:	4770      	bx	lr
 8000532:	bf00      	nop
 8000534:	200000cc 	.word	0x200000cc
 8000538:	20000180 	.word	0x20000180

0800053c <ft5336_Init>:
  *         from MCU to FT5336 : ie I2C channel initialization (if required).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Init(uint16_t DeviceAddr)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b082      	sub	sp, #8
 8000540:	af00      	add	r7, sp, #0
 8000542:	4603      	mov	r3, r0
 8000544:	80fb      	strh	r3, [r7, #6]
  /* Wait at least 200ms after power up before accessing registers
   * Trsi timing (Time of starting to report point after resetting) from FT5336GQQ datasheet */
  TS_IO_Delay(200);
 8000546:	20c8      	movs	r0, #200	; 0xc8
 8000548:	f001 ffc2 	bl	80024d0 <TS_IO_Delay>

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 800054c:	f000 fa7a 	bl	8000a44 <ft5336_I2C_InitializeIfRequired>
}
 8000550:	bf00      	nop
 8000552:	3708      	adds	r7, #8
 8000554:	46bd      	mov	sp, r7
 8000556:	bd80      	pop	{r7, pc}

08000558 <ft5336_Reset>:
  *         @note : Not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Reset(uint16_t DeviceAddr)
{
 8000558:	b480      	push	{r7}
 800055a:	b083      	sub	sp, #12
 800055c:	af00      	add	r7, sp, #0
 800055e:	4603      	mov	r3, r0
 8000560:	80fb      	strh	r3, [r7, #6]
  /* Do nothing */
  /* No software reset sequence available in FT5336 IC */
}
 8000562:	bf00      	nop
 8000564:	370c      	adds	r7, #12
 8000566:	46bd      	mov	sp, r7
 8000568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056c:	4770      	bx	lr

0800056e <ft5336_ReadID>:
  *         able to read the FT5336 device ID, and verify this is a FT5336.
  * @param  DeviceAddr: I2C FT5336 Slave address.
  * @retval The Device ID (two bytes).
  */
uint16_t ft5336_ReadID(uint16_t DeviceAddr)
{
 800056e:	b580      	push	{r7, lr}
 8000570:	b084      	sub	sp, #16
 8000572:	af00      	add	r7, sp, #0
 8000574:	4603      	mov	r3, r0
 8000576:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadId = 0;
 8000578:	2300      	movs	r3, #0
 800057a:	737b      	strb	r3, [r7, #13]
  uint8_t nbReadAttempts = 0;
 800057c:	2300      	movs	r3, #0
 800057e:	73fb      	strb	r3, [r7, #15]
  uint8_t bFoundDevice = 0; /* Device not found by default */
 8000580:	2300      	movs	r3, #0
 8000582:	73bb      	strb	r3, [r7, #14]

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 8000584:	f000 fa5e 	bl	8000a44 <ft5336_I2C_InitializeIfRequired>

  /* At maximum 4 attempts to read ID : exit at first finding of the searched device ID */
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 8000588:	2300      	movs	r3, #0
 800058a:	73fb      	strb	r3, [r7, #15]
 800058c:	e010      	b.n	80005b0 <ft5336_ReadID+0x42>
  {
    /* Read register FT5336_CHIP_ID_REG as DeviceID detection */
    ucReadId = TS_IO_Read(DeviceAddr, FT5336_CHIP_ID_REG);
 800058e:	88fb      	ldrh	r3, [r7, #6]
 8000590:	b2db      	uxtb	r3, r3
 8000592:	21a8      	movs	r1, #168	; 0xa8
 8000594:	4618      	mov	r0, r3
 8000596:	f001 ff7d 	bl	8002494 <TS_IO_Read>
 800059a:	4603      	mov	r3, r0
 800059c:	737b      	strb	r3, [r7, #13]

    /* Found the searched device ID ? */
    if(ucReadId == FT5336_ID_VALUE)
 800059e:	7b7b      	ldrb	r3, [r7, #13]
 80005a0:	b2db      	uxtb	r3, r3
 80005a2:	2b51      	cmp	r3, #81	; 0x51
 80005a4:	d101      	bne.n	80005aa <ft5336_ReadID+0x3c>
    {
      /* Set device as found */
      bFoundDevice = 1;
 80005a6:	2301      	movs	r3, #1
 80005a8:	73bb      	strb	r3, [r7, #14]
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 80005aa:	7bfb      	ldrb	r3, [r7, #15]
 80005ac:	3301      	adds	r3, #1
 80005ae:	73fb      	strb	r3, [r7, #15]
 80005b0:	7bfb      	ldrb	r3, [r7, #15]
 80005b2:	2b02      	cmp	r3, #2
 80005b4:	d802      	bhi.n	80005bc <ft5336_ReadID+0x4e>
 80005b6:	7bbb      	ldrb	r3, [r7, #14]
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d0e8      	beq.n	800058e <ft5336_ReadID+0x20>
    }
  }

  /* Return the device ID value */
  return (ucReadId);
 80005bc:	7b7b      	ldrb	r3, [r7, #13]
 80005be:	b2db      	uxtb	r3, r3
 80005c0:	b29b      	uxth	r3, r3
}
 80005c2:	4618      	mov	r0, r3
 80005c4:	3710      	adds	r7, #16
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bd80      	pop	{r7, pc}

080005ca <ft5336_TS_Start>:
  * @brief  Configures the touch Screen IC device to start detecting touches
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address).
  * @retval None.
  */
void ft5336_TS_Start(uint16_t DeviceAddr)
{
 80005ca:	b580      	push	{r7, lr}
 80005cc:	b082      	sub	sp, #8
 80005ce:	af00      	add	r7, sp, #0
 80005d0:	4603      	mov	r3, r0
 80005d2:	80fb      	strh	r3, [r7, #6]
  /* Minimum static configuration of FT5336 */
  FT5336_ASSERT(ft5336_TS_Configure(DeviceAddr));
 80005d4:	88fb      	ldrh	r3, [r7, #6]
 80005d6:	4618      	mov	r0, r3
 80005d8:	f000 fa44 	bl	8000a64 <ft5336_TS_Configure>

  /* By default set FT5336 IC in Polling mode : no INT generation on FT5336 for new touch available */
  /* Note TS_INT is active low                                                                      */
  ft5336_TS_DisableIT(DeviceAddr);
 80005dc:	88fb      	ldrh	r3, [r7, #6]
 80005de:	4618      	mov	r0, r3
 80005e0:	f000 f932 	bl	8000848 <ft5336_TS_DisableIT>
}
 80005e4:	bf00      	nop
 80005e6:	3708      	adds	r7, #8
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}

080005ec <ft5336_TS_DetectTouch>:
  *         variables).
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval : Number of active touches detected (can be 0, 1 or 2).
  */
uint8_t ft5336_TS_DetectTouch(uint16_t DeviceAddr)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b084      	sub	sp, #16
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	4603      	mov	r3, r0
 80005f4:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t nbTouch = 0;
 80005f6:	2300      	movs	r3, #0
 80005f8:	73fb      	strb	r3, [r7, #15]

  /* Read register FT5336_TD_STAT_REG to check number of touches detection */
  nbTouch = TS_IO_Read(DeviceAddr, FT5336_TD_STAT_REG);
 80005fa:	88fb      	ldrh	r3, [r7, #6]
 80005fc:	b2db      	uxtb	r3, r3
 80005fe:	2102      	movs	r1, #2
 8000600:	4618      	mov	r0, r3
 8000602:	f001 ff47 	bl	8002494 <TS_IO_Read>
 8000606:	4603      	mov	r3, r0
 8000608:	73fb      	strb	r3, [r7, #15]
  nbTouch &= FT5336_TD_STAT_MASK;
 800060a:	7bfb      	ldrb	r3, [r7, #15]
 800060c:	b2db      	uxtb	r3, r3
 800060e:	f003 030f 	and.w	r3, r3, #15
 8000612:	b2db      	uxtb	r3, r3
 8000614:	73fb      	strb	r3, [r7, #15]

  if(nbTouch > FT5336_MAX_DETECTABLE_TOUCH)
 8000616:	7bfb      	ldrb	r3, [r7, #15]
 8000618:	b2db      	uxtb	r3, r3
 800061a:	2b05      	cmp	r3, #5
 800061c:	d901      	bls.n	8000622 <ft5336_TS_DetectTouch+0x36>
  {
    /* If invalid number of touch detected, set it to zero */
    nbTouch = 0;
 800061e:	2300      	movs	r3, #0
 8000620:	73fb      	strb	r3, [r7, #15]
  }

  /* Update ft5336 driver internal global : current number of active touches */
  ft5336_handle.currActiveTouchNb = nbTouch;
 8000622:	7bfb      	ldrb	r3, [r7, #15]
 8000624:	b2da      	uxtb	r2, r3
 8000626:	4b05      	ldr	r3, [pc, #20]	; (800063c <ft5336_TS_DetectTouch+0x50>)
 8000628:	705a      	strb	r2, [r3, #1]

  /* Reset current active touch index on which to work on */
  ft5336_handle.currActiveTouchIdx = 0;
 800062a:	4b04      	ldr	r3, [pc, #16]	; (800063c <ft5336_TS_DetectTouch+0x50>)
 800062c:	2200      	movs	r2, #0
 800062e:	709a      	strb	r2, [r3, #2]

  return(nbTouch);
 8000630:	7bfb      	ldrb	r3, [r7, #15]
 8000632:	b2db      	uxtb	r3, r3
}
 8000634:	4618      	mov	r0, r3
 8000636:	3710      	adds	r7, #16
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}
 800063c:	20000380 	.word	0x20000380

08000640 <ft5336_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value
  * @retval None.
  */
void ft5336_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b086      	sub	sp, #24
 8000644:	af00      	add	r7, sp, #0
 8000646:	4603      	mov	r3, r0
 8000648:	60b9      	str	r1, [r7, #8]
 800064a:	607a      	str	r2, [r7, #4]
 800064c:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 800064e:	2300      	movs	r3, #0
 8000650:	74fb      	strb	r3, [r7, #19]
  static uint16_t coord;
  uint8_t regAddressXLow = 0;
 8000652:	2300      	movs	r3, #0
 8000654:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressXHigh = 0;
 8000656:	2300      	movs	r3, #0
 8000658:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressYLow = 0;
 800065a:	2300      	movs	r3, #0
 800065c:	757b      	strb	r3, [r7, #21]
  uint8_t regAddressYHigh = 0;
 800065e:	2300      	movs	r3, #0
 8000660:	753b      	strb	r3, [r7, #20]

  if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb)
 8000662:	4b6d      	ldr	r3, [pc, #436]	; (8000818 <ft5336_TS_GetXY+0x1d8>)
 8000664:	789a      	ldrb	r2, [r3, #2]
 8000666:	4b6c      	ldr	r3, [pc, #432]	; (8000818 <ft5336_TS_GetXY+0x1d8>)
 8000668:	785b      	ldrb	r3, [r3, #1]
 800066a:	429a      	cmp	r2, r3
 800066c:	f080 80cf 	bcs.w	800080e <ft5336_TS_GetXY+0x1ce>
  {
    switch(ft5336_handle.currActiveTouchIdx)
 8000670:	4b69      	ldr	r3, [pc, #420]	; (8000818 <ft5336_TS_GetXY+0x1d8>)
 8000672:	789b      	ldrb	r3, [r3, #2]
 8000674:	2b09      	cmp	r3, #9
 8000676:	d871      	bhi.n	800075c <ft5336_TS_GetXY+0x11c>
 8000678:	a201      	add	r2, pc, #4	; (adr r2, 8000680 <ft5336_TS_GetXY+0x40>)
 800067a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800067e:	bf00      	nop
 8000680:	080006a9 	.word	0x080006a9
 8000684:	080006bb 	.word	0x080006bb
 8000688:	080006cd 	.word	0x080006cd
 800068c:	080006df 	.word	0x080006df
 8000690:	080006f1 	.word	0x080006f1
 8000694:	08000703 	.word	0x08000703
 8000698:	08000715 	.word	0x08000715
 800069c:	08000727 	.word	0x08000727
 80006a0:	08000739 	.word	0x08000739
 80006a4:	0800074b 	.word	0x0800074b
    {
    case 0 :
      regAddressXLow  = FT5336_P1_XL_REG;
 80006a8:	2304      	movs	r3, #4
 80006aa:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P1_XH_REG;
 80006ac:	2303      	movs	r3, #3
 80006ae:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P1_YL_REG;
 80006b0:	2306      	movs	r3, #6
 80006b2:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P1_YH_REG;
 80006b4:	2305      	movs	r3, #5
 80006b6:	753b      	strb	r3, [r7, #20]
      break;
 80006b8:	e051      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    case 1 :
      regAddressXLow  = FT5336_P2_XL_REG;
 80006ba:	230a      	movs	r3, #10
 80006bc:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P2_XH_REG;
 80006be:	2309      	movs	r3, #9
 80006c0:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P2_YL_REG;
 80006c2:	230c      	movs	r3, #12
 80006c4:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P2_YH_REG;
 80006c6:	230b      	movs	r3, #11
 80006c8:	753b      	strb	r3, [r7, #20]
      break;
 80006ca:	e048      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    case 2 :
      regAddressXLow  = FT5336_P3_XL_REG;
 80006cc:	2310      	movs	r3, #16
 80006ce:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P3_XH_REG;
 80006d0:	230f      	movs	r3, #15
 80006d2:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P3_YL_REG;
 80006d4:	2312      	movs	r3, #18
 80006d6:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P3_YH_REG;
 80006d8:	2311      	movs	r3, #17
 80006da:	753b      	strb	r3, [r7, #20]
      break;
 80006dc:	e03f      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    case 3 :
      regAddressXLow  = FT5336_P4_XL_REG;
 80006de:	2316      	movs	r3, #22
 80006e0:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P4_XH_REG;
 80006e2:	2315      	movs	r3, #21
 80006e4:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P4_YL_REG;
 80006e6:	2318      	movs	r3, #24
 80006e8:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P4_YH_REG;
 80006ea:	2317      	movs	r3, #23
 80006ec:	753b      	strb	r3, [r7, #20]
      break;
 80006ee:	e036      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    case 4 :
      regAddressXLow  = FT5336_P5_XL_REG;
 80006f0:	231c      	movs	r3, #28
 80006f2:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P5_XH_REG;
 80006f4:	231b      	movs	r3, #27
 80006f6:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P5_YL_REG;
 80006f8:	231e      	movs	r3, #30
 80006fa:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P5_YH_REG;
 80006fc:	231d      	movs	r3, #29
 80006fe:	753b      	strb	r3, [r7, #20]
      break;
 8000700:	e02d      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    case 5 :
      regAddressXLow  = FT5336_P6_XL_REG;
 8000702:	2322      	movs	r3, #34	; 0x22
 8000704:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P6_XH_REG;
 8000706:	2321      	movs	r3, #33	; 0x21
 8000708:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P6_YL_REG;
 800070a:	2324      	movs	r3, #36	; 0x24
 800070c:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P6_YH_REG;
 800070e:	2323      	movs	r3, #35	; 0x23
 8000710:	753b      	strb	r3, [r7, #20]
      break;
 8000712:	e024      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    case 6 :
      regAddressXLow  = FT5336_P7_XL_REG;
 8000714:	2328      	movs	r3, #40	; 0x28
 8000716:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P7_XH_REG;
 8000718:	2327      	movs	r3, #39	; 0x27
 800071a:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P7_YL_REG;
 800071c:	232a      	movs	r3, #42	; 0x2a
 800071e:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P7_YH_REG;
 8000720:	2329      	movs	r3, #41	; 0x29
 8000722:	753b      	strb	r3, [r7, #20]
      break;
 8000724:	e01b      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    case 7 :
      regAddressXLow  = FT5336_P8_XL_REG;
 8000726:	232e      	movs	r3, #46	; 0x2e
 8000728:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P8_XH_REG;
 800072a:	232d      	movs	r3, #45	; 0x2d
 800072c:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P8_YL_REG;
 800072e:	2330      	movs	r3, #48	; 0x30
 8000730:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P8_YH_REG;
 8000732:	232f      	movs	r3, #47	; 0x2f
 8000734:	753b      	strb	r3, [r7, #20]
      break;
 8000736:	e012      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    case 8 :
      regAddressXLow  = FT5336_P9_XL_REG;
 8000738:	2334      	movs	r3, #52	; 0x34
 800073a:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P9_XH_REG;
 800073c:	2333      	movs	r3, #51	; 0x33
 800073e:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P9_YL_REG;
 8000740:	2336      	movs	r3, #54	; 0x36
 8000742:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P9_YH_REG;
 8000744:	2335      	movs	r3, #53	; 0x35
 8000746:	753b      	strb	r3, [r7, #20]
      break;
 8000748:	e009      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    case 9 :
      regAddressXLow  = FT5336_P10_XL_REG;
 800074a:	233a      	movs	r3, #58	; 0x3a
 800074c:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P10_XH_REG;
 800074e:	2339      	movs	r3, #57	; 0x39
 8000750:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P10_YL_REG;
 8000752:	233c      	movs	r3, #60	; 0x3c
 8000754:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P10_YH_REG;
 8000756:	233b      	movs	r3, #59	; 0x3b
 8000758:	753b      	strb	r3, [r7, #20]
      break;
 800075a:	e000      	b.n	800075e <ft5336_TS_GetXY+0x11e>

    default :
      break;
 800075c:	bf00      	nop

    } /* end switch(ft5336_handle.currActiveTouchIdx) */

    /* Read low part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXLow);
 800075e:	89fb      	ldrh	r3, [r7, #14]
 8000760:	b2db      	uxtb	r3, r3
 8000762:	7dfa      	ldrb	r2, [r7, #23]
 8000764:	4611      	mov	r1, r2
 8000766:	4618      	mov	r0, r3
 8000768:	f001 fe94 	bl	8002494 <TS_IO_Read>
 800076c:	4603      	mov	r3, r0
 800076e:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 8000770:	7cfb      	ldrb	r3, [r7, #19]
 8000772:	b2db      	uxtb	r3, r3
 8000774:	b29a      	uxth	r2, r3
 8000776:	4b29      	ldr	r3, [pc, #164]	; (800081c <ft5336_TS_GetXY+0x1dc>)
 8000778:	801a      	strh	r2, [r3, #0]

    /* Read high part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 800077a:	89fb      	ldrh	r3, [r7, #14]
 800077c:	b2db      	uxtb	r3, r3
 800077e:	7dba      	ldrb	r2, [r7, #22]
 8000780:	4611      	mov	r1, r2
 8000782:	4618      	mov	r0, r3
 8000784:	f001 fe86 	bl	8002494 <TS_IO_Read>
 8000788:	4603      	mov	r3, r0
 800078a:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 800078c:	7cfb      	ldrb	r3, [r7, #19]
 800078e:	b2db      	uxtb	r3, r3
 8000790:	021b      	lsls	r3, r3, #8
 8000792:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8000796:	b21a      	sxth	r2, r3
 8000798:	4b20      	ldr	r3, [pc, #128]	; (800081c <ft5336_TS_GetXY+0x1dc>)
 800079a:	881b      	ldrh	r3, [r3, #0]
 800079c:	b21b      	sxth	r3, r3
 800079e:	4313      	orrs	r3, r2
 80007a0:	b21b      	sxth	r3, r3
 80007a2:	b29a      	uxth	r2, r3
 80007a4:	4b1d      	ldr	r3, [pc, #116]	; (800081c <ft5336_TS_GetXY+0x1dc>)
 80007a6:	801a      	strh	r2, [r3, #0]

    /* Send back ready X position to caller */
    *X = coord;
 80007a8:	4b1c      	ldr	r3, [pc, #112]	; (800081c <ft5336_TS_GetXY+0x1dc>)
 80007aa:	881a      	ldrh	r2, [r3, #0]
 80007ac:	68bb      	ldr	r3, [r7, #8]
 80007ae:	801a      	strh	r2, [r3, #0]

    /* Read low part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYLow);
 80007b0:	89fb      	ldrh	r3, [r7, #14]
 80007b2:	b2db      	uxtb	r3, r3
 80007b4:	7d7a      	ldrb	r2, [r7, #21]
 80007b6:	4611      	mov	r1, r2
 80007b8:	4618      	mov	r0, r3
 80007ba:	f001 fe6b 	bl	8002494 <TS_IO_Read>
 80007be:	4603      	mov	r3, r0
 80007c0:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 80007c2:	7cfb      	ldrb	r3, [r7, #19]
 80007c4:	b2db      	uxtb	r3, r3
 80007c6:	b29a      	uxth	r2, r3
 80007c8:	4b14      	ldr	r3, [pc, #80]	; (800081c <ft5336_TS_GetXY+0x1dc>)
 80007ca:	801a      	strh	r2, [r3, #0]

    /* Read high part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYHigh);
 80007cc:	89fb      	ldrh	r3, [r7, #14]
 80007ce:	b2db      	uxtb	r3, r3
 80007d0:	7d3a      	ldrb	r2, [r7, #20]
 80007d2:	4611      	mov	r1, r2
 80007d4:	4618      	mov	r0, r3
 80007d6:	f001 fe5d 	bl	8002494 <TS_IO_Read>
 80007da:	4603      	mov	r3, r0
 80007dc:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 80007de:	7cfb      	ldrb	r3, [r7, #19]
 80007e0:	b2db      	uxtb	r3, r3
 80007e2:	021b      	lsls	r3, r3, #8
 80007e4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80007e8:	b21a      	sxth	r2, r3
 80007ea:	4b0c      	ldr	r3, [pc, #48]	; (800081c <ft5336_TS_GetXY+0x1dc>)
 80007ec:	881b      	ldrh	r3, [r3, #0]
 80007ee:	b21b      	sxth	r3, r3
 80007f0:	4313      	orrs	r3, r2
 80007f2:	b21b      	sxth	r3, r3
 80007f4:	b29a      	uxth	r2, r3
 80007f6:	4b09      	ldr	r3, [pc, #36]	; (800081c <ft5336_TS_GetXY+0x1dc>)
 80007f8:	801a      	strh	r2, [r3, #0]

    /* Send back ready Y position to caller */
    *Y = coord;
 80007fa:	4b08      	ldr	r3, [pc, #32]	; (800081c <ft5336_TS_GetXY+0x1dc>)
 80007fc:	881a      	ldrh	r2, [r3, #0]
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	801a      	strh	r2, [r3, #0]

    ft5336_handle.currActiveTouchIdx++; /* next call will work on next touch */
 8000802:	4b05      	ldr	r3, [pc, #20]	; (8000818 <ft5336_TS_GetXY+0x1d8>)
 8000804:	789b      	ldrb	r3, [r3, #2]
 8000806:	3301      	adds	r3, #1
 8000808:	b2da      	uxtb	r2, r3
 800080a:	4b03      	ldr	r3, [pc, #12]	; (8000818 <ft5336_TS_GetXY+0x1d8>)
 800080c:	709a      	strb	r2, [r3, #2]

  } /* of if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb) */
}
 800080e:	bf00      	nop
 8000810:	3718      	adds	r7, #24
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	20000380 	.word	0x20000380
 800081c:	20000384 	.word	0x20000384

08000820 <ft5336_TS_EnableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_EnableIT(uint16_t DeviceAddr)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b084      	sub	sp, #16
 8000824:	af00      	add	r7, sp, #0
 8000826:	4603      	mov	r3, r0
 8000828:	80fb      	strh	r3, [r7, #6]
   uint8_t regValue = 0;
 800082a:	2300      	movs	r3, #0
 800082c:	73fb      	strb	r3, [r7, #15]
   regValue = (FT5336_G_MODE_INTERRUPT_TRIGGER & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 800082e:	2301      	movs	r3, #1
 8000830:	73fb      	strb	r3, [r7, #15]

   /* Set interrupt trigger mode in FT5336_GMODE_REG */
   TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 8000832:	88fb      	ldrh	r3, [r7, #6]
 8000834:	b2db      	uxtb	r3, r3
 8000836:	7bfa      	ldrb	r2, [r7, #15]
 8000838:	21a4      	movs	r1, #164	; 0xa4
 800083a:	4618      	mov	r0, r3
 800083c:	f001 fe10 	bl	8002460 <TS_IO_Write>
}
 8000840:	bf00      	nop
 8000842:	3710      	adds	r7, #16
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}

08000848 <ft5336_TS_DisableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_DisableIT(uint16_t DeviceAddr)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b084      	sub	sp, #16
 800084c:	af00      	add	r7, sp, #0
 800084e:	4603      	mov	r3, r0
 8000850:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 8000852:	2300      	movs	r3, #0
 8000854:	73fb      	strb	r3, [r7, #15]
  regValue = (FT5336_G_MODE_INTERRUPT_POLLING & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 8000856:	2300      	movs	r3, #0
 8000858:	73fb      	strb	r3, [r7, #15]

  /* Set interrupt polling mode in FT5336_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 800085a:	88fb      	ldrh	r3, [r7, #6]
 800085c:	b2db      	uxtb	r3, r3
 800085e:	7bfa      	ldrb	r2, [r7, #15]
 8000860:	21a4      	movs	r1, #164	; 0xa4
 8000862:	4618      	mov	r0, r3
 8000864:	f001 fdfc 	bl	8002460 <TS_IO_Write>
}
 8000868:	bf00      	nop
 800086a:	3710      	adds	r7, #16
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}

08000870 <ft5336_TS_ITStatus>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval TS interrupts status : always return 0 here
  */
uint8_t ft5336_TS_ITStatus(uint16_t DeviceAddr)
{
 8000870:	b480      	push	{r7}
 8000872:	b083      	sub	sp, #12
 8000874:	af00      	add	r7, sp, #0
 8000876:	4603      	mov	r3, r0
 8000878:	80fb      	strh	r3, [r7, #6]
  /* Always return 0 as feature not applicable to FT5336 */
  return 0;
 800087a:	2300      	movs	r3, #0
}
 800087c:	4618      	mov	r0, r3
 800087e:	370c      	adds	r7, #12
 8000880:	46bd      	mov	sp, r7
 8000882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000886:	4770      	bx	lr

08000888 <ft5336_TS_ClearIT>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_TS_ClearIT(uint16_t DeviceAddr)
{
 8000888:	b480      	push	{r7}
 800088a:	b083      	sub	sp, #12
 800088c:	af00      	add	r7, sp, #0
 800088e:	4603      	mov	r3, r0
 8000890:	80fb      	strh	r3, [r7, #6]
  /* Nothing to be done here for FT5336 */
}
 8000892:	bf00      	nop
 8000894:	370c      	adds	r7, #12
 8000896:	46bd      	mov	sp, r7
 8000898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089c:	4770      	bx	lr

0800089e <ft5336_TS_GetGestureID>:
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @param  pGestureId : Pointer to get last touch gesture Identification.
  * @retval None.
  */
void ft5336_TS_GetGestureID(uint16_t DeviceAddr, uint32_t * pGestureId)
{
 800089e:	b580      	push	{r7, lr}
 80008a0:	b084      	sub	sp, #16
 80008a2:	af00      	add	r7, sp, #0
 80008a4:	4603      	mov	r3, r0
 80008a6:	6039      	str	r1, [r7, #0]
 80008a8:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadData = 0;
 80008aa:	2300      	movs	r3, #0
 80008ac:	73fb      	strb	r3, [r7, #15]

  ucReadData = TS_IO_Read(DeviceAddr, FT5336_GEST_ID_REG);
 80008ae:	88fb      	ldrh	r3, [r7, #6]
 80008b0:	b2db      	uxtb	r3, r3
 80008b2:	2101      	movs	r1, #1
 80008b4:	4618      	mov	r0, r3
 80008b6:	f001 fded 	bl	8002494 <TS_IO_Read>
 80008ba:	4603      	mov	r3, r0
 80008bc:	73fb      	strb	r3, [r7, #15]

  * pGestureId = ucReadData;
 80008be:	7bfb      	ldrb	r3, [r7, #15]
 80008c0:	b2db      	uxtb	r3, r3
 80008c2:	461a      	mov	r2, r3
 80008c4:	683b      	ldr	r3, [r7, #0]
 80008c6:	601a      	str	r2, [r3, #0]
}
 80008c8:	bf00      	nop
 80008ca:	3710      	adds	r7, #16
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bd80      	pop	{r7, pc}

080008d0 <ft5336_TS_GetTouchInfo>:
void ft5336_TS_GetTouchInfo(uint16_t   DeviceAddr,
                            uint32_t   touchIdx,
                            uint32_t * pWeight,
                            uint32_t * pArea,
                            uint32_t * pEvent)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b086      	sub	sp, #24
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	60b9      	str	r1, [r7, #8]
 80008d8:	607a      	str	r2, [r7, #4]
 80008da:	603b      	str	r3, [r7, #0]
 80008dc:	4603      	mov	r3, r0
 80008de:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 80008e0:	2300      	movs	r3, #0
 80008e2:	753b      	strb	r3, [r7, #20]
  uint8_t regAddressXHigh = 0;
 80008e4:	2300      	movs	r3, #0
 80008e6:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressPWeight = 0;
 80008e8:	2300      	movs	r3, #0
 80008ea:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressPMisc = 0;
 80008ec:	2300      	movs	r3, #0
 80008ee:	757b      	strb	r3, [r7, #21]

  if(touchIdx < ft5336_handle.currActiveTouchNb)
 80008f0:	4b4d      	ldr	r3, [pc, #308]	; (8000a28 <ft5336_TS_GetTouchInfo+0x158>)
 80008f2:	785b      	ldrb	r3, [r3, #1]
 80008f4:	461a      	mov	r2, r3
 80008f6:	68bb      	ldr	r3, [r7, #8]
 80008f8:	4293      	cmp	r3, r2
 80008fa:	f080 8090 	bcs.w	8000a1e <ft5336_TS_GetTouchInfo+0x14e>
 80008fe:	68bb      	ldr	r3, [r7, #8]
 8000900:	2b09      	cmp	r3, #9
 8000902:	d85d      	bhi.n	80009c0 <ft5336_TS_GetTouchInfo+0xf0>
 8000904:	a201      	add	r2, pc, #4	; (adr r2, 800090c <ft5336_TS_GetTouchInfo+0x3c>)
 8000906:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800090a:	bf00      	nop
 800090c:	08000935 	.word	0x08000935
 8000910:	08000943 	.word	0x08000943
 8000914:	08000951 	.word	0x08000951
 8000918:	0800095f 	.word	0x0800095f
 800091c:	0800096d 	.word	0x0800096d
 8000920:	0800097b 	.word	0x0800097b
 8000924:	08000989 	.word	0x08000989
 8000928:	08000997 	.word	0x08000997
 800092c:	080009a5 	.word	0x080009a5
 8000930:	080009b3 	.word	0x080009b3
  {
    switch(touchIdx)
    {
    case 0 :
      regAddressXHigh   = FT5336_P1_XH_REG;
 8000934:	2303      	movs	r3, #3
 8000936:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P1_WEIGHT_REG;
 8000938:	2307      	movs	r3, #7
 800093a:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P1_MISC_REG;
 800093c:	2308      	movs	r3, #8
 800093e:	757b      	strb	r3, [r7, #21]
      break;
 8000940:	e03f      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    case 1 :
      regAddressXHigh   = FT5336_P2_XH_REG;
 8000942:	2309      	movs	r3, #9
 8000944:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P2_WEIGHT_REG;
 8000946:	230d      	movs	r3, #13
 8000948:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P2_MISC_REG;
 800094a:	230e      	movs	r3, #14
 800094c:	757b      	strb	r3, [r7, #21]
      break;
 800094e:	e038      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    case 2 :
      regAddressXHigh   = FT5336_P3_XH_REG;
 8000950:	230f      	movs	r3, #15
 8000952:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P3_WEIGHT_REG;
 8000954:	2313      	movs	r3, #19
 8000956:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P3_MISC_REG;
 8000958:	2314      	movs	r3, #20
 800095a:	757b      	strb	r3, [r7, #21]
      break;
 800095c:	e031      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    case 3 :
      regAddressXHigh   = FT5336_P4_XH_REG;
 800095e:	2315      	movs	r3, #21
 8000960:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P4_WEIGHT_REG;
 8000962:	2319      	movs	r3, #25
 8000964:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P4_MISC_REG;
 8000966:	231a      	movs	r3, #26
 8000968:	757b      	strb	r3, [r7, #21]
      break;
 800096a:	e02a      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    case 4 :
      regAddressXHigh   = FT5336_P5_XH_REG;
 800096c:	231b      	movs	r3, #27
 800096e:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P5_WEIGHT_REG;
 8000970:	231f      	movs	r3, #31
 8000972:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P5_MISC_REG;
 8000974:	2320      	movs	r3, #32
 8000976:	757b      	strb	r3, [r7, #21]
      break;
 8000978:	e023      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    case 5 :
      regAddressXHigh   = FT5336_P6_XH_REG;
 800097a:	2321      	movs	r3, #33	; 0x21
 800097c:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P6_WEIGHT_REG;
 800097e:	2325      	movs	r3, #37	; 0x25
 8000980:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P6_MISC_REG;
 8000982:	2326      	movs	r3, #38	; 0x26
 8000984:	757b      	strb	r3, [r7, #21]
      break;
 8000986:	e01c      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    case 6 :
      regAddressXHigh   = FT5336_P7_XH_REG;
 8000988:	2327      	movs	r3, #39	; 0x27
 800098a:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P7_WEIGHT_REG;
 800098c:	232b      	movs	r3, #43	; 0x2b
 800098e:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P7_MISC_REG;
 8000990:	232c      	movs	r3, #44	; 0x2c
 8000992:	757b      	strb	r3, [r7, #21]
      break;
 8000994:	e015      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    case 7 :
      regAddressXHigh   = FT5336_P8_XH_REG;
 8000996:	232d      	movs	r3, #45	; 0x2d
 8000998:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P8_WEIGHT_REG;
 800099a:	2331      	movs	r3, #49	; 0x31
 800099c:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P8_MISC_REG;
 800099e:	2332      	movs	r3, #50	; 0x32
 80009a0:	757b      	strb	r3, [r7, #21]
      break;
 80009a2:	e00e      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    case 8 :
      regAddressXHigh   = FT5336_P9_XH_REG;
 80009a4:	2333      	movs	r3, #51	; 0x33
 80009a6:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P9_WEIGHT_REG;
 80009a8:	2337      	movs	r3, #55	; 0x37
 80009aa:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P9_MISC_REG;
 80009ac:	2338      	movs	r3, #56	; 0x38
 80009ae:	757b      	strb	r3, [r7, #21]
      break;
 80009b0:	e007      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    case 9 :
      regAddressXHigh   = FT5336_P10_XH_REG;
 80009b2:	2339      	movs	r3, #57	; 0x39
 80009b4:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P10_WEIGHT_REG;
 80009b6:	233d      	movs	r3, #61	; 0x3d
 80009b8:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P10_MISC_REG;
 80009ba:	233e      	movs	r3, #62	; 0x3e
 80009bc:	757b      	strb	r3, [r7, #21]
      break;
 80009be:	e000      	b.n	80009c2 <ft5336_TS_GetTouchInfo+0xf2>

    default :
      break;
 80009c0:	bf00      	nop

    } /* end switch(touchIdx) */

    /* Read Event Id of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 80009c2:	89fb      	ldrh	r3, [r7, #14]
 80009c4:	b2db      	uxtb	r3, r3
 80009c6:	7dfa      	ldrb	r2, [r7, #23]
 80009c8:	4611      	mov	r1, r2
 80009ca:	4618      	mov	r0, r3
 80009cc:	f001 fd62 	bl	8002494 <TS_IO_Read>
 80009d0:	4603      	mov	r3, r0
 80009d2:	753b      	strb	r3, [r7, #20]
    * pEvent = (ucReadData & FT5336_TOUCH_EVT_FLAG_MASK) >> FT5336_TOUCH_EVT_FLAG_SHIFT;
 80009d4:	7d3b      	ldrb	r3, [r7, #20]
 80009d6:	b2db      	uxtb	r3, r3
 80009d8:	119b      	asrs	r3, r3, #6
 80009da:	f003 0203 	and.w	r2, r3, #3
 80009de:	6a3b      	ldr	r3, [r7, #32]
 80009e0:	601a      	str	r2, [r3, #0]

    /* Read weight of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPWeight);
 80009e2:	89fb      	ldrh	r3, [r7, #14]
 80009e4:	b2db      	uxtb	r3, r3
 80009e6:	7dba      	ldrb	r2, [r7, #22]
 80009e8:	4611      	mov	r1, r2
 80009ea:	4618      	mov	r0, r3
 80009ec:	f001 fd52 	bl	8002494 <TS_IO_Read>
 80009f0:	4603      	mov	r3, r0
 80009f2:	753b      	strb	r3, [r7, #20]
    * pWeight = (ucReadData & FT5336_TOUCH_WEIGHT_MASK) >> FT5336_TOUCH_WEIGHT_SHIFT;
 80009f4:	7d3b      	ldrb	r3, [r7, #20]
 80009f6:	b2db      	uxtb	r3, r3
 80009f8:	461a      	mov	r2, r3
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	601a      	str	r2, [r3, #0]

    /* Read area of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPMisc);
 80009fe:	89fb      	ldrh	r3, [r7, #14]
 8000a00:	b2db      	uxtb	r3, r3
 8000a02:	7d7a      	ldrb	r2, [r7, #21]
 8000a04:	4611      	mov	r1, r2
 8000a06:	4618      	mov	r0, r3
 8000a08:	f001 fd44 	bl	8002494 <TS_IO_Read>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	753b      	strb	r3, [r7, #20]
    * pArea = (ucReadData & FT5336_TOUCH_AREA_MASK) >> FT5336_TOUCH_AREA_SHIFT;
 8000a10:	7d3b      	ldrb	r3, [r7, #20]
 8000a12:	b2db      	uxtb	r3, r3
 8000a14:	111b      	asrs	r3, r3, #4
 8000a16:	f003 0204 	and.w	r2, r3, #4
 8000a1a:	683b      	ldr	r3, [r7, #0]
 8000a1c:	601a      	str	r2, [r3, #0]

  } /* of if(touchIdx < ft5336_handle.currActiveTouchNb) */
}
 8000a1e:	bf00      	nop
 8000a20:	3718      	adds	r7, #24
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	20000380 	.word	0x20000380

08000a2c <ft5336_Get_I2C_InitializedStatus>:
  * @brief  Return the status of I2C was initialized or not.
  * @param  None.
  * @retval : I2C initialization status.
  */
static uint8_t ft5336_Get_I2C_InitializedStatus(void)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	af00      	add	r7, sp, #0
  return(ft5336_handle.i2cInitialized);
 8000a30:	4b03      	ldr	r3, [pc, #12]	; (8000a40 <ft5336_Get_I2C_InitializedStatus+0x14>)
 8000a32:	781b      	ldrb	r3, [r3, #0]
}
 8000a34:	4618      	mov	r0, r3
 8000a36:	46bd      	mov	sp, r7
 8000a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop
 8000a40:	20000380 	.word	0x20000380

08000a44 <ft5336_I2C_InitializeIfRequired>:
  * @brief  I2C initialize if needed.
  * @param  None.
  * @retval : None.
  */
static void ft5336_I2C_InitializeIfRequired(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0
  if(ft5336_Get_I2C_InitializedStatus() == FT5336_I2C_NOT_INITIALIZED)
 8000a48:	f7ff fff0 	bl	8000a2c <ft5336_Get_I2C_InitializedStatus>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d104      	bne.n	8000a5c <ft5336_I2C_InitializeIfRequired+0x18>
  {
    /* Initialize TS IO BUS layer (I2C) */
    TS_IO_Init();
 8000a52:	f001 fcfb 	bl	800244c <TS_IO_Init>

    /* Set state to initialized */
    ft5336_handle.i2cInitialized = FT5336_I2C_INITIALIZED;
 8000a56:	4b02      	ldr	r3, [pc, #8]	; (8000a60 <ft5336_I2C_InitializeIfRequired+0x1c>)
 8000a58:	2201      	movs	r2, #1
 8000a5a:	701a      	strb	r2, [r3, #0]
  }
}
 8000a5c:	bf00      	nop
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	20000380 	.word	0x20000380

08000a64 <ft5336_TS_Configure>:
  * @brief  Basic static configuration of TouchScreen
  * @param  DeviceAddr: FT5336 Device address for communication on I2C Bus.
  * @retval Status FT5336_STATUS_OK or FT5336_STATUS_NOT_OK.
  */
static uint32_t ft5336_TS_Configure(uint16_t DeviceAddr)
{
 8000a64:	b480      	push	{r7}
 8000a66:	b085      	sub	sp, #20
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	80fb      	strh	r3, [r7, #6]
  uint32_t status = FT5336_STATUS_OK;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	60fb      	str	r3, [r7, #12]

  /* Nothing special to be done for FT5336 */

  return(status);
 8000a72:	68fb      	ldr	r3, [r7, #12]
}
 8000a74:	4618      	mov	r0, r3
 8000a76:	3714      	adds	r7, #20
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7e:	4770      	bx	lr

08000a80 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a80:	b5b0      	push	{r4, r5, r7, lr}
 8000a82:	b09e      	sub	sp, #120	; 0x78
 8000a84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	static TS_StateTypeDef  TS_State;
	//uint32_t potl,potr,joystick_h, joystick_v;
	ADC_ChannelConfTypeDef sConfig = {0};
 8000a86:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	601a      	str	r2, [r3, #0]
 8000a8e:	605a      	str	r2, [r3, #4]
 8000a90:	609a      	str	r2, [r3, #8]
 8000a92:	60da      	str	r2, [r3, #12]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a94:	2301      	movs	r3, #1
 8000a96:	66fb      	str	r3, [r7, #108]	; 0x6c
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	673b      	str	r3, [r7, #112]	; 0x70
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a9c:	f003 fe43 	bl	8004726 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000aa0:	f000 f8dc 	bl	8000c5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000aa4:	f000 fea4 	bl	80017f0 <MX_GPIO_Init>
  MX_ADC3_Init();
 8000aa8:	f000 f99c 	bl	8000de4 <MX_ADC3_Init>
  MX_DMA2D_Init();
 8000aac:	f000 fa16 	bl	8000edc <MX_DMA2D_Init>
  MX_FMC_Init();
 8000ab0:	f000 fe4e 	bl	8001750 <MX_FMC_Init>
  MX_I2C1_Init();
 8000ab4:	f000 fa44 	bl	8000f40 <MX_I2C1_Init>
  MX_I2C3_Init();
 8000ab8:	f000 fa82 	bl	8000fc0 <MX_I2C3_Init>
  MX_LTDC_Init();
 8000abc:	f000 fac0 	bl	8001040 <MX_LTDC_Init>
  MX_RTC_Init();
 8000ac0:	f000 fb40 	bl	8001144 <MX_RTC_Init>
  MX_SPI2_Init();
 8000ac4:	f000 fbe4 	bl	8001290 <MX_SPI2_Init>
  MX_TIM1_Init();
 8000ac8:	f000 fc20 	bl	800130c <MX_TIM1_Init>
  MX_TIM2_Init();
 8000acc:	f000 fc72 	bl	80013b4 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000ad0:	f000 fcbe 	bl	8001450 <MX_TIM3_Init>
  MX_TIM5_Init();
 8000ad4:	f000 fd0a 	bl	80014ec <MX_TIM5_Init>
  MX_TIM8_Init();
 8000ad8:	f000 fd56 	bl	8001588 <MX_TIM8_Init>
  MX_USART1_UART_Init();
 8000adc:	f000 fdd8 	bl	8001690 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8000ae0:	f000 fe06 	bl	80016f0 <MX_USART6_UART_Init>
  MX_ADC1_Init();
 8000ae4:	f000 f92c 	bl	8000d40 <MX_ADC1_Init>
  MX_DAC_Init();
 8000ae8:	f000 f9ce 	bl	8000e88 <MX_DAC_Init>
  MX_UART7_Init();
 8000aec:	f000 fda0 	bl	8001630 <MX_UART7_Init>
  /* USER CODE BEGIN 2 */
  BSP_LCD_Init();
 8000af0:	f001 fcfa 	bl	80024e8 <BSP_LCD_Init>
    BSP_LCD_LayerDefaultInit(0, LCD_FB_START_ADDRESS);
 8000af4:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8000af8:	2000      	movs	r0, #0
 8000afa:	f001 fd8d 	bl	8002618 <BSP_LCD_LayerDefaultInit>
    BSP_LCD_LayerDefaultInit(1, LCD_FB_START_ADDRESS+ BSP_LCD_GetXSize()*BSP_LCD_GetYSize()*4);
 8000afe:	f001 fd63 	bl	80025c8 <BSP_LCD_GetXSize>
 8000b02:	4604      	mov	r4, r0
 8000b04:	f001 fd74 	bl	80025f0 <BSP_LCD_GetYSize>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	fb03 f304 	mul.w	r3, r3, r4
 8000b0e:	f103 5340 	add.w	r3, r3, #805306368	; 0x30000000
 8000b12:	009b      	lsls	r3, r3, #2
 8000b14:	4619      	mov	r1, r3
 8000b16:	2001      	movs	r0, #1
 8000b18:	f001 fd7e 	bl	8002618 <BSP_LCD_LayerDefaultInit>
    BSP_LCD_DisplayOn();
 8000b1c:	f002 f942 	bl	8002da4 <BSP_LCD_DisplayOn>
    BSP_LCD_SelectLayer(0);
 8000b20:	2000      	movs	r0, #0
 8000b22:	f001 fdd9 	bl	80026d8 <BSP_LCD_SelectLayer>
    BSP_LCD_Clear(LCD_COLOR_BLACK);
 8000b26:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8000b2a:	f001 fe31 	bl	8002790 <BSP_LCD_Clear>
    //BSP_LCD_DrawBitmap(0,0,(uint8_t*)HorombeRGB565_bmp);
    BSP_LCD_DrawBitmap(0,0,(uint8_t*)damier_bmp);
 8000b2e:	4a3e      	ldr	r2, [pc, #248]	; (8000c28 <main+0x1a8>)
 8000b30:	2100      	movs	r1, #0
 8000b32:	2000      	movs	r0, #0
 8000b34:	f001 ffe4 	bl	8002b00 <BSP_LCD_DrawBitmap>
    BSP_LCD_SelectLayer(1);
 8000b38:	2001      	movs	r0, #1
 8000b3a:	f001 fdcd 	bl	80026d8 <BSP_LCD_SelectLayer>
    BSP_LCD_Clear(0);
 8000b3e:	2000      	movs	r0, #0
 8000b40:	f001 fe26 	bl	8002790 <BSP_LCD_Clear>
    BSP_LCD_SetFont(&Font12);
 8000b44:	4839      	ldr	r0, [pc, #228]	; (8000c2c <main+0x1ac>)
 8000b46:	f001 fe09 	bl	800275c <BSP_LCD_SetFont>
    BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8000b4a:	f04f 30ff 	mov.w	r0, #4294967295
 8000b4e:	f001 fdd3 	bl	80026f8 <BSP_LCD_SetTextColor>
    BSP_LCD_SetBackColor(LCD_COLOR_BLUE);
 8000b52:	4837      	ldr	r0, [pc, #220]	; (8000c30 <main+0x1b0>)
 8000b54:	f001 fde8 	bl	8002728 <BSP_LCD_SetBackColor>

    BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
 8000b58:	f001 fd36 	bl	80025c8 <BSP_LCD_GetXSize>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	b29c      	uxth	r4, r3
 8000b60:	f001 fd46 	bl	80025f0 <BSP_LCD_GetYSize>
 8000b64:	4603      	mov	r3, r0
 8000b66:	b29b      	uxth	r3, r3
 8000b68:	4619      	mov	r1, r3
 8000b6a:	4620      	mov	r0, r4
 8000b6c:	f002 fc74 	bl	8003458 <BSP_TS_Init>
    BSP_TS_ITConfig();
 8000b70:	f002 fcb2 	bl	80034d8 <BSP_TS_ITConfig>

	// Init potentiometre
	  sConfig.Channel = ADC_CHANNEL_6;
 8000b74:	2306      	movs	r3, #6
 8000b76:	66bb      	str	r3, [r7, #104]	; 0x68
	  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 8000b78:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8000b7c:	4619      	mov	r1, r3
 8000b7e:	482d      	ldr	r0, [pc, #180]	; (8000c34 <main+0x1b4>)
 8000b80:	f003 ff34 	bl	80049ec <HAL_ADC_ConfigChannel>
	  HAL_ADC_Start(&hadc3);
 8000b84:	482b      	ldr	r0, [pc, #172]	; (8000c34 <main+0x1b4>)
 8000b86:	f003 fe63 	bl	8004850 <HAL_ADC_Start>

  /* USER CODE END 2 */

  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */
    mutexEcran = xSemaphoreCreateMutex();
 8000b8a:	2001      	movs	r0, #1
 8000b8c:	f00a fc55 	bl	800b43a <xQueueCreateMutex>
 8000b90:	4603      	mov	r3, r0
 8000b92:	4a29      	ldr	r2, [pc, #164]	; (8000c38 <main+0x1b8>)
 8000b94:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of myQueueTS */
  osMessageQDef(myQueueTS, 3, uint16_t);
 8000b96:	4b29      	ldr	r3, [pc, #164]	; (8000c3c <main+0x1bc>)
 8000b98:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8000b9c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000b9e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  myQueueTSHandle = osMessageCreate(osMessageQ(myQueueTS), NULL);
 8000ba2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f00a fa02 	bl	800afb2 <osMessageCreate>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	4a23      	ldr	r2, [pc, #140]	; (8000c40 <main+0x1c0>)
 8000bb2:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of task_init */
  osThreadDef(task_init, fonction_init, osPriorityAboveNormal, 0, 1024);
 8000bb4:	4b23      	ldr	r3, [pc, #140]	; (8000c44 <main+0x1c4>)
 8000bb6:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000bba:	461d      	mov	r5, r3
 8000bbc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bbe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bc0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000bc4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  task_initHandle = osThreadCreate(osThread(task_init), NULL);
 8000bc8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000bcc:	2100      	movs	r1, #0
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f00a f98f 	bl	800aef2 <osThreadCreate>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	4a1c      	ldr	r2, [pc, #112]	; (8000c48 <main+0x1c8>)
 8000bd8:	6013      	str	r3, [r2, #0]

  /* definition and creation of affichage */
  osThreadDef(affichage, fonction_affichage, osPriorityNormal, 0, 1024);
 8000bda:	4b1c      	ldr	r3, [pc, #112]	; (8000c4c <main+0x1cc>)
 8000bdc:	f107 0420 	add.w	r4, r7, #32
 8000be0:	461d      	mov	r5, r3
 8000be2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000be4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000be6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000bea:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  affichageHandle = osThreadCreate(osThread(affichage), NULL);
 8000bee:	f107 0320 	add.w	r3, r7, #32
 8000bf2:	2100      	movs	r1, #0
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f00a f97c 	bl	800aef2 <osThreadCreate>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	4a14      	ldr	r2, [pc, #80]	; (8000c50 <main+0x1d0>)
 8000bfe:	6013      	str	r3, [r2, #0]

  /* definition and creation of task_select */
  osThreadDef(task_select, fonction_select, osPriorityIdle, 0, 256);
 8000c00:	4b14      	ldr	r3, [pc, #80]	; (8000c54 <main+0x1d4>)
 8000c02:	1d3c      	adds	r4, r7, #4
 8000c04:	461d      	mov	r5, r3
 8000c06:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c08:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c0a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c0e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  task_selectHandle = osThreadCreate(osThread(task_select), NULL);
 8000c12:	1d3b      	adds	r3, r7, #4
 8000c14:	2100      	movs	r1, #0
 8000c16:	4618      	mov	r0, r3
 8000c18:	f00a f96b 	bl	800aef2 <osThreadCreate>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	4a0e      	ldr	r2, [pc, #56]	; (8000c58 <main+0x1d8>)
 8000c20:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000c22:	f00a f95f 	bl	800aee4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000c26:	e7fe      	b.n	8000c26 <main+0x1a6>
 8000c28:	0800d7d0 	.word	0x0800d7d0
 8000c2c:	20000030 	.word	0x20000030
 8000c30:	ff0000ff 	.word	0xff0000ff
 8000c34:	2000849c 	.word	0x2000849c
 8000c38:	20008568 	.word	0x20008568
 8000c3c:	0800d764 	.word	0x0800d764
 8000c40:	20008744 	.word	0x20008744
 8000c44:	0800d774 	.word	0x0800d774
 8000c48:	20008028 	.word	0x20008028
 8000c4c:	0800d790 	.word	0x0800d790
 8000c50:	20008498 	.word	0x20008498
 8000c54:	0800d7ac 	.word	0x0800d7ac
 8000c58:	20008310 	.word	0x20008310

08000c5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b094      	sub	sp, #80	; 0x50
 8000c60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c62:	f107 0320 	add.w	r3, r7, #32
 8000c66:	2230      	movs	r2, #48	; 0x30
 8000c68:	2100      	movs	r1, #0
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	f00c fc8e 	bl	800d58c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c70:	f107 030c 	add.w	r3, r7, #12
 8000c74:	2200      	movs	r2, #0
 8000c76:	601a      	str	r2, [r3, #0]
 8000c78:	605a      	str	r2, [r3, #4]
 8000c7a:	609a      	str	r2, [r3, #8]
 8000c7c:	60da      	str	r2, [r3, #12]
 8000c7e:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000c80:	f006 fd68 	bl	8007754 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c84:	4b2c      	ldr	r3, [pc, #176]	; (8000d38 <SystemClock_Config+0xdc>)
 8000c86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c88:	4a2b      	ldr	r2, [pc, #172]	; (8000d38 <SystemClock_Config+0xdc>)
 8000c8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c8e:	6413      	str	r3, [r2, #64]	; 0x40
 8000c90:	4b29      	ldr	r3, [pc, #164]	; (8000d38 <SystemClock_Config+0xdc>)
 8000c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c98:	60bb      	str	r3, [r7, #8]
 8000c9a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c9c:	4b27      	ldr	r3, [pc, #156]	; (8000d3c <SystemClock_Config+0xe0>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	4a26      	ldr	r2, [pc, #152]	; (8000d3c <SystemClock_Config+0xe0>)
 8000ca2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000ca6:	6013      	str	r3, [r2, #0]
 8000ca8:	4b24      	ldr	r3, [pc, #144]	; (8000d3c <SystemClock_Config+0xe0>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000cb0:	607b      	str	r3, [r7, #4]
 8000cb2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000cb4:	2309      	movs	r3, #9
 8000cb6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000cb8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000cbc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cc2:	2302      	movs	r3, #2
 8000cc4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000cc6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000cca:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000ccc:	2319      	movs	r3, #25
 8000cce:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 400;
 8000cd0:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8000cd4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000cd6:	2302      	movs	r3, #2
 8000cd8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8000cda:	2309      	movs	r3, #9
 8000cdc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cde:	f107 0320 	add.w	r3, r7, #32
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f006 fd96 	bl	8007814 <HAL_RCC_OscConfig>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d001      	beq.n	8000cf2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000cee:	f001 fa51 	bl	8002194 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000cf2:	f006 fd3f 	bl	8007774 <HAL_PWREx_EnableOverDrive>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d001      	beq.n	8000d00 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000cfc:	f001 fa4a 	bl	8002194 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d00:	230f      	movs	r3, #15
 8000d02:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d04:	2302      	movs	r3, #2
 8000d06:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000d0c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000d10:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000d12:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d16:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8000d18:	f107 030c 	add.w	r3, r7, #12
 8000d1c:	2106      	movs	r1, #6
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f007 f81c 	bl	8007d5c <HAL_RCC_ClockConfig>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000d2a:	f001 fa33 	bl	8002194 <Error_Handler>
  }
}
 8000d2e:	bf00      	nop
 8000d30:	3750      	adds	r7, #80	; 0x50
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	40023800 	.word	0x40023800
 8000d3c:	40007000 	.word	0x40007000

08000d40 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b084      	sub	sp, #16
 8000d44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d46:	463b      	mov	r3, r7
 8000d48:	2200      	movs	r2, #0
 8000d4a:	601a      	str	r2, [r3, #0]
 8000d4c:	605a      	str	r2, [r3, #4]
 8000d4e:	609a      	str	r2, [r3, #8]
 8000d50:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000d52:	4b21      	ldr	r3, [pc, #132]	; (8000dd8 <MX_ADC1_Init+0x98>)
 8000d54:	4a21      	ldr	r2, [pc, #132]	; (8000ddc <MX_ADC1_Init+0x9c>)
 8000d56:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000d58:	4b1f      	ldr	r3, [pc, #124]	; (8000dd8 <MX_ADC1_Init+0x98>)
 8000d5a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000d5e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d60:	4b1d      	ldr	r3, [pc, #116]	; (8000dd8 <MX_ADC1_Init+0x98>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000d66:	4b1c      	ldr	r3, [pc, #112]	; (8000dd8 <MX_ADC1_Init+0x98>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000d6c:	4b1a      	ldr	r3, [pc, #104]	; (8000dd8 <MX_ADC1_Init+0x98>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d72:	4b19      	ldr	r3, [pc, #100]	; (8000dd8 <MX_ADC1_Init+0x98>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d7a:	4b17      	ldr	r3, [pc, #92]	; (8000dd8 <MX_ADC1_Init+0x98>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d80:	4b15      	ldr	r3, [pc, #84]	; (8000dd8 <MX_ADC1_Init+0x98>)
 8000d82:	4a17      	ldr	r2, [pc, #92]	; (8000de0 <MX_ADC1_Init+0xa0>)
 8000d84:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d86:	4b14      	ldr	r3, [pc, #80]	; (8000dd8 <MX_ADC1_Init+0x98>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000d8c:	4b12      	ldr	r3, [pc, #72]	; (8000dd8 <MX_ADC1_Init+0x98>)
 8000d8e:	2201      	movs	r2, #1
 8000d90:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000d92:	4b11      	ldr	r3, [pc, #68]	; (8000dd8 <MX_ADC1_Init+0x98>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d9a:	4b0f      	ldr	r3, [pc, #60]	; (8000dd8 <MX_ADC1_Init+0x98>)
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000da0:	480d      	ldr	r0, [pc, #52]	; (8000dd8 <MX_ADC1_Init+0x98>)
 8000da2:	f003 fd11 	bl	80047c8 <HAL_ADC_Init>
 8000da6:	4603      	mov	r3, r0
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d001      	beq.n	8000db0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000dac:	f001 f9f2 	bl	8002194 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000db0:	2300      	movs	r3, #0
 8000db2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000db4:	2301      	movs	r3, #1
 8000db6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000db8:	2300      	movs	r3, #0
 8000dba:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000dbc:	463b      	mov	r3, r7
 8000dbe:	4619      	mov	r1, r3
 8000dc0:	4805      	ldr	r0, [pc, #20]	; (8000dd8 <MX_ADC1_Init+0x98>)
 8000dc2:	f003 fe13 	bl	80049ec <HAL_ADC_ConfigChannel>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d001      	beq.n	8000dd0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000dcc:	f001 f9e2 	bl	8002194 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000dd0:	bf00      	nop
 8000dd2:	3710      	adds	r7, #16
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}
 8000dd8:	20008450 	.word	0x20008450
 8000ddc:	40012000 	.word	0x40012000
 8000de0:	0f000001 	.word	0x0f000001

08000de4 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b084      	sub	sp, #16
 8000de8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000dea:	463b      	mov	r3, r7
 8000dec:	2200      	movs	r2, #0
 8000dee:	601a      	str	r2, [r3, #0]
 8000df0:	605a      	str	r2, [r3, #4]
 8000df2:	609a      	str	r2, [r3, #8]
 8000df4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8000df6:	4b21      	ldr	r3, [pc, #132]	; (8000e7c <MX_ADC3_Init+0x98>)
 8000df8:	4a21      	ldr	r2, [pc, #132]	; (8000e80 <MX_ADC3_Init+0x9c>)
 8000dfa:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000dfc:	4b1f      	ldr	r3, [pc, #124]	; (8000e7c <MX_ADC3_Init+0x98>)
 8000dfe:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000e02:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000e04:	4b1d      	ldr	r3, [pc, #116]	; (8000e7c <MX_ADC3_Init+0x98>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000e0a:	4b1c      	ldr	r3, [pc, #112]	; (8000e7c <MX_ADC3_Init+0x98>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000e10:	4b1a      	ldr	r3, [pc, #104]	; (8000e7c <MX_ADC3_Init+0x98>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000e16:	4b19      	ldr	r3, [pc, #100]	; (8000e7c <MX_ADC3_Init+0x98>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e1e:	4b17      	ldr	r3, [pc, #92]	; (8000e7c <MX_ADC3_Init+0x98>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e24:	4b15      	ldr	r3, [pc, #84]	; (8000e7c <MX_ADC3_Init+0x98>)
 8000e26:	4a17      	ldr	r2, [pc, #92]	; (8000e84 <MX_ADC3_Init+0xa0>)
 8000e28:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e2a:	4b14      	ldr	r3, [pc, #80]	; (8000e7c <MX_ADC3_Init+0x98>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000e30:	4b12      	ldr	r3, [pc, #72]	; (8000e7c <MX_ADC3_Init+0x98>)
 8000e32:	2201      	movs	r2, #1
 8000e34:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000e36:	4b11      	ldr	r3, [pc, #68]	; (8000e7c <MX_ADC3_Init+0x98>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e3e:	4b0f      	ldr	r3, [pc, #60]	; (8000e7c <MX_ADC3_Init+0x98>)
 8000e40:	2201      	movs	r2, #1
 8000e42:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000e44:	480d      	ldr	r0, [pc, #52]	; (8000e7c <MX_ADC3_Init+0x98>)
 8000e46:	f003 fcbf 	bl	80047c8 <HAL_ADC_Init>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d001      	beq.n	8000e54 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8000e50:	f001 f9a0 	bl	8002194 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000e54:	2306      	movs	r3, #6
 8000e56:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e58:	2301      	movs	r3, #1
 8000e5a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000e60:	463b      	mov	r3, r7
 8000e62:	4619      	mov	r1, r3
 8000e64:	4805      	ldr	r0, [pc, #20]	; (8000e7c <MX_ADC3_Init+0x98>)
 8000e66:	f003 fdc1 	bl	80049ec <HAL_ADC_ConfigChannel>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d001      	beq.n	8000e74 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8000e70:	f001 f990 	bl	8002194 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000e74:	bf00      	nop
 8000e76:	3710      	adds	r7, #16
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	2000849c 	.word	0x2000849c
 8000e80:	40012200 	.word	0x40012200
 8000e84:	0f000001 	.word	0x0f000001

08000e88 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000e8e:	463b      	mov	r3, r7
 8000e90:	2200      	movs	r2, #0
 8000e92:	601a      	str	r2, [r3, #0]
 8000e94:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000e96:	4b0f      	ldr	r3, [pc, #60]	; (8000ed4 <MX_DAC_Init+0x4c>)
 8000e98:	4a0f      	ldr	r2, [pc, #60]	; (8000ed8 <MX_DAC_Init+0x50>)
 8000e9a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000e9c:	480d      	ldr	r0, [pc, #52]	; (8000ed4 <MX_DAC_Init+0x4c>)
 8000e9e:	f004 f8d7 	bl	8005050 <HAL_DAC_Init>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d001      	beq.n	8000eac <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000ea8:	f001 f974 	bl	8002194 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000eac:	2300      	movs	r3, #0
 8000eae:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000eb4:	463b      	mov	r3, r7
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	4619      	mov	r1, r3
 8000eba:	4806      	ldr	r0, [pc, #24]	; (8000ed4 <MX_DAC_Init+0x4c>)
 8000ebc:	f004 f94e 	bl	800515c <HAL_DAC_ConfigChannel>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d001      	beq.n	8000eca <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000ec6:	f001 f965 	bl	8002194 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000eca:	bf00      	nop
 8000ecc:	3708      	adds	r7, #8
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	2000856c 	.word	0x2000856c
 8000ed8:	40007400 	.word	0x40007400

08000edc <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8000ee0:	4b15      	ldr	r3, [pc, #84]	; (8000f38 <MX_DMA2D_Init+0x5c>)
 8000ee2:	4a16      	ldr	r2, [pc, #88]	; (8000f3c <MX_DMA2D_Init+0x60>)
 8000ee4:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8000ee6:	4b14      	ldr	r3, [pc, #80]	; (8000f38 <MX_DMA2D_Init+0x5c>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8000eec:	4b12      	ldr	r3, [pc, #72]	; (8000f38 <MX_DMA2D_Init+0x5c>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8000ef2:	4b11      	ldr	r3, [pc, #68]	; (8000f38 <MX_DMA2D_Init+0x5c>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8000ef8:	4b0f      	ldr	r3, [pc, #60]	; (8000f38 <MX_DMA2D_Init+0x5c>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8000efe:	4b0e      	ldr	r3, [pc, #56]	; (8000f38 <MX_DMA2D_Init+0x5c>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000f04:	4b0c      	ldr	r3, [pc, #48]	; (8000f38 <MX_DMA2D_Init+0x5c>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8000f0a:	4b0b      	ldr	r3, [pc, #44]	; (8000f38 <MX_DMA2D_Init+0x5c>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8000f10:	4809      	ldr	r0, [pc, #36]	; (8000f38 <MX_DMA2D_Init+0x5c>)
 8000f12:	f004 fbcd 	bl	80056b0 <HAL_DMA2D_Init>
 8000f16:	4603      	mov	r3, r0
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d001      	beq.n	8000f20 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8000f1c:	f001 f93a 	bl	8002194 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000f20:	2101      	movs	r1, #1
 8000f22:	4805      	ldr	r0, [pc, #20]	; (8000f38 <MX_DMA2D_Init+0x5c>)
 8000f24:	f004 fe32 	bl	8005b8c <HAL_DMA2D_ConfigLayer>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d001      	beq.n	8000f32 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8000f2e:	f001 f931 	bl	8002194 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8000f32:	bf00      	nop
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	20008670 	.word	0x20008670
 8000f3c:	4002b000 	.word	0x4002b000

08000f40 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000f44:	4b1b      	ldr	r3, [pc, #108]	; (8000fb4 <MX_I2C1_Init+0x74>)
 8000f46:	4a1c      	ldr	r2, [pc, #112]	; (8000fb8 <MX_I2C1_Init+0x78>)
 8000f48:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 8000f4a:	4b1a      	ldr	r3, [pc, #104]	; (8000fb4 <MX_I2C1_Init+0x74>)
 8000f4c:	4a1b      	ldr	r2, [pc, #108]	; (8000fbc <MX_I2C1_Init+0x7c>)
 8000f4e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000f50:	4b18      	ldr	r3, [pc, #96]	; (8000fb4 <MX_I2C1_Init+0x74>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f56:	4b17      	ldr	r3, [pc, #92]	; (8000fb4 <MX_I2C1_Init+0x74>)
 8000f58:	2201      	movs	r2, #1
 8000f5a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f5c:	4b15      	ldr	r3, [pc, #84]	; (8000fb4 <MX_I2C1_Init+0x74>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000f62:	4b14      	ldr	r3, [pc, #80]	; (8000fb4 <MX_I2C1_Init+0x74>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000f68:	4b12      	ldr	r3, [pc, #72]	; (8000fb4 <MX_I2C1_Init+0x74>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f6e:	4b11      	ldr	r3, [pc, #68]	; (8000fb4 <MX_I2C1_Init+0x74>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f74:	4b0f      	ldr	r3, [pc, #60]	; (8000fb4 <MX_I2C1_Init+0x74>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000f7a:	480e      	ldr	r0, [pc, #56]	; (8000fb4 <MX_I2C1_Init+0x74>)
 8000f7c:	f005 fa38 	bl	80063f0 <HAL_I2C_Init>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d001      	beq.n	8000f8a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000f86:	f001 f905 	bl	8002194 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000f8a:	2100      	movs	r1, #0
 8000f8c:	4809      	ldr	r0, [pc, #36]	; (8000fb4 <MX_I2C1_Init+0x74>)
 8000f8e:	f005 ffd1 	bl	8006f34 <HAL_I2CEx_ConfigAnalogFilter>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d001      	beq.n	8000f9c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000f98:	f001 f8fc 	bl	8002194 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000f9c:	2100      	movs	r1, #0
 8000f9e:	4805      	ldr	r0, [pc, #20]	; (8000fb4 <MX_I2C1_Init+0x74>)
 8000fa0:	f006 f813 	bl	8006fca <HAL_I2CEx_ConfigDigitalFilter>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d001      	beq.n	8000fae <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000faa:	f001 f8f3 	bl	8002194 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000fae:	bf00      	nop
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	20008078 	.word	0x20008078
 8000fb8:	40005400 	.word	0x40005400
 8000fbc:	00c0eaff 	.word	0x00c0eaff

08000fc0 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000fc4:	4b1b      	ldr	r3, [pc, #108]	; (8001034 <MX_I2C3_Init+0x74>)
 8000fc6:	4a1c      	ldr	r2, [pc, #112]	; (8001038 <MX_I2C3_Init+0x78>)
 8000fc8:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 8000fca:	4b1a      	ldr	r3, [pc, #104]	; (8001034 <MX_I2C3_Init+0x74>)
 8000fcc:	4a1b      	ldr	r2, [pc, #108]	; (800103c <MX_I2C3_Init+0x7c>)
 8000fce:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000fd0:	4b18      	ldr	r3, [pc, #96]	; (8001034 <MX_I2C3_Init+0x74>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000fd6:	4b17      	ldr	r3, [pc, #92]	; (8001034 <MX_I2C3_Init+0x74>)
 8000fd8:	2201      	movs	r2, #1
 8000fda:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000fdc:	4b15      	ldr	r3, [pc, #84]	; (8001034 <MX_I2C3_Init+0x74>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000fe2:	4b14      	ldr	r3, [pc, #80]	; (8001034 <MX_I2C3_Init+0x74>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000fe8:	4b12      	ldr	r3, [pc, #72]	; (8001034 <MX_I2C3_Init+0x74>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fee:	4b11      	ldr	r3, [pc, #68]	; (8001034 <MX_I2C3_Init+0x74>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ff4:	4b0f      	ldr	r3, [pc, #60]	; (8001034 <MX_I2C3_Init+0x74>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000ffa:	480e      	ldr	r0, [pc, #56]	; (8001034 <MX_I2C3_Init+0x74>)
 8000ffc:	f005 f9f8 	bl	80063f0 <HAL_I2C_Init>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8001006:	f001 f8c5 	bl	8002194 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800100a:	2100      	movs	r1, #0
 800100c:	4809      	ldr	r0, [pc, #36]	; (8001034 <MX_I2C3_Init+0x74>)
 800100e:	f005 ff91 	bl	8006f34 <HAL_I2CEx_ConfigAnalogFilter>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d001      	beq.n	800101c <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8001018:	f001 f8bc 	bl	8002194 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800101c:	2100      	movs	r1, #0
 800101e:	4805      	ldr	r0, [pc, #20]	; (8001034 <MX_I2C3_Init+0x74>)
 8001020:	f005 ffd3 	bl	8006fca <HAL_I2CEx_ConfigDigitalFilter>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d001      	beq.n	800102e <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 800102a:	f001 f8b3 	bl	8002194 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800102e:	bf00      	nop
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	20007ef4 	.word	0x20007ef4
 8001038:	40005c00 	.word	0x40005c00
 800103c:	00c0eaff 	.word	0x00c0eaff

08001040 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b08e      	sub	sp, #56	; 0x38
 8001044:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8001046:	1d3b      	adds	r3, r7, #4
 8001048:	2234      	movs	r2, #52	; 0x34
 800104a:	2100      	movs	r1, #0
 800104c:	4618      	mov	r0, r3
 800104e:	f00c fa9d 	bl	800d58c <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8001052:	4b3a      	ldr	r3, [pc, #232]	; (800113c <MX_LTDC_Init+0xfc>)
 8001054:	4a3a      	ldr	r2, [pc, #232]	; (8001140 <MX_LTDC_Init+0x100>)
 8001056:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8001058:	4b38      	ldr	r3, [pc, #224]	; (800113c <MX_LTDC_Init+0xfc>)
 800105a:	2200      	movs	r2, #0
 800105c:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 800105e:	4b37      	ldr	r3, [pc, #220]	; (800113c <MX_LTDC_Init+0xfc>)
 8001060:	2200      	movs	r2, #0
 8001062:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8001064:	4b35      	ldr	r3, [pc, #212]	; (800113c <MX_LTDC_Init+0xfc>)
 8001066:	2200      	movs	r2, #0
 8001068:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800106a:	4b34      	ldr	r3, [pc, #208]	; (800113c <MX_LTDC_Init+0xfc>)
 800106c:	2200      	movs	r2, #0
 800106e:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 8001070:	4b32      	ldr	r3, [pc, #200]	; (800113c <MX_LTDC_Init+0xfc>)
 8001072:	2228      	movs	r2, #40	; 0x28
 8001074:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 8001076:	4b31      	ldr	r3, [pc, #196]	; (800113c <MX_LTDC_Init+0xfc>)
 8001078:	2209      	movs	r2, #9
 800107a:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 800107c:	4b2f      	ldr	r3, [pc, #188]	; (800113c <MX_LTDC_Init+0xfc>)
 800107e:	2235      	movs	r2, #53	; 0x35
 8001080:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 8001082:	4b2e      	ldr	r3, [pc, #184]	; (800113c <MX_LTDC_Init+0xfc>)
 8001084:	220b      	movs	r2, #11
 8001086:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 8001088:	4b2c      	ldr	r3, [pc, #176]	; (800113c <MX_LTDC_Init+0xfc>)
 800108a:	f240 2215 	movw	r2, #533	; 0x215
 800108e:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 8001090:	4b2a      	ldr	r3, [pc, #168]	; (800113c <MX_LTDC_Init+0xfc>)
 8001092:	f240 121b 	movw	r2, #283	; 0x11b
 8001096:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 565;
 8001098:	4b28      	ldr	r3, [pc, #160]	; (800113c <MX_LTDC_Init+0xfc>)
 800109a:	f240 2235 	movw	r2, #565	; 0x235
 800109e:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 285;
 80010a0:	4b26      	ldr	r3, [pc, #152]	; (800113c <MX_LTDC_Init+0xfc>)
 80010a2:	f240 121d 	movw	r2, #285	; 0x11d
 80010a6:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 80010a8:	4b24      	ldr	r3, [pc, #144]	; (800113c <MX_LTDC_Init+0xfc>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 80010b0:	4b22      	ldr	r3, [pc, #136]	; (800113c <MX_LTDC_Init+0xfc>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 80010b8:	4b20      	ldr	r3, [pc, #128]	; (800113c <MX_LTDC_Init+0xfc>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 80010c0:	481e      	ldr	r0, [pc, #120]	; (800113c <MX_LTDC_Init+0xfc>)
 80010c2:	f005 ffcf 	bl	8007064 <HAL_LTDC_Init>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d001      	beq.n	80010d0 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 80010cc:	f001 f862 	bl	8002194 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 80010d0:	2300      	movs	r3, #0
 80010d2:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 80010d4:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 80010d8:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 80010da:	2300      	movs	r3, #0
 80010dc:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 80010de:	f44f 7388 	mov.w	r3, #272	; 0x110
 80010e2:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 80010e4:	2302      	movs	r3, #2
 80010e6:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 80010e8:	23ff      	movs	r3, #255	; 0xff
 80010ea:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 80010ec:	2300      	movs	r3, #0
 80010ee:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80010f0:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80010f4:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80010f6:	2307      	movs	r3, #7
 80010f8:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 80010fa:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 80010fe:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg.ImageWidth = 480;
 8001100:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001104:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg.ImageHeight = 272;
 8001106:	f44f 7388 	mov.w	r3, #272	; 0x110
 800110a:	633b      	str	r3, [r7, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 800110c:	2300      	movs	r3, #0
 800110e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 8001112:	2300      	movs	r3, #0
 8001114:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 8001118:	2300      	movs	r3, #0
 800111a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 800111e:	1d3b      	adds	r3, r7, #4
 8001120:	2200      	movs	r2, #0
 8001122:	4619      	mov	r1, r3
 8001124:	4805      	ldr	r0, [pc, #20]	; (800113c <MX_LTDC_Init+0xfc>)
 8001126:	f006 f92f 	bl	8007388 <HAL_LTDC_ConfigLayer>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 8001130:	f001 f830 	bl	8002194 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8001134:	bf00      	nop
 8001136:	3738      	adds	r7, #56	; 0x38
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	200083a8 	.word	0x200083a8
 8001140:	40016800 	.word	0x40016800

08001144 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b092      	sub	sp, #72	; 0x48
 8001148:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800114a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800114e:	2200      	movs	r2, #0
 8001150:	601a      	str	r2, [r3, #0]
 8001152:	605a      	str	r2, [r3, #4]
 8001154:	609a      	str	r2, [r3, #8]
 8001156:	60da      	str	r2, [r3, #12]
 8001158:	611a      	str	r2, [r3, #16]
 800115a:	615a      	str	r2, [r3, #20]
  RTC_DateTypeDef sDate = {0};
 800115c:	2300      	movs	r3, #0
 800115e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RTC_AlarmTypeDef sAlarm = {0};
 8001160:	463b      	mov	r3, r7
 8001162:	222c      	movs	r2, #44	; 0x2c
 8001164:	2100      	movs	r1, #0
 8001166:	4618      	mov	r0, r3
 8001168:	f00c fa10 	bl	800d58c <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800116c:	4b46      	ldr	r3, [pc, #280]	; (8001288 <MX_RTC_Init+0x144>)
 800116e:	4a47      	ldr	r2, [pc, #284]	; (800128c <MX_RTC_Init+0x148>)
 8001170:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001172:	4b45      	ldr	r3, [pc, #276]	; (8001288 <MX_RTC_Init+0x144>)
 8001174:	2200      	movs	r2, #0
 8001176:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001178:	4b43      	ldr	r3, [pc, #268]	; (8001288 <MX_RTC_Init+0x144>)
 800117a:	227f      	movs	r2, #127	; 0x7f
 800117c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800117e:	4b42      	ldr	r3, [pc, #264]	; (8001288 <MX_RTC_Init+0x144>)
 8001180:	22ff      	movs	r2, #255	; 0xff
 8001182:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001184:	4b40      	ldr	r3, [pc, #256]	; (8001288 <MX_RTC_Init+0x144>)
 8001186:	2200      	movs	r2, #0
 8001188:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800118a:	4b3f      	ldr	r3, [pc, #252]	; (8001288 <MX_RTC_Init+0x144>)
 800118c:	2200      	movs	r2, #0
 800118e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001190:	4b3d      	ldr	r3, [pc, #244]	; (8001288 <MX_RTC_Init+0x144>)
 8001192:	2200      	movs	r2, #0
 8001194:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001196:	483c      	ldr	r0, [pc, #240]	; (8001288 <MX_RTC_Init+0x144>)
 8001198:	f007 fbd8 	bl	800894c <HAL_RTC_Init>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <MX_RTC_Init+0x62>
  {
    Error_Handler();
 80011a2:	f000 fff7 	bl	8002194 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80011a6:	2300      	movs	r3, #0
 80011a8:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  sTime.Minutes = 0x0;
 80011ac:	2300      	movs	r3, #0
 80011ae:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  sTime.Seconds = 0x0;
 80011b2:	2300      	movs	r3, #0
 80011b4:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80011b8:	2300      	movs	r3, #0
 80011ba:	643b      	str	r3, [r7, #64]	; 0x40
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80011bc:	2300      	movs	r3, #0
 80011be:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80011c0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80011c4:	2201      	movs	r2, #1
 80011c6:	4619      	mov	r1, r3
 80011c8:	482f      	ldr	r0, [pc, #188]	; (8001288 <MX_RTC_Init+0x144>)
 80011ca:	f007 fc51 	bl	8008a70 <HAL_RTC_SetTime>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d001      	beq.n	80011d8 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 80011d4:	f000 ffde 	bl	8002194 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80011d8:	2301      	movs	r3, #1
 80011da:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sDate.Month = RTC_MONTH_JANUARY;
 80011de:	2301      	movs	r3, #1
 80011e0:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sDate.Date = 0x1;
 80011e4:	2301      	movs	r3, #1
 80011e6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sDate.Year = 0x0;
 80011ea:	2300      	movs	r3, #0
 80011ec:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80011f0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80011f4:	2201      	movs	r2, #1
 80011f6:	4619      	mov	r1, r3
 80011f8:	4823      	ldr	r0, [pc, #140]	; (8001288 <MX_RTC_Init+0x144>)
 80011fa:	f007 fcf7 	bl	8008bec <HAL_RTC_SetDate>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d001      	beq.n	8001208 <MX_RTC_Init+0xc4>
  {
    Error_Handler();
 8001204:	f000 ffc6 	bl	8002194 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8001208:	2300      	movs	r3, #0
 800120a:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 800120c:	2300      	movs	r3, #0
 800120e:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8001210:	2300      	movs	r3, #0
 8001212:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001214:	2300      	movs	r3, #0
 8001216:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001218:	2300      	movs	r3, #0
 800121a:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800121c:	2300      	movs	r3, #0
 800121e:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001220:	2300      	movs	r3, #0
 8001222:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001224:	2300      	movs	r3, #0
 8001226:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001228:	2300      	movs	r3, #0
 800122a:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmDateWeekDay = 0x1;
 800122c:	2301      	movs	r3, #1
 800122e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  sAlarm.Alarm = RTC_ALARM_A;
 8001232:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001236:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001238:	463b      	mov	r3, r7
 800123a:	2201      	movs	r2, #1
 800123c:	4619      	mov	r1, r3
 800123e:	4812      	ldr	r0, [pc, #72]	; (8001288 <MX_RTC_Init+0x144>)
 8001240:	f007 fd7c 	bl	8008d3c <HAL_RTC_SetAlarm>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <MX_RTC_Init+0x10a>
  {
    Error_Handler();
 800124a:	f000 ffa3 	bl	8002194 <Error_Handler>
  }
  /** Enable the Alarm B
  */
  sAlarm.Alarm = RTC_ALARM_B;
 800124e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001252:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001254:	463b      	mov	r3, r7
 8001256:	2201      	movs	r2, #1
 8001258:	4619      	mov	r1, r3
 800125a:	480b      	ldr	r0, [pc, #44]	; (8001288 <MX_RTC_Init+0x144>)
 800125c:	f007 fd6e 	bl	8008d3c <HAL_RTC_SetAlarm>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <MX_RTC_Init+0x126>
  {
    Error_Handler();
 8001266:	f000 ff95 	bl	8002194 <Error_Handler>
  }
  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 800126a:	2202      	movs	r2, #2
 800126c:	2100      	movs	r1, #0
 800126e:	4806      	ldr	r0, [pc, #24]	; (8001288 <MX_RTC_Init+0x144>)
 8001270:	f007 feee 	bl	8009050 <HAL_RTCEx_SetTimeStamp>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <MX_RTC_Init+0x13a>
  {
    Error_Handler();
 800127a:	f000 ff8b 	bl	8002194 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800127e:	bf00      	nop
 8001280:	3748      	adds	r7, #72	; 0x48
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	20008580 	.word	0x20008580
 800128c:	40002800 	.word	0x40002800

08001290 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001294:	4b1b      	ldr	r3, [pc, #108]	; (8001304 <MX_SPI2_Init+0x74>)
 8001296:	4a1c      	ldr	r2, [pc, #112]	; (8001308 <MX_SPI2_Init+0x78>)
 8001298:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800129a:	4b1a      	ldr	r3, [pc, #104]	; (8001304 <MX_SPI2_Init+0x74>)
 800129c:	f44f 7282 	mov.w	r2, #260	; 0x104
 80012a0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80012a2:	4b18      	ldr	r3, [pc, #96]	; (8001304 <MX_SPI2_Init+0x74>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80012a8:	4b16      	ldr	r3, [pc, #88]	; (8001304 <MX_SPI2_Init+0x74>)
 80012aa:	f44f 7240 	mov.w	r2, #768	; 0x300
 80012ae:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012b0:	4b14      	ldr	r3, [pc, #80]	; (8001304 <MX_SPI2_Init+0x74>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012b6:	4b13      	ldr	r3, [pc, #76]	; (8001304 <MX_SPI2_Init+0x74>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80012bc:	4b11      	ldr	r3, [pc, #68]	; (8001304 <MX_SPI2_Init+0x74>)
 80012be:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80012c2:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80012c4:	4b0f      	ldr	r3, [pc, #60]	; (8001304 <MX_SPI2_Init+0x74>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012ca:	4b0e      	ldr	r3, [pc, #56]	; (8001304 <MX_SPI2_Init+0x74>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80012d0:	4b0c      	ldr	r3, [pc, #48]	; (8001304 <MX_SPI2_Init+0x74>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012d6:	4b0b      	ldr	r3, [pc, #44]	; (8001304 <MX_SPI2_Init+0x74>)
 80012d8:	2200      	movs	r2, #0
 80012da:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80012dc:	4b09      	ldr	r3, [pc, #36]	; (8001304 <MX_SPI2_Init+0x74>)
 80012de:	2207      	movs	r2, #7
 80012e0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80012e2:	4b08      	ldr	r3, [pc, #32]	; (8001304 <MX_SPI2_Init+0x74>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80012e8:	4b06      	ldr	r3, [pc, #24]	; (8001304 <MX_SPI2_Init+0x74>)
 80012ea:	2208      	movs	r2, #8
 80012ec:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80012ee:	4805      	ldr	r0, [pc, #20]	; (8001304 <MX_SPI2_Init+0x74>)
 80012f0:	f007 ff95 	bl	800921e <HAL_SPI_Init>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80012fa:	f000 ff4b 	bl	8002194 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80012fe:	bf00      	nop
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	20007f40 	.word	0x20007f40
 8001308:	40003800 	.word	0x40003800

0800130c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b088      	sub	sp, #32
 8001310:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001312:	f107 0310 	add.w	r3, r7, #16
 8001316:	2200      	movs	r2, #0
 8001318:	601a      	str	r2, [r3, #0]
 800131a:	605a      	str	r2, [r3, #4]
 800131c:	609a      	str	r2, [r3, #8]
 800131e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001320:	1d3b      	adds	r3, r7, #4
 8001322:	2200      	movs	r2, #0
 8001324:	601a      	str	r2, [r3, #0]
 8001326:	605a      	str	r2, [r3, #4]
 8001328:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800132a:	4b20      	ldr	r3, [pc, #128]	; (80013ac <MX_TIM1_Init+0xa0>)
 800132c:	4a20      	ldr	r2, [pc, #128]	; (80013b0 <MX_TIM1_Init+0xa4>)
 800132e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001330:	4b1e      	ldr	r3, [pc, #120]	; (80013ac <MX_TIM1_Init+0xa0>)
 8001332:	2200      	movs	r2, #0
 8001334:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001336:	4b1d      	ldr	r3, [pc, #116]	; (80013ac <MX_TIM1_Init+0xa0>)
 8001338:	2200      	movs	r2, #0
 800133a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800133c:	4b1b      	ldr	r3, [pc, #108]	; (80013ac <MX_TIM1_Init+0xa0>)
 800133e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001342:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001344:	4b19      	ldr	r3, [pc, #100]	; (80013ac <MX_TIM1_Init+0xa0>)
 8001346:	2200      	movs	r2, #0
 8001348:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800134a:	4b18      	ldr	r3, [pc, #96]	; (80013ac <MX_TIM1_Init+0xa0>)
 800134c:	2200      	movs	r2, #0
 800134e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001350:	4b16      	ldr	r3, [pc, #88]	; (80013ac <MX_TIM1_Init+0xa0>)
 8001352:	2200      	movs	r2, #0
 8001354:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001356:	4815      	ldr	r0, [pc, #84]	; (80013ac <MX_TIM1_Init+0xa0>)
 8001358:	f008 f80c 	bl	8009374 <HAL_TIM_Base_Init>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001362:	f000 ff17 	bl	8002194 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001366:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800136a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800136c:	f107 0310 	add.w	r3, r7, #16
 8001370:	4619      	mov	r1, r3
 8001372:	480e      	ldr	r0, [pc, #56]	; (80013ac <MX_TIM1_Init+0xa0>)
 8001374:	f008 f9ee 	bl	8009754 <HAL_TIM_ConfigClockSource>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800137e:	f000 ff09 	bl	8002194 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001382:	2300      	movs	r3, #0
 8001384:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001386:	2300      	movs	r3, #0
 8001388:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800138a:	2300      	movs	r3, #0
 800138c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800138e:	1d3b      	adds	r3, r7, #4
 8001390:	4619      	mov	r1, r3
 8001392:	4806      	ldr	r0, [pc, #24]	; (80013ac <MX_TIM1_Init+0xa0>)
 8001394:	f008 fc0a 	bl	8009bac <HAL_TIMEx_MasterConfigSynchronization>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800139e:	f000 fef9 	bl	8002194 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80013a2:	bf00      	nop
 80013a4:	3720      	adds	r7, #32
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	200085a0 	.word	0x200085a0
 80013b0:	40010000 	.word	0x40010000

080013b4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b088      	sub	sp, #32
 80013b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013ba:	f107 0310 	add.w	r3, r7, #16
 80013be:	2200      	movs	r2, #0
 80013c0:	601a      	str	r2, [r3, #0]
 80013c2:	605a      	str	r2, [r3, #4]
 80013c4:	609a      	str	r2, [r3, #8]
 80013c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013c8:	1d3b      	adds	r3, r7, #4
 80013ca:	2200      	movs	r2, #0
 80013cc:	601a      	str	r2, [r3, #0]
 80013ce:	605a      	str	r2, [r3, #4]
 80013d0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013d2:	4b1e      	ldr	r3, [pc, #120]	; (800144c <MX_TIM2_Init+0x98>)
 80013d4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013d8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80013da:	4b1c      	ldr	r3, [pc, #112]	; (800144c <MX_TIM2_Init+0x98>)
 80013dc:	2200      	movs	r2, #0
 80013de:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013e0:	4b1a      	ldr	r3, [pc, #104]	; (800144c <MX_TIM2_Init+0x98>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80013e6:	4b19      	ldr	r3, [pc, #100]	; (800144c <MX_TIM2_Init+0x98>)
 80013e8:	f04f 32ff 	mov.w	r2, #4294967295
 80013ec:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013ee:	4b17      	ldr	r3, [pc, #92]	; (800144c <MX_TIM2_Init+0x98>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013f4:	4b15      	ldr	r3, [pc, #84]	; (800144c <MX_TIM2_Init+0x98>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80013fa:	4814      	ldr	r0, [pc, #80]	; (800144c <MX_TIM2_Init+0x98>)
 80013fc:	f007 ffba 	bl	8009374 <HAL_TIM_Base_Init>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001406:	f000 fec5 	bl	8002194 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800140a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800140e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001410:	f107 0310 	add.w	r3, r7, #16
 8001414:	4619      	mov	r1, r3
 8001416:	480d      	ldr	r0, [pc, #52]	; (800144c <MX_TIM2_Init+0x98>)
 8001418:	f008 f99c 	bl	8009754 <HAL_TIM_ConfigClockSource>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d001      	beq.n	8001426 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001422:	f000 feb7 	bl	8002194 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001426:	2300      	movs	r3, #0
 8001428:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800142a:	2300      	movs	r3, #0
 800142c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800142e:	1d3b      	adds	r3, r7, #4
 8001430:	4619      	mov	r1, r3
 8001432:	4806      	ldr	r0, [pc, #24]	; (800144c <MX_TIM2_Init+0x98>)
 8001434:	f008 fbba 	bl	8009bac <HAL_TIMEx_MasterConfigSynchronization>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800143e:	f000 fea9 	bl	8002194 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001442:	bf00      	nop
 8001444:	3720      	adds	r7, #32
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	200086b0 	.word	0x200086b0

08001450 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b088      	sub	sp, #32
 8001454:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001456:	f107 0310 	add.w	r3, r7, #16
 800145a:	2200      	movs	r2, #0
 800145c:	601a      	str	r2, [r3, #0]
 800145e:	605a      	str	r2, [r3, #4]
 8001460:	609a      	str	r2, [r3, #8]
 8001462:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001464:	1d3b      	adds	r3, r7, #4
 8001466:	2200      	movs	r2, #0
 8001468:	601a      	str	r2, [r3, #0]
 800146a:	605a      	str	r2, [r3, #4]
 800146c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800146e:	4b1d      	ldr	r3, [pc, #116]	; (80014e4 <MX_TIM3_Init+0x94>)
 8001470:	4a1d      	ldr	r2, [pc, #116]	; (80014e8 <MX_TIM3_Init+0x98>)
 8001472:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001474:	4b1b      	ldr	r3, [pc, #108]	; (80014e4 <MX_TIM3_Init+0x94>)
 8001476:	2200      	movs	r2, #0
 8001478:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800147a:	4b1a      	ldr	r3, [pc, #104]	; (80014e4 <MX_TIM3_Init+0x94>)
 800147c:	2200      	movs	r2, #0
 800147e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001480:	4b18      	ldr	r3, [pc, #96]	; (80014e4 <MX_TIM3_Init+0x94>)
 8001482:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001486:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001488:	4b16      	ldr	r3, [pc, #88]	; (80014e4 <MX_TIM3_Init+0x94>)
 800148a:	2200      	movs	r2, #0
 800148c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800148e:	4b15      	ldr	r3, [pc, #84]	; (80014e4 <MX_TIM3_Init+0x94>)
 8001490:	2200      	movs	r2, #0
 8001492:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001494:	4813      	ldr	r0, [pc, #76]	; (80014e4 <MX_TIM3_Init+0x94>)
 8001496:	f007 ff6d 	bl	8009374 <HAL_TIM_Base_Init>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80014a0:	f000 fe78 	bl	8002194 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014a8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80014aa:	f107 0310 	add.w	r3, r7, #16
 80014ae:	4619      	mov	r1, r3
 80014b0:	480c      	ldr	r0, [pc, #48]	; (80014e4 <MX_TIM3_Init+0x94>)
 80014b2:	f008 f94f 	bl	8009754 <HAL_TIM_ConfigClockSource>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d001      	beq.n	80014c0 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80014bc:	f000 fe6a 	bl	8002194 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014c0:	2300      	movs	r3, #0
 80014c2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014c4:	2300      	movs	r3, #0
 80014c6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80014c8:	1d3b      	adds	r3, r7, #4
 80014ca:	4619      	mov	r1, r3
 80014cc:	4805      	ldr	r0, [pc, #20]	; (80014e4 <MX_TIM3_Init+0x94>)
 80014ce:	f008 fb6d 	bl	8009bac <HAL_TIMEx_MasterConfigSynchronization>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d001      	beq.n	80014dc <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80014d8:	f000 fe5c 	bl	8002194 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80014dc:	bf00      	nop
 80014de:	3720      	adds	r7, #32
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	2000835c 	.word	0x2000835c
 80014e8:	40000400 	.word	0x40000400

080014ec <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b088      	sub	sp, #32
 80014f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014f2:	f107 0310 	add.w	r3, r7, #16
 80014f6:	2200      	movs	r2, #0
 80014f8:	601a      	str	r2, [r3, #0]
 80014fa:	605a      	str	r2, [r3, #4]
 80014fc:	609a      	str	r2, [r3, #8]
 80014fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001500:	1d3b      	adds	r3, r7, #4
 8001502:	2200      	movs	r2, #0
 8001504:	601a      	str	r2, [r3, #0]
 8001506:	605a      	str	r2, [r3, #4]
 8001508:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800150a:	4b1d      	ldr	r3, [pc, #116]	; (8001580 <MX_TIM5_Init+0x94>)
 800150c:	4a1d      	ldr	r2, [pc, #116]	; (8001584 <MX_TIM5_Init+0x98>)
 800150e:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001510:	4b1b      	ldr	r3, [pc, #108]	; (8001580 <MX_TIM5_Init+0x94>)
 8001512:	2200      	movs	r2, #0
 8001514:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001516:	4b1a      	ldr	r3, [pc, #104]	; (8001580 <MX_TIM5_Init+0x94>)
 8001518:	2200      	movs	r2, #0
 800151a:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 800151c:	4b18      	ldr	r3, [pc, #96]	; (8001580 <MX_TIM5_Init+0x94>)
 800151e:	f04f 32ff 	mov.w	r2, #4294967295
 8001522:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001524:	4b16      	ldr	r3, [pc, #88]	; (8001580 <MX_TIM5_Init+0x94>)
 8001526:	2200      	movs	r2, #0
 8001528:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800152a:	4b15      	ldr	r3, [pc, #84]	; (8001580 <MX_TIM5_Init+0x94>)
 800152c:	2200      	movs	r2, #0
 800152e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001530:	4813      	ldr	r0, [pc, #76]	; (8001580 <MX_TIM5_Init+0x94>)
 8001532:	f007 ff1f 	bl	8009374 <HAL_TIM_Base_Init>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 800153c:	f000 fe2a 	bl	8002194 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001540:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001544:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001546:	f107 0310 	add.w	r3, r7, #16
 800154a:	4619      	mov	r1, r3
 800154c:	480c      	ldr	r0, [pc, #48]	; (8001580 <MX_TIM5_Init+0x94>)
 800154e:	f008 f901 	bl	8009754 <HAL_TIM_ConfigClockSource>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d001      	beq.n	800155c <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8001558:	f000 fe1c 	bl	8002194 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800155c:	2300      	movs	r3, #0
 800155e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001560:	2300      	movs	r3, #0
 8001562:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001564:	1d3b      	adds	r3, r7, #4
 8001566:	4619      	mov	r1, r3
 8001568:	4805      	ldr	r0, [pc, #20]	; (8001580 <MX_TIM5_Init+0x94>)
 800156a:	f008 fb1f 	bl	8009bac <HAL_TIMEx_MasterConfigSynchronization>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d001      	beq.n	8001578 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8001574:	f000 fe0e 	bl	8002194 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001578:	bf00      	nop
 800157a:	3720      	adds	r7, #32
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}
 8001580:	200082c4 	.word	0x200082c4
 8001584:	40000c00 	.word	0x40000c00

08001588 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b088      	sub	sp, #32
 800158c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800158e:	f107 0310 	add.w	r3, r7, #16
 8001592:	2200      	movs	r2, #0
 8001594:	601a      	str	r2, [r3, #0]
 8001596:	605a      	str	r2, [r3, #4]
 8001598:	609a      	str	r2, [r3, #8]
 800159a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800159c:	1d3b      	adds	r3, r7, #4
 800159e:	2200      	movs	r2, #0
 80015a0:	601a      	str	r2, [r3, #0]
 80015a2:	605a      	str	r2, [r3, #4]
 80015a4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80015a6:	4b20      	ldr	r3, [pc, #128]	; (8001628 <MX_TIM8_Init+0xa0>)
 80015a8:	4a20      	ldr	r2, [pc, #128]	; (800162c <MX_TIM8_Init+0xa4>)
 80015aa:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80015ac:	4b1e      	ldr	r3, [pc, #120]	; (8001628 <MX_TIM8_Init+0xa0>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015b2:	4b1d      	ldr	r3, [pc, #116]	; (8001628 <MX_TIM8_Init+0xa0>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80015b8:	4b1b      	ldr	r3, [pc, #108]	; (8001628 <MX_TIM8_Init+0xa0>)
 80015ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80015be:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015c0:	4b19      	ldr	r3, [pc, #100]	; (8001628 <MX_TIM8_Init+0xa0>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80015c6:	4b18      	ldr	r3, [pc, #96]	; (8001628 <MX_TIM8_Init+0xa0>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015cc:	4b16      	ldr	r3, [pc, #88]	; (8001628 <MX_TIM8_Init+0xa0>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80015d2:	4815      	ldr	r0, [pc, #84]	; (8001628 <MX_TIM8_Init+0xa0>)
 80015d4:	f007 fece 	bl	8009374 <HAL_TIM_Base_Init>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 80015de:	f000 fdd9 	bl	8002194 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015e6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80015e8:	f107 0310 	add.w	r3, r7, #16
 80015ec:	4619      	mov	r1, r3
 80015ee:	480e      	ldr	r0, [pc, #56]	; (8001628 <MX_TIM8_Init+0xa0>)
 80015f0:	f008 f8b0 	bl	8009754 <HAL_TIM_ConfigClockSource>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 80015fa:	f000 fdcb 	bl	8002194 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015fe:	2300      	movs	r3, #0
 8001600:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001602:	2300      	movs	r3, #0
 8001604:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001606:	2300      	movs	r3, #0
 8001608:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800160a:	1d3b      	adds	r3, r7, #4
 800160c:	4619      	mov	r1, r3
 800160e:	4806      	ldr	r0, [pc, #24]	; (8001628 <MX_TIM8_Init+0xa0>)
 8001610:	f008 facc 	bl	8009bac <HAL_TIMEx_MasterConfigSynchronization>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 800161a:	f000 fdbb 	bl	8002194 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800161e:	bf00      	nop
 8001620:	3720      	adds	r7, #32
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	2000802c 	.word	0x2000802c
 800162c:	40010400 	.word	0x40010400

08001630 <MX_UART7_Init>:
  * @brief UART7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART7_Init(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8001634:	4b14      	ldr	r3, [pc, #80]	; (8001688 <MX_UART7_Init+0x58>)
 8001636:	4a15      	ldr	r2, [pc, #84]	; (800168c <MX_UART7_Init+0x5c>)
 8001638:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 800163a:	4b13      	ldr	r3, [pc, #76]	; (8001688 <MX_UART7_Init+0x58>)
 800163c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001640:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8001642:	4b11      	ldr	r3, [pc, #68]	; (8001688 <MX_UART7_Init+0x58>)
 8001644:	2200      	movs	r2, #0
 8001646:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8001648:	4b0f      	ldr	r3, [pc, #60]	; (8001688 <MX_UART7_Init+0x58>)
 800164a:	2200      	movs	r2, #0
 800164c:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 800164e:	4b0e      	ldr	r3, [pc, #56]	; (8001688 <MX_UART7_Init+0x58>)
 8001650:	2200      	movs	r2, #0
 8001652:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8001654:	4b0c      	ldr	r3, [pc, #48]	; (8001688 <MX_UART7_Init+0x58>)
 8001656:	220c      	movs	r2, #12
 8001658:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800165a:	4b0b      	ldr	r3, [pc, #44]	; (8001688 <MX_UART7_Init+0x58>)
 800165c:	2200      	movs	r2, #0
 800165e:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8001660:	4b09      	ldr	r3, [pc, #36]	; (8001688 <MX_UART7_Init+0x58>)
 8001662:	2200      	movs	r2, #0
 8001664:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001666:	4b08      	ldr	r3, [pc, #32]	; (8001688 <MX_UART7_Init+0x58>)
 8001668:	2200      	movs	r2, #0
 800166a:	621a      	str	r2, [r3, #32]
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800166c:	4b06      	ldr	r3, [pc, #24]	; (8001688 <MX_UART7_Init+0x58>)
 800166e:	2200      	movs	r2, #0
 8001670:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8001672:	4805      	ldr	r0, [pc, #20]	; (8001688 <MX_UART7_Init+0x58>)
 8001674:	f008 fb46 	bl	8009d04 <HAL_UART_Init>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d001      	beq.n	8001682 <MX_UART7_Init+0x52>
  {
    Error_Handler();
 800167e:	f000 fd89 	bl	8002194 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 8001682:	bf00      	nop
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	20007fa4 	.word	0x20007fa4
 800168c:	40007800 	.word	0x40007800

08001690 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001694:	4b14      	ldr	r3, [pc, #80]	; (80016e8 <MX_USART1_UART_Init+0x58>)
 8001696:	4a15      	ldr	r2, [pc, #84]	; (80016ec <MX_USART1_UART_Init+0x5c>)
 8001698:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800169a:	4b13      	ldr	r3, [pc, #76]	; (80016e8 <MX_USART1_UART_Init+0x58>)
 800169c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016a0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80016a2:	4b11      	ldr	r3, [pc, #68]	; (80016e8 <MX_USART1_UART_Init+0x58>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80016a8:	4b0f      	ldr	r3, [pc, #60]	; (80016e8 <MX_USART1_UART_Init+0x58>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80016ae:	4b0e      	ldr	r3, [pc, #56]	; (80016e8 <MX_USART1_UART_Init+0x58>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80016b4:	4b0c      	ldr	r3, [pc, #48]	; (80016e8 <MX_USART1_UART_Init+0x58>)
 80016b6:	220c      	movs	r2, #12
 80016b8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016ba:	4b0b      	ldr	r3, [pc, #44]	; (80016e8 <MX_USART1_UART_Init+0x58>)
 80016bc:	2200      	movs	r2, #0
 80016be:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80016c0:	4b09      	ldr	r3, [pc, #36]	; (80016e8 <MX_USART1_UART_Init+0x58>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016c6:	4b08      	ldr	r3, [pc, #32]	; (80016e8 <MX_USART1_UART_Init+0x58>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016cc:	4b06      	ldr	r3, [pc, #24]	; (80016e8 <MX_USART1_UART_Init+0x58>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80016d2:	4805      	ldr	r0, [pc, #20]	; (80016e8 <MX_USART1_UART_Init+0x58>)
 80016d4:	f008 fb16 	bl	8009d04 <HAL_UART_Init>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d001      	beq.n	80016e2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80016de:	f000 fd59 	bl	8002194 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80016e2:	bf00      	nop
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	200084e4 	.word	0x200084e4
 80016ec:	40011000 	.word	0x40011000

080016f0 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80016f4:	4b14      	ldr	r3, [pc, #80]	; (8001748 <MX_USART6_UART_Init+0x58>)
 80016f6:	4a15      	ldr	r2, [pc, #84]	; (800174c <MX_USART6_UART_Init+0x5c>)
 80016f8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80016fa:	4b13      	ldr	r3, [pc, #76]	; (8001748 <MX_USART6_UART_Init+0x58>)
 80016fc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001700:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001702:	4b11      	ldr	r3, [pc, #68]	; (8001748 <MX_USART6_UART_Init+0x58>)
 8001704:	2200      	movs	r2, #0
 8001706:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001708:	4b0f      	ldr	r3, [pc, #60]	; (8001748 <MX_USART6_UART_Init+0x58>)
 800170a:	2200      	movs	r2, #0
 800170c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800170e:	4b0e      	ldr	r3, [pc, #56]	; (8001748 <MX_USART6_UART_Init+0x58>)
 8001710:	2200      	movs	r2, #0
 8001712:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001714:	4b0c      	ldr	r3, [pc, #48]	; (8001748 <MX_USART6_UART_Init+0x58>)
 8001716:	220c      	movs	r2, #12
 8001718:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800171a:	4b0b      	ldr	r3, [pc, #44]	; (8001748 <MX_USART6_UART_Init+0x58>)
 800171c:	2200      	movs	r2, #0
 800171e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001720:	4b09      	ldr	r3, [pc, #36]	; (8001748 <MX_USART6_UART_Init+0x58>)
 8001722:	2200      	movs	r2, #0
 8001724:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001726:	4b08      	ldr	r3, [pc, #32]	; (8001748 <MX_USART6_UART_Init+0x58>)
 8001728:	2200      	movs	r2, #0
 800172a:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800172c:	4b06      	ldr	r3, [pc, #24]	; (8001748 <MX_USART6_UART_Init+0x58>)
 800172e:	2200      	movs	r2, #0
 8001730:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001732:	4805      	ldr	r0, [pc, #20]	; (8001748 <MX_USART6_UART_Init+0x58>)
 8001734:	f008 fae6 	bl	8009d04 <HAL_UART_Init>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d001      	beq.n	8001742 <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 800173e:	f000 fd29 	bl	8002194 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001742:	bf00      	nop
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	200085ec 	.word	0x200085ec
 800174c:	40011400 	.word	0x40011400

08001750 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b088      	sub	sp, #32
 8001754:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8001756:	1d3b      	adds	r3, r7, #4
 8001758:	2200      	movs	r2, #0
 800175a:	601a      	str	r2, [r3, #0]
 800175c:	605a      	str	r2, [r3, #4]
 800175e:	609a      	str	r2, [r3, #8]
 8001760:	60da      	str	r2, [r3, #12]
 8001762:	611a      	str	r2, [r3, #16]
 8001764:	615a      	str	r2, [r3, #20]
 8001766:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001768:	4b1f      	ldr	r3, [pc, #124]	; (80017e8 <MX_FMC_Init+0x98>)
 800176a:	4a20      	ldr	r2, [pc, #128]	; (80017ec <MX_FMC_Init+0x9c>)
 800176c:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 800176e:	4b1e      	ldr	r3, [pc, #120]	; (80017e8 <MX_FMC_Init+0x98>)
 8001770:	2200      	movs	r2, #0
 8001772:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001774:	4b1c      	ldr	r3, [pc, #112]	; (80017e8 <MX_FMC_Init+0x98>)
 8001776:	2200      	movs	r2, #0
 8001778:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 800177a:	4b1b      	ldr	r3, [pc, #108]	; (80017e8 <MX_FMC_Init+0x98>)
 800177c:	2204      	movs	r2, #4
 800177e:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8001780:	4b19      	ldr	r3, [pc, #100]	; (80017e8 <MX_FMC_Init+0x98>)
 8001782:	2210      	movs	r2, #16
 8001784:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001786:	4b18      	ldr	r3, [pc, #96]	; (80017e8 <MX_FMC_Init+0x98>)
 8001788:	2240      	movs	r2, #64	; 0x40
 800178a:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 800178c:	4b16      	ldr	r3, [pc, #88]	; (80017e8 <MX_FMC_Init+0x98>)
 800178e:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8001792:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001794:	4b14      	ldr	r3, [pc, #80]	; (80017e8 <MX_FMC_Init+0x98>)
 8001796:	2200      	movs	r2, #0
 8001798:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 800179a:	4b13      	ldr	r3, [pc, #76]	; (80017e8 <MX_FMC_Init+0x98>)
 800179c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80017a0:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 80017a2:	4b11      	ldr	r3, [pc, #68]	; (80017e8 <MX_FMC_Init+0x98>)
 80017a4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80017a8:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 80017aa:	4b0f      	ldr	r3, [pc, #60]	; (80017e8 <MX_FMC_Init+0x98>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 80017b0:	2302      	movs	r3, #2
 80017b2:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 80017b4:	2307      	movs	r3, #7
 80017b6:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 80017b8:	2304      	movs	r3, #4
 80017ba:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 80017bc:	2307      	movs	r3, #7
 80017be:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 80017c0:	2303      	movs	r3, #3
 80017c2:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 80017c4:	2302      	movs	r3, #2
 80017c6:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 80017c8:	2302      	movs	r3, #2
 80017ca:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 80017cc:	1d3b      	adds	r3, r7, #4
 80017ce:	4619      	mov	r1, r3
 80017d0:	4805      	ldr	r0, [pc, #20]	; (80017e8 <MX_FMC_Init+0x98>)
 80017d2:	f007 fc93 	bl	80090fc <HAL_SDRAM_Init>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d001      	beq.n	80017e0 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 80017dc:	f000 fcda 	bl	8002194 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 80017e0:	bf00      	nop
 80017e2:	3720      	adds	r7, #32
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	20008748 	.word	0x20008748
 80017ec:	a0000140 	.word	0xa0000140

080017f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b090      	sub	sp, #64	; 0x40
 80017f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80017fa:	2200      	movs	r2, #0
 80017fc:	601a      	str	r2, [r3, #0]
 80017fe:	605a      	str	r2, [r3, #4]
 8001800:	609a      	str	r2, [r3, #8]
 8001802:	60da      	str	r2, [r3, #12]
 8001804:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001806:	4baf      	ldr	r3, [pc, #700]	; (8001ac4 <MX_GPIO_Init+0x2d4>)
 8001808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180a:	4aae      	ldr	r2, [pc, #696]	; (8001ac4 <MX_GPIO_Init+0x2d4>)
 800180c:	f043 0310 	orr.w	r3, r3, #16
 8001810:	6313      	str	r3, [r2, #48]	; 0x30
 8001812:	4bac      	ldr	r3, [pc, #688]	; (8001ac4 <MX_GPIO_Init+0x2d4>)
 8001814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001816:	f003 0310 	and.w	r3, r3, #16
 800181a:	62bb      	str	r3, [r7, #40]	; 0x28
 800181c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800181e:	4ba9      	ldr	r3, [pc, #676]	; (8001ac4 <MX_GPIO_Init+0x2d4>)
 8001820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001822:	4aa8      	ldr	r2, [pc, #672]	; (8001ac4 <MX_GPIO_Init+0x2d4>)
 8001824:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001828:	6313      	str	r3, [r2, #48]	; 0x30
 800182a:	4ba6      	ldr	r3, [pc, #664]	; (8001ac4 <MX_GPIO_Init+0x2d4>)
 800182c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800182e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001832:	627b      	str	r3, [r7, #36]	; 0x24
 8001834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001836:	4ba3      	ldr	r3, [pc, #652]	; (8001ac4 <MX_GPIO_Init+0x2d4>)
 8001838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183a:	4aa2      	ldr	r2, [pc, #648]	; (8001ac4 <MX_GPIO_Init+0x2d4>)
 800183c:	f043 0302 	orr.w	r3, r3, #2
 8001840:	6313      	str	r3, [r2, #48]	; 0x30
 8001842:	4ba0      	ldr	r3, [pc, #640]	; (8001ac4 <MX_GPIO_Init+0x2d4>)
 8001844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001846:	f003 0302 	and.w	r3, r3, #2
 800184a:	623b      	str	r3, [r7, #32]
 800184c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800184e:	4b9d      	ldr	r3, [pc, #628]	; (8001ac4 <MX_GPIO_Init+0x2d4>)
 8001850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001852:	4a9c      	ldr	r2, [pc, #624]	; (8001ac4 <MX_GPIO_Init+0x2d4>)
 8001854:	f043 0308 	orr.w	r3, r3, #8
 8001858:	6313      	str	r3, [r2, #48]	; 0x30
 800185a:	4b9a      	ldr	r3, [pc, #616]	; (8001ac4 <MX_GPIO_Init+0x2d4>)
 800185c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185e:	f003 0308 	and.w	r3, r3, #8
 8001862:	61fb      	str	r3, [r7, #28]
 8001864:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001866:	4b97      	ldr	r3, [pc, #604]	; (8001ac4 <MX_GPIO_Init+0x2d4>)
 8001868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800186a:	4a96      	ldr	r2, [pc, #600]	; (8001ac4 <MX_GPIO_Init+0x2d4>)
 800186c:	f043 0304 	orr.w	r3, r3, #4
 8001870:	6313      	str	r3, [r2, #48]	; 0x30
 8001872:	4b94      	ldr	r3, [pc, #592]	; (8001ac4 <MX_GPIO_Init+0x2d4>)
 8001874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001876:	f003 0304 	and.w	r3, r3, #4
 800187a:	61bb      	str	r3, [r7, #24]
 800187c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800187e:	4b91      	ldr	r3, [pc, #580]	; (8001ac4 <MX_GPIO_Init+0x2d4>)
 8001880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001882:	4a90      	ldr	r2, [pc, #576]	; (8001ac4 <MX_GPIO_Init+0x2d4>)
 8001884:	f043 0301 	orr.w	r3, r3, #1
 8001888:	6313      	str	r3, [r2, #48]	; 0x30
 800188a:	4b8e      	ldr	r3, [pc, #568]	; (8001ac4 <MX_GPIO_Init+0x2d4>)
 800188c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188e:	f003 0301 	and.w	r3, r3, #1
 8001892:	617b      	str	r3, [r7, #20]
 8001894:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001896:	4b8b      	ldr	r3, [pc, #556]	; (8001ac4 <MX_GPIO_Init+0x2d4>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189a:	4a8a      	ldr	r2, [pc, #552]	; (8001ac4 <MX_GPIO_Init+0x2d4>)
 800189c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018a0:	6313      	str	r3, [r2, #48]	; 0x30
 80018a2:	4b88      	ldr	r3, [pc, #544]	; (8001ac4 <MX_GPIO_Init+0x2d4>)
 80018a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80018aa:	613b      	str	r3, [r7, #16]
 80018ac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80018ae:	4b85      	ldr	r3, [pc, #532]	; (8001ac4 <MX_GPIO_Init+0x2d4>)
 80018b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b2:	4a84      	ldr	r2, [pc, #528]	; (8001ac4 <MX_GPIO_Init+0x2d4>)
 80018b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018b8:	6313      	str	r3, [r2, #48]	; 0x30
 80018ba:	4b82      	ldr	r3, [pc, #520]	; (8001ac4 <MX_GPIO_Init+0x2d4>)
 80018bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018c2:	60fb      	str	r3, [r7, #12]
 80018c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 80018c6:	4b7f      	ldr	r3, [pc, #508]	; (8001ac4 <MX_GPIO_Init+0x2d4>)
 80018c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ca:	4a7e      	ldr	r2, [pc, #504]	; (8001ac4 <MX_GPIO_Init+0x2d4>)
 80018cc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80018d0:	6313      	str	r3, [r2, #48]	; 0x30
 80018d2:	4b7c      	ldr	r3, [pc, #496]	; (8001ac4 <MX_GPIO_Init+0x2d4>)
 80018d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018da:	60bb      	str	r3, [r7, #8]
 80018dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80018de:	4b79      	ldr	r3, [pc, #484]	; (8001ac4 <MX_GPIO_Init+0x2d4>)
 80018e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e2:	4a78      	ldr	r2, [pc, #480]	; (8001ac4 <MX_GPIO_Init+0x2d4>)
 80018e4:	f043 0320 	orr.w	r3, r3, #32
 80018e8:	6313      	str	r3, [r2, #48]	; 0x30
 80018ea:	4b76      	ldr	r3, [pc, #472]	; (8001ac4 <MX_GPIO_Init+0x2d4>)
 80018ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ee:	f003 0320 	and.w	r3, r3, #32
 80018f2:	607b      	str	r3, [r7, #4]
 80018f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018f6:	4b73      	ldr	r3, [pc, #460]	; (8001ac4 <MX_GPIO_Init+0x2d4>)
 80018f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018fa:	4a72      	ldr	r2, [pc, #456]	; (8001ac4 <MX_GPIO_Init+0x2d4>)
 80018fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001900:	6313      	str	r3, [r2, #48]	; 0x30
 8001902:	4b70      	ldr	r3, [pc, #448]	; (8001ac4 <MX_GPIO_Init+0x2d4>)
 8001904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001906:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800190a:	603b      	str	r3, [r7, #0]
 800190c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED14_Pin|LED15_Pin, GPIO_PIN_RESET);
 800190e:	2200      	movs	r2, #0
 8001910:	2160      	movs	r1, #96	; 0x60
 8001912:	486d      	ldr	r0, [pc, #436]	; (8001ac8 <MX_GPIO_Init+0x2d8>)
 8001914:	f004 fd20 	bl	8006358 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001918:	2201      	movs	r2, #1
 800191a:	2120      	movs	r1, #32
 800191c:	486b      	ldr	r0, [pc, #428]	; (8001acc <MX_GPIO_Init+0x2dc>)
 800191e:	f004 fd1b 	bl	8006358 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED16_GPIO_Port, LED16_Pin, GPIO_PIN_RESET);
 8001922:	2200      	movs	r2, #0
 8001924:	2108      	movs	r1, #8
 8001926:	4869      	ldr	r0, [pc, #420]	; (8001acc <MX_GPIO_Init+0x2dc>)
 8001928:	f004 fd16 	bl	8006358 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 800192c:	2201      	movs	r2, #1
 800192e:	2108      	movs	r1, #8
 8001930:	4867      	ldr	r0, [pc, #412]	; (8001ad0 <MX_GPIO_Init+0x2e0>)
 8001932:	f004 fd11 	bl	8006358 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 8001936:	2201      	movs	r2, #1
 8001938:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800193c:	4865      	ldr	r0, [pc, #404]	; (8001ad4 <MX_GPIO_Init+0x2e4>)
 800193e:	f004 fd0b 	bl	8006358 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LED13_Pin|LED17_Pin|LED11_Pin|LED12_Pin
 8001942:	2200      	movs	r2, #0
 8001944:	f645 6140 	movw	r1, #24128	; 0x5e40
 8001948:	4863      	ldr	r0, [pc, #396]	; (8001ad8 <MX_GPIO_Init+0x2e8>)
 800194a:	f004 fd05 	bl	8006358 <HAL_GPIO_WritePin>
                          |LED2_Pin|LED18_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 800194e:	2200      	movs	r2, #0
 8001950:	21c8      	movs	r1, #200	; 0xc8
 8001952:	4862      	ldr	r0, [pc, #392]	; (8001adc <MX_GPIO_Init+0x2ec>)
 8001954:	f004 fd00 	bl	8006358 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 8001958:	2308      	movs	r3, #8
 800195a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800195c:	2300      	movs	r3, #0
 800195e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001960:	2300      	movs	r3, #0
 8001962:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001964:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001968:	4619      	mov	r1, r3
 800196a:	4857      	ldr	r0, [pc, #348]	; (8001ac8 <MX_GPIO_Init+0x2d8>)
 800196c:	f004 fa3c 	bl	8005de8 <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_D2_Pin */
  GPIO_InitStruct.Pin = QSPI_D2_Pin;
 8001970:	2304      	movs	r3, #4
 8001972:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001974:	2302      	movs	r3, #2
 8001976:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001978:	2300      	movs	r3, #0
 800197a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800197c:	2303      	movs	r3, #3
 800197e:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001980:	2309      	movs	r3, #9
 8001982:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 8001984:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001988:	4619      	mov	r1, r3
 800198a:	484f      	ldr	r0, [pc, #316]	; (8001ac8 <MX_GPIO_Init+0x2d8>)
 800198c:	f004 fa2c 	bl	8005de8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TXD1_Pin RMII_TXD0_Pin RMII_TX_EN_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 8001990:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 8001994:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001996:	2302      	movs	r3, #2
 8001998:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199a:	2300      	movs	r3, #0
 800199c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800199e:	2303      	movs	r3, #3
 80019a0:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80019a2:	230b      	movs	r3, #11
 80019a4:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80019a6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80019aa:	4619      	mov	r1, r3
 80019ac:	484b      	ldr	r0, [pc, #300]	; (8001adc <MX_GPIO_Init+0x2ec>)
 80019ae:	f004 fa1b 	bl	8005de8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D2_Pin
                           ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D2_Pin
 80019b2:	f643 0323 	movw	r3, #14371	; 0x3823
 80019b6:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019b8:	2302      	movs	r3, #2
 80019ba:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019bc:	2300      	movs	r3, #0
 80019be:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019c0:	2303      	movs	r3, #3
 80019c2:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80019c4:	230a      	movs	r3, #10
 80019c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019c8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80019cc:	4619      	mov	r1, r3
 80019ce:	4844      	ldr	r0, [pc, #272]	; (8001ae0 <MX_GPIO_Init+0x2f0>)
 80019d0:	f004 fa0a 	bl	8005de8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPDIF_RX0_Pin */
  GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 80019d4:	2380      	movs	r3, #128	; 0x80
 80019d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019d8:	2302      	movs	r3, #2
 80019da:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019dc:	2300      	movs	r3, #0
 80019de:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019e0:	2300      	movs	r3, #0
 80019e2:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 80019e4:	2308      	movs	r3, #8
 80019e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 80019e8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80019ec:	4619      	mov	r1, r3
 80019ee:	4837      	ldr	r0, [pc, #220]	; (8001acc <MX_GPIO_Init+0x2dc>)
 80019f0:	f004 f9fa 	bl	8005de8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDMMC_CK_Pin SDMMC_D3_Pin SDMMC_D2_Pin PC9
                           PC8 */
  GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 80019f4:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80019f8:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019fa:	2302      	movs	r3, #2
 80019fc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fe:	2300      	movs	r3, #0
 8001a00:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a02:	2303      	movs	r3, #3
 8001a04:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001a06:	230c      	movs	r3, #12
 8001a08:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a0a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a0e:	4619      	mov	r1, r3
 8001a10:	4834      	ldr	r0, [pc, #208]	; (8001ae4 <MX_GPIO_Init+0x2f4>)
 8001a12:	f004 f9e9 	bl	8005de8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA15 PA8 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_6;
 8001a16:	f248 1340 	movw	r3, #33088	; 0x8140
 8001a1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a20:	2300      	movs	r3, #0
 8001a22:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a24:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a28:	4619      	mov	r1, r3
 8001a2a:	482f      	ldr	r0, [pc, #188]	; (8001ae8 <MX_GPIO_Init+0x2f8>)
 8001a2c:	f004 f9dc 	bl	8005de8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED14_Pin LED15_Pin */
  GPIO_InitStruct.Pin = LED14_Pin|LED15_Pin;
 8001a30:	2360      	movs	r3, #96	; 0x60
 8001a32:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a34:	2301      	movs	r3, #1
 8001a36:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a40:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a44:	4619      	mov	r1, r3
 8001a46:	4820      	ldr	r0, [pc, #128]	; (8001ac8 <MX_GPIO_Init+0x2d8>)
 8001a48:	f004 f9ce 	bl	8005de8 <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_NCS_Pin */
  GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 8001a4c:	2340      	movs	r3, #64	; 0x40
 8001a4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a50:	2302      	movs	r3, #2
 8001a52:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a54:	2300      	movs	r3, #0
 8001a56:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a58:	2303      	movs	r3, #3
 8001a5a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001a5c:	230a      	movs	r3, #10
 8001a5e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 8001a60:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a64:	4619      	mov	r1, r3
 8001a66:	481e      	ldr	r0, [pc, #120]	; (8001ae0 <MX_GPIO_Init+0x2f0>)
 8001a68:	f004 f9be 	bl	8005de8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8001a6c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a70:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a72:	2300      	movs	r3, #0
 8001a74:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a76:	2300      	movs	r3, #0
 8001a78:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001a7a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a7e:	4619      	mov	r1, r3
 8001a80:	481a      	ldr	r0, [pc, #104]	; (8001aec <MX_GPIO_Init+0x2fc>)
 8001a82:	f004 f9b1 	bl	8005de8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 8001a86:	2340      	movs	r3, #64	; 0x40
 8001a88:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001a8a:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001a8e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a90:	2300      	movs	r3, #0
 8001a92:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8001a94:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a98:	4619      	mov	r1, r3
 8001a9a:	480c      	ldr	r0, [pc, #48]	; (8001acc <MX_GPIO_Init+0x2dc>)
 8001a9c:	f004 f9a4 	bl	8005de8 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_P_Pin OTG_FS_N_Pin */
  GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin;
 8001aa0:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001aa4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa6:	2302      	movs	r3, #2
 8001aa8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aae:	2303      	movs	r3, #3
 8001ab0:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001ab2:	230a      	movs	r3, #10
 8001ab4:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ab6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001aba:	4619      	mov	r1, r3
 8001abc:	480a      	ldr	r0, [pc, #40]	; (8001ae8 <MX_GPIO_Init+0x2f8>)
 8001abe:	f004 f993 	bl	8005de8 <HAL_GPIO_Init>
 8001ac2:	e015      	b.n	8001af0 <MX_GPIO_Init+0x300>
 8001ac4:	40023800 	.word	0x40023800
 8001ac8:	40021000 	.word	0x40021000
 8001acc:	40020c00 	.word	0x40020c00
 8001ad0:	40022800 	.word	0x40022800
 8001ad4:	40022000 	.word	0x40022000
 8001ad8:	40021c00 	.word	0x40021c00
 8001adc:	40021800 	.word	0x40021800
 8001ae0:	40020400 	.word	0x40020400
 8001ae4:	40020800 	.word	0x40020800
 8001ae8:	40020000 	.word	0x40020000
 8001aec:	40022400 	.word	0x40022400

  /*Configure GPIO pins : SAI2_MCLKA_Pin SAI2_SCKA_Pin SAI2_FSA_Pin SAI2_SDA_Pin */
  GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 8001af0:	23f0      	movs	r3, #240	; 0xf0
 8001af2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af4:	2302      	movs	r3, #2
 8001af6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af8:	2300      	movs	r3, #0
 8001afa:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001afc:	2300      	movs	r3, #0
 8001afe:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8001b00:	230a      	movs	r3, #10
 8001b02:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001b04:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b08:	4619      	mov	r1, r3
 8001b0a:	4895      	ldr	r0, [pc, #596]	; (8001d60 <MX_GPIO_Init+0x570>)
 8001b0c:	f004 f96c 	bl	8005de8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SAI2_SDB_Pin */
  GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 8001b10:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b14:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b16:	2302      	movs	r3, #2
 8001b18:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8001b22:	230a      	movs	r3, #10
 8001b24:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8001b26:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b2a:	4619      	mov	r1, r3
 8001b2c:	488d      	ldr	r0, [pc, #564]	; (8001d64 <MX_GPIO_Init+0x574>)
 8001b2e:	f004 f95b 	bl	8005de8 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin LED16_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|LED16_Pin;
 8001b32:	2328      	movs	r3, #40	; 0x28
 8001b34:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b36:	2301      	movs	r3, #1
 8001b38:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b42:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b46:	4619      	mov	r1, r3
 8001b48:	4887      	ldr	r0, [pc, #540]	; (8001d68 <MX_GPIO_Init+0x578>)
 8001b4a:	f004 f94d 	bl	8005de8 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8001b4e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b52:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b54:	2300      	movs	r3, #0
 8001b56:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8001b5c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b60:	4619      	mov	r1, r3
 8001b62:	4882      	ldr	r0, [pc, #520]	; (8001d6c <MX_GPIO_Init+0x57c>)
 8001b64:	f004 f940 	bl	8005de8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8001b68:	2308      	movs	r3, #8
 8001b6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b70:	2300      	movs	r3, #0
 8001b72:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b74:	2300      	movs	r3, #0
 8001b76:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8001b78:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	487c      	ldr	r0, [pc, #496]	; (8001d70 <MX_GPIO_Init+0x580>)
 8001b80:	f004 f932 	bl	8005de8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG9 RMII_RXER_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_9|RMII_RXER_Pin;
 8001b84:	f44f 7301 	mov.w	r3, #516	; 0x204
 8001b88:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001b92:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b96:	4619      	mov	r1, r3
 8001b98:	4872      	ldr	r0, [pc, #456]	; (8001d64 <MX_GPIO_Init+0x574>)
 8001b9a:	f004 f925 	bl	8005de8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001b9e:	2310      	movs	r3, #16
 8001ba0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001baa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001bae:	4619      	mov	r1, r3
 8001bb0:	486d      	ldr	r0, [pc, #436]	; (8001d68 <MX_GPIO_Init+0x578>)
 8001bb2:	f004 f919 	bl	8005de8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDMMC_CMD_Pin */
  GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 8001bb6:	2304      	movs	r3, #4
 8001bb8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bba:	2302      	movs	r3, #2
 8001bbc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bc2:	2303      	movs	r3, #3
 8001bc4:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001bc6:	230c      	movs	r3, #12
 8001bc8:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 8001bca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001bce:	4619      	mov	r1, r3
 8001bd0:	4865      	ldr	r0, [pc, #404]	; (8001d68 <MX_GPIO_Init+0x578>)
 8001bd2:	f004 f909 	bl	8005de8 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin PH13 NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|GPIO_PIN_13|NC2_Pin;
 8001bd6:	f24a 0304 	movw	r3, #40964	; 0xa004
 8001bda:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be0:	2300      	movs	r3, #0
 8001be2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001be4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001be8:	4619      	mov	r1, r3
 8001bea:	4862      	ldr	r0, [pc, #392]	; (8001d74 <MX_GPIO_Init+0x584>)
 8001bec:	f004 f8fc 	bl	8005de8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_DISP_Pin */
  GPIO_InitStruct.Pin = LCD_DISP_Pin;
 8001bf0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bf4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LCD_DISP_GPIO_Port, &GPIO_InitStruct);
 8001c02:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c06:	4619      	mov	r1, r3
 8001c08:	4855      	ldr	r0, [pc, #340]	; (8001d60 <MX_GPIO_Init+0x570>)
 8001c0a:	f004 f8ed 	bl	8005de8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED13_Pin LED17_Pin LED11_Pin LED12_Pin
                           LED2_Pin LED18_Pin */
  GPIO_InitStruct.Pin = LED13_Pin|LED17_Pin|LED11_Pin|LED12_Pin
 8001c0e:	f645 6340 	movw	r3, #24128	; 0x5e40
 8001c12:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |LED2_Pin|LED18_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c14:	2301      	movs	r3, #1
 8001c16:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001c20:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c24:	4619      	mov	r1, r3
 8001c26:	4853      	ldr	r0, [pc, #332]	; (8001d74 <MX_GPIO_Init+0x584>)
 8001c28:	f004 f8de 	bl	8005de8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8001c2c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c30:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c32:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001c36:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8001c3c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c40:	4619      	mov	r1, r3
 8001c42:	4847      	ldr	r0, [pc, #284]	; (8001d60 <MX_GPIO_Init+0x570>)
 8001c44:	f004 f8d0 	bl	8005de8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8001c48:	2310      	movs	r3, #16
 8001c4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c4c:	2302      	movs	r3, #2
 8001c4e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c50:	2300      	movs	r3, #0
 8001c52:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c54:	2303      	movs	r3, #3
 8001c56:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001c58:	230a      	movs	r3, #10
 8001c5a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8001c5c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c60:	4619      	mov	r1, r3
 8001c62:	4844      	ldr	r0, [pc, #272]	; (8001d74 <MX_GPIO_Init+0x584>)
 8001c64:	f004 f8c0 	bl	8005de8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8001c68:	23c8      	movs	r3, #200	; 0xc8
 8001c6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c70:	2300      	movs	r3, #0
 8001c72:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c74:	2300      	movs	r3, #0
 8001c76:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001c78:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	4839      	ldr	r0, [pc, #228]	; (8001d64 <MX_GPIO_Init+0x574>)
 8001c80:	f004 f8b2 	bl	8005de8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8001c84:	2305      	movs	r3, #5
 8001c86:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c88:	2302      	movs	r3, #2
 8001c8a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c90:	2303      	movs	r3, #3
 8001c92:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001c94:	230a      	movs	r3, #10
 8001c96:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c98:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	4833      	ldr	r0, [pc, #204]	; (8001d6c <MX_GPIO_Init+0x57c>)
 8001ca0:	f004 f8a2 	bl	8005de8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001ca4:	2332      	movs	r3, #50	; 0x32
 8001ca6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ca8:	2302      	movs	r3, #2
 8001caa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cac:	2300      	movs	r3, #0
 8001cae:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cb0:	2303      	movs	r3, #3
 8001cb2:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001cb4:	230b      	movs	r3, #11
 8001cb6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cb8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	482b      	ldr	r0, [pc, #172]	; (8001d6c <MX_GPIO_Init+0x57c>)
 8001cc0:	f004 f892 	bl	8005de8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001cc4:	2304      	movs	r3, #4
 8001cc6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cc8:	2302      	movs	r3, #2
 8001cca:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cd0:	2303      	movs	r3, #3
 8001cd2:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001cd4:	2309      	movs	r3, #9
 8001cd6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cd8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001cdc:	4619      	mov	r1, r3
 8001cde:	4826      	ldr	r0, [pc, #152]	; (8001d78 <MX_GPIO_Init+0x588>)
 8001ce0:	f004 f882 	bl	8005de8 <HAL_GPIO_Init>

  /*Configure GPIO pins : QSPI_D1_Pin QSPI_D3_Pin QSPI_D0_Pin */
  GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 8001ce4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001ce8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cea:	2302      	movs	r3, #2
 8001cec:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001cf6:	2309      	movs	r3, #9
 8001cf8:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001cfa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001cfe:	4619      	mov	r1, r3
 8001d00:	4819      	ldr	r0, [pc, #100]	; (8001d68 <MX_GPIO_Init+0x578>)
 8001d02:	f004 f871 	bl	8005de8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001d06:	2386      	movs	r3, #134	; 0x86
 8001d08:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d0a:	2302      	movs	r3, #2
 8001d0c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d12:	2303      	movs	r3, #3
 8001d14:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001d16:	230b      	movs	r3, #11
 8001d18:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d1a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d1e:	4619      	mov	r1, r3
 8001d20:	4816      	ldr	r0, [pc, #88]	; (8001d7c <MX_GPIO_Init+0x58c>)
 8001d22:	f004 f861 	bl	8005de8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8001d26:	2328      	movs	r3, #40	; 0x28
 8001d28:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d2a:	2302      	movs	r3, #2
 8001d2c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d32:	2303      	movs	r3, #3
 8001d34:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001d36:	230a      	movs	r3, #10
 8001d38:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d3a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d3e:	4619      	mov	r1, r3
 8001d40:	480e      	ldr	r0, [pc, #56]	; (8001d7c <MX_GPIO_Init+0x58c>)
 8001d42:	f004 f851 	bl	8005de8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001d46:	2200      	movs	r2, #0
 8001d48:	2105      	movs	r1, #5
 8001d4a:	2028      	movs	r0, #40	; 0x28
 8001d4c:	f003 f956 	bl	8004ffc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001d50:	2028      	movs	r0, #40	; 0x28
 8001d52:	f003 f96f 	bl	8005034 <HAL_NVIC_EnableIRQ>

}
 8001d56:	bf00      	nop
 8001d58:	3740      	adds	r7, #64	; 0x40
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	40022000 	.word	0x40022000
 8001d64:	40021800 	.word	0x40021800
 8001d68:	40020c00 	.word	0x40020c00
 8001d6c:	40020800 	.word	0x40020800
 8001d70:	40022800 	.word	0x40022800
 8001d74:	40021c00 	.word	0x40021c00
 8001d78:	40020400 	.word	0x40020400
 8001d7c:	40020000 	.word	0x40020000

08001d80 <HAL_GPIO_EXTI_Callback>:
		HAL_UART_Receive_IT(&huart1,rxbuffer,1); // Rappel (callback) de l'interruption
		*/
	}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b084      	sub	sp, #16
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	4603      	mov	r3, r0
 8001d88:	80fb      	strh	r3, [r7, #6]
	uint16_t Message[2];
	Message[0] = GPIO_Pin;
 8001d8a:	88fb      	ldrh	r3, [r7, #6]
 8001d8c:	81bb      	strh	r3, [r7, #12]
	//BP2 32758, BP1 256, TS 65248
	if(flag == 0)
 8001d8e:	4b08      	ldr	r3, [pc, #32]	; (8001db0 <HAL_GPIO_EXTI_Callback+0x30>)
 8001d90:	781b      	ldrb	r3, [r3, #0]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d107      	bne.n	8001da6 <HAL_GPIO_EXTI_Callback+0x26>
	{
		HAL_GPIO_TogglePin(LED11_GPIO_Port, LED11_Pin);
 8001d96:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001d9a:	4806      	ldr	r0, [pc, #24]	; (8001db4 <HAL_GPIO_EXTI_Callback+0x34>)
 8001d9c:	f004 faf5 	bl	800638a <HAL_GPIO_TogglePin>
		//xQueueSendFromISR(myQueueTSHandle, &Message, 0);
		flag = 1;
 8001da0:	4b03      	ldr	r3, [pc, #12]	; (8001db0 <HAL_GPIO_EXTI_Callback+0x30>)
 8001da2:	2201      	movs	r2, #1
 8001da4:	701a      	strb	r2, [r3, #0]
	}
}
 8001da6:	bf00      	nop
 8001da8:	3710      	adds	r7, #16
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	20000386 	.word	0x20000386
 8001db4:	40021c00 	.word	0x40021c00

08001db8 <fonction_init>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_fonction_init */
void fonction_init(void const * argument)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b086      	sub	sp, #24
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
    TickType_t xLastWakeTime;
    const TickType_t xFrequency = 20;
 8001dc0:	2314      	movs	r3, #20
 8001dc2:	613b      	str	r3, [r7, #16]
    uint8_t i, j, cpt_lignesw = 0, cpt_colonnesw = 1, cpt_lignesb, cpt_colonnesb;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	757b      	strb	r3, [r7, #21]
 8001dc8:	2301      	movs	r3, #1
 8001dca:	753b      	strb	r3, [r7, #20]
  /* Infinite loop */
  for(;;)
  {


	  for (i = 0; i < 3; i++)
 8001dcc:	2300      	movs	r3, #0
 8001dce:	75fb      	strb	r3, [r7, #23]
 8001dd0:	e0f3      	b.n	8001fba <fonction_init+0x202>
	  {
		  for (j = 0; j < 4; j++)
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	75bb      	strb	r3, [r7, #22]
 8001dd6:	e0dc      	b.n	8001f92 <fonction_init+0x1da>
		  {
			  taskENTER_CRITICAL();
 8001dd8:	f00b f8d8 	bl	800cf8c <vPortEnterCritical>
			  pions_blancs[i * 4 + j].colonne = cpt_colonnesw;
 8001ddc:	7dfb      	ldrb	r3, [r7, #23]
 8001dde:	009a      	lsls	r2, r3, #2
 8001de0:	7dbb      	ldrb	r3, [r7, #22]
 8001de2:	441a      	add	r2, r3
 8001de4:	7d3b      	ldrb	r3, [r7, #20]
 8001de6:	b298      	uxth	r0, r3
 8001de8:	4979      	ldr	r1, [pc, #484]	; (8001fd0 <fonction_init+0x218>)
 8001dea:	4613      	mov	r3, r2
 8001dec:	005b      	lsls	r3, r3, #1
 8001dee:	4413      	add	r3, r2
 8001df0:	005b      	lsls	r3, r3, #1
 8001df2:	440b      	add	r3, r1
 8001df4:	3302      	adds	r3, #2
 8001df6:	4602      	mov	r2, r0
 8001df8:	801a      	strh	r2, [r3, #0]
			  pions_blancs[i * 4 + j].ligne = cpt_lignesw;
 8001dfa:	7dfb      	ldrb	r3, [r7, #23]
 8001dfc:	009a      	lsls	r2, r3, #2
 8001dfe:	7dbb      	ldrb	r3, [r7, #22]
 8001e00:	441a      	add	r2, r3
 8001e02:	7d7b      	ldrb	r3, [r7, #21]
 8001e04:	b298      	uxth	r0, r3
 8001e06:	4972      	ldr	r1, [pc, #456]	; (8001fd0 <fonction_init+0x218>)
 8001e08:	4613      	mov	r3, r2
 8001e0a:	005b      	lsls	r3, r3, #1
 8001e0c:	4413      	add	r3, r2
 8001e0e:	005b      	lsls	r3, r3, #1
 8001e10:	440b      	add	r3, r1
 8001e12:	4602      	mov	r2, r0
 8001e14:	801a      	strh	r2, [r3, #0]
			  pions_noirs[i * 4 + j].colonne = (cpt_colonnesw % 2 == 0) ? cpt_colonnesw + 1 : cpt_colonnesw - 1;
 8001e16:	7d3b      	ldrb	r3, [r7, #20]
 8001e18:	f003 0301 	and.w	r3, r3, #1
 8001e1c:	b2db      	uxtb	r3, r3
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d104      	bne.n	8001e2c <fonction_init+0x74>
 8001e22:	7d3b      	ldrb	r3, [r7, #20]
 8001e24:	b29b      	uxth	r3, r3
 8001e26:	3301      	adds	r3, #1
 8001e28:	b29a      	uxth	r2, r3
 8001e2a:	e003      	b.n	8001e34 <fonction_init+0x7c>
 8001e2c:	7d3b      	ldrb	r3, [r7, #20]
 8001e2e:	b29b      	uxth	r3, r3
 8001e30:	3b01      	subs	r3, #1
 8001e32:	b29a      	uxth	r2, r3
 8001e34:	7dfb      	ldrb	r3, [r7, #23]
 8001e36:	0099      	lsls	r1, r3, #2
 8001e38:	7dbb      	ldrb	r3, [r7, #22]
 8001e3a:	4419      	add	r1, r3
 8001e3c:	4865      	ldr	r0, [pc, #404]	; (8001fd4 <fonction_init+0x21c>)
 8001e3e:	460b      	mov	r3, r1
 8001e40:	005b      	lsls	r3, r3, #1
 8001e42:	440b      	add	r3, r1
 8001e44:	005b      	lsls	r3, r3, #1
 8001e46:	4403      	add	r3, r0
 8001e48:	3302      	adds	r3, #2
 8001e4a:	801a      	strh	r2, [r3, #0]
			  pions_noirs[i * 4 + j].ligne = cpt_lignesw + 5;
 8001e4c:	7d7b      	ldrb	r3, [r7, #21]
 8001e4e:	b29b      	uxth	r3, r3
 8001e50:	7dfa      	ldrb	r2, [r7, #23]
 8001e52:	0091      	lsls	r1, r2, #2
 8001e54:	7dba      	ldrb	r2, [r7, #22]
 8001e56:	440a      	add	r2, r1
 8001e58:	3305      	adds	r3, #5
 8001e5a:	b298      	uxth	r0, r3
 8001e5c:	495d      	ldr	r1, [pc, #372]	; (8001fd4 <fonction_init+0x21c>)
 8001e5e:	4613      	mov	r3, r2
 8001e60:	005b      	lsls	r3, r3, #1
 8001e62:	4413      	add	r3, r2
 8001e64:	005b      	lsls	r3, r3, #1
 8001e66:	440b      	add	r3, r1
 8001e68:	4602      	mov	r2, r0
 8001e6a:	801a      	strh	r2, [r3, #0]
			  pions_blancs[i * 4 + j].rayon = 9;
 8001e6c:	7dfb      	ldrb	r3, [r7, #23]
 8001e6e:	009a      	lsls	r2, r3, #2
 8001e70:	7dbb      	ldrb	r3, [r7, #22]
 8001e72:	441a      	add	r2, r3
 8001e74:	4956      	ldr	r1, [pc, #344]	; (8001fd0 <fonction_init+0x218>)
 8001e76:	4613      	mov	r3, r2
 8001e78:	005b      	lsls	r3, r3, #1
 8001e7a:	4413      	add	r3, r2
 8001e7c:	005b      	lsls	r3, r3, #1
 8001e7e:	440b      	add	r3, r1
 8001e80:	3304      	adds	r3, #4
 8001e82:	2209      	movs	r2, #9
 8001e84:	801a      	strh	r2, [r3, #0]
			  pions_noirs[i * 4 + j].rayon = 9;
 8001e86:	7dfb      	ldrb	r3, [r7, #23]
 8001e88:	009a      	lsls	r2, r3, #2
 8001e8a:	7dbb      	ldrb	r3, [r7, #22]
 8001e8c:	441a      	add	r2, r3
 8001e8e:	4951      	ldr	r1, [pc, #324]	; (8001fd4 <fonction_init+0x21c>)
 8001e90:	4613      	mov	r3, r2
 8001e92:	005b      	lsls	r3, r3, #1
 8001e94:	4413      	add	r3, r2
 8001e96:	005b      	lsls	r3, r3, #1
 8001e98:	440b      	add	r3, r1
 8001e9a:	3304      	adds	r3, #4
 8001e9c:	2209      	movs	r2, #9
 8001e9e:	801a      	strh	r2, [r3, #0]
			  chessboard[cpt_lignesw][cpt_colonnesw].ligne = cpt_lignesw;
 8001ea0:	7d7a      	ldrb	r2, [r7, #21]
 8001ea2:	7d3b      	ldrb	r3, [r7, #20]
 8001ea4:	7d79      	ldrb	r1, [r7, #21]
 8001ea6:	b288      	uxth	r0, r1
 8001ea8:	494b      	ldr	r1, [pc, #300]	; (8001fd8 <fonction_init+0x220>)
 8001eaa:	00d2      	lsls	r2, r2, #3
 8001eac:	4413      	add	r3, r2
 8001eae:	4602      	mov	r2, r0
 8001eb0:	f821 2033 	strh.w	r2, [r1, r3, lsl #3]
			  chessboard[cpt_lignesw][cpt_colonnesw].colonne = cpt_colonnesw;
 8001eb4:	7d7a      	ldrb	r2, [r7, #21]
 8001eb6:	7d3b      	ldrb	r3, [r7, #20]
 8001eb8:	7d39      	ldrb	r1, [r7, #20]
 8001eba:	b288      	uxth	r0, r1
 8001ebc:	4946      	ldr	r1, [pc, #280]	; (8001fd8 <fonction_init+0x220>)
 8001ebe:	00d2      	lsls	r2, r2, #3
 8001ec0:	4413      	add	r3, r2
 8001ec2:	00db      	lsls	r3, r3, #3
 8001ec4:	440b      	add	r3, r1
 8001ec6:	4602      	mov	r2, r0
 8001ec8:	805a      	strh	r2, [r3, #2]
			  chessboard[cpt_lignesw][cpt_colonnesw].isFilled = 1;
 8001eca:	7d7a      	ldrb	r2, [r7, #21]
 8001ecc:	7d3b      	ldrb	r3, [r7, #20]
 8001ece:	4942      	ldr	r1, [pc, #264]	; (8001fd8 <fonction_init+0x220>)
 8001ed0:	00d2      	lsls	r2, r2, #3
 8001ed2:	4413      	add	r3, r2
 8001ed4:	00db      	lsls	r3, r3, #3
 8001ed6:	440b      	add	r3, r1
 8001ed8:	2201      	movs	r2, #1
 8001eda:	711a      	strb	r2, [r3, #4]
			  chessboard[cpt_lignesw][cpt_colonnesw].rayon = 9;
 8001edc:	7d7a      	ldrb	r2, [r7, #21]
 8001ede:	7d3b      	ldrb	r3, [r7, #20]
 8001ee0:	493d      	ldr	r1, [pc, #244]	; (8001fd8 <fonction_init+0x220>)
 8001ee2:	00d2      	lsls	r2, r2, #3
 8001ee4:	4413      	add	r3, r2
 8001ee6:	00db      	lsls	r3, r3, #3
 8001ee8:	440b      	add	r3, r1
 8001eea:	2209      	movs	r2, #9
 8001eec:	719a      	strb	r2, [r3, #6]
			  chessboard[cpt_lignesw][cpt_colonnesw].piece_color = 0;
 8001eee:	7d7a      	ldrb	r2, [r7, #21]
 8001ef0:	7d3b      	ldrb	r3, [r7, #20]
 8001ef2:	4939      	ldr	r1, [pc, #228]	; (8001fd8 <fonction_init+0x220>)
 8001ef4:	00d2      	lsls	r2, r2, #3
 8001ef6:	4413      	add	r3, r2
 8001ef8:	00db      	lsls	r3, r3, #3
 8001efa:	440b      	add	r3, r1
 8001efc:	2200      	movs	r2, #0
 8001efe:	715a      	strb	r2, [r3, #5]
			  cpt_lignesb = cpt_lignesw + 5;
 8001f00:	7d7b      	ldrb	r3, [r7, #21]
 8001f02:	3305      	adds	r3, #5
 8001f04:	73fb      	strb	r3, [r7, #15]
			  cpt_colonnesb = (cpt_colonnesw % 2 == 0) ? cpt_colonnesw + 1 : cpt_colonnesw - 1;
 8001f06:	7d3b      	ldrb	r3, [r7, #20]
 8001f08:	f003 0301 	and.w	r3, r3, #1
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d103      	bne.n	8001f1a <fonction_init+0x162>
 8001f12:	7d3b      	ldrb	r3, [r7, #20]
 8001f14:	3301      	adds	r3, #1
 8001f16:	b2db      	uxtb	r3, r3
 8001f18:	e002      	b.n	8001f20 <fonction_init+0x168>
 8001f1a:	7d3b      	ldrb	r3, [r7, #20]
 8001f1c:	3b01      	subs	r3, #1
 8001f1e:	b2db      	uxtb	r3, r3
 8001f20:	73bb      	strb	r3, [r7, #14]
			  chessboard[cpt_lignesb][cpt_colonnesb].ligne = cpt_lignesb;
 8001f22:	7bfa      	ldrb	r2, [r7, #15]
 8001f24:	7bbb      	ldrb	r3, [r7, #14]
 8001f26:	7bf9      	ldrb	r1, [r7, #15]
 8001f28:	b288      	uxth	r0, r1
 8001f2a:	492b      	ldr	r1, [pc, #172]	; (8001fd8 <fonction_init+0x220>)
 8001f2c:	00d2      	lsls	r2, r2, #3
 8001f2e:	4413      	add	r3, r2
 8001f30:	4602      	mov	r2, r0
 8001f32:	f821 2033 	strh.w	r2, [r1, r3, lsl #3]
			  chessboard[cpt_lignesb][cpt_colonnesb].colonne = cpt_colonnesb;
 8001f36:	7bfa      	ldrb	r2, [r7, #15]
 8001f38:	7bbb      	ldrb	r3, [r7, #14]
 8001f3a:	7bb9      	ldrb	r1, [r7, #14]
 8001f3c:	b288      	uxth	r0, r1
 8001f3e:	4926      	ldr	r1, [pc, #152]	; (8001fd8 <fonction_init+0x220>)
 8001f40:	00d2      	lsls	r2, r2, #3
 8001f42:	4413      	add	r3, r2
 8001f44:	00db      	lsls	r3, r3, #3
 8001f46:	440b      	add	r3, r1
 8001f48:	4602      	mov	r2, r0
 8001f4a:	805a      	strh	r2, [r3, #2]
			  chessboard[cpt_lignesb][cpt_colonnesb].isFilled = 1;
 8001f4c:	7bfa      	ldrb	r2, [r7, #15]
 8001f4e:	7bbb      	ldrb	r3, [r7, #14]
 8001f50:	4921      	ldr	r1, [pc, #132]	; (8001fd8 <fonction_init+0x220>)
 8001f52:	00d2      	lsls	r2, r2, #3
 8001f54:	4413      	add	r3, r2
 8001f56:	00db      	lsls	r3, r3, #3
 8001f58:	440b      	add	r3, r1
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	711a      	strb	r2, [r3, #4]
			  chessboard[cpt_lignesb][cpt_colonnesb].rayon = 9;
 8001f5e:	7bfa      	ldrb	r2, [r7, #15]
 8001f60:	7bbb      	ldrb	r3, [r7, #14]
 8001f62:	491d      	ldr	r1, [pc, #116]	; (8001fd8 <fonction_init+0x220>)
 8001f64:	00d2      	lsls	r2, r2, #3
 8001f66:	4413      	add	r3, r2
 8001f68:	00db      	lsls	r3, r3, #3
 8001f6a:	440b      	add	r3, r1
 8001f6c:	2209      	movs	r2, #9
 8001f6e:	719a      	strb	r2, [r3, #6]
			  chessboard[cpt_lignesb][cpt_colonnesb].piece_color = 1;
 8001f70:	7bfa      	ldrb	r2, [r7, #15]
 8001f72:	7bbb      	ldrb	r3, [r7, #14]
 8001f74:	4918      	ldr	r1, [pc, #96]	; (8001fd8 <fonction_init+0x220>)
 8001f76:	00d2      	lsls	r2, r2, #3
 8001f78:	4413      	add	r3, r2
 8001f7a:	00db      	lsls	r3, r3, #3
 8001f7c:	440b      	add	r3, r1
 8001f7e:	2201      	movs	r2, #1
 8001f80:	715a      	strb	r2, [r3, #5]
			  taskEXIT_CRITICAL();
 8001f82:	f00b f837 	bl	800cff4 <vPortExitCritical>
			  cpt_colonnesw += 2;
 8001f86:	7d3b      	ldrb	r3, [r7, #20]
 8001f88:	3302      	adds	r3, #2
 8001f8a:	753b      	strb	r3, [r7, #20]
		  for (j = 0; j < 4; j++)
 8001f8c:	7dbb      	ldrb	r3, [r7, #22]
 8001f8e:	3301      	adds	r3, #1
 8001f90:	75bb      	strb	r3, [r7, #22]
 8001f92:	7dbb      	ldrb	r3, [r7, #22]
 8001f94:	2b03      	cmp	r3, #3
 8001f96:	f67f af1f 	bls.w	8001dd8 <fonction_init+0x20>
		  }
		  cpt_colonnesw = (cpt_colonnesw % 2 == 0) ? 1 : 0;
 8001f9a:	7d3b      	ldrb	r3, [r7, #20]
 8001f9c:	f003 0301 	and.w	r3, r3, #1
 8001fa0:	b2db      	uxtb	r3, r3
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	bf0c      	ite	eq
 8001fa6:	2301      	moveq	r3, #1
 8001fa8:	2300      	movne	r3, #0
 8001faa:	b2db      	uxtb	r3, r3
 8001fac:	753b      	strb	r3, [r7, #20]
		  cpt_lignesw++;
 8001fae:	7d7b      	ldrb	r3, [r7, #21]
 8001fb0:	3301      	adds	r3, #1
 8001fb2:	757b      	strb	r3, [r7, #21]
	  for (i = 0; i < 3; i++)
 8001fb4:	7dfb      	ldrb	r3, [r7, #23]
 8001fb6:	3301      	adds	r3, #1
 8001fb8:	75fb      	strb	r3, [r7, #23]
 8001fba:	7dfb      	ldrb	r3, [r7, #23]
 8001fbc:	2b02      	cmp	r3, #2
 8001fbe:	f67f af08 	bls.w	8001dd2 <fonction_init+0x1a>
	  }

      vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8001fc2:	f107 0308 	add.w	r3, r7, #8
 8001fc6:	6939      	ldr	r1, [r7, #16]
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f009 ffaf 	bl	800bf2c <vTaskDelayUntil>
	  for (i = 0; i < 3; i++)
 8001fce:	e6fd      	b.n	8001dcc <fonction_init+0x14>
 8001fd0:	20008314 	.word	0x20008314
 8001fd4:	200086fc 	.word	0x200086fc
 8001fd8:	200080c4 	.word	0x200080c4

08001fdc <fonction_affichage>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_fonction_affichage */
void fonction_affichage(void const * argument)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b088      	sub	sp, #32
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN fonction_affichage */
	TickType_t xLastWakeTime;
	const TickType_t xFrequency = 50;
 8001fe4:	2332      	movs	r3, #50	; 0x32
 8001fe6:	61bb      	str	r3, [r7, #24]
	const uint8_t pas 			= 30;
 8001fe8:	231e      	movs	r3, #30
 8001fea:	75fb      	strb	r3, [r7, #23]
	const uint8_t marge			= 15;
 8001fec:	230f      	movs	r3, #15
 8001fee:	75bb      	strb	r3, [r7, #22]
	uint16_t pointeurX 			= marge + pas / 2;
 8001ff0:	7dbb      	ldrb	r3, [r7, #22]
 8001ff2:	b29a      	uxth	r2, r3
 8001ff4:	7dfb      	ldrb	r3, [r7, #23]
 8001ff6:	085b      	lsrs	r3, r3, #1
 8001ff8:	b2db      	uxtb	r3, r3
 8001ffa:	b29b      	uxth	r3, r3
 8001ffc:	4413      	add	r3, r2
 8001ffe:	82bb      	strh	r3, [r7, #20]
	uint16_t pointeurY 			= marge + pas / 2;
 8002000:	7dbb      	ldrb	r3, [r7, #22]
 8002002:	b29a      	uxth	r2, r3
 8002004:	7dfb      	ldrb	r3, [r7, #23]
 8002006:	085b      	lsrs	r3, r3, #1
 8002008:	b2db      	uxtb	r3, r3
 800200a:	b29b      	uxth	r3, r3
 800200c:	4413      	add	r3, r2
 800200e:	827b      	strh	r3, [r7, #18]
	uint8_t color				= 2;
 8002010:	2302      	movs	r3, #2
 8002012:	747b      	strb	r3, [r7, #17]
	uint8_t i, j;
	vTaskDelete(task_initHandle);
 8002014:	4b42      	ldr	r3, [pc, #264]	; (8002120 <fonction_affichage+0x144>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4618      	mov	r0, r3
 800201a:	f009 fef5 	bl	800be08 <vTaskDelete>
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(LED12_GPIO_Port, LED12_Pin);
 800201e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002022:	4840      	ldr	r0, [pc, #256]	; (8002124 <fonction_affichage+0x148>)
 8002024:	f004 f9b1 	bl	800638a <HAL_GPIO_TogglePin>
	  for (i = 0; i < 8; i++)
 8002028:	2300      	movs	r3, #0
 800202a:	77fb      	strb	r3, [r7, #31]
 800202c:	e06e      	b.n	800210c <fonction_affichage+0x130>
	  {
		  for (j = 0; j < 8; j++)
 800202e:	2300      	movs	r3, #0
 8002030:	77bb      	strb	r3, [r7, #30]
 8002032:	e065      	b.n	8002100 <fonction_affichage+0x124>
		  {
			  taskENTER_CRITICAL();
 8002034:	f00a ffaa 	bl	800cf8c <vPortEnterCritical>
			  if (chessboard[i][j].isFilled != 0)
 8002038:	7ffa      	ldrb	r2, [r7, #31]
 800203a:	7fbb      	ldrb	r3, [r7, #30]
 800203c:	493a      	ldr	r1, [pc, #232]	; (8002128 <fonction_affichage+0x14c>)
 800203e:	00d2      	lsls	r2, r2, #3
 8002040:	4413      	add	r3, r2
 8002042:	00db      	lsls	r3, r3, #3
 8002044:	440b      	add	r3, r1
 8002046:	791b      	ldrb	r3, [r3, #4]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d056      	beq.n	80020fa <fonction_affichage+0x11e>
			  {
				  color = chessboard[i][j].piece_color;
 800204c:	7ffa      	ldrb	r2, [r7, #31]
 800204e:	7fbb      	ldrb	r3, [r7, #30]
 8002050:	4935      	ldr	r1, [pc, #212]	; (8002128 <fonction_affichage+0x14c>)
 8002052:	00d2      	lsls	r2, r2, #3
 8002054:	4413      	add	r3, r2
 8002056:	00db      	lsls	r3, r3, #3
 8002058:	440b      	add	r3, r1
 800205a:	795b      	ldrb	r3, [r3, #5]
 800205c:	747b      	strb	r3, [r7, #17]
				  taskEXIT_CRITICAL();
 800205e:	f00a ffc9 	bl	800cff4 <vPortExitCritical>
				  xSemaphoreTake(mutexEcran, portMAX_DELAY);
 8002062:	4b32      	ldr	r3, [pc, #200]	; (800212c <fonction_affichage+0x150>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f04f 31ff 	mov.w	r1, #4294967295
 800206a:	4618      	mov	r0, r3
 800206c:	f009 fb04 	bl	800b678 <xQueueSemaphoreTake>
				  if (color == 1) BSP_LCD_SetTextColor(LCD_COLOR_BLUE);
 8002070:	7c7b      	ldrb	r3, [r7, #17]
 8002072:	2b01      	cmp	r3, #1
 8002074:	d103      	bne.n	800207e <fonction_affichage+0xa2>
 8002076:	482e      	ldr	r0, [pc, #184]	; (8002130 <fonction_affichage+0x154>)
 8002078:	f000 fb3e 	bl	80026f8 <BSP_LCD_SetTextColor>
 800207c:	e006      	b.n	800208c <fonction_affichage+0xb0>
				  else if (color == 0) BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 800207e:	7c7b      	ldrb	r3, [r7, #17]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d103      	bne.n	800208c <fonction_affichage+0xb0>
 8002084:	f04f 30ff 	mov.w	r0, #4294967295
 8002088:	f000 fb36 	bl	80026f8 <BSP_LCD_SetTextColor>
			      pointeurX = marge + pas / 2 + j * pas;
 800208c:	7dbb      	ldrb	r3, [r7, #22]
 800208e:	b29a      	uxth	r2, r3
 8002090:	7dfb      	ldrb	r3, [r7, #23]
 8002092:	085b      	lsrs	r3, r3, #1
 8002094:	b2db      	uxtb	r3, r3
 8002096:	b29b      	uxth	r3, r3
 8002098:	4413      	add	r3, r2
 800209a:	b29a      	uxth	r2, r3
 800209c:	7fbb      	ldrb	r3, [r7, #30]
 800209e:	b299      	uxth	r1, r3
 80020a0:	7dfb      	ldrb	r3, [r7, #23]
 80020a2:	b29b      	uxth	r3, r3
 80020a4:	fb11 f303 	smulbb	r3, r1, r3
 80020a8:	b29b      	uxth	r3, r3
 80020aa:	4413      	add	r3, r2
 80020ac:	82bb      	strh	r3, [r7, #20]
			      pointeurY = marge + pas / 2 + i * pas;
 80020ae:	7dbb      	ldrb	r3, [r7, #22]
 80020b0:	b29a      	uxth	r2, r3
 80020b2:	7dfb      	ldrb	r3, [r7, #23]
 80020b4:	085b      	lsrs	r3, r3, #1
 80020b6:	b2db      	uxtb	r3, r3
 80020b8:	b29b      	uxth	r3, r3
 80020ba:	4413      	add	r3, r2
 80020bc:	b29a      	uxth	r2, r3
 80020be:	7ffb      	ldrb	r3, [r7, #31]
 80020c0:	b299      	uxth	r1, r3
 80020c2:	7dfb      	ldrb	r3, [r7, #23]
 80020c4:	b29b      	uxth	r3, r3
 80020c6:	fb11 f303 	smulbb	r3, r1, r3
 80020ca:	b29b      	uxth	r3, r3
 80020cc:	4413      	add	r3, r2
 80020ce:	827b      	strh	r3, [r7, #18]
				  BSP_LCD_FillCircle(pointeurX, pointeurY, chessboard[i][j].rayon);
 80020d0:	7ffa      	ldrb	r2, [r7, #31]
 80020d2:	7fbb      	ldrb	r3, [r7, #30]
 80020d4:	4914      	ldr	r1, [pc, #80]	; (8002128 <fonction_affichage+0x14c>)
 80020d6:	00d2      	lsls	r2, r2, #3
 80020d8:	4413      	add	r3, r2
 80020da:	00db      	lsls	r3, r3, #3
 80020dc:	440b      	add	r3, r1
 80020de:	799b      	ldrb	r3, [r3, #6]
 80020e0:	b29a      	uxth	r2, r3
 80020e2:	8a79      	ldrh	r1, [r7, #18]
 80020e4:	8abb      	ldrh	r3, [r7, #20]
 80020e6:	4618      	mov	r0, r3
 80020e8:	f000 fdbc 	bl	8002c64 <BSP_LCD_FillCircle>
				  xSemaphoreGive(mutexEcran);
 80020ec:	4b0f      	ldr	r3, [pc, #60]	; (800212c <fonction_affichage+0x150>)
 80020ee:	6818      	ldr	r0, [r3, #0]
 80020f0:	2300      	movs	r3, #0
 80020f2:	2200      	movs	r2, #0
 80020f4:	2100      	movs	r1, #0
 80020f6:	f009 f9b9 	bl	800b46c <xQueueGenericSend>
		  for (j = 0; j < 8; j++)
 80020fa:	7fbb      	ldrb	r3, [r7, #30]
 80020fc:	3301      	adds	r3, #1
 80020fe:	77bb      	strb	r3, [r7, #30]
 8002100:	7fbb      	ldrb	r3, [r7, #30]
 8002102:	2b07      	cmp	r3, #7
 8002104:	d996      	bls.n	8002034 <fonction_affichage+0x58>
	  for (i = 0; i < 8; i++)
 8002106:	7ffb      	ldrb	r3, [r7, #31]
 8002108:	3301      	adds	r3, #1
 800210a:	77fb      	strb	r3, [r7, #31]
 800210c:	7ffb      	ldrb	r3, [r7, #31]
 800210e:	2b07      	cmp	r3, #7
 8002110:	d98d      	bls.n	800202e <fonction_affichage+0x52>
		taskEXIT_CRITICAL();
		BSP_LCD_FillCircle(pointeurX, pointeurY, pions_noirs[i].rayon);
		xSemaphoreGive(mutexEcran);
	}
	**/
    vTaskDelayUntil(&xLastWakeTime, (TickType_t) xFrequency);
 8002112:	f107 030c 	add.w	r3, r7, #12
 8002116:	69b9      	ldr	r1, [r7, #24]
 8002118:	4618      	mov	r0, r3
 800211a:	f009 ff07 	bl	800bf2c <vTaskDelayUntil>
	  HAL_GPIO_TogglePin(LED12_GPIO_Port, LED12_Pin);
 800211e:	e77e      	b.n	800201e <fonction_affichage+0x42>
 8002120:	20008028 	.word	0x20008028
 8002124:	40021c00 	.word	0x40021c00
 8002128:	200080c4 	.word	0x200080c4
 800212c:	20008568 	.word	0x20008568
 8002130:	ff0000ff 	.word	0xff0000ff

08002134 <fonction_select>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_fonction_select */
void fonction_select(void const * argument)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b084      	sub	sp, #16
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
	  //xQueueReceiveFromISR(myQueueTSHandle, &MessageTS, portMAX_DELAY);
	  if(MessageTS[0] == LCD_INT_Pin)
	  {

	  }
	  if(MessageTS[0] != 0)
 800213c:	89bb      	ldrh	r3, [r7, #12]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d00c      	beq.n	800215c <fonction_select+0x28>
	  {
		  BSP_TS_GetState(&TS_State);
 8002142:	4808      	ldr	r0, [pc, #32]	; (8002164 <fonction_select+0x30>)
 8002144:	f001 f9f6 	bl	8003534 <BSP_TS_GetState>
		  taskENTER_CRITICAL();
 8002148:	f00a ff20 	bl	800cf8c <vPortEnterCritical>
		  pions_blancs[0].rayon = 13;
 800214c:	4b06      	ldr	r3, [pc, #24]	; (8002168 <fonction_select+0x34>)
 800214e:	220d      	movs	r2, #13
 8002150:	809a      	strh	r2, [r3, #4]
		  flag = 0;
 8002152:	4b06      	ldr	r3, [pc, #24]	; (800216c <fonction_select+0x38>)
 8002154:	2200      	movs	r2, #0
 8002156:	701a      	strb	r2, [r3, #0]
		  taskEXIT_CRITICAL();
 8002158:	f00a ff4c 	bl	800cff4 <vPortExitCritical>
		  //TS_State.touchX[0]
		  //TS_State.touchY[0]
	  }
	  //BSP_TS_GetState(&TS_State);
	  //if(TS_State.touchDetected){
    osDelay(1);
 800215c:	2001      	movs	r0, #1
 800215e:	f008 ff14 	bl	800af8a <osDelay>
	  if(MessageTS[0] == LCD_INT_Pin)
 8002162:	e7eb      	b.n	800213c <fonction_select+0x8>
 8002164:	20000388 	.word	0x20000388
 8002168:	20008314 	.word	0x20008314
 800216c:	20000386 	.word	0x20000386

08002170 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a04      	ldr	r2, [pc, #16]	; (8002190 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d101      	bne.n	8002186 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002182:	f002 fadd 	bl	8004740 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002186:	bf00      	nop
 8002188:	3708      	adds	r7, #8
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	40001000 	.word	0x40001000

08002194 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002198:	b672      	cpsid	i
}
 800219a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800219c:	e7fe      	b.n	800219c <Error_Handler+0x8>
	...

080021a0 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b08c      	sub	sp, #48	; 0x30
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	4a51      	ldr	r2, [pc, #324]	; (80022f0 <I2Cx_MspInit+0x150>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d14d      	bne.n	800224c <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80021b0:	4b50      	ldr	r3, [pc, #320]	; (80022f4 <I2Cx_MspInit+0x154>)
 80021b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b4:	4a4f      	ldr	r2, [pc, #316]	; (80022f4 <I2Cx_MspInit+0x154>)
 80021b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021ba:	6313      	str	r3, [r2, #48]	; 0x30
 80021bc:	4b4d      	ldr	r3, [pc, #308]	; (80022f4 <I2Cx_MspInit+0x154>)
 80021be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021c4:	61bb      	str	r3, [r7, #24]
 80021c6:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 80021c8:	2380      	movs	r3, #128	; 0x80
 80021ca:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80021cc:	2312      	movs	r3, #18
 80021ce:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 80021d0:	2300      	movs	r3, #0
 80021d2:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80021d4:	2302      	movs	r3, #2
 80021d6:	62bb      	str	r3, [r7, #40]	; 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 80021d8:	2304      	movs	r3, #4
 80021da:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80021dc:	f107 031c 	add.w	r3, r7, #28
 80021e0:	4619      	mov	r1, r3
 80021e2:	4845      	ldr	r0, [pc, #276]	; (80022f8 <I2Cx_MspInit+0x158>)
 80021e4:	f003 fe00 	bl	8005de8 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 80021e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80021ec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80021ee:	f107 031c 	add.w	r3, r7, #28
 80021f2:	4619      	mov	r1, r3
 80021f4:	4840      	ldr	r0, [pc, #256]	; (80022f8 <I2Cx_MspInit+0x158>)
 80021f6:	f003 fdf7 	bl	8005de8 <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 80021fa:	4b3e      	ldr	r3, [pc, #248]	; (80022f4 <I2Cx_MspInit+0x154>)
 80021fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021fe:	4a3d      	ldr	r2, [pc, #244]	; (80022f4 <I2Cx_MspInit+0x154>)
 8002200:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002204:	6413      	str	r3, [r2, #64]	; 0x40
 8002206:	4b3b      	ldr	r3, [pc, #236]	; (80022f4 <I2Cx_MspInit+0x154>)
 8002208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800220a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800220e:	617b      	str	r3, [r7, #20]
 8002210:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 8002212:	4b38      	ldr	r3, [pc, #224]	; (80022f4 <I2Cx_MspInit+0x154>)
 8002214:	6a1b      	ldr	r3, [r3, #32]
 8002216:	4a37      	ldr	r2, [pc, #220]	; (80022f4 <I2Cx_MspInit+0x154>)
 8002218:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800221c:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 800221e:	4b35      	ldr	r3, [pc, #212]	; (80022f4 <I2Cx_MspInit+0x154>)
 8002220:	6a1b      	ldr	r3, [r3, #32]
 8002222:	4a34      	ldr	r2, [pc, #208]	; (80022f4 <I2Cx_MspInit+0x154>)
 8002224:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002228:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 800222a:	2200      	movs	r2, #0
 800222c:	210f      	movs	r1, #15
 800222e:	2048      	movs	r0, #72	; 0x48
 8002230:	f002 fee4 	bl	8004ffc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 8002234:	2048      	movs	r0, #72	; 0x48
 8002236:	f002 fefd 	bl	8005034 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 800223a:	2200      	movs	r2, #0
 800223c:	210f      	movs	r1, #15
 800223e:	2049      	movs	r0, #73	; 0x49
 8002240:	f002 fedc 	bl	8004ffc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 8002244:	2049      	movs	r0, #73	; 0x49
 8002246:	f002 fef5 	bl	8005034 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 800224a:	e04d      	b.n	80022e8 <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 800224c:	4b29      	ldr	r3, [pc, #164]	; (80022f4 <I2Cx_MspInit+0x154>)
 800224e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002250:	4a28      	ldr	r2, [pc, #160]	; (80022f4 <I2Cx_MspInit+0x154>)
 8002252:	f043 0302 	orr.w	r3, r3, #2
 8002256:	6313      	str	r3, [r2, #48]	; 0x30
 8002258:	4b26      	ldr	r3, [pc, #152]	; (80022f4 <I2Cx_MspInit+0x154>)
 800225a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800225c:	f003 0302 	and.w	r3, r3, #2
 8002260:	613b      	str	r3, [r7, #16]
 8002262:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 8002264:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002268:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800226a:	2312      	movs	r3, #18
 800226c:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 800226e:	2300      	movs	r3, #0
 8002270:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8002272:	2302      	movs	r3, #2
 8002274:	62bb      	str	r3, [r7, #40]	; 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 8002276:	2304      	movs	r3, #4
 8002278:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800227a:	f107 031c 	add.w	r3, r7, #28
 800227e:	4619      	mov	r1, r3
 8002280:	481e      	ldr	r0, [pc, #120]	; (80022fc <I2Cx_MspInit+0x15c>)
 8002282:	f003 fdb1 	bl	8005de8 <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 8002286:	f44f 7300 	mov.w	r3, #512	; 0x200
 800228a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800228c:	f107 031c 	add.w	r3, r7, #28
 8002290:	4619      	mov	r1, r3
 8002292:	481a      	ldr	r0, [pc, #104]	; (80022fc <I2Cx_MspInit+0x15c>)
 8002294:	f003 fda8 	bl	8005de8 <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 8002298:	4b16      	ldr	r3, [pc, #88]	; (80022f4 <I2Cx_MspInit+0x154>)
 800229a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800229c:	4a15      	ldr	r2, [pc, #84]	; (80022f4 <I2Cx_MspInit+0x154>)
 800229e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80022a2:	6413      	str	r3, [r2, #64]	; 0x40
 80022a4:	4b13      	ldr	r3, [pc, #76]	; (80022f4 <I2Cx_MspInit+0x154>)
 80022a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022ac:	60fb      	str	r3, [r7, #12]
 80022ae:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 80022b0:	4b10      	ldr	r3, [pc, #64]	; (80022f4 <I2Cx_MspInit+0x154>)
 80022b2:	6a1b      	ldr	r3, [r3, #32]
 80022b4:	4a0f      	ldr	r2, [pc, #60]	; (80022f4 <I2Cx_MspInit+0x154>)
 80022b6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80022ba:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 80022bc:	4b0d      	ldr	r3, [pc, #52]	; (80022f4 <I2Cx_MspInit+0x154>)
 80022be:	6a1b      	ldr	r3, [r3, #32]
 80022c0:	4a0c      	ldr	r2, [pc, #48]	; (80022f4 <I2Cx_MspInit+0x154>)
 80022c2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80022c6:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 80022c8:	2200      	movs	r2, #0
 80022ca:	210f      	movs	r1, #15
 80022cc:	201f      	movs	r0, #31
 80022ce:	f002 fe95 	bl	8004ffc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 80022d2:	201f      	movs	r0, #31
 80022d4:	f002 feae 	bl	8005034 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 80022d8:	2200      	movs	r2, #0
 80022da:	210f      	movs	r1, #15
 80022dc:	2020      	movs	r0, #32
 80022de:	f002 fe8d 	bl	8004ffc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 80022e2:	2020      	movs	r0, #32
 80022e4:	f002 fea6 	bl	8005034 <HAL_NVIC_EnableIRQ>
}
 80022e8:	bf00      	nop
 80022ea:	3730      	adds	r7, #48	; 0x30
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	200003b4 	.word	0x200003b4
 80022f4:	40023800 	.word	0x40023800
 80022f8:	40021c00 	.word	0x40021c00
 80022fc:	40020400 	.word	0x40020400

08002300 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b082      	sub	sp, #8
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 8002308:	6878      	ldr	r0, [r7, #4]
 800230a:	f004 fb5f 	bl	80069cc <HAL_I2C_GetState>
 800230e:	4603      	mov	r3, r0
 8002310:	2b00      	cmp	r3, #0
 8002312:	d125      	bne.n	8002360 <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	4a14      	ldr	r2, [pc, #80]	; (8002368 <I2Cx_Init+0x68>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d103      	bne.n	8002324 <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	4a13      	ldr	r2, [pc, #76]	; (800236c <I2Cx_Init+0x6c>)
 8002320:	601a      	str	r2, [r3, #0]
 8002322:	e002      	b.n	800232a <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	4a12      	ldr	r2, [pc, #72]	; (8002370 <I2Cx_Init+0x70>)
 8002328:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	4a11      	ldr	r2, [pc, #68]	; (8002374 <I2Cx_Init+0x74>)
 800232e:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2200      	movs	r2, #0
 8002334:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2201      	movs	r2, #1
 800233a:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2200      	movs	r2, #0
 8002340:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2200      	movs	r2, #0
 8002346:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2200      	movs	r2, #0
 800234c:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2200      	movs	r2, #0
 8002352:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 8002354:	6878      	ldr	r0, [r7, #4]
 8002356:	f7ff ff23 	bl	80021a0 <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 800235a:	6878      	ldr	r0, [r7, #4]
 800235c:	f004 f848 	bl	80063f0 <HAL_I2C_Init>
  }
}
 8002360:	bf00      	nop
 8002362:	3708      	adds	r7, #8
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}
 8002368:	200003b4 	.word	0x200003b4
 800236c:	40005c00 	.word	0x40005c00
 8002370:	40005400 	.word	0x40005400
 8002374:	40912732 	.word	0x40912732

08002378 <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b08a      	sub	sp, #40	; 0x28
 800237c:	af04      	add	r7, sp, #16
 800237e:	60f8      	str	r0, [r7, #12]
 8002380:	4608      	mov	r0, r1
 8002382:	4611      	mov	r1, r2
 8002384:	461a      	mov	r2, r3
 8002386:	4603      	mov	r3, r0
 8002388:	72fb      	strb	r3, [r7, #11]
 800238a:	460b      	mov	r3, r1
 800238c:	813b      	strh	r3, [r7, #8]
 800238e:	4613      	mov	r3, r2
 8002390:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002392:	2300      	movs	r3, #0
 8002394:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8002396:	7afb      	ldrb	r3, [r7, #11]
 8002398:	b299      	uxth	r1, r3
 800239a:	88f8      	ldrh	r0, [r7, #6]
 800239c:	893a      	ldrh	r2, [r7, #8]
 800239e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023a2:	9302      	str	r3, [sp, #8]
 80023a4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80023a6:	9301      	str	r3, [sp, #4]
 80023a8:	6a3b      	ldr	r3, [r7, #32]
 80023aa:	9300      	str	r3, [sp, #0]
 80023ac:	4603      	mov	r3, r0
 80023ae:	68f8      	ldr	r0, [r7, #12]
 80023b0:	f004 f9f2 	bl	8006798 <HAL_I2C_Mem_Read>
 80023b4:	4603      	mov	r3, r0
 80023b6:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80023b8:	7dfb      	ldrb	r3, [r7, #23]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d004      	beq.n	80023c8 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 80023be:	7afb      	ldrb	r3, [r7, #11]
 80023c0:	4619      	mov	r1, r3
 80023c2:	68f8      	ldr	r0, [r7, #12]
 80023c4:	f000 f832 	bl	800242c <I2Cx_Error>
  }
  return status;    
 80023c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	3718      	adds	r7, #24
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}

080023d2 <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 80023d2:	b580      	push	{r7, lr}
 80023d4:	b08a      	sub	sp, #40	; 0x28
 80023d6:	af04      	add	r7, sp, #16
 80023d8:	60f8      	str	r0, [r7, #12]
 80023da:	4608      	mov	r0, r1
 80023dc:	4611      	mov	r1, r2
 80023de:	461a      	mov	r2, r3
 80023e0:	4603      	mov	r3, r0
 80023e2:	72fb      	strb	r3, [r7, #11]
 80023e4:	460b      	mov	r3, r1
 80023e6:	813b      	strh	r3, [r7, #8]
 80023e8:	4613      	mov	r3, r2
 80023ea:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80023ec:	2300      	movs	r3, #0
 80023ee:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80023f0:	7afb      	ldrb	r3, [r7, #11]
 80023f2:	b299      	uxth	r1, r3
 80023f4:	88f8      	ldrh	r0, [r7, #6]
 80023f6:	893a      	ldrh	r2, [r7, #8]
 80023f8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023fc:	9302      	str	r3, [sp, #8]
 80023fe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002400:	9301      	str	r3, [sp, #4]
 8002402:	6a3b      	ldr	r3, [r7, #32]
 8002404:	9300      	str	r3, [sp, #0]
 8002406:	4603      	mov	r3, r0
 8002408:	68f8      	ldr	r0, [r7, #12]
 800240a:	f004 f8b1 	bl	8006570 <HAL_I2C_Mem_Write>
 800240e:	4603      	mov	r3, r0
 8002410:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002412:	7dfb      	ldrb	r3, [r7, #23]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d004      	beq.n	8002422 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8002418:	7afb      	ldrb	r3, [r7, #11]
 800241a:	4619      	mov	r1, r3
 800241c:	68f8      	ldr	r0, [r7, #12]
 800241e:	f000 f805 	bl	800242c <I2Cx_Error>
  }
  return status;
 8002422:	7dfb      	ldrb	r3, [r7, #23]
}
 8002424:	4618      	mov	r0, r3
 8002426:	3718      	adds	r7, #24
 8002428:	46bd      	mov	sp, r7
 800242a:	bd80      	pop	{r7, pc}

0800242c <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
 8002434:	460b      	mov	r3, r1
 8002436:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8002438:	6878      	ldr	r0, [r7, #4]
 800243a:	f004 f869 	bl	8006510 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 800243e:	6878      	ldr	r0, [r7, #4]
 8002440:	f7ff ff5e 	bl	8002300 <I2Cx_Init>
}
 8002444:	bf00      	nop
 8002446:	3708      	adds	r7, #8
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}

0800244c <TS_IO_Init>:
/**
  * @brief  Initializes Touchscreen low level.
  * @retval None
  */
void TS_IO_Init(void)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 8002450:	4802      	ldr	r0, [pc, #8]	; (800245c <TS_IO_Init+0x10>)
 8002452:	f7ff ff55 	bl	8002300 <I2Cx_Init>
}
 8002456:	bf00      	nop
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	200003b4 	.word	0x200003b4

08002460 <TS_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void TS_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b084      	sub	sp, #16
 8002464:	af02      	add	r7, sp, #8
 8002466:	4603      	mov	r3, r0
 8002468:	71fb      	strb	r3, [r7, #7]
 800246a:	460b      	mov	r3, r1
 800246c:	71bb      	strb	r3, [r7, #6]
 800246e:	4613      	mov	r3, r2
 8002470:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8002472:	79bb      	ldrb	r3, [r7, #6]
 8002474:	b29a      	uxth	r2, r3
 8002476:	79f9      	ldrb	r1, [r7, #7]
 8002478:	2301      	movs	r3, #1
 800247a:	9301      	str	r3, [sp, #4]
 800247c:	1d7b      	adds	r3, r7, #5
 800247e:	9300      	str	r3, [sp, #0]
 8002480:	2301      	movs	r3, #1
 8002482:	4803      	ldr	r0, [pc, #12]	; (8002490 <TS_IO_Write+0x30>)
 8002484:	f7ff ffa5 	bl	80023d2 <I2Cx_WriteMultiple>
}
 8002488:	bf00      	nop
 800248a:	3708      	adds	r7, #8
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}
 8002490:	200003b4 	.word	0x200003b4

08002494 <TS_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t TS_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b086      	sub	sp, #24
 8002498:	af02      	add	r7, sp, #8
 800249a:	4603      	mov	r3, r0
 800249c:	460a      	mov	r2, r1
 800249e:	71fb      	strb	r3, [r7, #7]
 80024a0:	4613      	mov	r3, r2
 80024a2:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 80024a4:	2300      	movs	r3, #0
 80024a6:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 80024a8:	79bb      	ldrb	r3, [r7, #6]
 80024aa:	b29a      	uxth	r2, r3
 80024ac:	79f9      	ldrb	r1, [r7, #7]
 80024ae:	2301      	movs	r3, #1
 80024b0:	9301      	str	r3, [sp, #4]
 80024b2:	f107 030f 	add.w	r3, r7, #15
 80024b6:	9300      	str	r3, [sp, #0]
 80024b8:	2301      	movs	r3, #1
 80024ba:	4804      	ldr	r0, [pc, #16]	; (80024cc <TS_IO_Read+0x38>)
 80024bc:	f7ff ff5c 	bl	8002378 <I2Cx_ReadMultiple>

  return read_value;
 80024c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	3710      	adds	r7, #16
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	bf00      	nop
 80024cc:	200003b4 	.word	0x200003b4

080024d0 <TS_IO_Delay>:
  * @brief  TS delay
  * @param  Delay: Delay in ms
  * @retval None
  */
void TS_IO_Delay(uint32_t Delay)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b082      	sub	sp, #8
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80024d8:	6878      	ldr	r0, [r7, #4]
 80024da:	f002 f951 	bl	8004780 <HAL_Delay>
}
 80024de:	bf00      	nop
 80024e0:	3708      	adds	r7, #8
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}
	...

080024e8 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{    
 80024e8:	b580      	push	{r7, lr}
 80024ea:	af00      	add	r7, sp, #0
  /* Select the used LCD */

  /* The RK043FN48H LCD 480x272 is selected */
  /* Timing Configuration */
  hLtdcHandler.Init.HorizontalSync = (RK043FN48H_HSYNC - 1);
 80024ec:	4b31      	ldr	r3, [pc, #196]	; (80025b4 <BSP_LCD_Init+0xcc>)
 80024ee:	2228      	movs	r2, #40	; 0x28
 80024f0:	615a      	str	r2, [r3, #20]
  hLtdcHandler.Init.VerticalSync = (RK043FN48H_VSYNC - 1);
 80024f2:	4b30      	ldr	r3, [pc, #192]	; (80025b4 <BSP_LCD_Init+0xcc>)
 80024f4:	2209      	movs	r2, #9
 80024f6:	619a      	str	r2, [r3, #24]
  hLtdcHandler.Init.AccumulatedHBP = (RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 80024f8:	4b2e      	ldr	r3, [pc, #184]	; (80025b4 <BSP_LCD_Init+0xcc>)
 80024fa:	2235      	movs	r2, #53	; 0x35
 80024fc:	61da      	str	r2, [r3, #28]
  hLtdcHandler.Init.AccumulatedVBP = (RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 80024fe:	4b2d      	ldr	r3, [pc, #180]	; (80025b4 <BSP_LCD_Init+0xcc>)
 8002500:	220b      	movs	r2, #11
 8002502:	621a      	str	r2, [r3, #32]
  hLtdcHandler.Init.AccumulatedActiveH = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8002504:	4b2b      	ldr	r3, [pc, #172]	; (80025b4 <BSP_LCD_Init+0xcc>)
 8002506:	f240 121b 	movw	r2, #283	; 0x11b
 800250a:	629a      	str	r2, [r3, #40]	; 0x28
  hLtdcHandler.Init.AccumulatedActiveW = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 800250c:	4b29      	ldr	r3, [pc, #164]	; (80025b4 <BSP_LCD_Init+0xcc>)
 800250e:	f240 2215 	movw	r2, #533	; 0x215
 8002512:	625a      	str	r2, [r3, #36]	; 0x24
  hLtdcHandler.Init.TotalHeigh = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP + RK043FN48H_VFP - 1);
 8002514:	4b27      	ldr	r3, [pc, #156]	; (80025b4 <BSP_LCD_Init+0xcc>)
 8002516:	f240 121d 	movw	r2, #285	; 0x11d
 800251a:	631a      	str	r2, [r3, #48]	; 0x30
  hLtdcHandler.Init.TotalWidth = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP + RK043FN48H_HFP - 1);
 800251c:	4b25      	ldr	r3, [pc, #148]	; (80025b4 <BSP_LCD_Init+0xcc>)
 800251e:	f240 2235 	movw	r2, #565	; 0x235
 8002522:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* LCD clock configuration */
  BSP_LCD_ClockConfig(&hLtdcHandler, NULL);
 8002524:	2100      	movs	r1, #0
 8002526:	4823      	ldr	r0, [pc, #140]	; (80025b4 <BSP_LCD_Init+0xcc>)
 8002528:	f000 fd34 	bl	8002f94 <BSP_LCD_ClockConfig>

  /* Initialize the LCD pixel width and pixel height */
  hLtdcHandler.LayerCfg->ImageWidth  = RK043FN48H_WIDTH;
 800252c:	4b21      	ldr	r3, [pc, #132]	; (80025b4 <BSP_LCD_Init+0xcc>)
 800252e:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8002532:	661a      	str	r2, [r3, #96]	; 0x60
  hLtdcHandler.LayerCfg->ImageHeight = RK043FN48H_HEIGHT;
 8002534:	4b1f      	ldr	r3, [pc, #124]	; (80025b4 <BSP_LCD_Init+0xcc>)
 8002536:	f44f 7288 	mov.w	r2, #272	; 0x110
 800253a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Background value */
  hLtdcHandler.Init.Backcolor.Blue = 0;
 800253c:	4b1d      	ldr	r3, [pc, #116]	; (80025b4 <BSP_LCD_Init+0xcc>)
 800253e:	2200      	movs	r2, #0
 8002540:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hLtdcHandler.Init.Backcolor.Green = 0;
 8002544:	4b1b      	ldr	r3, [pc, #108]	; (80025b4 <BSP_LCD_Init+0xcc>)
 8002546:	2200      	movs	r2, #0
 8002548:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hLtdcHandler.Init.Backcolor.Red = 0;
 800254c:	4b19      	ldr	r3, [pc, #100]	; (80025b4 <BSP_LCD_Init+0xcc>)
 800254e:	2200      	movs	r2, #0
 8002550:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  
  /* Polarity */
  hLtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8002554:	4b17      	ldr	r3, [pc, #92]	; (80025b4 <BSP_LCD_Init+0xcc>)
 8002556:	2200      	movs	r2, #0
 8002558:	605a      	str	r2, [r3, #4]
  hLtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL; 
 800255a:	4b16      	ldr	r3, [pc, #88]	; (80025b4 <BSP_LCD_Init+0xcc>)
 800255c:	2200      	movs	r2, #0
 800255e:	609a      	str	r2, [r3, #8]
  hLtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;  
 8002560:	4b14      	ldr	r3, [pc, #80]	; (80025b4 <BSP_LCD_Init+0xcc>)
 8002562:	2200      	movs	r2, #0
 8002564:	60da      	str	r2, [r3, #12]
  hLtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8002566:	4b13      	ldr	r3, [pc, #76]	; (80025b4 <BSP_LCD_Init+0xcc>)
 8002568:	2200      	movs	r2, #0
 800256a:	611a      	str	r2, [r3, #16]
  hLtdcHandler.Instance = LTDC;
 800256c:	4b11      	ldr	r3, [pc, #68]	; (80025b4 <BSP_LCD_Init+0xcc>)
 800256e:	4a12      	ldr	r2, [pc, #72]	; (80025b8 <BSP_LCD_Init+0xd0>)
 8002570:	601a      	str	r2, [r3, #0]

  if(HAL_LTDC_GetState(&hLtdcHandler) == HAL_LTDC_STATE_RESET)
 8002572:	4810      	ldr	r0, [pc, #64]	; (80025b4 <BSP_LCD_Init+0xcc>)
 8002574:	f004 ff46 	bl	8007404 <HAL_LTDC_GetState>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d103      	bne.n	8002586 <BSP_LCD_Init+0x9e>
  {
    /* Initialize the LCD Msp: this __weak function can be rewritten by the application */
    BSP_LCD_MspInit(&hLtdcHandler, NULL);
 800257e:	2100      	movs	r1, #0
 8002580:	480c      	ldr	r0, [pc, #48]	; (80025b4 <BSP_LCD_Init+0xcc>)
 8002582:	f000 fc2d 	bl	8002de0 <BSP_LCD_MspInit>
  }
  HAL_LTDC_Init(&hLtdcHandler);
 8002586:	480b      	ldr	r0, [pc, #44]	; (80025b4 <BSP_LCD_Init+0xcc>)
 8002588:	f004 fd6c 	bl	8007064 <HAL_LTDC_Init>

  /* Assert display enable LCD_DISP pin */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);
 800258c:	2201      	movs	r2, #1
 800258e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002592:	480a      	ldr	r0, [pc, #40]	; (80025bc <BSP_LCD_Init+0xd4>)
 8002594:	f003 fee0 	bl	8006358 <HAL_GPIO_WritePin>

  /* Assert backlight LCD_BL_CTRL pin */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 8002598:	2201      	movs	r2, #1
 800259a:	2108      	movs	r1, #8
 800259c:	4808      	ldr	r0, [pc, #32]	; (80025c0 <BSP_LCD_Init+0xd8>)
 800259e:	f003 fedb 	bl	8006358 <HAL_GPIO_WritePin>

#if !defined(DATA_IN_ExtSDRAM)
  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 80025a2:	f000 fda3 	bl	80030ec <BSP_SDRAM_Init>
#endif
    
  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 80025a6:	4807      	ldr	r0, [pc, #28]	; (80025c4 <BSP_LCD_Init+0xdc>)
 80025a8:	f000 f8d8 	bl	800275c <BSP_LCD_SetFont>
  
  return LCD_OK;
 80025ac:	2300      	movs	r3, #0
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	2000877c 	.word	0x2000877c
 80025b8:	40016800 	.word	0x40016800
 80025bc:	40022000 	.word	0x40022000
 80025c0:	40022800 	.word	0x40022800
 80025c4:	20000028 	.word	0x20000028

080025c8 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 80025c8:	b480      	push	{r7}
 80025ca:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 80025cc:	4b06      	ldr	r3, [pc, #24]	; (80025e8 <BSP_LCD_GetXSize+0x20>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a06      	ldr	r2, [pc, #24]	; (80025ec <BSP_LCD_GetXSize+0x24>)
 80025d2:	2134      	movs	r1, #52	; 0x34
 80025d4:	fb01 f303 	mul.w	r3, r1, r3
 80025d8:	4413      	add	r3, r2
 80025da:	3360      	adds	r3, #96	; 0x60
 80025dc:	681b      	ldr	r3, [r3, #0]
}
 80025de:	4618      	mov	r0, r3
 80025e0:	46bd      	mov	sp, r7
 80025e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e6:	4770      	bx	lr
 80025e8:	20000440 	.word	0x20000440
 80025ec:	2000877c 	.word	0x2000877c

080025f0 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 80025f0:	b480      	push	{r7}
 80025f2:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageHeight;
 80025f4:	4b06      	ldr	r3, [pc, #24]	; (8002610 <BSP_LCD_GetYSize+0x20>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4a06      	ldr	r2, [pc, #24]	; (8002614 <BSP_LCD_GetYSize+0x24>)
 80025fa:	2134      	movs	r1, #52	; 0x34
 80025fc:	fb01 f303 	mul.w	r3, r1, r3
 8002600:	4413      	add	r3, r2
 8002602:	3364      	adds	r3, #100	; 0x64
 8002604:	681b      	ldr	r3, [r3, #0]
}
 8002606:	4618      	mov	r0, r3
 8002608:	46bd      	mov	sp, r7
 800260a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260e:	4770      	bx	lr
 8002610:	20000440 	.word	0x20000440
 8002614:	2000877c 	.word	0x2000877c

08002618 <BSP_LCD_LayerDefaultInit>:
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  * @retval None
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 8002618:	b580      	push	{r7, lr}
 800261a:	b090      	sub	sp, #64	; 0x40
 800261c:	af00      	add	r7, sp, #0
 800261e:	4603      	mov	r3, r0
 8002620:	6039      	str	r1, [r7, #0]
 8002622:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef  layer_cfg;

  /* Layer Init */
  layer_cfg.WindowX0 = 0;
 8002624:	2300      	movs	r3, #0
 8002626:	60fb      	str	r3, [r7, #12]
  layer_cfg.WindowX1 = BSP_LCD_GetXSize();
 8002628:	f7ff ffce 	bl	80025c8 <BSP_LCD_GetXSize>
 800262c:	4603      	mov	r3, r0
 800262e:	613b      	str	r3, [r7, #16]
  layer_cfg.WindowY0 = 0;
 8002630:	2300      	movs	r3, #0
 8002632:	617b      	str	r3, [r7, #20]
  layer_cfg.WindowY1 = BSP_LCD_GetYSize(); 
 8002634:	f7ff ffdc 	bl	80025f0 <BSP_LCD_GetYSize>
 8002638:	4603      	mov	r3, r0
 800263a:	61bb      	str	r3, [r7, #24]
  layer_cfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 800263c:	2300      	movs	r3, #0
 800263e:	61fb      	str	r3, [r7, #28]
  layer_cfg.FBStartAdress = FB_Address;
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	633b      	str	r3, [r7, #48]	; 0x30
  layer_cfg.Alpha = 255;
 8002644:	23ff      	movs	r3, #255	; 0xff
 8002646:	623b      	str	r3, [r7, #32]
  layer_cfg.Alpha0 = 0;
 8002648:	2300      	movs	r3, #0
 800264a:	627b      	str	r3, [r7, #36]	; 0x24
  layer_cfg.Backcolor.Blue = 0;
 800264c:	2300      	movs	r3, #0
 800264e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  layer_cfg.Backcolor.Green = 0;
 8002652:	2300      	movs	r3, #0
 8002654:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  layer_cfg.Backcolor.Red = 0;
 8002658:	2300      	movs	r3, #0
 800265a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  layer_cfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 800265e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002662:	62bb      	str	r3, [r7, #40]	; 0x28
  layer_cfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8002664:	2307      	movs	r3, #7
 8002666:	62fb      	str	r3, [r7, #44]	; 0x2c
  layer_cfg.ImageWidth = BSP_LCD_GetXSize();
 8002668:	f7ff ffae 	bl	80025c8 <BSP_LCD_GetXSize>
 800266c:	4603      	mov	r3, r0
 800266e:	637b      	str	r3, [r7, #52]	; 0x34
  layer_cfg.ImageHeight = BSP_LCD_GetYSize();
 8002670:	f7ff ffbe 	bl	80025f0 <BSP_LCD_GetYSize>
 8002674:	4603      	mov	r3, r0
 8002676:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&hLtdcHandler, &layer_cfg, LayerIndex); 
 8002678:	88fa      	ldrh	r2, [r7, #6]
 800267a:	f107 030c 	add.w	r3, r7, #12
 800267e:	4619      	mov	r1, r3
 8002680:	4812      	ldr	r0, [pc, #72]	; (80026cc <BSP_LCD_LayerDefaultInit+0xb4>)
 8002682:	f004 fe81 	bl	8007388 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8002686:	88fa      	ldrh	r2, [r7, #6]
 8002688:	4911      	ldr	r1, [pc, #68]	; (80026d0 <BSP_LCD_LayerDefaultInit+0xb8>)
 800268a:	4613      	mov	r3, r2
 800268c:	005b      	lsls	r3, r3, #1
 800268e:	4413      	add	r3, r2
 8002690:	009b      	lsls	r3, r3, #2
 8002692:	440b      	add	r3, r1
 8002694:	3304      	adds	r3, #4
 8002696:	f04f 32ff 	mov.w	r2, #4294967295
 800269a:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 800269c:	88fa      	ldrh	r2, [r7, #6]
 800269e:	490c      	ldr	r1, [pc, #48]	; (80026d0 <BSP_LCD_LayerDefaultInit+0xb8>)
 80026a0:	4613      	mov	r3, r2
 80026a2:	005b      	lsls	r3, r3, #1
 80026a4:	4413      	add	r3, r2
 80026a6:	009b      	lsls	r3, r3, #2
 80026a8:	440b      	add	r3, r1
 80026aa:	3308      	adds	r3, #8
 80026ac:	4a09      	ldr	r2, [pc, #36]	; (80026d4 <BSP_LCD_LayerDefaultInit+0xbc>)
 80026ae:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 80026b0:	88fa      	ldrh	r2, [r7, #6]
 80026b2:	4907      	ldr	r1, [pc, #28]	; (80026d0 <BSP_LCD_LayerDefaultInit+0xb8>)
 80026b4:	4613      	mov	r3, r2
 80026b6:	005b      	lsls	r3, r3, #1
 80026b8:	4413      	add	r3, r2
 80026ba:	009b      	lsls	r3, r3, #2
 80026bc:	440b      	add	r3, r1
 80026be:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 80026c2:	601a      	str	r2, [r3, #0]
}
 80026c4:	bf00      	nop
 80026c6:	3740      	adds	r7, #64	; 0x40
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}
 80026cc:	2000877c 	.word	0x2000877c
 80026d0:	20000444 	.word	0x20000444
 80026d4:	20000028 	.word	0x20000028

080026d8 <BSP_LCD_SelectLayer>:
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: Layer foreground or background
  * @retval None
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 80026d8:	b480      	push	{r7}
 80026da:	b083      	sub	sp, #12
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 80026e0:	4a04      	ldr	r2, [pc, #16]	; (80026f4 <BSP_LCD_SelectLayer+0x1c>)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6013      	str	r3, [r2, #0]
} 
 80026e6:	bf00      	nop
 80026e8:	370c      	adds	r7, #12
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr
 80026f2:	bf00      	nop
 80026f4:	20000440 	.word	0x20000440

080026f8 <BSP_LCD_SetTextColor>:
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8002700:	4b07      	ldr	r3, [pc, #28]	; (8002720 <BSP_LCD_SetTextColor+0x28>)
 8002702:	681a      	ldr	r2, [r3, #0]
 8002704:	4907      	ldr	r1, [pc, #28]	; (8002724 <BSP_LCD_SetTextColor+0x2c>)
 8002706:	4613      	mov	r3, r2
 8002708:	005b      	lsls	r3, r3, #1
 800270a:	4413      	add	r3, r2
 800270c:	009b      	lsls	r3, r3, #2
 800270e:	440b      	add	r3, r1
 8002710:	687a      	ldr	r2, [r7, #4]
 8002712:	601a      	str	r2, [r3, #0]
}
 8002714:	bf00      	nop
 8002716:	370c      	adds	r7, #12
 8002718:	46bd      	mov	sp, r7
 800271a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271e:	4770      	bx	lr
 8002720:	20000440 	.word	0x20000440
 8002724:	20000444 	.word	0x20000444

08002728 <BSP_LCD_SetBackColor>:
  * @brief  Sets the LCD background color.
  * @param  Color: Layer background color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8002728:	b480      	push	{r7}
 800272a:	b083      	sub	sp, #12
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8002730:	4b08      	ldr	r3, [pc, #32]	; (8002754 <BSP_LCD_SetBackColor+0x2c>)
 8002732:	681a      	ldr	r2, [r3, #0]
 8002734:	4908      	ldr	r1, [pc, #32]	; (8002758 <BSP_LCD_SetBackColor+0x30>)
 8002736:	4613      	mov	r3, r2
 8002738:	005b      	lsls	r3, r3, #1
 800273a:	4413      	add	r3, r2
 800273c:	009b      	lsls	r3, r3, #2
 800273e:	440b      	add	r3, r1
 8002740:	3304      	adds	r3, #4
 8002742:	687a      	ldr	r2, [r7, #4]
 8002744:	601a      	str	r2, [r3, #0]
}
 8002746:	bf00      	nop
 8002748:	370c      	adds	r7, #12
 800274a:	46bd      	mov	sp, r7
 800274c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002750:	4770      	bx	lr
 8002752:	bf00      	nop
 8002754:	20000440 	.word	0x20000440
 8002758:	20000444 	.word	0x20000444

0800275c <BSP_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  * @retval None
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 800275c:	b480      	push	{r7}
 800275e:	b083      	sub	sp, #12
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 8002764:	4b08      	ldr	r3, [pc, #32]	; (8002788 <BSP_LCD_SetFont+0x2c>)
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	4908      	ldr	r1, [pc, #32]	; (800278c <BSP_LCD_SetFont+0x30>)
 800276a:	4613      	mov	r3, r2
 800276c:	005b      	lsls	r3, r3, #1
 800276e:	4413      	add	r3, r2
 8002770:	009b      	lsls	r3, r3, #2
 8002772:	440b      	add	r3, r1
 8002774:	3308      	adds	r3, #8
 8002776:	687a      	ldr	r2, [r7, #4]
 8002778:	601a      	str	r2, [r3, #0]
}
 800277a:	bf00      	nop
 800277c:	370c      	adds	r7, #12
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr
 8002786:	bf00      	nop
 8002788:	20000440 	.word	0x20000440
 800278c:	20000444 	.word	0x20000444

08002790 <BSP_LCD_Clear>:
  * @brief  Clears the hole LCD.
  * @param  Color: Color of the background
  * @retval None
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8002790:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002792:	b085      	sub	sp, #20
 8002794:	af02      	add	r7, sp, #8
 8002796:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8002798:	4b0f      	ldr	r3, [pc, #60]	; (80027d8 <BSP_LCD_Clear+0x48>)
 800279a:	681c      	ldr	r4, [r3, #0]
 800279c:	4b0e      	ldr	r3, [pc, #56]	; (80027d8 <BSP_LCD_Clear+0x48>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a0e      	ldr	r2, [pc, #56]	; (80027dc <BSP_LCD_Clear+0x4c>)
 80027a2:	2134      	movs	r1, #52	; 0x34
 80027a4:	fb01 f303 	mul.w	r3, r1, r3
 80027a8:	4413      	add	r3, r2
 80027aa:	335c      	adds	r3, #92	; 0x5c
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	461e      	mov	r6, r3
 80027b0:	f7ff ff0a 	bl	80025c8 <BSP_LCD_GetXSize>
 80027b4:	4605      	mov	r5, r0
 80027b6:	f7ff ff1b 	bl	80025f0 <BSP_LCD_GetYSize>
 80027ba:	4602      	mov	r2, r0
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	9301      	str	r3, [sp, #4]
 80027c0:	2300      	movs	r3, #0
 80027c2:	9300      	str	r3, [sp, #0]
 80027c4:	4613      	mov	r3, r2
 80027c6:	462a      	mov	r2, r5
 80027c8:	4631      	mov	r1, r6
 80027ca:	4620      	mov	r0, r4
 80027cc:	f000 fbfe 	bl	8002fcc <LL_FillBuffer>
}
 80027d0:	bf00      	nop
 80027d2:	370c      	adds	r7, #12
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80027d8:	20000440 	.word	0x20000440
 80027dc:	2000877c 	.word	0x2000877c

080027e0 <BSP_LCD_DrawHLine>:
  * @param  Ypos: Y position
  * @param  Length: Line length
  * @retval None
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80027e0:	b5b0      	push	{r4, r5, r7, lr}
 80027e2:	b086      	sub	sp, #24
 80027e4:	af02      	add	r7, sp, #8
 80027e6:	4603      	mov	r3, r0
 80027e8:	80fb      	strh	r3, [r7, #6]
 80027ea:	460b      	mov	r3, r1
 80027ec:	80bb      	strh	r3, [r7, #4]
 80027ee:	4613      	mov	r3, r2
 80027f0:	807b      	strh	r3, [r7, #2]
  uint32_t  Xaddress = 0;
 80027f2:	2300      	movs	r3, #0
 80027f4:	60fb      	str	r3, [r7, #12]
  
  /* Get the line address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 80027f6:	4b26      	ldr	r3, [pc, #152]	; (8002890 <BSP_LCD_DrawHLine+0xb0>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4a26      	ldr	r2, [pc, #152]	; (8002894 <BSP_LCD_DrawHLine+0xb4>)
 80027fc:	2134      	movs	r1, #52	; 0x34
 80027fe:	fb01 f303 	mul.w	r3, r1, r3
 8002802:	4413      	add	r3, r2
 8002804:	3348      	adds	r3, #72	; 0x48
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	2b02      	cmp	r3, #2
 800280a:	d114      	bne.n	8002836 <BSP_LCD_DrawHLine+0x56>
  { /* RGB565 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 800280c:	4b20      	ldr	r3, [pc, #128]	; (8002890 <BSP_LCD_DrawHLine+0xb0>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a20      	ldr	r2, [pc, #128]	; (8002894 <BSP_LCD_DrawHLine+0xb4>)
 8002812:	2134      	movs	r1, #52	; 0x34
 8002814:	fb01 f303 	mul.w	r3, r1, r3
 8002818:	4413      	add	r3, r2
 800281a:	335c      	adds	r3, #92	; 0x5c
 800281c:	681c      	ldr	r4, [r3, #0]
 800281e:	f7ff fed3 	bl	80025c8 <BSP_LCD_GetXSize>
 8002822:	4602      	mov	r2, r0
 8002824:	88bb      	ldrh	r3, [r7, #4]
 8002826:	fb03 f202 	mul.w	r2, r3, r2
 800282a:	88fb      	ldrh	r3, [r7, #6]
 800282c:	4413      	add	r3, r2
 800282e:	005b      	lsls	r3, r3, #1
 8002830:	4423      	add	r3, r4
 8002832:	60fb      	str	r3, [r7, #12]
 8002834:	e013      	b.n	800285e <BSP_LCD_DrawHLine+0x7e>
  }
  else
  { /* ARGB8888 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8002836:	4b16      	ldr	r3, [pc, #88]	; (8002890 <BSP_LCD_DrawHLine+0xb0>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a16      	ldr	r2, [pc, #88]	; (8002894 <BSP_LCD_DrawHLine+0xb4>)
 800283c:	2134      	movs	r1, #52	; 0x34
 800283e:	fb01 f303 	mul.w	r3, r1, r3
 8002842:	4413      	add	r3, r2
 8002844:	335c      	adds	r3, #92	; 0x5c
 8002846:	681c      	ldr	r4, [r3, #0]
 8002848:	f7ff febe 	bl	80025c8 <BSP_LCD_GetXSize>
 800284c:	4602      	mov	r2, r0
 800284e:	88bb      	ldrh	r3, [r7, #4]
 8002850:	fb03 f202 	mul.w	r2, r3, r2
 8002854:	88fb      	ldrh	r3, [r7, #6]
 8002856:	4413      	add	r3, r2
 8002858:	009b      	lsls	r3, r3, #2
 800285a:	4423      	add	r3, r4
 800285c:	60fb      	str	r3, [r7, #12]
  }
  
  /* Write line */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 800285e:	4b0c      	ldr	r3, [pc, #48]	; (8002890 <BSP_LCD_DrawHLine+0xb0>)
 8002860:	6818      	ldr	r0, [r3, #0]
 8002862:	68f9      	ldr	r1, [r7, #12]
 8002864:	887c      	ldrh	r4, [r7, #2]
 8002866:	4b0a      	ldr	r3, [pc, #40]	; (8002890 <BSP_LCD_DrawHLine+0xb0>)
 8002868:	681a      	ldr	r2, [r3, #0]
 800286a:	4d0b      	ldr	r5, [pc, #44]	; (8002898 <BSP_LCD_DrawHLine+0xb8>)
 800286c:	4613      	mov	r3, r2
 800286e:	005b      	lsls	r3, r3, #1
 8002870:	4413      	add	r3, r2
 8002872:	009b      	lsls	r3, r3, #2
 8002874:	442b      	add	r3, r5
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	9301      	str	r3, [sp, #4]
 800287a:	2300      	movs	r3, #0
 800287c:	9300      	str	r3, [sp, #0]
 800287e:	2301      	movs	r3, #1
 8002880:	4622      	mov	r2, r4
 8002882:	f000 fba3 	bl	8002fcc <LL_FillBuffer>
}
 8002886:	bf00      	nop
 8002888:	3710      	adds	r7, #16
 800288a:	46bd      	mov	sp, r7
 800288c:	bdb0      	pop	{r4, r5, r7, pc}
 800288e:	bf00      	nop
 8002890:	20000440 	.word	0x20000440
 8002894:	2000877c 	.word	0x2000877c
 8002898:	20000444 	.word	0x20000444

0800289c <BSP_LCD_DrawCircle>:
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  * @retval None
  */
void BSP_LCD_DrawCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 800289c:	b590      	push	{r4, r7, lr}
 800289e:	b087      	sub	sp, #28
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	4603      	mov	r3, r0
 80028a4:	80fb      	strh	r3, [r7, #6]
 80028a6:	460b      	mov	r3, r1
 80028a8:	80bb      	strh	r3, [r7, #4]
 80028aa:	4613      	mov	r3, r2
 80028ac:	807b      	strh	r3, [r7, #2]
  int32_t   decision;    /* Decision Variable */ 
  uint32_t  current_x;   /* Current X Value */
  uint32_t  current_y;   /* Current Y Value */
  
  decision = 3 - (Radius << 1);
 80028ae:	887b      	ldrh	r3, [r7, #2]
 80028b0:	005b      	lsls	r3, r3, #1
 80028b2:	f1c3 0303 	rsb	r3, r3, #3
 80028b6:	617b      	str	r3, [r7, #20]
  current_x = 0;
 80028b8:	2300      	movs	r3, #0
 80028ba:	613b      	str	r3, [r7, #16]
  current_y = Radius;
 80028bc:	887b      	ldrh	r3, [r7, #2]
 80028be:	60fb      	str	r3, [r7, #12]
  
  while (current_x <= current_y)
 80028c0:	e0c7      	b.n	8002a52 <BSP_LCD_DrawCircle+0x1b6>
  {
    BSP_LCD_DrawPixel((Xpos + current_x), (Ypos - current_y), DrawProp[ActiveLayer].TextColor);
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	b29a      	uxth	r2, r3
 80028c6:	88fb      	ldrh	r3, [r7, #6]
 80028c8:	4413      	add	r3, r2
 80028ca:	b298      	uxth	r0, r3
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	b29b      	uxth	r3, r3
 80028d0:	88ba      	ldrh	r2, [r7, #4]
 80028d2:	1ad3      	subs	r3, r2, r3
 80028d4:	b299      	uxth	r1, r3
 80028d6:	4b64      	ldr	r3, [pc, #400]	; (8002a68 <BSP_LCD_DrawCircle+0x1cc>)
 80028d8:	681a      	ldr	r2, [r3, #0]
 80028da:	4c64      	ldr	r4, [pc, #400]	; (8002a6c <BSP_LCD_DrawCircle+0x1d0>)
 80028dc:	4613      	mov	r3, r2
 80028de:	005b      	lsls	r3, r3, #1
 80028e0:	4413      	add	r3, r2
 80028e2:	009b      	lsls	r3, r3, #2
 80028e4:	4423      	add	r3, r4
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	461a      	mov	r2, r3
 80028ea:	f000 f8c1 	bl	8002a70 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_x), (Ypos - current_y), DrawProp[ActiveLayer].TextColor);
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	b29b      	uxth	r3, r3
 80028f2:	88fa      	ldrh	r2, [r7, #6]
 80028f4:	1ad3      	subs	r3, r2, r3
 80028f6:	b298      	uxth	r0, r3
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	b29b      	uxth	r3, r3
 80028fc:	88ba      	ldrh	r2, [r7, #4]
 80028fe:	1ad3      	subs	r3, r2, r3
 8002900:	b299      	uxth	r1, r3
 8002902:	4b59      	ldr	r3, [pc, #356]	; (8002a68 <BSP_LCD_DrawCircle+0x1cc>)
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	4c59      	ldr	r4, [pc, #356]	; (8002a6c <BSP_LCD_DrawCircle+0x1d0>)
 8002908:	4613      	mov	r3, r2
 800290a:	005b      	lsls	r3, r3, #1
 800290c:	4413      	add	r3, r2
 800290e:	009b      	lsls	r3, r3, #2
 8002910:	4423      	add	r3, r4
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	461a      	mov	r2, r3
 8002916:	f000 f8ab 	bl	8002a70 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_y), (Ypos - current_x), DrawProp[ActiveLayer].TextColor);
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	b29a      	uxth	r2, r3
 800291e:	88fb      	ldrh	r3, [r7, #6]
 8002920:	4413      	add	r3, r2
 8002922:	b298      	uxth	r0, r3
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	b29b      	uxth	r3, r3
 8002928:	88ba      	ldrh	r2, [r7, #4]
 800292a:	1ad3      	subs	r3, r2, r3
 800292c:	b299      	uxth	r1, r3
 800292e:	4b4e      	ldr	r3, [pc, #312]	; (8002a68 <BSP_LCD_DrawCircle+0x1cc>)
 8002930:	681a      	ldr	r2, [r3, #0]
 8002932:	4c4e      	ldr	r4, [pc, #312]	; (8002a6c <BSP_LCD_DrawCircle+0x1d0>)
 8002934:	4613      	mov	r3, r2
 8002936:	005b      	lsls	r3, r3, #1
 8002938:	4413      	add	r3, r2
 800293a:	009b      	lsls	r3, r3, #2
 800293c:	4423      	add	r3, r4
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	461a      	mov	r2, r3
 8002942:	f000 f895 	bl	8002a70 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_y), (Ypos - current_x), DrawProp[ActiveLayer].TextColor);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	b29b      	uxth	r3, r3
 800294a:	88fa      	ldrh	r2, [r7, #6]
 800294c:	1ad3      	subs	r3, r2, r3
 800294e:	b298      	uxth	r0, r3
 8002950:	693b      	ldr	r3, [r7, #16]
 8002952:	b29b      	uxth	r3, r3
 8002954:	88ba      	ldrh	r2, [r7, #4]
 8002956:	1ad3      	subs	r3, r2, r3
 8002958:	b299      	uxth	r1, r3
 800295a:	4b43      	ldr	r3, [pc, #268]	; (8002a68 <BSP_LCD_DrawCircle+0x1cc>)
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	4c43      	ldr	r4, [pc, #268]	; (8002a6c <BSP_LCD_DrawCircle+0x1d0>)
 8002960:	4613      	mov	r3, r2
 8002962:	005b      	lsls	r3, r3, #1
 8002964:	4413      	add	r3, r2
 8002966:	009b      	lsls	r3, r3, #2
 8002968:	4423      	add	r3, r4
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	461a      	mov	r2, r3
 800296e:	f000 f87f 	bl	8002a70 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_x), (Ypos + current_y), DrawProp[ActiveLayer].TextColor);
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	b29a      	uxth	r2, r3
 8002976:	88fb      	ldrh	r3, [r7, #6]
 8002978:	4413      	add	r3, r2
 800297a:	b298      	uxth	r0, r3
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	b29a      	uxth	r2, r3
 8002980:	88bb      	ldrh	r3, [r7, #4]
 8002982:	4413      	add	r3, r2
 8002984:	b299      	uxth	r1, r3
 8002986:	4b38      	ldr	r3, [pc, #224]	; (8002a68 <BSP_LCD_DrawCircle+0x1cc>)
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	4c38      	ldr	r4, [pc, #224]	; (8002a6c <BSP_LCD_DrawCircle+0x1d0>)
 800298c:	4613      	mov	r3, r2
 800298e:	005b      	lsls	r3, r3, #1
 8002990:	4413      	add	r3, r2
 8002992:	009b      	lsls	r3, r3, #2
 8002994:	4423      	add	r3, r4
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	461a      	mov	r2, r3
 800299a:	f000 f869 	bl	8002a70 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_x), (Ypos + current_y), DrawProp[ActiveLayer].TextColor);
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	b29b      	uxth	r3, r3
 80029a2:	88fa      	ldrh	r2, [r7, #6]
 80029a4:	1ad3      	subs	r3, r2, r3
 80029a6:	b298      	uxth	r0, r3
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	b29a      	uxth	r2, r3
 80029ac:	88bb      	ldrh	r3, [r7, #4]
 80029ae:	4413      	add	r3, r2
 80029b0:	b299      	uxth	r1, r3
 80029b2:	4b2d      	ldr	r3, [pc, #180]	; (8002a68 <BSP_LCD_DrawCircle+0x1cc>)
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	4c2d      	ldr	r4, [pc, #180]	; (8002a6c <BSP_LCD_DrawCircle+0x1d0>)
 80029b8:	4613      	mov	r3, r2
 80029ba:	005b      	lsls	r3, r3, #1
 80029bc:	4413      	add	r3, r2
 80029be:	009b      	lsls	r3, r3, #2
 80029c0:	4423      	add	r3, r4
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	461a      	mov	r2, r3
 80029c6:	f000 f853 	bl	8002a70 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_y), (Ypos + current_x), DrawProp[ActiveLayer].TextColor);
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	b29a      	uxth	r2, r3
 80029ce:	88fb      	ldrh	r3, [r7, #6]
 80029d0:	4413      	add	r3, r2
 80029d2:	b298      	uxth	r0, r3
 80029d4:	693b      	ldr	r3, [r7, #16]
 80029d6:	b29a      	uxth	r2, r3
 80029d8:	88bb      	ldrh	r3, [r7, #4]
 80029da:	4413      	add	r3, r2
 80029dc:	b299      	uxth	r1, r3
 80029de:	4b22      	ldr	r3, [pc, #136]	; (8002a68 <BSP_LCD_DrawCircle+0x1cc>)
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	4c22      	ldr	r4, [pc, #136]	; (8002a6c <BSP_LCD_DrawCircle+0x1d0>)
 80029e4:	4613      	mov	r3, r2
 80029e6:	005b      	lsls	r3, r3, #1
 80029e8:	4413      	add	r3, r2
 80029ea:	009b      	lsls	r3, r3, #2
 80029ec:	4423      	add	r3, r4
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	461a      	mov	r2, r3
 80029f2:	f000 f83d 	bl	8002a70 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_y), (Ypos + current_x), DrawProp[ActiveLayer].TextColor);
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	b29b      	uxth	r3, r3
 80029fa:	88fa      	ldrh	r2, [r7, #6]
 80029fc:	1ad3      	subs	r3, r2, r3
 80029fe:	b298      	uxth	r0, r3
 8002a00:	693b      	ldr	r3, [r7, #16]
 8002a02:	b29a      	uxth	r2, r3
 8002a04:	88bb      	ldrh	r3, [r7, #4]
 8002a06:	4413      	add	r3, r2
 8002a08:	b299      	uxth	r1, r3
 8002a0a:	4b17      	ldr	r3, [pc, #92]	; (8002a68 <BSP_LCD_DrawCircle+0x1cc>)
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	4c17      	ldr	r4, [pc, #92]	; (8002a6c <BSP_LCD_DrawCircle+0x1d0>)
 8002a10:	4613      	mov	r3, r2
 8002a12:	005b      	lsls	r3, r3, #1
 8002a14:	4413      	add	r3, r2
 8002a16:	009b      	lsls	r3, r3, #2
 8002a18:	4423      	add	r3, r4
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	461a      	mov	r2, r3
 8002a1e:	f000 f827 	bl	8002a70 <BSP_LCD_DrawPixel>
    
    if (decision < 0)
 8002a22:	697b      	ldr	r3, [r7, #20]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	da06      	bge.n	8002a36 <BSP_LCD_DrawCircle+0x19a>
    { 
      decision += (current_x << 2) + 6;
 8002a28:	693b      	ldr	r3, [r7, #16]
 8002a2a:	009a      	lsls	r2, r3, #2
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	4413      	add	r3, r2
 8002a30:	3306      	adds	r3, #6
 8002a32:	617b      	str	r3, [r7, #20]
 8002a34:	e00a      	b.n	8002a4c <BSP_LCD_DrawCircle+0x1b0>
    }
    else
    {
      decision += ((current_x - current_y) << 2) + 10;
 8002a36:	693a      	ldr	r2, [r7, #16]
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	1ad3      	subs	r3, r2, r3
 8002a3c:	009a      	lsls	r2, r3, #2
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	4413      	add	r3, r2
 8002a42:	330a      	adds	r3, #10
 8002a44:	617b      	str	r3, [r7, #20]
      current_y--;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	3b01      	subs	r3, #1
 8002a4a:	60fb      	str	r3, [r7, #12]
    }
    current_x++;
 8002a4c:	693b      	ldr	r3, [r7, #16]
 8002a4e:	3301      	adds	r3, #1
 8002a50:	613b      	str	r3, [r7, #16]
  while (current_x <= current_y)
 8002a52:	693a      	ldr	r2, [r7, #16]
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	429a      	cmp	r2, r3
 8002a58:	f67f af33 	bls.w	80028c2 <BSP_LCD_DrawCircle+0x26>
  } 
}
 8002a5c:	bf00      	nop
 8002a5e:	bf00      	nop
 8002a60:	371c      	adds	r7, #28
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd90      	pop	{r4, r7, pc}
 8002a66:	bf00      	nop
 8002a68:	20000440 	.word	0x20000440
 8002a6c:	20000444 	.word	0x20000444

08002a70 <BSP_LCD_DrawPixel>:
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  * @retval None
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8002a70:	b5b0      	push	{r4, r5, r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	4603      	mov	r3, r0
 8002a78:	603a      	str	r2, [r7, #0]
 8002a7a:	80fb      	strh	r3, [r7, #6]
 8002a7c:	460b      	mov	r3, r1
 8002a7e:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8002a80:	4b1d      	ldr	r3, [pc, #116]	; (8002af8 <BSP_LCD_DrawPixel+0x88>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a1d      	ldr	r2, [pc, #116]	; (8002afc <BSP_LCD_DrawPixel+0x8c>)
 8002a86:	2134      	movs	r1, #52	; 0x34
 8002a88:	fb01 f303 	mul.w	r3, r1, r3
 8002a8c:	4413      	add	r3, r2
 8002a8e:	3348      	adds	r3, #72	; 0x48
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	2b02      	cmp	r3, #2
 8002a94:	d116      	bne.n	8002ac4 <BSP_LCD_DrawPixel+0x54>
  { /* RGB565 format */
    *(__IO uint16_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = (uint16_t)RGB_Code;
 8002a96:	4b18      	ldr	r3, [pc, #96]	; (8002af8 <BSP_LCD_DrawPixel+0x88>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4a18      	ldr	r2, [pc, #96]	; (8002afc <BSP_LCD_DrawPixel+0x8c>)
 8002a9c:	2134      	movs	r1, #52	; 0x34
 8002a9e:	fb01 f303 	mul.w	r3, r1, r3
 8002aa2:	4413      	add	r3, r2
 8002aa4:	335c      	adds	r3, #92	; 0x5c
 8002aa6:	681c      	ldr	r4, [r3, #0]
 8002aa8:	88bd      	ldrh	r5, [r7, #4]
 8002aaa:	f7ff fd8d 	bl	80025c8 <BSP_LCD_GetXSize>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	fb03 f205 	mul.w	r2, r3, r5
 8002ab4:	88fb      	ldrh	r3, [r7, #6]
 8002ab6:	4413      	add	r3, r2
 8002ab8:	005b      	lsls	r3, r3, #1
 8002aba:	4423      	add	r3, r4
 8002abc:	683a      	ldr	r2, [r7, #0]
 8002abe:	b292      	uxth	r2, r2
 8002ac0:	801a      	strh	r2, [r3, #0]
  }
  else
  { /* ARGB8888 format */
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
  }
}
 8002ac2:	e015      	b.n	8002af0 <BSP_LCD_DrawPixel+0x80>
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8002ac4:	4b0c      	ldr	r3, [pc, #48]	; (8002af8 <BSP_LCD_DrawPixel+0x88>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a0c      	ldr	r2, [pc, #48]	; (8002afc <BSP_LCD_DrawPixel+0x8c>)
 8002aca:	2134      	movs	r1, #52	; 0x34
 8002acc:	fb01 f303 	mul.w	r3, r1, r3
 8002ad0:	4413      	add	r3, r2
 8002ad2:	335c      	adds	r3, #92	; 0x5c
 8002ad4:	681c      	ldr	r4, [r3, #0]
 8002ad6:	88bd      	ldrh	r5, [r7, #4]
 8002ad8:	f7ff fd76 	bl	80025c8 <BSP_LCD_GetXSize>
 8002adc:	4603      	mov	r3, r0
 8002ade:	fb03 f205 	mul.w	r2, r3, r5
 8002ae2:	88fb      	ldrh	r3, [r7, #6]
 8002ae4:	4413      	add	r3, r2
 8002ae6:	009b      	lsls	r3, r3, #2
 8002ae8:	4423      	add	r3, r4
 8002aea:	461a      	mov	r2, r3
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	6013      	str	r3, [r2, #0]
}
 8002af0:	bf00      	nop
 8002af2:	3708      	adds	r7, #8
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bdb0      	pop	{r4, r5, r7, pc}
 8002af8:	20000440 	.word	0x20000440
 8002afc:	2000877c 	.word	0x2000877c

08002b00 <BSP_LCD_DrawBitmap>:
  * @param  Ypos: Bmp Y position in the LCD
  * @param  pbmp: Pointer to Bmp picture address in the internal Flash
  * @retval None
  */
void BSP_LCD_DrawBitmap(uint32_t Xpos, uint32_t Ypos, uint8_t *pbmp)
{
 8002b00:	b590      	push	{r4, r7, lr}
 8002b02:	b08b      	sub	sp, #44	; 0x2c
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	60f8      	str	r0, [r7, #12]
 8002b08:	60b9      	str	r1, [r7, #8]
 8002b0a:	607a      	str	r2, [r7, #4]
  uint32_t index = 0, width = 0, height = 0, bit_pixel = 0;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	627b      	str	r3, [r7, #36]	; 0x24
 8002b10:	2300      	movs	r3, #0
 8002b12:	61bb      	str	r3, [r7, #24]
 8002b14:	2300      	movs	r3, #0
 8002b16:	617b      	str	r3, [r7, #20]
 8002b18:	2300      	movs	r3, #0
 8002b1a:	613b      	str	r3, [r7, #16]
  uint32_t address;
  uint32_t input_color_mode = 0;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	61fb      	str	r3, [r7, #28]
  
  /* Get bitmap data address offset */
  index = pbmp[10] + (pbmp[11] << 8) + (pbmp[12] << 16)  + (pbmp[13] << 24);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	330a      	adds	r3, #10
 8002b24:	781b      	ldrb	r3, [r3, #0]
 8002b26:	461a      	mov	r2, r3
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	330b      	adds	r3, #11
 8002b2c:	781b      	ldrb	r3, [r3, #0]
 8002b2e:	021b      	lsls	r3, r3, #8
 8002b30:	441a      	add	r2, r3
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	330c      	adds	r3, #12
 8002b36:	781b      	ldrb	r3, [r3, #0]
 8002b38:	041b      	lsls	r3, r3, #16
 8002b3a:	441a      	add	r2, r3
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	330d      	adds	r3, #13
 8002b40:	781b      	ldrb	r3, [r3, #0]
 8002b42:	061b      	lsls	r3, r3, #24
 8002b44:	4413      	add	r3, r2
 8002b46:	627b      	str	r3, [r7, #36]	; 0x24

  /* Read bitmap width */
  width = pbmp[18] + (pbmp[19] << 8) + (pbmp[20] << 16)  + (pbmp[21] << 24);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	3312      	adds	r3, #18
 8002b4c:	781b      	ldrb	r3, [r3, #0]
 8002b4e:	461a      	mov	r2, r3
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	3313      	adds	r3, #19
 8002b54:	781b      	ldrb	r3, [r3, #0]
 8002b56:	021b      	lsls	r3, r3, #8
 8002b58:	441a      	add	r2, r3
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	3314      	adds	r3, #20
 8002b5e:	781b      	ldrb	r3, [r3, #0]
 8002b60:	041b      	lsls	r3, r3, #16
 8002b62:	441a      	add	r2, r3
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	3315      	adds	r3, #21
 8002b68:	781b      	ldrb	r3, [r3, #0]
 8002b6a:	061b      	lsls	r3, r3, #24
 8002b6c:	4413      	add	r3, r2
 8002b6e:	61bb      	str	r3, [r7, #24]

  /* Read bitmap height */
  height = pbmp[22] + (pbmp[23] << 8) + (pbmp[24] << 16)  + (pbmp[25] << 24);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	3316      	adds	r3, #22
 8002b74:	781b      	ldrb	r3, [r3, #0]
 8002b76:	461a      	mov	r2, r3
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	3317      	adds	r3, #23
 8002b7c:	781b      	ldrb	r3, [r3, #0]
 8002b7e:	021b      	lsls	r3, r3, #8
 8002b80:	441a      	add	r2, r3
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	3318      	adds	r3, #24
 8002b86:	781b      	ldrb	r3, [r3, #0]
 8002b88:	041b      	lsls	r3, r3, #16
 8002b8a:	441a      	add	r2, r3
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	3319      	adds	r3, #25
 8002b90:	781b      	ldrb	r3, [r3, #0]
 8002b92:	061b      	lsls	r3, r3, #24
 8002b94:	4413      	add	r3, r2
 8002b96:	617b      	str	r3, [r7, #20]

  /* Read bit/pixel */
  bit_pixel = pbmp[28] + (pbmp[29] << 8);  
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	331c      	adds	r3, #28
 8002b9c:	781b      	ldrb	r3, [r3, #0]
 8002b9e:	461a      	mov	r2, r3
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	331d      	adds	r3, #29
 8002ba4:	781b      	ldrb	r3, [r3, #0]
 8002ba6:	021b      	lsls	r3, r3, #8
 8002ba8:	4413      	add	r3, r2
 8002baa:	613b      	str	r3, [r7, #16]
  
  /* Set the address */
  address = hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (((BSP_LCD_GetXSize()*Ypos) + Xpos)*(4));
 8002bac:	4b2b      	ldr	r3, [pc, #172]	; (8002c5c <BSP_LCD_DrawBitmap+0x15c>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4a2b      	ldr	r2, [pc, #172]	; (8002c60 <BSP_LCD_DrawBitmap+0x160>)
 8002bb2:	2134      	movs	r1, #52	; 0x34
 8002bb4:	fb01 f303 	mul.w	r3, r1, r3
 8002bb8:	4413      	add	r3, r2
 8002bba:	335c      	adds	r3, #92	; 0x5c
 8002bbc:	681c      	ldr	r4, [r3, #0]
 8002bbe:	f7ff fd03 	bl	80025c8 <BSP_LCD_GetXSize>
 8002bc2:	4602      	mov	r2, r0
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	fb03 f202 	mul.w	r2, r3, r2
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	4413      	add	r3, r2
 8002bce:	009b      	lsls	r3, r3, #2
 8002bd0:	4423      	add	r3, r4
 8002bd2:	623b      	str	r3, [r7, #32]
  
  /* Get the layer pixel format */    
  if ((bit_pixel/8) == 4)
 8002bd4:	693b      	ldr	r3, [r7, #16]
 8002bd6:	3b20      	subs	r3, #32
 8002bd8:	2b07      	cmp	r3, #7
 8002bda:	d802      	bhi.n	8002be2 <BSP_LCD_DrawBitmap+0xe2>
  {
    input_color_mode = CM_ARGB8888;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	61fb      	str	r3, [r7, #28]
 8002be0:	e008      	b.n	8002bf4 <BSP_LCD_DrawBitmap+0xf4>
  }
  else if ((bit_pixel/8) == 2)
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	3b10      	subs	r3, #16
 8002be6:	2b07      	cmp	r3, #7
 8002be8:	d802      	bhi.n	8002bf0 <BSP_LCD_DrawBitmap+0xf0>
  {
    input_color_mode = CM_RGB565;   
 8002bea:	2302      	movs	r3, #2
 8002bec:	61fb      	str	r3, [r7, #28]
 8002bee:	e001      	b.n	8002bf4 <BSP_LCD_DrawBitmap+0xf4>
  }
  else 
  {
    input_color_mode = CM_RGB888;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	61fb      	str	r3, [r7, #28]
  }
  
  /* Bypass the bitmap header */
  pbmp += (index + (width * (height - 1) * (bit_pixel/8)));  
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	3b01      	subs	r3, #1
 8002bf8:	69ba      	ldr	r2, [r7, #24]
 8002bfa:	fb02 f303 	mul.w	r3, r2, r3
 8002bfe:	693a      	ldr	r2, [r7, #16]
 8002c00:	08d2      	lsrs	r2, r2, #3
 8002c02:	fb02 f203 	mul.w	r2, r2, r3
 8002c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c08:	4413      	add	r3, r2
 8002c0a:	687a      	ldr	r2, [r7, #4]
 8002c0c:	4413      	add	r3, r2
 8002c0e:	607b      	str	r3, [r7, #4]
  
  /* Convert picture to ARGB8888 pixel format */
  for(index=0; index < height; index++)
 8002c10:	2300      	movs	r3, #0
 8002c12:	627b      	str	r3, [r7, #36]	; 0x24
 8002c14:	e018      	b.n	8002c48 <BSP_LCD_DrawBitmap+0x148>
  {
    /* Pixel format conversion */
    LL_ConvertLineToARGB8888((uint32_t *)pbmp, (uint32_t *)address, width, input_color_mode);
 8002c16:	6a39      	ldr	r1, [r7, #32]
 8002c18:	69fb      	ldr	r3, [r7, #28]
 8002c1a:	69ba      	ldr	r2, [r7, #24]
 8002c1c:	6878      	ldr	r0, [r7, #4]
 8002c1e:	f000 fa21 	bl	8003064 <LL_ConvertLineToARGB8888>
    
    /* Increment the source and destination buffers */
    address+=  (BSP_LCD_GetXSize()*4);
 8002c22:	f7ff fcd1 	bl	80025c8 <BSP_LCD_GetXSize>
 8002c26:	4603      	mov	r3, r0
 8002c28:	009b      	lsls	r3, r3, #2
 8002c2a:	6a3a      	ldr	r2, [r7, #32]
 8002c2c:	4413      	add	r3, r2
 8002c2e:	623b      	str	r3, [r7, #32]
    pbmp -= width*(bit_pixel/8);
 8002c30:	693b      	ldr	r3, [r7, #16]
 8002c32:	08db      	lsrs	r3, r3, #3
 8002c34:	69ba      	ldr	r2, [r7, #24]
 8002c36:	fb02 f303 	mul.w	r3, r2, r3
 8002c3a:	425b      	negs	r3, r3
 8002c3c:	687a      	ldr	r2, [r7, #4]
 8002c3e:	4413      	add	r3, r2
 8002c40:	607b      	str	r3, [r7, #4]
  for(index=0; index < height; index++)
 8002c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c44:	3301      	adds	r3, #1
 8002c46:	627b      	str	r3, [r7, #36]	; 0x24
 8002c48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d3e2      	bcc.n	8002c16 <BSP_LCD_DrawBitmap+0x116>
  } 
}
 8002c50:	bf00      	nop
 8002c52:	bf00      	nop
 8002c54:	372c      	adds	r7, #44	; 0x2c
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd90      	pop	{r4, r7, pc}
 8002c5a:	bf00      	nop
 8002c5c:	20000440 	.word	0x20000440
 8002c60:	2000877c 	.word	0x2000877c

08002c64 <BSP_LCD_FillCircle>:
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  * @retval None
  */
void BSP_LCD_FillCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b086      	sub	sp, #24
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	80fb      	strh	r3, [r7, #6]
 8002c6e:	460b      	mov	r3, r1
 8002c70:	80bb      	strh	r3, [r7, #4]
 8002c72:	4613      	mov	r3, r2
 8002c74:	807b      	strh	r3, [r7, #2]
  int32_t  decision;     /* Decision Variable */ 
  uint32_t  current_x;   /* Current X Value */
  uint32_t  current_y;   /* Current Y Value */
  
  decision = 3 - (Radius << 1);
 8002c76:	887b      	ldrh	r3, [r7, #2]
 8002c78:	005b      	lsls	r3, r3, #1
 8002c7a:	f1c3 0303 	rsb	r3, r3, #3
 8002c7e:	617b      	str	r3, [r7, #20]
  
  current_x = 0;
 8002c80:	2300      	movs	r3, #0
 8002c82:	613b      	str	r3, [r7, #16]
  current_y = Radius;
 8002c84:	887b      	ldrh	r3, [r7, #2]
 8002c86:	60fb      	str	r3, [r7, #12]
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8002c88:	4b44      	ldr	r3, [pc, #272]	; (8002d9c <BSP_LCD_FillCircle+0x138>)
 8002c8a:	681a      	ldr	r2, [r3, #0]
 8002c8c:	4944      	ldr	r1, [pc, #272]	; (8002da0 <BSP_LCD_FillCircle+0x13c>)
 8002c8e:	4613      	mov	r3, r2
 8002c90:	005b      	lsls	r3, r3, #1
 8002c92:	4413      	add	r3, r2
 8002c94:	009b      	lsls	r3, r3, #2
 8002c96:	440b      	add	r3, r1
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f7ff fd2c 	bl	80026f8 <BSP_LCD_SetTextColor>
  
  while (current_x <= current_y)
 8002ca0:	e061      	b.n	8002d66 <BSP_LCD_FillCircle+0x102>
  {
    if(current_y > 0) 
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d021      	beq.n	8002cec <BSP_LCD_FillCircle+0x88>
    {
      BSP_LCD_DrawHLine(Xpos - current_y, Ypos + current_x, 2*current_y);
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	b29b      	uxth	r3, r3
 8002cac:	88fa      	ldrh	r2, [r7, #6]
 8002cae:	1ad3      	subs	r3, r2, r3
 8002cb0:	b298      	uxth	r0, r3
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	b29a      	uxth	r2, r3
 8002cb6:	88bb      	ldrh	r3, [r7, #4]
 8002cb8:	4413      	add	r3, r2
 8002cba:	b299      	uxth	r1, r3
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	b29b      	uxth	r3, r3
 8002cc0:	005b      	lsls	r3, r3, #1
 8002cc2:	b29b      	uxth	r3, r3
 8002cc4:	461a      	mov	r2, r3
 8002cc6:	f7ff fd8b 	bl	80027e0 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - current_y, Ypos - current_x, 2*current_y);
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	b29b      	uxth	r3, r3
 8002cce:	88fa      	ldrh	r2, [r7, #6]
 8002cd0:	1ad3      	subs	r3, r2, r3
 8002cd2:	b298      	uxth	r0, r3
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	b29b      	uxth	r3, r3
 8002cd8:	88ba      	ldrh	r2, [r7, #4]
 8002cda:	1ad3      	subs	r3, r2, r3
 8002cdc:	b299      	uxth	r1, r3
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	b29b      	uxth	r3, r3
 8002ce2:	005b      	lsls	r3, r3, #1
 8002ce4:	b29b      	uxth	r3, r3
 8002ce6:	461a      	mov	r2, r3
 8002ce8:	f7ff fd7a 	bl	80027e0 <BSP_LCD_DrawHLine>
    }
    
    if(current_x > 0) 
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d021      	beq.n	8002d36 <BSP_LCD_FillCircle+0xd2>
    {
      BSP_LCD_DrawHLine(Xpos - current_x, Ypos - current_y, 2*current_x);
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	b29b      	uxth	r3, r3
 8002cf6:	88fa      	ldrh	r2, [r7, #6]
 8002cf8:	1ad3      	subs	r3, r2, r3
 8002cfa:	b298      	uxth	r0, r3
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	b29b      	uxth	r3, r3
 8002d00:	88ba      	ldrh	r2, [r7, #4]
 8002d02:	1ad3      	subs	r3, r2, r3
 8002d04:	b299      	uxth	r1, r3
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	b29b      	uxth	r3, r3
 8002d0a:	005b      	lsls	r3, r3, #1
 8002d0c:	b29b      	uxth	r3, r3
 8002d0e:	461a      	mov	r2, r3
 8002d10:	f7ff fd66 	bl	80027e0 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - current_x, Ypos + current_y, 2*current_x);
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	b29b      	uxth	r3, r3
 8002d18:	88fa      	ldrh	r2, [r7, #6]
 8002d1a:	1ad3      	subs	r3, r2, r3
 8002d1c:	b298      	uxth	r0, r3
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	b29a      	uxth	r2, r3
 8002d22:	88bb      	ldrh	r3, [r7, #4]
 8002d24:	4413      	add	r3, r2
 8002d26:	b299      	uxth	r1, r3
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	b29b      	uxth	r3, r3
 8002d2c:	005b      	lsls	r3, r3, #1
 8002d2e:	b29b      	uxth	r3, r3
 8002d30:	461a      	mov	r2, r3
 8002d32:	f7ff fd55 	bl	80027e0 <BSP_LCD_DrawHLine>
    }
    if (decision < 0)
 8002d36:	697b      	ldr	r3, [r7, #20]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	da06      	bge.n	8002d4a <BSP_LCD_FillCircle+0xe6>
    { 
      decision += (current_x << 2) + 6;
 8002d3c:	693b      	ldr	r3, [r7, #16]
 8002d3e:	009a      	lsls	r2, r3, #2
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	4413      	add	r3, r2
 8002d44:	3306      	adds	r3, #6
 8002d46:	617b      	str	r3, [r7, #20]
 8002d48:	e00a      	b.n	8002d60 <BSP_LCD_FillCircle+0xfc>
    }
    else
    {
      decision += ((current_x - current_y) << 2) + 10;
 8002d4a:	693a      	ldr	r2, [r7, #16]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	1ad3      	subs	r3, r2, r3
 8002d50:	009a      	lsls	r2, r3, #2
 8002d52:	697b      	ldr	r3, [r7, #20]
 8002d54:	4413      	add	r3, r2
 8002d56:	330a      	adds	r3, #10
 8002d58:	617b      	str	r3, [r7, #20]
      current_y--;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	3b01      	subs	r3, #1
 8002d5e:	60fb      	str	r3, [r7, #12]
    }
    current_x++;
 8002d60:	693b      	ldr	r3, [r7, #16]
 8002d62:	3301      	adds	r3, #1
 8002d64:	613b      	str	r3, [r7, #16]
  while (current_x <= current_y)
 8002d66:	693a      	ldr	r2, [r7, #16]
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	429a      	cmp	r2, r3
 8002d6c:	d999      	bls.n	8002ca2 <BSP_LCD_FillCircle+0x3e>
  }
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8002d6e:	4b0b      	ldr	r3, [pc, #44]	; (8002d9c <BSP_LCD_FillCircle+0x138>)
 8002d70:	681a      	ldr	r2, [r3, #0]
 8002d72:	490b      	ldr	r1, [pc, #44]	; (8002da0 <BSP_LCD_FillCircle+0x13c>)
 8002d74:	4613      	mov	r3, r2
 8002d76:	005b      	lsls	r3, r3, #1
 8002d78:	4413      	add	r3, r2
 8002d7a:	009b      	lsls	r3, r3, #2
 8002d7c:	440b      	add	r3, r1
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4618      	mov	r0, r3
 8002d82:	f7ff fcb9 	bl	80026f8 <BSP_LCD_SetTextColor>
  BSP_LCD_DrawCircle(Xpos, Ypos, Radius);
 8002d86:	887a      	ldrh	r2, [r7, #2]
 8002d88:	88b9      	ldrh	r1, [r7, #4]
 8002d8a:	88fb      	ldrh	r3, [r7, #6]
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	f7ff fd85 	bl	800289c <BSP_LCD_DrawCircle>
}
 8002d92:	bf00      	nop
 8002d94:	3718      	adds	r7, #24
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	20000440 	.word	0x20000440
 8002da0:	20000444 	.word	0x20000444

08002da4 <BSP_LCD_DisplayOn>:
/**
  * @brief  Enables the display.
  * @retval None
  */
void BSP_LCD_DisplayOn(void)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	af00      	add	r7, sp, #0
  /* Display On */
  __HAL_LTDC_ENABLE(&hLtdcHandler);
 8002da8:	4b0a      	ldr	r3, [pc, #40]	; (8002dd4 <BSP_LCD_DisplayOn+0x30>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	699a      	ldr	r2, [r3, #24]
 8002dae:	4b09      	ldr	r3, [pc, #36]	; (8002dd4 <BSP_LCD_DisplayOn+0x30>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f042 0201 	orr.w	r2, r2, #1
 8002db6:	619a      	str	r2, [r3, #24]
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);        /* Assert LCD_DISP pin */
 8002db8:	2201      	movs	r2, #1
 8002dba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002dbe:	4806      	ldr	r0, [pc, #24]	; (8002dd8 <BSP_LCD_DisplayOn+0x34>)
 8002dc0:	f003 faca 	bl	8006358 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);  /* Assert LCD_BL_CTRL pin */
 8002dc4:	2201      	movs	r2, #1
 8002dc6:	2108      	movs	r1, #8
 8002dc8:	4804      	ldr	r0, [pc, #16]	; (8002ddc <BSP_LCD_DisplayOn+0x38>)
 8002dca:	f003 fac5 	bl	8006358 <HAL_GPIO_WritePin>
}
 8002dce:	bf00      	nop
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	bf00      	nop
 8002dd4:	2000877c 	.word	0x2000877c
 8002dd8:	40022000 	.word	0x40022000
 8002ddc:	40022800 	.word	0x40022800

08002de0 <BSP_LCD_MspInit>:
  * @param  hltdc: LTDC handle
  * @param  Params
  * @retval None
  */
__weak void BSP_LCD_MspInit(LTDC_HandleTypeDef *hltdc, void *Params)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b090      	sub	sp, #64	; 0x40
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
 8002de8:	6039      	str	r1, [r7, #0]
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable the LTDC and DMA2D clocks */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8002dea:	4b64      	ldr	r3, [pc, #400]	; (8002f7c <BSP_LCD_MspInit+0x19c>)
 8002dec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dee:	4a63      	ldr	r2, [pc, #396]	; (8002f7c <BSP_LCD_MspInit+0x19c>)
 8002df0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002df4:	6453      	str	r3, [r2, #68]	; 0x44
 8002df6:	4b61      	ldr	r3, [pc, #388]	; (8002f7c <BSP_LCD_MspInit+0x19c>)
 8002df8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dfa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002dfe:	62bb      	str	r3, [r7, #40]	; 0x28
 8002e00:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_DMA2D_CLK_ENABLE();
 8002e02:	4b5e      	ldr	r3, [pc, #376]	; (8002f7c <BSP_LCD_MspInit+0x19c>)
 8002e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e06:	4a5d      	ldr	r2, [pc, #372]	; (8002f7c <BSP_LCD_MspInit+0x19c>)
 8002e08:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002e0c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e0e:	4b5b      	ldr	r3, [pc, #364]	; (8002f7c <BSP_LCD_MspInit+0x19c>)
 8002e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e12:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002e16:	627b      	str	r3, [r7, #36]	; 0x24
 8002e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002e1a:	4b58      	ldr	r3, [pc, #352]	; (8002f7c <BSP_LCD_MspInit+0x19c>)
 8002e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e1e:	4a57      	ldr	r2, [pc, #348]	; (8002f7c <BSP_LCD_MspInit+0x19c>)
 8002e20:	f043 0310 	orr.w	r3, r3, #16
 8002e24:	6313      	str	r3, [r2, #48]	; 0x30
 8002e26:	4b55      	ldr	r3, [pc, #340]	; (8002f7c <BSP_LCD_MspInit+0x19c>)
 8002e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e2a:	f003 0310 	and.w	r3, r3, #16
 8002e2e:	623b      	str	r3, [r7, #32]
 8002e30:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002e32:	4b52      	ldr	r3, [pc, #328]	; (8002f7c <BSP_LCD_MspInit+0x19c>)
 8002e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e36:	4a51      	ldr	r2, [pc, #324]	; (8002f7c <BSP_LCD_MspInit+0x19c>)
 8002e38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e3c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e3e:	4b4f      	ldr	r3, [pc, #316]	; (8002f7c <BSP_LCD_MspInit+0x19c>)
 8002e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e46:	61fb      	str	r3, [r7, #28]
 8002e48:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8002e4a:	4b4c      	ldr	r3, [pc, #304]	; (8002f7c <BSP_LCD_MspInit+0x19c>)
 8002e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e4e:	4a4b      	ldr	r2, [pc, #300]	; (8002f7c <BSP_LCD_MspInit+0x19c>)
 8002e50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e54:	6313      	str	r3, [r2, #48]	; 0x30
 8002e56:	4b49      	ldr	r3, [pc, #292]	; (8002f7c <BSP_LCD_MspInit+0x19c>)
 8002e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e5e:	61bb      	str	r3, [r7, #24]
 8002e60:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8002e62:	4b46      	ldr	r3, [pc, #280]	; (8002f7c <BSP_LCD_MspInit+0x19c>)
 8002e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e66:	4a45      	ldr	r2, [pc, #276]	; (8002f7c <BSP_LCD_MspInit+0x19c>)
 8002e68:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e6c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e6e:	4b43      	ldr	r3, [pc, #268]	; (8002f7c <BSP_LCD_MspInit+0x19c>)
 8002e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e72:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e76:	617b      	str	r3, [r7, #20]
 8002e78:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8002e7a:	4b40      	ldr	r3, [pc, #256]	; (8002f7c <BSP_LCD_MspInit+0x19c>)
 8002e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e7e:	4a3f      	ldr	r2, [pc, #252]	; (8002f7c <BSP_LCD_MspInit+0x19c>)
 8002e80:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e84:	6313      	str	r3, [r2, #48]	; 0x30
 8002e86:	4b3d      	ldr	r3, [pc, #244]	; (8002f7c <BSP_LCD_MspInit+0x19c>)
 8002e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e8a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e8e:	613b      	str	r3, [r7, #16]
 8002e90:	693b      	ldr	r3, [r7, #16]
  LCD_DISP_GPIO_CLK_ENABLE();
 8002e92:	4b3a      	ldr	r3, [pc, #232]	; (8002f7c <BSP_LCD_MspInit+0x19c>)
 8002e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e96:	4a39      	ldr	r2, [pc, #228]	; (8002f7c <BSP_LCD_MspInit+0x19c>)
 8002e98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e9c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e9e:	4b37      	ldr	r3, [pc, #220]	; (8002f7c <BSP_LCD_MspInit+0x19c>)
 8002ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ea2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ea6:	60fb      	str	r3, [r7, #12]
 8002ea8:	68fb      	ldr	r3, [r7, #12]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 8002eaa:	4b34      	ldr	r3, [pc, #208]	; (8002f7c <BSP_LCD_MspInit+0x19c>)
 8002eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eae:	4a33      	ldr	r2, [pc, #204]	; (8002f7c <BSP_LCD_MspInit+0x19c>)
 8002eb0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002eb4:	6313      	str	r3, [r2, #48]	; 0x30
 8002eb6:	4b31      	ldr	r3, [pc, #196]	; (8002f7c <BSP_LCD_MspInit+0x19c>)
 8002eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ebe:	60bb      	str	r3, [r7, #8]
 8002ec0:	68bb      	ldr	r3, [r7, #8]

  /*** LTDC Pins configuration ***/
  /* GPIOE configuration */
  gpio_init_structure.Pin       = GPIO_PIN_4;
 8002ec2:	2310      	movs	r3, #16
 8002ec4:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002ec6:	2302      	movs	r3, #2
 8002ec8:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_NOPULL;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 8002ece:	2302      	movs	r3, #2
 8002ed0:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;  
 8002ed2:	230e      	movs	r3, #14
 8002ed4:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8002ed6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002eda:	4619      	mov	r1, r3
 8002edc:	4828      	ldr	r0, [pc, #160]	; (8002f80 <BSP_LCD_MspInit+0x1a0>)
 8002ede:	f002 ff83 	bl	8005de8 <HAL_GPIO_Init>

  /* GPIOG configuration */
  gpio_init_structure.Pin       = GPIO_PIN_12;
 8002ee2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ee6:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002ee8:	2302      	movs	r3, #2
 8002eea:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF9_LTDC;
 8002eec:	2309      	movs	r3, #9
 8002eee:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8002ef0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002ef4:	4619      	mov	r1, r3
 8002ef6:	4823      	ldr	r0, [pc, #140]	; (8002f84 <BSP_LCD_MspInit+0x1a4>)
 8002ef8:	f002 ff76 	bl	8005de8 <HAL_GPIO_Init>

  /* GPIOI LTDC alternate configuration */
  gpio_init_structure.Pin       = GPIO_PIN_9 | GPIO_PIN_10 | \
 8002efc:	f44f 4366 	mov.w	r3, #58880	; 0xe600
 8002f00:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002f02:	2302      	movs	r3, #2
 8002f04:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8002f06:	230e      	movs	r3, #14
 8002f08:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 8002f0a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002f0e:	4619      	mov	r1, r3
 8002f10:	481d      	ldr	r0, [pc, #116]	; (8002f88 <BSP_LCD_MspInit+0x1a8>)
 8002f12:	f002 ff69 	bl	8005de8 <HAL_GPIO_Init>

  /* GPIOJ configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | \
 8002f16:	f64e 73ff 	movw	r3, #61439	; 0xefff
 8002f1a:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | \
                                  GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | \
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002f1c:	2302      	movs	r3, #2
 8002f1e:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8002f20:	230e      	movs	r3, #14
 8002f22:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOJ, &gpio_init_structure);  
 8002f24:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002f28:	4619      	mov	r1, r3
 8002f2a:	4818      	ldr	r0, [pc, #96]	; (8002f8c <BSP_LCD_MspInit+0x1ac>)
 8002f2c:	f002 ff5c 	bl	8005de8 <HAL_GPIO_Init>

  /* GPIOK configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4 | \
 8002f30:	23f7      	movs	r3, #247	; 0xf7
 8002f32:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002f34:	2302      	movs	r3, #2
 8002f36:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8002f38:	230e      	movs	r3, #14
 8002f3a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOK, &gpio_init_structure);
 8002f3c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002f40:	4619      	mov	r1, r3
 8002f42:	4813      	ldr	r0, [pc, #76]	; (8002f90 <BSP_LCD_MspInit+0x1b0>)
 8002f44:	f002 ff50 	bl	8005de8 <HAL_GPIO_Init>

  /* LCD_DISP GPIO configuration */
  gpio_init_structure.Pin       = LCD_DISP_PIN;     /* LCD_DISP pin has to be manually controlled */
 8002f48:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_DISP_GPIO_PORT, &gpio_init_structure);
 8002f52:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002f56:	4619      	mov	r1, r3
 8002f58:	480b      	ldr	r0, [pc, #44]	; (8002f88 <BSP_LCD_MspInit+0x1a8>)
 8002f5a:	f002 ff45 	bl	8005de8 <HAL_GPIO_Init>

  /* LCD_BL_CTRL GPIO configuration */
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;  /* LCD_BL_CTRL pin has to be manually controlled */
 8002f5e:	2308      	movs	r3, #8
 8002f60:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8002f62:	2301      	movs	r3, #1
 8002f64:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 8002f66:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002f6a:	4619      	mov	r1, r3
 8002f6c:	4808      	ldr	r0, [pc, #32]	; (8002f90 <BSP_LCD_MspInit+0x1b0>)
 8002f6e:	f002 ff3b 	bl	8005de8 <HAL_GPIO_Init>
}
 8002f72:	bf00      	nop
 8002f74:	3740      	adds	r7, #64	; 0x40
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}
 8002f7a:	bf00      	nop
 8002f7c:	40023800 	.word	0x40023800
 8002f80:	40021000 	.word	0x40021000
 8002f84:	40021800 	.word	0x40021800
 8002f88:	40022000 	.word	0x40022000
 8002f8c:	40022400 	.word	0x40022400
 8002f90:	40022800 	.word	0x40022800

08002f94 <BSP_LCD_ClockConfig>:
  * @note   This API is called by BSP_LCD_Init()
  *         Being __weak it can be overwritten by the application
  * @retval None
  */
__weak void BSP_LCD_ClockConfig(LTDC_HandleTypeDef *hltdc, void *Params)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b082      	sub	sp, #8
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
 8002f9c:	6039      	str	r1, [r7, #0]
  /* RK043FN48H LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/5 = 38.4 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_4 = 38.4/4 = 9.6Mhz */
  periph_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8002f9e:	4b0a      	ldr	r3, [pc, #40]	; (8002fc8 <BSP_LCD_ClockConfig+0x34>)
 8002fa0:	2208      	movs	r2, #8
 8002fa2:	601a      	str	r2, [r3, #0]
  periph_clk_init_struct.PLLSAI.PLLSAIN = 192;
 8002fa4:	4b08      	ldr	r3, [pc, #32]	; (8002fc8 <BSP_LCD_ClockConfig+0x34>)
 8002fa6:	22c0      	movs	r2, #192	; 0xc0
 8002fa8:	615a      	str	r2, [r3, #20]
  periph_clk_init_struct.PLLSAI.PLLSAIR = RK043FN48H_FREQUENCY_DIVIDER;
 8002faa:	4b07      	ldr	r3, [pc, #28]	; (8002fc8 <BSP_LCD_ClockConfig+0x34>)
 8002fac:	2205      	movs	r2, #5
 8002fae:	61da      	str	r2, [r3, #28]
  periph_clk_init_struct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 8002fb0:	4b05      	ldr	r3, [pc, #20]	; (8002fc8 <BSP_LCD_ClockConfig+0x34>)
 8002fb2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002fb6:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_RCCEx_PeriphCLKConfig(&periph_clk_init_struct);
 8002fb8:	4803      	ldr	r0, [pc, #12]	; (8002fc8 <BSP_LCD_ClockConfig+0x34>)
 8002fba:	f005 f8d7 	bl	800816c <HAL_RCCEx_PeriphCLKConfig>
}
 8002fbe:	bf00      	nop
 8002fc0:	3708      	adds	r7, #8
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}
 8002fc6:	bf00      	nop
 8002fc8:	2000045c 	.word	0x2000045c

08002fcc <LL_FillBuffer>:
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  * @retval None
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b086      	sub	sp, #24
 8002fd0:	af02      	add	r7, sp, #8
 8002fd2:	60f8      	str	r0, [r7, #12]
 8002fd4:	60b9      	str	r1, [r7, #8]
 8002fd6:	607a      	str	r2, [r7, #4]
 8002fd8:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */ 
  hDma2dHandler.Init.Mode         = DMA2D_R2M;
 8002fda:	4b1e      	ldr	r3, [pc, #120]	; (8003054 <LL_FillBuffer+0x88>)
 8002fdc:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002fe0:	605a      	str	r2, [r3, #4]
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8002fe2:	4b1d      	ldr	r3, [pc, #116]	; (8003058 <LL_FillBuffer+0x8c>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4a1d      	ldr	r2, [pc, #116]	; (800305c <LL_FillBuffer+0x90>)
 8002fe8:	2134      	movs	r1, #52	; 0x34
 8002fea:	fb01 f303 	mul.w	r3, r1, r3
 8002fee:	4413      	add	r3, r2
 8002ff0:	3348      	adds	r3, #72	; 0x48
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	2b02      	cmp	r3, #2
 8002ff6:	d103      	bne.n	8003000 <LL_FillBuffer+0x34>
  { /* RGB565 format */ 
    hDma2dHandler.Init.ColorMode    = DMA2D_RGB565;
 8002ff8:	4b16      	ldr	r3, [pc, #88]	; (8003054 <LL_FillBuffer+0x88>)
 8002ffa:	2202      	movs	r2, #2
 8002ffc:	609a      	str	r2, [r3, #8]
 8002ffe:	e002      	b.n	8003006 <LL_FillBuffer+0x3a>
  }
  else
  { /* ARGB8888 format */
    hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8003000:	4b14      	ldr	r3, [pc, #80]	; (8003054 <LL_FillBuffer+0x88>)
 8003002:	2200      	movs	r2, #0
 8003004:	609a      	str	r2, [r3, #8]
  }
  hDma2dHandler.Init.OutputOffset = OffLine;      
 8003006:	4a13      	ldr	r2, [pc, #76]	; (8003054 <LL_FillBuffer+0x88>)
 8003008:	69bb      	ldr	r3, [r7, #24]
 800300a:	60d3      	str	r3, [r2, #12]
  
  hDma2dHandler.Instance = DMA2D;
 800300c:	4b11      	ldr	r3, [pc, #68]	; (8003054 <LL_FillBuffer+0x88>)
 800300e:	4a14      	ldr	r2, [pc, #80]	; (8003060 <LL_FillBuffer+0x94>)
 8003010:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 8003012:	4810      	ldr	r0, [pc, #64]	; (8003054 <LL_FillBuffer+0x88>)
 8003014:	f002 fb4c 	bl	80056b0 <HAL_DMA2D_Init>
 8003018:	4603      	mov	r3, r0
 800301a:	2b00      	cmp	r3, #0
 800301c:	d115      	bne.n	800304a <LL_FillBuffer+0x7e>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, LayerIndex) == HAL_OK) 
 800301e:	68f9      	ldr	r1, [r7, #12]
 8003020:	480c      	ldr	r0, [pc, #48]	; (8003054 <LL_FillBuffer+0x88>)
 8003022:	f002 fdb3 	bl	8005b8c <HAL_DMA2D_ConfigLayer>
 8003026:	4603      	mov	r3, r0
 8003028:	2b00      	cmp	r3, #0
 800302a:	d10e      	bne.n	800304a <LL_FillBuffer+0x7e>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 800302c:	68ba      	ldr	r2, [r7, #8]
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	9300      	str	r3, [sp, #0]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	69f9      	ldr	r1, [r7, #28]
 8003036:	4807      	ldr	r0, [pc, #28]	; (8003054 <LL_FillBuffer+0x88>)
 8003038:	f002 fb84 	bl	8005744 <HAL_DMA2D_Start>
 800303c:	4603      	mov	r3, r0
 800303e:	2b00      	cmp	r3, #0
 8003040:	d103      	bne.n	800304a <LL_FillBuffer+0x7e>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 8003042:	210a      	movs	r1, #10
 8003044:	4803      	ldr	r0, [pc, #12]	; (8003054 <LL_FillBuffer+0x88>)
 8003046:	f002 fba8 	bl	800579a <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 800304a:	bf00      	nop
 800304c:	3710      	adds	r7, #16
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	20000400 	.word	0x20000400
 8003058:	20000440 	.word	0x20000440
 800305c:	2000877c 	.word	0x2000877c
 8003060:	4002b000 	.word	0x4002b000

08003064 <LL_ConvertLineToARGB8888>:
  * @param  xSize: Buffer width
  * @param  ColorMode: Input color mode   
  * @retval None
  */
static void LL_ConvertLineToARGB8888(void *pSrc, void *pDst, uint32_t xSize, uint32_t ColorMode)
{    
 8003064:	b580      	push	{r7, lr}
 8003066:	b086      	sub	sp, #24
 8003068:	af02      	add	r7, sp, #8
 800306a:	60f8      	str	r0, [r7, #12]
 800306c:	60b9      	str	r1, [r7, #8]
 800306e:	607a      	str	r2, [r7, #4]
 8003070:	603b      	str	r3, [r7, #0]
  /* Configure the DMA2D Mode, Color Mode and output offset */
  hDma2dHandler.Init.Mode         = DMA2D_M2M_PFC;
 8003072:	4b1c      	ldr	r3, [pc, #112]	; (80030e4 <LL_ConvertLineToARGB8888+0x80>)
 8003074:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003078:	605a      	str	r2, [r3, #4]
  hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 800307a:	4b1a      	ldr	r3, [pc, #104]	; (80030e4 <LL_ConvertLineToARGB8888+0x80>)
 800307c:	2200      	movs	r2, #0
 800307e:	609a      	str	r2, [r3, #8]
  hDma2dHandler.Init.OutputOffset = 0;     
 8003080:	4b18      	ldr	r3, [pc, #96]	; (80030e4 <LL_ConvertLineToARGB8888+0x80>)
 8003082:	2200      	movs	r2, #0
 8003084:	60da      	str	r2, [r3, #12]
  
  /* Foreground Configuration */
  hDma2dHandler.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8003086:	4b17      	ldr	r3, [pc, #92]	; (80030e4 <LL_ConvertLineToARGB8888+0x80>)
 8003088:	2200      	movs	r2, #0
 800308a:	631a      	str	r2, [r3, #48]	; 0x30
  hDma2dHandler.LayerCfg[1].InputAlpha = 0xFF;
 800308c:	4b15      	ldr	r3, [pc, #84]	; (80030e4 <LL_ConvertLineToARGB8888+0x80>)
 800308e:	22ff      	movs	r2, #255	; 0xff
 8003090:	635a      	str	r2, [r3, #52]	; 0x34
  hDma2dHandler.LayerCfg[1].InputColorMode = ColorMode;
 8003092:	4a14      	ldr	r2, [pc, #80]	; (80030e4 <LL_ConvertLineToARGB8888+0x80>)
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	62d3      	str	r3, [r2, #44]	; 0x2c
  hDma2dHandler.LayerCfg[1].InputOffset = 0;
 8003098:	4b12      	ldr	r3, [pc, #72]	; (80030e4 <LL_ConvertLineToARGB8888+0x80>)
 800309a:	2200      	movs	r2, #0
 800309c:	629a      	str	r2, [r3, #40]	; 0x28
  
  hDma2dHandler.Instance = DMA2D; 
 800309e:	4b11      	ldr	r3, [pc, #68]	; (80030e4 <LL_ConvertLineToARGB8888+0x80>)
 80030a0:	4a11      	ldr	r2, [pc, #68]	; (80030e8 <LL_ConvertLineToARGB8888+0x84>)
 80030a2:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 80030a4:	480f      	ldr	r0, [pc, #60]	; (80030e4 <LL_ConvertLineToARGB8888+0x80>)
 80030a6:	f002 fb03 	bl	80056b0 <HAL_DMA2D_Init>
 80030aa:	4603      	mov	r3, r0
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d115      	bne.n	80030dc <LL_ConvertLineToARGB8888+0x78>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, 1) == HAL_OK) 
 80030b0:	2101      	movs	r1, #1
 80030b2:	480c      	ldr	r0, [pc, #48]	; (80030e4 <LL_ConvertLineToARGB8888+0x80>)
 80030b4:	f002 fd6a 	bl	8005b8c <HAL_DMA2D_ConfigLayer>
 80030b8:	4603      	mov	r3, r0
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d10e      	bne.n	80030dc <LL_ConvertLineToARGB8888+0x78>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, (uint32_t)pSrc, (uint32_t)pDst, xSize, 1) == HAL_OK)
 80030be:	68f9      	ldr	r1, [r7, #12]
 80030c0:	68ba      	ldr	r2, [r7, #8]
 80030c2:	2301      	movs	r3, #1
 80030c4:	9300      	str	r3, [sp, #0]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	4806      	ldr	r0, [pc, #24]	; (80030e4 <LL_ConvertLineToARGB8888+0x80>)
 80030ca:	f002 fb3b 	bl	8005744 <HAL_DMA2D_Start>
 80030ce:	4603      	mov	r3, r0
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d103      	bne.n	80030dc <LL_ConvertLineToARGB8888+0x78>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 80030d4:	210a      	movs	r1, #10
 80030d6:	4803      	ldr	r0, [pc, #12]	; (80030e4 <LL_ConvertLineToARGB8888+0x80>)
 80030d8:	f002 fb5f 	bl	800579a <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 80030dc:	bf00      	nop
 80030de:	3710      	adds	r7, #16
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}
 80030e4:	20000400 	.word	0x20000400
 80030e8:	4002b000 	.word	0x4002b000

080030ec <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 80030ec:	b580      	push	{r7, lr}
 80030ee:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 80030f0:	4b29      	ldr	r3, [pc, #164]	; (8003198 <BSP_SDRAM_Init+0xac>)
 80030f2:	4a2a      	ldr	r2, [pc, #168]	; (800319c <BSP_SDRAM_Init+0xb0>)
 80030f4:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SD clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 80030f6:	4b2a      	ldr	r3, [pc, #168]	; (80031a0 <BSP_SDRAM_Init+0xb4>)
 80030f8:	2202      	movs	r2, #2
 80030fa:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 80030fc:	4b28      	ldr	r3, [pc, #160]	; (80031a0 <BSP_SDRAM_Init+0xb4>)
 80030fe:	2207      	movs	r2, #7
 8003100:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 8003102:	4b27      	ldr	r3, [pc, #156]	; (80031a0 <BSP_SDRAM_Init+0xb4>)
 8003104:	2204      	movs	r2, #4
 8003106:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 8003108:	4b25      	ldr	r3, [pc, #148]	; (80031a0 <BSP_SDRAM_Init+0xb4>)
 800310a:	2207      	movs	r2, #7
 800310c:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 800310e:	4b24      	ldr	r3, [pc, #144]	; (80031a0 <BSP_SDRAM_Init+0xb4>)
 8003110:	2202      	movs	r2, #2
 8003112:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 8003114:	4b22      	ldr	r3, [pc, #136]	; (80031a0 <BSP_SDRAM_Init+0xb4>)
 8003116:	2202      	movs	r2, #2
 8003118:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 800311a:	4b21      	ldr	r3, [pc, #132]	; (80031a0 <BSP_SDRAM_Init+0xb4>)
 800311c:	2202      	movs	r2, #2
 800311e:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 8003120:	4b1d      	ldr	r3, [pc, #116]	; (8003198 <BSP_SDRAM_Init+0xac>)
 8003122:	2200      	movs	r2, #0
 8003124:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8003126:	4b1c      	ldr	r3, [pc, #112]	; (8003198 <BSP_SDRAM_Init+0xac>)
 8003128:	2200      	movs	r2, #0
 800312a:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 800312c:	4b1a      	ldr	r3, [pc, #104]	; (8003198 <BSP_SDRAM_Init+0xac>)
 800312e:	2204      	movs	r2, #4
 8003130:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8003132:	4b19      	ldr	r3, [pc, #100]	; (8003198 <BSP_SDRAM_Init+0xac>)
 8003134:	2210      	movs	r2, #16
 8003136:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8003138:	4b17      	ldr	r3, [pc, #92]	; (8003198 <BSP_SDRAM_Init+0xac>)
 800313a:	2240      	movs	r2, #64	; 0x40
 800313c:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_2;
 800313e:	4b16      	ldr	r3, [pc, #88]	; (8003198 <BSP_SDRAM_Init+0xac>)
 8003140:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003144:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8003146:	4b14      	ldr	r3, [pc, #80]	; (8003198 <BSP_SDRAM_Init+0xac>)
 8003148:	2200      	movs	r2, #0
 800314a:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 800314c:	4b12      	ldr	r3, [pc, #72]	; (8003198 <BSP_SDRAM_Init+0xac>)
 800314e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003152:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8003154:	4b10      	ldr	r3, [pc, #64]	; (8003198 <BSP_SDRAM_Init+0xac>)
 8003156:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800315a:	625a      	str	r2, [r3, #36]	; 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 800315c:	4b0e      	ldr	r3, [pc, #56]	; (8003198 <BSP_SDRAM_Init+0xac>)
 800315e:	2200      	movs	r2, #0
 8003160:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 8003162:	2100      	movs	r1, #0
 8003164:	480c      	ldr	r0, [pc, #48]	; (8003198 <BSP_SDRAM_Init+0xac>)
 8003166:	f000 f87f 	bl	8003268 <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 800316a:	490d      	ldr	r1, [pc, #52]	; (80031a0 <BSP_SDRAM_Init+0xb4>)
 800316c:	480a      	ldr	r0, [pc, #40]	; (8003198 <BSP_SDRAM_Init+0xac>)
 800316e:	f005 ffc5 	bl	80090fc <HAL_SDRAM_Init>
 8003172:	4603      	mov	r3, r0
 8003174:	2b00      	cmp	r3, #0
 8003176:	d003      	beq.n	8003180 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8003178:	4b0a      	ldr	r3, [pc, #40]	; (80031a4 <BSP_SDRAM_Init+0xb8>)
 800317a:	2201      	movs	r2, #1
 800317c:	701a      	strb	r2, [r3, #0]
 800317e:	e002      	b.n	8003186 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8003180:	4b08      	ldr	r3, [pc, #32]	; (80031a4 <BSP_SDRAM_Init+0xb8>)
 8003182:	2200      	movs	r2, #0
 8003184:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8003186:	f240 6003 	movw	r0, #1539	; 0x603
 800318a:	f000 f80d 	bl	80031a8 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 800318e:	4b05      	ldr	r3, [pc, #20]	; (80031a4 <BSP_SDRAM_Init+0xb8>)
 8003190:	781b      	ldrb	r3, [r3, #0]
}
 8003192:	4618      	mov	r0, r3
 8003194:	bd80      	pop	{r7, pc}
 8003196:	bf00      	nop
 8003198:	20008824 	.word	0x20008824
 800319c:	a0000140 	.word	0xa0000140
 80031a0:	200004e0 	.word	0x200004e0
 80031a4:	20000038 	.word	0x20000038

080031a8 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b084      	sub	sp, #16
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 80031b0:	2300      	movs	r3, #0
 80031b2:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 80031b4:	4b2a      	ldr	r3, [pc, #168]	; (8003260 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80031b6:	2201      	movs	r2, #1
 80031b8:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80031ba:	4b29      	ldr	r3, [pc, #164]	; (8003260 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80031bc:	2210      	movs	r2, #16
 80031be:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80031c0:	4b27      	ldr	r3, [pc, #156]	; (8003260 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80031c2:	2201      	movs	r2, #1
 80031c4:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80031c6:	4b26      	ldr	r3, [pc, #152]	; (8003260 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80031c8:	2200      	movs	r2, #0
 80031ca:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80031cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80031d0:	4923      	ldr	r1, [pc, #140]	; (8003260 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80031d2:	4824      	ldr	r0, [pc, #144]	; (8003264 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80031d4:	f005 ffc6 	bl	8009164 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 80031d8:	2001      	movs	r0, #1
 80031da:	f001 fad1 	bl	8004780 <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 80031de:	4b20      	ldr	r3, [pc, #128]	; (8003260 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80031e0:	2202      	movs	r2, #2
 80031e2:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80031e4:	4b1e      	ldr	r3, [pc, #120]	; (8003260 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80031e6:	2210      	movs	r2, #16
 80031e8:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80031ea:	4b1d      	ldr	r3, [pc, #116]	; (8003260 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80031ec:	2201      	movs	r2, #1
 80031ee:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80031f0:	4b1b      	ldr	r3, [pc, #108]	; (8003260 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80031f2:	2200      	movs	r2, #0
 80031f4:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 80031f6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80031fa:	4919      	ldr	r1, [pc, #100]	; (8003260 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80031fc:	4819      	ldr	r0, [pc, #100]	; (8003264 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80031fe:	f005 ffb1 	bl	8009164 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8003202:	4b17      	ldr	r3, [pc, #92]	; (8003260 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003204:	2203      	movs	r2, #3
 8003206:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8003208:	4b15      	ldr	r3, [pc, #84]	; (8003260 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800320a:	2210      	movs	r2, #16
 800320c:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 800320e:	4b14      	ldr	r3, [pc, #80]	; (8003260 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003210:	2208      	movs	r2, #8
 8003212:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8003214:	4b12      	ldr	r3, [pc, #72]	; (8003260 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003216:	2200      	movs	r2, #0
 8003218:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 800321a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800321e:	4910      	ldr	r1, [pc, #64]	; (8003260 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003220:	4810      	ldr	r0, [pc, #64]	; (8003264 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003222:	f005 ff9f 	bl	8009164 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 8003226:	f44f 7308 	mov.w	r3, #544	; 0x220
 800322a:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_2           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 800322c:	4b0c      	ldr	r3, [pc, #48]	; (8003260 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800322e:	2204      	movs	r2, #4
 8003230:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8003232:	4b0b      	ldr	r3, [pc, #44]	; (8003260 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003234:	2210      	movs	r2, #16
 8003236:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8003238:	4b09      	ldr	r3, [pc, #36]	; (8003260 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800323a:	2201      	movs	r2, #1
 800323c:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	4a07      	ldr	r2, [pc, #28]	; (8003260 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003242:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8003244:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003248:	4905      	ldr	r1, [pc, #20]	; (8003260 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800324a:	4806      	ldr	r0, [pc, #24]	; (8003264 <BSP_SDRAM_Initialization_sequence+0xbc>)
 800324c:	f005 ff8a 	bl	8009164 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 8003250:	6879      	ldr	r1, [r7, #4]
 8003252:	4804      	ldr	r0, [pc, #16]	; (8003264 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003254:	f005 ffbb 	bl	80091ce <HAL_SDRAM_ProgramRefreshRate>
}
 8003258:	bf00      	nop
 800325a:	3710      	adds	r7, #16
 800325c:	46bd      	mov	sp, r7
 800325e:	bd80      	pop	{r7, pc}
 8003260:	200004fc 	.word	0x200004fc
 8003264:	20008824 	.word	0x20008824

08003268 <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 8003268:	b580      	push	{r7, lr}
 800326a:	b090      	sub	sp, #64	; 0x40
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
 8003270:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8003272:	4b70      	ldr	r3, [pc, #448]	; (8003434 <BSP_SDRAM_MspInit+0x1cc>)
 8003274:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003276:	4a6f      	ldr	r2, [pc, #444]	; (8003434 <BSP_SDRAM_MspInit+0x1cc>)
 8003278:	f043 0301 	orr.w	r3, r3, #1
 800327c:	6393      	str	r3, [r2, #56]	; 0x38
 800327e:	4b6d      	ldr	r3, [pc, #436]	; (8003434 <BSP_SDRAM_MspInit+0x1cc>)
 8003280:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003282:	f003 0301 	and.w	r3, r3, #1
 8003286:	62bb      	str	r3, [r7, #40]	; 0x28
 8003288:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 800328a:	4b6a      	ldr	r3, [pc, #424]	; (8003434 <BSP_SDRAM_MspInit+0x1cc>)
 800328c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800328e:	4a69      	ldr	r2, [pc, #420]	; (8003434 <BSP_SDRAM_MspInit+0x1cc>)
 8003290:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003294:	6313      	str	r3, [r2, #48]	; 0x30
 8003296:	4b67      	ldr	r3, [pc, #412]	; (8003434 <BSP_SDRAM_MspInit+0x1cc>)
 8003298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800329a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800329e:	627b      	str	r3, [r7, #36]	; 0x24
 80032a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80032a2:	4b64      	ldr	r3, [pc, #400]	; (8003434 <BSP_SDRAM_MspInit+0x1cc>)
 80032a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032a6:	4a63      	ldr	r2, [pc, #396]	; (8003434 <BSP_SDRAM_MspInit+0x1cc>)
 80032a8:	f043 0304 	orr.w	r3, r3, #4
 80032ac:	6313      	str	r3, [r2, #48]	; 0x30
 80032ae:	4b61      	ldr	r3, [pc, #388]	; (8003434 <BSP_SDRAM_MspInit+0x1cc>)
 80032b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032b2:	f003 0304 	and.w	r3, r3, #4
 80032b6:	623b      	str	r3, [r7, #32]
 80032b8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80032ba:	4b5e      	ldr	r3, [pc, #376]	; (8003434 <BSP_SDRAM_MspInit+0x1cc>)
 80032bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032be:	4a5d      	ldr	r2, [pc, #372]	; (8003434 <BSP_SDRAM_MspInit+0x1cc>)
 80032c0:	f043 0308 	orr.w	r3, r3, #8
 80032c4:	6313      	str	r3, [r2, #48]	; 0x30
 80032c6:	4b5b      	ldr	r3, [pc, #364]	; (8003434 <BSP_SDRAM_MspInit+0x1cc>)
 80032c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ca:	f003 0308 	and.w	r3, r3, #8
 80032ce:	61fb      	str	r3, [r7, #28]
 80032d0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80032d2:	4b58      	ldr	r3, [pc, #352]	; (8003434 <BSP_SDRAM_MspInit+0x1cc>)
 80032d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032d6:	4a57      	ldr	r2, [pc, #348]	; (8003434 <BSP_SDRAM_MspInit+0x1cc>)
 80032d8:	f043 0310 	orr.w	r3, r3, #16
 80032dc:	6313      	str	r3, [r2, #48]	; 0x30
 80032de:	4b55      	ldr	r3, [pc, #340]	; (8003434 <BSP_SDRAM_MspInit+0x1cc>)
 80032e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032e2:	f003 0310 	and.w	r3, r3, #16
 80032e6:	61bb      	str	r3, [r7, #24]
 80032e8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80032ea:	4b52      	ldr	r3, [pc, #328]	; (8003434 <BSP_SDRAM_MspInit+0x1cc>)
 80032ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ee:	4a51      	ldr	r2, [pc, #324]	; (8003434 <BSP_SDRAM_MspInit+0x1cc>)
 80032f0:	f043 0320 	orr.w	r3, r3, #32
 80032f4:	6313      	str	r3, [r2, #48]	; 0x30
 80032f6:	4b4f      	ldr	r3, [pc, #316]	; (8003434 <BSP_SDRAM_MspInit+0x1cc>)
 80032f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032fa:	f003 0320 	and.w	r3, r3, #32
 80032fe:	617b      	str	r3, [r7, #20]
 8003300:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003302:	4b4c      	ldr	r3, [pc, #304]	; (8003434 <BSP_SDRAM_MspInit+0x1cc>)
 8003304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003306:	4a4b      	ldr	r2, [pc, #300]	; (8003434 <BSP_SDRAM_MspInit+0x1cc>)
 8003308:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800330c:	6313      	str	r3, [r2, #48]	; 0x30
 800330e:	4b49      	ldr	r3, [pc, #292]	; (8003434 <BSP_SDRAM_MspInit+0x1cc>)
 8003310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003312:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003316:	613b      	str	r3, [r7, #16]
 8003318:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800331a:	4b46      	ldr	r3, [pc, #280]	; (8003434 <BSP_SDRAM_MspInit+0x1cc>)
 800331c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800331e:	4a45      	ldr	r2, [pc, #276]	; (8003434 <BSP_SDRAM_MspInit+0x1cc>)
 8003320:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003324:	6313      	str	r3, [r2, #48]	; 0x30
 8003326:	4b43      	ldr	r3, [pc, #268]	; (8003434 <BSP_SDRAM_MspInit+0x1cc>)
 8003328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800332a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800332e:	60fb      	str	r3, [r7, #12]
 8003330:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8003332:	2302      	movs	r3, #2
 8003334:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8003336:	2301      	movs	r3, #1
 8003338:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 800333a:	2302      	movs	r3, #2
 800333c:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 800333e:	230c      	movs	r3, #12
 8003340:	63fb      	str	r3, [r7, #60]	; 0x3c
  
  /* GPIOC configuration */
  gpio_init_structure.Pin   = GPIO_PIN_3;
 8003342:	2308      	movs	r3, #8
 8003344:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 8003346:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800334a:	4619      	mov	r1, r3
 800334c:	483a      	ldr	r0, [pc, #232]	; (8003438 <BSP_SDRAM_MspInit+0x1d0>)
 800334e:	f002 fd4b 	bl	8005de8 <HAL_GPIO_Init>

  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 |
 8003352:	f24c 7303 	movw	r3, #50947	; 0xc703
 8003356:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8003358:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800335c:	4619      	mov	r1, r3
 800335e:	4837      	ldr	r0, [pc, #220]	; (800343c <BSP_SDRAM_MspInit+0x1d4>)
 8003360:	f002 fd42 	bl	8005de8 <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8003364:	f64f 7383 	movw	r3, #65411	; 0xff83
 8003368:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 800336a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800336e:	4619      	mov	r1, r3
 8003370:	4833      	ldr	r0, [pc, #204]	; (8003440 <BSP_SDRAM_MspInit+0x1d8>)
 8003372:	f002 fd39 	bl	8005de8 <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 8003376:	f64f 033f 	movw	r3, #63551	; 0xf83f
 800337a:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 800337c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003380:	4619      	mov	r1, r3
 8003382:	4830      	ldr	r0, [pc, #192]	; (8003444 <BSP_SDRAM_MspInit+0x1dc>)
 8003384:	f002 fd30 	bl	8005de8 <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 |\
 8003388:	f248 1333 	movw	r3, #33075	; 0x8133
 800338c:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 800338e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003392:	4619      	mov	r1, r3
 8003394:	482c      	ldr	r0, [pc, #176]	; (8003448 <BSP_SDRAM_MspInit+0x1e0>)
 8003396:	f002 fd27 	bl	8005de8 <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_3 | GPIO_PIN_5;
 800339a:	2328      	movs	r3, #40	; 0x28
 800339c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 800339e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80033a2:	4619      	mov	r1, r3
 80033a4:	4829      	ldr	r0, [pc, #164]	; (800344c <BSP_SDRAM_MspInit+0x1e4>)
 80033a6:	f002 fd1f 	bl	8005de8 <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 80033aa:	4b29      	ldr	r3, [pc, #164]	; (8003450 <BSP_SDRAM_MspInit+0x1e8>)
 80033ac:	2200      	movs	r2, #0
 80033ae:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 80033b0:	4b27      	ldr	r3, [pc, #156]	; (8003450 <BSP_SDRAM_MspInit+0x1e8>)
 80033b2:	2280      	movs	r2, #128	; 0x80
 80033b4:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 80033b6:	4b26      	ldr	r3, [pc, #152]	; (8003450 <BSP_SDRAM_MspInit+0x1e8>)
 80033b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80033bc:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 80033be:	4b24      	ldr	r3, [pc, #144]	; (8003450 <BSP_SDRAM_MspInit+0x1e8>)
 80033c0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80033c4:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80033c6:	4b22      	ldr	r3, [pc, #136]	; (8003450 <BSP_SDRAM_MspInit+0x1e8>)
 80033c8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80033cc:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 80033ce:	4b20      	ldr	r3, [pc, #128]	; (8003450 <BSP_SDRAM_MspInit+0x1e8>)
 80033d0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80033d4:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 80033d6:	4b1e      	ldr	r3, [pc, #120]	; (8003450 <BSP_SDRAM_MspInit+0x1e8>)
 80033d8:	2200      	movs	r2, #0
 80033da:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 80033dc:	4b1c      	ldr	r3, [pc, #112]	; (8003450 <BSP_SDRAM_MspInit+0x1e8>)
 80033de:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80033e2:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 80033e4:	4b1a      	ldr	r3, [pc, #104]	; (8003450 <BSP_SDRAM_MspInit+0x1e8>)
 80033e6:	2200      	movs	r2, #0
 80033e8:	625a      	str	r2, [r3, #36]	; 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80033ea:	4b19      	ldr	r3, [pc, #100]	; (8003450 <BSP_SDRAM_MspInit+0x1e8>)
 80033ec:	2203      	movs	r2, #3
 80033ee:	629a      	str	r2, [r3, #40]	; 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 80033f0:	4b17      	ldr	r3, [pc, #92]	; (8003450 <BSP_SDRAM_MspInit+0x1e8>)
 80033f2:	2200      	movs	r2, #0
 80033f4:	62da      	str	r2, [r3, #44]	; 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 80033f6:	4b16      	ldr	r3, [pc, #88]	; (8003450 <BSP_SDRAM_MspInit+0x1e8>)
 80033f8:	2200      	movs	r2, #0
 80033fa:	631a      	str	r2, [r3, #48]	; 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 80033fc:	4b14      	ldr	r3, [pc, #80]	; (8003450 <BSP_SDRAM_MspInit+0x1e8>)
 80033fe:	4a15      	ldr	r2, [pc, #84]	; (8003454 <BSP_SDRAM_MspInit+0x1ec>)
 8003400:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	4a12      	ldr	r2, [pc, #72]	; (8003450 <BSP_SDRAM_MspInit+0x1e8>)
 8003406:	631a      	str	r2, [r3, #48]	; 0x30
 8003408:	4a11      	ldr	r2, [pc, #68]	; (8003450 <BSP_SDRAM_MspInit+0x1e8>)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 800340e:	4810      	ldr	r0, [pc, #64]	; (8003450 <BSP_SDRAM_MspInit+0x1e8>)
 8003410:	f001 ffac 	bl	800536c <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 8003414:	480e      	ldr	r0, [pc, #56]	; (8003450 <BSP_SDRAM_MspInit+0x1e8>)
 8003416:	f001 fefb 	bl	8005210 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 800341a:	2200      	movs	r2, #0
 800341c:	210f      	movs	r1, #15
 800341e:	2038      	movs	r0, #56	; 0x38
 8003420:	f001 fdec 	bl	8004ffc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8003424:	2038      	movs	r0, #56	; 0x38
 8003426:	f001 fe05 	bl	8005034 <HAL_NVIC_EnableIRQ>
}
 800342a:	bf00      	nop
 800342c:	3740      	adds	r7, #64	; 0x40
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}
 8003432:	bf00      	nop
 8003434:	40023800 	.word	0x40023800
 8003438:	40020800 	.word	0x40020800
 800343c:	40020c00 	.word	0x40020c00
 8003440:	40021000 	.word	0x40021000
 8003444:	40021400 	.word	0x40021400
 8003448:	40021800 	.word	0x40021800
 800344c:	40021c00 	.word	0x40021c00
 8003450:	2000050c 	.word	0x2000050c
 8003454:	40026410 	.word	0x40026410

08003458 <BSP_TS_Init>:
  * @param  ts_SizeX: Maximum X size of the TS area on LCD
  * @param  ts_SizeY: Maximum Y size of the TS area on LCD
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t ts_SizeX, uint16_t ts_SizeY)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b084      	sub	sp, #16
 800345c:	af00      	add	r7, sp, #0
 800345e:	4603      	mov	r3, r0
 8003460:	460a      	mov	r2, r1
 8003462:	80fb      	strh	r3, [r7, #6]
 8003464:	4613      	mov	r3, r2
 8003466:	80bb      	strh	r3, [r7, #4]
  uint8_t status = TS_OK;
 8003468:	2300      	movs	r3, #0
 800346a:	73fb      	strb	r3, [r7, #15]
  tsXBoundary = ts_SizeX;
 800346c:	4a14      	ldr	r2, [pc, #80]	; (80034c0 <BSP_TS_Init+0x68>)
 800346e:	88fb      	ldrh	r3, [r7, #6]
 8003470:	8013      	strh	r3, [r2, #0]
  tsYBoundary = ts_SizeY;
 8003472:	4a14      	ldr	r2, [pc, #80]	; (80034c4 <BSP_TS_Init+0x6c>)
 8003474:	88bb      	ldrh	r3, [r7, #4]
 8003476:	8013      	strh	r3, [r2, #0]
  
  /* Read ID and verify if the touch screen driver is ready */
  ft5336_ts_drv.Init(TS_I2C_ADDRESS);
 8003478:	4b13      	ldr	r3, [pc, #76]	; (80034c8 <BSP_TS_Init+0x70>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	2070      	movs	r0, #112	; 0x70
 800347e:	4798      	blx	r3
  if(ft5336_ts_drv.ReadID(TS_I2C_ADDRESS) == FT5336_ID_VALUE)
 8003480:	4b11      	ldr	r3, [pc, #68]	; (80034c8 <BSP_TS_Init+0x70>)
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	2070      	movs	r0, #112	; 0x70
 8003486:	4798      	blx	r3
 8003488:	4603      	mov	r3, r0
 800348a:	2b51      	cmp	r3, #81	; 0x51
 800348c:	d111      	bne.n	80034b2 <BSP_TS_Init+0x5a>
  { 
    /* Initialize the TS driver structure */
    tsDriver = &ft5336_ts_drv;
 800348e:	4b0f      	ldr	r3, [pc, #60]	; (80034cc <BSP_TS_Init+0x74>)
 8003490:	4a0d      	ldr	r2, [pc, #52]	; (80034c8 <BSP_TS_Init+0x70>)
 8003492:	601a      	str	r2, [r3, #0]
    I2cAddress = TS_I2C_ADDRESS;
 8003494:	4b0e      	ldr	r3, [pc, #56]	; (80034d0 <BSP_TS_Init+0x78>)
 8003496:	2270      	movs	r2, #112	; 0x70
 8003498:	701a      	strb	r2, [r3, #0]
    tsOrientation = TS_SWAP_XY;
 800349a:	4b0e      	ldr	r3, [pc, #56]	; (80034d4 <BSP_TS_Init+0x7c>)
 800349c:	2208      	movs	r2, #8
 800349e:	701a      	strb	r2, [r3, #0]

    /* Initialize the TS driver */
    tsDriver->Start(I2cAddress);
 80034a0:	4b0a      	ldr	r3, [pc, #40]	; (80034cc <BSP_TS_Init+0x74>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	68db      	ldr	r3, [r3, #12]
 80034a6:	4a0a      	ldr	r2, [pc, #40]	; (80034d0 <BSP_TS_Init+0x78>)
 80034a8:	7812      	ldrb	r2, [r2, #0]
 80034aa:	b292      	uxth	r2, r2
 80034ac:	4610      	mov	r0, r2
 80034ae:	4798      	blx	r3
 80034b0:	e001      	b.n	80034b6 <BSP_TS_Init+0x5e>
  }
  else
  {
    status = TS_DEVICE_NOT_FOUND;
 80034b2:	2303      	movs	r3, #3
 80034b4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80034b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	3710      	adds	r7, #16
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}
 80034c0:	20000570 	.word	0x20000570
 80034c4:	20000572 	.word	0x20000572
 80034c8:	20000000 	.word	0x20000000
 80034cc:	2000056c 	.word	0x2000056c
 80034d0:	20000575 	.word	0x20000575
 80034d4:	20000574 	.word	0x20000574

080034d8 <BSP_TS_ITConfig>:
/**
  * @brief  Configures and enables the touch screen interrupts.
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_ITConfig(void)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b086      	sub	sp, #24
 80034dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef gpio_init_structure;

  /* Configure Interrupt mode for SD detection pin */
  gpio_init_structure.Pin = TS_INT_PIN;
 80034de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80034e2:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80034e4:	2300      	movs	r3, #0
 80034e6:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80034e8:	2302      	movs	r3, #2
 80034ea:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 80034ec:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80034f0:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(TS_INT_GPIO_PORT, &gpio_init_structure);
 80034f2:	1d3b      	adds	r3, r7, #4
 80034f4:	4619      	mov	r1, r3
 80034f6:	480c      	ldr	r0, [pc, #48]	; (8003528 <BSP_TS_ITConfig+0x50>)
 80034f8:	f002 fc76 	bl	8005de8 <HAL_GPIO_Init>

  /* Enable and set Touch screen EXTI Interrupt to the lowest priority */
  HAL_NVIC_SetPriority((IRQn_Type)(TS_INT_EXTI_IRQn), 0x0F, 0x00);
 80034fc:	2200      	movs	r2, #0
 80034fe:	210f      	movs	r1, #15
 8003500:	2028      	movs	r0, #40	; 0x28
 8003502:	f001 fd7b 	bl	8004ffc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ((IRQn_Type)(TS_INT_EXTI_IRQn));
 8003506:	2028      	movs	r0, #40	; 0x28
 8003508:	f001 fd94 	bl	8005034 <HAL_NVIC_EnableIRQ>

  /* Enable the TS ITs */
  tsDriver->EnableIT(I2cAddress);
 800350c:	4b07      	ldr	r3, [pc, #28]	; (800352c <BSP_TS_ITConfig+0x54>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	699b      	ldr	r3, [r3, #24]
 8003512:	4a07      	ldr	r2, [pc, #28]	; (8003530 <BSP_TS_ITConfig+0x58>)
 8003514:	7812      	ldrb	r2, [r2, #0]
 8003516:	b292      	uxth	r2, r2
 8003518:	4610      	mov	r0, r2
 800351a:	4798      	blx	r3

  return TS_OK;  
 800351c:	2300      	movs	r3, #0
}
 800351e:	4618      	mov	r0, r3
 8003520:	3718      	adds	r7, #24
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}
 8003526:	bf00      	nop
 8003528:	40022000 	.word	0x40022000
 800352c:	2000056c 	.word	0x2000056c
 8003530:	20000575 	.word	0x20000575

08003534 <BSP_TS_GetState>:
  * @brief  Returns status and positions of the touch screen.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_GetState(TS_StateTypeDef *TS_State)
{
 8003534:	b590      	push	{r4, r7, lr}
 8003536:	b097      	sub	sp, #92	; 0x5c
 8003538:	af02      	add	r7, sp, #8
 800353a:	6078      	str	r0, [r7, #4]
  static uint32_t _x[TS_MAX_NB_TOUCH] = {0, 0};
  static uint32_t _y[TS_MAX_NB_TOUCH] = {0, 0};
  uint8_t ts_status = TS_OK;
 800353c:	2300      	movs	r3, #0
 800353e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  uint16_t brute_y[TS_MAX_NB_TOUCH];
  uint16_t x_diff;
  uint16_t y_diff;
  uint32_t index;
#if (TS_MULTI_TOUCH_SUPPORTED == 1)
  uint32_t weight = 0;
 8003542:	2300      	movs	r3, #0
 8003544:	613b      	str	r3, [r7, #16]
  uint32_t area = 0;
 8003546:	2300      	movs	r3, #0
 8003548:	60fb      	str	r3, [r7, #12]
  uint32_t event = 0;
 800354a:	2300      	movs	r3, #0
 800354c:	60bb      	str	r3, [r7, #8]
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  /* Check and update the number of touches active detected */
  TS_State->touchDetected = tsDriver->DetectTouch(I2cAddress);
 800354e:	4b97      	ldr	r3, [pc, #604]	; (80037ac <BSP_TS_GetState+0x278>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	691b      	ldr	r3, [r3, #16]
 8003554:	4a96      	ldr	r2, [pc, #600]	; (80037b0 <BSP_TS_GetState+0x27c>)
 8003556:	7812      	ldrb	r2, [r2, #0]
 8003558:	b292      	uxth	r2, r2
 800355a:	4610      	mov	r0, r2
 800355c:	4798      	blx	r3
 800355e:	4603      	mov	r3, r0
 8003560:	461a      	mov	r2, r3
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	701a      	strb	r2, [r3, #0]
  
  if(TS_State->touchDetected)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	781b      	ldrb	r3, [r3, #0]
 800356a:	2b00      	cmp	r3, #0
 800356c:	f000 81a8 	beq.w	80038c0 <BSP_TS_GetState+0x38c>
  {
    for(index=0; index < TS_State->touchDetected; index++)
 8003570:	2300      	movs	r3, #0
 8003572:	64bb      	str	r3, [r7, #72]	; 0x48
 8003574:	e197      	b.n	80038a6 <BSP_TS_GetState+0x372>
    {
      /* Get each touch coordinates */
      tsDriver->GetXY(I2cAddress, &(brute_x[index]), &(brute_y[index]));
 8003576:	4b8d      	ldr	r3, [pc, #564]	; (80037ac <BSP_TS_GetState+0x278>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	695b      	ldr	r3, [r3, #20]
 800357c:	4a8c      	ldr	r2, [pc, #560]	; (80037b0 <BSP_TS_GetState+0x27c>)
 800357e:	7812      	ldrb	r2, [r2, #0]
 8003580:	b290      	uxth	r0, r2
 8003582:	f107 0120 	add.w	r1, r7, #32
 8003586:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003588:	0052      	lsls	r2, r2, #1
 800358a:	188c      	adds	r4, r1, r2
 800358c:	f107 0114 	add.w	r1, r7, #20
 8003590:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003592:	0052      	lsls	r2, r2, #1
 8003594:	440a      	add	r2, r1
 8003596:	4621      	mov	r1, r4
 8003598:	4798      	blx	r3

      if(tsOrientation == TS_SWAP_NONE)
 800359a:	4b86      	ldr	r3, [pc, #536]	; (80037b4 <BSP_TS_GetState+0x280>)
 800359c:	781b      	ldrb	r3, [r3, #0]
 800359e:	2b01      	cmp	r3, #1
 80035a0:	d11b      	bne.n	80035da <BSP_TS_GetState+0xa6>
      {
        x[index] = brute_x[index];
 80035a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80035a4:	005b      	lsls	r3, r3, #1
 80035a6:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80035aa:	4413      	add	r3, r2
 80035ac:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 80035b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80035b2:	005b      	lsls	r3, r3, #1
 80035b4:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80035b8:	440b      	add	r3, r1
 80035ba:	f823 2c18 	strh.w	r2, [r3, #-24]
        y[index] = brute_y[index];
 80035be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80035c0:	005b      	lsls	r3, r3, #1
 80035c2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80035c6:	4413      	add	r3, r2
 80035c8:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 80035cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80035ce:	005b      	lsls	r3, r3, #1
 80035d0:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80035d4:	440b      	add	r3, r1
 80035d6:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_X)
 80035da:	4b76      	ldr	r3, [pc, #472]	; (80037b4 <BSP_TS_GetState+0x280>)
 80035dc:	781b      	ldrb	r3, [r3, #0]
 80035de:	f003 0302 	and.w	r3, r3, #2
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d010      	beq.n	8003608 <BSP_TS_GetState+0xd4>
      {
        x[index] = 4096 - brute_x[index];
 80035e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80035e8:	005b      	lsls	r3, r3, #1
 80035ea:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80035ee:	4413      	add	r3, r2
 80035f0:	f833 3c30 	ldrh.w	r3, [r3, #-48]
 80035f4:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 80035f8:	b29a      	uxth	r2, r3
 80035fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80035fc:	005b      	lsls	r3, r3, #1
 80035fe:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8003602:	440b      	add	r3, r1
 8003604:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      if(tsOrientation & TS_SWAP_Y)
 8003608:	4b6a      	ldr	r3, [pc, #424]	; (80037b4 <BSP_TS_GetState+0x280>)
 800360a:	781b      	ldrb	r3, [r3, #0]
 800360c:	f003 0304 	and.w	r3, r3, #4
 8003610:	2b00      	cmp	r3, #0
 8003612:	d010      	beq.n	8003636 <BSP_TS_GetState+0x102>
      {
        y[index] = 4096 - brute_y[index];
 8003614:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003616:	005b      	lsls	r3, r3, #1
 8003618:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800361c:	4413      	add	r3, r2
 800361e:	f833 3c3c 	ldrh.w	r3, [r3, #-60]
 8003622:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8003626:	b29a      	uxth	r2, r3
 8003628:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800362a:	005b      	lsls	r3, r3, #1
 800362c:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8003630:	440b      	add	r3, r1
 8003632:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_XY)
 8003636:	4b5f      	ldr	r3, [pc, #380]	; (80037b4 <BSP_TS_GetState+0x280>)
 8003638:	781b      	ldrb	r3, [r3, #0]
 800363a:	f003 0308 	and.w	r3, r3, #8
 800363e:	2b00      	cmp	r3, #0
 8003640:	d01b      	beq.n	800367a <BSP_TS_GetState+0x146>
      {
        y[index] = brute_x[index];
 8003642:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003644:	005b      	lsls	r3, r3, #1
 8003646:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800364a:	4413      	add	r3, r2
 800364c:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 8003650:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003652:	005b      	lsls	r3, r3, #1
 8003654:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8003658:	440b      	add	r3, r1
 800365a:	f823 2c24 	strh.w	r2, [r3, #-36]
        x[index] = brute_y[index];
 800365e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003660:	005b      	lsls	r3, r3, #1
 8003662:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003666:	4413      	add	r3, r2
 8003668:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 800366c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800366e:	005b      	lsls	r3, r3, #1
 8003670:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8003674:	440b      	add	r3, r1
 8003676:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      x_diff = x[index] > _x[index]? (x[index] - _x[index]): (_x[index] - x[index]);
 800367a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800367c:	005b      	lsls	r3, r3, #1
 800367e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003682:	4413      	add	r3, r2
 8003684:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8003688:	4619      	mov	r1, r3
 800368a:	4a4b      	ldr	r2, [pc, #300]	; (80037b8 <BSP_TS_GetState+0x284>)
 800368c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800368e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003692:	4299      	cmp	r1, r3
 8003694:	d90e      	bls.n	80036b4 <BSP_TS_GetState+0x180>
 8003696:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003698:	005b      	lsls	r3, r3, #1
 800369a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800369e:	4413      	add	r3, r2
 80036a0:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 80036a4:	4944      	ldr	r1, [pc, #272]	; (80037b8 <BSP_TS_GetState+0x284>)
 80036a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036a8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80036ac:	b29b      	uxth	r3, r3
 80036ae:	1ad3      	subs	r3, r2, r3
 80036b0:	b29b      	uxth	r3, r3
 80036b2:	e00d      	b.n	80036d0 <BSP_TS_GetState+0x19c>
 80036b4:	4a40      	ldr	r2, [pc, #256]	; (80037b8 <BSP_TS_GetState+0x284>)
 80036b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036bc:	b29a      	uxth	r2, r3
 80036be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036c0:	005b      	lsls	r3, r3, #1
 80036c2:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80036c6:	440b      	add	r3, r1
 80036c8:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80036cc:	1ad3      	subs	r3, r2, r3
 80036ce:	b29b      	uxth	r3, r3
 80036d0:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      y_diff = y[index] > _y[index]? (y[index] - _y[index]): (_y[index] - y[index]);
 80036d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036d6:	005b      	lsls	r3, r3, #1
 80036d8:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80036dc:	4413      	add	r3, r2
 80036de:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 80036e2:	4619      	mov	r1, r3
 80036e4:	4a35      	ldr	r2, [pc, #212]	; (80037bc <BSP_TS_GetState+0x288>)
 80036e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036ec:	4299      	cmp	r1, r3
 80036ee:	d90e      	bls.n	800370e <BSP_TS_GetState+0x1da>
 80036f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036f2:	005b      	lsls	r3, r3, #1
 80036f4:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80036f8:	4413      	add	r3, r2
 80036fa:	f833 2c24 	ldrh.w	r2, [r3, #-36]
 80036fe:	492f      	ldr	r1, [pc, #188]	; (80037bc <BSP_TS_GetState+0x288>)
 8003700:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003702:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003706:	b29b      	uxth	r3, r3
 8003708:	1ad3      	subs	r3, r2, r3
 800370a:	b29b      	uxth	r3, r3
 800370c:	e00d      	b.n	800372a <BSP_TS_GetState+0x1f6>
 800370e:	4a2b      	ldr	r2, [pc, #172]	; (80037bc <BSP_TS_GetState+0x288>)
 8003710:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003712:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003716:	b29a      	uxth	r2, r3
 8003718:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800371a:	005b      	lsls	r3, r3, #1
 800371c:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8003720:	440b      	add	r3, r1
 8003722:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8003726:	1ad3      	subs	r3, r2, r3
 8003728:	b29b      	uxth	r3, r3
 800372a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44

      if ((x_diff + y_diff) > 5)
 800372e:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8003732:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8003736:	4413      	add	r3, r2
 8003738:	2b05      	cmp	r3, #5
 800373a:	dd17      	ble.n	800376c <BSP_TS_GetState+0x238>
      {
        _x[index] = x[index];
 800373c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800373e:	005b      	lsls	r3, r3, #1
 8003740:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003744:	4413      	add	r3, r2
 8003746:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 800374a:	4619      	mov	r1, r3
 800374c:	4a1a      	ldr	r2, [pc, #104]	; (80037b8 <BSP_TS_GetState+0x284>)
 800374e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003750:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        _y[index] = y[index];
 8003754:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003756:	005b      	lsls	r3, r3, #1
 8003758:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800375c:	4413      	add	r3, r2
 800375e:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8003762:	4619      	mov	r1, r3
 8003764:	4a15      	ldr	r2, [pc, #84]	; (80037bc <BSP_TS_GetState+0x288>)
 8003766:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003768:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      }

      if(I2cAddress == FT5336_I2C_SLAVE_ADDRESS)
 800376c:	4b10      	ldr	r3, [pc, #64]	; (80037b0 <BSP_TS_GetState+0x27c>)
 800376e:	781b      	ldrb	r3, [r3, #0]
 8003770:	2b70      	cmp	r3, #112	; 0x70
 8003772:	d125      	bne.n	80037c0 <BSP_TS_GetState+0x28c>
      {
        TS_State->touchX[index] = x[index];
 8003774:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003776:	005b      	lsls	r3, r3, #1
 8003778:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800377c:	4413      	add	r3, r2
 800377e:	f833 1c18 	ldrh.w	r1, [r3, #-24]
 8003782:	687a      	ldr	r2, [r7, #4]
 8003784:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003786:	005b      	lsls	r3, r3, #1
 8003788:	4413      	add	r3, r2
 800378a:	460a      	mov	r2, r1
 800378c:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = y[index];
 800378e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003790:	005b      	lsls	r3, r3, #1
 8003792:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003796:	4413      	add	r3, r2
 8003798:	f833 1c24 	ldrh.w	r1, [r3, #-36]
 800379c:	687a      	ldr	r2, [r7, #4]
 800379e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037a0:	3304      	adds	r3, #4
 80037a2:	005b      	lsls	r3, r3, #1
 80037a4:	4413      	add	r3, r2
 80037a6:	460a      	mov	r2, r1
 80037a8:	809a      	strh	r2, [r3, #4]
 80037aa:	e02c      	b.n	8003806 <BSP_TS_GetState+0x2d2>
 80037ac:	2000056c 	.word	0x2000056c
 80037b0:	20000575 	.word	0x20000575
 80037b4:	20000574 	.word	0x20000574
 80037b8:	20000578 	.word	0x20000578
 80037bc:	2000058c 	.word	0x2000058c
      }
      else
      {
        /* 2^12 = 4096 : indexes are expressed on a dynamic of 4096 */
        TS_State->touchX[index] = (tsXBoundary * _x[index]) >> 12;
 80037c0:	4b42      	ldr	r3, [pc, #264]	; (80038cc <BSP_TS_GetState+0x398>)
 80037c2:	881b      	ldrh	r3, [r3, #0]
 80037c4:	4619      	mov	r1, r3
 80037c6:	4a42      	ldr	r2, [pc, #264]	; (80038d0 <BSP_TS_GetState+0x39c>)
 80037c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037ce:	fb03 f301 	mul.w	r3, r3, r1
 80037d2:	0b1b      	lsrs	r3, r3, #12
 80037d4:	b299      	uxth	r1, r3
 80037d6:	687a      	ldr	r2, [r7, #4]
 80037d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037da:	005b      	lsls	r3, r3, #1
 80037dc:	4413      	add	r3, r2
 80037de:	460a      	mov	r2, r1
 80037e0:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = (tsYBoundary * _y[index]) >> 12;
 80037e2:	4b3c      	ldr	r3, [pc, #240]	; (80038d4 <BSP_TS_GetState+0x3a0>)
 80037e4:	881b      	ldrh	r3, [r3, #0]
 80037e6:	4619      	mov	r1, r3
 80037e8:	4a3b      	ldr	r2, [pc, #236]	; (80038d8 <BSP_TS_GetState+0x3a4>)
 80037ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037f0:	fb03 f301 	mul.w	r3, r3, r1
 80037f4:	0b1b      	lsrs	r3, r3, #12
 80037f6:	b299      	uxth	r1, r3
 80037f8:	687a      	ldr	r2, [r7, #4]
 80037fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037fc:	3304      	adds	r3, #4
 80037fe:	005b      	lsls	r3, r3, #1
 8003800:	4413      	add	r3, r2
 8003802:	460a      	mov	r2, r1
 8003804:	809a      	strh	r2, [r3, #4]
      }

#if (TS_MULTI_TOUCH_SUPPORTED == 1)

      /* Get touch info related to the current touch */
      ft5336_TS_GetTouchInfo(I2cAddress, index, &weight, &area, &event);
 8003806:	4b35      	ldr	r3, [pc, #212]	; (80038dc <BSP_TS_GetState+0x3a8>)
 8003808:	781b      	ldrb	r3, [r3, #0]
 800380a:	b298      	uxth	r0, r3
 800380c:	f107 010c 	add.w	r1, r7, #12
 8003810:	f107 0210 	add.w	r2, r7, #16
 8003814:	f107 0308 	add.w	r3, r7, #8
 8003818:	9300      	str	r3, [sp, #0]
 800381a:	460b      	mov	r3, r1
 800381c:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800381e:	f7fd f857 	bl	80008d0 <ft5336_TS_GetTouchInfo>

      /* Update TS_State structure */
      TS_State->touchWeight[index] = weight;
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	b2d9      	uxtb	r1, r3
 8003826:	687a      	ldr	r2, [r7, #4]
 8003828:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800382a:	4413      	add	r3, r2
 800382c:	3316      	adds	r3, #22
 800382e:	460a      	mov	r2, r1
 8003830:	701a      	strb	r2, [r3, #0]
      TS_State->touchArea[index]   = area;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	b2d9      	uxtb	r1, r3
 8003836:	687a      	ldr	r2, [r7, #4]
 8003838:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800383a:	4413      	add	r3, r2
 800383c:	3320      	adds	r3, #32
 800383e:	460a      	mov	r2, r1
 8003840:	701a      	strb	r2, [r3, #0]

      /* Remap touch event */
      switch(event)
 8003842:	68bb      	ldr	r3, [r7, #8]
 8003844:	2b03      	cmp	r3, #3
 8003846:	d827      	bhi.n	8003898 <BSP_TS_GetState+0x364>
 8003848:	a201      	add	r2, pc, #4	; (adr r2, 8003850 <BSP_TS_GetState+0x31c>)
 800384a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800384e:	bf00      	nop
 8003850:	08003861 	.word	0x08003861
 8003854:	0800386f 	.word	0x0800386f
 8003858:	0800387d 	.word	0x0800387d
 800385c:	0800388b 	.word	0x0800388b
      {
        case FT5336_TOUCH_EVT_FLAG_PRESS_DOWN	:
          TS_State->touchEventId[index] = TOUCH_EVENT_PRESS_DOWN;
 8003860:	687a      	ldr	r2, [r7, #4]
 8003862:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003864:	4413      	add	r3, r2
 8003866:	331b      	adds	r3, #27
 8003868:	2201      	movs	r2, #1
 800386a:	701a      	strb	r2, [r3, #0]
          break;
 800386c:	e018      	b.n	80038a0 <BSP_TS_GetState+0x36c>
        case FT5336_TOUCH_EVT_FLAG_LIFT_UP :
          TS_State->touchEventId[index] = TOUCH_EVENT_LIFT_UP;
 800386e:	687a      	ldr	r2, [r7, #4]
 8003870:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003872:	4413      	add	r3, r2
 8003874:	331b      	adds	r3, #27
 8003876:	2202      	movs	r2, #2
 8003878:	701a      	strb	r2, [r3, #0]
          break;
 800387a:	e011      	b.n	80038a0 <BSP_TS_GetState+0x36c>
        case FT5336_TOUCH_EVT_FLAG_CONTACT :
          TS_State->touchEventId[index] = TOUCH_EVENT_CONTACT;
 800387c:	687a      	ldr	r2, [r7, #4]
 800387e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003880:	4413      	add	r3, r2
 8003882:	331b      	adds	r3, #27
 8003884:	2203      	movs	r2, #3
 8003886:	701a      	strb	r2, [r3, #0]
          break;
 8003888:	e00a      	b.n	80038a0 <BSP_TS_GetState+0x36c>
        case FT5336_TOUCH_EVT_FLAG_NO_EVENT :
          TS_State->touchEventId[index] = TOUCH_EVENT_NO_EVT;
 800388a:	687a      	ldr	r2, [r7, #4]
 800388c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800388e:	4413      	add	r3, r2
 8003890:	331b      	adds	r3, #27
 8003892:	2200      	movs	r2, #0
 8003894:	701a      	strb	r2, [r3, #0]
          break;
 8003896:	e003      	b.n	80038a0 <BSP_TS_GetState+0x36c>
        default :
          ts_status = TS_ERROR;
 8003898:	2301      	movs	r3, #1
 800389a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
          break;
 800389e:	bf00      	nop
    for(index=0; index < TS_State->touchDetected; index++)
 80038a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80038a2:	3301      	adds	r3, #1
 80038a4:	64bb      	str	r3, [r7, #72]	; 0x48
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	781b      	ldrb	r3, [r3, #0]
 80038aa:	461a      	mov	r2, r3
 80038ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80038ae:	4293      	cmp	r3, r2
 80038b0:	f4ff ae61 	bcc.w	8003576 <BSP_TS_GetState+0x42>

    } /* of for(index=0; index < TS_State->touchDetected; index++) */

#if (TS_MULTI_TOUCH_SUPPORTED == 1)
    /* Get gesture Id */
    ts_status = BSP_TS_Get_GestureId(TS_State);
 80038b4:	6878      	ldr	r0, [r7, #4]
 80038b6:	f000 f813 	bl	80038e0 <BSP_TS_Get_GestureId>
 80038ba:	4603      	mov	r3, r0
 80038bc:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  } /* end of if(TS_State->touchDetected != 0) */

  return (ts_status);
 80038c0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	3754      	adds	r7, #84	; 0x54
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bd90      	pop	{r4, r7, pc}
 80038cc:	20000570 	.word	0x20000570
 80038d0:	20000578 	.word	0x20000578
 80038d4:	20000572 	.word	0x20000572
 80038d8:	2000058c 	.word	0x2000058c
 80038dc:	20000575 	.word	0x20000575

080038e0 <BSP_TS_Get_GestureId>:
  * @brief  Update gesture Id following a touch detected.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Get_GestureId(TS_StateTypeDef *TS_State)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b084      	sub	sp, #16
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  uint32_t gestureId = 0;
 80038e8:	2300      	movs	r3, #0
 80038ea:	60bb      	str	r3, [r7, #8]
  uint8_t  ts_status = TS_OK;
 80038ec:	2300      	movs	r3, #0
 80038ee:	73fb      	strb	r3, [r7, #15]

  /* Get gesture Id */
  ft5336_TS_GetGestureID(I2cAddress, &gestureId);
 80038f0:	4b3b      	ldr	r3, [pc, #236]	; (80039e0 <BSP_TS_Get_GestureId+0x100>)
 80038f2:	781b      	ldrb	r3, [r3, #0]
 80038f4:	b29b      	uxth	r3, r3
 80038f6:	f107 0208 	add.w	r2, r7, #8
 80038fa:	4611      	mov	r1, r2
 80038fc:	4618      	mov	r0, r3
 80038fe:	f7fc ffce 	bl	800089e <ft5336_TS_GetGestureID>

  /* Remap gesture Id to a TS_GestureIdTypeDef value */
  switch(gestureId)
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	2b49      	cmp	r3, #73	; 0x49
 8003906:	d05e      	beq.n	80039c6 <BSP_TS_Get_GestureId+0xe6>
 8003908:	2b49      	cmp	r3, #73	; 0x49
 800390a:	d860      	bhi.n	80039ce <BSP_TS_Get_GestureId+0xee>
 800390c:	2b1c      	cmp	r3, #28
 800390e:	d83f      	bhi.n	8003990 <BSP_TS_Get_GestureId+0xb0>
 8003910:	2b1c      	cmp	r3, #28
 8003912:	d85c      	bhi.n	80039ce <BSP_TS_Get_GestureId+0xee>
 8003914:	a201      	add	r2, pc, #4	; (adr r2, 800391c <BSP_TS_Get_GestureId+0x3c>)
 8003916:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800391a:	bf00      	nop
 800391c:	08003997 	.word	0x08003997
 8003920:	080039cf 	.word	0x080039cf
 8003924:	080039cf 	.word	0x080039cf
 8003928:	080039cf 	.word	0x080039cf
 800392c:	080039cf 	.word	0x080039cf
 8003930:	080039cf 	.word	0x080039cf
 8003934:	080039cf 	.word	0x080039cf
 8003938:	080039cf 	.word	0x080039cf
 800393c:	080039cf 	.word	0x080039cf
 8003940:	080039cf 	.word	0x080039cf
 8003944:	080039cf 	.word	0x080039cf
 8003948:	080039cf 	.word	0x080039cf
 800394c:	080039cf 	.word	0x080039cf
 8003950:	080039cf 	.word	0x080039cf
 8003954:	080039cf 	.word	0x080039cf
 8003958:	080039cf 	.word	0x080039cf
 800395c:	0800399f 	.word	0x0800399f
 8003960:	080039cf 	.word	0x080039cf
 8003964:	080039cf 	.word	0x080039cf
 8003968:	080039cf 	.word	0x080039cf
 800396c:	080039a7 	.word	0x080039a7
 8003970:	080039cf 	.word	0x080039cf
 8003974:	080039cf 	.word	0x080039cf
 8003978:	080039cf 	.word	0x080039cf
 800397c:	080039af 	.word	0x080039af
 8003980:	080039cf 	.word	0x080039cf
 8003984:	080039cf 	.word	0x080039cf
 8003988:	080039cf 	.word	0x080039cf
 800398c:	080039b7 	.word	0x080039b7
 8003990:	2b40      	cmp	r3, #64	; 0x40
 8003992:	d014      	beq.n	80039be <BSP_TS_Get_GestureId+0xde>
 8003994:	e01b      	b.n	80039ce <BSP_TS_Get_GestureId+0xee>
  {
    case FT5336_GEST_ID_NO_GESTURE :
      TS_State->gestureId = GEST_ID_NO_GESTURE;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2200      	movs	r2, #0
 800399a:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 800399c:	e01a      	b.n	80039d4 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_UP :
      TS_State->gestureId = GEST_ID_MOVE_UP;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2201      	movs	r2, #1
 80039a2:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 80039a4:	e016      	b.n	80039d4 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_RIGHT :
      TS_State->gestureId = GEST_ID_MOVE_RIGHT;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2202      	movs	r2, #2
 80039aa:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 80039ac:	e012      	b.n	80039d4 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_DOWN :
      TS_State->gestureId = GEST_ID_MOVE_DOWN;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2203      	movs	r2, #3
 80039b2:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 80039b4:	e00e      	b.n	80039d4 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_LEFT :
      TS_State->gestureId = GEST_ID_MOVE_LEFT;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2204      	movs	r2, #4
 80039ba:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 80039bc:	e00a      	b.n	80039d4 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_ZOOM_IN :
      TS_State->gestureId = GEST_ID_ZOOM_IN;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2205      	movs	r2, #5
 80039c2:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 80039c4:	e006      	b.n	80039d4 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_ZOOM_OUT :
      TS_State->gestureId = GEST_ID_ZOOM_OUT;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2206      	movs	r2, #6
 80039ca:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 80039cc:	e002      	b.n	80039d4 <BSP_TS_Get_GestureId+0xf4>
    default :
      ts_status = TS_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	73fb      	strb	r3, [r7, #15]
      break;
 80039d2:	bf00      	nop
  } /* of switch(gestureId) */

  return(ts_status);
 80039d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	3710      	adds	r7, #16
 80039da:	46bd      	mov	sp, r7
 80039dc:	bd80      	pop	{r7, pc}
 80039de:	bf00      	nop
 80039e0:	20000575 	.word	0x20000575

080039e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b082      	sub	sp, #8
 80039e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80039ea:	4b11      	ldr	r3, [pc, #68]	; (8003a30 <HAL_MspInit+0x4c>)
 80039ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ee:	4a10      	ldr	r2, [pc, #64]	; (8003a30 <HAL_MspInit+0x4c>)
 80039f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039f4:	6413      	str	r3, [r2, #64]	; 0x40
 80039f6:	4b0e      	ldr	r3, [pc, #56]	; (8003a30 <HAL_MspInit+0x4c>)
 80039f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039fe:	607b      	str	r3, [r7, #4]
 8003a00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a02:	4b0b      	ldr	r3, [pc, #44]	; (8003a30 <HAL_MspInit+0x4c>)
 8003a04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a06:	4a0a      	ldr	r2, [pc, #40]	; (8003a30 <HAL_MspInit+0x4c>)
 8003a08:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a0c:	6453      	str	r3, [r2, #68]	; 0x44
 8003a0e:	4b08      	ldr	r3, [pc, #32]	; (8003a30 <HAL_MspInit+0x4c>)
 8003a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a16:	603b      	str	r3, [r7, #0]
 8003a18:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	210f      	movs	r1, #15
 8003a1e:	f06f 0001 	mvn.w	r0, #1
 8003a22:	f001 faeb 	bl	8004ffc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003a26:	bf00      	nop
 8003a28:	3708      	adds	r7, #8
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd80      	pop	{r7, pc}
 8003a2e:	bf00      	nop
 8003a30:	40023800 	.word	0x40023800

08003a34 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b08c      	sub	sp, #48	; 0x30
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a3c:	f107 031c 	add.w	r3, r7, #28
 8003a40:	2200      	movs	r2, #0
 8003a42:	601a      	str	r2, [r3, #0]
 8003a44:	605a      	str	r2, [r3, #4]
 8003a46:	609a      	str	r2, [r3, #8]
 8003a48:	60da      	str	r2, [r3, #12]
 8003a4a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a2a      	ldr	r2, [pc, #168]	; (8003afc <HAL_ADC_MspInit+0xc8>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d124      	bne.n	8003aa0 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003a56:	4b2a      	ldr	r3, [pc, #168]	; (8003b00 <HAL_ADC_MspInit+0xcc>)
 8003a58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a5a:	4a29      	ldr	r2, [pc, #164]	; (8003b00 <HAL_ADC_MspInit+0xcc>)
 8003a5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a60:	6453      	str	r3, [r2, #68]	; 0x44
 8003a62:	4b27      	ldr	r3, [pc, #156]	; (8003b00 <HAL_ADC_MspInit+0xcc>)
 8003a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a6a:	61bb      	str	r3, [r7, #24]
 8003a6c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a6e:	4b24      	ldr	r3, [pc, #144]	; (8003b00 <HAL_ADC_MspInit+0xcc>)
 8003a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a72:	4a23      	ldr	r2, [pc, #140]	; (8003b00 <HAL_ADC_MspInit+0xcc>)
 8003a74:	f043 0301 	orr.w	r3, r3, #1
 8003a78:	6313      	str	r3, [r2, #48]	; 0x30
 8003a7a:	4b21      	ldr	r3, [pc, #132]	; (8003b00 <HAL_ADC_MspInit+0xcc>)
 8003a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a7e:	f003 0301 	and.w	r3, r3, #1
 8003a82:	617b      	str	r3, [r7, #20]
 8003a84:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003a86:	2301      	movs	r3, #1
 8003a88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003a8a:	2303      	movs	r3, #3
 8003a8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a92:	f107 031c 	add.w	r3, r7, #28
 8003a96:	4619      	mov	r1, r3
 8003a98:	481a      	ldr	r0, [pc, #104]	; (8003b04 <HAL_ADC_MspInit+0xd0>)
 8003a9a:	f002 f9a5 	bl	8005de8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8003a9e:	e029      	b.n	8003af4 <HAL_ADC_MspInit+0xc0>
  else if(hadc->Instance==ADC3)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a18      	ldr	r2, [pc, #96]	; (8003b08 <HAL_ADC_MspInit+0xd4>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d124      	bne.n	8003af4 <HAL_ADC_MspInit+0xc0>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8003aaa:	4b15      	ldr	r3, [pc, #84]	; (8003b00 <HAL_ADC_MspInit+0xcc>)
 8003aac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aae:	4a14      	ldr	r2, [pc, #80]	; (8003b00 <HAL_ADC_MspInit+0xcc>)
 8003ab0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003ab4:	6453      	str	r3, [r2, #68]	; 0x44
 8003ab6:	4b12      	ldr	r3, [pc, #72]	; (8003b00 <HAL_ADC_MspInit+0xcc>)
 8003ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003abe:	613b      	str	r3, [r7, #16]
 8003ac0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003ac2:	4b0f      	ldr	r3, [pc, #60]	; (8003b00 <HAL_ADC_MspInit+0xcc>)
 8003ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ac6:	4a0e      	ldr	r2, [pc, #56]	; (8003b00 <HAL_ADC_MspInit+0xcc>)
 8003ac8:	f043 0320 	orr.w	r3, r3, #32
 8003acc:	6313      	str	r3, [r2, #48]	; 0x30
 8003ace:	4b0c      	ldr	r3, [pc, #48]	; (8003b00 <HAL_ADC_MspInit+0xcc>)
 8003ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ad2:	f003 0320 	and.w	r3, r3, #32
 8003ad6:	60fb      	str	r3, [r7, #12]
 8003ad8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|ARDUINO_A2_Pin|ARDUINO_A3_Pin;
 8003ada:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8003ade:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003ae0:	2303      	movs	r3, #3
 8003ae2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003ae8:	f107 031c 	add.w	r3, r7, #28
 8003aec:	4619      	mov	r1, r3
 8003aee:	4807      	ldr	r0, [pc, #28]	; (8003b0c <HAL_ADC_MspInit+0xd8>)
 8003af0:	f002 f97a 	bl	8005de8 <HAL_GPIO_Init>
}
 8003af4:	bf00      	nop
 8003af6:	3730      	adds	r7, #48	; 0x30
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd80      	pop	{r7, pc}
 8003afc:	40012000 	.word	0x40012000
 8003b00:	40023800 	.word	0x40023800
 8003b04:	40020000 	.word	0x40020000
 8003b08:	40012200 	.word	0x40012200
 8003b0c:	40021400 	.word	0x40021400

08003b10 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b08a      	sub	sp, #40	; 0x28
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b18:	f107 0314 	add.w	r3, r7, #20
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	601a      	str	r2, [r3, #0]
 8003b20:	605a      	str	r2, [r3, #4]
 8003b22:	609a      	str	r2, [r3, #8]
 8003b24:	60da      	str	r2, [r3, #12]
 8003b26:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a19      	ldr	r2, [pc, #100]	; (8003b94 <HAL_DAC_MspInit+0x84>)
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d12b      	bne.n	8003b8a <HAL_DAC_MspInit+0x7a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8003b32:	4b19      	ldr	r3, [pc, #100]	; (8003b98 <HAL_DAC_MspInit+0x88>)
 8003b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b36:	4a18      	ldr	r2, [pc, #96]	; (8003b98 <HAL_DAC_MspInit+0x88>)
 8003b38:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003b3c:	6413      	str	r3, [r2, #64]	; 0x40
 8003b3e:	4b16      	ldr	r3, [pc, #88]	; (8003b98 <HAL_DAC_MspInit+0x88>)
 8003b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b42:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003b46:	613b      	str	r3, [r7, #16]
 8003b48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b4a:	4b13      	ldr	r3, [pc, #76]	; (8003b98 <HAL_DAC_MspInit+0x88>)
 8003b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b4e:	4a12      	ldr	r2, [pc, #72]	; (8003b98 <HAL_DAC_MspInit+0x88>)
 8003b50:	f043 0301 	orr.w	r3, r3, #1
 8003b54:	6313      	str	r3, [r2, #48]	; 0x30
 8003b56:	4b10      	ldr	r3, [pc, #64]	; (8003b98 <HAL_DAC_MspInit+0x88>)
 8003b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b5a:	f003 0301 	and.w	r3, r3, #1
 8003b5e:	60fb      	str	r3, [r7, #12]
 8003b60:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003b62:	2310      	movs	r3, #16
 8003b64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003b66:	2303      	movs	r3, #3
 8003b68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b6e:	f107 0314 	add.w	r3, r7, #20
 8003b72:	4619      	mov	r1, r3
 8003b74:	4809      	ldr	r0, [pc, #36]	; (8003b9c <HAL_DAC_MspInit+0x8c>)
 8003b76:	f002 f937 	bl	8005de8 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 15, 0);
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	210f      	movs	r1, #15
 8003b7e:	2036      	movs	r0, #54	; 0x36
 8003b80:	f001 fa3c 	bl	8004ffc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003b84:	2036      	movs	r0, #54	; 0x36
 8003b86:	f001 fa55 	bl	8005034 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8003b8a:	bf00      	nop
 8003b8c:	3728      	adds	r7, #40	; 0x28
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}
 8003b92:	bf00      	nop
 8003b94:	40007400 	.word	0x40007400
 8003b98:	40023800 	.word	0x40023800
 8003b9c:	40020000 	.word	0x40020000

08003ba0 <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b084      	sub	sp, #16
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a0d      	ldr	r2, [pc, #52]	; (8003be4 <HAL_DMA2D_MspInit+0x44>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d113      	bne.n	8003bda <HAL_DMA2D_MspInit+0x3a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8003bb2:	4b0d      	ldr	r3, [pc, #52]	; (8003be8 <HAL_DMA2D_MspInit+0x48>)
 8003bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bb6:	4a0c      	ldr	r2, [pc, #48]	; (8003be8 <HAL_DMA2D_MspInit+0x48>)
 8003bb8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003bbc:	6313      	str	r3, [r2, #48]	; 0x30
 8003bbe:	4b0a      	ldr	r3, [pc, #40]	; (8003be8 <HAL_DMA2D_MspInit+0x48>)
 8003bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bc2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003bc6:	60fb      	str	r3, [r7, #12]
 8003bc8:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8003bca:	2200      	movs	r2, #0
 8003bcc:	2105      	movs	r1, #5
 8003bce:	205a      	movs	r0, #90	; 0x5a
 8003bd0:	f001 fa14 	bl	8004ffc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8003bd4:	205a      	movs	r0, #90	; 0x5a
 8003bd6:	f001 fa2d 	bl	8005034 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 8003bda:	bf00      	nop
 8003bdc:	3710      	adds	r7, #16
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}
 8003be2:	bf00      	nop
 8003be4:	4002b000 	.word	0x4002b000
 8003be8:	40023800 	.word	0x40023800

08003bec <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b0ac      	sub	sp, #176	; 0xb0
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bf4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	601a      	str	r2, [r3, #0]
 8003bfc:	605a      	str	r2, [r3, #4]
 8003bfe:	609a      	str	r2, [r3, #8]
 8003c00:	60da      	str	r2, [r3, #12]
 8003c02:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003c04:	f107 0318 	add.w	r3, r7, #24
 8003c08:	2284      	movs	r2, #132	; 0x84
 8003c0a:	2100      	movs	r1, #0
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	f009 fcbd 	bl	800d58c <memset>
  if(hi2c->Instance==I2C1)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4a44      	ldr	r2, [pc, #272]	; (8003d28 <HAL_I2C_MspInit+0x13c>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d13d      	bne.n	8003c98 <HAL_I2C_MspInit+0xac>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003c1c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003c20:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003c22:	2300      	movs	r3, #0
 8003c24:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003c26:	f107 0318 	add.w	r3, r7, #24
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f004 fa9e 	bl	800816c <HAL_RCCEx_PeriphCLKConfig>
 8003c30:	4603      	mov	r3, r0
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d001      	beq.n	8003c3a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8003c36:	f7fe faad 	bl	8002194 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c3a:	4b3c      	ldr	r3, [pc, #240]	; (8003d2c <HAL_I2C_MspInit+0x140>)
 8003c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c3e:	4a3b      	ldr	r2, [pc, #236]	; (8003d2c <HAL_I2C_MspInit+0x140>)
 8003c40:	f043 0302 	orr.w	r3, r3, #2
 8003c44:	6313      	str	r3, [r2, #48]	; 0x30
 8003c46:	4b39      	ldr	r3, [pc, #228]	; (8003d2c <HAL_I2C_MspInit+0x140>)
 8003c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c4a:	f003 0302 	and.w	r3, r3, #2
 8003c4e:	617b      	str	r3, [r7, #20]
 8003c50:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003c52:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003c56:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003c5a:	2312      	movs	r3, #18
 8003c5c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c60:	2300      	movs	r3, #0
 8003c62:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c66:	2303      	movs	r3, #3
 8003c68:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003c6c:	2304      	movs	r3, #4
 8003c6e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c72:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003c76:	4619      	mov	r1, r3
 8003c78:	482d      	ldr	r0, [pc, #180]	; (8003d30 <HAL_I2C_MspInit+0x144>)
 8003c7a:	f002 f8b5 	bl	8005de8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003c7e:	4b2b      	ldr	r3, [pc, #172]	; (8003d2c <HAL_I2C_MspInit+0x140>)
 8003c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c82:	4a2a      	ldr	r2, [pc, #168]	; (8003d2c <HAL_I2C_MspInit+0x140>)
 8003c84:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003c88:	6413      	str	r3, [r2, #64]	; 0x40
 8003c8a:	4b28      	ldr	r3, [pc, #160]	; (8003d2c <HAL_I2C_MspInit+0x140>)
 8003c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c8e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c92:	613b      	str	r3, [r7, #16]
 8003c94:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8003c96:	e042      	b.n	8003d1e <HAL_I2C_MspInit+0x132>
  else if(hi2c->Instance==I2C3)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a25      	ldr	r2, [pc, #148]	; (8003d34 <HAL_I2C_MspInit+0x148>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d13d      	bne.n	8003d1e <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8003ca2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003ca6:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003cae:	f107 0318 	add.w	r3, r7, #24
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	f004 fa5a 	bl	800816c <HAL_RCCEx_PeriphCLKConfig>
 8003cb8:	4603      	mov	r3, r0
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d001      	beq.n	8003cc2 <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 8003cbe:	f7fe fa69 	bl	8002194 <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8003cc2:	4b1a      	ldr	r3, [pc, #104]	; (8003d2c <HAL_I2C_MspInit+0x140>)
 8003cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cc6:	4a19      	ldr	r2, [pc, #100]	; (8003d2c <HAL_I2C_MspInit+0x140>)
 8003cc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ccc:	6313      	str	r3, [r2, #48]	; 0x30
 8003cce:	4b17      	ldr	r3, [pc, #92]	; (8003d2c <HAL_I2C_MspInit+0x140>)
 8003cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cd6:	60fb      	str	r3, [r7, #12]
 8003cd8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8003cda:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8003cde:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003ce2:	2312      	movs	r3, #18
 8003ce4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003cee:	2303      	movs	r3, #3
 8003cf0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003cf4:	2304      	movs	r3, #4
 8003cf6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8003cfa:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003cfe:	4619      	mov	r1, r3
 8003d00:	480d      	ldr	r0, [pc, #52]	; (8003d38 <HAL_I2C_MspInit+0x14c>)
 8003d02:	f002 f871 	bl	8005de8 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003d06:	4b09      	ldr	r3, [pc, #36]	; (8003d2c <HAL_I2C_MspInit+0x140>)
 8003d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d0a:	4a08      	ldr	r2, [pc, #32]	; (8003d2c <HAL_I2C_MspInit+0x140>)
 8003d0c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003d10:	6413      	str	r3, [r2, #64]	; 0x40
 8003d12:	4b06      	ldr	r3, [pc, #24]	; (8003d2c <HAL_I2C_MspInit+0x140>)
 8003d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d16:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003d1a:	60bb      	str	r3, [r7, #8]
 8003d1c:	68bb      	ldr	r3, [r7, #8]
}
 8003d1e:	bf00      	nop
 8003d20:	37b0      	adds	r7, #176	; 0xb0
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bd80      	pop	{r7, pc}
 8003d26:	bf00      	nop
 8003d28:	40005400 	.word	0x40005400
 8003d2c:	40023800 	.word	0x40023800
 8003d30:	40020400 	.word	0x40020400
 8003d34:	40005c00 	.word	0x40005c00
 8003d38:	40021c00 	.word	0x40021c00

08003d3c <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b082      	sub	sp, #8
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a15      	ldr	r2, [pc, #84]	; (8003da0 <HAL_I2C_MspDeInit+0x64>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d110      	bne.n	8003d70 <HAL_I2C_MspDeInit+0x34>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8003d4e:	4b15      	ldr	r3, [pc, #84]	; (8003da4 <HAL_I2C_MspDeInit+0x68>)
 8003d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d52:	4a14      	ldr	r2, [pc, #80]	; (8003da4 <HAL_I2C_MspDeInit+0x68>)
 8003d54:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003d58:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8003d5a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003d5e:	4812      	ldr	r0, [pc, #72]	; (8003da8 <HAL_I2C_MspDeInit+0x6c>)
 8003d60:	f002 f9ee 	bl	8006140 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8003d64:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003d68:	480f      	ldr	r0, [pc, #60]	; (8003da8 <HAL_I2C_MspDeInit+0x6c>)
 8003d6a:	f002 f9e9 	bl	8006140 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 8003d6e:	e013      	b.n	8003d98 <HAL_I2C_MspDeInit+0x5c>
  else if(hi2c->Instance==I2C3)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a0d      	ldr	r2, [pc, #52]	; (8003dac <HAL_I2C_MspDeInit+0x70>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d10e      	bne.n	8003d98 <HAL_I2C_MspDeInit+0x5c>
    __HAL_RCC_I2C3_CLK_DISABLE();
 8003d7a:	4b0a      	ldr	r3, [pc, #40]	; (8003da4 <HAL_I2C_MspDeInit+0x68>)
 8003d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d7e:	4a09      	ldr	r2, [pc, #36]	; (8003da4 <HAL_I2C_MspDeInit+0x68>)
 8003d80:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003d84:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(LCD_SCL_GPIO_Port, LCD_SCL_Pin);
 8003d86:	2180      	movs	r1, #128	; 0x80
 8003d88:	4809      	ldr	r0, [pc, #36]	; (8003db0 <HAL_I2C_MspDeInit+0x74>)
 8003d8a:	f002 f9d9 	bl	8006140 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(LCD_SDA_GPIO_Port, LCD_SDA_Pin);
 8003d8e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003d92:	4807      	ldr	r0, [pc, #28]	; (8003db0 <HAL_I2C_MspDeInit+0x74>)
 8003d94:	f002 f9d4 	bl	8006140 <HAL_GPIO_DeInit>
}
 8003d98:	bf00      	nop
 8003d9a:	3708      	adds	r7, #8
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}
 8003da0:	40005400 	.word	0x40005400
 8003da4:	40023800 	.word	0x40023800
 8003da8:	40020400 	.word	0x40020400
 8003dac:	40005c00 	.word	0x40005c00
 8003db0:	40021c00 	.word	0x40021c00

08003db4 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b0ae      	sub	sp, #184	; 0xb8
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003dbc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	601a      	str	r2, [r3, #0]
 8003dc4:	605a      	str	r2, [r3, #4]
 8003dc6:	609a      	str	r2, [r3, #8]
 8003dc8:	60da      	str	r2, [r3, #12]
 8003dca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003dcc:	f107 0320 	add.w	r3, r7, #32
 8003dd0:	2284      	movs	r2, #132	; 0x84
 8003dd2:	2100      	movs	r1, #0
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	f009 fbd9 	bl	800d58c <memset>
  if(hltdc->Instance==LTDC)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a6f      	ldr	r2, [pc, #444]	; (8003f9c <HAL_LTDC_MspInit+0x1e8>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	f040 80d6 	bne.w	8003f92 <HAL_LTDC_MspInit+0x1de>
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8003de6:	2308      	movs	r3, #8
 8003de8:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 8003dea:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8003dee:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 8003df0:	2305      	movs	r3, #5
 8003df2:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8003df4:	2302      	movs	r3, #2
 8003df6:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 8003df8:	2303      	movs	r3, #3
 8003dfa:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.PLLSAIDivQ = 1;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	64bb      	str	r3, [r7, #72]	; 0x48
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8003e00:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003e04:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003e06:	f107 0320 	add.w	r3, r7, #32
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f004 f9ae 	bl	800816c <HAL_RCCEx_PeriphCLKConfig>
 8003e10:	4603      	mov	r3, r0
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d001      	beq.n	8003e1a <HAL_LTDC_MspInit+0x66>
    {
      Error_Handler();
 8003e16:	f7fe f9bd 	bl	8002194 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8003e1a:	4b61      	ldr	r3, [pc, #388]	; (8003fa0 <HAL_LTDC_MspInit+0x1ec>)
 8003e1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e1e:	4a60      	ldr	r2, [pc, #384]	; (8003fa0 <HAL_LTDC_MspInit+0x1ec>)
 8003e20:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003e24:	6453      	str	r3, [r2, #68]	; 0x44
 8003e26:	4b5e      	ldr	r3, [pc, #376]	; (8003fa0 <HAL_LTDC_MspInit+0x1ec>)
 8003e28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e2a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003e2e:	61fb      	str	r3, [r7, #28]
 8003e30:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003e32:	4b5b      	ldr	r3, [pc, #364]	; (8003fa0 <HAL_LTDC_MspInit+0x1ec>)
 8003e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e36:	4a5a      	ldr	r2, [pc, #360]	; (8003fa0 <HAL_LTDC_MspInit+0x1ec>)
 8003e38:	f043 0310 	orr.w	r3, r3, #16
 8003e3c:	6313      	str	r3, [r2, #48]	; 0x30
 8003e3e:	4b58      	ldr	r3, [pc, #352]	; (8003fa0 <HAL_LTDC_MspInit+0x1ec>)
 8003e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e42:	f003 0310 	and.w	r3, r3, #16
 8003e46:	61bb      	str	r3, [r7, #24]
 8003e48:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8003e4a:	4b55      	ldr	r3, [pc, #340]	; (8003fa0 <HAL_LTDC_MspInit+0x1ec>)
 8003e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e4e:	4a54      	ldr	r2, [pc, #336]	; (8003fa0 <HAL_LTDC_MspInit+0x1ec>)
 8003e50:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003e54:	6313      	str	r3, [r2, #48]	; 0x30
 8003e56:	4b52      	ldr	r3, [pc, #328]	; (8003fa0 <HAL_LTDC_MspInit+0x1ec>)
 8003e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e5a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e5e:	617b      	str	r3, [r7, #20]
 8003e60:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 8003e62:	4b4f      	ldr	r3, [pc, #316]	; (8003fa0 <HAL_LTDC_MspInit+0x1ec>)
 8003e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e66:	4a4e      	ldr	r2, [pc, #312]	; (8003fa0 <HAL_LTDC_MspInit+0x1ec>)
 8003e68:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003e6c:	6313      	str	r3, [r2, #48]	; 0x30
 8003e6e:	4b4c      	ldr	r3, [pc, #304]	; (8003fa0 <HAL_LTDC_MspInit+0x1ec>)
 8003e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e76:	613b      	str	r3, [r7, #16]
 8003e78:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8003e7a:	4b49      	ldr	r3, [pc, #292]	; (8003fa0 <HAL_LTDC_MspInit+0x1ec>)
 8003e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e7e:	4a48      	ldr	r2, [pc, #288]	; (8003fa0 <HAL_LTDC_MspInit+0x1ec>)
 8003e80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e84:	6313      	str	r3, [r2, #48]	; 0x30
 8003e86:	4b46      	ldr	r3, [pc, #280]	; (8003fa0 <HAL_LTDC_MspInit+0x1ec>)
 8003e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e8e:	60fb      	str	r3, [r7, #12]
 8003e90:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8003e92:	4b43      	ldr	r3, [pc, #268]	; (8003fa0 <HAL_LTDC_MspInit+0x1ec>)
 8003e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e96:	4a42      	ldr	r2, [pc, #264]	; (8003fa0 <HAL_LTDC_MspInit+0x1ec>)
 8003e98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e9c:	6313      	str	r3, [r2, #48]	; 0x30
 8003e9e:	4b40      	ldr	r3, [pc, #256]	; (8003fa0 <HAL_LTDC_MspInit+0x1ec>)
 8003ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ea2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ea6:	60bb      	str	r3, [r7, #8]
 8003ea8:	68bb      	ldr	r3, [r7, #8]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 8003eaa:	2310      	movs	r3, #16
 8003eac:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003eb0:	2302      	movs	r3, #2
 8003eb2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003ec2:	230e      	movs	r3, #14
 8003ec4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 8003ec8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003ecc:	4619      	mov	r1, r3
 8003ece:	4835      	ldr	r0, [pc, #212]	; (8003fa4 <HAL_LTDC_MspInit+0x1f0>)
 8003ed0:	f001 ff8a 	bl	8005de8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 8003ed4:	f64e 73ff 	movw	r3, #61439	; 0xefff
 8003ed8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003edc:	2302      	movs	r3, #2
 8003ede:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ee8:	2300      	movs	r3, #0
 8003eea:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003eee:	230e      	movs	r3, #14
 8003ef0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8003ef4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003ef8:	4619      	mov	r1, r3
 8003efa:	482b      	ldr	r0, [pc, #172]	; (8003fa8 <HAL_LTDC_MspInit+0x1f4>)
 8003efc:	f001 ff74 	bl	8005de8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 8003f00:	23f7      	movs	r3, #247	; 0xf7
 8003f02:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f06:	2302      	movs	r3, #2
 8003f08:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f12:	2300      	movs	r3, #0
 8003f14:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003f18:	230e      	movs	r3, #14
 8003f1a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8003f1e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003f22:	4619      	mov	r1, r3
 8003f24:	4821      	ldr	r0, [pc, #132]	; (8003fac <HAL_LTDC_MspInit+0x1f8>)
 8003f26:	f001 ff5f 	bl	8005de8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 8003f2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003f2e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f32:	2302      	movs	r3, #2
 8003f34:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f38:	2300      	movs	r3, #0
 8003f3a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8003f44:	2309      	movs	r3, #9
 8003f46:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 8003f4a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003f4e:	4619      	mov	r1, r3
 8003f50:	4817      	ldr	r0, [pc, #92]	; (8003fb0 <HAL_LTDC_MspInit+0x1fc>)
 8003f52:	f001 ff49 	bl	8005de8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8003f56:	f44f 4346 	mov.w	r3, #50688	; 0xc600
 8003f5a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f5e:	2302      	movs	r3, #2
 8003f60:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f64:	2300      	movs	r3, #0
 8003f66:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003f70:	230e      	movs	r3, #14
 8003f72:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8003f76:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003f7a:	4619      	mov	r1, r3
 8003f7c:	480d      	ldr	r0, [pc, #52]	; (8003fb4 <HAL_LTDC_MspInit+0x200>)
 8003f7e:	f001 ff33 	bl	8005de8 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8003f82:	2200      	movs	r2, #0
 8003f84:	2105      	movs	r1, #5
 8003f86:	2058      	movs	r0, #88	; 0x58
 8003f88:	f001 f838 	bl	8004ffc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8003f8c:	2058      	movs	r0, #88	; 0x58
 8003f8e:	f001 f851 	bl	8005034 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 8003f92:	bf00      	nop
 8003f94:	37b8      	adds	r7, #184	; 0xb8
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bd80      	pop	{r7, pc}
 8003f9a:	bf00      	nop
 8003f9c:	40016800 	.word	0x40016800
 8003fa0:	40023800 	.word	0x40023800
 8003fa4:	40021000 	.word	0x40021000
 8003fa8:	40022400 	.word	0x40022400
 8003fac:	40022800 	.word	0x40022800
 8003fb0:	40021800 	.word	0x40021800
 8003fb4:	40022000 	.word	0x40022000

08003fb8 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b0a4      	sub	sp, #144	; 0x90
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003fc0:	f107 030c 	add.w	r3, r7, #12
 8003fc4:	2284      	movs	r2, #132	; 0x84
 8003fc6:	2100      	movs	r1, #0
 8003fc8:	4618      	mov	r0, r3
 8003fca:	f009 fadf 	bl	800d58c <memset>
  if(hrtc->Instance==RTC)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4a0e      	ldr	r2, [pc, #56]	; (800400c <HAL_RTC_MspInit+0x54>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d114      	bne.n	8004002 <HAL_RTC_MspInit+0x4a>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003fd8:	2320      	movs	r3, #32
 8003fda:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8003fdc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003fe0:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003fe2:	f107 030c 	add.w	r3, r7, #12
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f004 f8c0 	bl	800816c <HAL_RCCEx_PeriphCLKConfig>
 8003fec:	4603      	mov	r3, r0
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d001      	beq.n	8003ff6 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8003ff2:	f7fe f8cf 	bl	8002194 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003ff6:	4b06      	ldr	r3, [pc, #24]	; (8004010 <HAL_RTC_MspInit+0x58>)
 8003ff8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ffa:	4a05      	ldr	r2, [pc, #20]	; (8004010 <HAL_RTC_MspInit+0x58>)
 8003ffc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004000:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8004002:	bf00      	nop
 8004004:	3790      	adds	r7, #144	; 0x90
 8004006:	46bd      	mov	sp, r7
 8004008:	bd80      	pop	{r7, pc}
 800400a:	bf00      	nop
 800400c:	40002800 	.word	0x40002800
 8004010:	40023800 	.word	0x40023800

08004014 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b08a      	sub	sp, #40	; 0x28
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800401c:	f107 0314 	add.w	r3, r7, #20
 8004020:	2200      	movs	r2, #0
 8004022:	601a      	str	r2, [r3, #0]
 8004024:	605a      	str	r2, [r3, #4]
 8004026:	609a      	str	r2, [r3, #8]
 8004028:	60da      	str	r2, [r3, #12]
 800402a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a25      	ldr	r2, [pc, #148]	; (80040c8 <HAL_SPI_MspInit+0xb4>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d144      	bne.n	80040c0 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004036:	4b25      	ldr	r3, [pc, #148]	; (80040cc <HAL_SPI_MspInit+0xb8>)
 8004038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800403a:	4a24      	ldr	r2, [pc, #144]	; (80040cc <HAL_SPI_MspInit+0xb8>)
 800403c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004040:	6413      	str	r3, [r2, #64]	; 0x40
 8004042:	4b22      	ldr	r3, [pc, #136]	; (80040cc <HAL_SPI_MspInit+0xb8>)
 8004044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004046:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800404a:	613b      	str	r3, [r7, #16]
 800404c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 800404e:	4b1f      	ldr	r3, [pc, #124]	; (80040cc <HAL_SPI_MspInit+0xb8>)
 8004050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004052:	4a1e      	ldr	r2, [pc, #120]	; (80040cc <HAL_SPI_MspInit+0xb8>)
 8004054:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004058:	6313      	str	r3, [r2, #48]	; 0x30
 800405a:	4b1c      	ldr	r3, [pc, #112]	; (80040cc <HAL_SPI_MspInit+0xb8>)
 800405c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800405e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004062:	60fb      	str	r3, [r7, #12]
 8004064:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004066:	4b19      	ldr	r3, [pc, #100]	; (80040cc <HAL_SPI_MspInit+0xb8>)
 8004068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800406a:	4a18      	ldr	r2, [pc, #96]	; (80040cc <HAL_SPI_MspInit+0xb8>)
 800406c:	f043 0302 	orr.w	r3, r3, #2
 8004070:	6313      	str	r3, [r2, #48]	; 0x30
 8004072:	4b16      	ldr	r3, [pc, #88]	; (80040cc <HAL_SPI_MspInit+0xb8>)
 8004074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004076:	f003 0302 	and.w	r3, r3, #2
 800407a:	60bb      	str	r3, [r7, #8]
 800407c:	68bb      	ldr	r3, [r7, #8]
    PI1     ------> SPI2_SCK
    PI0     ------> SPI2_NSS
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 800407e:	2303      	movs	r3, #3
 8004080:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004082:	2302      	movs	r3, #2
 8004084:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004086:	2300      	movs	r3, #0
 8004088:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800408a:	2303      	movs	r3, #3
 800408c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800408e:	2305      	movs	r3, #5
 8004090:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8004092:	f107 0314 	add.w	r3, r7, #20
 8004096:	4619      	mov	r1, r3
 8004098:	480d      	ldr	r0, [pc, #52]	; (80040d0 <HAL_SPI_MspInit+0xbc>)
 800409a:	f001 fea5 	bl	8005de8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 800409e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80040a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040a4:	2302      	movs	r3, #2
 80040a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040a8:	2300      	movs	r3, #0
 80040aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040ac:	2300      	movs	r3, #0
 80040ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80040b0:	2305      	movs	r3, #5
 80040b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040b4:	f107 0314 	add.w	r3, r7, #20
 80040b8:	4619      	mov	r1, r3
 80040ba:	4806      	ldr	r0, [pc, #24]	; (80040d4 <HAL_SPI_MspInit+0xc0>)
 80040bc:	f001 fe94 	bl	8005de8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80040c0:	bf00      	nop
 80040c2:	3728      	adds	r7, #40	; 0x28
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bd80      	pop	{r7, pc}
 80040c8:	40003800 	.word	0x40003800
 80040cc:	40023800 	.word	0x40023800
 80040d0:	40022000 	.word	0x40022000
 80040d4:	40020400 	.word	0x40020400

080040d8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b08e      	sub	sp, #56	; 0x38
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80040e4:	2200      	movs	r2, #0
 80040e6:	601a      	str	r2, [r3, #0]
 80040e8:	605a      	str	r2, [r3, #4]
 80040ea:	609a      	str	r2, [r3, #8]
 80040ec:	60da      	str	r2, [r3, #12]
 80040ee:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a3b      	ldr	r2, [pc, #236]	; (80041e4 <HAL_TIM_Base_MspInit+0x10c>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d10c      	bne.n	8004114 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80040fa:	4b3b      	ldr	r3, [pc, #236]	; (80041e8 <HAL_TIM_Base_MspInit+0x110>)
 80040fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040fe:	4a3a      	ldr	r2, [pc, #232]	; (80041e8 <HAL_TIM_Base_MspInit+0x110>)
 8004100:	f043 0301 	orr.w	r3, r3, #1
 8004104:	6453      	str	r3, [r2, #68]	; 0x44
 8004106:	4b38      	ldr	r3, [pc, #224]	; (80041e8 <HAL_TIM_Base_MspInit+0x110>)
 8004108:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800410a:	f003 0301 	and.w	r3, r3, #1
 800410e:	623b      	str	r3, [r7, #32]
 8004110:	6a3b      	ldr	r3, [r7, #32]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8004112:	e062      	b.n	80041da <HAL_TIM_Base_MspInit+0x102>
  else if(htim_base->Instance==TIM2)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800411c:	d10c      	bne.n	8004138 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800411e:	4b32      	ldr	r3, [pc, #200]	; (80041e8 <HAL_TIM_Base_MspInit+0x110>)
 8004120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004122:	4a31      	ldr	r2, [pc, #196]	; (80041e8 <HAL_TIM_Base_MspInit+0x110>)
 8004124:	f043 0301 	orr.w	r3, r3, #1
 8004128:	6413      	str	r3, [r2, #64]	; 0x40
 800412a:	4b2f      	ldr	r3, [pc, #188]	; (80041e8 <HAL_TIM_Base_MspInit+0x110>)
 800412c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800412e:	f003 0301 	and.w	r3, r3, #1
 8004132:	61fb      	str	r3, [r7, #28]
 8004134:	69fb      	ldr	r3, [r7, #28]
}
 8004136:	e050      	b.n	80041da <HAL_TIM_Base_MspInit+0x102>
  else if(htim_base->Instance==TIM3)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a2b      	ldr	r2, [pc, #172]	; (80041ec <HAL_TIM_Base_MspInit+0x114>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d10c      	bne.n	800415c <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004142:	4b29      	ldr	r3, [pc, #164]	; (80041e8 <HAL_TIM_Base_MspInit+0x110>)
 8004144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004146:	4a28      	ldr	r2, [pc, #160]	; (80041e8 <HAL_TIM_Base_MspInit+0x110>)
 8004148:	f043 0302 	orr.w	r3, r3, #2
 800414c:	6413      	str	r3, [r2, #64]	; 0x40
 800414e:	4b26      	ldr	r3, [pc, #152]	; (80041e8 <HAL_TIM_Base_MspInit+0x110>)
 8004150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004152:	f003 0302 	and.w	r3, r3, #2
 8004156:	61bb      	str	r3, [r7, #24]
 8004158:	69bb      	ldr	r3, [r7, #24]
}
 800415a:	e03e      	b.n	80041da <HAL_TIM_Base_MspInit+0x102>
  else if(htim_base->Instance==TIM5)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a23      	ldr	r2, [pc, #140]	; (80041f0 <HAL_TIM_Base_MspInit+0x118>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d10c      	bne.n	8004180 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004166:	4b20      	ldr	r3, [pc, #128]	; (80041e8 <HAL_TIM_Base_MspInit+0x110>)
 8004168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800416a:	4a1f      	ldr	r2, [pc, #124]	; (80041e8 <HAL_TIM_Base_MspInit+0x110>)
 800416c:	f043 0308 	orr.w	r3, r3, #8
 8004170:	6413      	str	r3, [r2, #64]	; 0x40
 8004172:	4b1d      	ldr	r3, [pc, #116]	; (80041e8 <HAL_TIM_Base_MspInit+0x110>)
 8004174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004176:	f003 0308 	and.w	r3, r3, #8
 800417a:	617b      	str	r3, [r7, #20]
 800417c:	697b      	ldr	r3, [r7, #20]
}
 800417e:	e02c      	b.n	80041da <HAL_TIM_Base_MspInit+0x102>
  else if(htim_base->Instance==TIM8)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a1b      	ldr	r2, [pc, #108]	; (80041f4 <HAL_TIM_Base_MspInit+0x11c>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d127      	bne.n	80041da <HAL_TIM_Base_MspInit+0x102>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800418a:	4b17      	ldr	r3, [pc, #92]	; (80041e8 <HAL_TIM_Base_MspInit+0x110>)
 800418c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800418e:	4a16      	ldr	r2, [pc, #88]	; (80041e8 <HAL_TIM_Base_MspInit+0x110>)
 8004190:	f043 0302 	orr.w	r3, r3, #2
 8004194:	6453      	str	r3, [r2, #68]	; 0x44
 8004196:	4b14      	ldr	r3, [pc, #80]	; (80041e8 <HAL_TIM_Base_MspInit+0x110>)
 8004198:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800419a:	f003 0302 	and.w	r3, r3, #2
 800419e:	613b      	str	r3, [r7, #16]
 80041a0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80041a2:	4b11      	ldr	r3, [pc, #68]	; (80041e8 <HAL_TIM_Base_MspInit+0x110>)
 80041a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041a6:	4a10      	ldr	r2, [pc, #64]	; (80041e8 <HAL_TIM_Base_MspInit+0x110>)
 80041a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041ac:	6313      	str	r3, [r2, #48]	; 0x30
 80041ae:	4b0e      	ldr	r3, [pc, #56]	; (80041e8 <HAL_TIM_Base_MspInit+0x110>)
 80041b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041b6:	60fb      	str	r3, [r7, #12]
 80041b8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80041ba:	2304      	movs	r3, #4
 80041bc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041be:	2302      	movs	r3, #2
 80041c0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041c2:	2300      	movs	r3, #0
 80041c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041c6:	2300      	movs	r3, #0
 80041c8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80041ca:	2303      	movs	r3, #3
 80041cc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80041ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80041d2:	4619      	mov	r1, r3
 80041d4:	4808      	ldr	r0, [pc, #32]	; (80041f8 <HAL_TIM_Base_MspInit+0x120>)
 80041d6:	f001 fe07 	bl	8005de8 <HAL_GPIO_Init>
}
 80041da:	bf00      	nop
 80041dc:	3738      	adds	r7, #56	; 0x38
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}
 80041e2:	bf00      	nop
 80041e4:	40010000 	.word	0x40010000
 80041e8:	40023800 	.word	0x40023800
 80041ec:	40000400 	.word	0x40000400
 80041f0:	40000c00 	.word	0x40000c00
 80041f4:	40010400 	.word	0x40010400
 80041f8:	40022000 	.word	0x40022000

080041fc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b0b0      	sub	sp, #192	; 0xc0
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004204:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004208:	2200      	movs	r2, #0
 800420a:	601a      	str	r2, [r3, #0]
 800420c:	605a      	str	r2, [r3, #4]
 800420e:	609a      	str	r2, [r3, #8]
 8004210:	60da      	str	r2, [r3, #12]
 8004212:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004214:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004218:	2284      	movs	r2, #132	; 0x84
 800421a:	2100      	movs	r1, #0
 800421c:	4618      	mov	r0, r3
 800421e:	f009 f9b5 	bl	800d58c <memset>
  if(huart->Instance==UART7)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4a79      	ldr	r2, [pc, #484]	; (800440c <HAL_UART_MspInit+0x210>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d13d      	bne.n	80042a8 <HAL_UART_MspInit+0xac>
  /* USER CODE BEGIN UART7_MspInit 0 */

  /* USER CODE END UART7_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 800422c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004230:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Uart7ClockSelection = RCC_UART7CLKSOURCE_PCLK1;
 8004232:	2300      	movs	r3, #0
 8004234:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004238:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800423c:	4618      	mov	r0, r3
 800423e:	f003 ff95 	bl	800816c <HAL_RCCEx_PeriphCLKConfig>
 8004242:	4603      	mov	r3, r0
 8004244:	2b00      	cmp	r3, #0
 8004246:	d001      	beq.n	800424c <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 8004248:	f7fd ffa4 	bl	8002194 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 800424c:	4b70      	ldr	r3, [pc, #448]	; (8004410 <HAL_UART_MspInit+0x214>)
 800424e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004250:	4a6f      	ldr	r2, [pc, #444]	; (8004410 <HAL_UART_MspInit+0x214>)
 8004252:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004256:	6413      	str	r3, [r2, #64]	; 0x40
 8004258:	4b6d      	ldr	r3, [pc, #436]	; (8004410 <HAL_UART_MspInit+0x214>)
 800425a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800425c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004260:	627b      	str	r3, [r7, #36]	; 0x24
 8004262:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004264:	4b6a      	ldr	r3, [pc, #424]	; (8004410 <HAL_UART_MspInit+0x214>)
 8004266:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004268:	4a69      	ldr	r2, [pc, #420]	; (8004410 <HAL_UART_MspInit+0x214>)
 800426a:	f043 0320 	orr.w	r3, r3, #32
 800426e:	6313      	str	r3, [r2, #48]	; 0x30
 8004270:	4b67      	ldr	r3, [pc, #412]	; (8004410 <HAL_UART_MspInit+0x214>)
 8004272:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004274:	f003 0320 	and.w	r3, r3, #32
 8004278:	623b      	str	r3, [r7, #32]
 800427a:	6a3b      	ldr	r3, [r7, #32]
    /**UART7 GPIO Configuration
    PF7     ------> UART7_TX
    PF6     ------> UART7_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 800427c:	23c0      	movs	r3, #192	; 0xc0
 800427e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004282:	2302      	movs	r3, #2
 8004284:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004288:	2300      	movs	r3, #0
 800428a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800428e:	2303      	movs	r3, #3
 8004290:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8004294:	2308      	movs	r3, #8
 8004296:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800429a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800429e:	4619      	mov	r1, r3
 80042a0:	485c      	ldr	r0, [pc, #368]	; (8004414 <HAL_UART_MspInit+0x218>)
 80042a2:	f001 fda1 	bl	8005de8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80042a6:	e0ac      	b.n	8004402 <HAL_UART_MspInit+0x206>
  else if(huart->Instance==USART1)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a5a      	ldr	r2, [pc, #360]	; (8004418 <HAL_UART_MspInit+0x21c>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d165      	bne.n	800437e <HAL_UART_MspInit+0x182>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80042b2:	2340      	movs	r3, #64	; 0x40
 80042b4:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80042b6:	2300      	movs	r3, #0
 80042b8:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80042ba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80042be:	4618      	mov	r0, r3
 80042c0:	f003 ff54 	bl	800816c <HAL_RCCEx_PeriphCLKConfig>
 80042c4:	4603      	mov	r3, r0
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d001      	beq.n	80042ce <HAL_UART_MspInit+0xd2>
      Error_Handler();
 80042ca:	f7fd ff63 	bl	8002194 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 80042ce:	4b50      	ldr	r3, [pc, #320]	; (8004410 <HAL_UART_MspInit+0x214>)
 80042d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042d2:	4a4f      	ldr	r2, [pc, #316]	; (8004410 <HAL_UART_MspInit+0x214>)
 80042d4:	f043 0310 	orr.w	r3, r3, #16
 80042d8:	6453      	str	r3, [r2, #68]	; 0x44
 80042da:	4b4d      	ldr	r3, [pc, #308]	; (8004410 <HAL_UART_MspInit+0x214>)
 80042dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042de:	f003 0310 	and.w	r3, r3, #16
 80042e2:	61fb      	str	r3, [r7, #28]
 80042e4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80042e6:	4b4a      	ldr	r3, [pc, #296]	; (8004410 <HAL_UART_MspInit+0x214>)
 80042e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042ea:	4a49      	ldr	r2, [pc, #292]	; (8004410 <HAL_UART_MspInit+0x214>)
 80042ec:	f043 0302 	orr.w	r3, r3, #2
 80042f0:	6313      	str	r3, [r2, #48]	; 0x30
 80042f2:	4b47      	ldr	r3, [pc, #284]	; (8004410 <HAL_UART_MspInit+0x214>)
 80042f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042f6:	f003 0302 	and.w	r3, r3, #2
 80042fa:	61bb      	str	r3, [r7, #24]
 80042fc:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042fe:	4b44      	ldr	r3, [pc, #272]	; (8004410 <HAL_UART_MspInit+0x214>)
 8004300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004302:	4a43      	ldr	r2, [pc, #268]	; (8004410 <HAL_UART_MspInit+0x214>)
 8004304:	f043 0301 	orr.w	r3, r3, #1
 8004308:	6313      	str	r3, [r2, #48]	; 0x30
 800430a:	4b41      	ldr	r3, [pc, #260]	; (8004410 <HAL_UART_MspInit+0x214>)
 800430c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800430e:	f003 0301 	and.w	r3, r3, #1
 8004312:	617b      	str	r3, [r7, #20]
 8004314:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8004316:	2380      	movs	r3, #128	; 0x80
 8004318:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800431c:	2302      	movs	r3, #2
 800431e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004322:	2300      	movs	r3, #0
 8004324:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004328:	2300      	movs	r3, #0
 800432a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800432e:	2307      	movs	r3, #7
 8004330:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8004334:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004338:	4619      	mov	r1, r3
 800433a:	4838      	ldr	r0, [pc, #224]	; (800441c <HAL_UART_MspInit+0x220>)
 800433c:	f001 fd54 	bl	8005de8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8004340:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004344:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004348:	2302      	movs	r3, #2
 800434a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800434e:	2300      	movs	r3, #0
 8004350:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004354:	2300      	movs	r3, #0
 8004356:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800435a:	2307      	movs	r3, #7
 800435c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8004360:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004364:	4619      	mov	r1, r3
 8004366:	482e      	ldr	r0, [pc, #184]	; (8004420 <HAL_UART_MspInit+0x224>)
 8004368:	f001 fd3e 	bl	8005de8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800436c:	2200      	movs	r2, #0
 800436e:	2105      	movs	r1, #5
 8004370:	2025      	movs	r0, #37	; 0x25
 8004372:	f000 fe43 	bl	8004ffc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004376:	2025      	movs	r0, #37	; 0x25
 8004378:	f000 fe5c 	bl	8005034 <HAL_NVIC_EnableIRQ>
}
 800437c:	e041      	b.n	8004402 <HAL_UART_MspInit+0x206>
  else if(huart->Instance==USART6)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4a28      	ldr	r2, [pc, #160]	; (8004424 <HAL_UART_MspInit+0x228>)
 8004384:	4293      	cmp	r3, r2
 8004386:	d13c      	bne.n	8004402 <HAL_UART_MspInit+0x206>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8004388:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800438c:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 800438e:	2300      	movs	r3, #0
 8004390:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004394:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004398:	4618      	mov	r0, r3
 800439a:	f003 fee7 	bl	800816c <HAL_RCCEx_PeriphCLKConfig>
 800439e:	4603      	mov	r3, r0
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d001      	beq.n	80043a8 <HAL_UART_MspInit+0x1ac>
      Error_Handler();
 80043a4:	f7fd fef6 	bl	8002194 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 80043a8:	4b19      	ldr	r3, [pc, #100]	; (8004410 <HAL_UART_MspInit+0x214>)
 80043aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043ac:	4a18      	ldr	r2, [pc, #96]	; (8004410 <HAL_UART_MspInit+0x214>)
 80043ae:	f043 0320 	orr.w	r3, r3, #32
 80043b2:	6453      	str	r3, [r2, #68]	; 0x44
 80043b4:	4b16      	ldr	r3, [pc, #88]	; (8004410 <HAL_UART_MspInit+0x214>)
 80043b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043b8:	f003 0320 	and.w	r3, r3, #32
 80043bc:	613b      	str	r3, [r7, #16]
 80043be:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80043c0:	4b13      	ldr	r3, [pc, #76]	; (8004410 <HAL_UART_MspInit+0x214>)
 80043c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043c4:	4a12      	ldr	r2, [pc, #72]	; (8004410 <HAL_UART_MspInit+0x214>)
 80043c6:	f043 0304 	orr.w	r3, r3, #4
 80043ca:	6313      	str	r3, [r2, #48]	; 0x30
 80043cc:	4b10      	ldr	r3, [pc, #64]	; (8004410 <HAL_UART_MspInit+0x214>)
 80043ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043d0:	f003 0304 	and.w	r3, r3, #4
 80043d4:	60fb      	str	r3, [r7, #12]
 80043d6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 80043d8:	23c0      	movs	r3, #192	; 0xc0
 80043da:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043de:	2302      	movs	r3, #2
 80043e0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043e4:	2300      	movs	r3, #0
 80043e6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043ea:	2303      	movs	r3, #3
 80043ec:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80043f0:	2308      	movs	r3, #8
 80043f2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80043f6:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80043fa:	4619      	mov	r1, r3
 80043fc:	480a      	ldr	r0, [pc, #40]	; (8004428 <HAL_UART_MspInit+0x22c>)
 80043fe:	f001 fcf3 	bl	8005de8 <HAL_GPIO_Init>
}
 8004402:	bf00      	nop
 8004404:	37c0      	adds	r7, #192	; 0xc0
 8004406:	46bd      	mov	sp, r7
 8004408:	bd80      	pop	{r7, pc}
 800440a:	bf00      	nop
 800440c:	40007800 	.word	0x40007800
 8004410:	40023800 	.word	0x40023800
 8004414:	40021400 	.word	0x40021400
 8004418:	40011000 	.word	0x40011000
 800441c:	40020400 	.word	0x40020400
 8004420:	40020000 	.word	0x40020000
 8004424:	40011400 	.word	0x40011400
 8004428:	40020800 	.word	0x40020800

0800442c <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 800442c:	b580      	push	{r7, lr}
 800442e:	b086      	sub	sp, #24
 8004430:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8004432:	1d3b      	adds	r3, r7, #4
 8004434:	2200      	movs	r2, #0
 8004436:	601a      	str	r2, [r3, #0]
 8004438:	605a      	str	r2, [r3, #4]
 800443a:	609a      	str	r2, [r3, #8]
 800443c:	60da      	str	r2, [r3, #12]
 800443e:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8004440:	4b3a      	ldr	r3, [pc, #232]	; (800452c <HAL_FMC_MspInit+0x100>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d16d      	bne.n	8004524 <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 8004448:	4b38      	ldr	r3, [pc, #224]	; (800452c <HAL_FMC_MspInit+0x100>)
 800444a:	2201      	movs	r2, #1
 800444c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 800444e:	4b38      	ldr	r3, [pc, #224]	; (8004530 <HAL_FMC_MspInit+0x104>)
 8004450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004452:	4a37      	ldr	r2, [pc, #220]	; (8004530 <HAL_FMC_MspInit+0x104>)
 8004454:	f043 0301 	orr.w	r3, r3, #1
 8004458:	6393      	str	r3, [r2, #56]	; 0x38
 800445a:	4b35      	ldr	r3, [pc, #212]	; (8004530 <HAL_FMC_MspInit+0x104>)
 800445c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800445e:	f003 0301 	and.w	r3, r3, #1
 8004462:	603b      	str	r3, [r7, #0]
 8004464:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 8004466:	f64f 7383 	movw	r3, #65411	; 0xff83
 800446a:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800446c:	2302      	movs	r3, #2
 800446e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004470:	2300      	movs	r3, #0
 8004472:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004474:	2303      	movs	r3, #3
 8004476:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004478:	230c      	movs	r3, #12
 800447a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800447c:	1d3b      	adds	r3, r7, #4
 800447e:	4619      	mov	r1, r3
 8004480:	482c      	ldr	r0, [pc, #176]	; (8004534 <HAL_FMC_MspInit+0x108>)
 8004482:	f001 fcb1 	bl	8005de8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 8004486:	f248 1333 	movw	r3, #33075	; 0x8133
 800448a:	607b      	str	r3, [r7, #4]
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800448c:	2302      	movs	r3, #2
 800448e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004490:	2300      	movs	r3, #0
 8004492:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004494:	2303      	movs	r3, #3
 8004496:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004498:	230c      	movs	r3, #12
 800449a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800449c:	1d3b      	adds	r3, r7, #4
 800449e:	4619      	mov	r1, r3
 80044a0:	4825      	ldr	r0, [pc, #148]	; (8004538 <HAL_FMC_MspInit+0x10c>)
 80044a2:	f001 fca1 	bl	8005de8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 80044a6:	f24c 7303 	movw	r3, #50947	; 0xc703
 80044aa:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044ac:	2302      	movs	r3, #2
 80044ae:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044b0:	2300      	movs	r3, #0
 80044b2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80044b4:	2303      	movs	r3, #3
 80044b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80044b8:	230c      	movs	r3, #12
 80044ba:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80044bc:	1d3b      	adds	r3, r7, #4
 80044be:	4619      	mov	r1, r3
 80044c0:	481e      	ldr	r0, [pc, #120]	; (800453c <HAL_FMC_MspInit+0x110>)
 80044c2:	f001 fc91 	bl	8005de8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 80044c6:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80044ca:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044cc:	2302      	movs	r3, #2
 80044ce:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044d0:	2300      	movs	r3, #0
 80044d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80044d4:	2303      	movs	r3, #3
 80044d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80044d8:	230c      	movs	r3, #12
 80044da:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80044dc:	1d3b      	adds	r3, r7, #4
 80044de:	4619      	mov	r1, r3
 80044e0:	4817      	ldr	r0, [pc, #92]	; (8004540 <HAL_FMC_MspInit+0x114>)
 80044e2:	f001 fc81 	bl	8005de8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 80044e6:	2328      	movs	r3, #40	; 0x28
 80044e8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044ea:	2302      	movs	r3, #2
 80044ec:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044ee:	2300      	movs	r3, #0
 80044f0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80044f2:	2303      	movs	r3, #3
 80044f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80044f6:	230c      	movs	r3, #12
 80044f8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80044fa:	1d3b      	adds	r3, r7, #4
 80044fc:	4619      	mov	r1, r3
 80044fe:	4811      	ldr	r0, [pc, #68]	; (8004544 <HAL_FMC_MspInit+0x118>)
 8004500:	f001 fc72 	bl	8005de8 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8004504:	2308      	movs	r3, #8
 8004506:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004508:	2302      	movs	r3, #2
 800450a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800450c:	2300      	movs	r3, #0
 800450e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004510:	2303      	movs	r3, #3
 8004512:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004514:	230c      	movs	r3, #12
 8004516:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8004518:	1d3b      	adds	r3, r7, #4
 800451a:	4619      	mov	r1, r3
 800451c:	480a      	ldr	r0, [pc, #40]	; (8004548 <HAL_FMC_MspInit+0x11c>)
 800451e:	f001 fc63 	bl	8005de8 <HAL_GPIO_Init>
 8004522:	e000      	b.n	8004526 <HAL_FMC_MspInit+0xfa>
    return;
 8004524:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8004526:	3718      	adds	r7, #24
 8004528:	46bd      	mov	sp, r7
 800452a:	bd80      	pop	{r7, pc}
 800452c:	200005a0 	.word	0x200005a0
 8004530:	40023800 	.word	0x40023800
 8004534:	40021000 	.word	0x40021000
 8004538:	40021800 	.word	0x40021800
 800453c:	40020c00 	.word	0x40020c00
 8004540:	40021400 	.word	0x40021400
 8004544:	40021c00 	.word	0x40021c00
 8004548:	40020800 	.word	0x40020800

0800454c <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 800454c:	b580      	push	{r7, lr}
 800454e:	b082      	sub	sp, #8
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8004554:	f7ff ff6a 	bl	800442c <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8004558:	bf00      	nop
 800455a:	3708      	adds	r7, #8
 800455c:	46bd      	mov	sp, r7
 800455e:	bd80      	pop	{r7, pc}

08004560 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b08c      	sub	sp, #48	; 0x30
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8004568:	2300      	movs	r3, #0
 800456a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800456c:	2300      	movs	r3, #0
 800456e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8004570:	2200      	movs	r2, #0
 8004572:	6879      	ldr	r1, [r7, #4]
 8004574:	2036      	movs	r0, #54	; 0x36
 8004576:	f000 fd41 	bl	8004ffc <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800457a:	2036      	movs	r0, #54	; 0x36
 800457c:	f000 fd5a 	bl	8005034 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8004580:	4b1f      	ldr	r3, [pc, #124]	; (8004600 <HAL_InitTick+0xa0>)
 8004582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004584:	4a1e      	ldr	r2, [pc, #120]	; (8004600 <HAL_InitTick+0xa0>)
 8004586:	f043 0310 	orr.w	r3, r3, #16
 800458a:	6413      	str	r3, [r2, #64]	; 0x40
 800458c:	4b1c      	ldr	r3, [pc, #112]	; (8004600 <HAL_InitTick+0xa0>)
 800458e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004590:	f003 0310 	and.w	r3, r3, #16
 8004594:	60fb      	str	r3, [r7, #12]
 8004596:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004598:	f107 0210 	add.w	r2, r7, #16
 800459c:	f107 0314 	add.w	r3, r7, #20
 80045a0:	4611      	mov	r1, r2
 80045a2:	4618      	mov	r0, r3
 80045a4:	f003 fdb0 	bl	8008108 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80045a8:	f003 fd86 	bl	80080b8 <HAL_RCC_GetPCLK1Freq>
 80045ac:	4603      	mov	r3, r0
 80045ae:	005b      	lsls	r3, r3, #1
 80045b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80045b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045b4:	4a13      	ldr	r2, [pc, #76]	; (8004604 <HAL_InitTick+0xa4>)
 80045b6:	fba2 2303 	umull	r2, r3, r2, r3
 80045ba:	0c9b      	lsrs	r3, r3, #18
 80045bc:	3b01      	subs	r3, #1
 80045be:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80045c0:	4b11      	ldr	r3, [pc, #68]	; (8004608 <HAL_InitTick+0xa8>)
 80045c2:	4a12      	ldr	r2, [pc, #72]	; (800460c <HAL_InitTick+0xac>)
 80045c4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80045c6:	4b10      	ldr	r3, [pc, #64]	; (8004608 <HAL_InitTick+0xa8>)
 80045c8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80045cc:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80045ce:	4a0e      	ldr	r2, [pc, #56]	; (8004608 <HAL_InitTick+0xa8>)
 80045d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045d2:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80045d4:	4b0c      	ldr	r3, [pc, #48]	; (8004608 <HAL_InitTick+0xa8>)
 80045d6:	2200      	movs	r2, #0
 80045d8:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80045da:	4b0b      	ldr	r3, [pc, #44]	; (8004608 <HAL_InitTick+0xa8>)
 80045dc:	2200      	movs	r2, #0
 80045de:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80045e0:	4809      	ldr	r0, [pc, #36]	; (8004608 <HAL_InitTick+0xa8>)
 80045e2:	f004 fec7 	bl	8009374 <HAL_TIM_Base_Init>
 80045e6:	4603      	mov	r3, r0
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d104      	bne.n	80045f6 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80045ec:	4806      	ldr	r0, [pc, #24]	; (8004608 <HAL_InitTick+0xa8>)
 80045ee:	f004 ff19 	bl	8009424 <HAL_TIM_Base_Start_IT>
 80045f2:	4603      	mov	r3, r0
 80045f4:	e000      	b.n	80045f8 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 80045f6:	2301      	movs	r3, #1
}
 80045f8:	4618      	mov	r0, r3
 80045fa:	3730      	adds	r7, #48	; 0x30
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}
 8004600:	40023800 	.word	0x40023800
 8004604:	431bde83 	.word	0x431bde83
 8004608:	20008858 	.word	0x20008858
 800460c:	40001000 	.word	0x40001000

08004610 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004610:	b480      	push	{r7}
 8004612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004614:	e7fe      	b.n	8004614 <NMI_Handler+0x4>

08004616 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004616:	b480      	push	{r7}
 8004618:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800461a:	e7fe      	b.n	800461a <HardFault_Handler+0x4>

0800461c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800461c:	b480      	push	{r7}
 800461e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004620:	e7fe      	b.n	8004620 <MemManage_Handler+0x4>

08004622 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004622:	b480      	push	{r7}
 8004624:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004626:	e7fe      	b.n	8004626 <BusFault_Handler+0x4>

08004628 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004628:	b480      	push	{r7}
 800462a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800462c:	e7fe      	b.n	800462c <UsageFault_Handler+0x4>

0800462e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800462e:	b480      	push	{r7}
 8004630:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004632:	bf00      	nop
 8004634:	46bd      	mov	sp, r7
 8004636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463a:	4770      	bx	lr

0800463c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004640:	4802      	ldr	r0, [pc, #8]	; (800464c <USART1_IRQHandler+0x10>)
 8004642:	f005 fbad 	bl	8009da0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004646:	bf00      	nop
 8004648:	bd80      	pop	{r7, pc}
 800464a:	bf00      	nop
 800464c:	200084e4 	.word	0x200084e4

08004650 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SWDIO_Pin);
 8004654:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004658:	f001 feb2 	bl	80063c0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800465c:	bf00      	nop
 800465e:	bd80      	pop	{r7, pc}

08004660 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  if (hdac.State != HAL_DAC_STATE_RESET) {
 8004664:	4b06      	ldr	r3, [pc, #24]	; (8004680 <TIM6_DAC_IRQHandler+0x20>)
 8004666:	791b      	ldrb	r3, [r3, #4]
 8004668:	b2db      	uxtb	r3, r3
 800466a:	2b00      	cmp	r3, #0
 800466c:	d002      	beq.n	8004674 <TIM6_DAC_IRQHandler+0x14>
    HAL_DAC_IRQHandler(&hdac);
 800466e:	4804      	ldr	r0, [pc, #16]	; (8004680 <TIM6_DAC_IRQHandler+0x20>)
 8004670:	f000 fd10 	bl	8005094 <HAL_DAC_IRQHandler>
  }
  HAL_TIM_IRQHandler(&htim6);
 8004674:	4803      	ldr	r0, [pc, #12]	; (8004684 <TIM6_DAC_IRQHandler+0x24>)
 8004676:	f004 ff4d 	bl	8009514 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800467a:	bf00      	nop
 800467c:	bd80      	pop	{r7, pc}
 800467e:	bf00      	nop
 8004680:	2000856c 	.word	0x2000856c
 8004684:	20008858 	.word	0x20008858

08004688 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 800468c:	4802      	ldr	r0, [pc, #8]	; (8004698 <LTDC_IRQHandler+0x10>)
 800468e:	f002 fdb9 	bl	8007204 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8004692:	bf00      	nop
 8004694:	bd80      	pop	{r7, pc}
 8004696:	bf00      	nop
 8004698:	200083a8 	.word	0x200083a8

0800469c <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 80046a0:	4802      	ldr	r0, [pc, #8]	; (80046ac <DMA2D_IRQHandler+0x10>)
 80046a2:	f001 f963 	bl	800596c <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 80046a6:	bf00      	nop
 80046a8:	bd80      	pop	{r7, pc}
 80046aa:	bf00      	nop
 80046ac:	20008670 	.word	0x20008670

080046b0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80046b0:	b480      	push	{r7}
 80046b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80046b4:	4b06      	ldr	r3, [pc, #24]	; (80046d0 <SystemInit+0x20>)
 80046b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046ba:	4a05      	ldr	r2, [pc, #20]	; (80046d0 <SystemInit+0x20>)
 80046bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80046c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80046c4:	bf00      	nop
 80046c6:	46bd      	mov	sp, r7
 80046c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046cc:	4770      	bx	lr
 80046ce:	bf00      	nop
 80046d0:	e000ed00 	.word	0xe000ed00

080046d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80046d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800470c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80046d8:	480d      	ldr	r0, [pc, #52]	; (8004710 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80046da:	490e      	ldr	r1, [pc, #56]	; (8004714 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80046dc:	4a0e      	ldr	r2, [pc, #56]	; (8004718 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80046de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80046e0:	e002      	b.n	80046e8 <LoopCopyDataInit>

080046e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80046e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80046e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80046e6:	3304      	adds	r3, #4

080046e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80046e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80046ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80046ec:	d3f9      	bcc.n	80046e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80046ee:	4a0b      	ldr	r2, [pc, #44]	; (800471c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80046f0:	4c0b      	ldr	r4, [pc, #44]	; (8004720 <LoopFillZerobss+0x26>)
  movs r3, #0
 80046f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80046f4:	e001      	b.n	80046fa <LoopFillZerobss>

080046f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80046f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80046f8:	3204      	adds	r2, #4

080046fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80046fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80046fc:	d3fb      	bcc.n	80046f6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80046fe:	f7ff ffd7 	bl	80046b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004702:	f008 ff0f 	bl	800d524 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004706:	f7fc f9bb 	bl	8000a80 <main>
  bx  lr    
 800470a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800470c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8004710:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004714:	200000b0 	.word	0x200000b0
  ldr r2, =_sidata
 8004718:	080339d4 	.word	0x080339d4
  ldr r2, =_sbss
 800471c:	200000b0 	.word	0x200000b0
  ldr r4, =_ebss
 8004720:	200088b4 	.word	0x200088b4

08004724 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004724:	e7fe      	b.n	8004724 <ADC_IRQHandler>

08004726 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004726:	b580      	push	{r7, lr}
 8004728:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800472a:	2003      	movs	r0, #3
 800472c:	f000 fc5b 	bl	8004fe6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004730:	200f      	movs	r0, #15
 8004732:	f7ff ff15 	bl	8004560 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004736:	f7ff f955 	bl	80039e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800473a:	2300      	movs	r3, #0
}
 800473c:	4618      	mov	r0, r3
 800473e:	bd80      	pop	{r7, pc}

08004740 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004740:	b480      	push	{r7}
 8004742:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004744:	4b06      	ldr	r3, [pc, #24]	; (8004760 <HAL_IncTick+0x20>)
 8004746:	781b      	ldrb	r3, [r3, #0]
 8004748:	461a      	mov	r2, r3
 800474a:	4b06      	ldr	r3, [pc, #24]	; (8004764 <HAL_IncTick+0x24>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4413      	add	r3, r2
 8004750:	4a04      	ldr	r2, [pc, #16]	; (8004764 <HAL_IncTick+0x24>)
 8004752:	6013      	str	r3, [r2, #0]
}
 8004754:	bf00      	nop
 8004756:	46bd      	mov	sp, r7
 8004758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475c:	4770      	bx	lr
 800475e:	bf00      	nop
 8004760:	20000044 	.word	0x20000044
 8004764:	200088a4 	.word	0x200088a4

08004768 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004768:	b480      	push	{r7}
 800476a:	af00      	add	r7, sp, #0
  return uwTick;
 800476c:	4b03      	ldr	r3, [pc, #12]	; (800477c <HAL_GetTick+0x14>)
 800476e:	681b      	ldr	r3, [r3, #0]
}
 8004770:	4618      	mov	r0, r3
 8004772:	46bd      	mov	sp, r7
 8004774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004778:	4770      	bx	lr
 800477a:	bf00      	nop
 800477c:	200088a4 	.word	0x200088a4

08004780 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b084      	sub	sp, #16
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004788:	f7ff ffee 	bl	8004768 <HAL_GetTick>
 800478c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004798:	d005      	beq.n	80047a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800479a:	4b0a      	ldr	r3, [pc, #40]	; (80047c4 <HAL_Delay+0x44>)
 800479c:	781b      	ldrb	r3, [r3, #0]
 800479e:	461a      	mov	r2, r3
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	4413      	add	r3, r2
 80047a4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80047a6:	bf00      	nop
 80047a8:	f7ff ffde 	bl	8004768 <HAL_GetTick>
 80047ac:	4602      	mov	r2, r0
 80047ae:	68bb      	ldr	r3, [r7, #8]
 80047b0:	1ad3      	subs	r3, r2, r3
 80047b2:	68fa      	ldr	r2, [r7, #12]
 80047b4:	429a      	cmp	r2, r3
 80047b6:	d8f7      	bhi.n	80047a8 <HAL_Delay+0x28>
  {
  }
}
 80047b8:	bf00      	nop
 80047ba:	bf00      	nop
 80047bc:	3710      	adds	r7, #16
 80047be:	46bd      	mov	sp, r7
 80047c0:	bd80      	pop	{r7, pc}
 80047c2:	bf00      	nop
 80047c4:	20000044 	.word	0x20000044

080047c8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b084      	sub	sp, #16
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80047d0:	2300      	movs	r3, #0
 80047d2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d101      	bne.n	80047de <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80047da:	2301      	movs	r3, #1
 80047dc:	e031      	b.n	8004842 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d109      	bne.n	80047fa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	f7ff f924 	bl	8003a34 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2200      	movs	r2, #0
 80047f0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2200      	movs	r2, #0
 80047f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047fe:	f003 0310 	and.w	r3, r3, #16
 8004802:	2b00      	cmp	r3, #0
 8004804:	d116      	bne.n	8004834 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800480a:	4b10      	ldr	r3, [pc, #64]	; (800484c <HAL_ADC_Init+0x84>)
 800480c:	4013      	ands	r3, r2
 800480e:	f043 0202 	orr.w	r2, r3, #2
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004816:	6878      	ldr	r0, [r7, #4]
 8004818:	f000 fa3e 	bl	8004c98 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2200      	movs	r2, #0
 8004820:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004826:	f023 0303 	bic.w	r3, r3, #3
 800482a:	f043 0201 	orr.w	r2, r3, #1
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	641a      	str	r2, [r3, #64]	; 0x40
 8004832:	e001      	b.n	8004838 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004834:	2301      	movs	r3, #1
 8004836:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2200      	movs	r2, #0
 800483c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004840:	7bfb      	ldrb	r3, [r7, #15]
}
 8004842:	4618      	mov	r0, r3
 8004844:	3710      	adds	r7, #16
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}
 800484a:	bf00      	nop
 800484c:	ffffeefd 	.word	0xffffeefd

08004850 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8004850:	b480      	push	{r7}
 8004852:	b085      	sub	sp, #20
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8004858:	2300      	movs	r3, #0
 800485a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004862:	2b01      	cmp	r3, #1
 8004864:	d101      	bne.n	800486a <HAL_ADC_Start+0x1a>
 8004866:	2302      	movs	r3, #2
 8004868:	e0ad      	b.n	80049c6 <HAL_ADC_Start+0x176>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2201      	movs	r2, #1
 800486e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	689b      	ldr	r3, [r3, #8]
 8004878:	f003 0301 	and.w	r3, r3, #1
 800487c:	2b01      	cmp	r3, #1
 800487e:	d018      	beq.n	80048b2 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	689a      	ldr	r2, [r3, #8]
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f042 0201 	orr.w	r2, r2, #1
 800488e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8004890:	4b50      	ldr	r3, [pc, #320]	; (80049d4 <HAL_ADC_Start+0x184>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4a50      	ldr	r2, [pc, #320]	; (80049d8 <HAL_ADC_Start+0x188>)
 8004896:	fba2 2303 	umull	r2, r3, r2, r3
 800489a:	0c9a      	lsrs	r2, r3, #18
 800489c:	4613      	mov	r3, r2
 800489e:	005b      	lsls	r3, r3, #1
 80048a0:	4413      	add	r3, r2
 80048a2:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 80048a4:	e002      	b.n	80048ac <HAL_ADC_Start+0x5c>
    {
      counter--;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	3b01      	subs	r3, #1
 80048aa:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d1f9      	bne.n	80048a6 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	f003 0301 	and.w	r3, r3, #1
 80048bc:	2b01      	cmp	r3, #1
 80048be:	d175      	bne.n	80049ac <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80048c4:	4b45      	ldr	r3, [pc, #276]	; (80049dc <HAL_ADC_Start+0x18c>)
 80048c6:	4013      	ands	r3, r2
 80048c8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d007      	beq.n	80048ee <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048e2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80048e6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048f2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80048f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048fa:	d106      	bne.n	800490a <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004900:	f023 0206 	bic.w	r2, r3, #6
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	645a      	str	r2, [r3, #68]	; 0x44
 8004908:	e002      	b.n	8004910 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2200      	movs	r2, #0
 800490e:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2200      	movs	r2, #0
 8004914:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004920:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8004922:	4b2f      	ldr	r3, [pc, #188]	; (80049e0 <HAL_ADC_Start+0x190>)
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	f003 031f 	and.w	r3, r3, #31
 800492a:	2b00      	cmp	r3, #0
 800492c:	d10f      	bne.n	800494e <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	689b      	ldr	r3, [r3, #8]
 8004934:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004938:	2b00      	cmp	r3, #0
 800493a:	d143      	bne.n	80049c4 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	689a      	ldr	r2, [r3, #8]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800494a:	609a      	str	r2, [r3, #8]
 800494c:	e03a      	b.n	80049c4 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4a24      	ldr	r2, [pc, #144]	; (80049e4 <HAL_ADC_Start+0x194>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d10e      	bne.n	8004976 <HAL_ADC_Start+0x126>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	689b      	ldr	r3, [r3, #8]
 800495e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004962:	2b00      	cmp	r3, #0
 8004964:	d107      	bne.n	8004976 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	689a      	ldr	r2, [r3, #8]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004974:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8004976:	4b1a      	ldr	r3, [pc, #104]	; (80049e0 <HAL_ADC_Start+0x190>)
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	f003 0310 	and.w	r3, r3, #16
 800497e:	2b00      	cmp	r3, #0
 8004980:	d120      	bne.n	80049c4 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	4a18      	ldr	r2, [pc, #96]	; (80049e8 <HAL_ADC_Start+0x198>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d11b      	bne.n	80049c4 <HAL_ADC_Start+0x174>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	689b      	ldr	r3, [r3, #8]
 8004992:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004996:	2b00      	cmp	r3, #0
 8004998:	d114      	bne.n	80049c4 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	689a      	ldr	r2, [r3, #8]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80049a8:	609a      	str	r2, [r3, #8]
 80049aa:	e00b      	b.n	80049c4 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049b0:	f043 0210 	orr.w	r2, r3, #16
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049bc:	f043 0201 	orr.w	r2, r3, #1
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80049c4:	2300      	movs	r3, #0
}
 80049c6:	4618      	mov	r0, r3
 80049c8:	3714      	adds	r7, #20
 80049ca:	46bd      	mov	sp, r7
 80049cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d0:	4770      	bx	lr
 80049d2:	bf00      	nop
 80049d4:	2000003c 	.word	0x2000003c
 80049d8:	431bde83 	.word	0x431bde83
 80049dc:	fffff8fe 	.word	0xfffff8fe
 80049e0:	40012300 	.word	0x40012300
 80049e4:	40012000 	.word	0x40012000
 80049e8:	40012200 	.word	0x40012200

080049ec <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80049ec:	b480      	push	{r7}
 80049ee:	b085      	sub	sp, #20
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
 80049f4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80049f6:	2300      	movs	r3, #0
 80049f8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a00:	2b01      	cmp	r3, #1
 8004a02:	d101      	bne.n	8004a08 <HAL_ADC_ConfigChannel+0x1c>
 8004a04:	2302      	movs	r3, #2
 8004a06:	e136      	b.n	8004c76 <HAL_ADC_ConfigChannel+0x28a>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2201      	movs	r2, #1
 8004a0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	2b09      	cmp	r3, #9
 8004a16:	d93a      	bls.n	8004a8e <HAL_ADC_ConfigChannel+0xa2>
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004a20:	d035      	beq.n	8004a8e <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	68d9      	ldr	r1, [r3, #12]
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	b29b      	uxth	r3, r3
 8004a2e:	461a      	mov	r2, r3
 8004a30:	4613      	mov	r3, r2
 8004a32:	005b      	lsls	r3, r3, #1
 8004a34:	4413      	add	r3, r2
 8004a36:	3b1e      	subs	r3, #30
 8004a38:	2207      	movs	r2, #7
 8004a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a3e:	43da      	mvns	r2, r3
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	400a      	ands	r2, r1
 8004a46:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4a8d      	ldr	r2, [pc, #564]	; (8004c84 <HAL_ADC_ConfigChannel+0x298>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d10a      	bne.n	8004a68 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	68d9      	ldr	r1, [r3, #12]
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	689b      	ldr	r3, [r3, #8]
 8004a5c:	061a      	lsls	r2, r3, #24
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	430a      	orrs	r2, r1
 8004a64:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004a66:	e035      	b.n	8004ad4 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	68d9      	ldr	r1, [r3, #12]
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	689a      	ldr	r2, [r3, #8]
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	b29b      	uxth	r3, r3
 8004a78:	4618      	mov	r0, r3
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	005b      	lsls	r3, r3, #1
 8004a7e:	4403      	add	r3, r0
 8004a80:	3b1e      	subs	r3, #30
 8004a82:	409a      	lsls	r2, r3
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	430a      	orrs	r2, r1
 8004a8a:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004a8c:	e022      	b.n	8004ad4 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	6919      	ldr	r1, [r3, #16]
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	b29b      	uxth	r3, r3
 8004a9a:	461a      	mov	r2, r3
 8004a9c:	4613      	mov	r3, r2
 8004a9e:	005b      	lsls	r3, r3, #1
 8004aa0:	4413      	add	r3, r2
 8004aa2:	2207      	movs	r2, #7
 8004aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8004aa8:	43da      	mvns	r2, r3
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	400a      	ands	r2, r1
 8004ab0:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	6919      	ldr	r1, [r3, #16]
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	689a      	ldr	r2, [r3, #8]
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	b29b      	uxth	r3, r3
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	4603      	mov	r3, r0
 8004ac6:	005b      	lsls	r3, r3, #1
 8004ac8:	4403      	add	r3, r0
 8004aca:	409a      	lsls	r2, r3
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	430a      	orrs	r2, r1
 8004ad2:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	685b      	ldr	r3, [r3, #4]
 8004ad8:	2b06      	cmp	r3, #6
 8004ada:	d824      	bhi.n	8004b26 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	685a      	ldr	r2, [r3, #4]
 8004ae6:	4613      	mov	r3, r2
 8004ae8:	009b      	lsls	r3, r3, #2
 8004aea:	4413      	add	r3, r2
 8004aec:	3b05      	subs	r3, #5
 8004aee:	221f      	movs	r2, #31
 8004af0:	fa02 f303 	lsl.w	r3, r2, r3
 8004af4:	43da      	mvns	r2, r3
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	400a      	ands	r2, r1
 8004afc:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	b29b      	uxth	r3, r3
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	685a      	ldr	r2, [r3, #4]
 8004b10:	4613      	mov	r3, r2
 8004b12:	009b      	lsls	r3, r3, #2
 8004b14:	4413      	add	r3, r2
 8004b16:	3b05      	subs	r3, #5
 8004b18:	fa00 f203 	lsl.w	r2, r0, r3
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	430a      	orrs	r2, r1
 8004b22:	635a      	str	r2, [r3, #52]	; 0x34
 8004b24:	e04c      	b.n	8004bc0 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	685b      	ldr	r3, [r3, #4]
 8004b2a:	2b0c      	cmp	r3, #12
 8004b2c:	d824      	bhi.n	8004b78 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	685a      	ldr	r2, [r3, #4]
 8004b38:	4613      	mov	r3, r2
 8004b3a:	009b      	lsls	r3, r3, #2
 8004b3c:	4413      	add	r3, r2
 8004b3e:	3b23      	subs	r3, #35	; 0x23
 8004b40:	221f      	movs	r2, #31
 8004b42:	fa02 f303 	lsl.w	r3, r2, r3
 8004b46:	43da      	mvns	r2, r3
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	400a      	ands	r2, r1
 8004b4e:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	b29b      	uxth	r3, r3
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	685a      	ldr	r2, [r3, #4]
 8004b62:	4613      	mov	r3, r2
 8004b64:	009b      	lsls	r3, r3, #2
 8004b66:	4413      	add	r3, r2
 8004b68:	3b23      	subs	r3, #35	; 0x23
 8004b6a:	fa00 f203 	lsl.w	r2, r0, r3
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	430a      	orrs	r2, r1
 8004b74:	631a      	str	r2, [r3, #48]	; 0x30
 8004b76:	e023      	b.n	8004bc0 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	685a      	ldr	r2, [r3, #4]
 8004b82:	4613      	mov	r3, r2
 8004b84:	009b      	lsls	r3, r3, #2
 8004b86:	4413      	add	r3, r2
 8004b88:	3b41      	subs	r3, #65	; 0x41
 8004b8a:	221f      	movs	r2, #31
 8004b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b90:	43da      	mvns	r2, r3
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	400a      	ands	r2, r1
 8004b98:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	b29b      	uxth	r3, r3
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	685a      	ldr	r2, [r3, #4]
 8004bac:	4613      	mov	r3, r2
 8004bae:	009b      	lsls	r3, r3, #2
 8004bb0:	4413      	add	r3, r2
 8004bb2:	3b41      	subs	r3, #65	; 0x41
 8004bb4:	fa00 f203 	lsl.w	r2, r0, r3
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	430a      	orrs	r2, r1
 8004bbe:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	4a30      	ldr	r2, [pc, #192]	; (8004c88 <HAL_ADC_ConfigChannel+0x29c>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d10a      	bne.n	8004be0 <HAL_ADC_ConfigChannel+0x1f4>
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004bd2:	d105      	bne.n	8004be0 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8004bd4:	4b2d      	ldr	r3, [pc, #180]	; (8004c8c <HAL_ADC_ConfigChannel+0x2a0>)
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	4a2c      	ldr	r2, [pc, #176]	; (8004c8c <HAL_ADC_ConfigChannel+0x2a0>)
 8004bda:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8004bde:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a28      	ldr	r2, [pc, #160]	; (8004c88 <HAL_ADC_ConfigChannel+0x29c>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d10f      	bne.n	8004c0a <HAL_ADC_ConfigChannel+0x21e>
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	2b12      	cmp	r3, #18
 8004bf0:	d10b      	bne.n	8004c0a <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8004bf2:	4b26      	ldr	r3, [pc, #152]	; (8004c8c <HAL_ADC_ConfigChannel+0x2a0>)
 8004bf4:	685b      	ldr	r3, [r3, #4]
 8004bf6:	4a25      	ldr	r2, [pc, #148]	; (8004c8c <HAL_ADC_ConfigChannel+0x2a0>)
 8004bf8:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004bfc:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8004bfe:	4b23      	ldr	r3, [pc, #140]	; (8004c8c <HAL_ADC_ConfigChannel+0x2a0>)
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	4a22      	ldr	r2, [pc, #136]	; (8004c8c <HAL_ADC_ConfigChannel+0x2a0>)
 8004c04:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004c08:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4a1e      	ldr	r2, [pc, #120]	; (8004c88 <HAL_ADC_ConfigChannel+0x29c>)
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d12b      	bne.n	8004c6c <HAL_ADC_ConfigChannel+0x280>
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4a1a      	ldr	r2, [pc, #104]	; (8004c84 <HAL_ADC_ConfigChannel+0x298>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d003      	beq.n	8004c26 <HAL_ADC_ConfigChannel+0x23a>
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	2b11      	cmp	r3, #17
 8004c24:	d122      	bne.n	8004c6c <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8004c26:	4b19      	ldr	r3, [pc, #100]	; (8004c8c <HAL_ADC_ConfigChannel+0x2a0>)
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	4a18      	ldr	r2, [pc, #96]	; (8004c8c <HAL_ADC_ConfigChannel+0x2a0>)
 8004c2c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8004c30:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8004c32:	4b16      	ldr	r3, [pc, #88]	; (8004c8c <HAL_ADC_ConfigChannel+0x2a0>)
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	4a15      	ldr	r2, [pc, #84]	; (8004c8c <HAL_ADC_ConfigChannel+0x2a0>)
 8004c38:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004c3c:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	4a10      	ldr	r2, [pc, #64]	; (8004c84 <HAL_ADC_ConfigChannel+0x298>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d111      	bne.n	8004c6c <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8004c48:	4b11      	ldr	r3, [pc, #68]	; (8004c90 <HAL_ADC_ConfigChannel+0x2a4>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	4a11      	ldr	r2, [pc, #68]	; (8004c94 <HAL_ADC_ConfigChannel+0x2a8>)
 8004c4e:	fba2 2303 	umull	r2, r3, r2, r3
 8004c52:	0c9a      	lsrs	r2, r3, #18
 8004c54:	4613      	mov	r3, r2
 8004c56:	009b      	lsls	r3, r3, #2
 8004c58:	4413      	add	r3, r2
 8004c5a:	005b      	lsls	r3, r3, #1
 8004c5c:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8004c5e:	e002      	b.n	8004c66 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	3b01      	subs	r3, #1
 8004c64:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d1f9      	bne.n	8004c60 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2200      	movs	r2, #0
 8004c70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004c74:	2300      	movs	r3, #0
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	3714      	adds	r7, #20
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c80:	4770      	bx	lr
 8004c82:	bf00      	nop
 8004c84:	10000012 	.word	0x10000012
 8004c88:	40012000 	.word	0x40012000
 8004c8c:	40012300 	.word	0x40012300
 8004c90:	2000003c 	.word	0x2000003c
 8004c94:	431bde83 	.word	0x431bde83

08004c98 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b083      	sub	sp, #12
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8004ca0:	4b78      	ldr	r3, [pc, #480]	; (8004e84 <ADC_Init+0x1ec>)
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	4a77      	ldr	r2, [pc, #476]	; (8004e84 <ADC_Init+0x1ec>)
 8004ca6:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8004caa:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8004cac:	4b75      	ldr	r3, [pc, #468]	; (8004e84 <ADC_Init+0x1ec>)
 8004cae:	685a      	ldr	r2, [r3, #4]
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	4973      	ldr	r1, [pc, #460]	; (8004e84 <ADC_Init+0x1ec>)
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	685a      	ldr	r2, [r3, #4]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004cc8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	6859      	ldr	r1, [r3, #4]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	691b      	ldr	r3, [r3, #16]
 8004cd4:	021a      	lsls	r2, r3, #8
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	430a      	orrs	r2, r1
 8004cdc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	685a      	ldr	r2, [r3, #4]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004cec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	6859      	ldr	r1, [r3, #4]
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	689a      	ldr	r2, [r3, #8]
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	430a      	orrs	r2, r1
 8004cfe:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	689a      	ldr	r2, [r3, #8]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004d0e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	6899      	ldr	r1, [r3, #8]
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	68da      	ldr	r2, [r3, #12]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	430a      	orrs	r2, r1
 8004d20:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d26:	4a58      	ldr	r2, [pc, #352]	; (8004e88 <ADC_Init+0x1f0>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d022      	beq.n	8004d72 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	689a      	ldr	r2, [r3, #8]
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004d3a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	6899      	ldr	r1, [r3, #8]
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	430a      	orrs	r2, r1
 8004d4c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	689a      	ldr	r2, [r3, #8]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004d5c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	6899      	ldr	r1, [r3, #8]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	430a      	orrs	r2, r1
 8004d6e:	609a      	str	r2, [r3, #8]
 8004d70:	e00f      	b.n	8004d92 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	689a      	ldr	r2, [r3, #8]
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004d80:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	689a      	ldr	r2, [r3, #8]
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004d90:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	689a      	ldr	r2, [r3, #8]
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f022 0202 	bic.w	r2, r2, #2
 8004da0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	6899      	ldr	r1, [r3, #8]
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	699b      	ldr	r3, [r3, #24]
 8004dac:	005a      	lsls	r2, r3, #1
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	430a      	orrs	r2, r1
 8004db4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d01b      	beq.n	8004df8 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	685a      	ldr	r2, [r3, #4]
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004dce:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	685a      	ldr	r2, [r3, #4]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004dde:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	6859      	ldr	r1, [r3, #4]
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dea:	3b01      	subs	r3, #1
 8004dec:	035a      	lsls	r2, r3, #13
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	430a      	orrs	r2, r1
 8004df4:	605a      	str	r2, [r3, #4]
 8004df6:	e007      	b.n	8004e08 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	685a      	ldr	r2, [r3, #4]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e06:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004e16:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	69db      	ldr	r3, [r3, #28]
 8004e22:	3b01      	subs	r3, #1
 8004e24:	051a      	lsls	r2, r3, #20
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	430a      	orrs	r2, r1
 8004e2c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	689a      	ldr	r2, [r3, #8]
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004e3c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	6899      	ldr	r1, [r3, #8]
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004e4a:	025a      	lsls	r2, r3, #9
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	430a      	orrs	r2, r1
 8004e52:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	689a      	ldr	r2, [r3, #8]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e62:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	6899      	ldr	r1, [r3, #8]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	695b      	ldr	r3, [r3, #20]
 8004e6e:	029a      	lsls	r2, r3, #10
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	430a      	orrs	r2, r1
 8004e76:	609a      	str	r2, [r3, #8]
}
 8004e78:	bf00      	nop
 8004e7a:	370c      	adds	r7, #12
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e82:	4770      	bx	lr
 8004e84:	40012300 	.word	0x40012300
 8004e88:	0f000001 	.word	0x0f000001

08004e8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	b085      	sub	sp, #20
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	f003 0307 	and.w	r3, r3, #7
 8004e9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004e9c:	4b0b      	ldr	r3, [pc, #44]	; (8004ecc <__NVIC_SetPriorityGrouping+0x40>)
 8004e9e:	68db      	ldr	r3, [r3, #12]
 8004ea0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004ea2:	68ba      	ldr	r2, [r7, #8]
 8004ea4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004ea8:	4013      	ands	r3, r2
 8004eaa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004eb0:	68bb      	ldr	r3, [r7, #8]
 8004eb2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004eb4:	4b06      	ldr	r3, [pc, #24]	; (8004ed0 <__NVIC_SetPriorityGrouping+0x44>)
 8004eb6:	4313      	orrs	r3, r2
 8004eb8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004eba:	4a04      	ldr	r2, [pc, #16]	; (8004ecc <__NVIC_SetPriorityGrouping+0x40>)
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	60d3      	str	r3, [r2, #12]
}
 8004ec0:	bf00      	nop
 8004ec2:	3714      	adds	r7, #20
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eca:	4770      	bx	lr
 8004ecc:	e000ed00 	.word	0xe000ed00
 8004ed0:	05fa0000 	.word	0x05fa0000

08004ed4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004ed8:	4b04      	ldr	r3, [pc, #16]	; (8004eec <__NVIC_GetPriorityGrouping+0x18>)
 8004eda:	68db      	ldr	r3, [r3, #12]
 8004edc:	0a1b      	lsrs	r3, r3, #8
 8004ede:	f003 0307 	and.w	r3, r3, #7
}
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eea:	4770      	bx	lr
 8004eec:	e000ed00 	.word	0xe000ed00

08004ef0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ef0:	b480      	push	{r7}
 8004ef2:	b083      	sub	sp, #12
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	db0b      	blt.n	8004f1a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004f02:	79fb      	ldrb	r3, [r7, #7]
 8004f04:	f003 021f 	and.w	r2, r3, #31
 8004f08:	4907      	ldr	r1, [pc, #28]	; (8004f28 <__NVIC_EnableIRQ+0x38>)
 8004f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f0e:	095b      	lsrs	r3, r3, #5
 8004f10:	2001      	movs	r0, #1
 8004f12:	fa00 f202 	lsl.w	r2, r0, r2
 8004f16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004f1a:	bf00      	nop
 8004f1c:	370c      	adds	r7, #12
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f24:	4770      	bx	lr
 8004f26:	bf00      	nop
 8004f28:	e000e100 	.word	0xe000e100

08004f2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b083      	sub	sp, #12
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	4603      	mov	r3, r0
 8004f34:	6039      	str	r1, [r7, #0]
 8004f36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	db0a      	blt.n	8004f56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	b2da      	uxtb	r2, r3
 8004f44:	490c      	ldr	r1, [pc, #48]	; (8004f78 <__NVIC_SetPriority+0x4c>)
 8004f46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f4a:	0112      	lsls	r2, r2, #4
 8004f4c:	b2d2      	uxtb	r2, r2
 8004f4e:	440b      	add	r3, r1
 8004f50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004f54:	e00a      	b.n	8004f6c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	b2da      	uxtb	r2, r3
 8004f5a:	4908      	ldr	r1, [pc, #32]	; (8004f7c <__NVIC_SetPriority+0x50>)
 8004f5c:	79fb      	ldrb	r3, [r7, #7]
 8004f5e:	f003 030f 	and.w	r3, r3, #15
 8004f62:	3b04      	subs	r3, #4
 8004f64:	0112      	lsls	r2, r2, #4
 8004f66:	b2d2      	uxtb	r2, r2
 8004f68:	440b      	add	r3, r1
 8004f6a:	761a      	strb	r2, [r3, #24]
}
 8004f6c:	bf00      	nop
 8004f6e:	370c      	adds	r7, #12
 8004f70:	46bd      	mov	sp, r7
 8004f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f76:	4770      	bx	lr
 8004f78:	e000e100 	.word	0xe000e100
 8004f7c:	e000ed00 	.word	0xe000ed00

08004f80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004f80:	b480      	push	{r7}
 8004f82:	b089      	sub	sp, #36	; 0x24
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	60f8      	str	r0, [r7, #12]
 8004f88:	60b9      	str	r1, [r7, #8]
 8004f8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	f003 0307 	and.w	r3, r3, #7
 8004f92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004f94:	69fb      	ldr	r3, [r7, #28]
 8004f96:	f1c3 0307 	rsb	r3, r3, #7
 8004f9a:	2b04      	cmp	r3, #4
 8004f9c:	bf28      	it	cs
 8004f9e:	2304      	movcs	r3, #4
 8004fa0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004fa2:	69fb      	ldr	r3, [r7, #28]
 8004fa4:	3304      	adds	r3, #4
 8004fa6:	2b06      	cmp	r3, #6
 8004fa8:	d902      	bls.n	8004fb0 <NVIC_EncodePriority+0x30>
 8004faa:	69fb      	ldr	r3, [r7, #28]
 8004fac:	3b03      	subs	r3, #3
 8004fae:	e000      	b.n	8004fb2 <NVIC_EncodePriority+0x32>
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004fb4:	f04f 32ff 	mov.w	r2, #4294967295
 8004fb8:	69bb      	ldr	r3, [r7, #24]
 8004fba:	fa02 f303 	lsl.w	r3, r2, r3
 8004fbe:	43da      	mvns	r2, r3
 8004fc0:	68bb      	ldr	r3, [r7, #8]
 8004fc2:	401a      	ands	r2, r3
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004fc8:	f04f 31ff 	mov.w	r1, #4294967295
 8004fcc:	697b      	ldr	r3, [r7, #20]
 8004fce:	fa01 f303 	lsl.w	r3, r1, r3
 8004fd2:	43d9      	mvns	r1, r3
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004fd8:	4313      	orrs	r3, r2
         );
}
 8004fda:	4618      	mov	r0, r3
 8004fdc:	3724      	adds	r7, #36	; 0x24
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe4:	4770      	bx	lr

08004fe6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004fe6:	b580      	push	{r7, lr}
 8004fe8:	b082      	sub	sp, #8
 8004fea:	af00      	add	r7, sp, #0
 8004fec:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004fee:	6878      	ldr	r0, [r7, #4]
 8004ff0:	f7ff ff4c 	bl	8004e8c <__NVIC_SetPriorityGrouping>
}
 8004ff4:	bf00      	nop
 8004ff6:	3708      	adds	r7, #8
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	bd80      	pop	{r7, pc}

08004ffc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b086      	sub	sp, #24
 8005000:	af00      	add	r7, sp, #0
 8005002:	4603      	mov	r3, r0
 8005004:	60b9      	str	r1, [r7, #8]
 8005006:	607a      	str	r2, [r7, #4]
 8005008:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800500a:	2300      	movs	r3, #0
 800500c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800500e:	f7ff ff61 	bl	8004ed4 <__NVIC_GetPriorityGrouping>
 8005012:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005014:	687a      	ldr	r2, [r7, #4]
 8005016:	68b9      	ldr	r1, [r7, #8]
 8005018:	6978      	ldr	r0, [r7, #20]
 800501a:	f7ff ffb1 	bl	8004f80 <NVIC_EncodePriority>
 800501e:	4602      	mov	r2, r0
 8005020:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005024:	4611      	mov	r1, r2
 8005026:	4618      	mov	r0, r3
 8005028:	f7ff ff80 	bl	8004f2c <__NVIC_SetPriority>
}
 800502c:	bf00      	nop
 800502e:	3718      	adds	r7, #24
 8005030:	46bd      	mov	sp, r7
 8005032:	bd80      	pop	{r7, pc}

08005034 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b082      	sub	sp, #8
 8005038:	af00      	add	r7, sp, #0
 800503a:	4603      	mov	r3, r0
 800503c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800503e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005042:	4618      	mov	r0, r3
 8005044:	f7ff ff54 	bl	8004ef0 <__NVIC_EnableIRQ>
}
 8005048:	bf00      	nop
 800504a:	3708      	adds	r7, #8
 800504c:	46bd      	mov	sp, r7
 800504e:	bd80      	pop	{r7, pc}

08005050 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b082      	sub	sp, #8
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d101      	bne.n	8005062 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800505e:	2301      	movs	r3, #1
 8005060:	e014      	b.n	800508c <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	791b      	ldrb	r3, [r3, #4]
 8005066:	b2db      	uxtb	r3, r3
 8005068:	2b00      	cmp	r3, #0
 800506a:	d105      	bne.n	8005078 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2200      	movs	r2, #0
 8005070:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8005072:	6878      	ldr	r0, [r7, #4]
 8005074:	f7fe fd4c 	bl	8003b10 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2202      	movs	r2, #2
 800507c:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2200      	movs	r2, #0
 8005082:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2201      	movs	r2, #1
 8005088:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800508a:	2300      	movs	r3, #0
}
 800508c:	4618      	mov	r0, r3
 800508e:	3708      	adds	r7, #8
 8005090:	46bd      	mov	sp, r7
 8005092:	bd80      	pop	{r7, pc}

08005094 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b082      	sub	sp, #8
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80050a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80050aa:	d120      	bne.n	80050ee <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050b2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80050b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80050ba:	d118      	bne.n	80050ee <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2204      	movs	r2, #4
 80050c0:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	691b      	ldr	r3, [r3, #16]
 80050c6:	f043 0201 	orr.w	r2, r3, #1
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80050d6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	681a      	ldr	r2, [r3, #0]
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80050e6:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80050e8:	6878      	ldr	r0, [r7, #4]
 80050ea:	f000 f82d 	bl	8005148 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80050f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80050fc:	d120      	bne.n	8005140 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005104:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005108:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800510c:	d118      	bne.n	8005140 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2204      	movs	r2, #4
 8005112:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	691b      	ldr	r3, [r3, #16]
 8005118:	f043 0202 	orr.w	r2, r3, #2
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8005128:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	681a      	ldr	r2, [r3, #0]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8005138:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 800513a:	6878      	ldr	r0, [r7, #4]
 800513c:	f000 f85d 	bl	80051fa <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 8005140:	bf00      	nop
 8005142:	3708      	adds	r7, #8
 8005144:	46bd      	mov	sp, r7
 8005146:	bd80      	pop	{r7, pc}

08005148 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005148:	b480      	push	{r7}
 800514a:	b083      	sub	sp, #12
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8005150:	bf00      	nop
 8005152:	370c      	adds	r7, #12
 8005154:	46bd      	mov	sp, r7
 8005156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515a:	4770      	bx	lr

0800515c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800515c:	b480      	push	{r7}
 800515e:	b087      	sub	sp, #28
 8005160:	af00      	add	r7, sp, #0
 8005162:	60f8      	str	r0, [r7, #12]
 8005164:	60b9      	str	r1, [r7, #8]
 8005166:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	795b      	ldrb	r3, [r3, #5]
 800516c:	2b01      	cmp	r3, #1
 800516e:	d101      	bne.n	8005174 <HAL_DAC_ConfigChannel+0x18>
 8005170:	2302      	movs	r3, #2
 8005172:	e03c      	b.n	80051ee <HAL_DAC_ConfigChannel+0x92>
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	2201      	movs	r2, #1
 8005178:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	2202      	movs	r2, #2
 800517e:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	f003 0310 	and.w	r3, r3, #16
 800518e:	f640 72fe 	movw	r2, #4094	; 0xffe
 8005192:	fa02 f303 	lsl.w	r3, r2, r3
 8005196:	43db      	mvns	r3, r3
 8005198:	697a      	ldr	r2, [r7, #20]
 800519a:	4013      	ands	r3, r2
 800519c:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	681a      	ldr	r2, [r3, #0]
 80051a2:	68bb      	ldr	r3, [r7, #8]
 80051a4:	685b      	ldr	r3, [r3, #4]
 80051a6:	4313      	orrs	r3, r2
 80051a8:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	f003 0310 	and.w	r3, r3, #16
 80051b0:	693a      	ldr	r2, [r7, #16]
 80051b2:	fa02 f303 	lsl.w	r3, r2, r3
 80051b6:	697a      	ldr	r2, [r7, #20]
 80051b8:	4313      	orrs	r3, r2
 80051ba:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	697a      	ldr	r2, [r7, #20]
 80051c2:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	6819      	ldr	r1, [r3, #0]
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	f003 0310 	and.w	r3, r3, #16
 80051d0:	22c0      	movs	r2, #192	; 0xc0
 80051d2:	fa02 f303 	lsl.w	r3, r2, r3
 80051d6:	43da      	mvns	r2, r3
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	400a      	ands	r2, r1
 80051de:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	2201      	movs	r2, #1
 80051e4:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	2200      	movs	r2, #0
 80051ea:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80051ec:	2300      	movs	r3, #0
}
 80051ee:	4618      	mov	r0, r3
 80051f0:	371c      	adds	r7, #28
 80051f2:	46bd      	mov	sp, r7
 80051f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f8:	4770      	bx	lr

080051fa <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80051fa:	b480      	push	{r7}
 80051fc:	b083      	sub	sp, #12
 80051fe:	af00      	add	r7, sp, #0
 8005200:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8005202:	bf00      	nop
 8005204:	370c      	adds	r7, #12
 8005206:	46bd      	mov	sp, r7
 8005208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520c:	4770      	bx	lr
	...

08005210 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b086      	sub	sp, #24
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005218:	2300      	movs	r3, #0
 800521a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800521c:	f7ff faa4 	bl	8004768 <HAL_GetTick>
 8005220:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d101      	bne.n	800522c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005228:	2301      	movs	r3, #1
 800522a:	e099      	b.n	8005360 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2202      	movs	r2, #2
 8005230:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2200      	movs	r2, #0
 8005238:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	681a      	ldr	r2, [r3, #0]
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f022 0201 	bic.w	r2, r2, #1
 800524a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800524c:	e00f      	b.n	800526e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800524e:	f7ff fa8b 	bl	8004768 <HAL_GetTick>
 8005252:	4602      	mov	r2, r0
 8005254:	693b      	ldr	r3, [r7, #16]
 8005256:	1ad3      	subs	r3, r2, r3
 8005258:	2b05      	cmp	r3, #5
 800525a:	d908      	bls.n	800526e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2220      	movs	r2, #32
 8005260:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2203      	movs	r2, #3
 8005266:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800526a:	2303      	movs	r3, #3
 800526c:	e078      	b.n	8005360 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f003 0301 	and.w	r3, r3, #1
 8005278:	2b00      	cmp	r3, #0
 800527a:	d1e8      	bne.n	800524e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005284:	697a      	ldr	r2, [r7, #20]
 8005286:	4b38      	ldr	r3, [pc, #224]	; (8005368 <HAL_DMA_Init+0x158>)
 8005288:	4013      	ands	r3, r2
 800528a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	685a      	ldr	r2, [r3, #4]
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	689b      	ldr	r3, [r3, #8]
 8005294:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800529a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	691b      	ldr	r3, [r3, #16]
 80052a0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80052a6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	699b      	ldr	r3, [r3, #24]
 80052ac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80052b2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6a1b      	ldr	r3, [r3, #32]
 80052b8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80052ba:	697a      	ldr	r2, [r7, #20]
 80052bc:	4313      	orrs	r3, r2
 80052be:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c4:	2b04      	cmp	r3, #4
 80052c6:	d107      	bne.n	80052d8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052d0:	4313      	orrs	r3, r2
 80052d2:	697a      	ldr	r2, [r7, #20]
 80052d4:	4313      	orrs	r3, r2
 80052d6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	697a      	ldr	r2, [r7, #20]
 80052de:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	695b      	ldr	r3, [r3, #20]
 80052e6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80052e8:	697b      	ldr	r3, [r7, #20]
 80052ea:	f023 0307 	bic.w	r3, r3, #7
 80052ee:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052f4:	697a      	ldr	r2, [r7, #20]
 80052f6:	4313      	orrs	r3, r2
 80052f8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052fe:	2b04      	cmp	r3, #4
 8005300:	d117      	bne.n	8005332 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005306:	697a      	ldr	r2, [r7, #20]
 8005308:	4313      	orrs	r3, r2
 800530a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005310:	2b00      	cmp	r3, #0
 8005312:	d00e      	beq.n	8005332 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005314:	6878      	ldr	r0, [r7, #4]
 8005316:	f000 f94f 	bl	80055b8 <DMA_CheckFifoParam>
 800531a:	4603      	mov	r3, r0
 800531c:	2b00      	cmp	r3, #0
 800531e:	d008      	beq.n	8005332 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2240      	movs	r2, #64	; 0x40
 8005324:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2201      	movs	r2, #1
 800532a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800532e:	2301      	movs	r3, #1
 8005330:	e016      	b.n	8005360 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	697a      	ldr	r2, [r7, #20]
 8005338:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f000 f906 	bl	800554c <DMA_CalcBaseAndBitshift>
 8005340:	4603      	mov	r3, r0
 8005342:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005348:	223f      	movs	r2, #63	; 0x3f
 800534a:	409a      	lsls	r2, r3
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2200      	movs	r2, #0
 8005354:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2201      	movs	r2, #1
 800535a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800535e:	2300      	movs	r3, #0
}
 8005360:	4618      	mov	r0, r3
 8005362:	3718      	adds	r7, #24
 8005364:	46bd      	mov	sp, r7
 8005366:	bd80      	pop	{r7, pc}
 8005368:	f010803f 	.word	0xf010803f

0800536c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b084      	sub	sp, #16
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d101      	bne.n	800537e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800537a:	2301      	movs	r3, #1
 800537c:	e050      	b.n	8005420 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005384:	b2db      	uxtb	r3, r3
 8005386:	2b02      	cmp	r3, #2
 8005388:	d101      	bne.n	800538e <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800538a:	2302      	movs	r3, #2
 800538c:	e048      	b.n	8005420 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	681a      	ldr	r2, [r3, #0]
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f022 0201 	bic.w	r2, r2, #1
 800539c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	2200      	movs	r2, #0
 80053a4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	2200      	movs	r2, #0
 80053ac:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	2200      	movs	r2, #0
 80053b4:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	2200      	movs	r2, #0
 80053bc:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	2200      	movs	r2, #0
 80053c4:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	2221      	movs	r2, #33	; 0x21
 80053cc:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80053ce:	6878      	ldr	r0, [r7, #4]
 80053d0:	f000 f8bc 	bl	800554c <DMA_CalcBaseAndBitshift>
 80053d4:	4603      	mov	r3, r0
 80053d6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053dc:	223f      	movs	r2, #63	; 0x3f
 80053de:	409a      	lsls	r2, r3
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2200      	movs	r2, #0
 80053e8:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2200      	movs	r2, #0
 80053ee:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2200      	movs	r2, #0
 80053f4:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2200      	movs	r2, #0
 80053fa:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2200      	movs	r2, #0
 8005400:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;  
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2200      	movs	r2, #0
 8005406:	651a      	str	r2, [r3, #80]	; 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2200      	movs	r2, #0
 800540c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2200      	movs	r2, #0
 8005412:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2200      	movs	r2, #0
 800541a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800541e:	2300      	movs	r3, #0
}
 8005420:	4618      	mov	r0, r3
 8005422:	3710      	adds	r7, #16
 8005424:	46bd      	mov	sp, r7
 8005426:	bd80      	pop	{r7, pc}

08005428 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b084      	sub	sp, #16
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005434:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005436:	f7ff f997 	bl	8004768 <HAL_GetTick>
 800543a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005442:	b2db      	uxtb	r3, r3
 8005444:	2b02      	cmp	r3, #2
 8005446:	d008      	beq.n	800545a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2280      	movs	r2, #128	; 0x80
 800544c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2200      	movs	r2, #0
 8005452:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005456:	2301      	movs	r3, #1
 8005458:	e052      	b.n	8005500 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	681a      	ldr	r2, [r3, #0]
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f022 0216 	bic.w	r2, r2, #22
 8005468:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	695a      	ldr	r2, [r3, #20]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005478:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800547e:	2b00      	cmp	r3, #0
 8005480:	d103      	bne.n	800548a <HAL_DMA_Abort+0x62>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005486:	2b00      	cmp	r3, #0
 8005488:	d007      	beq.n	800549a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	681a      	ldr	r2, [r3, #0]
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f022 0208 	bic.w	r2, r2, #8
 8005498:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	681a      	ldr	r2, [r3, #0]
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f022 0201 	bic.w	r2, r2, #1
 80054a8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80054aa:	e013      	b.n	80054d4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80054ac:	f7ff f95c 	bl	8004768 <HAL_GetTick>
 80054b0:	4602      	mov	r2, r0
 80054b2:	68bb      	ldr	r3, [r7, #8]
 80054b4:	1ad3      	subs	r3, r2, r3
 80054b6:	2b05      	cmp	r3, #5
 80054b8:	d90c      	bls.n	80054d4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2220      	movs	r2, #32
 80054be:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2203      	movs	r2, #3
 80054c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2200      	movs	r2, #0
 80054cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 80054d0:	2303      	movs	r3, #3
 80054d2:	e015      	b.n	8005500 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f003 0301 	and.w	r3, r3, #1
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d1e4      	bne.n	80054ac <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054e6:	223f      	movs	r2, #63	; 0x3f
 80054e8:	409a      	lsls	r2, r3
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2201      	movs	r2, #1
 80054f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2200      	movs	r2, #0
 80054fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 80054fe:	2300      	movs	r3, #0
}
 8005500:	4618      	mov	r0, r3
 8005502:	3710      	adds	r7, #16
 8005504:	46bd      	mov	sp, r7
 8005506:	bd80      	pop	{r7, pc}

08005508 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005508:	b480      	push	{r7}
 800550a:	b083      	sub	sp, #12
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005516:	b2db      	uxtb	r3, r3
 8005518:	2b02      	cmp	r3, #2
 800551a:	d004      	beq.n	8005526 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2280      	movs	r2, #128	; 0x80
 8005520:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005522:	2301      	movs	r3, #1
 8005524:	e00c      	b.n	8005540 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2205      	movs	r2, #5
 800552a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	681a      	ldr	r2, [r3, #0]
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f022 0201 	bic.w	r2, r2, #1
 800553c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800553e:	2300      	movs	r3, #0
}
 8005540:	4618      	mov	r0, r3
 8005542:	370c      	adds	r7, #12
 8005544:	46bd      	mov	sp, r7
 8005546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554a:	4770      	bx	lr

0800554c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800554c:	b480      	push	{r7}
 800554e:	b085      	sub	sp, #20
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	b2db      	uxtb	r3, r3
 800555a:	3b10      	subs	r3, #16
 800555c:	4a13      	ldr	r2, [pc, #76]	; (80055ac <DMA_CalcBaseAndBitshift+0x60>)
 800555e:	fba2 2303 	umull	r2, r3, r2, r3
 8005562:	091b      	lsrs	r3, r3, #4
 8005564:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005566:	4a12      	ldr	r2, [pc, #72]	; (80055b0 <DMA_CalcBaseAndBitshift+0x64>)
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	4413      	add	r3, r2
 800556c:	781b      	ldrb	r3, [r3, #0]
 800556e:	461a      	mov	r2, r3
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	2b03      	cmp	r3, #3
 8005578:	d908      	bls.n	800558c <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	461a      	mov	r2, r3
 8005580:	4b0c      	ldr	r3, [pc, #48]	; (80055b4 <DMA_CalcBaseAndBitshift+0x68>)
 8005582:	4013      	ands	r3, r2
 8005584:	1d1a      	adds	r2, r3, #4
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	659a      	str	r2, [r3, #88]	; 0x58
 800558a:	e006      	b.n	800559a <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	461a      	mov	r2, r3
 8005592:	4b08      	ldr	r3, [pc, #32]	; (80055b4 <DMA_CalcBaseAndBitshift+0x68>)
 8005594:	4013      	ands	r3, r2
 8005596:	687a      	ldr	r2, [r7, #4]
 8005598:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800559e:	4618      	mov	r0, r3
 80055a0:	3714      	adds	r7, #20
 80055a2:	46bd      	mov	sp, r7
 80055a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a8:	4770      	bx	lr
 80055aa:	bf00      	nop
 80055ac:	aaaaaaab 	.word	0xaaaaaaab
 80055b0:	0803395c 	.word	0x0803395c
 80055b4:	fffffc00 	.word	0xfffffc00

080055b8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b085      	sub	sp, #20
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80055c0:	2300      	movs	r3, #0
 80055c2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055c8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	699b      	ldr	r3, [r3, #24]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d11f      	bne.n	8005612 <DMA_CheckFifoParam+0x5a>
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	2b03      	cmp	r3, #3
 80055d6:	d856      	bhi.n	8005686 <DMA_CheckFifoParam+0xce>
 80055d8:	a201      	add	r2, pc, #4	; (adr r2, 80055e0 <DMA_CheckFifoParam+0x28>)
 80055da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055de:	bf00      	nop
 80055e0:	080055f1 	.word	0x080055f1
 80055e4:	08005603 	.word	0x08005603
 80055e8:	080055f1 	.word	0x080055f1
 80055ec:	08005687 	.word	0x08005687
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d046      	beq.n	800568a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80055fc:	2301      	movs	r3, #1
 80055fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005600:	e043      	b.n	800568a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005606:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800560a:	d140      	bne.n	800568e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800560c:	2301      	movs	r3, #1
 800560e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005610:	e03d      	b.n	800568e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	699b      	ldr	r3, [r3, #24]
 8005616:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800561a:	d121      	bne.n	8005660 <DMA_CheckFifoParam+0xa8>
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	2b03      	cmp	r3, #3
 8005620:	d837      	bhi.n	8005692 <DMA_CheckFifoParam+0xda>
 8005622:	a201      	add	r2, pc, #4	; (adr r2, 8005628 <DMA_CheckFifoParam+0x70>)
 8005624:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005628:	08005639 	.word	0x08005639
 800562c:	0800563f 	.word	0x0800563f
 8005630:	08005639 	.word	0x08005639
 8005634:	08005651 	.word	0x08005651
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005638:	2301      	movs	r3, #1
 800563a:	73fb      	strb	r3, [r7, #15]
      break;
 800563c:	e030      	b.n	80056a0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005642:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005646:	2b00      	cmp	r3, #0
 8005648:	d025      	beq.n	8005696 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800564a:	2301      	movs	r3, #1
 800564c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800564e:	e022      	b.n	8005696 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005654:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005658:	d11f      	bne.n	800569a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800565a:	2301      	movs	r3, #1
 800565c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800565e:	e01c      	b.n	800569a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	2b02      	cmp	r3, #2
 8005664:	d903      	bls.n	800566e <DMA_CheckFifoParam+0xb6>
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	2b03      	cmp	r3, #3
 800566a:	d003      	beq.n	8005674 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800566c:	e018      	b.n	80056a0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800566e:	2301      	movs	r3, #1
 8005670:	73fb      	strb	r3, [r7, #15]
      break;
 8005672:	e015      	b.n	80056a0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005678:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800567c:	2b00      	cmp	r3, #0
 800567e:	d00e      	beq.n	800569e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005680:	2301      	movs	r3, #1
 8005682:	73fb      	strb	r3, [r7, #15]
      break;
 8005684:	e00b      	b.n	800569e <DMA_CheckFifoParam+0xe6>
      break;
 8005686:	bf00      	nop
 8005688:	e00a      	b.n	80056a0 <DMA_CheckFifoParam+0xe8>
      break;
 800568a:	bf00      	nop
 800568c:	e008      	b.n	80056a0 <DMA_CheckFifoParam+0xe8>
      break;
 800568e:	bf00      	nop
 8005690:	e006      	b.n	80056a0 <DMA_CheckFifoParam+0xe8>
      break;
 8005692:	bf00      	nop
 8005694:	e004      	b.n	80056a0 <DMA_CheckFifoParam+0xe8>
      break;
 8005696:	bf00      	nop
 8005698:	e002      	b.n	80056a0 <DMA_CheckFifoParam+0xe8>
      break;   
 800569a:	bf00      	nop
 800569c:	e000      	b.n	80056a0 <DMA_CheckFifoParam+0xe8>
      break;
 800569e:	bf00      	nop
    }
  } 
  
  return status; 
 80056a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80056a2:	4618      	mov	r0, r3
 80056a4:	3714      	adds	r7, #20
 80056a6:	46bd      	mov	sp, r7
 80056a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ac:	4770      	bx	lr
 80056ae:	bf00      	nop

080056b0 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b082      	sub	sp, #8
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d101      	bne.n	80056c2 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 80056be:	2301      	movs	r3, #1
 80056c0:	e039      	b.n	8005736 <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80056c8:	b2db      	uxtb	r3, r3
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d106      	bne.n	80056dc <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2200      	movs	r2, #0
 80056d2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 80056d6:	6878      	ldr	r0, [r7, #4]
 80056d8:	f7fe fa62 	bl	8003ba0 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2202      	movs	r2, #2
 80056e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	685a      	ldr	r2, [r3, #4]
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	430a      	orrs	r2, r1
 80056f8:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005700:	f023 0107 	bic.w	r1, r3, #7
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	689a      	ldr	r2, [r3, #8]
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	430a      	orrs	r2, r1
 800570e:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005716:	4b0a      	ldr	r3, [pc, #40]	; (8005740 <HAL_DMA2D_Init+0x90>)
 8005718:	4013      	ands	r3, r2
 800571a:	687a      	ldr	r2, [r7, #4]
 800571c:	68d1      	ldr	r1, [r2, #12]
 800571e:	687a      	ldr	r2, [r7, #4]
 8005720:	6812      	ldr	r2, [r2, #0]
 8005722:	430b      	orrs	r3, r1
 8005724:	6413      	str	r3, [r2, #64]	; 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2200      	movs	r2, #0
 800572a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2201      	movs	r2, #1
 8005730:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8005734:	2300      	movs	r3, #0
}
 8005736:	4618      	mov	r0, r3
 8005738:	3708      	adds	r7, #8
 800573a:	46bd      	mov	sp, r7
 800573c:	bd80      	pop	{r7, pc}
 800573e:	bf00      	nop
 8005740:	ffffc000 	.word	0xffffc000

08005744 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b086      	sub	sp, #24
 8005748:	af02      	add	r7, sp, #8
 800574a:	60f8      	str	r0, [r7, #12]
 800574c:	60b9      	str	r1, [r7, #8]
 800574e:	607a      	str	r2, [r7, #4]
 8005750:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005758:	2b01      	cmp	r3, #1
 800575a:	d101      	bne.n	8005760 <HAL_DMA2D_Start+0x1c>
 800575c:	2302      	movs	r3, #2
 800575e:	e018      	b.n	8005792 <HAL_DMA2D_Start+0x4e>
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	2201      	movs	r2, #1
 8005764:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	2202      	movs	r2, #2
 800576c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8005770:	69bb      	ldr	r3, [r7, #24]
 8005772:	9300      	str	r3, [sp, #0]
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	687a      	ldr	r2, [r7, #4]
 8005778:	68b9      	ldr	r1, [r7, #8]
 800577a:	68f8      	ldr	r0, [r7, #12]
 800577c:	f000 fa98 	bl	8005cb0 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	681a      	ldr	r2, [r3, #0]
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f042 0201 	orr.w	r2, r2, #1
 800578e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8005790:	2300      	movs	r3, #0
}
 8005792:	4618      	mov	r0, r3
 8005794:	3710      	adds	r7, #16
 8005796:	46bd      	mov	sp, r7
 8005798:	bd80      	pop	{r7, pc}

0800579a <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 800579a:	b580      	push	{r7, lr}
 800579c:	b086      	sub	sp, #24
 800579e:	af00      	add	r7, sp, #0
 80057a0:	6078      	str	r0, [r7, #4]
 80057a2:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 80057a4:	2300      	movs	r3, #0
 80057a6:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f003 0301 	and.w	r3, r3, #1
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d056      	beq.n	8005864 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80057b6:	f7fe ffd7 	bl	8004768 <HAL_GetTick>
 80057ba:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80057bc:	e04b      	b.n	8005856 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	f003 0321 	and.w	r3, r3, #33	; 0x21
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d023      	beq.n	8005818 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	f003 0320 	and.w	r3, r3, #32
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d005      	beq.n	80057e6 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057de:	f043 0202 	orr.w	r2, r3, #2
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	f003 0301 	and.w	r3, r3, #1
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d005      	beq.n	80057fc <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057f4:	f043 0201 	orr.w	r2, r3, #1
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	2221      	movs	r2, #33	; 0x21
 8005802:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2204      	movs	r2, #4
 8005808:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2200      	movs	r2, #0
 8005810:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8005814:	2301      	movs	r3, #1
 8005816:	e0a5      	b.n	8005964 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800581e:	d01a      	beq.n	8005856 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005820:	f7fe ffa2 	bl	8004768 <HAL_GetTick>
 8005824:	4602      	mov	r2, r0
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	1ad3      	subs	r3, r2, r3
 800582a:	683a      	ldr	r2, [r7, #0]
 800582c:	429a      	cmp	r2, r3
 800582e:	d302      	bcc.n	8005836 <HAL_DMA2D_PollForTransfer+0x9c>
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d10f      	bne.n	8005856 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800583a:	f043 0220 	orr.w	r2, r3, #32
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2203      	movs	r2, #3
 8005846:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2200      	movs	r2, #0
 800584e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8005852:	2303      	movs	r3, #3
 8005854:	e086      	b.n	8005964 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	685b      	ldr	r3, [r3, #4]
 800585c:	f003 0302 	and.w	r3, r3, #2
 8005860:	2b00      	cmp	r3, #0
 8005862:	d0ac      	beq.n	80057be <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	69db      	ldr	r3, [r3, #28]
 800586a:	f003 0320 	and.w	r3, r3, #32
 800586e:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005876:	f003 0320 	and.w	r3, r3, #32
 800587a:	693a      	ldr	r2, [r7, #16]
 800587c:	4313      	orrs	r3, r2
 800587e:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8005880:	693b      	ldr	r3, [r7, #16]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d061      	beq.n	800594a <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8005886:	f7fe ff6f 	bl	8004768 <HAL_GetTick>
 800588a:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800588c:	e056      	b.n	800593c <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	685b      	ldr	r3, [r3, #4]
 8005894:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	f003 0329 	and.w	r3, r3, #41	; 0x29
 800589c:	2b00      	cmp	r3, #0
 800589e:	d02e      	beq.n	80058fe <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	f003 0308 	and.w	r3, r3, #8
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d005      	beq.n	80058b6 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058ae:	f043 0204 	orr.w	r2, r3, #4
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	f003 0320 	and.w	r3, r3, #32
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d005      	beq.n	80058cc <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058c4:	f043 0202 	orr.w	r2, r3, #2
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	f003 0301 	and.w	r3, r3, #1
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d005      	beq.n	80058e2 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058da:	f043 0201 	orr.w	r2, r3, #1
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	2229      	movs	r2, #41	; 0x29
 80058e8:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2204      	movs	r2, #4
 80058ee:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2200      	movs	r2, #0
 80058f6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 80058fa:	2301      	movs	r3, #1
 80058fc:	e032      	b.n	8005964 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005904:	d01a      	beq.n	800593c <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005906:	f7fe ff2f 	bl	8004768 <HAL_GetTick>
 800590a:	4602      	mov	r2, r0
 800590c:	697b      	ldr	r3, [r7, #20]
 800590e:	1ad3      	subs	r3, r2, r3
 8005910:	683a      	ldr	r2, [r7, #0]
 8005912:	429a      	cmp	r2, r3
 8005914:	d302      	bcc.n	800591c <HAL_DMA2D_PollForTransfer+0x182>
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d10f      	bne.n	800593c <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005920:	f043 0220 	orr.w	r2, r3, #32
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2203      	movs	r2, #3
 800592c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2200      	movs	r2, #0
 8005934:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8005938:	2303      	movs	r3, #3
 800593a:	e013      	b.n	8005964 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	f003 0310 	and.w	r3, r3, #16
 8005946:	2b00      	cmp	r3, #0
 8005948:	d0a1      	beq.n	800588e <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	2212      	movs	r2, #18
 8005950:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	2201      	movs	r2, #1
 8005956:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2200      	movs	r2, #0
 800595e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8005962:	2300      	movs	r3, #0
}
 8005964:	4618      	mov	r0, r3
 8005966:	3718      	adds	r7, #24
 8005968:	46bd      	mov	sp, r7
 800596a:	bd80      	pop	{r7, pc}

0800596c <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b084      	sub	sp, #16
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	685b      	ldr	r3, [r3, #4]
 800597a:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	f003 0301 	and.w	r3, r3, #1
 800598a:	2b00      	cmp	r3, #0
 800598c:	d026      	beq.n	80059dc <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 800598e:	68bb      	ldr	r3, [r7, #8]
 8005990:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005994:	2b00      	cmp	r3, #0
 8005996:	d021      	beq.n	80059dc <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	681a      	ldr	r2, [r3, #0]
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80059a6:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059ac:	f043 0201 	orr.w	r2, r3, #1
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	2201      	movs	r2, #1
 80059ba:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2204      	movs	r2, #4
 80059c0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2200      	movs	r2, #0
 80059c8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	695b      	ldr	r3, [r3, #20]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d003      	beq.n	80059dc <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	695b      	ldr	r3, [r3, #20]
 80059d8:	6878      	ldr	r0, [r7, #4]
 80059da:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	f003 0320 	and.w	r3, r3, #32
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d026      	beq.n	8005a34 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 80059e6:	68bb      	ldr	r3, [r7, #8]
 80059e8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d021      	beq.n	8005a34 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	681a      	ldr	r2, [r3, #0]
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80059fe:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	2220      	movs	r2, #32
 8005a06:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a0c:	f043 0202 	orr.w	r2, r3, #2
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2204      	movs	r2, #4
 8005a18:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2200      	movs	r2, #0
 8005a20:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	695b      	ldr	r3, [r3, #20]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d003      	beq.n	8005a34 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	695b      	ldr	r3, [r3, #20]
 8005a30:	6878      	ldr	r0, [r7, #4]
 8005a32:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	f003 0308 	and.w	r3, r3, #8
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d026      	beq.n	8005a8c <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8005a3e:	68bb      	ldr	r3, [r7, #8]
 8005a40:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d021      	beq.n	8005a8c <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	681a      	ldr	r2, [r3, #0]
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005a56:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	2208      	movs	r2, #8
 8005a5e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a64:	f043 0204 	orr.w	r2, r3, #4
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2204      	movs	r2, #4
 8005a70:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2200      	movs	r2, #0
 8005a78:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	695b      	ldr	r3, [r3, #20]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d003      	beq.n	8005a8c <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	695b      	ldr	r3, [r3, #20]
 8005a88:	6878      	ldr	r0, [r7, #4]
 8005a8a:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	f003 0304 	and.w	r3, r3, #4
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d013      	beq.n	8005abe <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8005a96:	68bb      	ldr	r3, [r7, #8]
 8005a98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d00e      	beq.n	8005abe <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	681a      	ldr	r2, [r3, #0]
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005aae:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	2204      	movs	r2, #4
 8005ab6:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8005ab8:	6878      	ldr	r0, [r7, #4]
 8005aba:	f000 f853 	bl	8005b64 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	f003 0302 	and.w	r3, r3, #2
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d024      	beq.n	8005b12 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d01f      	beq.n	8005b12 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	681a      	ldr	r2, [r3, #0]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005ae0:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	2202      	movs	r2, #2
 8005ae8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2201      	movs	r2, #1
 8005af6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2200      	movs	r2, #0
 8005afe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferCpltCallback != NULL)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	691b      	ldr	r3, [r3, #16]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d003      	beq.n	8005b12 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	691b      	ldr	r3, [r3, #16]
 8005b0e:	6878      	ldr	r0, [r7, #4]
 8005b10:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	f003 0310 	and.w	r3, r3, #16
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d01f      	beq.n	8005b5c <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8005b1c:	68bb      	ldr	r3, [r7, #8]
 8005b1e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d01a      	beq.n	8005b5c <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	681a      	ldr	r2, [r3, #0]
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005b34:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	2210      	movs	r2, #16
 8005b3c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2201      	movs	r2, #1
 8005b4a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2200      	movs	r2, #0
 8005b52:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8005b56:	6878      	ldr	r0, [r7, #4]
 8005b58:	f000 f80e 	bl	8005b78 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8005b5c:	bf00      	nop
 8005b5e:	3710      	adds	r7, #16
 8005b60:	46bd      	mov	sp, r7
 8005b62:	bd80      	pop	{r7, pc}

08005b64 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8005b64:	b480      	push	{r7}
 8005b66:	b083      	sub	sp, #12
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8005b6c:	bf00      	nop
 8005b6e:	370c      	adds	r7, #12
 8005b70:	46bd      	mov	sp, r7
 8005b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b76:	4770      	bx	lr

08005b78 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b083      	sub	sp, #12
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8005b80:	bf00      	nop
 8005b82:	370c      	adds	r7, #12
 8005b84:	46bd      	mov	sp, r7
 8005b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8a:	4770      	bx	lr

08005b8c <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8005b8c:	b480      	push	{r7}
 8005b8e:	b087      	sub	sp, #28
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
 8005b94:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005ba4:	2b01      	cmp	r3, #1
 8005ba6:	d101      	bne.n	8005bac <HAL_DMA2D_ConfigLayer+0x20>
 8005ba8:	2302      	movs	r3, #2
 8005baa:	e079      	b.n	8005ca0 <HAL_DMA2D_ConfigLayer+0x114>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2201      	movs	r2, #1
 8005bb0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2202      	movs	r2, #2
 8005bb8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	011b      	lsls	r3, r3, #4
 8005bc0:	3318      	adds	r3, #24
 8005bc2:	687a      	ldr	r2, [r7, #4]
 8005bc4:	4413      	add	r3, r2
 8005bc6:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8005bc8:	693b      	ldr	r3, [r7, #16]
 8005bca:	685a      	ldr	r2, [r3, #4]
 8005bcc:	693b      	ldr	r3, [r7, #16]
 8005bce:	689b      	ldr	r3, [r3, #8]
 8005bd0:	041b      	lsls	r3, r3, #16
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8005bd6:	4b35      	ldr	r3, [pc, #212]	; (8005cac <HAL_DMA2D_ConfigLayer+0x120>)
 8005bd8:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005bda:	693b      	ldr	r3, [r7, #16]
 8005bdc:	685b      	ldr	r3, [r3, #4]
 8005bde:	2b0a      	cmp	r3, #10
 8005be0:	d003      	beq.n	8005bea <HAL_DMA2D_ConfigLayer+0x5e>
 8005be2:	693b      	ldr	r3, [r7, #16]
 8005be4:	685b      	ldr	r3, [r3, #4]
 8005be6:	2b09      	cmp	r3, #9
 8005be8:	d107      	bne.n	8005bfa <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8005bea:	693b      	ldr	r3, [r7, #16]
 8005bec:	68db      	ldr	r3, [r3, #12]
 8005bee:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8005bf2:	697a      	ldr	r2, [r7, #20]
 8005bf4:	4313      	orrs	r3, r2
 8005bf6:	617b      	str	r3, [r7, #20]
 8005bf8:	e005      	b.n	8005c06 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8005bfa:	693b      	ldr	r3, [r7, #16]
 8005bfc:	68db      	ldr	r3, [r3, #12]
 8005bfe:	061b      	lsls	r3, r3, #24
 8005c00:	697a      	ldr	r2, [r7, #20]
 8005c02:	4313      	orrs	r3, r2
 8005c04:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d120      	bne.n	8005c4e <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	43db      	mvns	r3, r3
 8005c16:	ea02 0103 	and.w	r1, r2, r3
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	697a      	ldr	r2, [r7, #20]
 8005c20:	430a      	orrs	r2, r1
 8005c22:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	693a      	ldr	r2, [r7, #16]
 8005c2a:	6812      	ldr	r2, [r2, #0]
 8005c2c:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005c2e:	693b      	ldr	r3, [r7, #16]
 8005c30:	685b      	ldr	r3, [r3, #4]
 8005c32:	2b0a      	cmp	r3, #10
 8005c34:	d003      	beq.n	8005c3e <HAL_DMA2D_ConfigLayer+0xb2>
 8005c36:	693b      	ldr	r3, [r7, #16]
 8005c38:	685b      	ldr	r3, [r3, #4]
 8005c3a:	2b09      	cmp	r3, #9
 8005c3c:	d127      	bne.n	8005c8e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8005c3e:	693b      	ldr	r3, [r7, #16]
 8005c40:	68da      	ldr	r2, [r3, #12]
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8005c4a:	629a      	str	r2, [r3, #40]	; 0x28
 8005c4c:	e01f      	b.n	8005c8e <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	69da      	ldr	r2, [r3, #28]
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	43db      	mvns	r3, r3
 8005c58:	ea02 0103 	and.w	r1, r2, r3
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	697a      	ldr	r2, [r7, #20]
 8005c62:	430a      	orrs	r2, r1
 8005c64:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	693a      	ldr	r2, [r7, #16]
 8005c6c:	6812      	ldr	r2, [r2, #0]
 8005c6e:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005c70:	693b      	ldr	r3, [r7, #16]
 8005c72:	685b      	ldr	r3, [r3, #4]
 8005c74:	2b0a      	cmp	r3, #10
 8005c76:	d003      	beq.n	8005c80 <HAL_DMA2D_ConfigLayer+0xf4>
 8005c78:	693b      	ldr	r3, [r7, #16]
 8005c7a:	685b      	ldr	r3, [r3, #4]
 8005c7c:	2b09      	cmp	r3, #9
 8005c7e:	d106      	bne.n	8005c8e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8005c80:	693b      	ldr	r3, [r7, #16]
 8005c82:	68da      	ldr	r2, [r3, #12]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8005c8c:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	2201      	movs	r2, #1
 8005c92:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	2200      	movs	r2, #0
 8005c9a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8005c9e:	2300      	movs	r3, #0
}
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	371c      	adds	r7, #28
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005caa:	4770      	bx	lr
 8005cac:	ff03000f 	.word	0xff03000f

08005cb0 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	b08b      	sub	sp, #44	; 0x2c
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	60f8      	str	r0, [r7, #12]
 8005cb8:	60b9      	str	r1, [r7, #8]
 8005cba:	607a      	str	r2, [r7, #4]
 8005cbc:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cc4:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	041a      	lsls	r2, r3, #16
 8005ccc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cce:	431a      	orrs	r2, r3
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	430a      	orrs	r2, r1
 8005cd6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	687a      	ldr	r2, [r7, #4]
 8005cde:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	685b      	ldr	r3, [r3, #4]
 8005ce4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005ce8:	d174      	bne.n	8005dd4 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8005cf0:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8005cf2:	68bb      	ldr	r3, [r7, #8]
 8005cf4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005cf8:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8005cfa:	68bb      	ldr	r3, [r7, #8]
 8005cfc:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8005d00:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8005d02:	68bb      	ldr	r3, [r7, #8]
 8005d04:	b2db      	uxtb	r3, r3
 8005d06:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	689b      	ldr	r3, [r3, #8]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d108      	bne.n	8005d22 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 8005d10:	69ba      	ldr	r2, [r7, #24]
 8005d12:	69fb      	ldr	r3, [r7, #28]
 8005d14:	431a      	orrs	r2, r3
 8005d16:	6a3b      	ldr	r3, [r7, #32]
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	697a      	ldr	r2, [r7, #20]
 8005d1c:	4313      	orrs	r3, r2
 8005d1e:	627b      	str	r3, [r7, #36]	; 0x24
 8005d20:	e053      	b.n	8005dca <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	689b      	ldr	r3, [r3, #8]
 8005d26:	2b01      	cmp	r3, #1
 8005d28:	d106      	bne.n	8005d38 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8005d2a:	69ba      	ldr	r2, [r7, #24]
 8005d2c:	69fb      	ldr	r3, [r7, #28]
 8005d2e:	4313      	orrs	r3, r2
 8005d30:	697a      	ldr	r2, [r7, #20]
 8005d32:	4313      	orrs	r3, r2
 8005d34:	627b      	str	r3, [r7, #36]	; 0x24
 8005d36:	e048      	b.n	8005dca <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	689b      	ldr	r3, [r3, #8]
 8005d3c:	2b02      	cmp	r3, #2
 8005d3e:	d111      	bne.n	8005d64 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8005d40:	69fb      	ldr	r3, [r7, #28]
 8005d42:	0cdb      	lsrs	r3, r3, #19
 8005d44:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8005d46:	69bb      	ldr	r3, [r7, #24]
 8005d48:	0a9b      	lsrs	r3, r3, #10
 8005d4a:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	08db      	lsrs	r3, r3, #3
 8005d50:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8005d52:	69bb      	ldr	r3, [r7, #24]
 8005d54:	015a      	lsls	r2, r3, #5
 8005d56:	69fb      	ldr	r3, [r7, #28]
 8005d58:	02db      	lsls	r3, r3, #11
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	697a      	ldr	r2, [r7, #20]
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	627b      	str	r3, [r7, #36]	; 0x24
 8005d62:	e032      	b.n	8005dca <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	689b      	ldr	r3, [r3, #8]
 8005d68:	2b03      	cmp	r3, #3
 8005d6a:	d117      	bne.n	8005d9c <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8005d6c:	6a3b      	ldr	r3, [r7, #32]
 8005d6e:	0fdb      	lsrs	r3, r3, #31
 8005d70:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8005d72:	69fb      	ldr	r3, [r7, #28]
 8005d74:	0cdb      	lsrs	r3, r3, #19
 8005d76:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8005d78:	69bb      	ldr	r3, [r7, #24]
 8005d7a:	0adb      	lsrs	r3, r3, #11
 8005d7c:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8005d7e:	697b      	ldr	r3, [r7, #20]
 8005d80:	08db      	lsrs	r3, r3, #3
 8005d82:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8005d84:	69bb      	ldr	r3, [r7, #24]
 8005d86:	015a      	lsls	r2, r3, #5
 8005d88:	69fb      	ldr	r3, [r7, #28]
 8005d8a:	029b      	lsls	r3, r3, #10
 8005d8c:	431a      	orrs	r2, r3
 8005d8e:	6a3b      	ldr	r3, [r7, #32]
 8005d90:	03db      	lsls	r3, r3, #15
 8005d92:	4313      	orrs	r3, r2
 8005d94:	697a      	ldr	r2, [r7, #20]
 8005d96:	4313      	orrs	r3, r2
 8005d98:	627b      	str	r3, [r7, #36]	; 0x24
 8005d9a:	e016      	b.n	8005dca <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8005d9c:	6a3b      	ldr	r3, [r7, #32]
 8005d9e:	0f1b      	lsrs	r3, r3, #28
 8005da0:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8005da2:	69fb      	ldr	r3, [r7, #28]
 8005da4:	0d1b      	lsrs	r3, r3, #20
 8005da6:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8005da8:	69bb      	ldr	r3, [r7, #24]
 8005daa:	0b1b      	lsrs	r3, r3, #12
 8005dac:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 8005dae:	697b      	ldr	r3, [r7, #20]
 8005db0:	091b      	lsrs	r3, r3, #4
 8005db2:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8005db4:	69bb      	ldr	r3, [r7, #24]
 8005db6:	011a      	lsls	r2, r3, #4
 8005db8:	69fb      	ldr	r3, [r7, #28]
 8005dba:	021b      	lsls	r3, r3, #8
 8005dbc:	431a      	orrs	r2, r3
 8005dbe:	6a3b      	ldr	r3, [r7, #32]
 8005dc0:	031b      	lsls	r3, r3, #12
 8005dc2:	4313      	orrs	r3, r2
 8005dc4:	697a      	ldr	r2, [r7, #20]
 8005dc6:	4313      	orrs	r3, r2
 8005dc8:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005dd0:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8005dd2:	e003      	b.n	8005ddc <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	68ba      	ldr	r2, [r7, #8]
 8005dda:	60da      	str	r2, [r3, #12]
}
 8005ddc:	bf00      	nop
 8005dde:	372c      	adds	r7, #44	; 0x2c
 8005de0:	46bd      	mov	sp, r7
 8005de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de6:	4770      	bx	lr

08005de8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005de8:	b480      	push	{r7}
 8005dea:	b089      	sub	sp, #36	; 0x24
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
 8005df0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8005df2:	2300      	movs	r3, #0
 8005df4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8005df6:	2300      	movs	r3, #0
 8005df8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8005dfe:	2300      	movs	r3, #0
 8005e00:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8005e02:	2300      	movs	r3, #0
 8005e04:	61fb      	str	r3, [r7, #28]
 8005e06:	e175      	b.n	80060f4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8005e08:	2201      	movs	r2, #1
 8005e0a:	69fb      	ldr	r3, [r7, #28]
 8005e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8005e10:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	697a      	ldr	r2, [r7, #20]
 8005e18:	4013      	ands	r3, r2
 8005e1a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005e1c:	693a      	ldr	r2, [r7, #16]
 8005e1e:	697b      	ldr	r3, [r7, #20]
 8005e20:	429a      	cmp	r2, r3
 8005e22:	f040 8164 	bne.w	80060ee <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	685b      	ldr	r3, [r3, #4]
 8005e2a:	f003 0303 	and.w	r3, r3, #3
 8005e2e:	2b01      	cmp	r3, #1
 8005e30:	d005      	beq.n	8005e3e <HAL_GPIO_Init+0x56>
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	685b      	ldr	r3, [r3, #4]
 8005e36:	f003 0303 	and.w	r3, r3, #3
 8005e3a:	2b02      	cmp	r3, #2
 8005e3c:	d130      	bne.n	8005ea0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	689b      	ldr	r3, [r3, #8]
 8005e42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005e44:	69fb      	ldr	r3, [r7, #28]
 8005e46:	005b      	lsls	r3, r3, #1
 8005e48:	2203      	movs	r2, #3
 8005e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8005e4e:	43db      	mvns	r3, r3
 8005e50:	69ba      	ldr	r2, [r7, #24]
 8005e52:	4013      	ands	r3, r2
 8005e54:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	68da      	ldr	r2, [r3, #12]
 8005e5a:	69fb      	ldr	r3, [r7, #28]
 8005e5c:	005b      	lsls	r3, r3, #1
 8005e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8005e62:	69ba      	ldr	r2, [r7, #24]
 8005e64:	4313      	orrs	r3, r2
 8005e66:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	69ba      	ldr	r2, [r7, #24]
 8005e6c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005e74:	2201      	movs	r2, #1
 8005e76:	69fb      	ldr	r3, [r7, #28]
 8005e78:	fa02 f303 	lsl.w	r3, r2, r3
 8005e7c:	43db      	mvns	r3, r3
 8005e7e:	69ba      	ldr	r2, [r7, #24]
 8005e80:	4013      	ands	r3, r2
 8005e82:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	685b      	ldr	r3, [r3, #4]
 8005e88:	091b      	lsrs	r3, r3, #4
 8005e8a:	f003 0201 	and.w	r2, r3, #1
 8005e8e:	69fb      	ldr	r3, [r7, #28]
 8005e90:	fa02 f303 	lsl.w	r3, r2, r3
 8005e94:	69ba      	ldr	r2, [r7, #24]
 8005e96:	4313      	orrs	r3, r2
 8005e98:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	69ba      	ldr	r2, [r7, #24]
 8005e9e:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	685b      	ldr	r3, [r3, #4]
 8005ea4:	f003 0303 	and.w	r3, r3, #3
 8005ea8:	2b03      	cmp	r3, #3
 8005eaa:	d017      	beq.n	8005edc <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	68db      	ldr	r3, [r3, #12]
 8005eb0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8005eb2:	69fb      	ldr	r3, [r7, #28]
 8005eb4:	005b      	lsls	r3, r3, #1
 8005eb6:	2203      	movs	r2, #3
 8005eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8005ebc:	43db      	mvns	r3, r3
 8005ebe:	69ba      	ldr	r2, [r7, #24]
 8005ec0:	4013      	ands	r3, r2
 8005ec2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8005ec4:	683b      	ldr	r3, [r7, #0]
 8005ec6:	689a      	ldr	r2, [r3, #8]
 8005ec8:	69fb      	ldr	r3, [r7, #28]
 8005eca:	005b      	lsls	r3, r3, #1
 8005ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8005ed0:	69ba      	ldr	r2, [r7, #24]
 8005ed2:	4313      	orrs	r3, r2
 8005ed4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	69ba      	ldr	r2, [r7, #24]
 8005eda:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	685b      	ldr	r3, [r3, #4]
 8005ee0:	f003 0303 	and.w	r3, r3, #3
 8005ee4:	2b02      	cmp	r3, #2
 8005ee6:	d123      	bne.n	8005f30 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8005ee8:	69fb      	ldr	r3, [r7, #28]
 8005eea:	08da      	lsrs	r2, r3, #3
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	3208      	adds	r2, #8
 8005ef0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ef4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8005ef6:	69fb      	ldr	r3, [r7, #28]
 8005ef8:	f003 0307 	and.w	r3, r3, #7
 8005efc:	009b      	lsls	r3, r3, #2
 8005efe:	220f      	movs	r2, #15
 8005f00:	fa02 f303 	lsl.w	r3, r2, r3
 8005f04:	43db      	mvns	r3, r3
 8005f06:	69ba      	ldr	r2, [r7, #24]
 8005f08:	4013      	ands	r3, r2
 8005f0a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	691a      	ldr	r2, [r3, #16]
 8005f10:	69fb      	ldr	r3, [r7, #28]
 8005f12:	f003 0307 	and.w	r3, r3, #7
 8005f16:	009b      	lsls	r3, r3, #2
 8005f18:	fa02 f303 	lsl.w	r3, r2, r3
 8005f1c:	69ba      	ldr	r2, [r7, #24]
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8005f22:	69fb      	ldr	r3, [r7, #28]
 8005f24:	08da      	lsrs	r2, r3, #3
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	3208      	adds	r2, #8
 8005f2a:	69b9      	ldr	r1, [r7, #24]
 8005f2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8005f36:	69fb      	ldr	r3, [r7, #28]
 8005f38:	005b      	lsls	r3, r3, #1
 8005f3a:	2203      	movs	r2, #3
 8005f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f40:	43db      	mvns	r3, r3
 8005f42:	69ba      	ldr	r2, [r7, #24]
 8005f44:	4013      	ands	r3, r2
 8005f46:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	685b      	ldr	r3, [r3, #4]
 8005f4c:	f003 0203 	and.w	r2, r3, #3
 8005f50:	69fb      	ldr	r3, [r7, #28]
 8005f52:	005b      	lsls	r3, r3, #1
 8005f54:	fa02 f303 	lsl.w	r3, r2, r3
 8005f58:	69ba      	ldr	r2, [r7, #24]
 8005f5a:	4313      	orrs	r3, r2
 8005f5c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	69ba      	ldr	r2, [r7, #24]
 8005f62:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	685b      	ldr	r3, [r3, #4]
 8005f68:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	f000 80be 	beq.w	80060ee <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005f72:	4b66      	ldr	r3, [pc, #408]	; (800610c <HAL_GPIO_Init+0x324>)
 8005f74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f76:	4a65      	ldr	r2, [pc, #404]	; (800610c <HAL_GPIO_Init+0x324>)
 8005f78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005f7c:	6453      	str	r3, [r2, #68]	; 0x44
 8005f7e:	4b63      	ldr	r3, [pc, #396]	; (800610c <HAL_GPIO_Init+0x324>)
 8005f80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005f86:	60fb      	str	r3, [r7, #12]
 8005f88:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8005f8a:	4a61      	ldr	r2, [pc, #388]	; (8006110 <HAL_GPIO_Init+0x328>)
 8005f8c:	69fb      	ldr	r3, [r7, #28]
 8005f8e:	089b      	lsrs	r3, r3, #2
 8005f90:	3302      	adds	r3, #2
 8005f92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f96:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005f98:	69fb      	ldr	r3, [r7, #28]
 8005f9a:	f003 0303 	and.w	r3, r3, #3
 8005f9e:	009b      	lsls	r3, r3, #2
 8005fa0:	220f      	movs	r2, #15
 8005fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8005fa6:	43db      	mvns	r3, r3
 8005fa8:	69ba      	ldr	r2, [r7, #24]
 8005faa:	4013      	ands	r3, r2
 8005fac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	4a58      	ldr	r2, [pc, #352]	; (8006114 <HAL_GPIO_Init+0x32c>)
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d037      	beq.n	8006026 <HAL_GPIO_Init+0x23e>
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	4a57      	ldr	r2, [pc, #348]	; (8006118 <HAL_GPIO_Init+0x330>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d031      	beq.n	8006022 <HAL_GPIO_Init+0x23a>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	4a56      	ldr	r2, [pc, #344]	; (800611c <HAL_GPIO_Init+0x334>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d02b      	beq.n	800601e <HAL_GPIO_Init+0x236>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	4a55      	ldr	r2, [pc, #340]	; (8006120 <HAL_GPIO_Init+0x338>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d025      	beq.n	800601a <HAL_GPIO_Init+0x232>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	4a54      	ldr	r2, [pc, #336]	; (8006124 <HAL_GPIO_Init+0x33c>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d01f      	beq.n	8006016 <HAL_GPIO_Init+0x22e>
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	4a53      	ldr	r2, [pc, #332]	; (8006128 <HAL_GPIO_Init+0x340>)
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d019      	beq.n	8006012 <HAL_GPIO_Init+0x22a>
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	4a52      	ldr	r2, [pc, #328]	; (800612c <HAL_GPIO_Init+0x344>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d013      	beq.n	800600e <HAL_GPIO_Init+0x226>
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	4a51      	ldr	r2, [pc, #324]	; (8006130 <HAL_GPIO_Init+0x348>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d00d      	beq.n	800600a <HAL_GPIO_Init+0x222>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	4a50      	ldr	r2, [pc, #320]	; (8006134 <HAL_GPIO_Init+0x34c>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d007      	beq.n	8006006 <HAL_GPIO_Init+0x21e>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	4a4f      	ldr	r2, [pc, #316]	; (8006138 <HAL_GPIO_Init+0x350>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d101      	bne.n	8006002 <HAL_GPIO_Init+0x21a>
 8005ffe:	2309      	movs	r3, #9
 8006000:	e012      	b.n	8006028 <HAL_GPIO_Init+0x240>
 8006002:	230a      	movs	r3, #10
 8006004:	e010      	b.n	8006028 <HAL_GPIO_Init+0x240>
 8006006:	2308      	movs	r3, #8
 8006008:	e00e      	b.n	8006028 <HAL_GPIO_Init+0x240>
 800600a:	2307      	movs	r3, #7
 800600c:	e00c      	b.n	8006028 <HAL_GPIO_Init+0x240>
 800600e:	2306      	movs	r3, #6
 8006010:	e00a      	b.n	8006028 <HAL_GPIO_Init+0x240>
 8006012:	2305      	movs	r3, #5
 8006014:	e008      	b.n	8006028 <HAL_GPIO_Init+0x240>
 8006016:	2304      	movs	r3, #4
 8006018:	e006      	b.n	8006028 <HAL_GPIO_Init+0x240>
 800601a:	2303      	movs	r3, #3
 800601c:	e004      	b.n	8006028 <HAL_GPIO_Init+0x240>
 800601e:	2302      	movs	r3, #2
 8006020:	e002      	b.n	8006028 <HAL_GPIO_Init+0x240>
 8006022:	2301      	movs	r3, #1
 8006024:	e000      	b.n	8006028 <HAL_GPIO_Init+0x240>
 8006026:	2300      	movs	r3, #0
 8006028:	69fa      	ldr	r2, [r7, #28]
 800602a:	f002 0203 	and.w	r2, r2, #3
 800602e:	0092      	lsls	r2, r2, #2
 8006030:	4093      	lsls	r3, r2
 8006032:	69ba      	ldr	r2, [r7, #24]
 8006034:	4313      	orrs	r3, r2
 8006036:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8006038:	4935      	ldr	r1, [pc, #212]	; (8006110 <HAL_GPIO_Init+0x328>)
 800603a:	69fb      	ldr	r3, [r7, #28]
 800603c:	089b      	lsrs	r3, r3, #2
 800603e:	3302      	adds	r3, #2
 8006040:	69ba      	ldr	r2, [r7, #24]
 8006042:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006046:	4b3d      	ldr	r3, [pc, #244]	; (800613c <HAL_GPIO_Init+0x354>)
 8006048:	689b      	ldr	r3, [r3, #8]
 800604a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800604c:	693b      	ldr	r3, [r7, #16]
 800604e:	43db      	mvns	r3, r3
 8006050:	69ba      	ldr	r2, [r7, #24]
 8006052:	4013      	ands	r3, r2
 8006054:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	685b      	ldr	r3, [r3, #4]
 800605a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800605e:	2b00      	cmp	r3, #0
 8006060:	d003      	beq.n	800606a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8006062:	69ba      	ldr	r2, [r7, #24]
 8006064:	693b      	ldr	r3, [r7, #16]
 8006066:	4313      	orrs	r3, r2
 8006068:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800606a:	4a34      	ldr	r2, [pc, #208]	; (800613c <HAL_GPIO_Init+0x354>)
 800606c:	69bb      	ldr	r3, [r7, #24]
 800606e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006070:	4b32      	ldr	r3, [pc, #200]	; (800613c <HAL_GPIO_Init+0x354>)
 8006072:	68db      	ldr	r3, [r3, #12]
 8006074:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006076:	693b      	ldr	r3, [r7, #16]
 8006078:	43db      	mvns	r3, r3
 800607a:	69ba      	ldr	r2, [r7, #24]
 800607c:	4013      	ands	r3, r2
 800607e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	685b      	ldr	r3, [r3, #4]
 8006084:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006088:	2b00      	cmp	r3, #0
 800608a:	d003      	beq.n	8006094 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800608c:	69ba      	ldr	r2, [r7, #24]
 800608e:	693b      	ldr	r3, [r7, #16]
 8006090:	4313      	orrs	r3, r2
 8006092:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006094:	4a29      	ldr	r2, [pc, #164]	; (800613c <HAL_GPIO_Init+0x354>)
 8006096:	69bb      	ldr	r3, [r7, #24]
 8006098:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800609a:	4b28      	ldr	r3, [pc, #160]	; (800613c <HAL_GPIO_Init+0x354>)
 800609c:	685b      	ldr	r3, [r3, #4]
 800609e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80060a0:	693b      	ldr	r3, [r7, #16]
 80060a2:	43db      	mvns	r3, r3
 80060a4:	69ba      	ldr	r2, [r7, #24]
 80060a6:	4013      	ands	r3, r2
 80060a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	685b      	ldr	r3, [r3, #4]
 80060ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d003      	beq.n	80060be <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80060b6:	69ba      	ldr	r2, [r7, #24]
 80060b8:	693b      	ldr	r3, [r7, #16]
 80060ba:	4313      	orrs	r3, r2
 80060bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80060be:	4a1f      	ldr	r2, [pc, #124]	; (800613c <HAL_GPIO_Init+0x354>)
 80060c0:	69bb      	ldr	r3, [r7, #24]
 80060c2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80060c4:	4b1d      	ldr	r3, [pc, #116]	; (800613c <HAL_GPIO_Init+0x354>)
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80060ca:	693b      	ldr	r3, [r7, #16]
 80060cc:	43db      	mvns	r3, r3
 80060ce:	69ba      	ldr	r2, [r7, #24]
 80060d0:	4013      	ands	r3, r2
 80060d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	685b      	ldr	r3, [r3, #4]
 80060d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d003      	beq.n	80060e8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80060e0:	69ba      	ldr	r2, [r7, #24]
 80060e2:	693b      	ldr	r3, [r7, #16]
 80060e4:	4313      	orrs	r3, r2
 80060e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80060e8:	4a14      	ldr	r2, [pc, #80]	; (800613c <HAL_GPIO_Init+0x354>)
 80060ea:	69bb      	ldr	r3, [r7, #24]
 80060ec:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80060ee:	69fb      	ldr	r3, [r7, #28]
 80060f0:	3301      	adds	r3, #1
 80060f2:	61fb      	str	r3, [r7, #28]
 80060f4:	69fb      	ldr	r3, [r7, #28]
 80060f6:	2b0f      	cmp	r3, #15
 80060f8:	f67f ae86 	bls.w	8005e08 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80060fc:	bf00      	nop
 80060fe:	bf00      	nop
 8006100:	3724      	adds	r7, #36	; 0x24
 8006102:	46bd      	mov	sp, r7
 8006104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006108:	4770      	bx	lr
 800610a:	bf00      	nop
 800610c:	40023800 	.word	0x40023800
 8006110:	40013800 	.word	0x40013800
 8006114:	40020000 	.word	0x40020000
 8006118:	40020400 	.word	0x40020400
 800611c:	40020800 	.word	0x40020800
 8006120:	40020c00 	.word	0x40020c00
 8006124:	40021000 	.word	0x40021000
 8006128:	40021400 	.word	0x40021400
 800612c:	40021800 	.word	0x40021800
 8006130:	40021c00 	.word	0x40021c00
 8006134:	40022000 	.word	0x40022000
 8006138:	40022400 	.word	0x40022400
 800613c:	40013c00 	.word	0x40013c00

08006140 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8006140:	b480      	push	{r7}
 8006142:	b087      	sub	sp, #28
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
 8006148:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 800614a:	2300      	movs	r3, #0
 800614c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 800614e:	2300      	movs	r3, #0
 8006150:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 8006152:	2300      	movs	r3, #0
 8006154:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8006156:	2300      	movs	r3, #0
 8006158:	617b      	str	r3, [r7, #20]
 800615a:	e0d9      	b.n	8006310 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800615c:	2201      	movs	r2, #1
 800615e:	697b      	ldr	r3, [r7, #20]
 8006160:	fa02 f303 	lsl.w	r3, r2, r3
 8006164:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8006166:	683a      	ldr	r2, [r7, #0]
 8006168:	693b      	ldr	r3, [r7, #16]
 800616a:	4013      	ands	r3, r2
 800616c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800616e:	68fa      	ldr	r2, [r7, #12]
 8006170:	693b      	ldr	r3, [r7, #16]
 8006172:	429a      	cmp	r2, r3
 8006174:	f040 80c9 	bne.w	800630a <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8006178:	4a6b      	ldr	r2, [pc, #428]	; (8006328 <HAL_GPIO_DeInit+0x1e8>)
 800617a:	697b      	ldr	r3, [r7, #20]
 800617c:	089b      	lsrs	r3, r3, #2
 800617e:	3302      	adds	r3, #2
 8006180:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006184:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8006186:	697b      	ldr	r3, [r7, #20]
 8006188:	f003 0303 	and.w	r3, r3, #3
 800618c:	009b      	lsls	r3, r3, #2
 800618e:	220f      	movs	r2, #15
 8006190:	fa02 f303 	lsl.w	r3, r2, r3
 8006194:	68ba      	ldr	r2, [r7, #8]
 8006196:	4013      	ands	r3, r2
 8006198:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	4a63      	ldr	r2, [pc, #396]	; (800632c <HAL_GPIO_DeInit+0x1ec>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d037      	beq.n	8006212 <HAL_GPIO_DeInit+0xd2>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	4a62      	ldr	r2, [pc, #392]	; (8006330 <HAL_GPIO_DeInit+0x1f0>)
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d031      	beq.n	800620e <HAL_GPIO_DeInit+0xce>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	4a61      	ldr	r2, [pc, #388]	; (8006334 <HAL_GPIO_DeInit+0x1f4>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d02b      	beq.n	800620a <HAL_GPIO_DeInit+0xca>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	4a60      	ldr	r2, [pc, #384]	; (8006338 <HAL_GPIO_DeInit+0x1f8>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d025      	beq.n	8006206 <HAL_GPIO_DeInit+0xc6>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	4a5f      	ldr	r2, [pc, #380]	; (800633c <HAL_GPIO_DeInit+0x1fc>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d01f      	beq.n	8006202 <HAL_GPIO_DeInit+0xc2>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	4a5e      	ldr	r2, [pc, #376]	; (8006340 <HAL_GPIO_DeInit+0x200>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d019      	beq.n	80061fe <HAL_GPIO_DeInit+0xbe>
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	4a5d      	ldr	r2, [pc, #372]	; (8006344 <HAL_GPIO_DeInit+0x204>)
 80061ce:	4293      	cmp	r3, r2
 80061d0:	d013      	beq.n	80061fa <HAL_GPIO_DeInit+0xba>
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	4a5c      	ldr	r2, [pc, #368]	; (8006348 <HAL_GPIO_DeInit+0x208>)
 80061d6:	4293      	cmp	r3, r2
 80061d8:	d00d      	beq.n	80061f6 <HAL_GPIO_DeInit+0xb6>
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	4a5b      	ldr	r2, [pc, #364]	; (800634c <HAL_GPIO_DeInit+0x20c>)
 80061de:	4293      	cmp	r3, r2
 80061e0:	d007      	beq.n	80061f2 <HAL_GPIO_DeInit+0xb2>
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	4a5a      	ldr	r2, [pc, #360]	; (8006350 <HAL_GPIO_DeInit+0x210>)
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d101      	bne.n	80061ee <HAL_GPIO_DeInit+0xae>
 80061ea:	2309      	movs	r3, #9
 80061ec:	e012      	b.n	8006214 <HAL_GPIO_DeInit+0xd4>
 80061ee:	230a      	movs	r3, #10
 80061f0:	e010      	b.n	8006214 <HAL_GPIO_DeInit+0xd4>
 80061f2:	2308      	movs	r3, #8
 80061f4:	e00e      	b.n	8006214 <HAL_GPIO_DeInit+0xd4>
 80061f6:	2307      	movs	r3, #7
 80061f8:	e00c      	b.n	8006214 <HAL_GPIO_DeInit+0xd4>
 80061fa:	2306      	movs	r3, #6
 80061fc:	e00a      	b.n	8006214 <HAL_GPIO_DeInit+0xd4>
 80061fe:	2305      	movs	r3, #5
 8006200:	e008      	b.n	8006214 <HAL_GPIO_DeInit+0xd4>
 8006202:	2304      	movs	r3, #4
 8006204:	e006      	b.n	8006214 <HAL_GPIO_DeInit+0xd4>
 8006206:	2303      	movs	r3, #3
 8006208:	e004      	b.n	8006214 <HAL_GPIO_DeInit+0xd4>
 800620a:	2302      	movs	r3, #2
 800620c:	e002      	b.n	8006214 <HAL_GPIO_DeInit+0xd4>
 800620e:	2301      	movs	r3, #1
 8006210:	e000      	b.n	8006214 <HAL_GPIO_DeInit+0xd4>
 8006212:	2300      	movs	r3, #0
 8006214:	697a      	ldr	r2, [r7, #20]
 8006216:	f002 0203 	and.w	r2, r2, #3
 800621a:	0092      	lsls	r2, r2, #2
 800621c:	4093      	lsls	r3, r2
 800621e:	68ba      	ldr	r2, [r7, #8]
 8006220:	429a      	cmp	r2, r3
 8006222:	d132      	bne.n	800628a <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8006224:	4b4b      	ldr	r3, [pc, #300]	; (8006354 <HAL_GPIO_DeInit+0x214>)
 8006226:	681a      	ldr	r2, [r3, #0]
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	43db      	mvns	r3, r3
 800622c:	4949      	ldr	r1, [pc, #292]	; (8006354 <HAL_GPIO_DeInit+0x214>)
 800622e:	4013      	ands	r3, r2
 8006230:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8006232:	4b48      	ldr	r3, [pc, #288]	; (8006354 <HAL_GPIO_DeInit+0x214>)
 8006234:	685a      	ldr	r2, [r3, #4]
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	43db      	mvns	r3, r3
 800623a:	4946      	ldr	r1, [pc, #280]	; (8006354 <HAL_GPIO_DeInit+0x214>)
 800623c:	4013      	ands	r3, r2
 800623e:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8006240:	4b44      	ldr	r3, [pc, #272]	; (8006354 <HAL_GPIO_DeInit+0x214>)
 8006242:	68da      	ldr	r2, [r3, #12]
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	43db      	mvns	r3, r3
 8006248:	4942      	ldr	r1, [pc, #264]	; (8006354 <HAL_GPIO_DeInit+0x214>)
 800624a:	4013      	ands	r3, r2
 800624c:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800624e:	4b41      	ldr	r3, [pc, #260]	; (8006354 <HAL_GPIO_DeInit+0x214>)
 8006250:	689a      	ldr	r2, [r3, #8]
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	43db      	mvns	r3, r3
 8006256:	493f      	ldr	r1, [pc, #252]	; (8006354 <HAL_GPIO_DeInit+0x214>)
 8006258:	4013      	ands	r3, r2
 800625a:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 800625c:	697b      	ldr	r3, [r7, #20]
 800625e:	f003 0303 	and.w	r3, r3, #3
 8006262:	009b      	lsls	r3, r3, #2
 8006264:	220f      	movs	r2, #15
 8006266:	fa02 f303 	lsl.w	r3, r2, r3
 800626a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 800626c:	4a2e      	ldr	r2, [pc, #184]	; (8006328 <HAL_GPIO_DeInit+0x1e8>)
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	089b      	lsrs	r3, r3, #2
 8006272:	3302      	adds	r3, #2
 8006274:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8006278:	68bb      	ldr	r3, [r7, #8]
 800627a:	43da      	mvns	r2, r3
 800627c:	482a      	ldr	r0, [pc, #168]	; (8006328 <HAL_GPIO_DeInit+0x1e8>)
 800627e:	697b      	ldr	r3, [r7, #20]
 8006280:	089b      	lsrs	r3, r3, #2
 8006282:	400a      	ands	r2, r1
 8006284:	3302      	adds	r3, #2
 8006286:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681a      	ldr	r2, [r3, #0]
 800628e:	697b      	ldr	r3, [r7, #20]
 8006290:	005b      	lsls	r3, r3, #1
 8006292:	2103      	movs	r1, #3
 8006294:	fa01 f303 	lsl.w	r3, r1, r3
 8006298:	43db      	mvns	r3, r3
 800629a:	401a      	ands	r2, r3
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80062a0:	697b      	ldr	r3, [r7, #20]
 80062a2:	08da      	lsrs	r2, r3, #3
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	3208      	adds	r2, #8
 80062a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80062ac:	697b      	ldr	r3, [r7, #20]
 80062ae:	f003 0307 	and.w	r3, r3, #7
 80062b2:	009b      	lsls	r3, r3, #2
 80062b4:	220f      	movs	r2, #15
 80062b6:	fa02 f303 	lsl.w	r3, r2, r3
 80062ba:	43db      	mvns	r3, r3
 80062bc:	697a      	ldr	r2, [r7, #20]
 80062be:	08d2      	lsrs	r2, r2, #3
 80062c0:	4019      	ands	r1, r3
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	3208      	adds	r2, #8
 80062c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	68da      	ldr	r2, [r3, #12]
 80062ce:	697b      	ldr	r3, [r7, #20]
 80062d0:	005b      	lsls	r3, r3, #1
 80062d2:	2103      	movs	r1, #3
 80062d4:	fa01 f303 	lsl.w	r3, r1, r3
 80062d8:	43db      	mvns	r3, r3
 80062da:	401a      	ands	r2, r3
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	685a      	ldr	r2, [r3, #4]
 80062e4:	2101      	movs	r1, #1
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	fa01 f303 	lsl.w	r3, r1, r3
 80062ec:	43db      	mvns	r3, r3
 80062ee:	401a      	ands	r2, r3
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	689a      	ldr	r2, [r3, #8]
 80062f8:	697b      	ldr	r3, [r7, #20]
 80062fa:	005b      	lsls	r3, r3, #1
 80062fc:	2103      	movs	r1, #3
 80062fe:	fa01 f303 	lsl.w	r3, r1, r3
 8006302:	43db      	mvns	r3, r3
 8006304:	401a      	ands	r2, r3
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	609a      	str	r2, [r3, #8]
  for(position = 0; position < GPIO_NUMBER; position++)
 800630a:	697b      	ldr	r3, [r7, #20]
 800630c:	3301      	adds	r3, #1
 800630e:	617b      	str	r3, [r7, #20]
 8006310:	697b      	ldr	r3, [r7, #20]
 8006312:	2b0f      	cmp	r3, #15
 8006314:	f67f af22 	bls.w	800615c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8006318:	bf00      	nop
 800631a:	bf00      	nop
 800631c:	371c      	adds	r7, #28
 800631e:	46bd      	mov	sp, r7
 8006320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006324:	4770      	bx	lr
 8006326:	bf00      	nop
 8006328:	40013800 	.word	0x40013800
 800632c:	40020000 	.word	0x40020000
 8006330:	40020400 	.word	0x40020400
 8006334:	40020800 	.word	0x40020800
 8006338:	40020c00 	.word	0x40020c00
 800633c:	40021000 	.word	0x40021000
 8006340:	40021400 	.word	0x40021400
 8006344:	40021800 	.word	0x40021800
 8006348:	40021c00 	.word	0x40021c00
 800634c:	40022000 	.word	0x40022000
 8006350:	40022400 	.word	0x40022400
 8006354:	40013c00 	.word	0x40013c00

08006358 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006358:	b480      	push	{r7}
 800635a:	b083      	sub	sp, #12
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
 8006360:	460b      	mov	r3, r1
 8006362:	807b      	strh	r3, [r7, #2]
 8006364:	4613      	mov	r3, r2
 8006366:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006368:	787b      	ldrb	r3, [r7, #1]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d003      	beq.n	8006376 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800636e:	887a      	ldrh	r2, [r7, #2]
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8006374:	e003      	b.n	800637e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8006376:	887b      	ldrh	r3, [r7, #2]
 8006378:	041a      	lsls	r2, r3, #16
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	619a      	str	r2, [r3, #24]
}
 800637e:	bf00      	nop
 8006380:	370c      	adds	r7, #12
 8006382:	46bd      	mov	sp, r7
 8006384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006388:	4770      	bx	lr

0800638a <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800638a:	b480      	push	{r7}
 800638c:	b085      	sub	sp, #20
 800638e:	af00      	add	r7, sp, #0
 8006390:	6078      	str	r0, [r7, #4]
 8006392:	460b      	mov	r3, r1
 8006394:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	695b      	ldr	r3, [r3, #20]
 800639a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800639c:	887a      	ldrh	r2, [r7, #2]
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	4013      	ands	r3, r2
 80063a2:	041a      	lsls	r2, r3, #16
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	43d9      	mvns	r1, r3
 80063a8:	887b      	ldrh	r3, [r7, #2]
 80063aa:	400b      	ands	r3, r1
 80063ac:	431a      	orrs	r2, r3
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	619a      	str	r2, [r3, #24]
}
 80063b2:	bf00      	nop
 80063b4:	3714      	adds	r7, #20
 80063b6:	46bd      	mov	sp, r7
 80063b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063bc:	4770      	bx	lr
	...

080063c0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b082      	sub	sp, #8
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	4603      	mov	r3, r0
 80063c8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80063ca:	4b08      	ldr	r3, [pc, #32]	; (80063ec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80063cc:	695a      	ldr	r2, [r3, #20]
 80063ce:	88fb      	ldrh	r3, [r7, #6]
 80063d0:	4013      	ands	r3, r2
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d006      	beq.n	80063e4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80063d6:	4a05      	ldr	r2, [pc, #20]	; (80063ec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80063d8:	88fb      	ldrh	r3, [r7, #6]
 80063da:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80063dc:	88fb      	ldrh	r3, [r7, #6]
 80063de:	4618      	mov	r0, r3
 80063e0:	f7fb fcce 	bl	8001d80 <HAL_GPIO_EXTI_Callback>
  }
}
 80063e4:	bf00      	nop
 80063e6:	3708      	adds	r7, #8
 80063e8:	46bd      	mov	sp, r7
 80063ea:	bd80      	pop	{r7, pc}
 80063ec:	40013c00 	.word	0x40013c00

080063f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b082      	sub	sp, #8
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d101      	bne.n	8006402 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80063fe:	2301      	movs	r3, #1
 8006400:	e07f      	b.n	8006502 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006408:	b2db      	uxtb	r3, r3
 800640a:	2b00      	cmp	r3, #0
 800640c:	d106      	bne.n	800641c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2200      	movs	r2, #0
 8006412:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006416:	6878      	ldr	r0, [r7, #4]
 8006418:	f7fd fbe8 	bl	8003bec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2224      	movs	r2, #36	; 0x24
 8006420:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	681a      	ldr	r2, [r3, #0]
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f022 0201 	bic.w	r2, r2, #1
 8006432:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	685a      	ldr	r2, [r3, #4]
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006440:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	689a      	ldr	r2, [r3, #8]
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006450:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	68db      	ldr	r3, [r3, #12]
 8006456:	2b01      	cmp	r3, #1
 8006458:	d107      	bne.n	800646a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	689a      	ldr	r2, [r3, #8]
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006466:	609a      	str	r2, [r3, #8]
 8006468:	e006      	b.n	8006478 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	689a      	ldr	r2, [r3, #8]
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8006476:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	68db      	ldr	r3, [r3, #12]
 800647c:	2b02      	cmp	r3, #2
 800647e:	d104      	bne.n	800648a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006488:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	6859      	ldr	r1, [r3, #4]
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681a      	ldr	r2, [r3, #0]
 8006494:	4b1d      	ldr	r3, [pc, #116]	; (800650c <HAL_I2C_Init+0x11c>)
 8006496:	430b      	orrs	r3, r1
 8006498:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	68da      	ldr	r2, [r3, #12]
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80064a8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	691a      	ldr	r2, [r3, #16]
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	695b      	ldr	r3, [r3, #20]
 80064b2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	699b      	ldr	r3, [r3, #24]
 80064ba:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	430a      	orrs	r2, r1
 80064c2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	69d9      	ldr	r1, [r3, #28]
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	6a1a      	ldr	r2, [r3, #32]
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	430a      	orrs	r2, r1
 80064d2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	681a      	ldr	r2, [r3, #0]
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f042 0201 	orr.w	r2, r2, #1
 80064e2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2200      	movs	r2, #0
 80064e8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2220      	movs	r2, #32
 80064ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2200      	movs	r2, #0
 80064f6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2200      	movs	r2, #0
 80064fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8006500:	2300      	movs	r3, #0
}
 8006502:	4618      	mov	r0, r3
 8006504:	3708      	adds	r7, #8
 8006506:	46bd      	mov	sp, r7
 8006508:	bd80      	pop	{r7, pc}
 800650a:	bf00      	nop
 800650c:	02008000 	.word	0x02008000

08006510 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8006510:	b580      	push	{r7, lr}
 8006512:	b082      	sub	sp, #8
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d101      	bne.n	8006522 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800651e:	2301      	movs	r3, #1
 8006520:	e021      	b.n	8006566 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2224      	movs	r2, #36	; 0x24
 8006526:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	681a      	ldr	r2, [r3, #0]
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f022 0201 	bic.w	r2, r2, #1
 8006538:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800653a:	6878      	ldr	r0, [r7, #4]
 800653c:	f7fd fbfe 	bl	8003d3c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2200      	movs	r2, #0
 8006544:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2200      	movs	r2, #0
 800654a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2200      	movs	r2, #0
 8006552:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2200      	movs	r2, #0
 8006558:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2200      	movs	r2, #0
 8006560:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006564:	2300      	movs	r3, #0
}
 8006566:	4618      	mov	r0, r3
 8006568:	3708      	adds	r7, #8
 800656a:	46bd      	mov	sp, r7
 800656c:	bd80      	pop	{r7, pc}
	...

08006570 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006570:	b580      	push	{r7, lr}
 8006572:	b088      	sub	sp, #32
 8006574:	af02      	add	r7, sp, #8
 8006576:	60f8      	str	r0, [r7, #12]
 8006578:	4608      	mov	r0, r1
 800657a:	4611      	mov	r1, r2
 800657c:	461a      	mov	r2, r3
 800657e:	4603      	mov	r3, r0
 8006580:	817b      	strh	r3, [r7, #10]
 8006582:	460b      	mov	r3, r1
 8006584:	813b      	strh	r3, [r7, #8]
 8006586:	4613      	mov	r3, r2
 8006588:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006590:	b2db      	uxtb	r3, r3
 8006592:	2b20      	cmp	r3, #32
 8006594:	f040 80f9 	bne.w	800678a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006598:	6a3b      	ldr	r3, [r7, #32]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d002      	beq.n	80065a4 <HAL_I2C_Mem_Write+0x34>
 800659e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d105      	bne.n	80065b0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80065aa:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80065ac:	2301      	movs	r3, #1
 80065ae:	e0ed      	b.n	800678c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80065b6:	2b01      	cmp	r3, #1
 80065b8:	d101      	bne.n	80065be <HAL_I2C_Mem_Write+0x4e>
 80065ba:	2302      	movs	r3, #2
 80065bc:	e0e6      	b.n	800678c <HAL_I2C_Mem_Write+0x21c>
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	2201      	movs	r2, #1
 80065c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80065c6:	f7fe f8cf 	bl	8004768 <HAL_GetTick>
 80065ca:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80065cc:	697b      	ldr	r3, [r7, #20]
 80065ce:	9300      	str	r3, [sp, #0]
 80065d0:	2319      	movs	r3, #25
 80065d2:	2201      	movs	r2, #1
 80065d4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80065d8:	68f8      	ldr	r0, [r7, #12]
 80065da:	f000 fad1 	bl	8006b80 <I2C_WaitOnFlagUntilTimeout>
 80065de:	4603      	mov	r3, r0
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d001      	beq.n	80065e8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80065e4:	2301      	movs	r3, #1
 80065e6:	e0d1      	b.n	800678c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	2221      	movs	r2, #33	; 0x21
 80065ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	2240      	movs	r2, #64	; 0x40
 80065f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	2200      	movs	r2, #0
 80065fc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	6a3a      	ldr	r2, [r7, #32]
 8006602:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006608:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	2200      	movs	r2, #0
 800660e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006610:	88f8      	ldrh	r0, [r7, #6]
 8006612:	893a      	ldrh	r2, [r7, #8]
 8006614:	8979      	ldrh	r1, [r7, #10]
 8006616:	697b      	ldr	r3, [r7, #20]
 8006618:	9301      	str	r3, [sp, #4]
 800661a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800661c:	9300      	str	r3, [sp, #0]
 800661e:	4603      	mov	r3, r0
 8006620:	68f8      	ldr	r0, [r7, #12]
 8006622:	f000 f9e1 	bl	80069e8 <I2C_RequestMemoryWrite>
 8006626:	4603      	mov	r3, r0
 8006628:	2b00      	cmp	r3, #0
 800662a:	d005      	beq.n	8006638 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	2200      	movs	r2, #0
 8006630:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006634:	2301      	movs	r3, #1
 8006636:	e0a9      	b.n	800678c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800663c:	b29b      	uxth	r3, r3
 800663e:	2bff      	cmp	r3, #255	; 0xff
 8006640:	d90e      	bls.n	8006660 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	22ff      	movs	r2, #255	; 0xff
 8006646:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800664c:	b2da      	uxtb	r2, r3
 800664e:	8979      	ldrh	r1, [r7, #10]
 8006650:	2300      	movs	r3, #0
 8006652:	9300      	str	r3, [sp, #0]
 8006654:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006658:	68f8      	ldr	r0, [r7, #12]
 800665a:	f000 fc39 	bl	8006ed0 <I2C_TransferConfig>
 800665e:	e00f      	b.n	8006680 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006664:	b29a      	uxth	r2, r3
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800666e:	b2da      	uxtb	r2, r3
 8006670:	8979      	ldrh	r1, [r7, #10]
 8006672:	2300      	movs	r3, #0
 8006674:	9300      	str	r3, [sp, #0]
 8006676:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800667a:	68f8      	ldr	r0, [r7, #12]
 800667c:	f000 fc28 	bl	8006ed0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006680:	697a      	ldr	r2, [r7, #20]
 8006682:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006684:	68f8      	ldr	r0, [r7, #12]
 8006686:	f000 fabb 	bl	8006c00 <I2C_WaitOnTXISFlagUntilTimeout>
 800668a:	4603      	mov	r3, r0
 800668c:	2b00      	cmp	r3, #0
 800668e:	d001      	beq.n	8006694 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8006690:	2301      	movs	r3, #1
 8006692:	e07b      	b.n	800678c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006698:	781a      	ldrb	r2, [r3, #0]
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066a4:	1c5a      	adds	r2, r3, #1
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066ae:	b29b      	uxth	r3, r3
 80066b0:	3b01      	subs	r3, #1
 80066b2:	b29a      	uxth	r2, r3
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066bc:	3b01      	subs	r3, #1
 80066be:	b29a      	uxth	r2, r3
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066c8:	b29b      	uxth	r3, r3
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d034      	beq.n	8006738 <HAL_I2C_Mem_Write+0x1c8>
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d130      	bne.n	8006738 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80066d6:	697b      	ldr	r3, [r7, #20]
 80066d8:	9300      	str	r3, [sp, #0]
 80066da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066dc:	2200      	movs	r2, #0
 80066de:	2180      	movs	r1, #128	; 0x80
 80066e0:	68f8      	ldr	r0, [r7, #12]
 80066e2:	f000 fa4d 	bl	8006b80 <I2C_WaitOnFlagUntilTimeout>
 80066e6:	4603      	mov	r3, r0
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d001      	beq.n	80066f0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80066ec:	2301      	movs	r3, #1
 80066ee:	e04d      	b.n	800678c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066f4:	b29b      	uxth	r3, r3
 80066f6:	2bff      	cmp	r3, #255	; 0xff
 80066f8:	d90e      	bls.n	8006718 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	22ff      	movs	r2, #255	; 0xff
 80066fe:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006704:	b2da      	uxtb	r2, r3
 8006706:	8979      	ldrh	r1, [r7, #10]
 8006708:	2300      	movs	r3, #0
 800670a:	9300      	str	r3, [sp, #0]
 800670c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006710:	68f8      	ldr	r0, [r7, #12]
 8006712:	f000 fbdd 	bl	8006ed0 <I2C_TransferConfig>
 8006716:	e00f      	b.n	8006738 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800671c:	b29a      	uxth	r2, r3
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006726:	b2da      	uxtb	r2, r3
 8006728:	8979      	ldrh	r1, [r7, #10]
 800672a:	2300      	movs	r3, #0
 800672c:	9300      	str	r3, [sp, #0]
 800672e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006732:	68f8      	ldr	r0, [r7, #12]
 8006734:	f000 fbcc 	bl	8006ed0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800673c:	b29b      	uxth	r3, r3
 800673e:	2b00      	cmp	r3, #0
 8006740:	d19e      	bne.n	8006680 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006742:	697a      	ldr	r2, [r7, #20]
 8006744:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006746:	68f8      	ldr	r0, [r7, #12]
 8006748:	f000 fa9a 	bl	8006c80 <I2C_WaitOnSTOPFlagUntilTimeout>
 800674c:	4603      	mov	r3, r0
 800674e:	2b00      	cmp	r3, #0
 8006750:	d001      	beq.n	8006756 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8006752:	2301      	movs	r3, #1
 8006754:	e01a      	b.n	800678c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	2220      	movs	r2, #32
 800675c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	6859      	ldr	r1, [r3, #4]
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681a      	ldr	r2, [r3, #0]
 8006768:	4b0a      	ldr	r3, [pc, #40]	; (8006794 <HAL_I2C_Mem_Write+0x224>)
 800676a:	400b      	ands	r3, r1
 800676c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	2220      	movs	r2, #32
 8006772:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	2200      	movs	r2, #0
 800677a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	2200      	movs	r2, #0
 8006782:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006786:	2300      	movs	r3, #0
 8006788:	e000      	b.n	800678c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800678a:	2302      	movs	r3, #2
  }
}
 800678c:	4618      	mov	r0, r3
 800678e:	3718      	adds	r7, #24
 8006790:	46bd      	mov	sp, r7
 8006792:	bd80      	pop	{r7, pc}
 8006794:	fe00e800 	.word	0xfe00e800

08006798 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b088      	sub	sp, #32
 800679c:	af02      	add	r7, sp, #8
 800679e:	60f8      	str	r0, [r7, #12]
 80067a0:	4608      	mov	r0, r1
 80067a2:	4611      	mov	r1, r2
 80067a4:	461a      	mov	r2, r3
 80067a6:	4603      	mov	r3, r0
 80067a8:	817b      	strh	r3, [r7, #10]
 80067aa:	460b      	mov	r3, r1
 80067ac:	813b      	strh	r3, [r7, #8]
 80067ae:	4613      	mov	r3, r2
 80067b0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80067b8:	b2db      	uxtb	r3, r3
 80067ba:	2b20      	cmp	r3, #32
 80067bc:	f040 80fd 	bne.w	80069ba <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80067c0:	6a3b      	ldr	r3, [r7, #32]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d002      	beq.n	80067cc <HAL_I2C_Mem_Read+0x34>
 80067c6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d105      	bne.n	80067d8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	f44f 7200 	mov.w	r2, #512	; 0x200
 80067d2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80067d4:	2301      	movs	r3, #1
 80067d6:	e0f1      	b.n	80069bc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80067de:	2b01      	cmp	r3, #1
 80067e0:	d101      	bne.n	80067e6 <HAL_I2C_Mem_Read+0x4e>
 80067e2:	2302      	movs	r3, #2
 80067e4:	e0ea      	b.n	80069bc <HAL_I2C_Mem_Read+0x224>
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	2201      	movs	r2, #1
 80067ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80067ee:	f7fd ffbb 	bl	8004768 <HAL_GetTick>
 80067f2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80067f4:	697b      	ldr	r3, [r7, #20]
 80067f6:	9300      	str	r3, [sp, #0]
 80067f8:	2319      	movs	r3, #25
 80067fa:	2201      	movs	r2, #1
 80067fc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006800:	68f8      	ldr	r0, [r7, #12]
 8006802:	f000 f9bd 	bl	8006b80 <I2C_WaitOnFlagUntilTimeout>
 8006806:	4603      	mov	r3, r0
 8006808:	2b00      	cmp	r3, #0
 800680a:	d001      	beq.n	8006810 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800680c:	2301      	movs	r3, #1
 800680e:	e0d5      	b.n	80069bc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	2222      	movs	r2, #34	; 0x22
 8006814:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	2240      	movs	r2, #64	; 0x40
 800681c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	2200      	movs	r2, #0
 8006824:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	6a3a      	ldr	r2, [r7, #32]
 800682a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006830:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	2200      	movs	r2, #0
 8006836:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006838:	88f8      	ldrh	r0, [r7, #6]
 800683a:	893a      	ldrh	r2, [r7, #8]
 800683c:	8979      	ldrh	r1, [r7, #10]
 800683e:	697b      	ldr	r3, [r7, #20]
 8006840:	9301      	str	r3, [sp, #4]
 8006842:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006844:	9300      	str	r3, [sp, #0]
 8006846:	4603      	mov	r3, r0
 8006848:	68f8      	ldr	r0, [r7, #12]
 800684a:	f000 f921 	bl	8006a90 <I2C_RequestMemoryRead>
 800684e:	4603      	mov	r3, r0
 8006850:	2b00      	cmp	r3, #0
 8006852:	d005      	beq.n	8006860 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	2200      	movs	r2, #0
 8006858:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800685c:	2301      	movs	r3, #1
 800685e:	e0ad      	b.n	80069bc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006864:	b29b      	uxth	r3, r3
 8006866:	2bff      	cmp	r3, #255	; 0xff
 8006868:	d90e      	bls.n	8006888 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	22ff      	movs	r2, #255	; 0xff
 800686e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006874:	b2da      	uxtb	r2, r3
 8006876:	8979      	ldrh	r1, [r7, #10]
 8006878:	4b52      	ldr	r3, [pc, #328]	; (80069c4 <HAL_I2C_Mem_Read+0x22c>)
 800687a:	9300      	str	r3, [sp, #0]
 800687c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006880:	68f8      	ldr	r0, [r7, #12]
 8006882:	f000 fb25 	bl	8006ed0 <I2C_TransferConfig>
 8006886:	e00f      	b.n	80068a8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800688c:	b29a      	uxth	r2, r3
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006896:	b2da      	uxtb	r2, r3
 8006898:	8979      	ldrh	r1, [r7, #10]
 800689a:	4b4a      	ldr	r3, [pc, #296]	; (80069c4 <HAL_I2C_Mem_Read+0x22c>)
 800689c:	9300      	str	r3, [sp, #0]
 800689e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80068a2:	68f8      	ldr	r0, [r7, #12]
 80068a4:	f000 fb14 	bl	8006ed0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80068a8:	697b      	ldr	r3, [r7, #20]
 80068aa:	9300      	str	r3, [sp, #0]
 80068ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068ae:	2200      	movs	r2, #0
 80068b0:	2104      	movs	r1, #4
 80068b2:	68f8      	ldr	r0, [r7, #12]
 80068b4:	f000 f964 	bl	8006b80 <I2C_WaitOnFlagUntilTimeout>
 80068b8:	4603      	mov	r3, r0
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d001      	beq.n	80068c2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80068be:	2301      	movs	r3, #1
 80068c0:	e07c      	b.n	80069bc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068cc:	b2d2      	uxtb	r2, r2
 80068ce:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068d4:	1c5a      	adds	r2, r3, #1
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068de:	3b01      	subs	r3, #1
 80068e0:	b29a      	uxth	r2, r3
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068ea:	b29b      	uxth	r3, r3
 80068ec:	3b01      	subs	r3, #1
 80068ee:	b29a      	uxth	r2, r3
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068f8:	b29b      	uxth	r3, r3
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d034      	beq.n	8006968 <HAL_I2C_Mem_Read+0x1d0>
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006902:	2b00      	cmp	r3, #0
 8006904:	d130      	bne.n	8006968 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006906:	697b      	ldr	r3, [r7, #20]
 8006908:	9300      	str	r3, [sp, #0]
 800690a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800690c:	2200      	movs	r2, #0
 800690e:	2180      	movs	r1, #128	; 0x80
 8006910:	68f8      	ldr	r0, [r7, #12]
 8006912:	f000 f935 	bl	8006b80 <I2C_WaitOnFlagUntilTimeout>
 8006916:	4603      	mov	r3, r0
 8006918:	2b00      	cmp	r3, #0
 800691a:	d001      	beq.n	8006920 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800691c:	2301      	movs	r3, #1
 800691e:	e04d      	b.n	80069bc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006924:	b29b      	uxth	r3, r3
 8006926:	2bff      	cmp	r3, #255	; 0xff
 8006928:	d90e      	bls.n	8006948 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	22ff      	movs	r2, #255	; 0xff
 800692e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006934:	b2da      	uxtb	r2, r3
 8006936:	8979      	ldrh	r1, [r7, #10]
 8006938:	2300      	movs	r3, #0
 800693a:	9300      	str	r3, [sp, #0]
 800693c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006940:	68f8      	ldr	r0, [r7, #12]
 8006942:	f000 fac5 	bl	8006ed0 <I2C_TransferConfig>
 8006946:	e00f      	b.n	8006968 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800694c:	b29a      	uxth	r2, r3
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006956:	b2da      	uxtb	r2, r3
 8006958:	8979      	ldrh	r1, [r7, #10]
 800695a:	2300      	movs	r3, #0
 800695c:	9300      	str	r3, [sp, #0]
 800695e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006962:	68f8      	ldr	r0, [r7, #12]
 8006964:	f000 fab4 	bl	8006ed0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800696c:	b29b      	uxth	r3, r3
 800696e:	2b00      	cmp	r3, #0
 8006970:	d19a      	bne.n	80068a8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006972:	697a      	ldr	r2, [r7, #20]
 8006974:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006976:	68f8      	ldr	r0, [r7, #12]
 8006978:	f000 f982 	bl	8006c80 <I2C_WaitOnSTOPFlagUntilTimeout>
 800697c:	4603      	mov	r3, r0
 800697e:	2b00      	cmp	r3, #0
 8006980:	d001      	beq.n	8006986 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8006982:	2301      	movs	r3, #1
 8006984:	e01a      	b.n	80069bc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	2220      	movs	r2, #32
 800698c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	6859      	ldr	r1, [r3, #4]
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	681a      	ldr	r2, [r3, #0]
 8006998:	4b0b      	ldr	r3, [pc, #44]	; (80069c8 <HAL_I2C_Mem_Read+0x230>)
 800699a:	400b      	ands	r3, r1
 800699c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	2220      	movs	r2, #32
 80069a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	2200      	movs	r2, #0
 80069aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	2200      	movs	r2, #0
 80069b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80069b6:	2300      	movs	r3, #0
 80069b8:	e000      	b.n	80069bc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80069ba:	2302      	movs	r3, #2
  }
}
 80069bc:	4618      	mov	r0, r3
 80069be:	3718      	adds	r7, #24
 80069c0:	46bd      	mov	sp, r7
 80069c2:	bd80      	pop	{r7, pc}
 80069c4:	80002400 	.word	0x80002400
 80069c8:	fe00e800 	.word	0xfe00e800

080069cc <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80069cc:	b480      	push	{r7}
 80069ce:	b083      	sub	sp, #12
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80069da:	b2db      	uxtb	r3, r3
}
 80069dc:	4618      	mov	r0, r3
 80069de:	370c      	adds	r7, #12
 80069e0:	46bd      	mov	sp, r7
 80069e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e6:	4770      	bx	lr

080069e8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b086      	sub	sp, #24
 80069ec:	af02      	add	r7, sp, #8
 80069ee:	60f8      	str	r0, [r7, #12]
 80069f0:	4608      	mov	r0, r1
 80069f2:	4611      	mov	r1, r2
 80069f4:	461a      	mov	r2, r3
 80069f6:	4603      	mov	r3, r0
 80069f8:	817b      	strh	r3, [r7, #10]
 80069fa:	460b      	mov	r3, r1
 80069fc:	813b      	strh	r3, [r7, #8]
 80069fe:	4613      	mov	r3, r2
 8006a00:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006a02:	88fb      	ldrh	r3, [r7, #6]
 8006a04:	b2da      	uxtb	r2, r3
 8006a06:	8979      	ldrh	r1, [r7, #10]
 8006a08:	4b20      	ldr	r3, [pc, #128]	; (8006a8c <I2C_RequestMemoryWrite+0xa4>)
 8006a0a:	9300      	str	r3, [sp, #0]
 8006a0c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006a10:	68f8      	ldr	r0, [r7, #12]
 8006a12:	f000 fa5d 	bl	8006ed0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a16:	69fa      	ldr	r2, [r7, #28]
 8006a18:	69b9      	ldr	r1, [r7, #24]
 8006a1a:	68f8      	ldr	r0, [r7, #12]
 8006a1c:	f000 f8f0 	bl	8006c00 <I2C_WaitOnTXISFlagUntilTimeout>
 8006a20:	4603      	mov	r3, r0
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d001      	beq.n	8006a2a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8006a26:	2301      	movs	r3, #1
 8006a28:	e02c      	b.n	8006a84 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006a2a:	88fb      	ldrh	r3, [r7, #6]
 8006a2c:	2b01      	cmp	r3, #1
 8006a2e:	d105      	bne.n	8006a3c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006a30:	893b      	ldrh	r3, [r7, #8]
 8006a32:	b2da      	uxtb	r2, r3
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	629a      	str	r2, [r3, #40]	; 0x28
 8006a3a:	e015      	b.n	8006a68 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006a3c:	893b      	ldrh	r3, [r7, #8]
 8006a3e:	0a1b      	lsrs	r3, r3, #8
 8006a40:	b29b      	uxth	r3, r3
 8006a42:	b2da      	uxtb	r2, r3
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a4a:	69fa      	ldr	r2, [r7, #28]
 8006a4c:	69b9      	ldr	r1, [r7, #24]
 8006a4e:	68f8      	ldr	r0, [r7, #12]
 8006a50:	f000 f8d6 	bl	8006c00 <I2C_WaitOnTXISFlagUntilTimeout>
 8006a54:	4603      	mov	r3, r0
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d001      	beq.n	8006a5e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8006a5a:	2301      	movs	r3, #1
 8006a5c:	e012      	b.n	8006a84 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006a5e:	893b      	ldrh	r3, [r7, #8]
 8006a60:	b2da      	uxtb	r2, r3
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006a68:	69fb      	ldr	r3, [r7, #28]
 8006a6a:	9300      	str	r3, [sp, #0]
 8006a6c:	69bb      	ldr	r3, [r7, #24]
 8006a6e:	2200      	movs	r2, #0
 8006a70:	2180      	movs	r1, #128	; 0x80
 8006a72:	68f8      	ldr	r0, [r7, #12]
 8006a74:	f000 f884 	bl	8006b80 <I2C_WaitOnFlagUntilTimeout>
 8006a78:	4603      	mov	r3, r0
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d001      	beq.n	8006a82 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8006a7e:	2301      	movs	r3, #1
 8006a80:	e000      	b.n	8006a84 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8006a82:	2300      	movs	r3, #0
}
 8006a84:	4618      	mov	r0, r3
 8006a86:	3710      	adds	r7, #16
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	bd80      	pop	{r7, pc}
 8006a8c:	80002000 	.word	0x80002000

08006a90 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b086      	sub	sp, #24
 8006a94:	af02      	add	r7, sp, #8
 8006a96:	60f8      	str	r0, [r7, #12]
 8006a98:	4608      	mov	r0, r1
 8006a9a:	4611      	mov	r1, r2
 8006a9c:	461a      	mov	r2, r3
 8006a9e:	4603      	mov	r3, r0
 8006aa0:	817b      	strh	r3, [r7, #10]
 8006aa2:	460b      	mov	r3, r1
 8006aa4:	813b      	strh	r3, [r7, #8]
 8006aa6:	4613      	mov	r3, r2
 8006aa8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8006aaa:	88fb      	ldrh	r3, [r7, #6]
 8006aac:	b2da      	uxtb	r2, r3
 8006aae:	8979      	ldrh	r1, [r7, #10]
 8006ab0:	4b20      	ldr	r3, [pc, #128]	; (8006b34 <I2C_RequestMemoryRead+0xa4>)
 8006ab2:	9300      	str	r3, [sp, #0]
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	68f8      	ldr	r0, [r7, #12]
 8006ab8:	f000 fa0a 	bl	8006ed0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006abc:	69fa      	ldr	r2, [r7, #28]
 8006abe:	69b9      	ldr	r1, [r7, #24]
 8006ac0:	68f8      	ldr	r0, [r7, #12]
 8006ac2:	f000 f89d 	bl	8006c00 <I2C_WaitOnTXISFlagUntilTimeout>
 8006ac6:	4603      	mov	r3, r0
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d001      	beq.n	8006ad0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8006acc:	2301      	movs	r3, #1
 8006ace:	e02c      	b.n	8006b2a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006ad0:	88fb      	ldrh	r3, [r7, #6]
 8006ad2:	2b01      	cmp	r3, #1
 8006ad4:	d105      	bne.n	8006ae2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006ad6:	893b      	ldrh	r3, [r7, #8]
 8006ad8:	b2da      	uxtb	r2, r3
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	629a      	str	r2, [r3, #40]	; 0x28
 8006ae0:	e015      	b.n	8006b0e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006ae2:	893b      	ldrh	r3, [r7, #8]
 8006ae4:	0a1b      	lsrs	r3, r3, #8
 8006ae6:	b29b      	uxth	r3, r3
 8006ae8:	b2da      	uxtb	r2, r3
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006af0:	69fa      	ldr	r2, [r7, #28]
 8006af2:	69b9      	ldr	r1, [r7, #24]
 8006af4:	68f8      	ldr	r0, [r7, #12]
 8006af6:	f000 f883 	bl	8006c00 <I2C_WaitOnTXISFlagUntilTimeout>
 8006afa:	4603      	mov	r3, r0
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d001      	beq.n	8006b04 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8006b00:	2301      	movs	r3, #1
 8006b02:	e012      	b.n	8006b2a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006b04:	893b      	ldrh	r3, [r7, #8]
 8006b06:	b2da      	uxtb	r2, r3
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006b0e:	69fb      	ldr	r3, [r7, #28]
 8006b10:	9300      	str	r3, [sp, #0]
 8006b12:	69bb      	ldr	r3, [r7, #24]
 8006b14:	2200      	movs	r2, #0
 8006b16:	2140      	movs	r1, #64	; 0x40
 8006b18:	68f8      	ldr	r0, [r7, #12]
 8006b1a:	f000 f831 	bl	8006b80 <I2C_WaitOnFlagUntilTimeout>
 8006b1e:	4603      	mov	r3, r0
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d001      	beq.n	8006b28 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8006b24:	2301      	movs	r3, #1
 8006b26:	e000      	b.n	8006b2a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8006b28:	2300      	movs	r3, #0
}
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	3710      	adds	r7, #16
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	bd80      	pop	{r7, pc}
 8006b32:	bf00      	nop
 8006b34:	80002000 	.word	0x80002000

08006b38 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006b38:	b480      	push	{r7}
 8006b3a:	b083      	sub	sp, #12
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	699b      	ldr	r3, [r3, #24]
 8006b46:	f003 0302 	and.w	r3, r3, #2
 8006b4a:	2b02      	cmp	r3, #2
 8006b4c:	d103      	bne.n	8006b56 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	2200      	movs	r2, #0
 8006b54:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	699b      	ldr	r3, [r3, #24]
 8006b5c:	f003 0301 	and.w	r3, r3, #1
 8006b60:	2b01      	cmp	r3, #1
 8006b62:	d007      	beq.n	8006b74 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	699a      	ldr	r2, [r3, #24]
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f042 0201 	orr.w	r2, r2, #1
 8006b72:	619a      	str	r2, [r3, #24]
  }
}
 8006b74:	bf00      	nop
 8006b76:	370c      	adds	r7, #12
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7e:	4770      	bx	lr

08006b80 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006b80:	b580      	push	{r7, lr}
 8006b82:	b084      	sub	sp, #16
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	60f8      	str	r0, [r7, #12]
 8006b88:	60b9      	str	r1, [r7, #8]
 8006b8a:	603b      	str	r3, [r7, #0]
 8006b8c:	4613      	mov	r3, r2
 8006b8e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006b90:	e022      	b.n	8006bd8 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b92:	683b      	ldr	r3, [r7, #0]
 8006b94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b98:	d01e      	beq.n	8006bd8 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b9a:	f7fd fde5 	bl	8004768 <HAL_GetTick>
 8006b9e:	4602      	mov	r2, r0
 8006ba0:	69bb      	ldr	r3, [r7, #24]
 8006ba2:	1ad3      	subs	r3, r2, r3
 8006ba4:	683a      	ldr	r2, [r7, #0]
 8006ba6:	429a      	cmp	r2, r3
 8006ba8:	d302      	bcc.n	8006bb0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006baa:	683b      	ldr	r3, [r7, #0]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d113      	bne.n	8006bd8 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006bb4:	f043 0220 	orr.w	r2, r3, #32
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	2220      	movs	r2, #32
 8006bc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	2200      	movs	r2, #0
 8006bd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8006bd4:	2301      	movs	r3, #1
 8006bd6:	e00f      	b.n	8006bf8 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	699a      	ldr	r2, [r3, #24]
 8006bde:	68bb      	ldr	r3, [r7, #8]
 8006be0:	4013      	ands	r3, r2
 8006be2:	68ba      	ldr	r2, [r7, #8]
 8006be4:	429a      	cmp	r2, r3
 8006be6:	bf0c      	ite	eq
 8006be8:	2301      	moveq	r3, #1
 8006bea:	2300      	movne	r3, #0
 8006bec:	b2db      	uxtb	r3, r3
 8006bee:	461a      	mov	r2, r3
 8006bf0:	79fb      	ldrb	r3, [r7, #7]
 8006bf2:	429a      	cmp	r2, r3
 8006bf4:	d0cd      	beq.n	8006b92 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006bf6:	2300      	movs	r3, #0
}
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	3710      	adds	r7, #16
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	bd80      	pop	{r7, pc}

08006c00 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006c00:	b580      	push	{r7, lr}
 8006c02:	b084      	sub	sp, #16
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	60f8      	str	r0, [r7, #12]
 8006c08:	60b9      	str	r1, [r7, #8]
 8006c0a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006c0c:	e02c      	b.n	8006c68 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c0e:	687a      	ldr	r2, [r7, #4]
 8006c10:	68b9      	ldr	r1, [r7, #8]
 8006c12:	68f8      	ldr	r0, [r7, #12]
 8006c14:	f000 f870 	bl	8006cf8 <I2C_IsErrorOccurred>
 8006c18:	4603      	mov	r3, r0
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d001      	beq.n	8006c22 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006c1e:	2301      	movs	r3, #1
 8006c20:	e02a      	b.n	8006c78 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c22:	68bb      	ldr	r3, [r7, #8]
 8006c24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c28:	d01e      	beq.n	8006c68 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c2a:	f7fd fd9d 	bl	8004768 <HAL_GetTick>
 8006c2e:	4602      	mov	r2, r0
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	1ad3      	subs	r3, r2, r3
 8006c34:	68ba      	ldr	r2, [r7, #8]
 8006c36:	429a      	cmp	r2, r3
 8006c38:	d302      	bcc.n	8006c40 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8006c3a:	68bb      	ldr	r3, [r7, #8]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d113      	bne.n	8006c68 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c44:	f043 0220 	orr.w	r2, r3, #32
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	2220      	movs	r2, #32
 8006c50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	2200      	movs	r2, #0
 8006c58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	2200      	movs	r2, #0
 8006c60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8006c64:	2301      	movs	r3, #1
 8006c66:	e007      	b.n	8006c78 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	699b      	ldr	r3, [r3, #24]
 8006c6e:	f003 0302 	and.w	r3, r3, #2
 8006c72:	2b02      	cmp	r3, #2
 8006c74:	d1cb      	bne.n	8006c0e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006c76:	2300      	movs	r3, #0
}
 8006c78:	4618      	mov	r0, r3
 8006c7a:	3710      	adds	r7, #16
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	bd80      	pop	{r7, pc}

08006c80 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006c80:	b580      	push	{r7, lr}
 8006c82:	b084      	sub	sp, #16
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	60f8      	str	r0, [r7, #12]
 8006c88:	60b9      	str	r1, [r7, #8]
 8006c8a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006c8c:	e028      	b.n	8006ce0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c8e:	687a      	ldr	r2, [r7, #4]
 8006c90:	68b9      	ldr	r1, [r7, #8]
 8006c92:	68f8      	ldr	r0, [r7, #12]
 8006c94:	f000 f830 	bl	8006cf8 <I2C_IsErrorOccurred>
 8006c98:	4603      	mov	r3, r0
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d001      	beq.n	8006ca2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	e026      	b.n	8006cf0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ca2:	f7fd fd61 	bl	8004768 <HAL_GetTick>
 8006ca6:	4602      	mov	r2, r0
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	1ad3      	subs	r3, r2, r3
 8006cac:	68ba      	ldr	r2, [r7, #8]
 8006cae:	429a      	cmp	r2, r3
 8006cb0:	d302      	bcc.n	8006cb8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006cb2:	68bb      	ldr	r3, [r7, #8]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d113      	bne.n	8006ce0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006cbc:	f043 0220 	orr.w	r2, r3, #32
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	2220      	movs	r2, #32
 8006cc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	2200      	movs	r2, #0
 8006cd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006cdc:	2301      	movs	r3, #1
 8006cde:	e007      	b.n	8006cf0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	699b      	ldr	r3, [r3, #24]
 8006ce6:	f003 0320 	and.w	r3, r3, #32
 8006cea:	2b20      	cmp	r3, #32
 8006cec:	d1cf      	bne.n	8006c8e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006cee:	2300      	movs	r3, #0
}
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	3710      	adds	r7, #16
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	bd80      	pop	{r7, pc}

08006cf8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	b08a      	sub	sp, #40	; 0x28
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	60f8      	str	r0, [r7, #12]
 8006d00:	60b9      	str	r1, [r7, #8]
 8006d02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006d04:	2300      	movs	r3, #0
 8006d06:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	699b      	ldr	r3, [r3, #24]
 8006d10:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006d12:	2300      	movs	r3, #0
 8006d14:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006d1a:	69bb      	ldr	r3, [r7, #24]
 8006d1c:	f003 0310 	and.w	r3, r3, #16
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d075      	beq.n	8006e10 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	2210      	movs	r2, #16
 8006d2a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006d2c:	e056      	b.n	8006ddc <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006d2e:	68bb      	ldr	r3, [r7, #8]
 8006d30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d34:	d052      	beq.n	8006ddc <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006d36:	f7fd fd17 	bl	8004768 <HAL_GetTick>
 8006d3a:	4602      	mov	r2, r0
 8006d3c:	69fb      	ldr	r3, [r7, #28]
 8006d3e:	1ad3      	subs	r3, r2, r3
 8006d40:	68ba      	ldr	r2, [r7, #8]
 8006d42:	429a      	cmp	r2, r3
 8006d44:	d302      	bcc.n	8006d4c <I2C_IsErrorOccurred+0x54>
 8006d46:	68bb      	ldr	r3, [r7, #8]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d147      	bne.n	8006ddc <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006d56:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006d5e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	699b      	ldr	r3, [r3, #24]
 8006d66:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006d6a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d6e:	d12e      	bne.n	8006dce <I2C_IsErrorOccurred+0xd6>
 8006d70:	697b      	ldr	r3, [r7, #20]
 8006d72:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006d76:	d02a      	beq.n	8006dce <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8006d78:	7cfb      	ldrb	r3, [r7, #19]
 8006d7a:	2b20      	cmp	r3, #32
 8006d7c:	d027      	beq.n	8006dce <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	685a      	ldr	r2, [r3, #4]
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006d8c:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8006d8e:	f7fd fceb 	bl	8004768 <HAL_GetTick>
 8006d92:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006d94:	e01b      	b.n	8006dce <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006d96:	f7fd fce7 	bl	8004768 <HAL_GetTick>
 8006d9a:	4602      	mov	r2, r0
 8006d9c:	69fb      	ldr	r3, [r7, #28]
 8006d9e:	1ad3      	subs	r3, r2, r3
 8006da0:	2b19      	cmp	r3, #25
 8006da2:	d914      	bls.n	8006dce <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006da8:	f043 0220 	orr.w	r2, r3, #32
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	2220      	movs	r2, #32
 8006db4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	2200      	movs	r2, #0
 8006dbc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8006dc8:	2301      	movs	r3, #1
 8006dca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	699b      	ldr	r3, [r3, #24]
 8006dd4:	f003 0320 	and.w	r3, r3, #32
 8006dd8:	2b20      	cmp	r3, #32
 8006dda:	d1dc      	bne.n	8006d96 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	699b      	ldr	r3, [r3, #24]
 8006de2:	f003 0320 	and.w	r3, r3, #32
 8006de6:	2b20      	cmp	r3, #32
 8006de8:	d003      	beq.n	8006df2 <I2C_IsErrorOccurred+0xfa>
 8006dea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d09d      	beq.n	8006d2e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006df2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d103      	bne.n	8006e02 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	2220      	movs	r2, #32
 8006e00:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006e02:	6a3b      	ldr	r3, [r7, #32]
 8006e04:	f043 0304 	orr.w	r3, r3, #4
 8006e08:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006e0a:	2301      	movs	r3, #1
 8006e0c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	699b      	ldr	r3, [r3, #24]
 8006e16:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006e18:	69bb      	ldr	r3, [r7, #24]
 8006e1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d00b      	beq.n	8006e3a <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006e22:	6a3b      	ldr	r3, [r7, #32]
 8006e24:	f043 0301 	orr.w	r3, r3, #1
 8006e28:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006e32:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006e34:	2301      	movs	r3, #1
 8006e36:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006e3a:	69bb      	ldr	r3, [r7, #24]
 8006e3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d00b      	beq.n	8006e5c <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006e44:	6a3b      	ldr	r3, [r7, #32]
 8006e46:	f043 0308 	orr.w	r3, r3, #8
 8006e4a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006e54:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006e56:	2301      	movs	r3, #1
 8006e58:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006e5c:	69bb      	ldr	r3, [r7, #24]
 8006e5e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d00b      	beq.n	8006e7e <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006e66:	6a3b      	ldr	r3, [r7, #32]
 8006e68:	f043 0302 	orr.w	r3, r3, #2
 8006e6c:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006e76:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006e78:	2301      	movs	r3, #1
 8006e7a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8006e7e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d01c      	beq.n	8006ec0 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006e86:	68f8      	ldr	r0, [r7, #12]
 8006e88:	f7ff fe56 	bl	8006b38 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	6859      	ldr	r1, [r3, #4]
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	681a      	ldr	r2, [r3, #0]
 8006e96:	4b0d      	ldr	r3, [pc, #52]	; (8006ecc <I2C_IsErrorOccurred+0x1d4>)
 8006e98:	400b      	ands	r3, r1
 8006e9a:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006ea0:	6a3b      	ldr	r3, [r7, #32]
 8006ea2:	431a      	orrs	r2, r3
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	2220      	movs	r2, #32
 8006eac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	2200      	movs	r2, #0
 8006eb4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	2200      	movs	r2, #0
 8006ebc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8006ec0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	3728      	adds	r7, #40	; 0x28
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	bd80      	pop	{r7, pc}
 8006ecc:	fe00e800 	.word	0xfe00e800

08006ed0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006ed0:	b480      	push	{r7}
 8006ed2:	b087      	sub	sp, #28
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	60f8      	str	r0, [r7, #12]
 8006ed8:	607b      	str	r3, [r7, #4]
 8006eda:	460b      	mov	r3, r1
 8006edc:	817b      	strh	r3, [r7, #10]
 8006ede:	4613      	mov	r3, r2
 8006ee0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006ee2:	897b      	ldrh	r3, [r7, #10]
 8006ee4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006ee8:	7a7b      	ldrb	r3, [r7, #9]
 8006eea:	041b      	lsls	r3, r3, #16
 8006eec:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006ef0:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006ef6:	6a3b      	ldr	r3, [r7, #32]
 8006ef8:	4313      	orrs	r3, r2
 8006efa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006efe:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	685a      	ldr	r2, [r3, #4]
 8006f06:	6a3b      	ldr	r3, [r7, #32]
 8006f08:	0d5b      	lsrs	r3, r3, #21
 8006f0a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8006f0e:	4b08      	ldr	r3, [pc, #32]	; (8006f30 <I2C_TransferConfig+0x60>)
 8006f10:	430b      	orrs	r3, r1
 8006f12:	43db      	mvns	r3, r3
 8006f14:	ea02 0103 	and.w	r1, r2, r3
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	697a      	ldr	r2, [r7, #20]
 8006f1e:	430a      	orrs	r2, r1
 8006f20:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006f22:	bf00      	nop
 8006f24:	371c      	adds	r7, #28
 8006f26:	46bd      	mov	sp, r7
 8006f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2c:	4770      	bx	lr
 8006f2e:	bf00      	nop
 8006f30:	03ff63ff 	.word	0x03ff63ff

08006f34 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006f34:	b480      	push	{r7}
 8006f36:	b083      	sub	sp, #12
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
 8006f3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006f44:	b2db      	uxtb	r3, r3
 8006f46:	2b20      	cmp	r3, #32
 8006f48:	d138      	bne.n	8006fbc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006f50:	2b01      	cmp	r3, #1
 8006f52:	d101      	bne.n	8006f58 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006f54:	2302      	movs	r3, #2
 8006f56:	e032      	b.n	8006fbe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	2201      	movs	r2, #1
 8006f5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2224      	movs	r2, #36	; 0x24
 8006f64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	681a      	ldr	r2, [r3, #0]
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f022 0201 	bic.w	r2, r2, #1
 8006f76:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	681a      	ldr	r2, [r3, #0]
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006f86:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	6819      	ldr	r1, [r3, #0]
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	683a      	ldr	r2, [r7, #0]
 8006f94:	430a      	orrs	r2, r1
 8006f96:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	681a      	ldr	r2, [r3, #0]
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f042 0201 	orr.w	r2, r2, #1
 8006fa6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2220      	movs	r2, #32
 8006fac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006fb8:	2300      	movs	r3, #0
 8006fba:	e000      	b.n	8006fbe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006fbc:	2302      	movs	r3, #2
  }
}
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	370c      	adds	r7, #12
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc8:	4770      	bx	lr

08006fca <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006fca:	b480      	push	{r7}
 8006fcc:	b085      	sub	sp, #20
 8006fce:	af00      	add	r7, sp, #0
 8006fd0:	6078      	str	r0, [r7, #4]
 8006fd2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006fda:	b2db      	uxtb	r3, r3
 8006fdc:	2b20      	cmp	r3, #32
 8006fde:	d139      	bne.n	8007054 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006fe6:	2b01      	cmp	r3, #1
 8006fe8:	d101      	bne.n	8006fee <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006fea:	2302      	movs	r3, #2
 8006fec:	e033      	b.n	8007056 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	2201      	movs	r2, #1
 8006ff2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	2224      	movs	r2, #36	; 0x24
 8006ffa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	681a      	ldr	r2, [r3, #0]
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f022 0201 	bic.w	r2, r2, #1
 800700c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800701c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800701e:	683b      	ldr	r3, [r7, #0]
 8007020:	021b      	lsls	r3, r3, #8
 8007022:	68fa      	ldr	r2, [r7, #12]
 8007024:	4313      	orrs	r3, r2
 8007026:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	68fa      	ldr	r2, [r7, #12]
 800702e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	681a      	ldr	r2, [r3, #0]
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f042 0201 	orr.w	r2, r2, #1
 800703e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2220      	movs	r2, #32
 8007044:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2200      	movs	r2, #0
 800704c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007050:	2300      	movs	r3, #0
 8007052:	e000      	b.n	8007056 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007054:	2302      	movs	r3, #2
  }
}
 8007056:	4618      	mov	r0, r3
 8007058:	3714      	adds	r7, #20
 800705a:	46bd      	mov	sp, r7
 800705c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007060:	4770      	bx	lr
	...

08007064 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8007064:	b580      	push	{r7, lr}
 8007066:	b084      	sub	sp, #16
 8007068:	af00      	add	r7, sp, #0
 800706a:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2b00      	cmp	r3, #0
 8007070:	d101      	bne.n	8007076 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8007072:	2301      	movs	r3, #1
 8007074:	e0bf      	b.n	80071f6 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 800707c:	b2db      	uxtb	r3, r3
 800707e:	2b00      	cmp	r3, #0
 8007080:	d106      	bne.n	8007090 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2200      	movs	r2, #0
 8007086:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800708a:	6878      	ldr	r0, [r7, #4]
 800708c:	f7fc fe92 	bl	8003db4 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2202      	movs	r2, #2
 8007094:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	699a      	ldr	r2, [r3, #24]
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 80070a6:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	6999      	ldr	r1, [r3, #24]
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	685a      	ldr	r2, [r3, #4]
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	689b      	ldr	r3, [r3, #8]
 80070b6:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80070bc:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	691b      	ldr	r3, [r3, #16]
 80070c2:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	430a      	orrs	r2, r1
 80070ca:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	6899      	ldr	r1, [r3, #8]
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681a      	ldr	r2, [r3, #0]
 80070d6:	4b4a      	ldr	r3, [pc, #296]	; (8007200 <HAL_LTDC_Init+0x19c>)
 80070d8:	400b      	ands	r3, r1
 80070da:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	695b      	ldr	r3, [r3, #20]
 80070e0:	041b      	lsls	r3, r3, #16
 80070e2:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	6899      	ldr	r1, [r3, #8]
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	699a      	ldr	r2, [r3, #24]
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	431a      	orrs	r2, r3
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	430a      	orrs	r2, r1
 80070f8:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	68d9      	ldr	r1, [r3, #12]
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681a      	ldr	r2, [r3, #0]
 8007104:	4b3e      	ldr	r3, [pc, #248]	; (8007200 <HAL_LTDC_Init+0x19c>)
 8007106:	400b      	ands	r3, r1
 8007108:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	69db      	ldr	r3, [r3, #28]
 800710e:	041b      	lsls	r3, r3, #16
 8007110:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	68d9      	ldr	r1, [r3, #12]
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	6a1a      	ldr	r2, [r3, #32]
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	431a      	orrs	r2, r3
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	430a      	orrs	r2, r1
 8007126:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	6919      	ldr	r1, [r3, #16]
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681a      	ldr	r2, [r3, #0]
 8007132:	4b33      	ldr	r3, [pc, #204]	; (8007200 <HAL_LTDC_Init+0x19c>)
 8007134:	400b      	ands	r3, r1
 8007136:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800713c:	041b      	lsls	r3, r3, #16
 800713e:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	6919      	ldr	r1, [r3, #16]
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	431a      	orrs	r2, r3
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	430a      	orrs	r2, r1
 8007154:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	6959      	ldr	r1, [r3, #20]
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681a      	ldr	r2, [r3, #0]
 8007160:	4b27      	ldr	r3, [pc, #156]	; (8007200 <HAL_LTDC_Init+0x19c>)
 8007162:	400b      	ands	r3, r1
 8007164:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800716a:	041b      	lsls	r3, r3, #16
 800716c:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	6959      	ldr	r1, [r3, #20]
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	431a      	orrs	r2, r3
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	430a      	orrs	r2, r1
 8007182:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800718a:	021b      	lsls	r3, r3, #8
 800718c:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8007194:	041b      	lsls	r3, r3, #16
 8007196:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 80071a6:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80071ae:	68ba      	ldr	r2, [r7, #8]
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	4313      	orrs	r3, r2
 80071b4:	687a      	ldr	r2, [r7, #4]
 80071b6:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 80071ba:	431a      	orrs	r2, r3
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	430a      	orrs	r2, r1
 80071c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f042 0206 	orr.w	r2, r2, #6
 80071d2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	699a      	ldr	r2, [r3, #24]
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	f042 0201 	orr.w	r2, r2, #1
 80071e2:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2200      	movs	r2, #0
 80071e8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2201      	movs	r2, #1
 80071f0:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 80071f4:	2300      	movs	r3, #0
}
 80071f6:	4618      	mov	r0, r3
 80071f8:	3710      	adds	r7, #16
 80071fa:	46bd      	mov	sp, r7
 80071fc:	bd80      	pop	{r7, pc}
 80071fe:	bf00      	nop
 8007200:	f000f800 	.word	0xf000f800

08007204 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8007204:	b580      	push	{r7, lr}
 8007206:	b084      	sub	sp, #16
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007212:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800721a:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	f003 0304 	and.w	r3, r3, #4
 8007222:	2b00      	cmp	r3, #0
 8007224:	d023      	beq.n	800726e <HAL_LTDC_IRQHandler+0x6a>
 8007226:	68bb      	ldr	r3, [r7, #8]
 8007228:	f003 0304 	and.w	r3, r3, #4
 800722c:	2b00      	cmp	r3, #0
 800722e:	d01e      	beq.n	800726e <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	f022 0204 	bic.w	r2, r2, #4
 800723e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	2204      	movs	r2, #4
 8007246:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800724e:	f043 0201 	orr.w	r2, r3, #1
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2204      	movs	r2, #4
 800725c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	2200      	movs	r2, #0
 8007264:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8007268:	6878      	ldr	r0, [r7, #4]
 800726a:	f000 f86f 	bl	800734c <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	f003 0302 	and.w	r3, r3, #2
 8007274:	2b00      	cmp	r3, #0
 8007276:	d023      	beq.n	80072c0 <HAL_LTDC_IRQHandler+0xbc>
 8007278:	68bb      	ldr	r3, [r7, #8]
 800727a:	f003 0302 	and.w	r3, r3, #2
 800727e:	2b00      	cmp	r3, #0
 8007280:	d01e      	beq.n	80072c0 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	f022 0202 	bic.w	r2, r2, #2
 8007290:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	2202      	movs	r2, #2
 8007298:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80072a0:	f043 0202 	orr.w	r2, r3, #2
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2204      	movs	r2, #4
 80072ae:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2200      	movs	r2, #0
 80072b6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 80072ba:	6878      	ldr	r0, [r7, #4]
 80072bc:	f000 f846 	bl	800734c <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	f003 0301 	and.w	r3, r3, #1
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d01b      	beq.n	8007302 <HAL_LTDC_IRQHandler+0xfe>
 80072ca:	68bb      	ldr	r3, [r7, #8]
 80072cc:	f003 0301 	and.w	r3, r3, #1
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d016      	beq.n	8007302 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	f022 0201 	bic.w	r2, r2, #1
 80072e2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	2201      	movs	r2, #1
 80072ea:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2201      	movs	r2, #1
 80072f0:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2200      	movs	r2, #0
 80072f8:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 80072fc:	6878      	ldr	r0, [r7, #4]
 80072fe:	f000 f82f 	bl	8007360 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	f003 0308 	and.w	r3, r3, #8
 8007308:	2b00      	cmp	r3, #0
 800730a:	d01b      	beq.n	8007344 <HAL_LTDC_IRQHandler+0x140>
 800730c:	68bb      	ldr	r3, [r7, #8]
 800730e:	f003 0308 	and.w	r3, r3, #8
 8007312:	2b00      	cmp	r3, #0
 8007314:	d016      	beq.n	8007344 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f022 0208 	bic.w	r2, r2, #8
 8007324:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	2208      	movs	r2, #8
 800732c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	2201      	movs	r2, #1
 8007332:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	2200      	movs	r2, #0
 800733a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 800733e:	6878      	ldr	r0, [r7, #4]
 8007340:	f000 f818 	bl	8007374 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8007344:	bf00      	nop
 8007346:	3710      	adds	r7, #16
 8007348:	46bd      	mov	sp, r7
 800734a:	bd80      	pop	{r7, pc}

0800734c <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 800734c:	b480      	push	{r7}
 800734e:	b083      	sub	sp, #12
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8007354:	bf00      	nop
 8007356:	370c      	adds	r7, #12
 8007358:	46bd      	mov	sp, r7
 800735a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735e:	4770      	bx	lr

08007360 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8007360:	b480      	push	{r7}
 8007362:	b083      	sub	sp, #12
 8007364:	af00      	add	r7, sp, #0
 8007366:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8007368:	bf00      	nop
 800736a:	370c      	adds	r7, #12
 800736c:	46bd      	mov	sp, r7
 800736e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007372:	4770      	bx	lr

08007374 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8007374:	b480      	push	{r7}
 8007376:	b083      	sub	sp, #12
 8007378:	af00      	add	r7, sp, #0
 800737a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 800737c:	bf00      	nop
 800737e:	370c      	adds	r7, #12
 8007380:	46bd      	mov	sp, r7
 8007382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007386:	4770      	bx	lr

08007388 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8007388:	b5b0      	push	{r4, r5, r7, lr}
 800738a:	b084      	sub	sp, #16
 800738c:	af00      	add	r7, sp, #0
 800738e:	60f8      	str	r0, [r7, #12]
 8007390:	60b9      	str	r1, [r7, #8]
 8007392:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 800739a:	2b01      	cmp	r3, #1
 800739c:	d101      	bne.n	80073a2 <HAL_LTDC_ConfigLayer+0x1a>
 800739e:	2302      	movs	r3, #2
 80073a0:	e02c      	b.n	80073fc <HAL_LTDC_ConfigLayer+0x74>
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	2201      	movs	r2, #1
 80073a6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	2202      	movs	r2, #2
 80073ae:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80073b2:	68fa      	ldr	r2, [r7, #12]
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2134      	movs	r1, #52	; 0x34
 80073b8:	fb01 f303 	mul.w	r3, r1, r3
 80073bc:	4413      	add	r3, r2
 80073be:	f103 0238 	add.w	r2, r3, #56	; 0x38
 80073c2:	68bb      	ldr	r3, [r7, #8]
 80073c4:	4614      	mov	r4, r2
 80073c6:	461d      	mov	r5, r3
 80073c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80073ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80073cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80073ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80073d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80073d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80073d4:	682b      	ldr	r3, [r5, #0]
 80073d6:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80073d8:	687a      	ldr	r2, [r7, #4]
 80073da:	68b9      	ldr	r1, [r7, #8]
 80073dc:	68f8      	ldr	r0, [r7, #12]
 80073de:	f000 f81f 	bl	8007420 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	2201      	movs	r2, #1
 80073e8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	2201      	movs	r2, #1
 80073ee:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	2200      	movs	r2, #0
 80073f6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80073fa:	2300      	movs	r3, #0
}
 80073fc:	4618      	mov	r0, r3
 80073fe:	3710      	adds	r7, #16
 8007400:	46bd      	mov	sp, r7
 8007402:	bdb0      	pop	{r4, r5, r7, pc}

08007404 <HAL_LTDC_GetState>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL state
  */
HAL_LTDC_StateTypeDef HAL_LTDC_GetState(LTDC_HandleTypeDef *hltdc)
{
 8007404:	b480      	push	{r7}
 8007406:	b083      	sub	sp, #12
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
  return hltdc->State;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8007412:	b2db      	uxtb	r3, r3
}
 8007414:	4618      	mov	r0, r3
 8007416:	370c      	adds	r7, #12
 8007418:	46bd      	mov	sp, r7
 800741a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741e:	4770      	bx	lr

08007420 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8007420:	b480      	push	{r7}
 8007422:	b089      	sub	sp, #36	; 0x24
 8007424:	af00      	add	r7, sp, #0
 8007426:	60f8      	str	r0, [r7, #12]
 8007428:	60b9      	str	r1, [r7, #8]
 800742a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800742c:	68bb      	ldr	r3, [r7, #8]
 800742e:	685a      	ldr	r2, [r3, #4]
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	68db      	ldr	r3, [r3, #12]
 8007436:	0c1b      	lsrs	r3, r3, #16
 8007438:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800743c:	4413      	add	r3, r2
 800743e:	041b      	lsls	r3, r3, #16
 8007440:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	461a      	mov	r2, r3
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	01db      	lsls	r3, r3, #7
 800744c:	4413      	add	r3, r2
 800744e:	3384      	adds	r3, #132	; 0x84
 8007450:	685b      	ldr	r3, [r3, #4]
 8007452:	68fa      	ldr	r2, [r7, #12]
 8007454:	6812      	ldr	r2, [r2, #0]
 8007456:	4611      	mov	r1, r2
 8007458:	687a      	ldr	r2, [r7, #4]
 800745a:	01d2      	lsls	r2, r2, #7
 800745c:	440a      	add	r2, r1
 800745e:	3284      	adds	r2, #132	; 0x84
 8007460:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8007464:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8007466:	68bb      	ldr	r3, [r7, #8]
 8007468:	681a      	ldr	r2, [r3, #0]
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	68db      	ldr	r3, [r3, #12]
 8007470:	0c1b      	lsrs	r3, r3, #16
 8007472:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007476:	4413      	add	r3, r2
 8007478:	1c5a      	adds	r2, r3, #1
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	4619      	mov	r1, r3
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	01db      	lsls	r3, r3, #7
 8007484:	440b      	add	r3, r1
 8007486:	3384      	adds	r3, #132	; 0x84
 8007488:	4619      	mov	r1, r3
 800748a:	69fb      	ldr	r3, [r7, #28]
 800748c:	4313      	orrs	r3, r2
 800748e:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8007490:	68bb      	ldr	r3, [r7, #8]
 8007492:	68da      	ldr	r2, [r3, #12]
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	68db      	ldr	r3, [r3, #12]
 800749a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800749e:	4413      	add	r3, r2
 80074a0:	041b      	lsls	r3, r3, #16
 80074a2:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	461a      	mov	r2, r3
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	01db      	lsls	r3, r3, #7
 80074ae:	4413      	add	r3, r2
 80074b0:	3384      	adds	r3, #132	; 0x84
 80074b2:	689b      	ldr	r3, [r3, #8]
 80074b4:	68fa      	ldr	r2, [r7, #12]
 80074b6:	6812      	ldr	r2, [r2, #0]
 80074b8:	4611      	mov	r1, r2
 80074ba:	687a      	ldr	r2, [r7, #4]
 80074bc:	01d2      	lsls	r2, r2, #7
 80074be:	440a      	add	r2, r1
 80074c0:	3284      	adds	r2, #132	; 0x84
 80074c2:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80074c6:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80074c8:	68bb      	ldr	r3, [r7, #8]
 80074ca:	689a      	ldr	r2, [r3, #8]
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	68db      	ldr	r3, [r3, #12]
 80074d2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80074d6:	4413      	add	r3, r2
 80074d8:	1c5a      	adds	r2, r3, #1
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	4619      	mov	r1, r3
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	01db      	lsls	r3, r3, #7
 80074e4:	440b      	add	r3, r1
 80074e6:	3384      	adds	r3, #132	; 0x84
 80074e8:	4619      	mov	r1, r3
 80074ea:	69fb      	ldr	r3, [r7, #28]
 80074ec:	4313      	orrs	r3, r2
 80074ee:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	461a      	mov	r2, r3
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	01db      	lsls	r3, r3, #7
 80074fa:	4413      	add	r3, r2
 80074fc:	3384      	adds	r3, #132	; 0x84
 80074fe:	691b      	ldr	r3, [r3, #16]
 8007500:	68fa      	ldr	r2, [r7, #12]
 8007502:	6812      	ldr	r2, [r2, #0]
 8007504:	4611      	mov	r1, r2
 8007506:	687a      	ldr	r2, [r7, #4]
 8007508:	01d2      	lsls	r2, r2, #7
 800750a:	440a      	add	r2, r1
 800750c:	3284      	adds	r2, #132	; 0x84
 800750e:	f023 0307 	bic.w	r3, r3, #7
 8007512:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	461a      	mov	r2, r3
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	01db      	lsls	r3, r3, #7
 800751e:	4413      	add	r3, r2
 8007520:	3384      	adds	r3, #132	; 0x84
 8007522:	461a      	mov	r2, r3
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	691b      	ldr	r3, [r3, #16]
 8007528:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800752a:	68bb      	ldr	r3, [r7, #8]
 800752c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8007530:	021b      	lsls	r3, r3, #8
 8007532:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8007534:	68bb      	ldr	r3, [r7, #8]
 8007536:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800753a:	041b      	lsls	r3, r3, #16
 800753c:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800753e:	68bb      	ldr	r3, [r7, #8]
 8007540:	699b      	ldr	r3, [r3, #24]
 8007542:	061b      	lsls	r3, r3, #24
 8007544:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	461a      	mov	r2, r3
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	01db      	lsls	r3, r3, #7
 8007550:	4413      	add	r3, r2
 8007552:	3384      	adds	r3, #132	; 0x84
 8007554:	699b      	ldr	r3, [r3, #24]
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	461a      	mov	r2, r3
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	01db      	lsls	r3, r3, #7
 8007560:	4413      	add	r3, r2
 8007562:	3384      	adds	r3, #132	; 0x84
 8007564:	461a      	mov	r2, r3
 8007566:	2300      	movs	r3, #0
 8007568:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 800756a:	68bb      	ldr	r3, [r7, #8]
 800756c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007570:	461a      	mov	r2, r3
 8007572:	69fb      	ldr	r3, [r7, #28]
 8007574:	431a      	orrs	r2, r3
 8007576:	69bb      	ldr	r3, [r7, #24]
 8007578:	431a      	orrs	r2, r3
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	4619      	mov	r1, r3
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	01db      	lsls	r3, r3, #7
 8007584:	440b      	add	r3, r1
 8007586:	3384      	adds	r3, #132	; 0x84
 8007588:	4619      	mov	r1, r3
 800758a:	697b      	ldr	r3, [r7, #20]
 800758c:	4313      	orrs	r3, r2
 800758e:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	461a      	mov	r2, r3
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	01db      	lsls	r3, r3, #7
 800759a:	4413      	add	r3, r2
 800759c:	3384      	adds	r3, #132	; 0x84
 800759e:	695b      	ldr	r3, [r3, #20]
 80075a0:	68fa      	ldr	r2, [r7, #12]
 80075a2:	6812      	ldr	r2, [r2, #0]
 80075a4:	4611      	mov	r1, r2
 80075a6:	687a      	ldr	r2, [r7, #4]
 80075a8:	01d2      	lsls	r2, r2, #7
 80075aa:	440a      	add	r2, r1
 80075ac:	3284      	adds	r2, #132	; 0x84
 80075ae:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80075b2:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	461a      	mov	r2, r3
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	01db      	lsls	r3, r3, #7
 80075be:	4413      	add	r3, r2
 80075c0:	3384      	adds	r3, #132	; 0x84
 80075c2:	461a      	mov	r2, r3
 80075c4:	68bb      	ldr	r3, [r7, #8]
 80075c6:	695b      	ldr	r3, [r3, #20]
 80075c8:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	461a      	mov	r2, r3
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	01db      	lsls	r3, r3, #7
 80075d4:	4413      	add	r3, r2
 80075d6:	3384      	adds	r3, #132	; 0x84
 80075d8:	69da      	ldr	r2, [r3, #28]
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	4619      	mov	r1, r3
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	01db      	lsls	r3, r3, #7
 80075e4:	440b      	add	r3, r1
 80075e6:	3384      	adds	r3, #132	; 0x84
 80075e8:	4619      	mov	r1, r3
 80075ea:	4b58      	ldr	r3, [pc, #352]	; (800774c <LTDC_SetConfig+0x32c>)
 80075ec:	4013      	ands	r3, r2
 80075ee:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80075f0:	68bb      	ldr	r3, [r7, #8]
 80075f2:	69da      	ldr	r2, [r3, #28]
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	6a1b      	ldr	r3, [r3, #32]
 80075f8:	68f9      	ldr	r1, [r7, #12]
 80075fa:	6809      	ldr	r1, [r1, #0]
 80075fc:	4608      	mov	r0, r1
 80075fe:	6879      	ldr	r1, [r7, #4]
 8007600:	01c9      	lsls	r1, r1, #7
 8007602:	4401      	add	r1, r0
 8007604:	3184      	adds	r1, #132	; 0x84
 8007606:	4313      	orrs	r3, r2
 8007608:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	461a      	mov	r2, r3
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	01db      	lsls	r3, r3, #7
 8007614:	4413      	add	r3, r2
 8007616:	3384      	adds	r3, #132	; 0x84
 8007618:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	461a      	mov	r2, r3
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	01db      	lsls	r3, r3, #7
 8007624:	4413      	add	r3, r2
 8007626:	3384      	adds	r3, #132	; 0x84
 8007628:	461a      	mov	r2, r3
 800762a:	2300      	movs	r3, #0
 800762c:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	461a      	mov	r2, r3
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	01db      	lsls	r3, r3, #7
 8007638:	4413      	add	r3, r2
 800763a:	3384      	adds	r3, #132	; 0x84
 800763c:	461a      	mov	r2, r3
 800763e:	68bb      	ldr	r3, [r7, #8]
 8007640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007642:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8007644:	68bb      	ldr	r3, [r7, #8]
 8007646:	691b      	ldr	r3, [r3, #16]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d102      	bne.n	8007652 <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 800764c:	2304      	movs	r3, #4
 800764e:	61fb      	str	r3, [r7, #28]
 8007650:	e01b      	b.n	800768a <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8007652:	68bb      	ldr	r3, [r7, #8]
 8007654:	691b      	ldr	r3, [r3, #16]
 8007656:	2b01      	cmp	r3, #1
 8007658:	d102      	bne.n	8007660 <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 800765a:	2303      	movs	r3, #3
 800765c:	61fb      	str	r3, [r7, #28]
 800765e:	e014      	b.n	800768a <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8007660:	68bb      	ldr	r3, [r7, #8]
 8007662:	691b      	ldr	r3, [r3, #16]
 8007664:	2b04      	cmp	r3, #4
 8007666:	d00b      	beq.n	8007680 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8007668:	68bb      	ldr	r3, [r7, #8]
 800766a:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800766c:	2b02      	cmp	r3, #2
 800766e:	d007      	beq.n	8007680 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8007670:	68bb      	ldr	r3, [r7, #8]
 8007672:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8007674:	2b03      	cmp	r3, #3
 8007676:	d003      	beq.n	8007680 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800767c:	2b07      	cmp	r3, #7
 800767e:	d102      	bne.n	8007686 <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 8007680:	2302      	movs	r3, #2
 8007682:	61fb      	str	r3, [r7, #28]
 8007684:	e001      	b.n	800768a <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 8007686:	2301      	movs	r3, #1
 8007688:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	461a      	mov	r2, r3
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	01db      	lsls	r3, r3, #7
 8007694:	4413      	add	r3, r2
 8007696:	3384      	adds	r3, #132	; 0x84
 8007698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800769a:	68fa      	ldr	r2, [r7, #12]
 800769c:	6812      	ldr	r2, [r2, #0]
 800769e:	4611      	mov	r1, r2
 80076a0:	687a      	ldr	r2, [r7, #4]
 80076a2:	01d2      	lsls	r2, r2, #7
 80076a4:	440a      	add	r2, r1
 80076a6:	3284      	adds	r2, #132	; 0x84
 80076a8:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 80076ac:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80076ae:	68bb      	ldr	r3, [r7, #8]
 80076b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076b2:	69fa      	ldr	r2, [r7, #28]
 80076b4:	fb02 f303 	mul.w	r3, r2, r3
 80076b8:	041a      	lsls	r2, r3, #16
 80076ba:	68bb      	ldr	r3, [r7, #8]
 80076bc:	6859      	ldr	r1, [r3, #4]
 80076be:	68bb      	ldr	r3, [r7, #8]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	1acb      	subs	r3, r1, r3
 80076c4:	69f9      	ldr	r1, [r7, #28]
 80076c6:	fb01 f303 	mul.w	r3, r1, r3
 80076ca:	3303      	adds	r3, #3
 80076cc:	68f9      	ldr	r1, [r7, #12]
 80076ce:	6809      	ldr	r1, [r1, #0]
 80076d0:	4608      	mov	r0, r1
 80076d2:	6879      	ldr	r1, [r7, #4]
 80076d4:	01c9      	lsls	r1, r1, #7
 80076d6:	4401      	add	r1, r0
 80076d8:	3184      	adds	r1, #132	; 0x84
 80076da:	4313      	orrs	r3, r2
 80076dc:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	461a      	mov	r2, r3
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	01db      	lsls	r3, r3, #7
 80076e8:	4413      	add	r3, r2
 80076ea:	3384      	adds	r3, #132	; 0x84
 80076ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	4619      	mov	r1, r3
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	01db      	lsls	r3, r3, #7
 80076f8:	440b      	add	r3, r1
 80076fa:	3384      	adds	r3, #132	; 0x84
 80076fc:	4619      	mov	r1, r3
 80076fe:	4b14      	ldr	r3, [pc, #80]	; (8007750 <LTDC_SetConfig+0x330>)
 8007700:	4013      	ands	r3, r2
 8007702:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	461a      	mov	r2, r3
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	01db      	lsls	r3, r3, #7
 800770e:	4413      	add	r3, r2
 8007710:	3384      	adds	r3, #132	; 0x84
 8007712:	461a      	mov	r2, r3
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007718:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	461a      	mov	r2, r3
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	01db      	lsls	r3, r3, #7
 8007724:	4413      	add	r3, r2
 8007726:	3384      	adds	r3, #132	; 0x84
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	68fa      	ldr	r2, [r7, #12]
 800772c:	6812      	ldr	r2, [r2, #0]
 800772e:	4611      	mov	r1, r2
 8007730:	687a      	ldr	r2, [r7, #4]
 8007732:	01d2      	lsls	r2, r2, #7
 8007734:	440a      	add	r2, r1
 8007736:	3284      	adds	r2, #132	; 0x84
 8007738:	f043 0301 	orr.w	r3, r3, #1
 800773c:	6013      	str	r3, [r2, #0]
}
 800773e:	bf00      	nop
 8007740:	3724      	adds	r7, #36	; 0x24
 8007742:	46bd      	mov	sp, r7
 8007744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007748:	4770      	bx	lr
 800774a:	bf00      	nop
 800774c:	fffff8f8 	.word	0xfffff8f8
 8007750:	fffff800 	.word	0xfffff800

08007754 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8007754:	b480      	push	{r7}
 8007756:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007758:	4b05      	ldr	r3, [pc, #20]	; (8007770 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	4a04      	ldr	r2, [pc, #16]	; (8007770 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800775e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007762:	6013      	str	r3, [r2, #0]
}
 8007764:	bf00      	nop
 8007766:	46bd      	mov	sp, r7
 8007768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776c:	4770      	bx	lr
 800776e:	bf00      	nop
 8007770:	40007000 	.word	0x40007000

08007774 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8007774:	b580      	push	{r7, lr}
 8007776:	b082      	sub	sp, #8
 8007778:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800777a:	2300      	movs	r3, #0
 800777c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800777e:	4b23      	ldr	r3, [pc, #140]	; (800780c <HAL_PWREx_EnableOverDrive+0x98>)
 8007780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007782:	4a22      	ldr	r2, [pc, #136]	; (800780c <HAL_PWREx_EnableOverDrive+0x98>)
 8007784:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007788:	6413      	str	r3, [r2, #64]	; 0x40
 800778a:	4b20      	ldr	r3, [pc, #128]	; (800780c <HAL_PWREx_EnableOverDrive+0x98>)
 800778c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800778e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007792:	603b      	str	r3, [r7, #0]
 8007794:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8007796:	4b1e      	ldr	r3, [pc, #120]	; (8007810 <HAL_PWREx_EnableOverDrive+0x9c>)
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	4a1d      	ldr	r2, [pc, #116]	; (8007810 <HAL_PWREx_EnableOverDrive+0x9c>)
 800779c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80077a0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80077a2:	f7fc ffe1 	bl	8004768 <HAL_GetTick>
 80077a6:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80077a8:	e009      	b.n	80077be <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80077aa:	f7fc ffdd 	bl	8004768 <HAL_GetTick>
 80077ae:	4602      	mov	r2, r0
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	1ad3      	subs	r3, r2, r3
 80077b4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80077b8:	d901      	bls.n	80077be <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80077ba:	2303      	movs	r3, #3
 80077bc:	e022      	b.n	8007804 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80077be:	4b14      	ldr	r3, [pc, #80]	; (8007810 <HAL_PWREx_EnableOverDrive+0x9c>)
 80077c0:	685b      	ldr	r3, [r3, #4]
 80077c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80077c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80077ca:	d1ee      	bne.n	80077aa <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80077cc:	4b10      	ldr	r3, [pc, #64]	; (8007810 <HAL_PWREx_EnableOverDrive+0x9c>)
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	4a0f      	ldr	r2, [pc, #60]	; (8007810 <HAL_PWREx_EnableOverDrive+0x9c>)
 80077d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80077d6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80077d8:	f7fc ffc6 	bl	8004768 <HAL_GetTick>
 80077dc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80077de:	e009      	b.n	80077f4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80077e0:	f7fc ffc2 	bl	8004768 <HAL_GetTick>
 80077e4:	4602      	mov	r2, r0
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	1ad3      	subs	r3, r2, r3
 80077ea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80077ee:	d901      	bls.n	80077f4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80077f0:	2303      	movs	r3, #3
 80077f2:	e007      	b.n	8007804 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80077f4:	4b06      	ldr	r3, [pc, #24]	; (8007810 <HAL_PWREx_EnableOverDrive+0x9c>)
 80077f6:	685b      	ldr	r3, [r3, #4]
 80077f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077fc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007800:	d1ee      	bne.n	80077e0 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8007802:	2300      	movs	r3, #0
}
 8007804:	4618      	mov	r0, r3
 8007806:	3708      	adds	r7, #8
 8007808:	46bd      	mov	sp, r7
 800780a:	bd80      	pop	{r7, pc}
 800780c:	40023800 	.word	0x40023800
 8007810:	40007000 	.word	0x40007000

08007814 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007814:	b580      	push	{r7, lr}
 8007816:	b086      	sub	sp, #24
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800781c:	2300      	movs	r3, #0
 800781e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2b00      	cmp	r3, #0
 8007824:	d101      	bne.n	800782a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8007826:	2301      	movs	r3, #1
 8007828:	e291      	b.n	8007d4e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	f003 0301 	and.w	r3, r3, #1
 8007832:	2b00      	cmp	r3, #0
 8007834:	f000 8087 	beq.w	8007946 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007838:	4b96      	ldr	r3, [pc, #600]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 800783a:	689b      	ldr	r3, [r3, #8]
 800783c:	f003 030c 	and.w	r3, r3, #12
 8007840:	2b04      	cmp	r3, #4
 8007842:	d00c      	beq.n	800785e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007844:	4b93      	ldr	r3, [pc, #588]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 8007846:	689b      	ldr	r3, [r3, #8]
 8007848:	f003 030c 	and.w	r3, r3, #12
 800784c:	2b08      	cmp	r3, #8
 800784e:	d112      	bne.n	8007876 <HAL_RCC_OscConfig+0x62>
 8007850:	4b90      	ldr	r3, [pc, #576]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 8007852:	685b      	ldr	r3, [r3, #4]
 8007854:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007858:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800785c:	d10b      	bne.n	8007876 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800785e:	4b8d      	ldr	r3, [pc, #564]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007866:	2b00      	cmp	r3, #0
 8007868:	d06c      	beq.n	8007944 <HAL_RCC_OscConfig+0x130>
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	685b      	ldr	r3, [r3, #4]
 800786e:	2b00      	cmp	r3, #0
 8007870:	d168      	bne.n	8007944 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8007872:	2301      	movs	r3, #1
 8007874:	e26b      	b.n	8007d4e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	685b      	ldr	r3, [r3, #4]
 800787a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800787e:	d106      	bne.n	800788e <HAL_RCC_OscConfig+0x7a>
 8007880:	4b84      	ldr	r3, [pc, #528]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	4a83      	ldr	r2, [pc, #524]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 8007886:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800788a:	6013      	str	r3, [r2, #0]
 800788c:	e02e      	b.n	80078ec <HAL_RCC_OscConfig+0xd8>
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	685b      	ldr	r3, [r3, #4]
 8007892:	2b00      	cmp	r3, #0
 8007894:	d10c      	bne.n	80078b0 <HAL_RCC_OscConfig+0x9c>
 8007896:	4b7f      	ldr	r3, [pc, #508]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	4a7e      	ldr	r2, [pc, #504]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 800789c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80078a0:	6013      	str	r3, [r2, #0]
 80078a2:	4b7c      	ldr	r3, [pc, #496]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	4a7b      	ldr	r2, [pc, #492]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 80078a8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80078ac:	6013      	str	r3, [r2, #0]
 80078ae:	e01d      	b.n	80078ec <HAL_RCC_OscConfig+0xd8>
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	685b      	ldr	r3, [r3, #4]
 80078b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80078b8:	d10c      	bne.n	80078d4 <HAL_RCC_OscConfig+0xc0>
 80078ba:	4b76      	ldr	r3, [pc, #472]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	4a75      	ldr	r2, [pc, #468]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 80078c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80078c4:	6013      	str	r3, [r2, #0]
 80078c6:	4b73      	ldr	r3, [pc, #460]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	4a72      	ldr	r2, [pc, #456]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 80078cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80078d0:	6013      	str	r3, [r2, #0]
 80078d2:	e00b      	b.n	80078ec <HAL_RCC_OscConfig+0xd8>
 80078d4:	4b6f      	ldr	r3, [pc, #444]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	4a6e      	ldr	r2, [pc, #440]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 80078da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80078de:	6013      	str	r3, [r2, #0]
 80078e0:	4b6c      	ldr	r3, [pc, #432]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	4a6b      	ldr	r2, [pc, #428]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 80078e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80078ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	685b      	ldr	r3, [r3, #4]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d013      	beq.n	800791c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078f4:	f7fc ff38 	bl	8004768 <HAL_GetTick>
 80078f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80078fa:	e008      	b.n	800790e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80078fc:	f7fc ff34 	bl	8004768 <HAL_GetTick>
 8007900:	4602      	mov	r2, r0
 8007902:	693b      	ldr	r3, [r7, #16]
 8007904:	1ad3      	subs	r3, r2, r3
 8007906:	2b64      	cmp	r3, #100	; 0x64
 8007908:	d901      	bls.n	800790e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800790a:	2303      	movs	r3, #3
 800790c:	e21f      	b.n	8007d4e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800790e:	4b61      	ldr	r3, [pc, #388]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007916:	2b00      	cmp	r3, #0
 8007918:	d0f0      	beq.n	80078fc <HAL_RCC_OscConfig+0xe8>
 800791a:	e014      	b.n	8007946 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800791c:	f7fc ff24 	bl	8004768 <HAL_GetTick>
 8007920:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007922:	e008      	b.n	8007936 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007924:	f7fc ff20 	bl	8004768 <HAL_GetTick>
 8007928:	4602      	mov	r2, r0
 800792a:	693b      	ldr	r3, [r7, #16]
 800792c:	1ad3      	subs	r3, r2, r3
 800792e:	2b64      	cmp	r3, #100	; 0x64
 8007930:	d901      	bls.n	8007936 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8007932:	2303      	movs	r3, #3
 8007934:	e20b      	b.n	8007d4e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007936:	4b57      	ldr	r3, [pc, #348]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800793e:	2b00      	cmp	r3, #0
 8007940:	d1f0      	bne.n	8007924 <HAL_RCC_OscConfig+0x110>
 8007942:	e000      	b.n	8007946 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007944:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	f003 0302 	and.w	r3, r3, #2
 800794e:	2b00      	cmp	r3, #0
 8007950:	d069      	beq.n	8007a26 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007952:	4b50      	ldr	r3, [pc, #320]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 8007954:	689b      	ldr	r3, [r3, #8]
 8007956:	f003 030c 	and.w	r3, r3, #12
 800795a:	2b00      	cmp	r3, #0
 800795c:	d00b      	beq.n	8007976 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800795e:	4b4d      	ldr	r3, [pc, #308]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 8007960:	689b      	ldr	r3, [r3, #8]
 8007962:	f003 030c 	and.w	r3, r3, #12
 8007966:	2b08      	cmp	r3, #8
 8007968:	d11c      	bne.n	80079a4 <HAL_RCC_OscConfig+0x190>
 800796a:	4b4a      	ldr	r3, [pc, #296]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 800796c:	685b      	ldr	r3, [r3, #4]
 800796e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007972:	2b00      	cmp	r3, #0
 8007974:	d116      	bne.n	80079a4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007976:	4b47      	ldr	r3, [pc, #284]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	f003 0302 	and.w	r3, r3, #2
 800797e:	2b00      	cmp	r3, #0
 8007980:	d005      	beq.n	800798e <HAL_RCC_OscConfig+0x17a>
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	68db      	ldr	r3, [r3, #12]
 8007986:	2b01      	cmp	r3, #1
 8007988:	d001      	beq.n	800798e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800798a:	2301      	movs	r3, #1
 800798c:	e1df      	b.n	8007d4e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800798e:	4b41      	ldr	r3, [pc, #260]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	691b      	ldr	r3, [r3, #16]
 800799a:	00db      	lsls	r3, r3, #3
 800799c:	493d      	ldr	r1, [pc, #244]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 800799e:	4313      	orrs	r3, r2
 80079a0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80079a2:	e040      	b.n	8007a26 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	68db      	ldr	r3, [r3, #12]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d023      	beq.n	80079f4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80079ac:	4b39      	ldr	r3, [pc, #228]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	4a38      	ldr	r2, [pc, #224]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 80079b2:	f043 0301 	orr.w	r3, r3, #1
 80079b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80079b8:	f7fc fed6 	bl	8004768 <HAL_GetTick>
 80079bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80079be:	e008      	b.n	80079d2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80079c0:	f7fc fed2 	bl	8004768 <HAL_GetTick>
 80079c4:	4602      	mov	r2, r0
 80079c6:	693b      	ldr	r3, [r7, #16]
 80079c8:	1ad3      	subs	r3, r2, r3
 80079ca:	2b02      	cmp	r3, #2
 80079cc:	d901      	bls.n	80079d2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80079ce:	2303      	movs	r3, #3
 80079d0:	e1bd      	b.n	8007d4e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80079d2:	4b30      	ldr	r3, [pc, #192]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	f003 0302 	and.w	r3, r3, #2
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d0f0      	beq.n	80079c0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80079de:	4b2d      	ldr	r3, [pc, #180]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	691b      	ldr	r3, [r3, #16]
 80079ea:	00db      	lsls	r3, r3, #3
 80079ec:	4929      	ldr	r1, [pc, #164]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 80079ee:	4313      	orrs	r3, r2
 80079f0:	600b      	str	r3, [r1, #0]
 80079f2:	e018      	b.n	8007a26 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80079f4:	4b27      	ldr	r3, [pc, #156]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	4a26      	ldr	r2, [pc, #152]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 80079fa:	f023 0301 	bic.w	r3, r3, #1
 80079fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a00:	f7fc feb2 	bl	8004768 <HAL_GetTick>
 8007a04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007a06:	e008      	b.n	8007a1a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007a08:	f7fc feae 	bl	8004768 <HAL_GetTick>
 8007a0c:	4602      	mov	r2, r0
 8007a0e:	693b      	ldr	r3, [r7, #16]
 8007a10:	1ad3      	subs	r3, r2, r3
 8007a12:	2b02      	cmp	r3, #2
 8007a14:	d901      	bls.n	8007a1a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007a16:	2303      	movs	r3, #3
 8007a18:	e199      	b.n	8007d4e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007a1a:	4b1e      	ldr	r3, [pc, #120]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	f003 0302 	and.w	r3, r3, #2
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d1f0      	bne.n	8007a08 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	f003 0308 	and.w	r3, r3, #8
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d038      	beq.n	8007aa4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	695b      	ldr	r3, [r3, #20]
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d019      	beq.n	8007a6e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007a3a:	4b16      	ldr	r3, [pc, #88]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 8007a3c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007a3e:	4a15      	ldr	r2, [pc, #84]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 8007a40:	f043 0301 	orr.w	r3, r3, #1
 8007a44:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a46:	f7fc fe8f 	bl	8004768 <HAL_GetTick>
 8007a4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007a4c:	e008      	b.n	8007a60 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007a4e:	f7fc fe8b 	bl	8004768 <HAL_GetTick>
 8007a52:	4602      	mov	r2, r0
 8007a54:	693b      	ldr	r3, [r7, #16]
 8007a56:	1ad3      	subs	r3, r2, r3
 8007a58:	2b02      	cmp	r3, #2
 8007a5a:	d901      	bls.n	8007a60 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007a5c:	2303      	movs	r3, #3
 8007a5e:	e176      	b.n	8007d4e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007a60:	4b0c      	ldr	r3, [pc, #48]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 8007a62:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007a64:	f003 0302 	and.w	r3, r3, #2
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d0f0      	beq.n	8007a4e <HAL_RCC_OscConfig+0x23a>
 8007a6c:	e01a      	b.n	8007aa4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007a6e:	4b09      	ldr	r3, [pc, #36]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 8007a70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007a72:	4a08      	ldr	r2, [pc, #32]	; (8007a94 <HAL_RCC_OscConfig+0x280>)
 8007a74:	f023 0301 	bic.w	r3, r3, #1
 8007a78:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a7a:	f7fc fe75 	bl	8004768 <HAL_GetTick>
 8007a7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007a80:	e00a      	b.n	8007a98 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007a82:	f7fc fe71 	bl	8004768 <HAL_GetTick>
 8007a86:	4602      	mov	r2, r0
 8007a88:	693b      	ldr	r3, [r7, #16]
 8007a8a:	1ad3      	subs	r3, r2, r3
 8007a8c:	2b02      	cmp	r3, #2
 8007a8e:	d903      	bls.n	8007a98 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007a90:	2303      	movs	r3, #3
 8007a92:	e15c      	b.n	8007d4e <HAL_RCC_OscConfig+0x53a>
 8007a94:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007a98:	4b91      	ldr	r3, [pc, #580]	; (8007ce0 <HAL_RCC_OscConfig+0x4cc>)
 8007a9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007a9c:	f003 0302 	and.w	r3, r3, #2
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d1ee      	bne.n	8007a82 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	f003 0304 	and.w	r3, r3, #4
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	f000 80a4 	beq.w	8007bfa <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007ab2:	4b8b      	ldr	r3, [pc, #556]	; (8007ce0 <HAL_RCC_OscConfig+0x4cc>)
 8007ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ab6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d10d      	bne.n	8007ada <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8007abe:	4b88      	ldr	r3, [pc, #544]	; (8007ce0 <HAL_RCC_OscConfig+0x4cc>)
 8007ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ac2:	4a87      	ldr	r2, [pc, #540]	; (8007ce0 <HAL_RCC_OscConfig+0x4cc>)
 8007ac4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007ac8:	6413      	str	r3, [r2, #64]	; 0x40
 8007aca:	4b85      	ldr	r3, [pc, #532]	; (8007ce0 <HAL_RCC_OscConfig+0x4cc>)
 8007acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ace:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007ad2:	60bb      	str	r3, [r7, #8]
 8007ad4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007ad6:	2301      	movs	r3, #1
 8007ad8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007ada:	4b82      	ldr	r3, [pc, #520]	; (8007ce4 <HAL_RCC_OscConfig+0x4d0>)
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d118      	bne.n	8007b18 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8007ae6:	4b7f      	ldr	r3, [pc, #508]	; (8007ce4 <HAL_RCC_OscConfig+0x4d0>)
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	4a7e      	ldr	r2, [pc, #504]	; (8007ce4 <HAL_RCC_OscConfig+0x4d0>)
 8007aec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007af0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007af2:	f7fc fe39 	bl	8004768 <HAL_GetTick>
 8007af6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007af8:	e008      	b.n	8007b0c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007afa:	f7fc fe35 	bl	8004768 <HAL_GetTick>
 8007afe:	4602      	mov	r2, r0
 8007b00:	693b      	ldr	r3, [r7, #16]
 8007b02:	1ad3      	subs	r3, r2, r3
 8007b04:	2b64      	cmp	r3, #100	; 0x64
 8007b06:	d901      	bls.n	8007b0c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8007b08:	2303      	movs	r3, #3
 8007b0a:	e120      	b.n	8007d4e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007b0c:	4b75      	ldr	r3, [pc, #468]	; (8007ce4 <HAL_RCC_OscConfig+0x4d0>)
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d0f0      	beq.n	8007afa <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	689b      	ldr	r3, [r3, #8]
 8007b1c:	2b01      	cmp	r3, #1
 8007b1e:	d106      	bne.n	8007b2e <HAL_RCC_OscConfig+0x31a>
 8007b20:	4b6f      	ldr	r3, [pc, #444]	; (8007ce0 <HAL_RCC_OscConfig+0x4cc>)
 8007b22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b24:	4a6e      	ldr	r2, [pc, #440]	; (8007ce0 <HAL_RCC_OscConfig+0x4cc>)
 8007b26:	f043 0301 	orr.w	r3, r3, #1
 8007b2a:	6713      	str	r3, [r2, #112]	; 0x70
 8007b2c:	e02d      	b.n	8007b8a <HAL_RCC_OscConfig+0x376>
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	689b      	ldr	r3, [r3, #8]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d10c      	bne.n	8007b50 <HAL_RCC_OscConfig+0x33c>
 8007b36:	4b6a      	ldr	r3, [pc, #424]	; (8007ce0 <HAL_RCC_OscConfig+0x4cc>)
 8007b38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b3a:	4a69      	ldr	r2, [pc, #420]	; (8007ce0 <HAL_RCC_OscConfig+0x4cc>)
 8007b3c:	f023 0301 	bic.w	r3, r3, #1
 8007b40:	6713      	str	r3, [r2, #112]	; 0x70
 8007b42:	4b67      	ldr	r3, [pc, #412]	; (8007ce0 <HAL_RCC_OscConfig+0x4cc>)
 8007b44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b46:	4a66      	ldr	r2, [pc, #408]	; (8007ce0 <HAL_RCC_OscConfig+0x4cc>)
 8007b48:	f023 0304 	bic.w	r3, r3, #4
 8007b4c:	6713      	str	r3, [r2, #112]	; 0x70
 8007b4e:	e01c      	b.n	8007b8a <HAL_RCC_OscConfig+0x376>
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	689b      	ldr	r3, [r3, #8]
 8007b54:	2b05      	cmp	r3, #5
 8007b56:	d10c      	bne.n	8007b72 <HAL_RCC_OscConfig+0x35e>
 8007b58:	4b61      	ldr	r3, [pc, #388]	; (8007ce0 <HAL_RCC_OscConfig+0x4cc>)
 8007b5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b5c:	4a60      	ldr	r2, [pc, #384]	; (8007ce0 <HAL_RCC_OscConfig+0x4cc>)
 8007b5e:	f043 0304 	orr.w	r3, r3, #4
 8007b62:	6713      	str	r3, [r2, #112]	; 0x70
 8007b64:	4b5e      	ldr	r3, [pc, #376]	; (8007ce0 <HAL_RCC_OscConfig+0x4cc>)
 8007b66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b68:	4a5d      	ldr	r2, [pc, #372]	; (8007ce0 <HAL_RCC_OscConfig+0x4cc>)
 8007b6a:	f043 0301 	orr.w	r3, r3, #1
 8007b6e:	6713      	str	r3, [r2, #112]	; 0x70
 8007b70:	e00b      	b.n	8007b8a <HAL_RCC_OscConfig+0x376>
 8007b72:	4b5b      	ldr	r3, [pc, #364]	; (8007ce0 <HAL_RCC_OscConfig+0x4cc>)
 8007b74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b76:	4a5a      	ldr	r2, [pc, #360]	; (8007ce0 <HAL_RCC_OscConfig+0x4cc>)
 8007b78:	f023 0301 	bic.w	r3, r3, #1
 8007b7c:	6713      	str	r3, [r2, #112]	; 0x70
 8007b7e:	4b58      	ldr	r3, [pc, #352]	; (8007ce0 <HAL_RCC_OscConfig+0x4cc>)
 8007b80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007b82:	4a57      	ldr	r2, [pc, #348]	; (8007ce0 <HAL_RCC_OscConfig+0x4cc>)
 8007b84:	f023 0304 	bic.w	r3, r3, #4
 8007b88:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	689b      	ldr	r3, [r3, #8]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d015      	beq.n	8007bbe <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007b92:	f7fc fde9 	bl	8004768 <HAL_GetTick>
 8007b96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007b98:	e00a      	b.n	8007bb0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007b9a:	f7fc fde5 	bl	8004768 <HAL_GetTick>
 8007b9e:	4602      	mov	r2, r0
 8007ba0:	693b      	ldr	r3, [r7, #16]
 8007ba2:	1ad3      	subs	r3, r2, r3
 8007ba4:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ba8:	4293      	cmp	r3, r2
 8007baa:	d901      	bls.n	8007bb0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8007bac:	2303      	movs	r3, #3
 8007bae:	e0ce      	b.n	8007d4e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007bb0:	4b4b      	ldr	r3, [pc, #300]	; (8007ce0 <HAL_RCC_OscConfig+0x4cc>)
 8007bb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007bb4:	f003 0302 	and.w	r3, r3, #2
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d0ee      	beq.n	8007b9a <HAL_RCC_OscConfig+0x386>
 8007bbc:	e014      	b.n	8007be8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007bbe:	f7fc fdd3 	bl	8004768 <HAL_GetTick>
 8007bc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007bc4:	e00a      	b.n	8007bdc <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007bc6:	f7fc fdcf 	bl	8004768 <HAL_GetTick>
 8007bca:	4602      	mov	r2, r0
 8007bcc:	693b      	ldr	r3, [r7, #16]
 8007bce:	1ad3      	subs	r3, r2, r3
 8007bd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8007bd4:	4293      	cmp	r3, r2
 8007bd6:	d901      	bls.n	8007bdc <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8007bd8:	2303      	movs	r3, #3
 8007bda:	e0b8      	b.n	8007d4e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007bdc:	4b40      	ldr	r3, [pc, #256]	; (8007ce0 <HAL_RCC_OscConfig+0x4cc>)
 8007bde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007be0:	f003 0302 	and.w	r3, r3, #2
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d1ee      	bne.n	8007bc6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007be8:	7dfb      	ldrb	r3, [r7, #23]
 8007bea:	2b01      	cmp	r3, #1
 8007bec:	d105      	bne.n	8007bfa <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007bee:	4b3c      	ldr	r3, [pc, #240]	; (8007ce0 <HAL_RCC_OscConfig+0x4cc>)
 8007bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bf2:	4a3b      	ldr	r2, [pc, #236]	; (8007ce0 <HAL_RCC_OscConfig+0x4cc>)
 8007bf4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007bf8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	699b      	ldr	r3, [r3, #24]
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	f000 80a4 	beq.w	8007d4c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007c04:	4b36      	ldr	r3, [pc, #216]	; (8007ce0 <HAL_RCC_OscConfig+0x4cc>)
 8007c06:	689b      	ldr	r3, [r3, #8]
 8007c08:	f003 030c 	and.w	r3, r3, #12
 8007c0c:	2b08      	cmp	r3, #8
 8007c0e:	d06b      	beq.n	8007ce8 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	699b      	ldr	r3, [r3, #24]
 8007c14:	2b02      	cmp	r3, #2
 8007c16:	d149      	bne.n	8007cac <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007c18:	4b31      	ldr	r3, [pc, #196]	; (8007ce0 <HAL_RCC_OscConfig+0x4cc>)
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	4a30      	ldr	r2, [pc, #192]	; (8007ce0 <HAL_RCC_OscConfig+0x4cc>)
 8007c1e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007c22:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c24:	f7fc fda0 	bl	8004768 <HAL_GetTick>
 8007c28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007c2a:	e008      	b.n	8007c3e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007c2c:	f7fc fd9c 	bl	8004768 <HAL_GetTick>
 8007c30:	4602      	mov	r2, r0
 8007c32:	693b      	ldr	r3, [r7, #16]
 8007c34:	1ad3      	subs	r3, r2, r3
 8007c36:	2b02      	cmp	r3, #2
 8007c38:	d901      	bls.n	8007c3e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8007c3a:	2303      	movs	r3, #3
 8007c3c:	e087      	b.n	8007d4e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007c3e:	4b28      	ldr	r3, [pc, #160]	; (8007ce0 <HAL_RCC_OscConfig+0x4cc>)
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d1f0      	bne.n	8007c2c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	69da      	ldr	r2, [r3, #28]
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	6a1b      	ldr	r3, [r3, #32]
 8007c52:	431a      	orrs	r2, r3
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c58:	019b      	lsls	r3, r3, #6
 8007c5a:	431a      	orrs	r2, r3
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c60:	085b      	lsrs	r3, r3, #1
 8007c62:	3b01      	subs	r3, #1
 8007c64:	041b      	lsls	r3, r3, #16
 8007c66:	431a      	orrs	r2, r3
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c6c:	061b      	lsls	r3, r3, #24
 8007c6e:	4313      	orrs	r3, r2
 8007c70:	4a1b      	ldr	r2, [pc, #108]	; (8007ce0 <HAL_RCC_OscConfig+0x4cc>)
 8007c72:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007c76:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007c78:	4b19      	ldr	r3, [pc, #100]	; (8007ce0 <HAL_RCC_OscConfig+0x4cc>)
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	4a18      	ldr	r2, [pc, #96]	; (8007ce0 <HAL_RCC_OscConfig+0x4cc>)
 8007c7e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007c82:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c84:	f7fc fd70 	bl	8004768 <HAL_GetTick>
 8007c88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007c8a:	e008      	b.n	8007c9e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007c8c:	f7fc fd6c 	bl	8004768 <HAL_GetTick>
 8007c90:	4602      	mov	r2, r0
 8007c92:	693b      	ldr	r3, [r7, #16]
 8007c94:	1ad3      	subs	r3, r2, r3
 8007c96:	2b02      	cmp	r3, #2
 8007c98:	d901      	bls.n	8007c9e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8007c9a:	2303      	movs	r3, #3
 8007c9c:	e057      	b.n	8007d4e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007c9e:	4b10      	ldr	r3, [pc, #64]	; (8007ce0 <HAL_RCC_OscConfig+0x4cc>)
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d0f0      	beq.n	8007c8c <HAL_RCC_OscConfig+0x478>
 8007caa:	e04f      	b.n	8007d4c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007cac:	4b0c      	ldr	r3, [pc, #48]	; (8007ce0 <HAL_RCC_OscConfig+0x4cc>)
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	4a0b      	ldr	r2, [pc, #44]	; (8007ce0 <HAL_RCC_OscConfig+0x4cc>)
 8007cb2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007cb6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007cb8:	f7fc fd56 	bl	8004768 <HAL_GetTick>
 8007cbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007cbe:	e008      	b.n	8007cd2 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007cc0:	f7fc fd52 	bl	8004768 <HAL_GetTick>
 8007cc4:	4602      	mov	r2, r0
 8007cc6:	693b      	ldr	r3, [r7, #16]
 8007cc8:	1ad3      	subs	r3, r2, r3
 8007cca:	2b02      	cmp	r3, #2
 8007ccc:	d901      	bls.n	8007cd2 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8007cce:	2303      	movs	r3, #3
 8007cd0:	e03d      	b.n	8007d4e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007cd2:	4b03      	ldr	r3, [pc, #12]	; (8007ce0 <HAL_RCC_OscConfig+0x4cc>)
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d1f0      	bne.n	8007cc0 <HAL_RCC_OscConfig+0x4ac>
 8007cde:	e035      	b.n	8007d4c <HAL_RCC_OscConfig+0x538>
 8007ce0:	40023800 	.word	0x40023800
 8007ce4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8007ce8:	4b1b      	ldr	r3, [pc, #108]	; (8007d58 <HAL_RCC_OscConfig+0x544>)
 8007cea:	685b      	ldr	r3, [r3, #4]
 8007cec:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	699b      	ldr	r3, [r3, #24]
 8007cf2:	2b01      	cmp	r3, #1
 8007cf4:	d028      	beq.n	8007d48 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007d00:	429a      	cmp	r2, r3
 8007d02:	d121      	bne.n	8007d48 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007d0e:	429a      	cmp	r2, r3
 8007d10:	d11a      	bne.n	8007d48 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007d12:	68fa      	ldr	r2, [r7, #12]
 8007d14:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007d18:	4013      	ands	r3, r2
 8007d1a:	687a      	ldr	r2, [r7, #4]
 8007d1c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007d1e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007d20:	4293      	cmp	r3, r2
 8007d22:	d111      	bne.n	8007d48 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d2e:	085b      	lsrs	r3, r3, #1
 8007d30:	3b01      	subs	r3, #1
 8007d32:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007d34:	429a      	cmp	r2, r3
 8007d36:	d107      	bne.n	8007d48 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d42:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007d44:	429a      	cmp	r2, r3
 8007d46:	d001      	beq.n	8007d4c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8007d48:	2301      	movs	r3, #1
 8007d4a:	e000      	b.n	8007d4e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8007d4c:	2300      	movs	r3, #0
}
 8007d4e:	4618      	mov	r0, r3
 8007d50:	3718      	adds	r7, #24
 8007d52:	46bd      	mov	sp, r7
 8007d54:	bd80      	pop	{r7, pc}
 8007d56:	bf00      	nop
 8007d58:	40023800 	.word	0x40023800

08007d5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	b084      	sub	sp, #16
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	6078      	str	r0, [r7, #4]
 8007d64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8007d66:	2300      	movs	r3, #0
 8007d68:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d101      	bne.n	8007d74 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007d70:	2301      	movs	r3, #1
 8007d72:	e0d0      	b.n	8007f16 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007d74:	4b6a      	ldr	r3, [pc, #424]	; (8007f20 <HAL_RCC_ClockConfig+0x1c4>)
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	f003 030f 	and.w	r3, r3, #15
 8007d7c:	683a      	ldr	r2, [r7, #0]
 8007d7e:	429a      	cmp	r2, r3
 8007d80:	d910      	bls.n	8007da4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007d82:	4b67      	ldr	r3, [pc, #412]	; (8007f20 <HAL_RCC_ClockConfig+0x1c4>)
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	f023 020f 	bic.w	r2, r3, #15
 8007d8a:	4965      	ldr	r1, [pc, #404]	; (8007f20 <HAL_RCC_ClockConfig+0x1c4>)
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	4313      	orrs	r3, r2
 8007d90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007d92:	4b63      	ldr	r3, [pc, #396]	; (8007f20 <HAL_RCC_ClockConfig+0x1c4>)
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	f003 030f 	and.w	r3, r3, #15
 8007d9a:	683a      	ldr	r2, [r7, #0]
 8007d9c:	429a      	cmp	r2, r3
 8007d9e:	d001      	beq.n	8007da4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007da0:	2301      	movs	r3, #1
 8007da2:	e0b8      	b.n	8007f16 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	f003 0302 	and.w	r3, r3, #2
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d020      	beq.n	8007df2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	f003 0304 	and.w	r3, r3, #4
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d005      	beq.n	8007dc8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007dbc:	4b59      	ldr	r3, [pc, #356]	; (8007f24 <HAL_RCC_ClockConfig+0x1c8>)
 8007dbe:	689b      	ldr	r3, [r3, #8]
 8007dc0:	4a58      	ldr	r2, [pc, #352]	; (8007f24 <HAL_RCC_ClockConfig+0x1c8>)
 8007dc2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007dc6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	f003 0308 	and.w	r3, r3, #8
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d005      	beq.n	8007de0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007dd4:	4b53      	ldr	r3, [pc, #332]	; (8007f24 <HAL_RCC_ClockConfig+0x1c8>)
 8007dd6:	689b      	ldr	r3, [r3, #8]
 8007dd8:	4a52      	ldr	r2, [pc, #328]	; (8007f24 <HAL_RCC_ClockConfig+0x1c8>)
 8007dda:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007dde:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007de0:	4b50      	ldr	r3, [pc, #320]	; (8007f24 <HAL_RCC_ClockConfig+0x1c8>)
 8007de2:	689b      	ldr	r3, [r3, #8]
 8007de4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	689b      	ldr	r3, [r3, #8]
 8007dec:	494d      	ldr	r1, [pc, #308]	; (8007f24 <HAL_RCC_ClockConfig+0x1c8>)
 8007dee:	4313      	orrs	r3, r2
 8007df0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	f003 0301 	and.w	r3, r3, #1
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d040      	beq.n	8007e80 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	685b      	ldr	r3, [r3, #4]
 8007e02:	2b01      	cmp	r3, #1
 8007e04:	d107      	bne.n	8007e16 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007e06:	4b47      	ldr	r3, [pc, #284]	; (8007f24 <HAL_RCC_ClockConfig+0x1c8>)
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d115      	bne.n	8007e3e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007e12:	2301      	movs	r3, #1
 8007e14:	e07f      	b.n	8007f16 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	685b      	ldr	r3, [r3, #4]
 8007e1a:	2b02      	cmp	r3, #2
 8007e1c:	d107      	bne.n	8007e2e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007e1e:	4b41      	ldr	r3, [pc, #260]	; (8007f24 <HAL_RCC_ClockConfig+0x1c8>)
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d109      	bne.n	8007e3e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007e2a:	2301      	movs	r3, #1
 8007e2c:	e073      	b.n	8007f16 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007e2e:	4b3d      	ldr	r3, [pc, #244]	; (8007f24 <HAL_RCC_ClockConfig+0x1c8>)
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	f003 0302 	and.w	r3, r3, #2
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d101      	bne.n	8007e3e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007e3a:	2301      	movs	r3, #1
 8007e3c:	e06b      	b.n	8007f16 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007e3e:	4b39      	ldr	r3, [pc, #228]	; (8007f24 <HAL_RCC_ClockConfig+0x1c8>)
 8007e40:	689b      	ldr	r3, [r3, #8]
 8007e42:	f023 0203 	bic.w	r2, r3, #3
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	685b      	ldr	r3, [r3, #4]
 8007e4a:	4936      	ldr	r1, [pc, #216]	; (8007f24 <HAL_RCC_ClockConfig+0x1c8>)
 8007e4c:	4313      	orrs	r3, r2
 8007e4e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007e50:	f7fc fc8a 	bl	8004768 <HAL_GetTick>
 8007e54:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007e56:	e00a      	b.n	8007e6e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007e58:	f7fc fc86 	bl	8004768 <HAL_GetTick>
 8007e5c:	4602      	mov	r2, r0
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	1ad3      	subs	r3, r2, r3
 8007e62:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e66:	4293      	cmp	r3, r2
 8007e68:	d901      	bls.n	8007e6e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8007e6a:	2303      	movs	r3, #3
 8007e6c:	e053      	b.n	8007f16 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007e6e:	4b2d      	ldr	r3, [pc, #180]	; (8007f24 <HAL_RCC_ClockConfig+0x1c8>)
 8007e70:	689b      	ldr	r3, [r3, #8]
 8007e72:	f003 020c 	and.w	r2, r3, #12
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	685b      	ldr	r3, [r3, #4]
 8007e7a:	009b      	lsls	r3, r3, #2
 8007e7c:	429a      	cmp	r2, r3
 8007e7e:	d1eb      	bne.n	8007e58 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007e80:	4b27      	ldr	r3, [pc, #156]	; (8007f20 <HAL_RCC_ClockConfig+0x1c4>)
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	f003 030f 	and.w	r3, r3, #15
 8007e88:	683a      	ldr	r2, [r7, #0]
 8007e8a:	429a      	cmp	r2, r3
 8007e8c:	d210      	bcs.n	8007eb0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007e8e:	4b24      	ldr	r3, [pc, #144]	; (8007f20 <HAL_RCC_ClockConfig+0x1c4>)
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	f023 020f 	bic.w	r2, r3, #15
 8007e96:	4922      	ldr	r1, [pc, #136]	; (8007f20 <HAL_RCC_ClockConfig+0x1c4>)
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	4313      	orrs	r3, r2
 8007e9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007e9e:	4b20      	ldr	r3, [pc, #128]	; (8007f20 <HAL_RCC_ClockConfig+0x1c4>)
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	f003 030f 	and.w	r3, r3, #15
 8007ea6:	683a      	ldr	r2, [r7, #0]
 8007ea8:	429a      	cmp	r2, r3
 8007eaa:	d001      	beq.n	8007eb0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8007eac:	2301      	movs	r3, #1
 8007eae:	e032      	b.n	8007f16 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	f003 0304 	and.w	r3, r3, #4
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d008      	beq.n	8007ece <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007ebc:	4b19      	ldr	r3, [pc, #100]	; (8007f24 <HAL_RCC_ClockConfig+0x1c8>)
 8007ebe:	689b      	ldr	r3, [r3, #8]
 8007ec0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	68db      	ldr	r3, [r3, #12]
 8007ec8:	4916      	ldr	r1, [pc, #88]	; (8007f24 <HAL_RCC_ClockConfig+0x1c8>)
 8007eca:	4313      	orrs	r3, r2
 8007ecc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	f003 0308 	and.w	r3, r3, #8
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d009      	beq.n	8007eee <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007eda:	4b12      	ldr	r3, [pc, #72]	; (8007f24 <HAL_RCC_ClockConfig+0x1c8>)
 8007edc:	689b      	ldr	r3, [r3, #8]
 8007ede:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	691b      	ldr	r3, [r3, #16]
 8007ee6:	00db      	lsls	r3, r3, #3
 8007ee8:	490e      	ldr	r1, [pc, #56]	; (8007f24 <HAL_RCC_ClockConfig+0x1c8>)
 8007eea:	4313      	orrs	r3, r2
 8007eec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007eee:	f000 f821 	bl	8007f34 <HAL_RCC_GetSysClockFreq>
 8007ef2:	4602      	mov	r2, r0
 8007ef4:	4b0b      	ldr	r3, [pc, #44]	; (8007f24 <HAL_RCC_ClockConfig+0x1c8>)
 8007ef6:	689b      	ldr	r3, [r3, #8]
 8007ef8:	091b      	lsrs	r3, r3, #4
 8007efa:	f003 030f 	and.w	r3, r3, #15
 8007efe:	490a      	ldr	r1, [pc, #40]	; (8007f28 <HAL_RCC_ClockConfig+0x1cc>)
 8007f00:	5ccb      	ldrb	r3, [r1, r3]
 8007f02:	fa22 f303 	lsr.w	r3, r2, r3
 8007f06:	4a09      	ldr	r2, [pc, #36]	; (8007f2c <HAL_RCC_ClockConfig+0x1d0>)
 8007f08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007f0a:	4b09      	ldr	r3, [pc, #36]	; (8007f30 <HAL_RCC_ClockConfig+0x1d4>)
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	4618      	mov	r0, r3
 8007f10:	f7fc fb26 	bl	8004560 <HAL_InitTick>

  return HAL_OK;
 8007f14:	2300      	movs	r3, #0
}
 8007f16:	4618      	mov	r0, r3
 8007f18:	3710      	adds	r7, #16
 8007f1a:	46bd      	mov	sp, r7
 8007f1c:	bd80      	pop	{r7, pc}
 8007f1e:	bf00      	nop
 8007f20:	40023c00 	.word	0x40023c00
 8007f24:	40023800 	.word	0x40023800
 8007f28:	08033944 	.word	0x08033944
 8007f2c:	2000003c 	.word	0x2000003c
 8007f30:	20000040 	.word	0x20000040

08007f34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007f34:	b5b0      	push	{r4, r5, r7, lr}
 8007f36:	b084      	sub	sp, #16
 8007f38:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8007f3a:	2100      	movs	r1, #0
 8007f3c:	6079      	str	r1, [r7, #4]
 8007f3e:	2100      	movs	r1, #0
 8007f40:	60f9      	str	r1, [r7, #12]
 8007f42:	2100      	movs	r1, #0
 8007f44:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 8007f46:	2100      	movs	r1, #0
 8007f48:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007f4a:	4952      	ldr	r1, [pc, #328]	; (8008094 <HAL_RCC_GetSysClockFreq+0x160>)
 8007f4c:	6889      	ldr	r1, [r1, #8]
 8007f4e:	f001 010c 	and.w	r1, r1, #12
 8007f52:	2908      	cmp	r1, #8
 8007f54:	d00d      	beq.n	8007f72 <HAL_RCC_GetSysClockFreq+0x3e>
 8007f56:	2908      	cmp	r1, #8
 8007f58:	f200 8094 	bhi.w	8008084 <HAL_RCC_GetSysClockFreq+0x150>
 8007f5c:	2900      	cmp	r1, #0
 8007f5e:	d002      	beq.n	8007f66 <HAL_RCC_GetSysClockFreq+0x32>
 8007f60:	2904      	cmp	r1, #4
 8007f62:	d003      	beq.n	8007f6c <HAL_RCC_GetSysClockFreq+0x38>
 8007f64:	e08e      	b.n	8008084 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007f66:	4b4c      	ldr	r3, [pc, #304]	; (8008098 <HAL_RCC_GetSysClockFreq+0x164>)
 8007f68:	60bb      	str	r3, [r7, #8]
      break;
 8007f6a:	e08e      	b.n	800808a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007f6c:	4b4b      	ldr	r3, [pc, #300]	; (800809c <HAL_RCC_GetSysClockFreq+0x168>)
 8007f6e:	60bb      	str	r3, [r7, #8]
      break;
 8007f70:	e08b      	b.n	800808a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007f72:	4948      	ldr	r1, [pc, #288]	; (8008094 <HAL_RCC_GetSysClockFreq+0x160>)
 8007f74:	6849      	ldr	r1, [r1, #4]
 8007f76:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8007f7a:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8007f7c:	4945      	ldr	r1, [pc, #276]	; (8008094 <HAL_RCC_GetSysClockFreq+0x160>)
 8007f7e:	6849      	ldr	r1, [r1, #4]
 8007f80:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8007f84:	2900      	cmp	r1, #0
 8007f86:	d024      	beq.n	8007fd2 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007f88:	4942      	ldr	r1, [pc, #264]	; (8008094 <HAL_RCC_GetSysClockFreq+0x160>)
 8007f8a:	6849      	ldr	r1, [r1, #4]
 8007f8c:	0989      	lsrs	r1, r1, #6
 8007f8e:	4608      	mov	r0, r1
 8007f90:	f04f 0100 	mov.w	r1, #0
 8007f94:	f240 14ff 	movw	r4, #511	; 0x1ff
 8007f98:	f04f 0500 	mov.w	r5, #0
 8007f9c:	ea00 0204 	and.w	r2, r0, r4
 8007fa0:	ea01 0305 	and.w	r3, r1, r5
 8007fa4:	493d      	ldr	r1, [pc, #244]	; (800809c <HAL_RCC_GetSysClockFreq+0x168>)
 8007fa6:	fb01 f003 	mul.w	r0, r1, r3
 8007faa:	2100      	movs	r1, #0
 8007fac:	fb01 f102 	mul.w	r1, r1, r2
 8007fb0:	1844      	adds	r4, r0, r1
 8007fb2:	493a      	ldr	r1, [pc, #232]	; (800809c <HAL_RCC_GetSysClockFreq+0x168>)
 8007fb4:	fba2 0101 	umull	r0, r1, r2, r1
 8007fb8:	1863      	adds	r3, r4, r1
 8007fba:	4619      	mov	r1, r3
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	461a      	mov	r2, r3
 8007fc0:	f04f 0300 	mov.w	r3, #0
 8007fc4:	f7f8 f924 	bl	8000210 <__aeabi_uldivmod>
 8007fc8:	4602      	mov	r2, r0
 8007fca:	460b      	mov	r3, r1
 8007fcc:	4613      	mov	r3, r2
 8007fce:	60fb      	str	r3, [r7, #12]
 8007fd0:	e04a      	b.n	8008068 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007fd2:	4b30      	ldr	r3, [pc, #192]	; (8008094 <HAL_RCC_GetSysClockFreq+0x160>)
 8007fd4:	685b      	ldr	r3, [r3, #4]
 8007fd6:	099b      	lsrs	r3, r3, #6
 8007fd8:	461a      	mov	r2, r3
 8007fda:	f04f 0300 	mov.w	r3, #0
 8007fde:	f240 10ff 	movw	r0, #511	; 0x1ff
 8007fe2:	f04f 0100 	mov.w	r1, #0
 8007fe6:	ea02 0400 	and.w	r4, r2, r0
 8007fea:	ea03 0501 	and.w	r5, r3, r1
 8007fee:	4620      	mov	r0, r4
 8007ff0:	4629      	mov	r1, r5
 8007ff2:	f04f 0200 	mov.w	r2, #0
 8007ff6:	f04f 0300 	mov.w	r3, #0
 8007ffa:	014b      	lsls	r3, r1, #5
 8007ffc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8008000:	0142      	lsls	r2, r0, #5
 8008002:	4610      	mov	r0, r2
 8008004:	4619      	mov	r1, r3
 8008006:	1b00      	subs	r0, r0, r4
 8008008:	eb61 0105 	sbc.w	r1, r1, r5
 800800c:	f04f 0200 	mov.w	r2, #0
 8008010:	f04f 0300 	mov.w	r3, #0
 8008014:	018b      	lsls	r3, r1, #6
 8008016:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800801a:	0182      	lsls	r2, r0, #6
 800801c:	1a12      	subs	r2, r2, r0
 800801e:	eb63 0301 	sbc.w	r3, r3, r1
 8008022:	f04f 0000 	mov.w	r0, #0
 8008026:	f04f 0100 	mov.w	r1, #0
 800802a:	00d9      	lsls	r1, r3, #3
 800802c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008030:	00d0      	lsls	r0, r2, #3
 8008032:	4602      	mov	r2, r0
 8008034:	460b      	mov	r3, r1
 8008036:	1912      	adds	r2, r2, r4
 8008038:	eb45 0303 	adc.w	r3, r5, r3
 800803c:	f04f 0000 	mov.w	r0, #0
 8008040:	f04f 0100 	mov.w	r1, #0
 8008044:	0299      	lsls	r1, r3, #10
 8008046:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800804a:	0290      	lsls	r0, r2, #10
 800804c:	4602      	mov	r2, r0
 800804e:	460b      	mov	r3, r1
 8008050:	4610      	mov	r0, r2
 8008052:	4619      	mov	r1, r3
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	461a      	mov	r2, r3
 8008058:	f04f 0300 	mov.w	r3, #0
 800805c:	f7f8 f8d8 	bl	8000210 <__aeabi_uldivmod>
 8008060:	4602      	mov	r2, r0
 8008062:	460b      	mov	r3, r1
 8008064:	4613      	mov	r3, r2
 8008066:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8008068:	4b0a      	ldr	r3, [pc, #40]	; (8008094 <HAL_RCC_GetSysClockFreq+0x160>)
 800806a:	685b      	ldr	r3, [r3, #4]
 800806c:	0c1b      	lsrs	r3, r3, #16
 800806e:	f003 0303 	and.w	r3, r3, #3
 8008072:	3301      	adds	r3, #1
 8008074:	005b      	lsls	r3, r3, #1
 8008076:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8008078:	68fa      	ldr	r2, [r7, #12]
 800807a:	683b      	ldr	r3, [r7, #0]
 800807c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008080:	60bb      	str	r3, [r7, #8]
      break;
 8008082:	e002      	b.n	800808a <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008084:	4b04      	ldr	r3, [pc, #16]	; (8008098 <HAL_RCC_GetSysClockFreq+0x164>)
 8008086:	60bb      	str	r3, [r7, #8]
      break;
 8008088:	bf00      	nop
    }
  }
  return sysclockfreq;
 800808a:	68bb      	ldr	r3, [r7, #8]
}
 800808c:	4618      	mov	r0, r3
 800808e:	3710      	adds	r7, #16
 8008090:	46bd      	mov	sp, r7
 8008092:	bdb0      	pop	{r4, r5, r7, pc}
 8008094:	40023800 	.word	0x40023800
 8008098:	00f42400 	.word	0x00f42400
 800809c:	017d7840 	.word	0x017d7840

080080a0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80080a0:	b480      	push	{r7}
 80080a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80080a4:	4b03      	ldr	r3, [pc, #12]	; (80080b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80080a6:	681b      	ldr	r3, [r3, #0]
}
 80080a8:	4618      	mov	r0, r3
 80080aa:	46bd      	mov	sp, r7
 80080ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b0:	4770      	bx	lr
 80080b2:	bf00      	nop
 80080b4:	2000003c 	.word	0x2000003c

080080b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80080bc:	f7ff fff0 	bl	80080a0 <HAL_RCC_GetHCLKFreq>
 80080c0:	4602      	mov	r2, r0
 80080c2:	4b05      	ldr	r3, [pc, #20]	; (80080d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80080c4:	689b      	ldr	r3, [r3, #8]
 80080c6:	0a9b      	lsrs	r3, r3, #10
 80080c8:	f003 0307 	and.w	r3, r3, #7
 80080cc:	4903      	ldr	r1, [pc, #12]	; (80080dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80080ce:	5ccb      	ldrb	r3, [r1, r3]
 80080d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80080d4:	4618      	mov	r0, r3
 80080d6:	bd80      	pop	{r7, pc}
 80080d8:	40023800 	.word	0x40023800
 80080dc:	08033954 	.word	0x08033954

080080e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80080e4:	f7ff ffdc 	bl	80080a0 <HAL_RCC_GetHCLKFreq>
 80080e8:	4602      	mov	r2, r0
 80080ea:	4b05      	ldr	r3, [pc, #20]	; (8008100 <HAL_RCC_GetPCLK2Freq+0x20>)
 80080ec:	689b      	ldr	r3, [r3, #8]
 80080ee:	0b5b      	lsrs	r3, r3, #13
 80080f0:	f003 0307 	and.w	r3, r3, #7
 80080f4:	4903      	ldr	r1, [pc, #12]	; (8008104 <HAL_RCC_GetPCLK2Freq+0x24>)
 80080f6:	5ccb      	ldrb	r3, [r1, r3]
 80080f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80080fc:	4618      	mov	r0, r3
 80080fe:	bd80      	pop	{r7, pc}
 8008100:	40023800 	.word	0x40023800
 8008104:	08033954 	.word	0x08033954

08008108 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008108:	b480      	push	{r7}
 800810a:	b083      	sub	sp, #12
 800810c:	af00      	add	r7, sp, #0
 800810e:	6078      	str	r0, [r7, #4]
 8008110:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	220f      	movs	r2, #15
 8008116:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008118:	4b12      	ldr	r3, [pc, #72]	; (8008164 <HAL_RCC_GetClockConfig+0x5c>)
 800811a:	689b      	ldr	r3, [r3, #8]
 800811c:	f003 0203 	and.w	r2, r3, #3
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8008124:	4b0f      	ldr	r3, [pc, #60]	; (8008164 <HAL_RCC_GetClockConfig+0x5c>)
 8008126:	689b      	ldr	r3, [r3, #8]
 8008128:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8008130:	4b0c      	ldr	r3, [pc, #48]	; (8008164 <HAL_RCC_GetClockConfig+0x5c>)
 8008132:	689b      	ldr	r3, [r3, #8]
 8008134:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800813c:	4b09      	ldr	r3, [pc, #36]	; (8008164 <HAL_RCC_GetClockConfig+0x5c>)
 800813e:	689b      	ldr	r3, [r3, #8]
 8008140:	08db      	lsrs	r3, r3, #3
 8008142:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800814a:	4b07      	ldr	r3, [pc, #28]	; (8008168 <HAL_RCC_GetClockConfig+0x60>)
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	f003 020f 	and.w	r2, r3, #15
 8008152:	683b      	ldr	r3, [r7, #0]
 8008154:	601a      	str	r2, [r3, #0]
}
 8008156:	bf00      	nop
 8008158:	370c      	adds	r7, #12
 800815a:	46bd      	mov	sp, r7
 800815c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008160:	4770      	bx	lr
 8008162:	bf00      	nop
 8008164:	40023800 	.word	0x40023800
 8008168:	40023c00 	.word	0x40023c00

0800816c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800816c:	b580      	push	{r7, lr}
 800816e:	b088      	sub	sp, #32
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8008174:	2300      	movs	r3, #0
 8008176:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8008178:	2300      	movs	r3, #0
 800817a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800817c:	2300      	movs	r3, #0
 800817e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8008180:	2300      	movs	r3, #0
 8008182:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8008184:	2300      	movs	r3, #0
 8008186:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f003 0301 	and.w	r3, r3, #1
 8008190:	2b00      	cmp	r3, #0
 8008192:	d012      	beq.n	80081ba <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008194:	4b69      	ldr	r3, [pc, #420]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008196:	689b      	ldr	r3, [r3, #8]
 8008198:	4a68      	ldr	r2, [pc, #416]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800819a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800819e:	6093      	str	r3, [r2, #8]
 80081a0:	4b66      	ldr	r3, [pc, #408]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80081a2:	689a      	ldr	r2, [r3, #8]
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081a8:	4964      	ldr	r1, [pc, #400]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80081aa:	4313      	orrs	r3, r2
 80081ac:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d101      	bne.n	80081ba <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80081b6:	2301      	movs	r3, #1
 80081b8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d017      	beq.n	80081f6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80081c6:	4b5d      	ldr	r3, [pc, #372]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80081c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80081cc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081d4:	4959      	ldr	r1, [pc, #356]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80081d6:	4313      	orrs	r3, r2
 80081d8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081e0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80081e4:	d101      	bne.n	80081ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80081e6:	2301      	movs	r3, #1
 80081e8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d101      	bne.n	80081f6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80081f2:	2301      	movs	r3, #1
 80081f4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d017      	beq.n	8008232 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8008202:	4b4e      	ldr	r3, [pc, #312]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008204:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008208:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008210:	494a      	ldr	r1, [pc, #296]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008212:	4313      	orrs	r3, r2
 8008214:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800821c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008220:	d101      	bne.n	8008226 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8008222:	2301      	movs	r3, #1
 8008224:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800822a:	2b00      	cmp	r3, #0
 800822c:	d101      	bne.n	8008232 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800822e:	2301      	movs	r3, #1
 8008230:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800823a:	2b00      	cmp	r3, #0
 800823c:	d001      	beq.n	8008242 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800823e:	2301      	movs	r3, #1
 8008240:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	f003 0320 	and.w	r3, r3, #32
 800824a:	2b00      	cmp	r3, #0
 800824c:	f000 808b 	beq.w	8008366 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008250:	4b3a      	ldr	r3, [pc, #232]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008252:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008254:	4a39      	ldr	r2, [pc, #228]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008256:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800825a:	6413      	str	r3, [r2, #64]	; 0x40
 800825c:	4b37      	ldr	r3, [pc, #220]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800825e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008260:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008264:	60bb      	str	r3, [r7, #8]
 8008266:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008268:	4b35      	ldr	r3, [pc, #212]	; (8008340 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	4a34      	ldr	r2, [pc, #208]	; (8008340 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800826e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008272:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008274:	f7fc fa78 	bl	8004768 <HAL_GetTick>
 8008278:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800827a:	e008      	b.n	800828e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800827c:	f7fc fa74 	bl	8004768 <HAL_GetTick>
 8008280:	4602      	mov	r2, r0
 8008282:	697b      	ldr	r3, [r7, #20]
 8008284:	1ad3      	subs	r3, r2, r3
 8008286:	2b64      	cmp	r3, #100	; 0x64
 8008288:	d901      	bls.n	800828e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800828a:	2303      	movs	r3, #3
 800828c:	e357      	b.n	800893e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800828e:	4b2c      	ldr	r3, [pc, #176]	; (8008340 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008296:	2b00      	cmp	r3, #0
 8008298:	d0f0      	beq.n	800827c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800829a:	4b28      	ldr	r3, [pc, #160]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800829c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800829e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80082a2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80082a4:	693b      	ldr	r3, [r7, #16]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d035      	beq.n	8008316 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80082b2:	693a      	ldr	r2, [r7, #16]
 80082b4:	429a      	cmp	r2, r3
 80082b6:	d02e      	beq.n	8008316 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80082b8:	4b20      	ldr	r3, [pc, #128]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80082ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80082c0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80082c2:	4b1e      	ldr	r3, [pc, #120]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80082c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082c6:	4a1d      	ldr	r2, [pc, #116]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80082c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80082cc:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80082ce:	4b1b      	ldr	r3, [pc, #108]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80082d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082d2:	4a1a      	ldr	r2, [pc, #104]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80082d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80082d8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80082da:	4a18      	ldr	r2, [pc, #96]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80082dc:	693b      	ldr	r3, [r7, #16]
 80082de:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80082e0:	4b16      	ldr	r3, [pc, #88]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80082e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082e4:	f003 0301 	and.w	r3, r3, #1
 80082e8:	2b01      	cmp	r3, #1
 80082ea:	d114      	bne.n	8008316 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082ec:	f7fc fa3c 	bl	8004768 <HAL_GetTick>
 80082f0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80082f2:	e00a      	b.n	800830a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80082f4:	f7fc fa38 	bl	8004768 <HAL_GetTick>
 80082f8:	4602      	mov	r2, r0
 80082fa:	697b      	ldr	r3, [r7, #20]
 80082fc:	1ad3      	subs	r3, r2, r3
 80082fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8008302:	4293      	cmp	r3, r2
 8008304:	d901      	bls.n	800830a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8008306:	2303      	movs	r3, #3
 8008308:	e319      	b.n	800893e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800830a:	4b0c      	ldr	r3, [pc, #48]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800830c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800830e:	f003 0302 	and.w	r3, r3, #2
 8008312:	2b00      	cmp	r3, #0
 8008314:	d0ee      	beq.n	80082f4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800831a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800831e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008322:	d111      	bne.n	8008348 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8008324:	4b05      	ldr	r3, [pc, #20]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008326:	689b      	ldr	r3, [r3, #8]
 8008328:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8008330:	4b04      	ldr	r3, [pc, #16]	; (8008344 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8008332:	400b      	ands	r3, r1
 8008334:	4901      	ldr	r1, [pc, #4]	; (800833c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008336:	4313      	orrs	r3, r2
 8008338:	608b      	str	r3, [r1, #8]
 800833a:	e00b      	b.n	8008354 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800833c:	40023800 	.word	0x40023800
 8008340:	40007000 	.word	0x40007000
 8008344:	0ffffcff 	.word	0x0ffffcff
 8008348:	4bb1      	ldr	r3, [pc, #708]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800834a:	689b      	ldr	r3, [r3, #8]
 800834c:	4ab0      	ldr	r2, [pc, #704]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800834e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8008352:	6093      	str	r3, [r2, #8]
 8008354:	4bae      	ldr	r3, [pc, #696]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008356:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800835c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008360:	49ab      	ldr	r1, [pc, #684]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008362:	4313      	orrs	r3, r2
 8008364:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	f003 0310 	and.w	r3, r3, #16
 800836e:	2b00      	cmp	r3, #0
 8008370:	d010      	beq.n	8008394 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008372:	4ba7      	ldr	r3, [pc, #668]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008374:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008378:	4aa5      	ldr	r2, [pc, #660]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800837a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800837e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8008382:	4ba3      	ldr	r3, [pc, #652]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008384:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800838c:	49a0      	ldr	r1, [pc, #640]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800838e:	4313      	orrs	r3, r2
 8008390:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800839c:	2b00      	cmp	r3, #0
 800839e:	d00a      	beq.n	80083b6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80083a0:	4b9b      	ldr	r3, [pc, #620]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80083a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80083a6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80083ae:	4998      	ldr	r1, [pc, #608]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80083b0:	4313      	orrs	r3, r2
 80083b2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d00a      	beq.n	80083d8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80083c2:	4b93      	ldr	r3, [pc, #588]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80083c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80083c8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80083d0:	498f      	ldr	r1, [pc, #572]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80083d2:	4313      	orrs	r3, r2
 80083d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d00a      	beq.n	80083fa <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80083e4:	4b8a      	ldr	r3, [pc, #552]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80083e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80083ea:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80083f2:	4987      	ldr	r1, [pc, #540]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80083f4:	4313      	orrs	r3, r2
 80083f6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008402:	2b00      	cmp	r3, #0
 8008404:	d00a      	beq.n	800841c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008406:	4b82      	ldr	r3, [pc, #520]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008408:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800840c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008414:	497e      	ldr	r1, [pc, #504]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008416:	4313      	orrs	r3, r2
 8008418:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008424:	2b00      	cmp	r3, #0
 8008426:	d00a      	beq.n	800843e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008428:	4b79      	ldr	r3, [pc, #484]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800842a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800842e:	f023 0203 	bic.w	r2, r3, #3
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008436:	4976      	ldr	r1, [pc, #472]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008438:	4313      	orrs	r3, r2
 800843a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008446:	2b00      	cmp	r3, #0
 8008448:	d00a      	beq.n	8008460 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800844a:	4b71      	ldr	r3, [pc, #452]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800844c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008450:	f023 020c 	bic.w	r2, r3, #12
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008458:	496d      	ldr	r1, [pc, #436]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800845a:	4313      	orrs	r3, r2
 800845c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008468:	2b00      	cmp	r3, #0
 800846a:	d00a      	beq.n	8008482 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800846c:	4b68      	ldr	r3, [pc, #416]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800846e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008472:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800847a:	4965      	ldr	r1, [pc, #404]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800847c:	4313      	orrs	r3, r2
 800847e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800848a:	2b00      	cmp	r3, #0
 800848c:	d00a      	beq.n	80084a4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800848e:	4b60      	ldr	r3, [pc, #384]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008490:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008494:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800849c:	495c      	ldr	r1, [pc, #368]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800849e:	4313      	orrs	r3, r2
 80084a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d00a      	beq.n	80084c6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80084b0:	4b57      	ldr	r3, [pc, #348]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80084b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80084b6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80084be:	4954      	ldr	r1, [pc, #336]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80084c0:	4313      	orrs	r3, r2
 80084c2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d00a      	beq.n	80084e8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80084d2:	4b4f      	ldr	r3, [pc, #316]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80084d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80084d8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80084e0:	494b      	ldr	r1, [pc, #300]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80084e2:	4313      	orrs	r3, r2
 80084e4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d00a      	beq.n	800850a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80084f4:	4b46      	ldr	r3, [pc, #280]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80084f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80084fa:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008502:	4943      	ldr	r1, [pc, #268]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008504:	4313      	orrs	r3, r2
 8008506:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008512:	2b00      	cmp	r3, #0
 8008514:	d00a      	beq.n	800852c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8008516:	4b3e      	ldr	r3, [pc, #248]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008518:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800851c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008524:	493a      	ldr	r1, [pc, #232]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008526:	4313      	orrs	r3, r2
 8008528:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008534:	2b00      	cmp	r3, #0
 8008536:	d00a      	beq.n	800854e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008538:	4b35      	ldr	r3, [pc, #212]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800853a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800853e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008546:	4932      	ldr	r1, [pc, #200]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008548:	4313      	orrs	r3, r2
 800854a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008556:	2b00      	cmp	r3, #0
 8008558:	d011      	beq.n	800857e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800855a:	4b2d      	ldr	r3, [pc, #180]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800855c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008560:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008568:	4929      	ldr	r1, [pc, #164]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800856a:	4313      	orrs	r3, r2
 800856c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008574:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008578:	d101      	bne.n	800857e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800857a:	2301      	movs	r3, #1
 800857c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	f003 0308 	and.w	r3, r3, #8
 8008586:	2b00      	cmp	r3, #0
 8008588:	d001      	beq.n	800858e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800858a:	2301      	movs	r3, #1
 800858c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008596:	2b00      	cmp	r3, #0
 8008598:	d00a      	beq.n	80085b0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800859a:	4b1d      	ldr	r3, [pc, #116]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800859c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80085a0:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80085a8:	4919      	ldr	r1, [pc, #100]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80085aa:	4313      	orrs	r3, r2
 80085ac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d00b      	beq.n	80085d4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80085bc:	4b14      	ldr	r3, [pc, #80]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80085be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80085c2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80085cc:	4910      	ldr	r1, [pc, #64]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80085ce:	4313      	orrs	r3, r2
 80085d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80085d4:	69fb      	ldr	r3, [r7, #28]
 80085d6:	2b01      	cmp	r3, #1
 80085d8:	d006      	beq.n	80085e8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	f000 80d9 	beq.w	800879a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80085e8:	4b09      	ldr	r3, [pc, #36]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	4a08      	ldr	r2, [pc, #32]	; (8008610 <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80085ee:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80085f2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80085f4:	f7fc f8b8 	bl	8004768 <HAL_GetTick>
 80085f8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80085fa:	e00b      	b.n	8008614 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80085fc:	f7fc f8b4 	bl	8004768 <HAL_GetTick>
 8008600:	4602      	mov	r2, r0
 8008602:	697b      	ldr	r3, [r7, #20]
 8008604:	1ad3      	subs	r3, r2, r3
 8008606:	2b64      	cmp	r3, #100	; 0x64
 8008608:	d904      	bls.n	8008614 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800860a:	2303      	movs	r3, #3
 800860c:	e197      	b.n	800893e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800860e:	bf00      	nop
 8008610:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008614:	4b6c      	ldr	r3, [pc, #432]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800861c:	2b00      	cmp	r3, #0
 800861e:	d1ed      	bne.n	80085fc <HAL_RCCEx_PeriphCLKConfig+0x490>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	f003 0301 	and.w	r3, r3, #1
 8008628:	2b00      	cmp	r3, #0
 800862a:	d021      	beq.n	8008670 <HAL_RCCEx_PeriphCLKConfig+0x504>
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008630:	2b00      	cmp	r3, #0
 8008632:	d11d      	bne.n	8008670 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8008634:	4b64      	ldr	r3, [pc, #400]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008636:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800863a:	0c1b      	lsrs	r3, r3, #16
 800863c:	f003 0303 	and.w	r3, r3, #3
 8008640:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008642:	4b61      	ldr	r3, [pc, #388]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008644:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008648:	0e1b      	lsrs	r3, r3, #24
 800864a:	f003 030f 	and.w	r3, r3, #15
 800864e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	685b      	ldr	r3, [r3, #4]
 8008654:	019a      	lsls	r2, r3, #6
 8008656:	693b      	ldr	r3, [r7, #16]
 8008658:	041b      	lsls	r3, r3, #16
 800865a:	431a      	orrs	r2, r3
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	061b      	lsls	r3, r3, #24
 8008660:	431a      	orrs	r2, r3
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	689b      	ldr	r3, [r3, #8]
 8008666:	071b      	lsls	r3, r3, #28
 8008668:	4957      	ldr	r1, [pc, #348]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800866a:	4313      	orrs	r3, r2
 800866c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008678:	2b00      	cmp	r3, #0
 800867a:	d004      	beq.n	8008686 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008680:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008684:	d00a      	beq.n	800869c <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800868e:	2b00      	cmp	r3, #0
 8008690:	d02e      	beq.n	80086f0 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008696:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800869a:	d129      	bne.n	80086f0 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800869c:	4b4a      	ldr	r3, [pc, #296]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800869e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80086a2:	0c1b      	lsrs	r3, r3, #16
 80086a4:	f003 0303 	and.w	r3, r3, #3
 80086a8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80086aa:	4b47      	ldr	r3, [pc, #284]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80086ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80086b0:	0f1b      	lsrs	r3, r3, #28
 80086b2:	f003 0307 	and.w	r3, r3, #7
 80086b6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	685b      	ldr	r3, [r3, #4]
 80086bc:	019a      	lsls	r2, r3, #6
 80086be:	693b      	ldr	r3, [r7, #16]
 80086c0:	041b      	lsls	r3, r3, #16
 80086c2:	431a      	orrs	r2, r3
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	68db      	ldr	r3, [r3, #12]
 80086c8:	061b      	lsls	r3, r3, #24
 80086ca:	431a      	orrs	r2, r3
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	071b      	lsls	r3, r3, #28
 80086d0:	493d      	ldr	r1, [pc, #244]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80086d2:	4313      	orrs	r3, r2
 80086d4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80086d8:	4b3b      	ldr	r3, [pc, #236]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80086da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80086de:	f023 021f 	bic.w	r2, r3, #31
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086e6:	3b01      	subs	r3, #1
 80086e8:	4937      	ldr	r1, [pc, #220]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80086ea:	4313      	orrs	r3, r2
 80086ec:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d01d      	beq.n	8008738 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80086fc:	4b32      	ldr	r3, [pc, #200]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80086fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008702:	0e1b      	lsrs	r3, r3, #24
 8008704:	f003 030f 	and.w	r3, r3, #15
 8008708:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800870a:	4b2f      	ldr	r3, [pc, #188]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800870c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008710:	0f1b      	lsrs	r3, r3, #28
 8008712:	f003 0307 	and.w	r3, r3, #7
 8008716:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	685b      	ldr	r3, [r3, #4]
 800871c:	019a      	lsls	r2, r3, #6
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	691b      	ldr	r3, [r3, #16]
 8008722:	041b      	lsls	r3, r3, #16
 8008724:	431a      	orrs	r2, r3
 8008726:	693b      	ldr	r3, [r7, #16]
 8008728:	061b      	lsls	r3, r3, #24
 800872a:	431a      	orrs	r2, r3
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	071b      	lsls	r3, r3, #28
 8008730:	4925      	ldr	r1, [pc, #148]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008732:	4313      	orrs	r3, r2
 8008734:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008740:	2b00      	cmp	r3, #0
 8008742:	d011      	beq.n	8008768 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	685b      	ldr	r3, [r3, #4]
 8008748:	019a      	lsls	r2, r3, #6
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	691b      	ldr	r3, [r3, #16]
 800874e:	041b      	lsls	r3, r3, #16
 8008750:	431a      	orrs	r2, r3
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	68db      	ldr	r3, [r3, #12]
 8008756:	061b      	lsls	r3, r3, #24
 8008758:	431a      	orrs	r2, r3
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	689b      	ldr	r3, [r3, #8]
 800875e:	071b      	lsls	r3, r3, #28
 8008760:	4919      	ldr	r1, [pc, #100]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008762:	4313      	orrs	r3, r2
 8008764:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008768:	4b17      	ldr	r3, [pc, #92]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	4a16      	ldr	r2, [pc, #88]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800876e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008772:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008774:	f7fb fff8 	bl	8004768 <HAL_GetTick>
 8008778:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800877a:	e008      	b.n	800878e <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800877c:	f7fb fff4 	bl	8004768 <HAL_GetTick>
 8008780:	4602      	mov	r2, r0
 8008782:	697b      	ldr	r3, [r7, #20]
 8008784:	1ad3      	subs	r3, r2, r3
 8008786:	2b64      	cmp	r3, #100	; 0x64
 8008788:	d901      	bls.n	800878e <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800878a:	2303      	movs	r3, #3
 800878c:	e0d7      	b.n	800893e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800878e:	4b0e      	ldr	r3, [pc, #56]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008796:	2b00      	cmp	r3, #0
 8008798:	d0f0      	beq.n	800877c <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800879a:	69bb      	ldr	r3, [r7, #24]
 800879c:	2b01      	cmp	r3, #1
 800879e:	f040 80cd 	bne.w	800893c <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80087a2:	4b09      	ldr	r3, [pc, #36]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	4a08      	ldr	r2, [pc, #32]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80087a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80087ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80087ae:	f7fb ffdb 	bl	8004768 <HAL_GetTick>
 80087b2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80087b4:	e00a      	b.n	80087cc <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80087b6:	f7fb ffd7 	bl	8004768 <HAL_GetTick>
 80087ba:	4602      	mov	r2, r0
 80087bc:	697b      	ldr	r3, [r7, #20]
 80087be:	1ad3      	subs	r3, r2, r3
 80087c0:	2b64      	cmp	r3, #100	; 0x64
 80087c2:	d903      	bls.n	80087cc <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80087c4:	2303      	movs	r3, #3
 80087c6:	e0ba      	b.n	800893e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 80087c8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80087cc:	4b5e      	ldr	r3, [pc, #376]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80087d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80087d8:	d0ed      	beq.n	80087b6 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d003      	beq.n	80087ee <HAL_RCCEx_PeriphCLKConfig+0x682>
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d009      	beq.n	8008802 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d02e      	beq.n	8008858 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d12a      	bne.n	8008858 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8008802:	4b51      	ldr	r3, [pc, #324]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008804:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008808:	0c1b      	lsrs	r3, r3, #16
 800880a:	f003 0303 	and.w	r3, r3, #3
 800880e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8008810:	4b4d      	ldr	r3, [pc, #308]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008812:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008816:	0f1b      	lsrs	r3, r3, #28
 8008818:	f003 0307 	and.w	r3, r3, #7
 800881c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	695b      	ldr	r3, [r3, #20]
 8008822:	019a      	lsls	r2, r3, #6
 8008824:	693b      	ldr	r3, [r7, #16]
 8008826:	041b      	lsls	r3, r3, #16
 8008828:	431a      	orrs	r2, r3
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	699b      	ldr	r3, [r3, #24]
 800882e:	061b      	lsls	r3, r3, #24
 8008830:	431a      	orrs	r2, r3
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	071b      	lsls	r3, r3, #28
 8008836:	4944      	ldr	r1, [pc, #272]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008838:	4313      	orrs	r3, r2
 800883a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800883e:	4b42      	ldr	r3, [pc, #264]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008840:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008844:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800884c:	3b01      	subs	r3, #1
 800884e:	021b      	lsls	r3, r3, #8
 8008850:	493d      	ldr	r1, [pc, #244]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008852:	4313      	orrs	r3, r2
 8008854:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008860:	2b00      	cmp	r3, #0
 8008862:	d022      	beq.n	80088aa <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008868:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800886c:	d11d      	bne.n	80088aa <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800886e:	4b36      	ldr	r3, [pc, #216]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008870:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008874:	0e1b      	lsrs	r3, r3, #24
 8008876:	f003 030f 	and.w	r3, r3, #15
 800887a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800887c:	4b32      	ldr	r3, [pc, #200]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800887e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008882:	0f1b      	lsrs	r3, r3, #28
 8008884:	f003 0307 	and.w	r3, r3, #7
 8008888:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	695b      	ldr	r3, [r3, #20]
 800888e:	019a      	lsls	r2, r3, #6
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	6a1b      	ldr	r3, [r3, #32]
 8008894:	041b      	lsls	r3, r3, #16
 8008896:	431a      	orrs	r2, r3
 8008898:	693b      	ldr	r3, [r7, #16]
 800889a:	061b      	lsls	r3, r3, #24
 800889c:	431a      	orrs	r2, r3
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	071b      	lsls	r3, r3, #28
 80088a2:	4929      	ldr	r1, [pc, #164]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80088a4:	4313      	orrs	r3, r2
 80088a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	f003 0308 	and.w	r3, r3, #8
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d028      	beq.n	8008908 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80088b6:	4b24      	ldr	r3, [pc, #144]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80088b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80088bc:	0e1b      	lsrs	r3, r3, #24
 80088be:	f003 030f 	and.w	r3, r3, #15
 80088c2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80088c4:	4b20      	ldr	r3, [pc, #128]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80088c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80088ca:	0c1b      	lsrs	r3, r3, #16
 80088cc:	f003 0303 	and.w	r3, r3, #3
 80088d0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	695b      	ldr	r3, [r3, #20]
 80088d6:	019a      	lsls	r2, r3, #6
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	041b      	lsls	r3, r3, #16
 80088dc:	431a      	orrs	r2, r3
 80088de:	693b      	ldr	r3, [r7, #16]
 80088e0:	061b      	lsls	r3, r3, #24
 80088e2:	431a      	orrs	r2, r3
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	69db      	ldr	r3, [r3, #28]
 80088e8:	071b      	lsls	r3, r3, #28
 80088ea:	4917      	ldr	r1, [pc, #92]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80088ec:	4313      	orrs	r3, r2
 80088ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80088f2:	4b15      	ldr	r3, [pc, #84]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80088f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80088f8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008900:	4911      	ldr	r1, [pc, #68]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008902:	4313      	orrs	r3, r2
 8008904:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8008908:	4b0f      	ldr	r3, [pc, #60]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	4a0e      	ldr	r2, [pc, #56]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800890e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008912:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008914:	f7fb ff28 	bl	8004768 <HAL_GetTick>
 8008918:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800891a:	e008      	b.n	800892e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800891c:	f7fb ff24 	bl	8004768 <HAL_GetTick>
 8008920:	4602      	mov	r2, r0
 8008922:	697b      	ldr	r3, [r7, #20]
 8008924:	1ad3      	subs	r3, r2, r3
 8008926:	2b64      	cmp	r3, #100	; 0x64
 8008928:	d901      	bls.n	800892e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800892a:	2303      	movs	r3, #3
 800892c:	e007      	b.n	800893e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800892e:	4b06      	ldr	r3, [pc, #24]	; (8008948 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008936:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800893a:	d1ef      	bne.n	800891c <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800893c:	2300      	movs	r3, #0
}
 800893e:	4618      	mov	r0, r3
 8008940:	3720      	adds	r7, #32
 8008942:	46bd      	mov	sp, r7
 8008944:	bd80      	pop	{r7, pc}
 8008946:	bf00      	nop
 8008948:	40023800 	.word	0x40023800

0800894c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800894c:	b580      	push	{r7, lr}
 800894e:	b082      	sub	sp, #8
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	2b00      	cmp	r3, #0
 8008958:	d101      	bne.n	800895e <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800895a:	2301      	movs	r3, #1
 800895c:	e081      	b.n	8008a62 <HAL_RTC_Init+0x116>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	7f5b      	ldrb	r3, [r3, #29]
 8008962:	b2db      	uxtb	r3, r3
 8008964:	2b00      	cmp	r3, #0
 8008966:	d105      	bne.n	8008974 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	2200      	movs	r2, #0
 800896c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800896e:	6878      	ldr	r0, [r7, #4]
 8008970:	f7fb fb22 	bl	8003fb8 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	2202      	movs	r2, #2
 8008978:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	22ca      	movs	r2, #202	; 0xca
 8008980:	625a      	str	r2, [r3, #36]	; 0x24
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	2253      	movs	r2, #83	; 0x53
 8008988:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800898a:	6878      	ldr	r0, [r7, #4]
 800898c:	f000 fb16 	bl	8008fbc <RTC_EnterInitMode>
 8008990:	4603      	mov	r3, r0
 8008992:	2b00      	cmp	r3, #0
 8008994:	d008      	beq.n	80089a8 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	22ff      	movs	r2, #255	; 0xff
 800899c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	2204      	movs	r2, #4
 80089a2:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80089a4:	2301      	movs	r3, #1
 80089a6:	e05c      	b.n	8008a62 <HAL_RTC_Init+0x116>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	6899      	ldr	r1, [r3, #8]
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681a      	ldr	r2, [r3, #0]
 80089b2:	4b2e      	ldr	r3, [pc, #184]	; (8008a6c <HAL_RTC_Init+0x120>)
 80089b4:	400b      	ands	r3, r1
 80089b6:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	6899      	ldr	r1, [r3, #8]
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	685a      	ldr	r2, [r3, #4]
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	691b      	ldr	r3, [r3, #16]
 80089c6:	431a      	orrs	r2, r3
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	695b      	ldr	r3, [r3, #20]
 80089cc:	431a      	orrs	r2, r3
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	430a      	orrs	r2, r1
 80089d4:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	687a      	ldr	r2, [r7, #4]
 80089dc:	68d2      	ldr	r2, [r2, #12]
 80089de:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16);
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	6919      	ldr	r1, [r3, #16]
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	689b      	ldr	r3, [r3, #8]
 80089ea:	041a      	lsls	r2, r3, #16
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	430a      	orrs	r2, r1
 80089f2:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	68da      	ldr	r2, [r3, #12]
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008a02:	60da      	str	r2, [r3, #12]
    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	689b      	ldr	r3, [r3, #8]
 8008a0a:	f003 0320 	and.w	r3, r3, #32
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d10e      	bne.n	8008a30 <HAL_RTC_Init+0xe4>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008a12:	6878      	ldr	r0, [r7, #4]
 8008a14:	f000 faaa 	bl	8008f6c <HAL_RTC_WaitForSynchro>
 8008a18:	4603      	mov	r3, r0
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d008      	beq.n	8008a30 <HAL_RTC_Init+0xe4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	22ff      	movs	r2, #255	; 0xff
 8008a24:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	2204      	movs	r2, #4
 8008a2a:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8008a2c:	2301      	movs	r3, #1
 8008a2e:	e018      	b.n	8008a62 <HAL_RTC_Init+0x116>
      }
    }
    hrtc->Instance->OR &= (uint32_t)~RTC_OR_ALARMTYPE;
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	f022 0208 	bic.w	r2, r2, #8
 8008a3e:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	699a      	ldr	r2, [r3, #24]
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	430a      	orrs	r2, r1
 8008a50:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	22ff      	movs	r2, #255	; 0xff
 8008a58:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	2201      	movs	r2, #1
 8008a5e:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8008a60:	2300      	movs	r3, #0
  }
}
 8008a62:	4618      	mov	r0, r3
 8008a64:	3708      	adds	r7, #8
 8008a66:	46bd      	mov	sp, r7
 8008a68:	bd80      	pop	{r7, pc}
 8008a6a:	bf00      	nop
 8008a6c:	ff8fffbf 	.word	0xff8fffbf

08008a70 <HAL_RTC_SetTime>:
  *            @arg FORMAT_BIN: Binary data format
  *            @arg FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008a70:	b590      	push	{r4, r7, lr}
 8008a72:	b087      	sub	sp, #28
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	60f8      	str	r0, [r7, #12]
 8008a78:	60b9      	str	r1, [r7, #8]
 8008a7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8008a7c:	2300      	movs	r3, #0
 8008a7e:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	7f1b      	ldrb	r3, [r3, #28]
 8008a84:	2b01      	cmp	r3, #1
 8008a86:	d101      	bne.n	8008a8c <HAL_RTC_SetTime+0x1c>
 8008a88:	2302      	movs	r3, #2
 8008a8a:	e0a8      	b.n	8008bde <HAL_RTC_SetTime+0x16e>
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	2201      	movs	r2, #1
 8008a90:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	2202      	movs	r2, #2
 8008a96:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d126      	bne.n	8008aec <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	689b      	ldr	r3, [r3, #8]
 8008aa4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d102      	bne.n	8008ab2 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 8008aac:	68bb      	ldr	r3, [r7, #8]
 8008aae:	2200      	movs	r2, #0
 8008ab0:	731a      	strb	r2, [r3, #12]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 8008ab2:	68bb      	ldr	r3, [r7, #8]
 8008ab4:	781b      	ldrb	r3, [r3, #0]
 8008ab6:	4618      	mov	r0, r3
 8008ab8:	f000 faac 	bl	8009014 <RTC_ByteToBcd2>
 8008abc:	4603      	mov	r3, r0
 8008abe:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 8008ac0:	68bb      	ldr	r3, [r7, #8]
 8008ac2:	785b      	ldrb	r3, [r3, #1]
 8008ac4:	4618      	mov	r0, r3
 8008ac6:	f000 faa5 	bl	8009014 <RTC_ByteToBcd2>
 8008aca:	4603      	mov	r3, r0
 8008acc:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 8008ace:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8008ad0:	68bb      	ldr	r3, [r7, #8]
 8008ad2:	789b      	ldrb	r3, [r3, #2]
 8008ad4:	4618      	mov	r0, r3
 8008ad6:	f000 fa9d 	bl	8009014 <RTC_ByteToBcd2>
 8008ada:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 8008adc:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16));
 8008ae0:	68bb      	ldr	r3, [r7, #8]
 8008ae2:	7b1b      	ldrb	r3, [r3, #12]
 8008ae4:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 8008ae6:	4313      	orrs	r3, r2
 8008ae8:	617b      	str	r3, [r7, #20]
 8008aea:	e018      	b.n	8008b1e <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	689b      	ldr	r3, [r3, #8]
 8008af2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d102      	bne.n	8008b00 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 8008afa:	68bb      	ldr	r3, [r7, #8]
 8008afc:	2200      	movs	r2, #0
 8008afe:	731a      	strb	r2, [r3, #12]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 8008b00:	68bb      	ldr	r3, [r7, #8]
 8008b02:	781b      	ldrb	r3, [r3, #0]
 8008b04:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8) | \
 8008b06:	68bb      	ldr	r3, [r7, #8]
 8008b08:	785b      	ldrb	r3, [r3, #1]
 8008b0a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 8008b0c:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8008b0e:	68ba      	ldr	r2, [r7, #8]
 8008b10:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8) | \
 8008b12:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16));
 8008b14:	68bb      	ldr	r3, [r7, #8]
 8008b16:	7b1b      	ldrb	r3, [r3, #12]
 8008b18:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 8008b1a:	4313      	orrs	r3, r2
 8008b1c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	22ca      	movs	r2, #202	; 0xca
 8008b24:	625a      	str	r2, [r3, #36]	; 0x24
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	2253      	movs	r2, #83	; 0x53
 8008b2c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8008b2e:	68f8      	ldr	r0, [r7, #12]
 8008b30:	f000 fa44 	bl	8008fbc <RTC_EnterInitMode>
 8008b34:	4603      	mov	r3, r0
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d00b      	beq.n	8008b52 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	22ff      	movs	r2, #255	; 0xff
 8008b40:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	2204      	movs	r2, #4
 8008b46:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	2200      	movs	r2, #0
 8008b4c:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8008b4e:	2301      	movs	r3, #1
 8008b50:	e045      	b.n	8008bde <HAL_RTC_SetTime+0x16e>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	681a      	ldr	r2, [r3, #0]
 8008b56:	6979      	ldr	r1, [r7, #20]
 8008b58:	4b23      	ldr	r3, [pc, #140]	; (8008be8 <HAL_RTC_SetTime+0x178>)
 8008b5a:	400b      	ands	r3, r1
 8008b5c:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	689a      	ldr	r2, [r3, #8]
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008b6c:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	6899      	ldr	r1, [r3, #8]
 8008b74:	68bb      	ldr	r3, [r7, #8]
 8008b76:	691a      	ldr	r2, [r3, #16]
 8008b78:	68bb      	ldr	r3, [r7, #8]
 8008b7a:	695b      	ldr	r3, [r3, #20]
 8008b7c:	431a      	orrs	r2, r3
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	430a      	orrs	r2, r1
 8008b84:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	68da      	ldr	r2, [r3, #12]
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008b94:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	689b      	ldr	r3, [r3, #8]
 8008b9c:	f003 0320 	and.w	r3, r3, #32
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d111      	bne.n	8008bc8 <HAL_RTC_SetTime+0x158>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008ba4:	68f8      	ldr	r0, [r7, #12]
 8008ba6:	f000 f9e1 	bl	8008f6c <HAL_RTC_WaitForSynchro>
 8008baa:	4603      	mov	r3, r0
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d00b      	beq.n	8008bc8 <HAL_RTC_SetTime+0x158>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	22ff      	movs	r2, #255	; 0xff
 8008bb6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	2204      	movs	r2, #4
 8008bbc:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8008bc4:	2301      	movs	r3, #1
 8008bc6:	e00a      	b.n	8008bde <HAL_RTC_SetTime+0x16e>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	22ff      	movs	r2, #255	; 0xff
 8008bce:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	2201      	movs	r2, #1
 8008bd4:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	2200      	movs	r2, #0
 8008bda:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 8008bdc:	2300      	movs	r3, #0
  }
}
 8008bde:	4618      	mov	r0, r3
 8008be0:	371c      	adds	r7, #28
 8008be2:	46bd      	mov	sp, r7
 8008be4:	bd90      	pop	{r4, r7, pc}
 8008be6:	bf00      	nop
 8008be8:	007f7f7f 	.word	0x007f7f7f

08008bec <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008bec:	b590      	push	{r4, r7, lr}
 8008bee:	b087      	sub	sp, #28
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	60f8      	str	r0, [r7, #12]
 8008bf4:	60b9      	str	r1, [r7, #8]
 8008bf6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0;
 8008bf8:	2300      	movs	r3, #0
 8008bfa:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	7f1b      	ldrb	r3, [r3, #28]
 8008c00:	2b01      	cmp	r3, #1
 8008c02:	d101      	bne.n	8008c08 <HAL_RTC_SetDate+0x1c>
 8008c04:	2302      	movs	r3, #2
 8008c06:	e092      	b.n	8008d2e <HAL_RTC_SetDate+0x142>
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	2201      	movs	r2, #1
 8008c0c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	2202      	movs	r2, #2
 8008c12:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d10e      	bne.n	8008c38 <HAL_RTC_SetDate+0x4c>
 8008c1a:	68bb      	ldr	r3, [r7, #8]
 8008c1c:	785b      	ldrb	r3, [r3, #1]
 8008c1e:	f003 0310 	and.w	r3, r3, #16
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d008      	beq.n	8008c38 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8008c26:	68bb      	ldr	r3, [r7, #8]
 8008c28:	785b      	ldrb	r3, [r3, #1]
 8008c2a:	f023 0310 	bic.w	r3, r3, #16
 8008c2e:	b2db      	uxtb	r3, r3
 8008c30:	330a      	adds	r3, #10
 8008c32:	b2da      	uxtb	r2, r3
 8008c34:	68bb      	ldr	r3, [r7, #8]
 8008c36:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d11c      	bne.n	8008c78 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 8008c3e:	68bb      	ldr	r3, [r7, #8]
 8008c40:	78db      	ldrb	r3, [r3, #3]
 8008c42:	4618      	mov	r0, r3
 8008c44:	f000 f9e6 	bl	8009014 <RTC_ByteToBcd2>
 8008c48:	4603      	mov	r3, r0
 8008c4a:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 8008c4c:	68bb      	ldr	r3, [r7, #8]
 8008c4e:	785b      	ldrb	r3, [r3, #1]
 8008c50:	4618      	mov	r0, r3
 8008c52:	f000 f9df 	bl	8009014 <RTC_ByteToBcd2>
 8008c56:	4603      	mov	r3, r0
 8008c58:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 8008c5a:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8008c5c:	68bb      	ldr	r3, [r7, #8]
 8008c5e:	789b      	ldrb	r3, [r3, #2]
 8008c60:	4618      	mov	r0, r3
 8008c62:	f000 f9d7 	bl	8009014 <RTC_ByteToBcd2>
 8008c66:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 8008c68:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13));
 8008c6c:	68bb      	ldr	r3, [r7, #8]
 8008c6e:	781b      	ldrb	r3, [r3, #0]
 8008c70:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 8008c72:	4313      	orrs	r3, r2
 8008c74:	617b      	str	r3, [r7, #20]
 8008c76:	e00e      	b.n	8008c96 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8008c78:	68bb      	ldr	r3, [r7, #8]
 8008c7a:	78db      	ldrb	r3, [r3, #3]
 8008c7c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8) | \
 8008c7e:	68bb      	ldr	r3, [r7, #8]
 8008c80:	785b      	ldrb	r3, [r3, #1]
 8008c82:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8008c84:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8008c86:	68ba      	ldr	r2, [r7, #8]
 8008c88:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8) | \
 8008c8a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13));
 8008c8c:	68bb      	ldr	r3, [r7, #8]
 8008c8e:	781b      	ldrb	r3, [r3, #0]
 8008c90:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8008c92:	4313      	orrs	r3, r2
 8008c94:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	22ca      	movs	r2, #202	; 0xca
 8008c9c:	625a      	str	r2, [r3, #36]	; 0x24
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	2253      	movs	r2, #83	; 0x53
 8008ca4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8008ca6:	68f8      	ldr	r0, [r7, #12]
 8008ca8:	f000 f988 	bl	8008fbc <RTC_EnterInitMode>
 8008cac:	4603      	mov	r3, r0
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d00b      	beq.n	8008cca <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	22ff      	movs	r2, #255	; 0xff
 8008cb8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	2204      	movs	r2, #4
 8008cbe:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	2200      	movs	r2, #0
 8008cc4:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8008cc6:	2301      	movs	r3, #1
 8008cc8:	e031      	b.n	8008d2e <HAL_RTC_SetDate+0x142>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	681a      	ldr	r2, [r3, #0]
 8008cce:	6979      	ldr	r1, [r7, #20]
 8008cd0:	4b19      	ldr	r3, [pc, #100]	; (8008d38 <HAL_RTC_SetDate+0x14c>)
 8008cd2:	400b      	ands	r3, r1
 8008cd4:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	68da      	ldr	r2, [r3, #12]
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008ce4:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	689b      	ldr	r3, [r3, #8]
 8008cec:	f003 0320 	and.w	r3, r3, #32
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d111      	bne.n	8008d18 <HAL_RTC_SetDate+0x12c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008cf4:	68f8      	ldr	r0, [r7, #12]
 8008cf6:	f000 f939 	bl	8008f6c <HAL_RTC_WaitForSynchro>
 8008cfa:	4603      	mov	r3, r0
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d00b      	beq.n	8008d18 <HAL_RTC_SetDate+0x12c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	22ff      	movs	r2, #255	; 0xff
 8008d06:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	2204      	movs	r2, #4
 8008d0c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	2200      	movs	r2, #0
 8008d12:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8008d14:	2301      	movs	r3, #1
 8008d16:	e00a      	b.n	8008d2e <HAL_RTC_SetDate+0x142>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	22ff      	movs	r2, #255	; 0xff
 8008d1e:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	2201      	movs	r2, #1
 8008d24:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	2200      	movs	r2, #0
 8008d2a:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8008d2c:	2300      	movs	r3, #0
  }
}
 8008d2e:	4618      	mov	r0, r3
 8008d30:	371c      	adds	r7, #28
 8008d32:	46bd      	mov	sp, r7
 8008d34:	bd90      	pop	{r4, r7, pc}
 8008d36:	bf00      	nop
 8008d38:	00ffff3f 	.word	0x00ffff3f

08008d3c <HAL_RTC_SetAlarm>:
  *             @arg FORMAT_BIN: Binary data format
  *             @arg FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8008d3c:	b590      	push	{r4, r7, lr}
 8008d3e:	b089      	sub	sp, #36	; 0x24
 8008d40:	af00      	add	r7, sp, #0
 8008d42:	60f8      	str	r0, [r7, #12]
 8008d44:	60b9      	str	r1, [r7, #8]
 8008d46:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0;
 8008d48:	2300      	movs	r3, #0
 8008d4a:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0, subsecondtmpreg = 0;
 8008d4c:	2300      	movs	r3, #0
 8008d4e:	61fb      	str	r3, [r7, #28]
 8008d50:	2300      	movs	r3, #0
 8008d52:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	7f1b      	ldrb	r3, [r3, #28]
 8008d58:	2b01      	cmp	r3, #1
 8008d5a:	d101      	bne.n	8008d60 <HAL_RTC_SetAlarm+0x24>
 8008d5c:	2302      	movs	r3, #2
 8008d5e:	e101      	b.n	8008f64 <HAL_RTC_SetAlarm+0x228>
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	2201      	movs	r2, #1
 8008d64:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	2202      	movs	r2, #2
 8008d6a:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d137      	bne.n	8008de2 <HAL_RTC_SetAlarm+0xa6>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	689b      	ldr	r3, [r3, #8]
 8008d78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d102      	bne.n	8008d86 <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00;
 8008d80:	68bb      	ldr	r3, [r7, #8]
 8008d82:	2200      	movs	r2, #0
 8008d84:	731a      	strb	r2, [r3, #12]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 8008d86:	68bb      	ldr	r3, [r7, #8]
 8008d88:	781b      	ldrb	r3, [r3, #0]
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	f000 f942 	bl	8009014 <RTC_ByteToBcd2>
 8008d90:	4603      	mov	r3, r0
 8008d92:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8) | \
 8008d94:	68bb      	ldr	r3, [r7, #8]
 8008d96:	785b      	ldrb	r3, [r3, #1]
 8008d98:	4618      	mov	r0, r3
 8008d9a:	f000 f93b 	bl	8009014 <RTC_ByteToBcd2>
 8008d9e:	4603      	mov	r3, r0
 8008da0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 8008da2:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8008da4:	68bb      	ldr	r3, [r7, #8]
 8008da6:	789b      	ldrb	r3, [r3, #2]
 8008da8:	4618      	mov	r0, r3
 8008daa:	f000 f933 	bl	8009014 <RTC_ByteToBcd2>
 8008dae:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8) | \
 8008db0:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8008db4:	68bb      	ldr	r3, [r7, #8]
 8008db6:	7b1b      	ldrb	r3, [r3, #12]
 8008db8:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8008dba:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24) | \
 8008dbe:	68bb      	ldr	r3, [r7, #8]
 8008dc0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008dc4:	4618      	mov	r0, r3
 8008dc6:	f000 f925 	bl	8009014 <RTC_ByteToBcd2>
 8008dca:	4603      	mov	r3, r0
 8008dcc:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8008dce:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8008dd2:	68bb      	ldr	r3, [r7, #8]
 8008dd4:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24) | \
 8008dd6:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8008dd8:	68bb      	ldr	r3, [r7, #8]
 8008dda:	699b      	ldr	r3, [r3, #24]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 8008ddc:	4313      	orrs	r3, r2
 8008dde:	61fb      	str	r3, [r7, #28]
 8008de0:	e023      	b.n	8008e2a <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	689b      	ldr	r3, [r3, #8]
 8008de8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d102      	bne.n	8008df6 <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00;
 8008df0:	68bb      	ldr	r3, [r7, #8]
 8008df2:	2200      	movs	r2, #0
 8008df4:	731a      	strb	r2, [r3, #12]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 8008df6:	68bb      	ldr	r3, [r7, #8]
 8008df8:	781b      	ldrb	r3, [r3, #0]
 8008dfa:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8) | \
 8008dfc:	68bb      	ldr	r3, [r7, #8]
 8008dfe:	785b      	ldrb	r3, [r3, #1]
 8008e00:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 8008e02:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8008e04:	68ba      	ldr	r2, [r7, #8]
 8008e06:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8) | \
 8008e08:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8008e0a:	68bb      	ldr	r3, [r7, #8]
 8008e0c:	7b1b      	ldrb	r3, [r3, #12]
 8008e0e:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8008e10:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24) | \
 8008e12:	68bb      	ldr	r3, [r7, #8]
 8008e14:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008e18:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8008e1a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8008e1c:	68bb      	ldr	r3, [r7, #8]
 8008e1e:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24) | \
 8008e20:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8008e22:	68bb      	ldr	r3, [r7, #8]
 8008e24:	699b      	ldr	r3, [r3, #24]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 8008e26:	4313      	orrs	r3, r2
 8008e28:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8008e2a:	68bb      	ldr	r3, [r7, #8]
 8008e2c:	685a      	ldr	r2, [r3, #4]
 8008e2e:	68bb      	ldr	r3, [r7, #8]
 8008e30:	69db      	ldr	r3, [r3, #28]
 8008e32:	4313      	orrs	r3, r2
 8008e34:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	22ca      	movs	r2, #202	; 0xca
 8008e3c:	625a      	str	r2, [r3, #36]	; 0x24
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	2253      	movs	r2, #83	; 0x53
 8008e44:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8008e46:	68bb      	ldr	r3, [r7, #8]
 8008e48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008e4e:	d13f      	bne.n	8008ed0 <HAL_RTC_SetAlarm+0x194>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	689a      	ldr	r2, [r3, #8]
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008e5e:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	689a      	ldr	r2, [r3, #8]
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008e6e:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008e70:	f7fb fc7a 	bl	8004768 <HAL_GetTick>
 8008e74:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8008e76:	e013      	b.n	8008ea0 <HAL_RTC_SetAlarm+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8008e78:	f7fb fc76 	bl	8004768 <HAL_GetTick>
 8008e7c:	4602      	mov	r2, r0
 8008e7e:	69bb      	ldr	r3, [r7, #24]
 8008e80:	1ad3      	subs	r3, r2, r3
 8008e82:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008e86:	d90b      	bls.n	8008ea0 <HAL_RTC_SetAlarm+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	22ff      	movs	r2, #255	; 0xff
 8008e8e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	2203      	movs	r2, #3
 8008e94:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	2200      	movs	r2, #0
 8008e9a:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8008e9c:	2303      	movs	r3, #3
 8008e9e:	e061      	b.n	8008f64 <HAL_RTC_SetAlarm+0x228>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	68db      	ldr	r3, [r3, #12]
 8008ea6:	f003 0301 	and.w	r3, r3, #1
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d0e4      	beq.n	8008e78 <HAL_RTC_SetAlarm+0x13c>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	69fa      	ldr	r2, [r7, #28]
 8008eb4:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	697a      	ldr	r2, [r7, #20]
 8008ebc:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	689a      	ldr	r2, [r3, #8]
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008ecc:	609a      	str	r2, [r3, #8]
 8008ece:	e03e      	b.n	8008f4e <HAL_RTC_SetAlarm+0x212>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	689a      	ldr	r2, [r3, #8]
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8008ede:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	689a      	ldr	r2, [r3, #8]
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008eee:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008ef0:	f7fb fc3a 	bl	8004768 <HAL_GetTick>
 8008ef4:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8008ef6:	e013      	b.n	8008f20 <HAL_RTC_SetAlarm+0x1e4>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8008ef8:	f7fb fc36 	bl	8004768 <HAL_GetTick>
 8008efc:	4602      	mov	r2, r0
 8008efe:	69bb      	ldr	r3, [r7, #24]
 8008f00:	1ad3      	subs	r3, r2, r3
 8008f02:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008f06:	d90b      	bls.n	8008f20 <HAL_RTC_SetAlarm+0x1e4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	22ff      	movs	r2, #255	; 0xff
 8008f0e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	2203      	movs	r2, #3
 8008f14:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	2200      	movs	r2, #0
 8008f1a:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8008f1c:	2303      	movs	r3, #3
 8008f1e:	e021      	b.n	8008f64 <HAL_RTC_SetAlarm+0x228>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	68db      	ldr	r3, [r3, #12]
 8008f26:	f003 0302 	and.w	r3, r3, #2
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d0e4      	beq.n	8008ef8 <HAL_RTC_SetAlarm+0x1bc>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	69fa      	ldr	r2, [r7, #28]
 8008f34:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	697a      	ldr	r2, [r7, #20]
 8008f3c:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	689a      	ldr	r2, [r3, #8]
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008f4c:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	22ff      	movs	r2, #255	; 0xff
 8008f54:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	2201      	movs	r2, #1
 8008f5a:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	2200      	movs	r2, #0
 8008f60:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8008f62:	2300      	movs	r3, #0
}
 8008f64:	4618      	mov	r0, r3
 8008f66:	3724      	adds	r7, #36	; 0x24
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	bd90      	pop	{r4, r7, pc}

08008f6c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8008f6c:	b580      	push	{r7, lr}
 8008f6e:	b084      	sub	sp, #16
 8008f70:	af00      	add	r7, sp, #0
 8008f72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8008f74:	2300      	movs	r3, #0
 8008f76:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	68da      	ldr	r2, [r3, #12]
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008f86:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008f88:	f7fb fbee 	bl	8004768 <HAL_GetTick>
 8008f8c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8008f8e:	e009      	b.n	8008fa4 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8008f90:	f7fb fbea 	bl	8004768 <HAL_GetTick>
 8008f94:	4602      	mov	r2, r0
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	1ad3      	subs	r3, r2, r3
 8008f9a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008f9e:	d901      	bls.n	8008fa4 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8008fa0:	2303      	movs	r3, #3
 8008fa2:	e007      	b.n	8008fb4 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	68db      	ldr	r3, [r3, #12]
 8008faa:	f003 0320 	and.w	r3, r3, #32
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d0ee      	beq.n	8008f90 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8008fb2:	2300      	movs	r3, #0
}
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	3710      	adds	r7, #16
 8008fb8:	46bd      	mov	sp, r7
 8008fba:	bd80      	pop	{r7, pc}

08008fbc <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8008fbc:	b580      	push	{r7, lr}
 8008fbe:	b084      	sub	sp, #16
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8008fc4:	2300      	movs	r3, #0
 8008fc6:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	68db      	ldr	r3, [r3, #12]
 8008fce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d119      	bne.n	800900a <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	f04f 32ff 	mov.w	r2, #4294967295
 8008fde:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008fe0:	f7fb fbc2 	bl	8004768 <HAL_GetTick>
 8008fe4:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8008fe6:	e009      	b.n	8008ffc <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8008fe8:	f7fb fbbe 	bl	8004768 <HAL_GetTick>
 8008fec:	4602      	mov	r2, r0
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	1ad3      	subs	r3, r2, r3
 8008ff2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008ff6:	d901      	bls.n	8008ffc <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8008ff8:	2303      	movs	r3, #3
 8008ffa:	e007      	b.n	800900c <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	68db      	ldr	r3, [r3, #12]
 8009002:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009006:	2b00      	cmp	r3, #0
 8009008:	d0ee      	beq.n	8008fe8 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800900a:	2300      	movs	r3, #0
}
 800900c:	4618      	mov	r0, r3
 800900e:	3710      	adds	r7, #16
 8009010:	46bd      	mov	sp, r7
 8009012:	bd80      	pop	{r7, pc}

08009014 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8009014:	b480      	push	{r7}
 8009016:	b085      	sub	sp, #20
 8009018:	af00      	add	r7, sp, #0
 800901a:	4603      	mov	r3, r0
 800901c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0;
 800901e:	2300      	movs	r3, #0
 8009020:	60fb      	str	r3, [r7, #12]

  while(Value >= 10)
 8009022:	e005      	b.n	8009030 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	3301      	adds	r3, #1
 8009028:	60fb      	str	r3, [r7, #12]
    Value -= 10;
 800902a:	79fb      	ldrb	r3, [r7, #7]
 800902c:	3b0a      	subs	r3, #10
 800902e:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10)
 8009030:	79fb      	ldrb	r3, [r7, #7]
 8009032:	2b09      	cmp	r3, #9
 8009034:	d8f6      	bhi.n	8009024 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4) | Value);
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	b2db      	uxtb	r3, r3
 800903a:	011b      	lsls	r3, r3, #4
 800903c:	b2da      	uxtb	r2, r3
 800903e:	79fb      	ldrb	r3, [r7, #7]
 8009040:	4313      	orrs	r3, r2
 8009042:	b2db      	uxtb	r3, r3
}
 8009044:	4618      	mov	r0, r3
 8009046:	3714      	adds	r7, #20
 8009048:	46bd      	mov	sp, r7
 800904a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800904e:	4770      	bx	lr

08009050 <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_PI8: PI8 is selected as RTC TimeStamp Pin.
  *             @arg RTC_TIMESTAMPPIN_PC1: PC1 is selected as RTC TimeStamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 8009050:	b480      	push	{r7}
 8009052:	b087      	sub	sp, #28
 8009054:	af00      	add	r7, sp, #0
 8009056:	60f8      	str	r0, [r7, #12]
 8009058:	60b9      	str	r1, [r7, #8]
 800905a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 800905c:	2300      	movs	r3, #0
 800905e:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	7f1b      	ldrb	r3, [r3, #28]
 8009064:	2b01      	cmp	r3, #1
 8009066:	d101      	bne.n	800906c <HAL_RTCEx_SetTimeStamp+0x1c>
 8009068:	2302      	movs	r3, #2
 800906a:	e03e      	b.n	80090ea <HAL_RTCEx_SetTimeStamp+0x9a>
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	2201      	movs	r2, #1
 8009070:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	2202      	movs	r2, #2
 8009076:	775a      	strb	r2, [r3, #29]

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	689a      	ldr	r2, [r3, #8]
 800907e:	4b1e      	ldr	r3, [pc, #120]	; (80090f8 <HAL_RTCEx_SetTimeStamp+0xa8>)
 8009080:	4013      	ands	r3, r2
 8009082:	617b      	str	r3, [r7, #20]

  tmpreg|= TimeStampEdge;
 8009084:	697a      	ldr	r2, [r7, #20]
 8009086:	68bb      	ldr	r3, [r7, #8]
 8009088:	4313      	orrs	r3, r2
 800908a:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	22ca      	movs	r2, #202	; 0xca
 8009092:	625a      	str	r2, [r3, #36]	; 0x24
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	2253      	movs	r2, #83	; 0x53
 800909a:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	f022 0206 	bic.w	r2, r2, #6
 80090aa:	64da      	str	r2, [r3, #76]	; 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	687a      	ldr	r2, [r7, #4]
 80090b8:	430a      	orrs	r2, r1
 80090ba:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure the Time Stamp TSEDGE and Enable bits */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	697a      	ldr	r2, [r7, #20]
 80090c2:	609a      	str	r2, [r3, #8]

  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	689a      	ldr	r2, [r3, #8]
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80090d2:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	22ff      	movs	r2, #255	; 0xff
 80090da:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	2201      	movs	r2, #1
 80090e0:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	2200      	movs	r2, #0
 80090e6:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 80090e8:	2300      	movs	r3, #0
}
 80090ea:	4618      	mov	r0, r3
 80090ec:	371c      	adds	r7, #28
 80090ee:	46bd      	mov	sp, r7
 80090f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f4:	4770      	bx	lr
 80090f6:	bf00      	nop
 80090f8:	fffff7f7 	.word	0xfffff7f7

080090fc <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 80090fc:	b580      	push	{r7, lr}
 80090fe:	b082      	sub	sp, #8
 8009100:	af00      	add	r7, sp, #0
 8009102:	6078      	str	r0, [r7, #4]
 8009104:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	2b00      	cmp	r3, #0
 800910a:	d101      	bne.n	8009110 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800910c:	2301      	movs	r3, #1
 800910e:	e025      	b.n	800915c <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8009116:	b2db      	uxtb	r3, r3
 8009118:	2b00      	cmp	r3, #0
 800911a:	d106      	bne.n	800912a <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	2200      	movs	r2, #0
 8009120:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8009124:	6878      	ldr	r0, [r7, #4]
 8009126:	f7fb fa11 	bl	800454c <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	2202      	movs	r2, #2
 800912e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681a      	ldr	r2, [r3, #0]
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	3304      	adds	r3, #4
 800913a:	4619      	mov	r1, r3
 800913c:	4610      	mov	r0, r2
 800913e:	f001 fdb7 	bl	800acb0 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	6818      	ldr	r0, [r3, #0]
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	685b      	ldr	r3, [r3, #4]
 800914a:	461a      	mov	r2, r3
 800914c:	6839      	ldr	r1, [r7, #0]
 800914e:	f001 fe0b 	bl	800ad68 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	2201      	movs	r2, #1
 8009156:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800915a:	2300      	movs	r3, #0
}
 800915c:	4618      	mov	r0, r3
 800915e:	3708      	adds	r7, #8
 8009160:	46bd      	mov	sp, r7
 8009162:	bd80      	pop	{r7, pc}

08009164 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 8009164:	b580      	push	{r7, lr}
 8009166:	b086      	sub	sp, #24
 8009168:	af00      	add	r7, sp, #0
 800916a:	60f8      	str	r0, [r7, #12]
 800916c:	60b9      	str	r1, [r7, #8]
 800916e:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8009176:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8009178:	7dfb      	ldrb	r3, [r7, #23]
 800917a:	2b02      	cmp	r3, #2
 800917c:	d101      	bne.n	8009182 <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 800917e:	2302      	movs	r3, #2
 8009180:	e021      	b.n	80091c6 <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 8009182:	7dfb      	ldrb	r3, [r7, #23]
 8009184:	2b01      	cmp	r3, #1
 8009186:	d002      	beq.n	800918e <HAL_SDRAM_SendCommand+0x2a>
 8009188:	7dfb      	ldrb	r3, [r7, #23]
 800918a:	2b05      	cmp	r3, #5
 800918c:	d118      	bne.n	80091c0 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	2202      	movs	r2, #2
 8009192:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	687a      	ldr	r2, [r7, #4]
 800919c:	68b9      	ldr	r1, [r7, #8]
 800919e:	4618      	mov	r0, r3
 80091a0:	f001 fe4c 	bl	800ae3c <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80091a4:	68bb      	ldr	r3, [r7, #8]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	2b02      	cmp	r3, #2
 80091aa:	d104      	bne.n	80091b6 <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	2205      	movs	r2, #5
 80091b0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80091b4:	e006      	b.n	80091c4 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	2201      	movs	r2, #1
 80091ba:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80091be:	e001      	b.n	80091c4 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 80091c0:	2301      	movs	r3, #1
 80091c2:	e000      	b.n	80091c6 <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 80091c4:	2300      	movs	r3, #0
}
 80091c6:	4618      	mov	r0, r3
 80091c8:	3718      	adds	r7, #24
 80091ca:	46bd      	mov	sp, r7
 80091cc:	bd80      	pop	{r7, pc}

080091ce <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 80091ce:	b580      	push	{r7, lr}
 80091d0:	b082      	sub	sp, #8
 80091d2:	af00      	add	r7, sp, #0
 80091d4:	6078      	str	r0, [r7, #4]
 80091d6:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80091de:	b2db      	uxtb	r3, r3
 80091e0:	2b02      	cmp	r3, #2
 80091e2:	d101      	bne.n	80091e8 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 80091e4:	2302      	movs	r3, #2
 80091e6:	e016      	b.n	8009216 <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80091ee:	b2db      	uxtb	r3, r3
 80091f0:	2b01      	cmp	r3, #1
 80091f2:	d10f      	bne.n	8009214 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	2202      	movs	r2, #2
 80091f8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	6839      	ldr	r1, [r7, #0]
 8009202:	4618      	mov	r0, r3
 8009204:	f001 fe3e 	bl	800ae84 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	2201      	movs	r2, #1
 800920c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8009210:	2300      	movs	r3, #0
 8009212:	e000      	b.n	8009216 <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 8009214:	2301      	movs	r3, #1
}
 8009216:	4618      	mov	r0, r3
 8009218:	3708      	adds	r7, #8
 800921a:	46bd      	mov	sp, r7
 800921c:	bd80      	pop	{r7, pc}

0800921e <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800921e:	b580      	push	{r7, lr}
 8009220:	b084      	sub	sp, #16
 8009222:	af00      	add	r7, sp, #0
 8009224:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	2b00      	cmp	r3, #0
 800922a:	d101      	bne.n	8009230 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800922c:	2301      	movs	r3, #1
 800922e:	e09d      	b.n	800936c <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009234:	2b00      	cmp	r3, #0
 8009236:	d108      	bne.n	800924a <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	685b      	ldr	r3, [r3, #4]
 800923c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009240:	d009      	beq.n	8009256 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	2200      	movs	r2, #0
 8009246:	61da      	str	r2, [r3, #28]
 8009248:	e005      	b.n	8009256 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	2200      	movs	r2, #0
 800924e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	2200      	movs	r2, #0
 8009254:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	2200      	movs	r2, #0
 800925a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009262:	b2db      	uxtb	r3, r3
 8009264:	2b00      	cmp	r3, #0
 8009266:	d106      	bne.n	8009276 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	2200      	movs	r2, #0
 800926c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009270:	6878      	ldr	r0, [r7, #4]
 8009272:	f7fa fecf 	bl	8004014 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	2202      	movs	r2, #2
 800927a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	681a      	ldr	r2, [r3, #0]
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800928c:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	68db      	ldr	r3, [r3, #12]
 8009292:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009296:	d902      	bls.n	800929e <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009298:	2300      	movs	r3, #0
 800929a:	60fb      	str	r3, [r7, #12]
 800929c:	e002      	b.n	80092a4 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800929e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80092a2:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	68db      	ldr	r3, [r3, #12]
 80092a8:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80092ac:	d007      	beq.n	80092be <HAL_SPI_Init+0xa0>
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	68db      	ldr	r3, [r3, #12]
 80092b2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80092b6:	d002      	beq.n	80092be <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	2200      	movs	r2, #0
 80092bc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	685b      	ldr	r3, [r3, #4]
 80092c2:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	689b      	ldr	r3, [r3, #8]
 80092ca:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80092ce:	431a      	orrs	r2, r3
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	691b      	ldr	r3, [r3, #16]
 80092d4:	f003 0302 	and.w	r3, r3, #2
 80092d8:	431a      	orrs	r2, r3
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	695b      	ldr	r3, [r3, #20]
 80092de:	f003 0301 	and.w	r3, r3, #1
 80092e2:	431a      	orrs	r2, r3
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	699b      	ldr	r3, [r3, #24]
 80092e8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80092ec:	431a      	orrs	r2, r3
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	69db      	ldr	r3, [r3, #28]
 80092f2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80092f6:	431a      	orrs	r2, r3
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	6a1b      	ldr	r3, [r3, #32]
 80092fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009300:	ea42 0103 	orr.w	r1, r2, r3
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009308:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	430a      	orrs	r2, r1
 8009312:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	699b      	ldr	r3, [r3, #24]
 8009318:	0c1b      	lsrs	r3, r3, #16
 800931a:	f003 0204 	and.w	r2, r3, #4
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009322:	f003 0310 	and.w	r3, r3, #16
 8009326:	431a      	orrs	r2, r3
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800932c:	f003 0308 	and.w	r3, r3, #8
 8009330:	431a      	orrs	r2, r3
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	68db      	ldr	r3, [r3, #12]
 8009336:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800933a:	ea42 0103 	orr.w	r1, r2, r3
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	430a      	orrs	r2, r1
 800934a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	69da      	ldr	r2, [r3, #28]
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800935a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	2200      	movs	r2, #0
 8009360:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	2201      	movs	r2, #1
 8009366:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800936a:	2300      	movs	r3, #0
}
 800936c:	4618      	mov	r0, r3
 800936e:	3710      	adds	r7, #16
 8009370:	46bd      	mov	sp, r7
 8009372:	bd80      	pop	{r7, pc}

08009374 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009374:	b580      	push	{r7, lr}
 8009376:	b082      	sub	sp, #8
 8009378:	af00      	add	r7, sp, #0
 800937a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	2b00      	cmp	r3, #0
 8009380:	d101      	bne.n	8009386 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009382:	2301      	movs	r3, #1
 8009384:	e049      	b.n	800941a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800938c:	b2db      	uxtb	r3, r3
 800938e:	2b00      	cmp	r3, #0
 8009390:	d106      	bne.n	80093a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	2200      	movs	r2, #0
 8009396:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800939a:	6878      	ldr	r0, [r7, #4]
 800939c:	f7fa fe9c 	bl	80040d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	2202      	movs	r2, #2
 80093a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681a      	ldr	r2, [r3, #0]
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	3304      	adds	r3, #4
 80093b0:	4619      	mov	r1, r3
 80093b2:	4610      	mov	r0, r2
 80093b4:	f000 fac0 	bl	8009938 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	2201      	movs	r2, #1
 80093bc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	2201      	movs	r2, #1
 80093c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	2201      	movs	r2, #1
 80093cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	2201      	movs	r2, #1
 80093d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	2201      	movs	r2, #1
 80093dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	2201      	movs	r2, #1
 80093e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	2201      	movs	r2, #1
 80093ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	2201      	movs	r2, #1
 80093f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	2201      	movs	r2, #1
 80093fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	2201      	movs	r2, #1
 8009404:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	2201      	movs	r2, #1
 800940c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	2201      	movs	r2, #1
 8009414:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009418:	2300      	movs	r3, #0
}
 800941a:	4618      	mov	r0, r3
 800941c:	3708      	adds	r7, #8
 800941e:	46bd      	mov	sp, r7
 8009420:	bd80      	pop	{r7, pc}
	...

08009424 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009424:	b480      	push	{r7}
 8009426:	b085      	sub	sp, #20
 8009428:	af00      	add	r7, sp, #0
 800942a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009432:	b2db      	uxtb	r3, r3
 8009434:	2b01      	cmp	r3, #1
 8009436:	d001      	beq.n	800943c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009438:	2301      	movs	r3, #1
 800943a:	e054      	b.n	80094e6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	2202      	movs	r2, #2
 8009440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	68da      	ldr	r2, [r3, #12]
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	f042 0201 	orr.w	r2, r2, #1
 8009452:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	4a26      	ldr	r2, [pc, #152]	; (80094f4 <HAL_TIM_Base_Start_IT+0xd0>)
 800945a:	4293      	cmp	r3, r2
 800945c:	d022      	beq.n	80094a4 <HAL_TIM_Base_Start_IT+0x80>
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009466:	d01d      	beq.n	80094a4 <HAL_TIM_Base_Start_IT+0x80>
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	4a22      	ldr	r2, [pc, #136]	; (80094f8 <HAL_TIM_Base_Start_IT+0xd4>)
 800946e:	4293      	cmp	r3, r2
 8009470:	d018      	beq.n	80094a4 <HAL_TIM_Base_Start_IT+0x80>
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	4a21      	ldr	r2, [pc, #132]	; (80094fc <HAL_TIM_Base_Start_IT+0xd8>)
 8009478:	4293      	cmp	r3, r2
 800947a:	d013      	beq.n	80094a4 <HAL_TIM_Base_Start_IT+0x80>
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	4a1f      	ldr	r2, [pc, #124]	; (8009500 <HAL_TIM_Base_Start_IT+0xdc>)
 8009482:	4293      	cmp	r3, r2
 8009484:	d00e      	beq.n	80094a4 <HAL_TIM_Base_Start_IT+0x80>
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	4a1e      	ldr	r2, [pc, #120]	; (8009504 <HAL_TIM_Base_Start_IT+0xe0>)
 800948c:	4293      	cmp	r3, r2
 800948e:	d009      	beq.n	80094a4 <HAL_TIM_Base_Start_IT+0x80>
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	4a1c      	ldr	r2, [pc, #112]	; (8009508 <HAL_TIM_Base_Start_IT+0xe4>)
 8009496:	4293      	cmp	r3, r2
 8009498:	d004      	beq.n	80094a4 <HAL_TIM_Base_Start_IT+0x80>
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	4a1b      	ldr	r2, [pc, #108]	; (800950c <HAL_TIM_Base_Start_IT+0xe8>)
 80094a0:	4293      	cmp	r3, r2
 80094a2:	d115      	bne.n	80094d0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	689a      	ldr	r2, [r3, #8]
 80094aa:	4b19      	ldr	r3, [pc, #100]	; (8009510 <HAL_TIM_Base_Start_IT+0xec>)
 80094ac:	4013      	ands	r3, r2
 80094ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	2b06      	cmp	r3, #6
 80094b4:	d015      	beq.n	80094e2 <HAL_TIM_Base_Start_IT+0xbe>
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80094bc:	d011      	beq.n	80094e2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	681a      	ldr	r2, [r3, #0]
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	f042 0201 	orr.w	r2, r2, #1
 80094cc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80094ce:	e008      	b.n	80094e2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	681a      	ldr	r2, [r3, #0]
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	f042 0201 	orr.w	r2, r2, #1
 80094de:	601a      	str	r2, [r3, #0]
 80094e0:	e000      	b.n	80094e4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80094e2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80094e4:	2300      	movs	r3, #0
}
 80094e6:	4618      	mov	r0, r3
 80094e8:	3714      	adds	r7, #20
 80094ea:	46bd      	mov	sp, r7
 80094ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f0:	4770      	bx	lr
 80094f2:	bf00      	nop
 80094f4:	40010000 	.word	0x40010000
 80094f8:	40000400 	.word	0x40000400
 80094fc:	40000800 	.word	0x40000800
 8009500:	40000c00 	.word	0x40000c00
 8009504:	40010400 	.word	0x40010400
 8009508:	40014000 	.word	0x40014000
 800950c:	40001800 	.word	0x40001800
 8009510:	00010007 	.word	0x00010007

08009514 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009514:	b580      	push	{r7, lr}
 8009516:	b082      	sub	sp, #8
 8009518:	af00      	add	r7, sp, #0
 800951a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	691b      	ldr	r3, [r3, #16]
 8009522:	f003 0302 	and.w	r3, r3, #2
 8009526:	2b02      	cmp	r3, #2
 8009528:	d122      	bne.n	8009570 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	68db      	ldr	r3, [r3, #12]
 8009530:	f003 0302 	and.w	r3, r3, #2
 8009534:	2b02      	cmp	r3, #2
 8009536:	d11b      	bne.n	8009570 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	f06f 0202 	mvn.w	r2, #2
 8009540:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	2201      	movs	r2, #1
 8009546:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	699b      	ldr	r3, [r3, #24]
 800954e:	f003 0303 	and.w	r3, r3, #3
 8009552:	2b00      	cmp	r3, #0
 8009554:	d003      	beq.n	800955e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009556:	6878      	ldr	r0, [r7, #4]
 8009558:	f000 f9d0 	bl	80098fc <HAL_TIM_IC_CaptureCallback>
 800955c:	e005      	b.n	800956a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800955e:	6878      	ldr	r0, [r7, #4]
 8009560:	f000 f9c2 	bl	80098e8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009564:	6878      	ldr	r0, [r7, #4]
 8009566:	f000 f9d3 	bl	8009910 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	2200      	movs	r2, #0
 800956e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	691b      	ldr	r3, [r3, #16]
 8009576:	f003 0304 	and.w	r3, r3, #4
 800957a:	2b04      	cmp	r3, #4
 800957c:	d122      	bne.n	80095c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	68db      	ldr	r3, [r3, #12]
 8009584:	f003 0304 	and.w	r3, r3, #4
 8009588:	2b04      	cmp	r3, #4
 800958a:	d11b      	bne.n	80095c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	f06f 0204 	mvn.w	r2, #4
 8009594:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	2202      	movs	r2, #2
 800959a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	699b      	ldr	r3, [r3, #24]
 80095a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d003      	beq.n	80095b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80095aa:	6878      	ldr	r0, [r7, #4]
 80095ac:	f000 f9a6 	bl	80098fc <HAL_TIM_IC_CaptureCallback>
 80095b0:	e005      	b.n	80095be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80095b2:	6878      	ldr	r0, [r7, #4]
 80095b4:	f000 f998 	bl	80098e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80095b8:	6878      	ldr	r0, [r7, #4]
 80095ba:	f000 f9a9 	bl	8009910 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	2200      	movs	r2, #0
 80095c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	691b      	ldr	r3, [r3, #16]
 80095ca:	f003 0308 	and.w	r3, r3, #8
 80095ce:	2b08      	cmp	r3, #8
 80095d0:	d122      	bne.n	8009618 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	68db      	ldr	r3, [r3, #12]
 80095d8:	f003 0308 	and.w	r3, r3, #8
 80095dc:	2b08      	cmp	r3, #8
 80095de:	d11b      	bne.n	8009618 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	f06f 0208 	mvn.w	r2, #8
 80095e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	2204      	movs	r2, #4
 80095ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	69db      	ldr	r3, [r3, #28]
 80095f6:	f003 0303 	and.w	r3, r3, #3
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d003      	beq.n	8009606 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80095fe:	6878      	ldr	r0, [r7, #4]
 8009600:	f000 f97c 	bl	80098fc <HAL_TIM_IC_CaptureCallback>
 8009604:	e005      	b.n	8009612 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009606:	6878      	ldr	r0, [r7, #4]
 8009608:	f000 f96e 	bl	80098e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800960c:	6878      	ldr	r0, [r7, #4]
 800960e:	f000 f97f 	bl	8009910 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	2200      	movs	r2, #0
 8009616:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	691b      	ldr	r3, [r3, #16]
 800961e:	f003 0310 	and.w	r3, r3, #16
 8009622:	2b10      	cmp	r3, #16
 8009624:	d122      	bne.n	800966c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	68db      	ldr	r3, [r3, #12]
 800962c:	f003 0310 	and.w	r3, r3, #16
 8009630:	2b10      	cmp	r3, #16
 8009632:	d11b      	bne.n	800966c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	f06f 0210 	mvn.w	r2, #16
 800963c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	2208      	movs	r2, #8
 8009642:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	69db      	ldr	r3, [r3, #28]
 800964a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800964e:	2b00      	cmp	r3, #0
 8009650:	d003      	beq.n	800965a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009652:	6878      	ldr	r0, [r7, #4]
 8009654:	f000 f952 	bl	80098fc <HAL_TIM_IC_CaptureCallback>
 8009658:	e005      	b.n	8009666 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800965a:	6878      	ldr	r0, [r7, #4]
 800965c:	f000 f944 	bl	80098e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009660:	6878      	ldr	r0, [r7, #4]
 8009662:	f000 f955 	bl	8009910 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	2200      	movs	r2, #0
 800966a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	691b      	ldr	r3, [r3, #16]
 8009672:	f003 0301 	and.w	r3, r3, #1
 8009676:	2b01      	cmp	r3, #1
 8009678:	d10e      	bne.n	8009698 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	68db      	ldr	r3, [r3, #12]
 8009680:	f003 0301 	and.w	r3, r3, #1
 8009684:	2b01      	cmp	r3, #1
 8009686:	d107      	bne.n	8009698 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	f06f 0201 	mvn.w	r2, #1
 8009690:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009692:	6878      	ldr	r0, [r7, #4]
 8009694:	f7f8 fd6c 	bl	8002170 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	691b      	ldr	r3, [r3, #16]
 800969e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80096a2:	2b80      	cmp	r3, #128	; 0x80
 80096a4:	d10e      	bne.n	80096c4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	68db      	ldr	r3, [r3, #12]
 80096ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80096b0:	2b80      	cmp	r3, #128	; 0x80
 80096b2:	d107      	bne.n	80096c4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80096bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80096be:	6878      	ldr	r0, [r7, #4]
 80096c0:	f000 fb0c 	bl	8009cdc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	691b      	ldr	r3, [r3, #16]
 80096ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80096ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80096d2:	d10e      	bne.n	80096f2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	68db      	ldr	r3, [r3, #12]
 80096da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80096de:	2b80      	cmp	r3, #128	; 0x80
 80096e0:	d107      	bne.n	80096f2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80096ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80096ec:	6878      	ldr	r0, [r7, #4]
 80096ee:	f000 faff 	bl	8009cf0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	691b      	ldr	r3, [r3, #16]
 80096f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80096fc:	2b40      	cmp	r3, #64	; 0x40
 80096fe:	d10e      	bne.n	800971e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	68db      	ldr	r3, [r3, #12]
 8009706:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800970a:	2b40      	cmp	r3, #64	; 0x40
 800970c:	d107      	bne.n	800971e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009716:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009718:	6878      	ldr	r0, [r7, #4]
 800971a:	f000 f903 	bl	8009924 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	691b      	ldr	r3, [r3, #16]
 8009724:	f003 0320 	and.w	r3, r3, #32
 8009728:	2b20      	cmp	r3, #32
 800972a:	d10e      	bne.n	800974a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	68db      	ldr	r3, [r3, #12]
 8009732:	f003 0320 	and.w	r3, r3, #32
 8009736:	2b20      	cmp	r3, #32
 8009738:	d107      	bne.n	800974a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	f06f 0220 	mvn.w	r2, #32
 8009742:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009744:	6878      	ldr	r0, [r7, #4]
 8009746:	f000 fabf 	bl	8009cc8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800974a:	bf00      	nop
 800974c:	3708      	adds	r7, #8
 800974e:	46bd      	mov	sp, r7
 8009750:	bd80      	pop	{r7, pc}
	...

08009754 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009754:	b580      	push	{r7, lr}
 8009756:	b084      	sub	sp, #16
 8009758:	af00      	add	r7, sp, #0
 800975a:	6078      	str	r0, [r7, #4]
 800975c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800975e:	2300      	movs	r3, #0
 8009760:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009768:	2b01      	cmp	r3, #1
 800976a:	d101      	bne.n	8009770 <HAL_TIM_ConfigClockSource+0x1c>
 800976c:	2302      	movs	r3, #2
 800976e:	e0b4      	b.n	80098da <HAL_TIM_ConfigClockSource+0x186>
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	2201      	movs	r2, #1
 8009774:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	2202      	movs	r2, #2
 800977c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	689b      	ldr	r3, [r3, #8]
 8009786:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009788:	68ba      	ldr	r2, [r7, #8]
 800978a:	4b56      	ldr	r3, [pc, #344]	; (80098e4 <HAL_TIM_ConfigClockSource+0x190>)
 800978c:	4013      	ands	r3, r2
 800978e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009790:	68bb      	ldr	r3, [r7, #8]
 8009792:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009796:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	68ba      	ldr	r2, [r7, #8]
 800979e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80097a0:	683b      	ldr	r3, [r7, #0]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80097a8:	d03e      	beq.n	8009828 <HAL_TIM_ConfigClockSource+0xd4>
 80097aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80097ae:	f200 8087 	bhi.w	80098c0 <HAL_TIM_ConfigClockSource+0x16c>
 80097b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80097b6:	f000 8086 	beq.w	80098c6 <HAL_TIM_ConfigClockSource+0x172>
 80097ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80097be:	d87f      	bhi.n	80098c0 <HAL_TIM_ConfigClockSource+0x16c>
 80097c0:	2b70      	cmp	r3, #112	; 0x70
 80097c2:	d01a      	beq.n	80097fa <HAL_TIM_ConfigClockSource+0xa6>
 80097c4:	2b70      	cmp	r3, #112	; 0x70
 80097c6:	d87b      	bhi.n	80098c0 <HAL_TIM_ConfigClockSource+0x16c>
 80097c8:	2b60      	cmp	r3, #96	; 0x60
 80097ca:	d050      	beq.n	800986e <HAL_TIM_ConfigClockSource+0x11a>
 80097cc:	2b60      	cmp	r3, #96	; 0x60
 80097ce:	d877      	bhi.n	80098c0 <HAL_TIM_ConfigClockSource+0x16c>
 80097d0:	2b50      	cmp	r3, #80	; 0x50
 80097d2:	d03c      	beq.n	800984e <HAL_TIM_ConfigClockSource+0xfa>
 80097d4:	2b50      	cmp	r3, #80	; 0x50
 80097d6:	d873      	bhi.n	80098c0 <HAL_TIM_ConfigClockSource+0x16c>
 80097d8:	2b40      	cmp	r3, #64	; 0x40
 80097da:	d058      	beq.n	800988e <HAL_TIM_ConfigClockSource+0x13a>
 80097dc:	2b40      	cmp	r3, #64	; 0x40
 80097de:	d86f      	bhi.n	80098c0 <HAL_TIM_ConfigClockSource+0x16c>
 80097e0:	2b30      	cmp	r3, #48	; 0x30
 80097e2:	d064      	beq.n	80098ae <HAL_TIM_ConfigClockSource+0x15a>
 80097e4:	2b30      	cmp	r3, #48	; 0x30
 80097e6:	d86b      	bhi.n	80098c0 <HAL_TIM_ConfigClockSource+0x16c>
 80097e8:	2b20      	cmp	r3, #32
 80097ea:	d060      	beq.n	80098ae <HAL_TIM_ConfigClockSource+0x15a>
 80097ec:	2b20      	cmp	r3, #32
 80097ee:	d867      	bhi.n	80098c0 <HAL_TIM_ConfigClockSource+0x16c>
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d05c      	beq.n	80098ae <HAL_TIM_ConfigClockSource+0x15a>
 80097f4:	2b10      	cmp	r3, #16
 80097f6:	d05a      	beq.n	80098ae <HAL_TIM_ConfigClockSource+0x15a>
 80097f8:	e062      	b.n	80098c0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	6818      	ldr	r0, [r3, #0]
 80097fe:	683b      	ldr	r3, [r7, #0]
 8009800:	6899      	ldr	r1, [r3, #8]
 8009802:	683b      	ldr	r3, [r7, #0]
 8009804:	685a      	ldr	r2, [r3, #4]
 8009806:	683b      	ldr	r3, [r7, #0]
 8009808:	68db      	ldr	r3, [r3, #12]
 800980a:	f000 f9af 	bl	8009b6c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	689b      	ldr	r3, [r3, #8]
 8009814:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009816:	68bb      	ldr	r3, [r7, #8]
 8009818:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800981c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	68ba      	ldr	r2, [r7, #8]
 8009824:	609a      	str	r2, [r3, #8]
      break;
 8009826:	e04f      	b.n	80098c8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	6818      	ldr	r0, [r3, #0]
 800982c:	683b      	ldr	r3, [r7, #0]
 800982e:	6899      	ldr	r1, [r3, #8]
 8009830:	683b      	ldr	r3, [r7, #0]
 8009832:	685a      	ldr	r2, [r3, #4]
 8009834:	683b      	ldr	r3, [r7, #0]
 8009836:	68db      	ldr	r3, [r3, #12]
 8009838:	f000 f998 	bl	8009b6c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	689a      	ldr	r2, [r3, #8]
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800984a:	609a      	str	r2, [r3, #8]
      break;
 800984c:	e03c      	b.n	80098c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	6818      	ldr	r0, [r3, #0]
 8009852:	683b      	ldr	r3, [r7, #0]
 8009854:	6859      	ldr	r1, [r3, #4]
 8009856:	683b      	ldr	r3, [r7, #0]
 8009858:	68db      	ldr	r3, [r3, #12]
 800985a:	461a      	mov	r2, r3
 800985c:	f000 f90c 	bl	8009a78 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	2150      	movs	r1, #80	; 0x50
 8009866:	4618      	mov	r0, r3
 8009868:	f000 f965 	bl	8009b36 <TIM_ITRx_SetConfig>
      break;
 800986c:	e02c      	b.n	80098c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	6818      	ldr	r0, [r3, #0]
 8009872:	683b      	ldr	r3, [r7, #0]
 8009874:	6859      	ldr	r1, [r3, #4]
 8009876:	683b      	ldr	r3, [r7, #0]
 8009878:	68db      	ldr	r3, [r3, #12]
 800987a:	461a      	mov	r2, r3
 800987c:	f000 f92b 	bl	8009ad6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	2160      	movs	r1, #96	; 0x60
 8009886:	4618      	mov	r0, r3
 8009888:	f000 f955 	bl	8009b36 <TIM_ITRx_SetConfig>
      break;
 800988c:	e01c      	b.n	80098c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	6818      	ldr	r0, [r3, #0]
 8009892:	683b      	ldr	r3, [r7, #0]
 8009894:	6859      	ldr	r1, [r3, #4]
 8009896:	683b      	ldr	r3, [r7, #0]
 8009898:	68db      	ldr	r3, [r3, #12]
 800989a:	461a      	mov	r2, r3
 800989c:	f000 f8ec 	bl	8009a78 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	2140      	movs	r1, #64	; 0x40
 80098a6:	4618      	mov	r0, r3
 80098a8:	f000 f945 	bl	8009b36 <TIM_ITRx_SetConfig>
      break;
 80098ac:	e00c      	b.n	80098c8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681a      	ldr	r2, [r3, #0]
 80098b2:	683b      	ldr	r3, [r7, #0]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	4619      	mov	r1, r3
 80098b8:	4610      	mov	r0, r2
 80098ba:	f000 f93c 	bl	8009b36 <TIM_ITRx_SetConfig>
      break;
 80098be:	e003      	b.n	80098c8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80098c0:	2301      	movs	r3, #1
 80098c2:	73fb      	strb	r3, [r7, #15]
      break;
 80098c4:	e000      	b.n	80098c8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80098c6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	2201      	movs	r2, #1
 80098cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	2200      	movs	r2, #0
 80098d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80098d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80098da:	4618      	mov	r0, r3
 80098dc:	3710      	adds	r7, #16
 80098de:	46bd      	mov	sp, r7
 80098e0:	bd80      	pop	{r7, pc}
 80098e2:	bf00      	nop
 80098e4:	fffeff88 	.word	0xfffeff88

080098e8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80098e8:	b480      	push	{r7}
 80098ea:	b083      	sub	sp, #12
 80098ec:	af00      	add	r7, sp, #0
 80098ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80098f0:	bf00      	nop
 80098f2:	370c      	adds	r7, #12
 80098f4:	46bd      	mov	sp, r7
 80098f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098fa:	4770      	bx	lr

080098fc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80098fc:	b480      	push	{r7}
 80098fe:	b083      	sub	sp, #12
 8009900:	af00      	add	r7, sp, #0
 8009902:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009904:	bf00      	nop
 8009906:	370c      	adds	r7, #12
 8009908:	46bd      	mov	sp, r7
 800990a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800990e:	4770      	bx	lr

08009910 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009910:	b480      	push	{r7}
 8009912:	b083      	sub	sp, #12
 8009914:	af00      	add	r7, sp, #0
 8009916:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009918:	bf00      	nop
 800991a:	370c      	adds	r7, #12
 800991c:	46bd      	mov	sp, r7
 800991e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009922:	4770      	bx	lr

08009924 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009924:	b480      	push	{r7}
 8009926:	b083      	sub	sp, #12
 8009928:	af00      	add	r7, sp, #0
 800992a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800992c:	bf00      	nop
 800992e:	370c      	adds	r7, #12
 8009930:	46bd      	mov	sp, r7
 8009932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009936:	4770      	bx	lr

08009938 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009938:	b480      	push	{r7}
 800993a:	b085      	sub	sp, #20
 800993c:	af00      	add	r7, sp, #0
 800993e:	6078      	str	r0, [r7, #4]
 8009940:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	4a40      	ldr	r2, [pc, #256]	; (8009a4c <TIM_Base_SetConfig+0x114>)
 800994c:	4293      	cmp	r3, r2
 800994e:	d013      	beq.n	8009978 <TIM_Base_SetConfig+0x40>
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009956:	d00f      	beq.n	8009978 <TIM_Base_SetConfig+0x40>
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	4a3d      	ldr	r2, [pc, #244]	; (8009a50 <TIM_Base_SetConfig+0x118>)
 800995c:	4293      	cmp	r3, r2
 800995e:	d00b      	beq.n	8009978 <TIM_Base_SetConfig+0x40>
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	4a3c      	ldr	r2, [pc, #240]	; (8009a54 <TIM_Base_SetConfig+0x11c>)
 8009964:	4293      	cmp	r3, r2
 8009966:	d007      	beq.n	8009978 <TIM_Base_SetConfig+0x40>
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	4a3b      	ldr	r2, [pc, #236]	; (8009a58 <TIM_Base_SetConfig+0x120>)
 800996c:	4293      	cmp	r3, r2
 800996e:	d003      	beq.n	8009978 <TIM_Base_SetConfig+0x40>
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	4a3a      	ldr	r2, [pc, #232]	; (8009a5c <TIM_Base_SetConfig+0x124>)
 8009974:	4293      	cmp	r3, r2
 8009976:	d108      	bne.n	800998a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800997e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009980:	683b      	ldr	r3, [r7, #0]
 8009982:	685b      	ldr	r3, [r3, #4]
 8009984:	68fa      	ldr	r2, [r7, #12]
 8009986:	4313      	orrs	r3, r2
 8009988:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	4a2f      	ldr	r2, [pc, #188]	; (8009a4c <TIM_Base_SetConfig+0x114>)
 800998e:	4293      	cmp	r3, r2
 8009990:	d02b      	beq.n	80099ea <TIM_Base_SetConfig+0xb2>
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009998:	d027      	beq.n	80099ea <TIM_Base_SetConfig+0xb2>
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	4a2c      	ldr	r2, [pc, #176]	; (8009a50 <TIM_Base_SetConfig+0x118>)
 800999e:	4293      	cmp	r3, r2
 80099a0:	d023      	beq.n	80099ea <TIM_Base_SetConfig+0xb2>
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	4a2b      	ldr	r2, [pc, #172]	; (8009a54 <TIM_Base_SetConfig+0x11c>)
 80099a6:	4293      	cmp	r3, r2
 80099a8:	d01f      	beq.n	80099ea <TIM_Base_SetConfig+0xb2>
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	4a2a      	ldr	r2, [pc, #168]	; (8009a58 <TIM_Base_SetConfig+0x120>)
 80099ae:	4293      	cmp	r3, r2
 80099b0:	d01b      	beq.n	80099ea <TIM_Base_SetConfig+0xb2>
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	4a29      	ldr	r2, [pc, #164]	; (8009a5c <TIM_Base_SetConfig+0x124>)
 80099b6:	4293      	cmp	r3, r2
 80099b8:	d017      	beq.n	80099ea <TIM_Base_SetConfig+0xb2>
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	4a28      	ldr	r2, [pc, #160]	; (8009a60 <TIM_Base_SetConfig+0x128>)
 80099be:	4293      	cmp	r3, r2
 80099c0:	d013      	beq.n	80099ea <TIM_Base_SetConfig+0xb2>
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	4a27      	ldr	r2, [pc, #156]	; (8009a64 <TIM_Base_SetConfig+0x12c>)
 80099c6:	4293      	cmp	r3, r2
 80099c8:	d00f      	beq.n	80099ea <TIM_Base_SetConfig+0xb2>
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	4a26      	ldr	r2, [pc, #152]	; (8009a68 <TIM_Base_SetConfig+0x130>)
 80099ce:	4293      	cmp	r3, r2
 80099d0:	d00b      	beq.n	80099ea <TIM_Base_SetConfig+0xb2>
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	4a25      	ldr	r2, [pc, #148]	; (8009a6c <TIM_Base_SetConfig+0x134>)
 80099d6:	4293      	cmp	r3, r2
 80099d8:	d007      	beq.n	80099ea <TIM_Base_SetConfig+0xb2>
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	4a24      	ldr	r2, [pc, #144]	; (8009a70 <TIM_Base_SetConfig+0x138>)
 80099de:	4293      	cmp	r3, r2
 80099e0:	d003      	beq.n	80099ea <TIM_Base_SetConfig+0xb2>
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	4a23      	ldr	r2, [pc, #140]	; (8009a74 <TIM_Base_SetConfig+0x13c>)
 80099e6:	4293      	cmp	r3, r2
 80099e8:	d108      	bne.n	80099fc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80099f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80099f2:	683b      	ldr	r3, [r7, #0]
 80099f4:	68db      	ldr	r3, [r3, #12]
 80099f6:	68fa      	ldr	r2, [r7, #12]
 80099f8:	4313      	orrs	r3, r2
 80099fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009a02:	683b      	ldr	r3, [r7, #0]
 8009a04:	695b      	ldr	r3, [r3, #20]
 8009a06:	4313      	orrs	r3, r2
 8009a08:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	68fa      	ldr	r2, [r7, #12]
 8009a0e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009a10:	683b      	ldr	r3, [r7, #0]
 8009a12:	689a      	ldr	r2, [r3, #8]
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009a18:	683b      	ldr	r3, [r7, #0]
 8009a1a:	681a      	ldr	r2, [r3, #0]
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	4a0a      	ldr	r2, [pc, #40]	; (8009a4c <TIM_Base_SetConfig+0x114>)
 8009a24:	4293      	cmp	r3, r2
 8009a26:	d003      	beq.n	8009a30 <TIM_Base_SetConfig+0xf8>
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	4a0c      	ldr	r2, [pc, #48]	; (8009a5c <TIM_Base_SetConfig+0x124>)
 8009a2c:	4293      	cmp	r3, r2
 8009a2e:	d103      	bne.n	8009a38 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009a30:	683b      	ldr	r3, [r7, #0]
 8009a32:	691a      	ldr	r2, [r3, #16]
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	2201      	movs	r2, #1
 8009a3c:	615a      	str	r2, [r3, #20]
}
 8009a3e:	bf00      	nop
 8009a40:	3714      	adds	r7, #20
 8009a42:	46bd      	mov	sp, r7
 8009a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a48:	4770      	bx	lr
 8009a4a:	bf00      	nop
 8009a4c:	40010000 	.word	0x40010000
 8009a50:	40000400 	.word	0x40000400
 8009a54:	40000800 	.word	0x40000800
 8009a58:	40000c00 	.word	0x40000c00
 8009a5c:	40010400 	.word	0x40010400
 8009a60:	40014000 	.word	0x40014000
 8009a64:	40014400 	.word	0x40014400
 8009a68:	40014800 	.word	0x40014800
 8009a6c:	40001800 	.word	0x40001800
 8009a70:	40001c00 	.word	0x40001c00
 8009a74:	40002000 	.word	0x40002000

08009a78 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009a78:	b480      	push	{r7}
 8009a7a:	b087      	sub	sp, #28
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	60f8      	str	r0, [r7, #12]
 8009a80:	60b9      	str	r1, [r7, #8]
 8009a82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	6a1b      	ldr	r3, [r3, #32]
 8009a88:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	6a1b      	ldr	r3, [r3, #32]
 8009a8e:	f023 0201 	bic.w	r2, r3, #1
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	699b      	ldr	r3, [r3, #24]
 8009a9a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009a9c:	693b      	ldr	r3, [r7, #16]
 8009a9e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009aa2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	011b      	lsls	r3, r3, #4
 8009aa8:	693a      	ldr	r2, [r7, #16]
 8009aaa:	4313      	orrs	r3, r2
 8009aac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009aae:	697b      	ldr	r3, [r7, #20]
 8009ab0:	f023 030a 	bic.w	r3, r3, #10
 8009ab4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009ab6:	697a      	ldr	r2, [r7, #20]
 8009ab8:	68bb      	ldr	r3, [r7, #8]
 8009aba:	4313      	orrs	r3, r2
 8009abc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	693a      	ldr	r2, [r7, #16]
 8009ac2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	697a      	ldr	r2, [r7, #20]
 8009ac8:	621a      	str	r2, [r3, #32]
}
 8009aca:	bf00      	nop
 8009acc:	371c      	adds	r7, #28
 8009ace:	46bd      	mov	sp, r7
 8009ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad4:	4770      	bx	lr

08009ad6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009ad6:	b480      	push	{r7}
 8009ad8:	b087      	sub	sp, #28
 8009ada:	af00      	add	r7, sp, #0
 8009adc:	60f8      	str	r0, [r7, #12]
 8009ade:	60b9      	str	r1, [r7, #8]
 8009ae0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	6a1b      	ldr	r3, [r3, #32]
 8009ae6:	f023 0210 	bic.w	r2, r3, #16
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	699b      	ldr	r3, [r3, #24]
 8009af2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	6a1b      	ldr	r3, [r3, #32]
 8009af8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009afa:	697b      	ldr	r3, [r7, #20]
 8009afc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009b00:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	031b      	lsls	r3, r3, #12
 8009b06:	697a      	ldr	r2, [r7, #20]
 8009b08:	4313      	orrs	r3, r2
 8009b0a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009b0c:	693b      	ldr	r3, [r7, #16]
 8009b0e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009b12:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009b14:	68bb      	ldr	r3, [r7, #8]
 8009b16:	011b      	lsls	r3, r3, #4
 8009b18:	693a      	ldr	r2, [r7, #16]
 8009b1a:	4313      	orrs	r3, r2
 8009b1c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	697a      	ldr	r2, [r7, #20]
 8009b22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	693a      	ldr	r2, [r7, #16]
 8009b28:	621a      	str	r2, [r3, #32]
}
 8009b2a:	bf00      	nop
 8009b2c:	371c      	adds	r7, #28
 8009b2e:	46bd      	mov	sp, r7
 8009b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b34:	4770      	bx	lr

08009b36 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009b36:	b480      	push	{r7}
 8009b38:	b085      	sub	sp, #20
 8009b3a:	af00      	add	r7, sp, #0
 8009b3c:	6078      	str	r0, [r7, #4]
 8009b3e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	689b      	ldr	r3, [r3, #8]
 8009b44:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009b4c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009b4e:	683a      	ldr	r2, [r7, #0]
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	4313      	orrs	r3, r2
 8009b54:	f043 0307 	orr.w	r3, r3, #7
 8009b58:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	68fa      	ldr	r2, [r7, #12]
 8009b5e:	609a      	str	r2, [r3, #8]
}
 8009b60:	bf00      	nop
 8009b62:	3714      	adds	r7, #20
 8009b64:	46bd      	mov	sp, r7
 8009b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b6a:	4770      	bx	lr

08009b6c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009b6c:	b480      	push	{r7}
 8009b6e:	b087      	sub	sp, #28
 8009b70:	af00      	add	r7, sp, #0
 8009b72:	60f8      	str	r0, [r7, #12]
 8009b74:	60b9      	str	r1, [r7, #8]
 8009b76:	607a      	str	r2, [r7, #4]
 8009b78:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	689b      	ldr	r3, [r3, #8]
 8009b7e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009b80:	697b      	ldr	r3, [r7, #20]
 8009b82:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009b86:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009b88:	683b      	ldr	r3, [r7, #0]
 8009b8a:	021a      	lsls	r2, r3, #8
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	431a      	orrs	r2, r3
 8009b90:	68bb      	ldr	r3, [r7, #8]
 8009b92:	4313      	orrs	r3, r2
 8009b94:	697a      	ldr	r2, [r7, #20]
 8009b96:	4313      	orrs	r3, r2
 8009b98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	697a      	ldr	r2, [r7, #20]
 8009b9e:	609a      	str	r2, [r3, #8]
}
 8009ba0:	bf00      	nop
 8009ba2:	371c      	adds	r7, #28
 8009ba4:	46bd      	mov	sp, r7
 8009ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009baa:	4770      	bx	lr

08009bac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009bac:	b480      	push	{r7}
 8009bae:	b085      	sub	sp, #20
 8009bb0:	af00      	add	r7, sp, #0
 8009bb2:	6078      	str	r0, [r7, #4]
 8009bb4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009bbc:	2b01      	cmp	r3, #1
 8009bbe:	d101      	bne.n	8009bc4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009bc0:	2302      	movs	r3, #2
 8009bc2:	e06d      	b.n	8009ca0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	2201      	movs	r2, #1
 8009bc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	2202      	movs	r2, #2
 8009bd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	685b      	ldr	r3, [r3, #4]
 8009bda:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	689b      	ldr	r3, [r3, #8]
 8009be2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	4a30      	ldr	r2, [pc, #192]	; (8009cac <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009bea:	4293      	cmp	r3, r2
 8009bec:	d004      	beq.n	8009bf8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	4a2f      	ldr	r2, [pc, #188]	; (8009cb0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009bf4:	4293      	cmp	r3, r2
 8009bf6:	d108      	bne.n	8009c0a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009bfe:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009c00:	683b      	ldr	r3, [r7, #0]
 8009c02:	685b      	ldr	r3, [r3, #4]
 8009c04:	68fa      	ldr	r2, [r7, #12]
 8009c06:	4313      	orrs	r3, r2
 8009c08:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c10:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009c12:	683b      	ldr	r3, [r7, #0]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	68fa      	ldr	r2, [r7, #12]
 8009c18:	4313      	orrs	r3, r2
 8009c1a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	68fa      	ldr	r2, [r7, #12]
 8009c22:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	4a20      	ldr	r2, [pc, #128]	; (8009cac <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009c2a:	4293      	cmp	r3, r2
 8009c2c:	d022      	beq.n	8009c74 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009c36:	d01d      	beq.n	8009c74 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	4a1d      	ldr	r2, [pc, #116]	; (8009cb4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8009c3e:	4293      	cmp	r3, r2
 8009c40:	d018      	beq.n	8009c74 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	4a1c      	ldr	r2, [pc, #112]	; (8009cb8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8009c48:	4293      	cmp	r3, r2
 8009c4a:	d013      	beq.n	8009c74 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	4a1a      	ldr	r2, [pc, #104]	; (8009cbc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009c52:	4293      	cmp	r3, r2
 8009c54:	d00e      	beq.n	8009c74 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	4a15      	ldr	r2, [pc, #84]	; (8009cb0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009c5c:	4293      	cmp	r3, r2
 8009c5e:	d009      	beq.n	8009c74 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	4a16      	ldr	r2, [pc, #88]	; (8009cc0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009c66:	4293      	cmp	r3, r2
 8009c68:	d004      	beq.n	8009c74 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	4a15      	ldr	r2, [pc, #84]	; (8009cc4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009c70:	4293      	cmp	r3, r2
 8009c72:	d10c      	bne.n	8009c8e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009c74:	68bb      	ldr	r3, [r7, #8]
 8009c76:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009c7a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009c7c:	683b      	ldr	r3, [r7, #0]
 8009c7e:	689b      	ldr	r3, [r3, #8]
 8009c80:	68ba      	ldr	r2, [r7, #8]
 8009c82:	4313      	orrs	r3, r2
 8009c84:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	68ba      	ldr	r2, [r7, #8]
 8009c8c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	2201      	movs	r2, #1
 8009c92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	2200      	movs	r2, #0
 8009c9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009c9e:	2300      	movs	r3, #0
}
 8009ca0:	4618      	mov	r0, r3
 8009ca2:	3714      	adds	r7, #20
 8009ca4:	46bd      	mov	sp, r7
 8009ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009caa:	4770      	bx	lr
 8009cac:	40010000 	.word	0x40010000
 8009cb0:	40010400 	.word	0x40010400
 8009cb4:	40000400 	.word	0x40000400
 8009cb8:	40000800 	.word	0x40000800
 8009cbc:	40000c00 	.word	0x40000c00
 8009cc0:	40014000 	.word	0x40014000
 8009cc4:	40001800 	.word	0x40001800

08009cc8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009cc8:	b480      	push	{r7}
 8009cca:	b083      	sub	sp, #12
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009cd0:	bf00      	nop
 8009cd2:	370c      	adds	r7, #12
 8009cd4:	46bd      	mov	sp, r7
 8009cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cda:	4770      	bx	lr

08009cdc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009cdc:	b480      	push	{r7}
 8009cde:	b083      	sub	sp, #12
 8009ce0:	af00      	add	r7, sp, #0
 8009ce2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009ce4:	bf00      	nop
 8009ce6:	370c      	adds	r7, #12
 8009ce8:	46bd      	mov	sp, r7
 8009cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cee:	4770      	bx	lr

08009cf0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009cf0:	b480      	push	{r7}
 8009cf2:	b083      	sub	sp, #12
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009cf8:	bf00      	nop
 8009cfa:	370c      	adds	r7, #12
 8009cfc:	46bd      	mov	sp, r7
 8009cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d02:	4770      	bx	lr

08009d04 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009d04:	b580      	push	{r7, lr}
 8009d06:	b082      	sub	sp, #8
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d101      	bne.n	8009d16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009d12:	2301      	movs	r3, #1
 8009d14:	e040      	b.n	8009d98 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d106      	bne.n	8009d2c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	2200      	movs	r2, #0
 8009d22:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009d26:	6878      	ldr	r0, [r7, #4]
 8009d28:	f7fa fa68 	bl	80041fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	2224      	movs	r2, #36	; 0x24
 8009d30:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	681a      	ldr	r2, [r3, #0]
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	f022 0201 	bic.w	r2, r2, #1
 8009d40:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009d42:	6878      	ldr	r0, [r7, #4]
 8009d44:	f000 fb16 	bl	800a374 <UART_SetConfig>
 8009d48:	4603      	mov	r3, r0
 8009d4a:	2b01      	cmp	r3, #1
 8009d4c:	d101      	bne.n	8009d52 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8009d4e:	2301      	movs	r3, #1
 8009d50:	e022      	b.n	8009d98 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d002      	beq.n	8009d60 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8009d5a:	6878      	ldr	r0, [r7, #4]
 8009d5c:	f000 fd6c 	bl	800a838 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	685a      	ldr	r2, [r3, #4]
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009d6e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	689a      	ldr	r2, [r3, #8]
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009d7e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	681a      	ldr	r2, [r3, #0]
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	f042 0201 	orr.w	r2, r2, #1
 8009d8e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009d90:	6878      	ldr	r0, [r7, #4]
 8009d92:	f000 fdf3 	bl	800a97c <UART_CheckIdleState>
 8009d96:	4603      	mov	r3, r0
}
 8009d98:	4618      	mov	r0, r3
 8009d9a:	3708      	adds	r7, #8
 8009d9c:	46bd      	mov	sp, r7
 8009d9e:	bd80      	pop	{r7, pc}

08009da0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009da0:	b580      	push	{r7, lr}
 8009da2:	b0ba      	sub	sp, #232	; 0xe8
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	69db      	ldr	r3, [r3, #28]
 8009dae:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	689b      	ldr	r3, [r3, #8]
 8009dc2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009dc6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8009dca:	f640 030f 	movw	r3, #2063	; 0x80f
 8009dce:	4013      	ands	r3, r2
 8009dd0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8009dd4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d115      	bne.n	8009e08 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8009ddc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009de0:	f003 0320 	and.w	r3, r3, #32
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d00f      	beq.n	8009e08 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009de8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009dec:	f003 0320 	and.w	r3, r3, #32
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d009      	beq.n	8009e08 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	f000 828f 	beq.w	800a31c <HAL_UART_IRQHandler+0x57c>
      {
        huart->RxISR(huart);
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009e02:	6878      	ldr	r0, [r7, #4]
 8009e04:	4798      	blx	r3
      }
      return;
 8009e06:	e289      	b.n	800a31c <HAL_UART_IRQHandler+0x57c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009e08:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	f000 8117 	beq.w	800a040 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8009e12:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009e16:	f003 0301 	and.w	r3, r3, #1
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d106      	bne.n	8009e2c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8009e1e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8009e22:	4b85      	ldr	r3, [pc, #532]	; (800a038 <HAL_UART_IRQHandler+0x298>)
 8009e24:	4013      	ands	r3, r2
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	f000 810a 	beq.w	800a040 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009e2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009e30:	f003 0301 	and.w	r3, r3, #1
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d011      	beq.n	8009e5c <HAL_UART_IRQHandler+0xbc>
 8009e38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009e3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d00b      	beq.n	8009e5c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	2201      	movs	r2, #1
 8009e4a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009e52:	f043 0201 	orr.w	r2, r3, #1
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009e5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009e60:	f003 0302 	and.w	r3, r3, #2
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d011      	beq.n	8009e8c <HAL_UART_IRQHandler+0xec>
 8009e68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009e6c:	f003 0301 	and.w	r3, r3, #1
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d00b      	beq.n	8009e8c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	2202      	movs	r2, #2
 8009e7a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009e82:	f043 0204 	orr.w	r2, r3, #4
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009e8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009e90:	f003 0304 	and.w	r3, r3, #4
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d011      	beq.n	8009ebc <HAL_UART_IRQHandler+0x11c>
 8009e98:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009e9c:	f003 0301 	and.w	r3, r3, #1
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d00b      	beq.n	8009ebc <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	2204      	movs	r2, #4
 8009eaa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009eb2:	f043 0202 	orr.w	r2, r3, #2
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009ebc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009ec0:	f003 0308 	and.w	r3, r3, #8
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d017      	beq.n	8009ef8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009ec8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009ecc:	f003 0320 	and.w	r3, r3, #32
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d105      	bne.n	8009ee0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8009ed4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009ed8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d00b      	beq.n	8009ef8 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	2208      	movs	r2, #8
 8009ee6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009eee:	f043 0208 	orr.w	r2, r3, #8
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009ef8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009efc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d012      	beq.n	8009f2a <HAL_UART_IRQHandler+0x18a>
 8009f04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009f08:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d00c      	beq.n	8009f2a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009f18:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009f20:	f043 0220 	orr.w	r2, r3, #32
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	f000 81f5 	beq.w	800a320 <HAL_UART_IRQHandler+0x580>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8009f36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009f3a:	f003 0320 	and.w	r3, r3, #32
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d00d      	beq.n	8009f5e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009f42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009f46:	f003 0320 	and.w	r3, r3, #32
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d007      	beq.n	8009f5e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d003      	beq.n	8009f5e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009f5a:	6878      	ldr	r0, [r7, #4]
 8009f5c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009f64:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	689b      	ldr	r3, [r3, #8]
 8009f6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f72:	2b40      	cmp	r3, #64	; 0x40
 8009f74:	d005      	beq.n	8009f82 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009f76:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009f7a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d04f      	beq.n	800a022 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009f82:	6878      	ldr	r0, [r7, #4]
 8009f84:	f000 fdf1 	bl	800ab6a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	689b      	ldr	r3, [r3, #8]
 8009f8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f92:	2b40      	cmp	r3, #64	; 0x40
 8009f94:	d141      	bne.n	800a01a <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	3308      	adds	r3, #8
 8009f9c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fa0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009fa4:	e853 3f00 	ldrex	r3, [r3]
 8009fa8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009fac:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009fb0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009fb4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	3308      	adds	r3, #8
 8009fbe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009fc2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009fc6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009fce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009fd2:	e841 2300 	strex	r3, r2, [r1]
 8009fd6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009fda:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d1d9      	bne.n	8009f96 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d013      	beq.n	800a012 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009fee:	4a13      	ldr	r2, [pc, #76]	; (800a03c <HAL_UART_IRQHandler+0x29c>)
 8009ff0:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	f7fb fa86 	bl	8005508 <HAL_DMA_Abort_IT>
 8009ffc:	4603      	mov	r3, r0
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d017      	beq.n	800a032 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a006:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a008:	687a      	ldr	r2, [r7, #4]
 800a00a:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800a00c:	4610      	mov	r0, r2
 800a00e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a010:	e00f      	b.n	800a032 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a012:	6878      	ldr	r0, [r7, #4]
 800a014:	f000 f998 	bl	800a348 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a018:	e00b      	b.n	800a032 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a01a:	6878      	ldr	r0, [r7, #4]
 800a01c:	f000 f994 	bl	800a348 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a020:	e007      	b.n	800a032 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a022:	6878      	ldr	r0, [r7, #4]
 800a024:	f000 f990 	bl	800a348 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	2200      	movs	r2, #0
 800a02c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 800a030:	e176      	b.n	800a320 <HAL_UART_IRQHandler+0x580>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a032:	bf00      	nop
    return;
 800a034:	e174      	b.n	800a320 <HAL_UART_IRQHandler+0x580>
 800a036:	bf00      	nop
 800a038:	04000120 	.word	0x04000120
 800a03c:	0800ac31 	.word	0x0800ac31

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a044:	2b01      	cmp	r3, #1
 800a046:	f040 8144 	bne.w	800a2d2 <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a04a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a04e:	f003 0310 	and.w	r3, r3, #16
 800a052:	2b00      	cmp	r3, #0
 800a054:	f000 813d 	beq.w	800a2d2 <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a058:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a05c:	f003 0310 	and.w	r3, r3, #16
 800a060:	2b00      	cmp	r3, #0
 800a062:	f000 8136 	beq.w	800a2d2 <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	2210      	movs	r2, #16
 800a06c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	689b      	ldr	r3, [r3, #8]
 800a074:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a078:	2b40      	cmp	r3, #64	; 0x40
 800a07a:	f040 80b2 	bne.w	800a1e2 <HAL_UART_IRQHandler+0x442>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	685b      	ldr	r3, [r3, #4]
 800a086:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a08a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800a08e:	2b00      	cmp	r3, #0
 800a090:	f000 8148 	beq.w	800a324 <HAL_UART_IRQHandler+0x584>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800a09a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a09e:	429a      	cmp	r2, r3
 800a0a0:	f080 8140 	bcs.w	800a324 <HAL_UART_IRQHandler+0x584>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a0aa:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a0b2:	69db      	ldr	r3, [r3, #28]
 800a0b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a0b8:	f000 8085 	beq.w	800a1c6 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0c4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a0c8:	e853 3f00 	ldrex	r3, [r3]
 800a0cc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800a0d0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a0d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a0d8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	461a      	mov	r2, r3
 800a0e2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800a0e6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800a0ea:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0ee:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800a0f2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a0f6:	e841 2300 	strex	r3, r2, [r1]
 800a0fa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800a0fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a102:	2b00      	cmp	r3, #0
 800a104:	d1da      	bne.n	800a0bc <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	3308      	adds	r3, #8
 800a10c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a10e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a110:	e853 3f00 	ldrex	r3, [r3]
 800a114:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800a116:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a118:	f023 0301 	bic.w	r3, r3, #1
 800a11c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	3308      	adds	r3, #8
 800a126:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800a12a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800a12e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a130:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800a132:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a136:	e841 2300 	strex	r3, r2, [r1]
 800a13a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800a13c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d1e1      	bne.n	800a106 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	3308      	adds	r3, #8
 800a148:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a14a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a14c:	e853 3f00 	ldrex	r3, [r3]
 800a150:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800a152:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a154:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a158:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	3308      	adds	r3, #8
 800a162:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800a166:	66fa      	str	r2, [r7, #108]	; 0x6c
 800a168:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a16a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a16c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a16e:	e841 2300 	strex	r3, r2, [r1]
 800a172:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800a174:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a176:	2b00      	cmp	r3, #0
 800a178:	d1e3      	bne.n	800a142 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	2220      	movs	r2, #32
 800a17e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	2200      	movs	r2, #0
 800a184:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a18c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a18e:	e853 3f00 	ldrex	r3, [r3]
 800a192:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a194:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a196:	f023 0310 	bic.w	r3, r3, #16
 800a19a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	461a      	mov	r2, r3
 800a1a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a1a8:	65bb      	str	r3, [r7, #88]	; 0x58
 800a1aa:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1ac:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a1ae:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a1b0:	e841 2300 	strex	r3, r2, [r1]
 800a1b4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a1b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d1e4      	bne.n	800a186 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a1c0:	4618      	mov	r0, r3
 800a1c2:	f7fb f931 	bl	8005428 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a1d2:	b29b      	uxth	r3, r3
 800a1d4:	1ad3      	subs	r3, r2, r3
 800a1d6:	b29b      	uxth	r3, r3
 800a1d8:	4619      	mov	r1, r3
 800a1da:	6878      	ldr	r0, [r7, #4]
 800a1dc:	f000 f8be 	bl	800a35c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a1e0:	e0a0      	b.n	800a324 <HAL_UART_IRQHandler+0x584>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a1ee:	b29b      	uxth	r3, r3
 800a1f0:	1ad3      	subs	r3, r2, r3
 800a1f2:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a1fc:	b29b      	uxth	r3, r3
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	f000 8092 	beq.w	800a328 <HAL_UART_IRQHandler+0x588>
          && (nb_rx_data > 0U))
 800a204:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a208:	2b00      	cmp	r3, #0
 800a20a:	f000 808d 	beq.w	800a328 <HAL_UART_IRQHandler+0x588>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a214:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a216:	e853 3f00 	ldrex	r3, [r3]
 800a21a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a21c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a21e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a222:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	461a      	mov	r2, r3
 800a22c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800a230:	647b      	str	r3, [r7, #68]	; 0x44
 800a232:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a234:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a236:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a238:	e841 2300 	strex	r3, r2, [r1]
 800a23c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a23e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a240:	2b00      	cmp	r3, #0
 800a242:	d1e4      	bne.n	800a20e <HAL_UART_IRQHandler+0x46e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	3308      	adds	r3, #8
 800a24a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a24c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a24e:	e853 3f00 	ldrex	r3, [r3]
 800a252:	623b      	str	r3, [r7, #32]
   return(result);
 800a254:	6a3b      	ldr	r3, [r7, #32]
 800a256:	f023 0301 	bic.w	r3, r3, #1
 800a25a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	3308      	adds	r3, #8
 800a264:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a268:	633a      	str	r2, [r7, #48]	; 0x30
 800a26a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a26c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a26e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a270:	e841 2300 	strex	r3, r2, [r1]
 800a274:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a276:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d1e3      	bne.n	800a244 <HAL_UART_IRQHandler+0x4a4>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	2220      	movs	r2, #32
 800a280:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	2200      	movs	r2, #0
 800a286:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	2200      	movs	r2, #0
 800a28c:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a294:	693b      	ldr	r3, [r7, #16]
 800a296:	e853 3f00 	ldrex	r3, [r3]
 800a29a:	60fb      	str	r3, [r7, #12]
   return(result);
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	f023 0310 	bic.w	r3, r3, #16
 800a2a2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	461a      	mov	r2, r3
 800a2ac:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800a2b0:	61fb      	str	r3, [r7, #28]
 800a2b2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2b4:	69b9      	ldr	r1, [r7, #24]
 800a2b6:	69fa      	ldr	r2, [r7, #28]
 800a2b8:	e841 2300 	strex	r3, r2, [r1]
 800a2bc:	617b      	str	r3, [r7, #20]
   return(result);
 800a2be:	697b      	ldr	r3, [r7, #20]
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d1e4      	bne.n	800a28e <HAL_UART_IRQHandler+0x4ee>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a2c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a2c8:	4619      	mov	r1, r3
 800a2ca:	6878      	ldr	r0, [r7, #4]
 800a2cc:	f000 f846 	bl	800a35c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a2d0:	e02a      	b.n	800a328 <HAL_UART_IRQHandler+0x588>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800a2d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a2d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d00e      	beq.n	800a2fc <HAL_UART_IRQHandler+0x55c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800a2de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a2e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d008      	beq.n	800a2fc <HAL_UART_IRQHandler+0x55c>
  {
    if (huart->TxISR != NULL)
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d01c      	beq.n	800a32c <HAL_UART_IRQHandler+0x58c>
    {
      huart->TxISR(huart);
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a2f6:	6878      	ldr	r0, [r7, #4]
 800a2f8:	4798      	blx	r3
    }
    return;
 800a2fa:	e017      	b.n	800a32c <HAL_UART_IRQHandler+0x58c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a2fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a300:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a304:	2b00      	cmp	r3, #0
 800a306:	d012      	beq.n	800a32e <HAL_UART_IRQHandler+0x58e>
 800a308:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a30c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a310:	2b00      	cmp	r3, #0
 800a312:	d00c      	beq.n	800a32e <HAL_UART_IRQHandler+0x58e>
  {
    UART_EndTransmit_IT(huart);
 800a314:	6878      	ldr	r0, [r7, #4]
 800a316:	f000 fca1 	bl	800ac5c <UART_EndTransmit_IT>
    return;
 800a31a:	e008      	b.n	800a32e <HAL_UART_IRQHandler+0x58e>
      return;
 800a31c:	bf00      	nop
 800a31e:	e006      	b.n	800a32e <HAL_UART_IRQHandler+0x58e>
    return;
 800a320:	bf00      	nop
 800a322:	e004      	b.n	800a32e <HAL_UART_IRQHandler+0x58e>
      return;
 800a324:	bf00      	nop
 800a326:	e002      	b.n	800a32e <HAL_UART_IRQHandler+0x58e>
      return;
 800a328:	bf00      	nop
 800a32a:	e000      	b.n	800a32e <HAL_UART_IRQHandler+0x58e>
    return;
 800a32c:	bf00      	nop
  }

}
 800a32e:	37e8      	adds	r7, #232	; 0xe8
 800a330:	46bd      	mov	sp, r7
 800a332:	bd80      	pop	{r7, pc}

0800a334 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a334:	b480      	push	{r7}
 800a336:	b083      	sub	sp, #12
 800a338:	af00      	add	r7, sp, #0
 800a33a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a33c:	bf00      	nop
 800a33e:	370c      	adds	r7, #12
 800a340:	46bd      	mov	sp, r7
 800a342:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a346:	4770      	bx	lr

0800a348 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a348:	b480      	push	{r7}
 800a34a:	b083      	sub	sp, #12
 800a34c:	af00      	add	r7, sp, #0
 800a34e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a350:	bf00      	nop
 800a352:	370c      	adds	r7, #12
 800a354:	46bd      	mov	sp, r7
 800a356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a35a:	4770      	bx	lr

0800a35c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a35c:	b480      	push	{r7}
 800a35e:	b083      	sub	sp, #12
 800a360:	af00      	add	r7, sp, #0
 800a362:	6078      	str	r0, [r7, #4]
 800a364:	460b      	mov	r3, r1
 800a366:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a368:	bf00      	nop
 800a36a:	370c      	adds	r7, #12
 800a36c:	46bd      	mov	sp, r7
 800a36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a372:	4770      	bx	lr

0800a374 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a374:	b580      	push	{r7, lr}
 800a376:	b088      	sub	sp, #32
 800a378:	af00      	add	r7, sp, #0
 800a37a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a37c:	2300      	movs	r3, #0
 800a37e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	689a      	ldr	r2, [r3, #8]
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	691b      	ldr	r3, [r3, #16]
 800a388:	431a      	orrs	r2, r3
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	695b      	ldr	r3, [r3, #20]
 800a38e:	431a      	orrs	r2, r3
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	69db      	ldr	r3, [r3, #28]
 800a394:	4313      	orrs	r3, r2
 800a396:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	681a      	ldr	r2, [r3, #0]
 800a39e:	4ba7      	ldr	r3, [pc, #668]	; (800a63c <UART_SetConfig+0x2c8>)
 800a3a0:	4013      	ands	r3, r2
 800a3a2:	687a      	ldr	r2, [r7, #4]
 800a3a4:	6812      	ldr	r2, [r2, #0]
 800a3a6:	6979      	ldr	r1, [r7, #20]
 800a3a8:	430b      	orrs	r3, r1
 800a3aa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	685b      	ldr	r3, [r3, #4]
 800a3b2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	68da      	ldr	r2, [r3, #12]
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	430a      	orrs	r2, r1
 800a3c0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	699b      	ldr	r3, [r3, #24]
 800a3c6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	6a1b      	ldr	r3, [r3, #32]
 800a3cc:	697a      	ldr	r2, [r7, #20]
 800a3ce:	4313      	orrs	r3, r2
 800a3d0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	689b      	ldr	r3, [r3, #8]
 800a3d8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	697a      	ldr	r2, [r7, #20]
 800a3e2:	430a      	orrs	r2, r1
 800a3e4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	4a95      	ldr	r2, [pc, #596]	; (800a640 <UART_SetConfig+0x2cc>)
 800a3ec:	4293      	cmp	r3, r2
 800a3ee:	d120      	bne.n	800a432 <UART_SetConfig+0xbe>
 800a3f0:	4b94      	ldr	r3, [pc, #592]	; (800a644 <UART_SetConfig+0x2d0>)
 800a3f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a3f6:	f003 0303 	and.w	r3, r3, #3
 800a3fa:	2b03      	cmp	r3, #3
 800a3fc:	d816      	bhi.n	800a42c <UART_SetConfig+0xb8>
 800a3fe:	a201      	add	r2, pc, #4	; (adr r2, 800a404 <UART_SetConfig+0x90>)
 800a400:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a404:	0800a415 	.word	0x0800a415
 800a408:	0800a421 	.word	0x0800a421
 800a40c:	0800a41b 	.word	0x0800a41b
 800a410:	0800a427 	.word	0x0800a427
 800a414:	2301      	movs	r3, #1
 800a416:	77fb      	strb	r3, [r7, #31]
 800a418:	e14f      	b.n	800a6ba <UART_SetConfig+0x346>
 800a41a:	2302      	movs	r3, #2
 800a41c:	77fb      	strb	r3, [r7, #31]
 800a41e:	e14c      	b.n	800a6ba <UART_SetConfig+0x346>
 800a420:	2304      	movs	r3, #4
 800a422:	77fb      	strb	r3, [r7, #31]
 800a424:	e149      	b.n	800a6ba <UART_SetConfig+0x346>
 800a426:	2308      	movs	r3, #8
 800a428:	77fb      	strb	r3, [r7, #31]
 800a42a:	e146      	b.n	800a6ba <UART_SetConfig+0x346>
 800a42c:	2310      	movs	r3, #16
 800a42e:	77fb      	strb	r3, [r7, #31]
 800a430:	e143      	b.n	800a6ba <UART_SetConfig+0x346>
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	4a84      	ldr	r2, [pc, #528]	; (800a648 <UART_SetConfig+0x2d4>)
 800a438:	4293      	cmp	r3, r2
 800a43a:	d132      	bne.n	800a4a2 <UART_SetConfig+0x12e>
 800a43c:	4b81      	ldr	r3, [pc, #516]	; (800a644 <UART_SetConfig+0x2d0>)
 800a43e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a442:	f003 030c 	and.w	r3, r3, #12
 800a446:	2b0c      	cmp	r3, #12
 800a448:	d828      	bhi.n	800a49c <UART_SetConfig+0x128>
 800a44a:	a201      	add	r2, pc, #4	; (adr r2, 800a450 <UART_SetConfig+0xdc>)
 800a44c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a450:	0800a485 	.word	0x0800a485
 800a454:	0800a49d 	.word	0x0800a49d
 800a458:	0800a49d 	.word	0x0800a49d
 800a45c:	0800a49d 	.word	0x0800a49d
 800a460:	0800a491 	.word	0x0800a491
 800a464:	0800a49d 	.word	0x0800a49d
 800a468:	0800a49d 	.word	0x0800a49d
 800a46c:	0800a49d 	.word	0x0800a49d
 800a470:	0800a48b 	.word	0x0800a48b
 800a474:	0800a49d 	.word	0x0800a49d
 800a478:	0800a49d 	.word	0x0800a49d
 800a47c:	0800a49d 	.word	0x0800a49d
 800a480:	0800a497 	.word	0x0800a497
 800a484:	2300      	movs	r3, #0
 800a486:	77fb      	strb	r3, [r7, #31]
 800a488:	e117      	b.n	800a6ba <UART_SetConfig+0x346>
 800a48a:	2302      	movs	r3, #2
 800a48c:	77fb      	strb	r3, [r7, #31]
 800a48e:	e114      	b.n	800a6ba <UART_SetConfig+0x346>
 800a490:	2304      	movs	r3, #4
 800a492:	77fb      	strb	r3, [r7, #31]
 800a494:	e111      	b.n	800a6ba <UART_SetConfig+0x346>
 800a496:	2308      	movs	r3, #8
 800a498:	77fb      	strb	r3, [r7, #31]
 800a49a:	e10e      	b.n	800a6ba <UART_SetConfig+0x346>
 800a49c:	2310      	movs	r3, #16
 800a49e:	77fb      	strb	r3, [r7, #31]
 800a4a0:	e10b      	b.n	800a6ba <UART_SetConfig+0x346>
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	4a69      	ldr	r2, [pc, #420]	; (800a64c <UART_SetConfig+0x2d8>)
 800a4a8:	4293      	cmp	r3, r2
 800a4aa:	d120      	bne.n	800a4ee <UART_SetConfig+0x17a>
 800a4ac:	4b65      	ldr	r3, [pc, #404]	; (800a644 <UART_SetConfig+0x2d0>)
 800a4ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a4b2:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800a4b6:	2b30      	cmp	r3, #48	; 0x30
 800a4b8:	d013      	beq.n	800a4e2 <UART_SetConfig+0x16e>
 800a4ba:	2b30      	cmp	r3, #48	; 0x30
 800a4bc:	d814      	bhi.n	800a4e8 <UART_SetConfig+0x174>
 800a4be:	2b20      	cmp	r3, #32
 800a4c0:	d009      	beq.n	800a4d6 <UART_SetConfig+0x162>
 800a4c2:	2b20      	cmp	r3, #32
 800a4c4:	d810      	bhi.n	800a4e8 <UART_SetConfig+0x174>
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d002      	beq.n	800a4d0 <UART_SetConfig+0x15c>
 800a4ca:	2b10      	cmp	r3, #16
 800a4cc:	d006      	beq.n	800a4dc <UART_SetConfig+0x168>
 800a4ce:	e00b      	b.n	800a4e8 <UART_SetConfig+0x174>
 800a4d0:	2300      	movs	r3, #0
 800a4d2:	77fb      	strb	r3, [r7, #31]
 800a4d4:	e0f1      	b.n	800a6ba <UART_SetConfig+0x346>
 800a4d6:	2302      	movs	r3, #2
 800a4d8:	77fb      	strb	r3, [r7, #31]
 800a4da:	e0ee      	b.n	800a6ba <UART_SetConfig+0x346>
 800a4dc:	2304      	movs	r3, #4
 800a4de:	77fb      	strb	r3, [r7, #31]
 800a4e0:	e0eb      	b.n	800a6ba <UART_SetConfig+0x346>
 800a4e2:	2308      	movs	r3, #8
 800a4e4:	77fb      	strb	r3, [r7, #31]
 800a4e6:	e0e8      	b.n	800a6ba <UART_SetConfig+0x346>
 800a4e8:	2310      	movs	r3, #16
 800a4ea:	77fb      	strb	r3, [r7, #31]
 800a4ec:	e0e5      	b.n	800a6ba <UART_SetConfig+0x346>
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	4a57      	ldr	r2, [pc, #348]	; (800a650 <UART_SetConfig+0x2dc>)
 800a4f4:	4293      	cmp	r3, r2
 800a4f6:	d120      	bne.n	800a53a <UART_SetConfig+0x1c6>
 800a4f8:	4b52      	ldr	r3, [pc, #328]	; (800a644 <UART_SetConfig+0x2d0>)
 800a4fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a4fe:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800a502:	2bc0      	cmp	r3, #192	; 0xc0
 800a504:	d013      	beq.n	800a52e <UART_SetConfig+0x1ba>
 800a506:	2bc0      	cmp	r3, #192	; 0xc0
 800a508:	d814      	bhi.n	800a534 <UART_SetConfig+0x1c0>
 800a50a:	2b80      	cmp	r3, #128	; 0x80
 800a50c:	d009      	beq.n	800a522 <UART_SetConfig+0x1ae>
 800a50e:	2b80      	cmp	r3, #128	; 0x80
 800a510:	d810      	bhi.n	800a534 <UART_SetConfig+0x1c0>
 800a512:	2b00      	cmp	r3, #0
 800a514:	d002      	beq.n	800a51c <UART_SetConfig+0x1a8>
 800a516:	2b40      	cmp	r3, #64	; 0x40
 800a518:	d006      	beq.n	800a528 <UART_SetConfig+0x1b4>
 800a51a:	e00b      	b.n	800a534 <UART_SetConfig+0x1c0>
 800a51c:	2300      	movs	r3, #0
 800a51e:	77fb      	strb	r3, [r7, #31]
 800a520:	e0cb      	b.n	800a6ba <UART_SetConfig+0x346>
 800a522:	2302      	movs	r3, #2
 800a524:	77fb      	strb	r3, [r7, #31]
 800a526:	e0c8      	b.n	800a6ba <UART_SetConfig+0x346>
 800a528:	2304      	movs	r3, #4
 800a52a:	77fb      	strb	r3, [r7, #31]
 800a52c:	e0c5      	b.n	800a6ba <UART_SetConfig+0x346>
 800a52e:	2308      	movs	r3, #8
 800a530:	77fb      	strb	r3, [r7, #31]
 800a532:	e0c2      	b.n	800a6ba <UART_SetConfig+0x346>
 800a534:	2310      	movs	r3, #16
 800a536:	77fb      	strb	r3, [r7, #31]
 800a538:	e0bf      	b.n	800a6ba <UART_SetConfig+0x346>
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	4a45      	ldr	r2, [pc, #276]	; (800a654 <UART_SetConfig+0x2e0>)
 800a540:	4293      	cmp	r3, r2
 800a542:	d125      	bne.n	800a590 <UART_SetConfig+0x21c>
 800a544:	4b3f      	ldr	r3, [pc, #252]	; (800a644 <UART_SetConfig+0x2d0>)
 800a546:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a54a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a54e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a552:	d017      	beq.n	800a584 <UART_SetConfig+0x210>
 800a554:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a558:	d817      	bhi.n	800a58a <UART_SetConfig+0x216>
 800a55a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a55e:	d00b      	beq.n	800a578 <UART_SetConfig+0x204>
 800a560:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a564:	d811      	bhi.n	800a58a <UART_SetConfig+0x216>
 800a566:	2b00      	cmp	r3, #0
 800a568:	d003      	beq.n	800a572 <UART_SetConfig+0x1fe>
 800a56a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a56e:	d006      	beq.n	800a57e <UART_SetConfig+0x20a>
 800a570:	e00b      	b.n	800a58a <UART_SetConfig+0x216>
 800a572:	2300      	movs	r3, #0
 800a574:	77fb      	strb	r3, [r7, #31]
 800a576:	e0a0      	b.n	800a6ba <UART_SetConfig+0x346>
 800a578:	2302      	movs	r3, #2
 800a57a:	77fb      	strb	r3, [r7, #31]
 800a57c:	e09d      	b.n	800a6ba <UART_SetConfig+0x346>
 800a57e:	2304      	movs	r3, #4
 800a580:	77fb      	strb	r3, [r7, #31]
 800a582:	e09a      	b.n	800a6ba <UART_SetConfig+0x346>
 800a584:	2308      	movs	r3, #8
 800a586:	77fb      	strb	r3, [r7, #31]
 800a588:	e097      	b.n	800a6ba <UART_SetConfig+0x346>
 800a58a:	2310      	movs	r3, #16
 800a58c:	77fb      	strb	r3, [r7, #31]
 800a58e:	e094      	b.n	800a6ba <UART_SetConfig+0x346>
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	4a30      	ldr	r2, [pc, #192]	; (800a658 <UART_SetConfig+0x2e4>)
 800a596:	4293      	cmp	r3, r2
 800a598:	d125      	bne.n	800a5e6 <UART_SetConfig+0x272>
 800a59a:	4b2a      	ldr	r3, [pc, #168]	; (800a644 <UART_SetConfig+0x2d0>)
 800a59c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a5a0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a5a4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a5a8:	d017      	beq.n	800a5da <UART_SetConfig+0x266>
 800a5aa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a5ae:	d817      	bhi.n	800a5e0 <UART_SetConfig+0x26c>
 800a5b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a5b4:	d00b      	beq.n	800a5ce <UART_SetConfig+0x25a>
 800a5b6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a5ba:	d811      	bhi.n	800a5e0 <UART_SetConfig+0x26c>
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d003      	beq.n	800a5c8 <UART_SetConfig+0x254>
 800a5c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a5c4:	d006      	beq.n	800a5d4 <UART_SetConfig+0x260>
 800a5c6:	e00b      	b.n	800a5e0 <UART_SetConfig+0x26c>
 800a5c8:	2301      	movs	r3, #1
 800a5ca:	77fb      	strb	r3, [r7, #31]
 800a5cc:	e075      	b.n	800a6ba <UART_SetConfig+0x346>
 800a5ce:	2302      	movs	r3, #2
 800a5d0:	77fb      	strb	r3, [r7, #31]
 800a5d2:	e072      	b.n	800a6ba <UART_SetConfig+0x346>
 800a5d4:	2304      	movs	r3, #4
 800a5d6:	77fb      	strb	r3, [r7, #31]
 800a5d8:	e06f      	b.n	800a6ba <UART_SetConfig+0x346>
 800a5da:	2308      	movs	r3, #8
 800a5dc:	77fb      	strb	r3, [r7, #31]
 800a5de:	e06c      	b.n	800a6ba <UART_SetConfig+0x346>
 800a5e0:	2310      	movs	r3, #16
 800a5e2:	77fb      	strb	r3, [r7, #31]
 800a5e4:	e069      	b.n	800a6ba <UART_SetConfig+0x346>
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	4a1c      	ldr	r2, [pc, #112]	; (800a65c <UART_SetConfig+0x2e8>)
 800a5ec:	4293      	cmp	r3, r2
 800a5ee:	d137      	bne.n	800a660 <UART_SetConfig+0x2ec>
 800a5f0:	4b14      	ldr	r3, [pc, #80]	; (800a644 <UART_SetConfig+0x2d0>)
 800a5f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a5f6:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800a5fa:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a5fe:	d017      	beq.n	800a630 <UART_SetConfig+0x2bc>
 800a600:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a604:	d817      	bhi.n	800a636 <UART_SetConfig+0x2c2>
 800a606:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a60a:	d00b      	beq.n	800a624 <UART_SetConfig+0x2b0>
 800a60c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a610:	d811      	bhi.n	800a636 <UART_SetConfig+0x2c2>
 800a612:	2b00      	cmp	r3, #0
 800a614:	d003      	beq.n	800a61e <UART_SetConfig+0x2aa>
 800a616:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a61a:	d006      	beq.n	800a62a <UART_SetConfig+0x2b6>
 800a61c:	e00b      	b.n	800a636 <UART_SetConfig+0x2c2>
 800a61e:	2300      	movs	r3, #0
 800a620:	77fb      	strb	r3, [r7, #31]
 800a622:	e04a      	b.n	800a6ba <UART_SetConfig+0x346>
 800a624:	2302      	movs	r3, #2
 800a626:	77fb      	strb	r3, [r7, #31]
 800a628:	e047      	b.n	800a6ba <UART_SetConfig+0x346>
 800a62a:	2304      	movs	r3, #4
 800a62c:	77fb      	strb	r3, [r7, #31]
 800a62e:	e044      	b.n	800a6ba <UART_SetConfig+0x346>
 800a630:	2308      	movs	r3, #8
 800a632:	77fb      	strb	r3, [r7, #31]
 800a634:	e041      	b.n	800a6ba <UART_SetConfig+0x346>
 800a636:	2310      	movs	r3, #16
 800a638:	77fb      	strb	r3, [r7, #31]
 800a63a:	e03e      	b.n	800a6ba <UART_SetConfig+0x346>
 800a63c:	efff69f3 	.word	0xefff69f3
 800a640:	40011000 	.word	0x40011000
 800a644:	40023800 	.word	0x40023800
 800a648:	40004400 	.word	0x40004400
 800a64c:	40004800 	.word	0x40004800
 800a650:	40004c00 	.word	0x40004c00
 800a654:	40005000 	.word	0x40005000
 800a658:	40011400 	.word	0x40011400
 800a65c:	40007800 	.word	0x40007800
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	4a71      	ldr	r2, [pc, #452]	; (800a82c <UART_SetConfig+0x4b8>)
 800a666:	4293      	cmp	r3, r2
 800a668:	d125      	bne.n	800a6b6 <UART_SetConfig+0x342>
 800a66a:	4b71      	ldr	r3, [pc, #452]	; (800a830 <UART_SetConfig+0x4bc>)
 800a66c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a670:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800a674:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800a678:	d017      	beq.n	800a6aa <UART_SetConfig+0x336>
 800a67a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800a67e:	d817      	bhi.n	800a6b0 <UART_SetConfig+0x33c>
 800a680:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a684:	d00b      	beq.n	800a69e <UART_SetConfig+0x32a>
 800a686:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a68a:	d811      	bhi.n	800a6b0 <UART_SetConfig+0x33c>
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d003      	beq.n	800a698 <UART_SetConfig+0x324>
 800a690:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a694:	d006      	beq.n	800a6a4 <UART_SetConfig+0x330>
 800a696:	e00b      	b.n	800a6b0 <UART_SetConfig+0x33c>
 800a698:	2300      	movs	r3, #0
 800a69a:	77fb      	strb	r3, [r7, #31]
 800a69c:	e00d      	b.n	800a6ba <UART_SetConfig+0x346>
 800a69e:	2302      	movs	r3, #2
 800a6a0:	77fb      	strb	r3, [r7, #31]
 800a6a2:	e00a      	b.n	800a6ba <UART_SetConfig+0x346>
 800a6a4:	2304      	movs	r3, #4
 800a6a6:	77fb      	strb	r3, [r7, #31]
 800a6a8:	e007      	b.n	800a6ba <UART_SetConfig+0x346>
 800a6aa:	2308      	movs	r3, #8
 800a6ac:	77fb      	strb	r3, [r7, #31]
 800a6ae:	e004      	b.n	800a6ba <UART_SetConfig+0x346>
 800a6b0:	2310      	movs	r3, #16
 800a6b2:	77fb      	strb	r3, [r7, #31]
 800a6b4:	e001      	b.n	800a6ba <UART_SetConfig+0x346>
 800a6b6:	2310      	movs	r3, #16
 800a6b8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	69db      	ldr	r3, [r3, #28]
 800a6be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a6c2:	d15a      	bne.n	800a77a <UART_SetConfig+0x406>
  {
    switch (clocksource)
 800a6c4:	7ffb      	ldrb	r3, [r7, #31]
 800a6c6:	2b08      	cmp	r3, #8
 800a6c8:	d827      	bhi.n	800a71a <UART_SetConfig+0x3a6>
 800a6ca:	a201      	add	r2, pc, #4	; (adr r2, 800a6d0 <UART_SetConfig+0x35c>)
 800a6cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6d0:	0800a6f5 	.word	0x0800a6f5
 800a6d4:	0800a6fd 	.word	0x0800a6fd
 800a6d8:	0800a705 	.word	0x0800a705
 800a6dc:	0800a71b 	.word	0x0800a71b
 800a6e0:	0800a70b 	.word	0x0800a70b
 800a6e4:	0800a71b 	.word	0x0800a71b
 800a6e8:	0800a71b 	.word	0x0800a71b
 800a6ec:	0800a71b 	.word	0x0800a71b
 800a6f0:	0800a713 	.word	0x0800a713
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a6f4:	f7fd fce0 	bl	80080b8 <HAL_RCC_GetPCLK1Freq>
 800a6f8:	61b8      	str	r0, [r7, #24]
        break;
 800a6fa:	e013      	b.n	800a724 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a6fc:	f7fd fcf0 	bl	80080e0 <HAL_RCC_GetPCLK2Freq>
 800a700:	61b8      	str	r0, [r7, #24]
        break;
 800a702:	e00f      	b.n	800a724 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a704:	4b4b      	ldr	r3, [pc, #300]	; (800a834 <UART_SetConfig+0x4c0>)
 800a706:	61bb      	str	r3, [r7, #24]
        break;
 800a708:	e00c      	b.n	800a724 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a70a:	f7fd fc13 	bl	8007f34 <HAL_RCC_GetSysClockFreq>
 800a70e:	61b8      	str	r0, [r7, #24]
        break;
 800a710:	e008      	b.n	800a724 <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a712:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a716:	61bb      	str	r3, [r7, #24]
        break;
 800a718:	e004      	b.n	800a724 <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 800a71a:	2300      	movs	r3, #0
 800a71c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a71e:	2301      	movs	r3, #1
 800a720:	77bb      	strb	r3, [r7, #30]
        break;
 800a722:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a724:	69bb      	ldr	r3, [r7, #24]
 800a726:	2b00      	cmp	r3, #0
 800a728:	d074      	beq.n	800a814 <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a72a:	69bb      	ldr	r3, [r7, #24]
 800a72c:	005a      	lsls	r2, r3, #1
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	685b      	ldr	r3, [r3, #4]
 800a732:	085b      	lsrs	r3, r3, #1
 800a734:	441a      	add	r2, r3
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	685b      	ldr	r3, [r3, #4]
 800a73a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a73e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a740:	693b      	ldr	r3, [r7, #16]
 800a742:	2b0f      	cmp	r3, #15
 800a744:	d916      	bls.n	800a774 <UART_SetConfig+0x400>
 800a746:	693b      	ldr	r3, [r7, #16]
 800a748:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a74c:	d212      	bcs.n	800a774 <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a74e:	693b      	ldr	r3, [r7, #16]
 800a750:	b29b      	uxth	r3, r3
 800a752:	f023 030f 	bic.w	r3, r3, #15
 800a756:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a758:	693b      	ldr	r3, [r7, #16]
 800a75a:	085b      	lsrs	r3, r3, #1
 800a75c:	b29b      	uxth	r3, r3
 800a75e:	f003 0307 	and.w	r3, r3, #7
 800a762:	b29a      	uxth	r2, r3
 800a764:	89fb      	ldrh	r3, [r7, #14]
 800a766:	4313      	orrs	r3, r2
 800a768:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	89fa      	ldrh	r2, [r7, #14]
 800a770:	60da      	str	r2, [r3, #12]
 800a772:	e04f      	b.n	800a814 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 800a774:	2301      	movs	r3, #1
 800a776:	77bb      	strb	r3, [r7, #30]
 800a778:	e04c      	b.n	800a814 <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a77a:	7ffb      	ldrb	r3, [r7, #31]
 800a77c:	2b08      	cmp	r3, #8
 800a77e:	d828      	bhi.n	800a7d2 <UART_SetConfig+0x45e>
 800a780:	a201      	add	r2, pc, #4	; (adr r2, 800a788 <UART_SetConfig+0x414>)
 800a782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a786:	bf00      	nop
 800a788:	0800a7ad 	.word	0x0800a7ad
 800a78c:	0800a7b5 	.word	0x0800a7b5
 800a790:	0800a7bd 	.word	0x0800a7bd
 800a794:	0800a7d3 	.word	0x0800a7d3
 800a798:	0800a7c3 	.word	0x0800a7c3
 800a79c:	0800a7d3 	.word	0x0800a7d3
 800a7a0:	0800a7d3 	.word	0x0800a7d3
 800a7a4:	0800a7d3 	.word	0x0800a7d3
 800a7a8:	0800a7cb 	.word	0x0800a7cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a7ac:	f7fd fc84 	bl	80080b8 <HAL_RCC_GetPCLK1Freq>
 800a7b0:	61b8      	str	r0, [r7, #24]
        break;
 800a7b2:	e013      	b.n	800a7dc <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a7b4:	f7fd fc94 	bl	80080e0 <HAL_RCC_GetPCLK2Freq>
 800a7b8:	61b8      	str	r0, [r7, #24]
        break;
 800a7ba:	e00f      	b.n	800a7dc <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a7bc:	4b1d      	ldr	r3, [pc, #116]	; (800a834 <UART_SetConfig+0x4c0>)
 800a7be:	61bb      	str	r3, [r7, #24]
        break;
 800a7c0:	e00c      	b.n	800a7dc <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a7c2:	f7fd fbb7 	bl	8007f34 <HAL_RCC_GetSysClockFreq>
 800a7c6:	61b8      	str	r0, [r7, #24]
        break;
 800a7c8:	e008      	b.n	800a7dc <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a7ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a7ce:	61bb      	str	r3, [r7, #24]
        break;
 800a7d0:	e004      	b.n	800a7dc <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 800a7d2:	2300      	movs	r3, #0
 800a7d4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a7d6:	2301      	movs	r3, #1
 800a7d8:	77bb      	strb	r3, [r7, #30]
        break;
 800a7da:	bf00      	nop
    }

    if (pclk != 0U)
 800a7dc:	69bb      	ldr	r3, [r7, #24]
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d018      	beq.n	800a814 <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	685b      	ldr	r3, [r3, #4]
 800a7e6:	085a      	lsrs	r2, r3, #1
 800a7e8:	69bb      	ldr	r3, [r7, #24]
 800a7ea:	441a      	add	r2, r3
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	685b      	ldr	r3, [r3, #4]
 800a7f0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a7f4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a7f6:	693b      	ldr	r3, [r7, #16]
 800a7f8:	2b0f      	cmp	r3, #15
 800a7fa:	d909      	bls.n	800a810 <UART_SetConfig+0x49c>
 800a7fc:	693b      	ldr	r3, [r7, #16]
 800a7fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a802:	d205      	bcs.n	800a810 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a804:	693b      	ldr	r3, [r7, #16]
 800a806:	b29a      	uxth	r2, r3
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	60da      	str	r2, [r3, #12]
 800a80e:	e001      	b.n	800a814 <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 800a810:	2301      	movs	r3, #1
 800a812:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	2200      	movs	r2, #0
 800a818:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	2200      	movs	r2, #0
 800a81e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800a820:	7fbb      	ldrb	r3, [r7, #30]
}
 800a822:	4618      	mov	r0, r3
 800a824:	3720      	adds	r7, #32
 800a826:	46bd      	mov	sp, r7
 800a828:	bd80      	pop	{r7, pc}
 800a82a:	bf00      	nop
 800a82c:	40007c00 	.word	0x40007c00
 800a830:	40023800 	.word	0x40023800
 800a834:	00f42400 	.word	0x00f42400

0800a838 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a838:	b480      	push	{r7}
 800a83a:	b083      	sub	sp, #12
 800a83c:	af00      	add	r7, sp, #0
 800a83e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a844:	f003 0301 	and.w	r3, r3, #1
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d00a      	beq.n	800a862 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	685b      	ldr	r3, [r3, #4]
 800a852:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	430a      	orrs	r2, r1
 800a860:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a866:	f003 0302 	and.w	r3, r3, #2
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d00a      	beq.n	800a884 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	685b      	ldr	r3, [r3, #4]
 800a874:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	430a      	orrs	r2, r1
 800a882:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a888:	f003 0304 	and.w	r3, r3, #4
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d00a      	beq.n	800a8a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	685b      	ldr	r3, [r3, #4]
 800a896:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	430a      	orrs	r2, r1
 800a8a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8aa:	f003 0308 	and.w	r3, r3, #8
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d00a      	beq.n	800a8c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	685b      	ldr	r3, [r3, #4]
 800a8b8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	430a      	orrs	r2, r1
 800a8c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8cc:	f003 0310 	and.w	r3, r3, #16
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d00a      	beq.n	800a8ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	689b      	ldr	r3, [r3, #8]
 800a8da:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	430a      	orrs	r2, r1
 800a8e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8ee:	f003 0320 	and.w	r3, r3, #32
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d00a      	beq.n	800a90c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	689b      	ldr	r3, [r3, #8]
 800a8fc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	430a      	orrs	r2, r1
 800a90a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a910:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a914:	2b00      	cmp	r3, #0
 800a916:	d01a      	beq.n	800a94e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	685b      	ldr	r3, [r3, #4]
 800a91e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	430a      	orrs	r2, r1
 800a92c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a932:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a936:	d10a      	bne.n	800a94e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	685b      	ldr	r3, [r3, #4]
 800a93e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	430a      	orrs	r2, r1
 800a94c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a952:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a956:	2b00      	cmp	r3, #0
 800a958:	d00a      	beq.n	800a970 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	685b      	ldr	r3, [r3, #4]
 800a960:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	430a      	orrs	r2, r1
 800a96e:	605a      	str	r2, [r3, #4]
  }
}
 800a970:	bf00      	nop
 800a972:	370c      	adds	r7, #12
 800a974:	46bd      	mov	sp, r7
 800a976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a97a:	4770      	bx	lr

0800a97c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a97c:	b580      	push	{r7, lr}
 800a97e:	b086      	sub	sp, #24
 800a980:	af02      	add	r7, sp, #8
 800a982:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	2200      	movs	r2, #0
 800a988:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a98c:	f7f9 feec 	bl	8004768 <HAL_GetTick>
 800a990:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	f003 0308 	and.w	r3, r3, #8
 800a99c:	2b08      	cmp	r3, #8
 800a99e:	d10e      	bne.n	800a9be <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a9a0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a9a4:	9300      	str	r3, [sp, #0]
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	2200      	movs	r2, #0
 800a9aa:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a9ae:	6878      	ldr	r0, [r7, #4]
 800a9b0:	f000 f817 	bl	800a9e2 <UART_WaitOnFlagUntilTimeout>
 800a9b4:	4603      	mov	r3, r0
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d001      	beq.n	800a9be <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a9ba:	2303      	movs	r3, #3
 800a9bc:	e00d      	b.n	800a9da <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	2220      	movs	r2, #32
 800a9c2:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	2220      	movs	r2, #32
 800a9c8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	2200      	movs	r2, #0
 800a9ce:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	2200      	movs	r2, #0
 800a9d4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800a9d8:	2300      	movs	r3, #0
}
 800a9da:	4618      	mov	r0, r3
 800a9dc:	3710      	adds	r7, #16
 800a9de:	46bd      	mov	sp, r7
 800a9e0:	bd80      	pop	{r7, pc}

0800a9e2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a9e2:	b580      	push	{r7, lr}
 800a9e4:	b09c      	sub	sp, #112	; 0x70
 800a9e6:	af00      	add	r7, sp, #0
 800a9e8:	60f8      	str	r0, [r7, #12]
 800a9ea:	60b9      	str	r1, [r7, #8]
 800a9ec:	603b      	str	r3, [r7, #0]
 800a9ee:	4613      	mov	r3, r2
 800a9f0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a9f2:	e0a5      	b.n	800ab40 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a9f4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a9f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9fa:	f000 80a1 	beq.w	800ab40 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a9fe:	f7f9 feb3 	bl	8004768 <HAL_GetTick>
 800aa02:	4602      	mov	r2, r0
 800aa04:	683b      	ldr	r3, [r7, #0]
 800aa06:	1ad3      	subs	r3, r2, r3
 800aa08:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800aa0a:	429a      	cmp	r2, r3
 800aa0c:	d302      	bcc.n	800aa14 <UART_WaitOnFlagUntilTimeout+0x32>
 800aa0e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d13e      	bne.n	800aa92 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa1a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800aa1c:	e853 3f00 	ldrex	r3, [r3]
 800aa20:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800aa22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aa24:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800aa28:	667b      	str	r3, [r7, #100]	; 0x64
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	461a      	mov	r2, r3
 800aa30:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800aa32:	65fb      	str	r3, [r7, #92]	; 0x5c
 800aa34:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa36:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800aa38:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800aa3a:	e841 2300 	strex	r3, r2, [r1]
 800aa3e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800aa40:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d1e6      	bne.n	800aa14 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	3308      	adds	r3, #8
 800aa4c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aa50:	e853 3f00 	ldrex	r3, [r3]
 800aa54:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800aa56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa58:	f023 0301 	bic.w	r3, r3, #1
 800aa5c:	663b      	str	r3, [r7, #96]	; 0x60
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	3308      	adds	r3, #8
 800aa64:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800aa66:	64ba      	str	r2, [r7, #72]	; 0x48
 800aa68:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa6a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800aa6c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800aa6e:	e841 2300 	strex	r3, r2, [r1]
 800aa72:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800aa74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d1e5      	bne.n	800aa46 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	2220      	movs	r2, #32
 800aa7e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	2220      	movs	r2, #32
 800aa84:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	2200      	movs	r2, #0
 800aa8a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800aa8e:	2303      	movs	r3, #3
 800aa90:	e067      	b.n	800ab62 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	f003 0304 	and.w	r3, r3, #4
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d04f      	beq.n	800ab40 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	69db      	ldr	r3, [r3, #28]
 800aaa6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800aaaa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800aaae:	d147      	bne.n	800ab40 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800aab8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aac0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aac2:	e853 3f00 	ldrex	r3, [r3]
 800aac6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800aac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaca:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800aace:	66fb      	str	r3, [r7, #108]	; 0x6c
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	461a      	mov	r2, r3
 800aad6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aad8:	637b      	str	r3, [r7, #52]	; 0x34
 800aada:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aadc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800aade:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800aae0:	e841 2300 	strex	r3, r2, [r1]
 800aae4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800aae6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d1e6      	bne.n	800aaba <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	3308      	adds	r3, #8
 800aaf2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aaf4:	697b      	ldr	r3, [r7, #20]
 800aaf6:	e853 3f00 	ldrex	r3, [r3]
 800aafa:	613b      	str	r3, [r7, #16]
   return(result);
 800aafc:	693b      	ldr	r3, [r7, #16]
 800aafe:	f023 0301 	bic.w	r3, r3, #1
 800ab02:	66bb      	str	r3, [r7, #104]	; 0x68
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	3308      	adds	r3, #8
 800ab0a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800ab0c:	623a      	str	r2, [r7, #32]
 800ab0e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab10:	69f9      	ldr	r1, [r7, #28]
 800ab12:	6a3a      	ldr	r2, [r7, #32]
 800ab14:	e841 2300 	strex	r3, r2, [r1]
 800ab18:	61bb      	str	r3, [r7, #24]
   return(result);
 800ab1a:	69bb      	ldr	r3, [r7, #24]
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d1e5      	bne.n	800aaec <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	2220      	movs	r2, #32
 800ab24:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	2220      	movs	r2, #32
 800ab2a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	2220      	movs	r2, #32
 800ab30:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	2200      	movs	r2, #0
 800ab38:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800ab3c:	2303      	movs	r3, #3
 800ab3e:	e010      	b.n	800ab62 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	69da      	ldr	r2, [r3, #28]
 800ab46:	68bb      	ldr	r3, [r7, #8]
 800ab48:	4013      	ands	r3, r2
 800ab4a:	68ba      	ldr	r2, [r7, #8]
 800ab4c:	429a      	cmp	r2, r3
 800ab4e:	bf0c      	ite	eq
 800ab50:	2301      	moveq	r3, #1
 800ab52:	2300      	movne	r3, #0
 800ab54:	b2db      	uxtb	r3, r3
 800ab56:	461a      	mov	r2, r3
 800ab58:	79fb      	ldrb	r3, [r7, #7]
 800ab5a:	429a      	cmp	r2, r3
 800ab5c:	f43f af4a 	beq.w	800a9f4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ab60:	2300      	movs	r3, #0
}
 800ab62:	4618      	mov	r0, r3
 800ab64:	3770      	adds	r7, #112	; 0x70
 800ab66:	46bd      	mov	sp, r7
 800ab68:	bd80      	pop	{r7, pc}

0800ab6a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ab6a:	b480      	push	{r7}
 800ab6c:	b095      	sub	sp, #84	; 0x54
 800ab6e:	af00      	add	r7, sp, #0
 800ab70:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab7a:	e853 3f00 	ldrex	r3, [r3]
 800ab7e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800ab80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab82:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ab86:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	461a      	mov	r2, r3
 800ab8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ab90:	643b      	str	r3, [r7, #64]	; 0x40
 800ab92:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab94:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800ab96:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ab98:	e841 2300 	strex	r3, r2, [r1]
 800ab9c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ab9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d1e6      	bne.n	800ab72 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	3308      	adds	r3, #8
 800abaa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abac:	6a3b      	ldr	r3, [r7, #32]
 800abae:	e853 3f00 	ldrex	r3, [r3]
 800abb2:	61fb      	str	r3, [r7, #28]
   return(result);
 800abb4:	69fb      	ldr	r3, [r7, #28]
 800abb6:	f023 0301 	bic.w	r3, r3, #1
 800abba:	64bb      	str	r3, [r7, #72]	; 0x48
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	3308      	adds	r3, #8
 800abc2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800abc4:	62fa      	str	r2, [r7, #44]	; 0x2c
 800abc6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abc8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800abca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800abcc:	e841 2300 	strex	r3, r2, [r1]
 800abd0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800abd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d1e5      	bne.n	800aba4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800abdc:	2b01      	cmp	r3, #1
 800abde:	d118      	bne.n	800ac12 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	e853 3f00 	ldrex	r3, [r3]
 800abec:	60bb      	str	r3, [r7, #8]
   return(result);
 800abee:	68bb      	ldr	r3, [r7, #8]
 800abf0:	f023 0310 	bic.w	r3, r3, #16
 800abf4:	647b      	str	r3, [r7, #68]	; 0x44
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	461a      	mov	r2, r3
 800abfc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800abfe:	61bb      	str	r3, [r7, #24]
 800ac00:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac02:	6979      	ldr	r1, [r7, #20]
 800ac04:	69ba      	ldr	r2, [r7, #24]
 800ac06:	e841 2300 	strex	r3, r2, [r1]
 800ac0a:	613b      	str	r3, [r7, #16]
   return(result);
 800ac0c:	693b      	ldr	r3, [r7, #16]
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d1e6      	bne.n	800abe0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	2220      	movs	r2, #32
 800ac16:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	2200      	movs	r2, #0
 800ac1c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	2200      	movs	r2, #0
 800ac22:	665a      	str	r2, [r3, #100]	; 0x64
}
 800ac24:	bf00      	nop
 800ac26:	3754      	adds	r7, #84	; 0x54
 800ac28:	46bd      	mov	sp, r7
 800ac2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac2e:	4770      	bx	lr

0800ac30 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ac30:	b580      	push	{r7, lr}
 800ac32:	b084      	sub	sp, #16
 800ac34:	af00      	add	r7, sp, #0
 800ac36:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac3c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	2200      	movs	r2, #0
 800ac42:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	2200      	movs	r2, #0
 800ac4a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ac4e:	68f8      	ldr	r0, [r7, #12]
 800ac50:	f7ff fb7a 	bl	800a348 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ac54:	bf00      	nop
 800ac56:	3710      	adds	r7, #16
 800ac58:	46bd      	mov	sp, r7
 800ac5a:	bd80      	pop	{r7, pc}

0800ac5c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ac5c:	b580      	push	{r7, lr}
 800ac5e:	b088      	sub	sp, #32
 800ac60:	af00      	add	r7, sp, #0
 800ac62:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	e853 3f00 	ldrex	r3, [r3]
 800ac70:	60bb      	str	r3, [r7, #8]
   return(result);
 800ac72:	68bb      	ldr	r3, [r7, #8]
 800ac74:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ac78:	61fb      	str	r3, [r7, #28]
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	461a      	mov	r2, r3
 800ac80:	69fb      	ldr	r3, [r7, #28]
 800ac82:	61bb      	str	r3, [r7, #24]
 800ac84:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac86:	6979      	ldr	r1, [r7, #20]
 800ac88:	69ba      	ldr	r2, [r7, #24]
 800ac8a:	e841 2300 	strex	r3, r2, [r1]
 800ac8e:	613b      	str	r3, [r7, #16]
   return(result);
 800ac90:	693b      	ldr	r3, [r7, #16]
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d1e6      	bne.n	800ac64 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	2220      	movs	r2, #32
 800ac9a:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	2200      	movs	r2, #0
 800aca0:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800aca2:	6878      	ldr	r0, [r7, #4]
 800aca4:	f7ff fb46 	bl	800a334 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800aca8:	bf00      	nop
 800acaa:	3720      	adds	r7, #32
 800acac:	46bd      	mov	sp, r7
 800acae:	bd80      	pop	{r7, pc}

0800acb0 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800acb0:	b480      	push	{r7}
 800acb2:	b083      	sub	sp, #12
 800acb4:	af00      	add	r7, sp, #0
 800acb6:	6078      	str	r0, [r7, #4]
 800acb8:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800acba:	683b      	ldr	r3, [r7, #0]
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d121      	bne.n	800ad06 <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	681a      	ldr	r2, [r3, #0]
 800acc6:	4b27      	ldr	r3, [pc, #156]	; (800ad64 <FMC_SDRAM_Init+0xb4>)
 800acc8:	4013      	ands	r3, r2
 800acca:	683a      	ldr	r2, [r7, #0]
 800accc:	6851      	ldr	r1, [r2, #4]
 800acce:	683a      	ldr	r2, [r7, #0]
 800acd0:	6892      	ldr	r2, [r2, #8]
 800acd2:	4311      	orrs	r1, r2
 800acd4:	683a      	ldr	r2, [r7, #0]
 800acd6:	68d2      	ldr	r2, [r2, #12]
 800acd8:	4311      	orrs	r1, r2
 800acda:	683a      	ldr	r2, [r7, #0]
 800acdc:	6912      	ldr	r2, [r2, #16]
 800acde:	4311      	orrs	r1, r2
 800ace0:	683a      	ldr	r2, [r7, #0]
 800ace2:	6952      	ldr	r2, [r2, #20]
 800ace4:	4311      	orrs	r1, r2
 800ace6:	683a      	ldr	r2, [r7, #0]
 800ace8:	6992      	ldr	r2, [r2, #24]
 800acea:	4311      	orrs	r1, r2
 800acec:	683a      	ldr	r2, [r7, #0]
 800acee:	69d2      	ldr	r2, [r2, #28]
 800acf0:	4311      	orrs	r1, r2
 800acf2:	683a      	ldr	r2, [r7, #0]
 800acf4:	6a12      	ldr	r2, [r2, #32]
 800acf6:	4311      	orrs	r1, r2
 800acf8:	683a      	ldr	r2, [r7, #0]
 800acfa:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800acfc:	430a      	orrs	r2, r1
 800acfe:	431a      	orrs	r2, r3
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	601a      	str	r2, [r3, #0]
 800ad04:	e026      	b.n	800ad54 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 800ad0e:	683b      	ldr	r3, [r7, #0]
 800ad10:	69d9      	ldr	r1, [r3, #28]
 800ad12:	683b      	ldr	r3, [r7, #0]
 800ad14:	6a1b      	ldr	r3, [r3, #32]
 800ad16:	4319      	orrs	r1, r3
 800ad18:	683b      	ldr	r3, [r7, #0]
 800ad1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad1c:	430b      	orrs	r3, r1
 800ad1e:	431a      	orrs	r2, r3
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	685a      	ldr	r2, [r3, #4]
 800ad28:	4b0e      	ldr	r3, [pc, #56]	; (800ad64 <FMC_SDRAM_Init+0xb4>)
 800ad2a:	4013      	ands	r3, r2
 800ad2c:	683a      	ldr	r2, [r7, #0]
 800ad2e:	6851      	ldr	r1, [r2, #4]
 800ad30:	683a      	ldr	r2, [r7, #0]
 800ad32:	6892      	ldr	r2, [r2, #8]
 800ad34:	4311      	orrs	r1, r2
 800ad36:	683a      	ldr	r2, [r7, #0]
 800ad38:	68d2      	ldr	r2, [r2, #12]
 800ad3a:	4311      	orrs	r1, r2
 800ad3c:	683a      	ldr	r2, [r7, #0]
 800ad3e:	6912      	ldr	r2, [r2, #16]
 800ad40:	4311      	orrs	r1, r2
 800ad42:	683a      	ldr	r2, [r7, #0]
 800ad44:	6952      	ldr	r2, [r2, #20]
 800ad46:	4311      	orrs	r1, r2
 800ad48:	683a      	ldr	r2, [r7, #0]
 800ad4a:	6992      	ldr	r2, [r2, #24]
 800ad4c:	430a      	orrs	r2, r1
 800ad4e:	431a      	orrs	r2, r3
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 800ad54:	2300      	movs	r3, #0
}
 800ad56:	4618      	mov	r0, r3
 800ad58:	370c      	adds	r7, #12
 800ad5a:	46bd      	mov	sp, r7
 800ad5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad60:	4770      	bx	lr
 800ad62:	bf00      	nop
 800ad64:	ffff8000 	.word	0xffff8000

0800ad68 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800ad68:	b480      	push	{r7}
 800ad6a:	b085      	sub	sp, #20
 800ad6c:	af00      	add	r7, sp, #0
 800ad6e:	60f8      	str	r0, [r7, #12]
 800ad70:	60b9      	str	r1, [r7, #8]
 800ad72:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d128      	bne.n	800adcc <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	689b      	ldr	r3, [r3, #8]
 800ad7e:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 800ad82:	68bb      	ldr	r3, [r7, #8]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	1e59      	subs	r1, r3, #1
 800ad88:	68bb      	ldr	r3, [r7, #8]
 800ad8a:	685b      	ldr	r3, [r3, #4]
 800ad8c:	3b01      	subs	r3, #1
 800ad8e:	011b      	lsls	r3, r3, #4
 800ad90:	4319      	orrs	r1, r3
 800ad92:	68bb      	ldr	r3, [r7, #8]
 800ad94:	689b      	ldr	r3, [r3, #8]
 800ad96:	3b01      	subs	r3, #1
 800ad98:	021b      	lsls	r3, r3, #8
 800ad9a:	4319      	orrs	r1, r3
 800ad9c:	68bb      	ldr	r3, [r7, #8]
 800ad9e:	68db      	ldr	r3, [r3, #12]
 800ada0:	3b01      	subs	r3, #1
 800ada2:	031b      	lsls	r3, r3, #12
 800ada4:	4319      	orrs	r1, r3
 800ada6:	68bb      	ldr	r3, [r7, #8]
 800ada8:	691b      	ldr	r3, [r3, #16]
 800adaa:	3b01      	subs	r3, #1
 800adac:	041b      	lsls	r3, r3, #16
 800adae:	4319      	orrs	r1, r3
 800adb0:	68bb      	ldr	r3, [r7, #8]
 800adb2:	695b      	ldr	r3, [r3, #20]
 800adb4:	3b01      	subs	r3, #1
 800adb6:	051b      	lsls	r3, r3, #20
 800adb8:	4319      	orrs	r1, r3
 800adba:	68bb      	ldr	r3, [r7, #8]
 800adbc:	699b      	ldr	r3, [r3, #24]
 800adbe:	3b01      	subs	r3, #1
 800adc0:	061b      	lsls	r3, r3, #24
 800adc2:	430b      	orrs	r3, r1
 800adc4:	431a      	orrs	r2, r3
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	609a      	str	r2, [r3, #8]
 800adca:	e02d      	b.n	800ae28 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	689a      	ldr	r2, [r3, #8]
 800add0:	4b19      	ldr	r3, [pc, #100]	; (800ae38 <FMC_SDRAM_Timing_Init+0xd0>)
 800add2:	4013      	ands	r3, r2
 800add4:	68ba      	ldr	r2, [r7, #8]
 800add6:	68d2      	ldr	r2, [r2, #12]
 800add8:	3a01      	subs	r2, #1
 800adda:	0311      	lsls	r1, r2, #12
 800addc:	68ba      	ldr	r2, [r7, #8]
 800adde:	6952      	ldr	r2, [r2, #20]
 800ade0:	3a01      	subs	r2, #1
 800ade2:	0512      	lsls	r2, r2, #20
 800ade4:	430a      	orrs	r2, r1
 800ade6:	431a      	orrs	r2, r3
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	68db      	ldr	r3, [r3, #12]
 800adf0:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 800adf4:	68bb      	ldr	r3, [r7, #8]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	1e59      	subs	r1, r3, #1
 800adfa:	68bb      	ldr	r3, [r7, #8]
 800adfc:	685b      	ldr	r3, [r3, #4]
 800adfe:	3b01      	subs	r3, #1
 800ae00:	011b      	lsls	r3, r3, #4
 800ae02:	4319      	orrs	r1, r3
 800ae04:	68bb      	ldr	r3, [r7, #8]
 800ae06:	689b      	ldr	r3, [r3, #8]
 800ae08:	3b01      	subs	r3, #1
 800ae0a:	021b      	lsls	r3, r3, #8
 800ae0c:	4319      	orrs	r1, r3
 800ae0e:	68bb      	ldr	r3, [r7, #8]
 800ae10:	691b      	ldr	r3, [r3, #16]
 800ae12:	3b01      	subs	r3, #1
 800ae14:	041b      	lsls	r3, r3, #16
 800ae16:	4319      	orrs	r1, r3
 800ae18:	68bb      	ldr	r3, [r7, #8]
 800ae1a:	699b      	ldr	r3, [r3, #24]
 800ae1c:	3b01      	subs	r3, #1
 800ae1e:	061b      	lsls	r3, r3, #24
 800ae20:	430b      	orrs	r3, r1
 800ae22:	431a      	orrs	r2, r3
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 800ae28:	2300      	movs	r3, #0
}
 800ae2a:	4618      	mov	r0, r3
 800ae2c:	3714      	adds	r7, #20
 800ae2e:	46bd      	mov	sp, r7
 800ae30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae34:	4770      	bx	lr
 800ae36:	bf00      	nop
 800ae38:	ff0f0fff 	.word	0xff0f0fff

0800ae3c <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800ae3c:	b480      	push	{r7}
 800ae3e:	b085      	sub	sp, #20
 800ae40:	af00      	add	r7, sp, #0
 800ae42:	60f8      	str	r0, [r7, #12]
 800ae44:	60b9      	str	r1, [r7, #8]
 800ae46:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	691a      	ldr	r2, [r3, #16]
 800ae4c:	4b0c      	ldr	r3, [pc, #48]	; (800ae80 <FMC_SDRAM_SendCommand+0x44>)
 800ae4e:	4013      	ands	r3, r2
 800ae50:	68ba      	ldr	r2, [r7, #8]
 800ae52:	6811      	ldr	r1, [r2, #0]
 800ae54:	68ba      	ldr	r2, [r7, #8]
 800ae56:	6852      	ldr	r2, [r2, #4]
 800ae58:	4311      	orrs	r1, r2
 800ae5a:	68ba      	ldr	r2, [r7, #8]
 800ae5c:	6892      	ldr	r2, [r2, #8]
 800ae5e:	3a01      	subs	r2, #1
 800ae60:	0152      	lsls	r2, r2, #5
 800ae62:	4311      	orrs	r1, r2
 800ae64:	68ba      	ldr	r2, [r7, #8]
 800ae66:	68d2      	ldr	r2, [r2, #12]
 800ae68:	0252      	lsls	r2, r2, #9
 800ae6a:	430a      	orrs	r2, r1
 800ae6c:	431a      	orrs	r2, r3
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 800ae72:	2300      	movs	r3, #0
}
 800ae74:	4618      	mov	r0, r3
 800ae76:	3714      	adds	r7, #20
 800ae78:	46bd      	mov	sp, r7
 800ae7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae7e:	4770      	bx	lr
 800ae80:	ffc00000 	.word	0xffc00000

0800ae84 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800ae84:	b480      	push	{r7}
 800ae86:	b083      	sub	sp, #12
 800ae88:	af00      	add	r7, sp, #0
 800ae8a:	6078      	str	r0, [r7, #4]
 800ae8c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	695a      	ldr	r2, [r3, #20]
 800ae92:	4b07      	ldr	r3, [pc, #28]	; (800aeb0 <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 800ae94:	4013      	ands	r3, r2
 800ae96:	683a      	ldr	r2, [r7, #0]
 800ae98:	0052      	lsls	r2, r2, #1
 800ae9a:	431a      	orrs	r2, r3
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800aea0:	2300      	movs	r3, #0
}
 800aea2:	4618      	mov	r0, r3
 800aea4:	370c      	adds	r7, #12
 800aea6:	46bd      	mov	sp, r7
 800aea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeac:	4770      	bx	lr
 800aeae:	bf00      	nop
 800aeb0:	ffffc001 	.word	0xffffc001

0800aeb4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800aeb4:	b480      	push	{r7}
 800aeb6:	b085      	sub	sp, #20
 800aeb8:	af00      	add	r7, sp, #0
 800aeba:	4603      	mov	r3, r0
 800aebc:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800aebe:	2300      	movs	r3, #0
 800aec0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800aec2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800aec6:	2b84      	cmp	r3, #132	; 0x84
 800aec8:	d005      	beq.n	800aed6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800aeca:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	4413      	add	r3, r2
 800aed2:	3303      	adds	r3, #3
 800aed4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800aed6:	68fb      	ldr	r3, [r7, #12]
}
 800aed8:	4618      	mov	r0, r3
 800aeda:	3714      	adds	r7, #20
 800aedc:	46bd      	mov	sp, r7
 800aede:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee2:	4770      	bx	lr

0800aee4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800aee4:	b580      	push	{r7, lr}
 800aee6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800aee8:	f001 f8da 	bl	800c0a0 <vTaskStartScheduler>
  
  return osOK;
 800aeec:	2300      	movs	r3, #0
}
 800aeee:	4618      	mov	r0, r3
 800aef0:	bd80      	pop	{r7, pc}

0800aef2 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800aef2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aef4:	b089      	sub	sp, #36	; 0x24
 800aef6:	af04      	add	r7, sp, #16
 800aef8:	6078      	str	r0, [r7, #4]
 800aefa:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	695b      	ldr	r3, [r3, #20]
 800af00:	2b00      	cmp	r3, #0
 800af02:	d020      	beq.n	800af46 <osThreadCreate+0x54>
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	699b      	ldr	r3, [r3, #24]
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d01c      	beq.n	800af46 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	685c      	ldr	r4, [r3, #4]
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	681d      	ldr	r5, [r3, #0]
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	691e      	ldr	r6, [r3, #16]
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800af1e:	4618      	mov	r0, r3
 800af20:	f7ff ffc8 	bl	800aeb4 <makeFreeRtosPriority>
 800af24:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	695b      	ldr	r3, [r3, #20]
 800af2a:	687a      	ldr	r2, [r7, #4]
 800af2c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800af2e:	9202      	str	r2, [sp, #8]
 800af30:	9301      	str	r3, [sp, #4]
 800af32:	9100      	str	r1, [sp, #0]
 800af34:	683b      	ldr	r3, [r7, #0]
 800af36:	4632      	mov	r2, r6
 800af38:	4629      	mov	r1, r5
 800af3a:	4620      	mov	r0, r4
 800af3c:	f000 fdb2 	bl	800baa4 <xTaskCreateStatic>
 800af40:	4603      	mov	r3, r0
 800af42:	60fb      	str	r3, [r7, #12]
 800af44:	e01c      	b.n	800af80 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	685c      	ldr	r4, [r3, #4]
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800af52:	b29e      	uxth	r6, r3
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800af5a:	4618      	mov	r0, r3
 800af5c:	f7ff ffaa 	bl	800aeb4 <makeFreeRtosPriority>
 800af60:	4602      	mov	r2, r0
 800af62:	f107 030c 	add.w	r3, r7, #12
 800af66:	9301      	str	r3, [sp, #4]
 800af68:	9200      	str	r2, [sp, #0]
 800af6a:	683b      	ldr	r3, [r7, #0]
 800af6c:	4632      	mov	r2, r6
 800af6e:	4629      	mov	r1, r5
 800af70:	4620      	mov	r0, r4
 800af72:	f000 fdfa 	bl	800bb6a <xTaskCreate>
 800af76:	4603      	mov	r3, r0
 800af78:	2b01      	cmp	r3, #1
 800af7a:	d001      	beq.n	800af80 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800af7c:	2300      	movs	r3, #0
 800af7e:	e000      	b.n	800af82 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800af80:	68fb      	ldr	r3, [r7, #12]
}
 800af82:	4618      	mov	r0, r3
 800af84:	3714      	adds	r7, #20
 800af86:	46bd      	mov	sp, r7
 800af88:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800af8a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800af8a:	b580      	push	{r7, lr}
 800af8c:	b084      	sub	sp, #16
 800af8e:	af00      	add	r7, sp, #0
 800af90:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d001      	beq.n	800afa0 <osDelay+0x16>
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	e000      	b.n	800afa2 <osDelay+0x18>
 800afa0:	2301      	movs	r3, #1
 800afa2:	4618      	mov	r0, r3
 800afa4:	f001 f846 	bl	800c034 <vTaskDelay>
  
  return osOK;
 800afa8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800afaa:	4618      	mov	r0, r3
 800afac:	3710      	adds	r7, #16
 800afae:	46bd      	mov	sp, r7
 800afb0:	bd80      	pop	{r7, pc}

0800afb2 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800afb2:	b590      	push	{r4, r7, lr}
 800afb4:	b085      	sub	sp, #20
 800afb6:	af02      	add	r7, sp, #8
 800afb8:	6078      	str	r0, [r7, #4]
 800afba:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	689b      	ldr	r3, [r3, #8]
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d011      	beq.n	800afe8 <osMessageCreate+0x36>
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	68db      	ldr	r3, [r3, #12]
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d00d      	beq.n	800afe8 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	6818      	ldr	r0, [r3, #0]
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	6859      	ldr	r1, [r3, #4]
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	689a      	ldr	r2, [r3, #8]
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	68db      	ldr	r3, [r3, #12]
 800afdc:	2400      	movs	r4, #0
 800afde:	9400      	str	r4, [sp, #0]
 800afe0:	f000 f92e 	bl	800b240 <xQueueGenericCreateStatic>
 800afe4:	4603      	mov	r3, r0
 800afe6:	e008      	b.n	800affa <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	6818      	ldr	r0, [r3, #0]
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	685b      	ldr	r3, [r3, #4]
 800aff0:	2200      	movs	r2, #0
 800aff2:	4619      	mov	r1, r3
 800aff4:	f000 f9a6 	bl	800b344 <xQueueGenericCreate>
 800aff8:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800affa:	4618      	mov	r0, r3
 800affc:	370c      	adds	r7, #12
 800affe:	46bd      	mov	sp, r7
 800b000:	bd90      	pop	{r4, r7, pc}

0800b002 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b002:	b480      	push	{r7}
 800b004:	b083      	sub	sp, #12
 800b006:	af00      	add	r7, sp, #0
 800b008:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	f103 0208 	add.w	r2, r3, #8
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	f04f 32ff 	mov.w	r2, #4294967295
 800b01a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	f103 0208 	add.w	r2, r3, #8
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	f103 0208 	add.w	r2, r3, #8
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	2200      	movs	r2, #0
 800b034:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b036:	bf00      	nop
 800b038:	370c      	adds	r7, #12
 800b03a:	46bd      	mov	sp, r7
 800b03c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b040:	4770      	bx	lr

0800b042 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b042:	b480      	push	{r7}
 800b044:	b083      	sub	sp, #12
 800b046:	af00      	add	r7, sp, #0
 800b048:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	2200      	movs	r2, #0
 800b04e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b050:	bf00      	nop
 800b052:	370c      	adds	r7, #12
 800b054:	46bd      	mov	sp, r7
 800b056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b05a:	4770      	bx	lr

0800b05c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b05c:	b480      	push	{r7}
 800b05e:	b085      	sub	sp, #20
 800b060:	af00      	add	r7, sp, #0
 800b062:	6078      	str	r0, [r7, #4]
 800b064:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	685b      	ldr	r3, [r3, #4]
 800b06a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b06c:	683b      	ldr	r3, [r7, #0]
 800b06e:	68fa      	ldr	r2, [r7, #12]
 800b070:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b072:	68fb      	ldr	r3, [r7, #12]
 800b074:	689a      	ldr	r2, [r3, #8]
 800b076:	683b      	ldr	r3, [r7, #0]
 800b078:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	689b      	ldr	r3, [r3, #8]
 800b07e:	683a      	ldr	r2, [r7, #0]
 800b080:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	683a      	ldr	r2, [r7, #0]
 800b086:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b088:	683b      	ldr	r3, [r7, #0]
 800b08a:	687a      	ldr	r2, [r7, #4]
 800b08c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	1c5a      	adds	r2, r3, #1
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	601a      	str	r2, [r3, #0]
}
 800b098:	bf00      	nop
 800b09a:	3714      	adds	r7, #20
 800b09c:	46bd      	mov	sp, r7
 800b09e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a2:	4770      	bx	lr

0800b0a4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b0a4:	b480      	push	{r7}
 800b0a6:	b085      	sub	sp, #20
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	6078      	str	r0, [r7, #4]
 800b0ac:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b0ae:	683b      	ldr	r3, [r7, #0]
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b0b4:	68bb      	ldr	r3, [r7, #8]
 800b0b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0ba:	d103      	bne.n	800b0c4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	691b      	ldr	r3, [r3, #16]
 800b0c0:	60fb      	str	r3, [r7, #12]
 800b0c2:	e00c      	b.n	800b0de <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	3308      	adds	r3, #8
 800b0c8:	60fb      	str	r3, [r7, #12]
 800b0ca:	e002      	b.n	800b0d2 <vListInsert+0x2e>
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	685b      	ldr	r3, [r3, #4]
 800b0d0:	60fb      	str	r3, [r7, #12]
 800b0d2:	68fb      	ldr	r3, [r7, #12]
 800b0d4:	685b      	ldr	r3, [r3, #4]
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	68ba      	ldr	r2, [r7, #8]
 800b0da:	429a      	cmp	r2, r3
 800b0dc:	d2f6      	bcs.n	800b0cc <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	685a      	ldr	r2, [r3, #4]
 800b0e2:	683b      	ldr	r3, [r7, #0]
 800b0e4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b0e6:	683b      	ldr	r3, [r7, #0]
 800b0e8:	685b      	ldr	r3, [r3, #4]
 800b0ea:	683a      	ldr	r2, [r7, #0]
 800b0ec:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b0ee:	683b      	ldr	r3, [r7, #0]
 800b0f0:	68fa      	ldr	r2, [r7, #12]
 800b0f2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	683a      	ldr	r2, [r7, #0]
 800b0f8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b0fa:	683b      	ldr	r3, [r7, #0]
 800b0fc:	687a      	ldr	r2, [r7, #4]
 800b0fe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	1c5a      	adds	r2, r3, #1
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	601a      	str	r2, [r3, #0]
}
 800b10a:	bf00      	nop
 800b10c:	3714      	adds	r7, #20
 800b10e:	46bd      	mov	sp, r7
 800b110:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b114:	4770      	bx	lr

0800b116 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b116:	b480      	push	{r7}
 800b118:	b085      	sub	sp, #20
 800b11a:	af00      	add	r7, sp, #0
 800b11c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	691b      	ldr	r3, [r3, #16]
 800b122:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	685b      	ldr	r3, [r3, #4]
 800b128:	687a      	ldr	r2, [r7, #4]
 800b12a:	6892      	ldr	r2, [r2, #8]
 800b12c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	689b      	ldr	r3, [r3, #8]
 800b132:	687a      	ldr	r2, [r7, #4]
 800b134:	6852      	ldr	r2, [r2, #4]
 800b136:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	685b      	ldr	r3, [r3, #4]
 800b13c:	687a      	ldr	r2, [r7, #4]
 800b13e:	429a      	cmp	r2, r3
 800b140:	d103      	bne.n	800b14a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	689a      	ldr	r2, [r3, #8]
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	2200      	movs	r2, #0
 800b14e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	1e5a      	subs	r2, r3, #1
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	681b      	ldr	r3, [r3, #0]
}
 800b15e:	4618      	mov	r0, r3
 800b160:	3714      	adds	r7, #20
 800b162:	46bd      	mov	sp, r7
 800b164:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b168:	4770      	bx	lr
	...

0800b16c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b16c:	b580      	push	{r7, lr}
 800b16e:	b084      	sub	sp, #16
 800b170:	af00      	add	r7, sp, #0
 800b172:	6078      	str	r0, [r7, #4]
 800b174:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d10c      	bne.n	800b19a <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b180:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b184:	b672      	cpsid	i
 800b186:	f383 8811 	msr	BASEPRI, r3
 800b18a:	f3bf 8f6f 	isb	sy
 800b18e:	f3bf 8f4f 	dsb	sy
 800b192:	b662      	cpsie	i
 800b194:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800b196:	bf00      	nop
 800b198:	e7fe      	b.n	800b198 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800b19a:	f001 fef7 	bl	800cf8c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	681a      	ldr	r2, [r3, #0]
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b1a6:	68f9      	ldr	r1, [r7, #12]
 800b1a8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b1aa:	fb01 f303 	mul.w	r3, r1, r3
 800b1ae:	441a      	add	r2, r3
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	2200      	movs	r2, #0
 800b1b8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	681a      	ldr	r2, [r3, #0]
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	681a      	ldr	r2, [r3, #0]
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b1ca:	3b01      	subs	r3, #1
 800b1cc:	68f9      	ldr	r1, [r7, #12]
 800b1ce:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b1d0:	fb01 f303 	mul.w	r3, r1, r3
 800b1d4:	441a      	add	r2, r3
 800b1d6:	68fb      	ldr	r3, [r7, #12]
 800b1d8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	22ff      	movs	r2, #255	; 0xff
 800b1de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	22ff      	movs	r2, #255	; 0xff
 800b1e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b1ea:	683b      	ldr	r3, [r7, #0]
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d114      	bne.n	800b21a <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	691b      	ldr	r3, [r3, #16]
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d01a      	beq.n	800b22e <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	3310      	adds	r3, #16
 800b1fc:	4618      	mov	r0, r3
 800b1fe:	f001 f9ad 	bl	800c55c <xTaskRemoveFromEventList>
 800b202:	4603      	mov	r3, r0
 800b204:	2b00      	cmp	r3, #0
 800b206:	d012      	beq.n	800b22e <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b208:	4b0c      	ldr	r3, [pc, #48]	; (800b23c <xQueueGenericReset+0xd0>)
 800b20a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b20e:	601a      	str	r2, [r3, #0]
 800b210:	f3bf 8f4f 	dsb	sy
 800b214:	f3bf 8f6f 	isb	sy
 800b218:	e009      	b.n	800b22e <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	3310      	adds	r3, #16
 800b21e:	4618      	mov	r0, r3
 800b220:	f7ff feef 	bl	800b002 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	3324      	adds	r3, #36	; 0x24
 800b228:	4618      	mov	r0, r3
 800b22a:	f7ff feea 	bl	800b002 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b22e:	f001 fee1 	bl	800cff4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b232:	2301      	movs	r3, #1
}
 800b234:	4618      	mov	r0, r3
 800b236:	3710      	adds	r7, #16
 800b238:	46bd      	mov	sp, r7
 800b23a:	bd80      	pop	{r7, pc}
 800b23c:	e000ed04 	.word	0xe000ed04

0800b240 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b240:	b580      	push	{r7, lr}
 800b242:	b08e      	sub	sp, #56	; 0x38
 800b244:	af02      	add	r7, sp, #8
 800b246:	60f8      	str	r0, [r7, #12]
 800b248:	60b9      	str	r1, [r7, #8]
 800b24a:	607a      	str	r2, [r7, #4]
 800b24c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	2b00      	cmp	r3, #0
 800b252:	d10c      	bne.n	800b26e <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 800b254:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b258:	b672      	cpsid	i
 800b25a:	f383 8811 	msr	BASEPRI, r3
 800b25e:	f3bf 8f6f 	isb	sy
 800b262:	f3bf 8f4f 	dsb	sy
 800b266:	b662      	cpsie	i
 800b268:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b26a:	bf00      	nop
 800b26c:	e7fe      	b.n	800b26c <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b26e:	683b      	ldr	r3, [r7, #0]
 800b270:	2b00      	cmp	r3, #0
 800b272:	d10c      	bne.n	800b28e <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 800b274:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b278:	b672      	cpsid	i
 800b27a:	f383 8811 	msr	BASEPRI, r3
 800b27e:	f3bf 8f6f 	isb	sy
 800b282:	f3bf 8f4f 	dsb	sy
 800b286:	b662      	cpsie	i
 800b288:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b28a:	bf00      	nop
 800b28c:	e7fe      	b.n	800b28c <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	2b00      	cmp	r3, #0
 800b292:	d002      	beq.n	800b29a <xQueueGenericCreateStatic+0x5a>
 800b294:	68bb      	ldr	r3, [r7, #8]
 800b296:	2b00      	cmp	r3, #0
 800b298:	d001      	beq.n	800b29e <xQueueGenericCreateStatic+0x5e>
 800b29a:	2301      	movs	r3, #1
 800b29c:	e000      	b.n	800b2a0 <xQueueGenericCreateStatic+0x60>
 800b29e:	2300      	movs	r3, #0
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d10c      	bne.n	800b2be <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 800b2a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2a8:	b672      	cpsid	i
 800b2aa:	f383 8811 	msr	BASEPRI, r3
 800b2ae:	f3bf 8f6f 	isb	sy
 800b2b2:	f3bf 8f4f 	dsb	sy
 800b2b6:	b662      	cpsie	i
 800b2b8:	623b      	str	r3, [r7, #32]
}
 800b2ba:	bf00      	nop
 800b2bc:	e7fe      	b.n	800b2bc <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d102      	bne.n	800b2ca <xQueueGenericCreateStatic+0x8a>
 800b2c4:	68bb      	ldr	r3, [r7, #8]
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d101      	bne.n	800b2ce <xQueueGenericCreateStatic+0x8e>
 800b2ca:	2301      	movs	r3, #1
 800b2cc:	e000      	b.n	800b2d0 <xQueueGenericCreateStatic+0x90>
 800b2ce:	2300      	movs	r3, #0
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d10c      	bne.n	800b2ee <xQueueGenericCreateStatic+0xae>
	__asm volatile
 800b2d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2d8:	b672      	cpsid	i
 800b2da:	f383 8811 	msr	BASEPRI, r3
 800b2de:	f3bf 8f6f 	isb	sy
 800b2e2:	f3bf 8f4f 	dsb	sy
 800b2e6:	b662      	cpsie	i
 800b2e8:	61fb      	str	r3, [r7, #28]
}
 800b2ea:	bf00      	nop
 800b2ec:	e7fe      	b.n	800b2ec <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b2ee:	2348      	movs	r3, #72	; 0x48
 800b2f0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b2f2:	697b      	ldr	r3, [r7, #20]
 800b2f4:	2b48      	cmp	r3, #72	; 0x48
 800b2f6:	d00c      	beq.n	800b312 <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 800b2f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2fc:	b672      	cpsid	i
 800b2fe:	f383 8811 	msr	BASEPRI, r3
 800b302:	f3bf 8f6f 	isb	sy
 800b306:	f3bf 8f4f 	dsb	sy
 800b30a:	b662      	cpsie	i
 800b30c:	61bb      	str	r3, [r7, #24]
}
 800b30e:	bf00      	nop
 800b310:	e7fe      	b.n	800b310 <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b312:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b314:	683b      	ldr	r3, [r7, #0]
 800b316:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800b318:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d00d      	beq.n	800b33a <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b31e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b320:	2201      	movs	r2, #1
 800b322:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b326:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b32a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b32c:	9300      	str	r3, [sp, #0]
 800b32e:	4613      	mov	r3, r2
 800b330:	687a      	ldr	r2, [r7, #4]
 800b332:	68b9      	ldr	r1, [r7, #8]
 800b334:	68f8      	ldr	r0, [r7, #12]
 800b336:	f000 f847 	bl	800b3c8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b33a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800b33c:	4618      	mov	r0, r3
 800b33e:	3730      	adds	r7, #48	; 0x30
 800b340:	46bd      	mov	sp, r7
 800b342:	bd80      	pop	{r7, pc}

0800b344 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800b344:	b580      	push	{r7, lr}
 800b346:	b08a      	sub	sp, #40	; 0x28
 800b348:	af02      	add	r7, sp, #8
 800b34a:	60f8      	str	r0, [r7, #12]
 800b34c:	60b9      	str	r1, [r7, #8]
 800b34e:	4613      	mov	r3, r2
 800b350:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	2b00      	cmp	r3, #0
 800b356:	d10c      	bne.n	800b372 <xQueueGenericCreate+0x2e>
	__asm volatile
 800b358:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b35c:	b672      	cpsid	i
 800b35e:	f383 8811 	msr	BASEPRI, r3
 800b362:	f3bf 8f6f 	isb	sy
 800b366:	f3bf 8f4f 	dsb	sy
 800b36a:	b662      	cpsie	i
 800b36c:	613b      	str	r3, [r7, #16]
}
 800b36e:	bf00      	nop
 800b370:	e7fe      	b.n	800b370 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800b372:	68bb      	ldr	r3, [r7, #8]
 800b374:	2b00      	cmp	r3, #0
 800b376:	d102      	bne.n	800b37e <xQueueGenericCreate+0x3a>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800b378:	2300      	movs	r3, #0
 800b37a:	61fb      	str	r3, [r7, #28]
 800b37c:	e004      	b.n	800b388 <xQueueGenericCreate+0x44>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	68ba      	ldr	r2, [r7, #8]
 800b382:	fb02 f303 	mul.w	r3, r2, r3
 800b386:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800b388:	69fb      	ldr	r3, [r7, #28]
 800b38a:	3348      	adds	r3, #72	; 0x48
 800b38c:	4618      	mov	r0, r3
 800b38e:	f001 fee5 	bl	800d15c <pvPortMalloc>
 800b392:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800b394:	69bb      	ldr	r3, [r7, #24]
 800b396:	2b00      	cmp	r3, #0
 800b398:	d011      	beq.n	800b3be <xQueueGenericCreate+0x7a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800b39a:	69bb      	ldr	r3, [r7, #24]
 800b39c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b39e:	697b      	ldr	r3, [r7, #20]
 800b3a0:	3348      	adds	r3, #72	; 0x48
 800b3a2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800b3a4:	69bb      	ldr	r3, [r7, #24]
 800b3a6:	2200      	movs	r2, #0
 800b3a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b3ac:	79fa      	ldrb	r2, [r7, #7]
 800b3ae:	69bb      	ldr	r3, [r7, #24]
 800b3b0:	9300      	str	r3, [sp, #0]
 800b3b2:	4613      	mov	r3, r2
 800b3b4:	697a      	ldr	r2, [r7, #20]
 800b3b6:	68b9      	ldr	r1, [r7, #8]
 800b3b8:	68f8      	ldr	r0, [r7, #12]
 800b3ba:	f000 f805 	bl	800b3c8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b3be:	69bb      	ldr	r3, [r7, #24]
	}
 800b3c0:	4618      	mov	r0, r3
 800b3c2:	3720      	adds	r7, #32
 800b3c4:	46bd      	mov	sp, r7
 800b3c6:	bd80      	pop	{r7, pc}

0800b3c8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b3c8:	b580      	push	{r7, lr}
 800b3ca:	b084      	sub	sp, #16
 800b3cc:	af00      	add	r7, sp, #0
 800b3ce:	60f8      	str	r0, [r7, #12]
 800b3d0:	60b9      	str	r1, [r7, #8]
 800b3d2:	607a      	str	r2, [r7, #4]
 800b3d4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b3d6:	68bb      	ldr	r3, [r7, #8]
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d103      	bne.n	800b3e4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b3dc:	69bb      	ldr	r3, [r7, #24]
 800b3de:	69ba      	ldr	r2, [r7, #24]
 800b3e0:	601a      	str	r2, [r3, #0]
 800b3e2:	e002      	b.n	800b3ea <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b3e4:	69bb      	ldr	r3, [r7, #24]
 800b3e6:	687a      	ldr	r2, [r7, #4]
 800b3e8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b3ea:	69bb      	ldr	r3, [r7, #24]
 800b3ec:	68fa      	ldr	r2, [r7, #12]
 800b3ee:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b3f0:	69bb      	ldr	r3, [r7, #24]
 800b3f2:	68ba      	ldr	r2, [r7, #8]
 800b3f4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b3f6:	2101      	movs	r1, #1
 800b3f8:	69b8      	ldr	r0, [r7, #24]
 800b3fa:	f7ff feb7 	bl	800b16c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b3fe:	bf00      	nop
 800b400:	3710      	adds	r7, #16
 800b402:	46bd      	mov	sp, r7
 800b404:	bd80      	pop	{r7, pc}

0800b406 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800b406:	b580      	push	{r7, lr}
 800b408:	b082      	sub	sp, #8
 800b40a:	af00      	add	r7, sp, #0
 800b40c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	2b00      	cmp	r3, #0
 800b412:	d00e      	beq.n	800b432 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	2200      	movs	r2, #0
 800b418:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	2200      	movs	r2, #0
 800b41e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	2200      	movs	r2, #0
 800b424:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800b426:	2300      	movs	r3, #0
 800b428:	2200      	movs	r2, #0
 800b42a:	2100      	movs	r1, #0
 800b42c:	6878      	ldr	r0, [r7, #4]
 800b42e:	f000 f81d 	bl	800b46c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800b432:	bf00      	nop
 800b434:	3708      	adds	r7, #8
 800b436:	46bd      	mov	sp, r7
 800b438:	bd80      	pop	{r7, pc}

0800b43a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800b43a:	b580      	push	{r7, lr}
 800b43c:	b086      	sub	sp, #24
 800b43e:	af00      	add	r7, sp, #0
 800b440:	4603      	mov	r3, r0
 800b442:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800b444:	2301      	movs	r3, #1
 800b446:	617b      	str	r3, [r7, #20]
 800b448:	2300      	movs	r3, #0
 800b44a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800b44c:	79fb      	ldrb	r3, [r7, #7]
 800b44e:	461a      	mov	r2, r3
 800b450:	6939      	ldr	r1, [r7, #16]
 800b452:	6978      	ldr	r0, [r7, #20]
 800b454:	f7ff ff76 	bl	800b344 <xQueueGenericCreate>
 800b458:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800b45a:	68f8      	ldr	r0, [r7, #12]
 800b45c:	f7ff ffd3 	bl	800b406 <prvInitialiseMutex>

		return xNewQueue;
 800b460:	68fb      	ldr	r3, [r7, #12]
	}
 800b462:	4618      	mov	r0, r3
 800b464:	3718      	adds	r7, #24
 800b466:	46bd      	mov	sp, r7
 800b468:	bd80      	pop	{r7, pc}
	...

0800b46c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b46c:	b580      	push	{r7, lr}
 800b46e:	b08e      	sub	sp, #56	; 0x38
 800b470:	af00      	add	r7, sp, #0
 800b472:	60f8      	str	r0, [r7, #12]
 800b474:	60b9      	str	r1, [r7, #8]
 800b476:	607a      	str	r2, [r7, #4]
 800b478:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b47a:	2300      	movs	r3, #0
 800b47c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b482:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b484:	2b00      	cmp	r3, #0
 800b486:	d10c      	bne.n	800b4a2 <xQueueGenericSend+0x36>
	__asm volatile
 800b488:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b48c:	b672      	cpsid	i
 800b48e:	f383 8811 	msr	BASEPRI, r3
 800b492:	f3bf 8f6f 	isb	sy
 800b496:	f3bf 8f4f 	dsb	sy
 800b49a:	b662      	cpsie	i
 800b49c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b49e:	bf00      	nop
 800b4a0:	e7fe      	b.n	800b4a0 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b4a2:	68bb      	ldr	r3, [r7, #8]
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d103      	bne.n	800b4b0 <xQueueGenericSend+0x44>
 800b4a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d101      	bne.n	800b4b4 <xQueueGenericSend+0x48>
 800b4b0:	2301      	movs	r3, #1
 800b4b2:	e000      	b.n	800b4b6 <xQueueGenericSend+0x4a>
 800b4b4:	2300      	movs	r3, #0
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d10c      	bne.n	800b4d4 <xQueueGenericSend+0x68>
	__asm volatile
 800b4ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4be:	b672      	cpsid	i
 800b4c0:	f383 8811 	msr	BASEPRI, r3
 800b4c4:	f3bf 8f6f 	isb	sy
 800b4c8:	f3bf 8f4f 	dsb	sy
 800b4cc:	b662      	cpsie	i
 800b4ce:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b4d0:	bf00      	nop
 800b4d2:	e7fe      	b.n	800b4d2 <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b4d4:	683b      	ldr	r3, [r7, #0]
 800b4d6:	2b02      	cmp	r3, #2
 800b4d8:	d103      	bne.n	800b4e2 <xQueueGenericSend+0x76>
 800b4da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b4de:	2b01      	cmp	r3, #1
 800b4e0:	d101      	bne.n	800b4e6 <xQueueGenericSend+0x7a>
 800b4e2:	2301      	movs	r3, #1
 800b4e4:	e000      	b.n	800b4e8 <xQueueGenericSend+0x7c>
 800b4e6:	2300      	movs	r3, #0
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d10c      	bne.n	800b506 <xQueueGenericSend+0x9a>
	__asm volatile
 800b4ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4f0:	b672      	cpsid	i
 800b4f2:	f383 8811 	msr	BASEPRI, r3
 800b4f6:	f3bf 8f6f 	isb	sy
 800b4fa:	f3bf 8f4f 	dsb	sy
 800b4fe:	b662      	cpsie	i
 800b500:	623b      	str	r3, [r7, #32]
}
 800b502:	bf00      	nop
 800b504:	e7fe      	b.n	800b504 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b506:	f001 f9f1 	bl	800c8ec <xTaskGetSchedulerState>
 800b50a:	4603      	mov	r3, r0
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d102      	bne.n	800b516 <xQueueGenericSend+0xaa>
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	2b00      	cmp	r3, #0
 800b514:	d101      	bne.n	800b51a <xQueueGenericSend+0xae>
 800b516:	2301      	movs	r3, #1
 800b518:	e000      	b.n	800b51c <xQueueGenericSend+0xb0>
 800b51a:	2300      	movs	r3, #0
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d10c      	bne.n	800b53a <xQueueGenericSend+0xce>
	__asm volatile
 800b520:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b524:	b672      	cpsid	i
 800b526:	f383 8811 	msr	BASEPRI, r3
 800b52a:	f3bf 8f6f 	isb	sy
 800b52e:	f3bf 8f4f 	dsb	sy
 800b532:	b662      	cpsie	i
 800b534:	61fb      	str	r3, [r7, #28]
}
 800b536:	bf00      	nop
 800b538:	e7fe      	b.n	800b538 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b53a:	f001 fd27 	bl	800cf8c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b53e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b540:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b542:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b544:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b546:	429a      	cmp	r2, r3
 800b548:	d302      	bcc.n	800b550 <xQueueGenericSend+0xe4>
 800b54a:	683b      	ldr	r3, [r7, #0]
 800b54c:	2b02      	cmp	r3, #2
 800b54e:	d129      	bne.n	800b5a4 <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b550:	683a      	ldr	r2, [r7, #0]
 800b552:	68b9      	ldr	r1, [r7, #8]
 800b554:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b556:	f000 f9bb 	bl	800b8d0 <prvCopyDataToQueue>
 800b55a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b55c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b55e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b560:	2b00      	cmp	r3, #0
 800b562:	d010      	beq.n	800b586 <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b564:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b566:	3324      	adds	r3, #36	; 0x24
 800b568:	4618      	mov	r0, r3
 800b56a:	f000 fff7 	bl	800c55c <xTaskRemoveFromEventList>
 800b56e:	4603      	mov	r3, r0
 800b570:	2b00      	cmp	r3, #0
 800b572:	d013      	beq.n	800b59c <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b574:	4b3f      	ldr	r3, [pc, #252]	; (800b674 <xQueueGenericSend+0x208>)
 800b576:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b57a:	601a      	str	r2, [r3, #0]
 800b57c:	f3bf 8f4f 	dsb	sy
 800b580:	f3bf 8f6f 	isb	sy
 800b584:	e00a      	b.n	800b59c <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b586:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d007      	beq.n	800b59c <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b58c:	4b39      	ldr	r3, [pc, #228]	; (800b674 <xQueueGenericSend+0x208>)
 800b58e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b592:	601a      	str	r2, [r3, #0]
 800b594:	f3bf 8f4f 	dsb	sy
 800b598:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b59c:	f001 fd2a 	bl	800cff4 <vPortExitCritical>
				return pdPASS;
 800b5a0:	2301      	movs	r3, #1
 800b5a2:	e063      	b.n	800b66c <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d103      	bne.n	800b5b2 <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b5aa:	f001 fd23 	bl	800cff4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b5ae:	2300      	movs	r3, #0
 800b5b0:	e05c      	b.n	800b66c <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b5b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d106      	bne.n	800b5c6 <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b5b8:	f107 0314 	add.w	r3, r7, #20
 800b5bc:	4618      	mov	r0, r3
 800b5be:	f001 f831 	bl	800c624 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b5c2:	2301      	movs	r3, #1
 800b5c4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b5c6:	f001 fd15 	bl	800cff4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b5ca:	f000 fdd7 	bl	800c17c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b5ce:	f001 fcdd 	bl	800cf8c <vPortEnterCritical>
 800b5d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5d4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b5d8:	b25b      	sxtb	r3, r3
 800b5da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5de:	d103      	bne.n	800b5e8 <xQueueGenericSend+0x17c>
 800b5e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5e2:	2200      	movs	r2, #0
 800b5e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b5e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5ea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b5ee:	b25b      	sxtb	r3, r3
 800b5f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5f4:	d103      	bne.n	800b5fe <xQueueGenericSend+0x192>
 800b5f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5f8:	2200      	movs	r2, #0
 800b5fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b5fe:	f001 fcf9 	bl	800cff4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b602:	1d3a      	adds	r2, r7, #4
 800b604:	f107 0314 	add.w	r3, r7, #20
 800b608:	4611      	mov	r1, r2
 800b60a:	4618      	mov	r0, r3
 800b60c:	f001 f820 	bl	800c650 <xTaskCheckForTimeOut>
 800b610:	4603      	mov	r3, r0
 800b612:	2b00      	cmp	r3, #0
 800b614:	d124      	bne.n	800b660 <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b616:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b618:	f000 fa2c 	bl	800ba74 <prvIsQueueFull>
 800b61c:	4603      	mov	r3, r0
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d018      	beq.n	800b654 <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b622:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b624:	3310      	adds	r3, #16
 800b626:	687a      	ldr	r2, [r7, #4]
 800b628:	4611      	mov	r1, r2
 800b62a:	4618      	mov	r0, r3
 800b62c:	f000 ff70 	bl	800c510 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b630:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b632:	f000 f9b7 	bl	800b9a4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b636:	f000 fdaf 	bl	800c198 <xTaskResumeAll>
 800b63a:	4603      	mov	r3, r0
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	f47f af7c 	bne.w	800b53a <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 800b642:	4b0c      	ldr	r3, [pc, #48]	; (800b674 <xQueueGenericSend+0x208>)
 800b644:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b648:	601a      	str	r2, [r3, #0]
 800b64a:	f3bf 8f4f 	dsb	sy
 800b64e:	f3bf 8f6f 	isb	sy
 800b652:	e772      	b.n	800b53a <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b654:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b656:	f000 f9a5 	bl	800b9a4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b65a:	f000 fd9d 	bl	800c198 <xTaskResumeAll>
 800b65e:	e76c      	b.n	800b53a <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b660:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b662:	f000 f99f 	bl	800b9a4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b666:	f000 fd97 	bl	800c198 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b66a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b66c:	4618      	mov	r0, r3
 800b66e:	3738      	adds	r7, #56	; 0x38
 800b670:	46bd      	mov	sp, r7
 800b672:	bd80      	pop	{r7, pc}
 800b674:	e000ed04 	.word	0xe000ed04

0800b678 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800b678:	b580      	push	{r7, lr}
 800b67a:	b08e      	sub	sp, #56	; 0x38
 800b67c:	af00      	add	r7, sp, #0
 800b67e:	6078      	str	r0, [r7, #4]
 800b680:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800b682:	2300      	movs	r3, #0
 800b684:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800b68a:	2300      	movs	r3, #0
 800b68c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b68e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b690:	2b00      	cmp	r3, #0
 800b692:	d10c      	bne.n	800b6ae <xQueueSemaphoreTake+0x36>
	__asm volatile
 800b694:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b698:	b672      	cpsid	i
 800b69a:	f383 8811 	msr	BASEPRI, r3
 800b69e:	f3bf 8f6f 	isb	sy
 800b6a2:	f3bf 8f4f 	dsb	sy
 800b6a6:	b662      	cpsie	i
 800b6a8:	623b      	str	r3, [r7, #32]
}
 800b6aa:	bf00      	nop
 800b6ac:	e7fe      	b.n	800b6ac <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800b6ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d00c      	beq.n	800b6d0 <xQueueSemaphoreTake+0x58>
	__asm volatile
 800b6b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6ba:	b672      	cpsid	i
 800b6bc:	f383 8811 	msr	BASEPRI, r3
 800b6c0:	f3bf 8f6f 	isb	sy
 800b6c4:	f3bf 8f4f 	dsb	sy
 800b6c8:	b662      	cpsie	i
 800b6ca:	61fb      	str	r3, [r7, #28]
}
 800b6cc:	bf00      	nop
 800b6ce:	e7fe      	b.n	800b6ce <xQueueSemaphoreTake+0x56>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b6d0:	f001 f90c 	bl	800c8ec <xTaskGetSchedulerState>
 800b6d4:	4603      	mov	r3, r0
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d102      	bne.n	800b6e0 <xQueueSemaphoreTake+0x68>
 800b6da:	683b      	ldr	r3, [r7, #0]
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d101      	bne.n	800b6e4 <xQueueSemaphoreTake+0x6c>
 800b6e0:	2301      	movs	r3, #1
 800b6e2:	e000      	b.n	800b6e6 <xQueueSemaphoreTake+0x6e>
 800b6e4:	2300      	movs	r3, #0
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d10c      	bne.n	800b704 <xQueueSemaphoreTake+0x8c>
	__asm volatile
 800b6ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6ee:	b672      	cpsid	i
 800b6f0:	f383 8811 	msr	BASEPRI, r3
 800b6f4:	f3bf 8f6f 	isb	sy
 800b6f8:	f3bf 8f4f 	dsb	sy
 800b6fc:	b662      	cpsie	i
 800b6fe:	61bb      	str	r3, [r7, #24]
}
 800b700:	bf00      	nop
 800b702:	e7fe      	b.n	800b702 <xQueueSemaphoreTake+0x8a>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b704:	f001 fc42 	bl	800cf8c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800b708:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b70a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b70c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800b70e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b710:	2b00      	cmp	r3, #0
 800b712:	d024      	beq.n	800b75e <xQueueSemaphoreTake+0xe6>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800b714:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b716:	1e5a      	subs	r2, r3, #1
 800b718:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b71a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b71c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	2b00      	cmp	r3, #0
 800b722:	d104      	bne.n	800b72e <xQueueSemaphoreTake+0xb6>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800b724:	f001 faa8 	bl	800cc78 <pvTaskIncrementMutexHeldCount>
 800b728:	4602      	mov	r2, r0
 800b72a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b72c:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b72e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b730:	691b      	ldr	r3, [r3, #16]
 800b732:	2b00      	cmp	r3, #0
 800b734:	d00f      	beq.n	800b756 <xQueueSemaphoreTake+0xde>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b736:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b738:	3310      	adds	r3, #16
 800b73a:	4618      	mov	r0, r3
 800b73c:	f000 ff0e 	bl	800c55c <xTaskRemoveFromEventList>
 800b740:	4603      	mov	r3, r0
 800b742:	2b00      	cmp	r3, #0
 800b744:	d007      	beq.n	800b756 <xQueueSemaphoreTake+0xde>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b746:	4b55      	ldr	r3, [pc, #340]	; (800b89c <xQueueSemaphoreTake+0x224>)
 800b748:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b74c:	601a      	str	r2, [r3, #0]
 800b74e:	f3bf 8f4f 	dsb	sy
 800b752:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b756:	f001 fc4d 	bl	800cff4 <vPortExitCritical>
				return pdPASS;
 800b75a:	2301      	movs	r3, #1
 800b75c:	e099      	b.n	800b892 <xQueueSemaphoreTake+0x21a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b75e:	683b      	ldr	r3, [r7, #0]
 800b760:	2b00      	cmp	r3, #0
 800b762:	d113      	bne.n	800b78c <xQueueSemaphoreTake+0x114>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800b764:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b766:	2b00      	cmp	r3, #0
 800b768:	d00c      	beq.n	800b784 <xQueueSemaphoreTake+0x10c>
	__asm volatile
 800b76a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b76e:	b672      	cpsid	i
 800b770:	f383 8811 	msr	BASEPRI, r3
 800b774:	f3bf 8f6f 	isb	sy
 800b778:	f3bf 8f4f 	dsb	sy
 800b77c:	b662      	cpsie	i
 800b77e:	617b      	str	r3, [r7, #20]
}
 800b780:	bf00      	nop
 800b782:	e7fe      	b.n	800b782 <xQueueSemaphoreTake+0x10a>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800b784:	f001 fc36 	bl	800cff4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b788:	2300      	movs	r3, #0
 800b78a:	e082      	b.n	800b892 <xQueueSemaphoreTake+0x21a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b78c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d106      	bne.n	800b7a0 <xQueueSemaphoreTake+0x128>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b792:	f107 030c 	add.w	r3, r7, #12
 800b796:	4618      	mov	r0, r3
 800b798:	f000 ff44 	bl	800c624 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b79c:	2301      	movs	r3, #1
 800b79e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b7a0:	f001 fc28 	bl	800cff4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b7a4:	f000 fcea 	bl	800c17c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b7a8:	f001 fbf0 	bl	800cf8c <vPortEnterCritical>
 800b7ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7ae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b7b2:	b25b      	sxtb	r3, r3
 800b7b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7b8:	d103      	bne.n	800b7c2 <xQueueSemaphoreTake+0x14a>
 800b7ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7bc:	2200      	movs	r2, #0
 800b7be:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b7c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7c4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b7c8:	b25b      	sxtb	r3, r3
 800b7ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7ce:	d103      	bne.n	800b7d8 <xQueueSemaphoreTake+0x160>
 800b7d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7d2:	2200      	movs	r2, #0
 800b7d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b7d8:	f001 fc0c 	bl	800cff4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b7dc:	463a      	mov	r2, r7
 800b7de:	f107 030c 	add.w	r3, r7, #12
 800b7e2:	4611      	mov	r1, r2
 800b7e4:	4618      	mov	r0, r3
 800b7e6:	f000 ff33 	bl	800c650 <xTaskCheckForTimeOut>
 800b7ea:	4603      	mov	r3, r0
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	d132      	bne.n	800b856 <xQueueSemaphoreTake+0x1de>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b7f0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b7f2:	f000 f929 	bl	800ba48 <prvIsQueueEmpty>
 800b7f6:	4603      	mov	r3, r0
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d026      	beq.n	800b84a <xQueueSemaphoreTake+0x1d2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b7fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	2b00      	cmp	r3, #0
 800b802:	d109      	bne.n	800b818 <xQueueSemaphoreTake+0x1a0>
					{
						taskENTER_CRITICAL();
 800b804:	f001 fbc2 	bl	800cf8c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b808:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b80a:	689b      	ldr	r3, [r3, #8]
 800b80c:	4618      	mov	r0, r3
 800b80e:	f001 f88b 	bl	800c928 <xTaskPriorityInherit>
 800b812:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800b814:	f001 fbee 	bl	800cff4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b818:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b81a:	3324      	adds	r3, #36	; 0x24
 800b81c:	683a      	ldr	r2, [r7, #0]
 800b81e:	4611      	mov	r1, r2
 800b820:	4618      	mov	r0, r3
 800b822:	f000 fe75 	bl	800c510 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b826:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b828:	f000 f8bc 	bl	800b9a4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b82c:	f000 fcb4 	bl	800c198 <xTaskResumeAll>
 800b830:	4603      	mov	r3, r0
 800b832:	2b00      	cmp	r3, #0
 800b834:	f47f af66 	bne.w	800b704 <xQueueSemaphoreTake+0x8c>
				{
					portYIELD_WITHIN_API();
 800b838:	4b18      	ldr	r3, [pc, #96]	; (800b89c <xQueueSemaphoreTake+0x224>)
 800b83a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b83e:	601a      	str	r2, [r3, #0]
 800b840:	f3bf 8f4f 	dsb	sy
 800b844:	f3bf 8f6f 	isb	sy
 800b848:	e75c      	b.n	800b704 <xQueueSemaphoreTake+0x8c>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800b84a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b84c:	f000 f8aa 	bl	800b9a4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b850:	f000 fca2 	bl	800c198 <xTaskResumeAll>
 800b854:	e756      	b.n	800b704 <xQueueSemaphoreTake+0x8c>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800b856:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b858:	f000 f8a4 	bl	800b9a4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b85c:	f000 fc9c 	bl	800c198 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b860:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b862:	f000 f8f1 	bl	800ba48 <prvIsQueueEmpty>
 800b866:	4603      	mov	r3, r0
 800b868:	2b00      	cmp	r3, #0
 800b86a:	f43f af4b 	beq.w	800b704 <xQueueSemaphoreTake+0x8c>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800b86e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b870:	2b00      	cmp	r3, #0
 800b872:	d00d      	beq.n	800b890 <xQueueSemaphoreTake+0x218>
					{
						taskENTER_CRITICAL();
 800b874:	f001 fb8a 	bl	800cf8c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800b878:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800b87a:	f000 f811 	bl	800b8a0 <prvGetDisinheritPriorityAfterTimeout>
 800b87e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800b880:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b882:	689b      	ldr	r3, [r3, #8]
 800b884:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b886:	4618      	mov	r0, r3
 800b888:	f001 f958 	bl	800cb3c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800b88c:	f001 fbb2 	bl	800cff4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b890:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b892:	4618      	mov	r0, r3
 800b894:	3738      	adds	r7, #56	; 0x38
 800b896:	46bd      	mov	sp, r7
 800b898:	bd80      	pop	{r7, pc}
 800b89a:	bf00      	nop
 800b89c:	e000ed04 	.word	0xe000ed04

0800b8a0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800b8a0:	b480      	push	{r7}
 800b8a2:	b085      	sub	sp, #20
 800b8a4:	af00      	add	r7, sp, #0
 800b8a6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	d006      	beq.n	800b8be <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	f1c3 0307 	rsb	r3, r3, #7
 800b8ba:	60fb      	str	r3, [r7, #12]
 800b8bc:	e001      	b.n	800b8c2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800b8be:	2300      	movs	r3, #0
 800b8c0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800b8c2:	68fb      	ldr	r3, [r7, #12]
	}
 800b8c4:	4618      	mov	r0, r3
 800b8c6:	3714      	adds	r7, #20
 800b8c8:	46bd      	mov	sp, r7
 800b8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ce:	4770      	bx	lr

0800b8d0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b8d0:	b580      	push	{r7, lr}
 800b8d2:	b086      	sub	sp, #24
 800b8d4:	af00      	add	r7, sp, #0
 800b8d6:	60f8      	str	r0, [r7, #12]
 800b8d8:	60b9      	str	r1, [r7, #8]
 800b8da:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b8dc:	2300      	movs	r3, #0
 800b8de:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8e4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d10d      	bne.n	800b90a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b8ee:	68fb      	ldr	r3, [r7, #12]
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d14d      	bne.n	800b992 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	689b      	ldr	r3, [r3, #8]
 800b8fa:	4618      	mov	r0, r3
 800b8fc:	f001 f894 	bl	800ca28 <xTaskPriorityDisinherit>
 800b900:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	2200      	movs	r2, #0
 800b906:	609a      	str	r2, [r3, #8]
 800b908:	e043      	b.n	800b992 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	d119      	bne.n	800b944 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	6858      	ldr	r0, [r3, #4]
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b918:	461a      	mov	r2, r3
 800b91a:	68b9      	ldr	r1, [r7, #8]
 800b91c:	f001 fe28 	bl	800d570 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	685a      	ldr	r2, [r3, #4]
 800b924:	68fb      	ldr	r3, [r7, #12]
 800b926:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b928:	441a      	add	r2, r3
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	685a      	ldr	r2, [r3, #4]
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	689b      	ldr	r3, [r3, #8]
 800b936:	429a      	cmp	r2, r3
 800b938:	d32b      	bcc.n	800b992 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	681a      	ldr	r2, [r3, #0]
 800b93e:	68fb      	ldr	r3, [r7, #12]
 800b940:	605a      	str	r2, [r3, #4]
 800b942:	e026      	b.n	800b992 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b944:	68fb      	ldr	r3, [r7, #12]
 800b946:	68d8      	ldr	r0, [r3, #12]
 800b948:	68fb      	ldr	r3, [r7, #12]
 800b94a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b94c:	461a      	mov	r2, r3
 800b94e:	68b9      	ldr	r1, [r7, #8]
 800b950:	f001 fe0e 	bl	800d570 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	68da      	ldr	r2, [r3, #12]
 800b958:	68fb      	ldr	r3, [r7, #12]
 800b95a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b95c:	425b      	negs	r3, r3
 800b95e:	441a      	add	r2, r3
 800b960:	68fb      	ldr	r3, [r7, #12]
 800b962:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	68da      	ldr	r2, [r3, #12]
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	429a      	cmp	r2, r3
 800b96e:	d207      	bcs.n	800b980 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	689a      	ldr	r2, [r3, #8]
 800b974:	68fb      	ldr	r3, [r7, #12]
 800b976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b978:	425b      	negs	r3, r3
 800b97a:	441a      	add	r2, r3
 800b97c:	68fb      	ldr	r3, [r7, #12]
 800b97e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	2b02      	cmp	r3, #2
 800b984:	d105      	bne.n	800b992 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b986:	693b      	ldr	r3, [r7, #16]
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d002      	beq.n	800b992 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b98c:	693b      	ldr	r3, [r7, #16]
 800b98e:	3b01      	subs	r3, #1
 800b990:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b992:	693b      	ldr	r3, [r7, #16]
 800b994:	1c5a      	adds	r2, r3, #1
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800b99a:	697b      	ldr	r3, [r7, #20]
}
 800b99c:	4618      	mov	r0, r3
 800b99e:	3718      	adds	r7, #24
 800b9a0:	46bd      	mov	sp, r7
 800b9a2:	bd80      	pop	{r7, pc}

0800b9a4 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b9a4:	b580      	push	{r7, lr}
 800b9a6:	b084      	sub	sp, #16
 800b9a8:	af00      	add	r7, sp, #0
 800b9aa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b9ac:	f001 faee 	bl	800cf8c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b9b6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b9b8:	e011      	b.n	800b9de <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d012      	beq.n	800b9e8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	3324      	adds	r3, #36	; 0x24
 800b9c6:	4618      	mov	r0, r3
 800b9c8:	f000 fdc8 	bl	800c55c <xTaskRemoveFromEventList>
 800b9cc:	4603      	mov	r3, r0
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d001      	beq.n	800b9d6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b9d2:	f000 fea3 	bl	800c71c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b9d6:	7bfb      	ldrb	r3, [r7, #15]
 800b9d8:	3b01      	subs	r3, #1
 800b9da:	b2db      	uxtb	r3, r3
 800b9dc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b9de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	dce9      	bgt.n	800b9ba <prvUnlockQueue+0x16>
 800b9e6:	e000      	b.n	800b9ea <prvUnlockQueue+0x46>
					break;
 800b9e8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	22ff      	movs	r2, #255	; 0xff
 800b9ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800b9f2:	f001 faff 	bl	800cff4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b9f6:	f001 fac9 	bl	800cf8c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ba00:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ba02:	e011      	b.n	800ba28 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	691b      	ldr	r3, [r3, #16]
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d012      	beq.n	800ba32 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	3310      	adds	r3, #16
 800ba10:	4618      	mov	r0, r3
 800ba12:	f000 fda3 	bl	800c55c <xTaskRemoveFromEventList>
 800ba16:	4603      	mov	r3, r0
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d001      	beq.n	800ba20 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800ba1c:	f000 fe7e 	bl	800c71c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800ba20:	7bbb      	ldrb	r3, [r7, #14]
 800ba22:	3b01      	subs	r3, #1
 800ba24:	b2db      	uxtb	r3, r3
 800ba26:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ba28:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	dce9      	bgt.n	800ba04 <prvUnlockQueue+0x60>
 800ba30:	e000      	b.n	800ba34 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800ba32:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	22ff      	movs	r2, #255	; 0xff
 800ba38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800ba3c:	f001 fada 	bl	800cff4 <vPortExitCritical>
}
 800ba40:	bf00      	nop
 800ba42:	3710      	adds	r7, #16
 800ba44:	46bd      	mov	sp, r7
 800ba46:	bd80      	pop	{r7, pc}

0800ba48 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800ba48:	b580      	push	{r7, lr}
 800ba4a:	b084      	sub	sp, #16
 800ba4c:	af00      	add	r7, sp, #0
 800ba4e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ba50:	f001 fa9c 	bl	800cf8c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d102      	bne.n	800ba62 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800ba5c:	2301      	movs	r3, #1
 800ba5e:	60fb      	str	r3, [r7, #12]
 800ba60:	e001      	b.n	800ba66 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800ba62:	2300      	movs	r3, #0
 800ba64:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ba66:	f001 fac5 	bl	800cff4 <vPortExitCritical>

	return xReturn;
 800ba6a:	68fb      	ldr	r3, [r7, #12]
}
 800ba6c:	4618      	mov	r0, r3
 800ba6e:	3710      	adds	r7, #16
 800ba70:	46bd      	mov	sp, r7
 800ba72:	bd80      	pop	{r7, pc}

0800ba74 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800ba74:	b580      	push	{r7, lr}
 800ba76:	b084      	sub	sp, #16
 800ba78:	af00      	add	r7, sp, #0
 800ba7a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ba7c:	f001 fa86 	bl	800cf8c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ba88:	429a      	cmp	r2, r3
 800ba8a:	d102      	bne.n	800ba92 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800ba8c:	2301      	movs	r3, #1
 800ba8e:	60fb      	str	r3, [r7, #12]
 800ba90:	e001      	b.n	800ba96 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800ba92:	2300      	movs	r3, #0
 800ba94:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ba96:	f001 faad 	bl	800cff4 <vPortExitCritical>

	return xReturn;
 800ba9a:	68fb      	ldr	r3, [r7, #12]
}
 800ba9c:	4618      	mov	r0, r3
 800ba9e:	3710      	adds	r7, #16
 800baa0:	46bd      	mov	sp, r7
 800baa2:	bd80      	pop	{r7, pc}

0800baa4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800baa4:	b580      	push	{r7, lr}
 800baa6:	b08e      	sub	sp, #56	; 0x38
 800baa8:	af04      	add	r7, sp, #16
 800baaa:	60f8      	str	r0, [r7, #12]
 800baac:	60b9      	str	r1, [r7, #8]
 800baae:	607a      	str	r2, [r7, #4]
 800bab0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800bab2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d10c      	bne.n	800bad2 <xTaskCreateStatic+0x2e>
	__asm volatile
 800bab8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800babc:	b672      	cpsid	i
 800babe:	f383 8811 	msr	BASEPRI, r3
 800bac2:	f3bf 8f6f 	isb	sy
 800bac6:	f3bf 8f4f 	dsb	sy
 800baca:	b662      	cpsie	i
 800bacc:	623b      	str	r3, [r7, #32]
}
 800bace:	bf00      	nop
 800bad0:	e7fe      	b.n	800bad0 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800bad2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d10c      	bne.n	800baf2 <xTaskCreateStatic+0x4e>
	__asm volatile
 800bad8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800badc:	b672      	cpsid	i
 800bade:	f383 8811 	msr	BASEPRI, r3
 800bae2:	f3bf 8f6f 	isb	sy
 800bae6:	f3bf 8f4f 	dsb	sy
 800baea:	b662      	cpsie	i
 800baec:	61fb      	str	r3, [r7, #28]
}
 800baee:	bf00      	nop
 800baf0:	e7fe      	b.n	800baf0 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800baf2:	23b4      	movs	r3, #180	; 0xb4
 800baf4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800baf6:	693b      	ldr	r3, [r7, #16]
 800baf8:	2bb4      	cmp	r3, #180	; 0xb4
 800bafa:	d00c      	beq.n	800bb16 <xTaskCreateStatic+0x72>
	__asm volatile
 800bafc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb00:	b672      	cpsid	i
 800bb02:	f383 8811 	msr	BASEPRI, r3
 800bb06:	f3bf 8f6f 	isb	sy
 800bb0a:	f3bf 8f4f 	dsb	sy
 800bb0e:	b662      	cpsie	i
 800bb10:	61bb      	str	r3, [r7, #24]
}
 800bb12:	bf00      	nop
 800bb14:	e7fe      	b.n	800bb14 <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800bb16:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800bb18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d01e      	beq.n	800bb5c <xTaskCreateStatic+0xb8>
 800bb1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d01b      	beq.n	800bb5c <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bb24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb26:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800bb28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb2a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800bb2c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800bb2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb30:	2202      	movs	r2, #2
 800bb32:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800bb36:	2300      	movs	r3, #0
 800bb38:	9303      	str	r3, [sp, #12]
 800bb3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb3c:	9302      	str	r3, [sp, #8]
 800bb3e:	f107 0314 	add.w	r3, r7, #20
 800bb42:	9301      	str	r3, [sp, #4]
 800bb44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb46:	9300      	str	r3, [sp, #0]
 800bb48:	683b      	ldr	r3, [r7, #0]
 800bb4a:	687a      	ldr	r2, [r7, #4]
 800bb4c:	68b9      	ldr	r1, [r7, #8]
 800bb4e:	68f8      	ldr	r0, [r7, #12]
 800bb50:	f000 f850 	bl	800bbf4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bb54:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bb56:	f000 f8ed 	bl	800bd34 <prvAddNewTaskToReadyList>
 800bb5a:	e001      	b.n	800bb60 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 800bb5c:	2300      	movs	r3, #0
 800bb5e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800bb60:	697b      	ldr	r3, [r7, #20]
	}
 800bb62:	4618      	mov	r0, r3
 800bb64:	3728      	adds	r7, #40	; 0x28
 800bb66:	46bd      	mov	sp, r7
 800bb68:	bd80      	pop	{r7, pc}

0800bb6a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800bb6a:	b580      	push	{r7, lr}
 800bb6c:	b08c      	sub	sp, #48	; 0x30
 800bb6e:	af04      	add	r7, sp, #16
 800bb70:	60f8      	str	r0, [r7, #12]
 800bb72:	60b9      	str	r1, [r7, #8]
 800bb74:	603b      	str	r3, [r7, #0]
 800bb76:	4613      	mov	r3, r2
 800bb78:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800bb7a:	88fb      	ldrh	r3, [r7, #6]
 800bb7c:	009b      	lsls	r3, r3, #2
 800bb7e:	4618      	mov	r0, r3
 800bb80:	f001 faec 	bl	800d15c <pvPortMalloc>
 800bb84:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800bb86:	697b      	ldr	r3, [r7, #20]
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d00e      	beq.n	800bbaa <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800bb8c:	20b4      	movs	r0, #180	; 0xb4
 800bb8e:	f001 fae5 	bl	800d15c <pvPortMalloc>
 800bb92:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800bb94:	69fb      	ldr	r3, [r7, #28]
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d003      	beq.n	800bba2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800bb9a:	69fb      	ldr	r3, [r7, #28]
 800bb9c:	697a      	ldr	r2, [r7, #20]
 800bb9e:	631a      	str	r2, [r3, #48]	; 0x30
 800bba0:	e005      	b.n	800bbae <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800bba2:	6978      	ldr	r0, [r7, #20]
 800bba4:	f001 fba4 	bl	800d2f0 <vPortFree>
 800bba8:	e001      	b.n	800bbae <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800bbaa:	2300      	movs	r3, #0
 800bbac:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800bbae:	69fb      	ldr	r3, [r7, #28]
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d017      	beq.n	800bbe4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800bbb4:	69fb      	ldr	r3, [r7, #28]
 800bbb6:	2200      	movs	r2, #0
 800bbb8:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800bbbc:	88fa      	ldrh	r2, [r7, #6]
 800bbbe:	2300      	movs	r3, #0
 800bbc0:	9303      	str	r3, [sp, #12]
 800bbc2:	69fb      	ldr	r3, [r7, #28]
 800bbc4:	9302      	str	r3, [sp, #8]
 800bbc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bbc8:	9301      	str	r3, [sp, #4]
 800bbca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bbcc:	9300      	str	r3, [sp, #0]
 800bbce:	683b      	ldr	r3, [r7, #0]
 800bbd0:	68b9      	ldr	r1, [r7, #8]
 800bbd2:	68f8      	ldr	r0, [r7, #12]
 800bbd4:	f000 f80e 	bl	800bbf4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bbd8:	69f8      	ldr	r0, [r7, #28]
 800bbda:	f000 f8ab 	bl	800bd34 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800bbde:	2301      	movs	r3, #1
 800bbe0:	61bb      	str	r3, [r7, #24]
 800bbe2:	e002      	b.n	800bbea <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800bbe4:	f04f 33ff 	mov.w	r3, #4294967295
 800bbe8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800bbea:	69bb      	ldr	r3, [r7, #24]
	}
 800bbec:	4618      	mov	r0, r3
 800bbee:	3720      	adds	r7, #32
 800bbf0:	46bd      	mov	sp, r7
 800bbf2:	bd80      	pop	{r7, pc}

0800bbf4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800bbf4:	b580      	push	{r7, lr}
 800bbf6:	b088      	sub	sp, #32
 800bbf8:	af00      	add	r7, sp, #0
 800bbfa:	60f8      	str	r0, [r7, #12]
 800bbfc:	60b9      	str	r1, [r7, #8]
 800bbfe:	607a      	str	r2, [r7, #4]
 800bc00:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800bc02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bc06:	6879      	ldr	r1, [r7, #4]
 800bc08:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800bc0c:	440b      	add	r3, r1
 800bc0e:	009b      	lsls	r3, r3, #2
 800bc10:	4413      	add	r3, r2
 800bc12:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800bc14:	69bb      	ldr	r3, [r7, #24]
 800bc16:	f023 0307 	bic.w	r3, r3, #7
 800bc1a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800bc1c:	69bb      	ldr	r3, [r7, #24]
 800bc1e:	f003 0307 	and.w	r3, r3, #7
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	d00c      	beq.n	800bc40 <prvInitialiseNewTask+0x4c>
	__asm volatile
 800bc26:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc2a:	b672      	cpsid	i
 800bc2c:	f383 8811 	msr	BASEPRI, r3
 800bc30:	f3bf 8f6f 	isb	sy
 800bc34:	f3bf 8f4f 	dsb	sy
 800bc38:	b662      	cpsie	i
 800bc3a:	617b      	str	r3, [r7, #20]
}
 800bc3c:	bf00      	nop
 800bc3e:	e7fe      	b.n	800bc3e <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800bc40:	68bb      	ldr	r3, [r7, #8]
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d01f      	beq.n	800bc86 <prvInitialiseNewTask+0x92>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bc46:	2300      	movs	r3, #0
 800bc48:	61fb      	str	r3, [r7, #28]
 800bc4a:	e012      	b.n	800bc72 <prvInitialiseNewTask+0x7e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800bc4c:	68ba      	ldr	r2, [r7, #8]
 800bc4e:	69fb      	ldr	r3, [r7, #28]
 800bc50:	4413      	add	r3, r2
 800bc52:	7819      	ldrb	r1, [r3, #0]
 800bc54:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bc56:	69fb      	ldr	r3, [r7, #28]
 800bc58:	4413      	add	r3, r2
 800bc5a:	3334      	adds	r3, #52	; 0x34
 800bc5c:	460a      	mov	r2, r1
 800bc5e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800bc60:	68ba      	ldr	r2, [r7, #8]
 800bc62:	69fb      	ldr	r3, [r7, #28]
 800bc64:	4413      	add	r3, r2
 800bc66:	781b      	ldrb	r3, [r3, #0]
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d006      	beq.n	800bc7a <prvInitialiseNewTask+0x86>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bc6c:	69fb      	ldr	r3, [r7, #28]
 800bc6e:	3301      	adds	r3, #1
 800bc70:	61fb      	str	r3, [r7, #28]
 800bc72:	69fb      	ldr	r3, [r7, #28]
 800bc74:	2b0f      	cmp	r3, #15
 800bc76:	d9e9      	bls.n	800bc4c <prvInitialiseNewTask+0x58>
 800bc78:	e000      	b.n	800bc7c <prvInitialiseNewTask+0x88>
			{
				break;
 800bc7a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800bc7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc7e:	2200      	movs	r2, #0
 800bc80:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800bc84:	e003      	b.n	800bc8e <prvInitialiseNewTask+0x9a>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800bc86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc88:	2200      	movs	r2, #0
 800bc8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800bc8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc90:	2b06      	cmp	r3, #6
 800bc92:	d901      	bls.n	800bc98 <prvInitialiseNewTask+0xa4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800bc94:	2306      	movs	r3, #6
 800bc96:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800bc98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc9a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bc9c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800bc9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bca0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bca2:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800bca4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bca6:	2200      	movs	r2, #0
 800bca8:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800bcaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcac:	3304      	adds	r3, #4
 800bcae:	4618      	mov	r0, r3
 800bcb0:	f7ff f9c7 	bl	800b042 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800bcb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcb6:	3318      	adds	r3, #24
 800bcb8:	4618      	mov	r0, r3
 800bcba:	f7ff f9c2 	bl	800b042 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800bcbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcc0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bcc2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bcc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcc6:	f1c3 0207 	rsb	r2, r3, #7
 800bcca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bccc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800bcce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcd0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bcd2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800bcd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcd6:	2200      	movs	r2, #0
 800bcd8:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800bcdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcde:	2200      	movs	r2, #0
 800bce0:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800bce4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bce6:	334c      	adds	r3, #76	; 0x4c
 800bce8:	2260      	movs	r2, #96	; 0x60
 800bcea:	2100      	movs	r1, #0
 800bcec:	4618      	mov	r0, r3
 800bcee:	f001 fc4d 	bl	800d58c <memset>
 800bcf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcf4:	4a0c      	ldr	r2, [pc, #48]	; (800bd28 <prvInitialiseNewTask+0x134>)
 800bcf6:	651a      	str	r2, [r3, #80]	; 0x50
 800bcf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcfa:	4a0c      	ldr	r2, [pc, #48]	; (800bd2c <prvInitialiseNewTask+0x138>)
 800bcfc:	655a      	str	r2, [r3, #84]	; 0x54
 800bcfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd00:	4a0b      	ldr	r2, [pc, #44]	; (800bd30 <prvInitialiseNewTask+0x13c>)
 800bd02:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800bd04:	683a      	ldr	r2, [r7, #0]
 800bd06:	68f9      	ldr	r1, [r7, #12]
 800bd08:	69b8      	ldr	r0, [r7, #24]
 800bd0a:	f001 f82f 	bl	800cd6c <pxPortInitialiseStack>
 800bd0e:	4602      	mov	r2, r0
 800bd10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd12:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800bd14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d002      	beq.n	800bd20 <prvInitialiseNewTask+0x12c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800bd1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd1c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bd1e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bd20:	bf00      	nop
 800bd22:	3720      	adds	r7, #32
 800bd24:	46bd      	mov	sp, r7
 800bd26:	bd80      	pop	{r7, pc}
 800bd28:	08033984 	.word	0x08033984
 800bd2c:	080339a4 	.word	0x080339a4
 800bd30:	08033964 	.word	0x08033964

0800bd34 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800bd34:	b580      	push	{r7, lr}
 800bd36:	b082      	sub	sp, #8
 800bd38:	af00      	add	r7, sp, #0
 800bd3a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800bd3c:	f001 f926 	bl	800cf8c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800bd40:	4b2a      	ldr	r3, [pc, #168]	; (800bdec <prvAddNewTaskToReadyList+0xb8>)
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	3301      	adds	r3, #1
 800bd46:	4a29      	ldr	r2, [pc, #164]	; (800bdec <prvAddNewTaskToReadyList+0xb8>)
 800bd48:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800bd4a:	4b29      	ldr	r3, [pc, #164]	; (800bdf0 <prvAddNewTaskToReadyList+0xbc>)
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d109      	bne.n	800bd66 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800bd52:	4a27      	ldr	r2, [pc, #156]	; (800bdf0 <prvAddNewTaskToReadyList+0xbc>)
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800bd58:	4b24      	ldr	r3, [pc, #144]	; (800bdec <prvAddNewTaskToReadyList+0xb8>)
 800bd5a:	681b      	ldr	r3, [r3, #0]
 800bd5c:	2b01      	cmp	r3, #1
 800bd5e:	d110      	bne.n	800bd82 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800bd60:	f000 fd00 	bl	800c764 <prvInitialiseTaskLists>
 800bd64:	e00d      	b.n	800bd82 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800bd66:	4b23      	ldr	r3, [pc, #140]	; (800bdf4 <prvAddNewTaskToReadyList+0xc0>)
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	d109      	bne.n	800bd82 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800bd6e:	4b20      	ldr	r3, [pc, #128]	; (800bdf0 <prvAddNewTaskToReadyList+0xbc>)
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd78:	429a      	cmp	r2, r3
 800bd7a:	d802      	bhi.n	800bd82 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800bd7c:	4a1c      	ldr	r2, [pc, #112]	; (800bdf0 <prvAddNewTaskToReadyList+0xbc>)
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800bd82:	4b1d      	ldr	r3, [pc, #116]	; (800bdf8 <prvAddNewTaskToReadyList+0xc4>)
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	3301      	adds	r3, #1
 800bd88:	4a1b      	ldr	r2, [pc, #108]	; (800bdf8 <prvAddNewTaskToReadyList+0xc4>)
 800bd8a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd90:	2201      	movs	r2, #1
 800bd92:	409a      	lsls	r2, r3
 800bd94:	4b19      	ldr	r3, [pc, #100]	; (800bdfc <prvAddNewTaskToReadyList+0xc8>)
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	4313      	orrs	r3, r2
 800bd9a:	4a18      	ldr	r2, [pc, #96]	; (800bdfc <prvAddNewTaskToReadyList+0xc8>)
 800bd9c:	6013      	str	r3, [r2, #0]
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bda2:	4613      	mov	r3, r2
 800bda4:	009b      	lsls	r3, r3, #2
 800bda6:	4413      	add	r3, r2
 800bda8:	009b      	lsls	r3, r3, #2
 800bdaa:	4a15      	ldr	r2, [pc, #84]	; (800be00 <prvAddNewTaskToReadyList+0xcc>)
 800bdac:	441a      	add	r2, r3
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	3304      	adds	r3, #4
 800bdb2:	4619      	mov	r1, r3
 800bdb4:	4610      	mov	r0, r2
 800bdb6:	f7ff f951 	bl	800b05c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800bdba:	f001 f91b 	bl	800cff4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800bdbe:	4b0d      	ldr	r3, [pc, #52]	; (800bdf4 <prvAddNewTaskToReadyList+0xc0>)
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d00e      	beq.n	800bde4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800bdc6:	4b0a      	ldr	r3, [pc, #40]	; (800bdf0 <prvAddNewTaskToReadyList+0xbc>)
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bdd0:	429a      	cmp	r2, r3
 800bdd2:	d207      	bcs.n	800bde4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800bdd4:	4b0b      	ldr	r3, [pc, #44]	; (800be04 <prvAddNewTaskToReadyList+0xd0>)
 800bdd6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bdda:	601a      	str	r2, [r3, #0]
 800bddc:	f3bf 8f4f 	dsb	sy
 800bde0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bde4:	bf00      	nop
 800bde6:	3708      	adds	r7, #8
 800bde8:	46bd      	mov	sp, r7
 800bdea:	bd80      	pop	{r7, pc}
 800bdec:	200006a4 	.word	0x200006a4
 800bdf0:	200005a4 	.word	0x200005a4
 800bdf4:	200006b0 	.word	0x200006b0
 800bdf8:	200006c0 	.word	0x200006c0
 800bdfc:	200006ac 	.word	0x200006ac
 800be00:	200005a8 	.word	0x200005a8
 800be04:	e000ed04 	.word	0xe000ed04

0800be08 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800be08:	b580      	push	{r7, lr}
 800be0a:	b084      	sub	sp, #16
 800be0c:	af00      	add	r7, sp, #0
 800be0e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800be10:	f001 f8bc 	bl	800cf8c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	2b00      	cmp	r3, #0
 800be18:	d102      	bne.n	800be20 <vTaskDelete+0x18>
 800be1a:	4b3a      	ldr	r3, [pc, #232]	; (800bf04 <vTaskDelete+0xfc>)
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	e000      	b.n	800be22 <vTaskDelete+0x1a>
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	3304      	adds	r3, #4
 800be28:	4618      	mov	r0, r3
 800be2a:	f7ff f974 	bl	800b116 <uxListRemove>
 800be2e:	4603      	mov	r3, r0
 800be30:	2b00      	cmp	r3, #0
 800be32:	d115      	bne.n	800be60 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800be34:	68fb      	ldr	r3, [r7, #12]
 800be36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be38:	4933      	ldr	r1, [pc, #204]	; (800bf08 <vTaskDelete+0x100>)
 800be3a:	4613      	mov	r3, r2
 800be3c:	009b      	lsls	r3, r3, #2
 800be3e:	4413      	add	r3, r2
 800be40:	009b      	lsls	r3, r3, #2
 800be42:	440b      	add	r3, r1
 800be44:	681b      	ldr	r3, [r3, #0]
 800be46:	2b00      	cmp	r3, #0
 800be48:	d10a      	bne.n	800be60 <vTaskDelete+0x58>
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be4e:	2201      	movs	r2, #1
 800be50:	fa02 f303 	lsl.w	r3, r2, r3
 800be54:	43da      	mvns	r2, r3
 800be56:	4b2d      	ldr	r3, [pc, #180]	; (800bf0c <vTaskDelete+0x104>)
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	4013      	ands	r3, r2
 800be5c:	4a2b      	ldr	r2, [pc, #172]	; (800bf0c <vTaskDelete+0x104>)
 800be5e:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800be60:	68fb      	ldr	r3, [r7, #12]
 800be62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800be64:	2b00      	cmp	r3, #0
 800be66:	d004      	beq.n	800be72 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	3318      	adds	r3, #24
 800be6c:	4618      	mov	r0, r3
 800be6e:	f7ff f952 	bl	800b116 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800be72:	4b27      	ldr	r3, [pc, #156]	; (800bf10 <vTaskDelete+0x108>)
 800be74:	681b      	ldr	r3, [r3, #0]
 800be76:	3301      	adds	r3, #1
 800be78:	4a25      	ldr	r2, [pc, #148]	; (800bf10 <vTaskDelete+0x108>)
 800be7a:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800be7c:	4b21      	ldr	r3, [pc, #132]	; (800bf04 <vTaskDelete+0xfc>)
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	68fa      	ldr	r2, [r7, #12]
 800be82:	429a      	cmp	r2, r3
 800be84:	d10b      	bne.n	800be9e <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	3304      	adds	r3, #4
 800be8a:	4619      	mov	r1, r3
 800be8c:	4821      	ldr	r0, [pc, #132]	; (800bf14 <vTaskDelete+0x10c>)
 800be8e:	f7ff f8e5 	bl	800b05c <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800be92:	4b21      	ldr	r3, [pc, #132]	; (800bf18 <vTaskDelete+0x110>)
 800be94:	681b      	ldr	r3, [r3, #0]
 800be96:	3301      	adds	r3, #1
 800be98:	4a1f      	ldr	r2, [pc, #124]	; (800bf18 <vTaskDelete+0x110>)
 800be9a:	6013      	str	r3, [r2, #0]
 800be9c:	e009      	b.n	800beb2 <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800be9e:	4b1f      	ldr	r3, [pc, #124]	; (800bf1c <vTaskDelete+0x114>)
 800bea0:	681b      	ldr	r3, [r3, #0]
 800bea2:	3b01      	subs	r3, #1
 800bea4:	4a1d      	ldr	r2, [pc, #116]	; (800bf1c <vTaskDelete+0x114>)
 800bea6:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 800bea8:	68f8      	ldr	r0, [r7, #12]
 800beaa:	f000 fcc9 	bl	800c840 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800beae:	f000 fcfd 	bl	800c8ac <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 800beb2:	f001 f89f 	bl	800cff4 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800beb6:	4b1a      	ldr	r3, [pc, #104]	; (800bf20 <vTaskDelete+0x118>)
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d01d      	beq.n	800befa <vTaskDelete+0xf2>
		{
			if( pxTCB == pxCurrentTCB )
 800bebe:	4b11      	ldr	r3, [pc, #68]	; (800bf04 <vTaskDelete+0xfc>)
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	68fa      	ldr	r2, [r7, #12]
 800bec4:	429a      	cmp	r2, r3
 800bec6:	d118      	bne.n	800befa <vTaskDelete+0xf2>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800bec8:	4b16      	ldr	r3, [pc, #88]	; (800bf24 <vTaskDelete+0x11c>)
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	2b00      	cmp	r3, #0
 800bece:	d00c      	beq.n	800beea <vTaskDelete+0xe2>
	__asm volatile
 800bed0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bed4:	b672      	cpsid	i
 800bed6:	f383 8811 	msr	BASEPRI, r3
 800beda:	f3bf 8f6f 	isb	sy
 800bede:	f3bf 8f4f 	dsb	sy
 800bee2:	b662      	cpsie	i
 800bee4:	60bb      	str	r3, [r7, #8]
}
 800bee6:	bf00      	nop
 800bee8:	e7fe      	b.n	800bee8 <vTaskDelete+0xe0>
				portYIELD_WITHIN_API();
 800beea:	4b0f      	ldr	r3, [pc, #60]	; (800bf28 <vTaskDelete+0x120>)
 800beec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bef0:	601a      	str	r2, [r3, #0]
 800bef2:	f3bf 8f4f 	dsb	sy
 800bef6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800befa:	bf00      	nop
 800befc:	3710      	adds	r7, #16
 800befe:	46bd      	mov	sp, r7
 800bf00:	bd80      	pop	{r7, pc}
 800bf02:	bf00      	nop
 800bf04:	200005a4 	.word	0x200005a4
 800bf08:	200005a8 	.word	0x200005a8
 800bf0c:	200006ac 	.word	0x200006ac
 800bf10:	200006c0 	.word	0x200006c0
 800bf14:	20000678 	.word	0x20000678
 800bf18:	2000068c 	.word	0x2000068c
 800bf1c:	200006a4 	.word	0x200006a4
 800bf20:	200006b0 	.word	0x200006b0
 800bf24:	200006cc 	.word	0x200006cc
 800bf28:	e000ed04 	.word	0xe000ed04

0800bf2c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800bf2c:	b580      	push	{r7, lr}
 800bf2e:	b08a      	sub	sp, #40	; 0x28
 800bf30:	af00      	add	r7, sp, #0
 800bf32:	6078      	str	r0, [r7, #4]
 800bf34:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800bf36:	2300      	movs	r3, #0
 800bf38:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d10c      	bne.n	800bf5a <vTaskDelayUntil+0x2e>
	__asm volatile
 800bf40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf44:	b672      	cpsid	i
 800bf46:	f383 8811 	msr	BASEPRI, r3
 800bf4a:	f3bf 8f6f 	isb	sy
 800bf4e:	f3bf 8f4f 	dsb	sy
 800bf52:	b662      	cpsie	i
 800bf54:	617b      	str	r3, [r7, #20]
}
 800bf56:	bf00      	nop
 800bf58:	e7fe      	b.n	800bf58 <vTaskDelayUntil+0x2c>
		configASSERT( ( xTimeIncrement > 0U ) );
 800bf5a:	683b      	ldr	r3, [r7, #0]
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d10c      	bne.n	800bf7a <vTaskDelayUntil+0x4e>
	__asm volatile
 800bf60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf64:	b672      	cpsid	i
 800bf66:	f383 8811 	msr	BASEPRI, r3
 800bf6a:	f3bf 8f6f 	isb	sy
 800bf6e:	f3bf 8f4f 	dsb	sy
 800bf72:	b662      	cpsie	i
 800bf74:	613b      	str	r3, [r7, #16]
}
 800bf76:	bf00      	nop
 800bf78:	e7fe      	b.n	800bf78 <vTaskDelayUntil+0x4c>
		configASSERT( uxSchedulerSuspended == 0 );
 800bf7a:	4b2b      	ldr	r3, [pc, #172]	; (800c028 <vTaskDelayUntil+0xfc>)
 800bf7c:	681b      	ldr	r3, [r3, #0]
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d00c      	beq.n	800bf9c <vTaskDelayUntil+0x70>
	__asm volatile
 800bf82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf86:	b672      	cpsid	i
 800bf88:	f383 8811 	msr	BASEPRI, r3
 800bf8c:	f3bf 8f6f 	isb	sy
 800bf90:	f3bf 8f4f 	dsb	sy
 800bf94:	b662      	cpsie	i
 800bf96:	60fb      	str	r3, [r7, #12]
}
 800bf98:	bf00      	nop
 800bf9a:	e7fe      	b.n	800bf9a <vTaskDelayUntil+0x6e>

		vTaskSuspendAll();
 800bf9c:	f000 f8ee 	bl	800c17c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800bfa0:	4b22      	ldr	r3, [pc, #136]	; (800c02c <vTaskDelayUntil+0x100>)
 800bfa2:	681b      	ldr	r3, [r3, #0]
 800bfa4:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	683a      	ldr	r2, [r7, #0]
 800bfac:	4413      	add	r3, r2
 800bfae:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	6a3a      	ldr	r2, [r7, #32]
 800bfb6:	429a      	cmp	r2, r3
 800bfb8:	d20b      	bcs.n	800bfd2 <vTaskDelayUntil+0xa6>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	69fa      	ldr	r2, [r7, #28]
 800bfc0:	429a      	cmp	r2, r3
 800bfc2:	d211      	bcs.n	800bfe8 <vTaskDelayUntil+0xbc>
 800bfc4:	69fa      	ldr	r2, [r7, #28]
 800bfc6:	6a3b      	ldr	r3, [r7, #32]
 800bfc8:	429a      	cmp	r2, r3
 800bfca:	d90d      	bls.n	800bfe8 <vTaskDelayUntil+0xbc>
				{
					xShouldDelay = pdTRUE;
 800bfcc:	2301      	movs	r3, #1
 800bfce:	627b      	str	r3, [r7, #36]	; 0x24
 800bfd0:	e00a      	b.n	800bfe8 <vTaskDelayUntil+0xbc>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	681b      	ldr	r3, [r3, #0]
 800bfd6:	69fa      	ldr	r2, [r7, #28]
 800bfd8:	429a      	cmp	r2, r3
 800bfda:	d303      	bcc.n	800bfe4 <vTaskDelayUntil+0xb8>
 800bfdc:	69fa      	ldr	r2, [r7, #28]
 800bfde:	6a3b      	ldr	r3, [r7, #32]
 800bfe0:	429a      	cmp	r2, r3
 800bfe2:	d901      	bls.n	800bfe8 <vTaskDelayUntil+0xbc>
				{
					xShouldDelay = pdTRUE;
 800bfe4:	2301      	movs	r3, #1
 800bfe6:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	69fa      	ldr	r2, [r7, #28]
 800bfec:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800bfee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d006      	beq.n	800c002 <vTaskDelayUntil+0xd6>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800bff4:	69fa      	ldr	r2, [r7, #28]
 800bff6:	6a3b      	ldr	r3, [r7, #32]
 800bff8:	1ad3      	subs	r3, r2, r3
 800bffa:	2100      	movs	r1, #0
 800bffc:	4618      	mov	r0, r3
 800bffe:	f000 fe4f 	bl	800cca0 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800c002:	f000 f8c9 	bl	800c198 <xTaskResumeAll>
 800c006:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c008:	69bb      	ldr	r3, [r7, #24]
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d107      	bne.n	800c01e <vTaskDelayUntil+0xf2>
		{
			portYIELD_WITHIN_API();
 800c00e:	4b08      	ldr	r3, [pc, #32]	; (800c030 <vTaskDelayUntil+0x104>)
 800c010:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c014:	601a      	str	r2, [r3, #0]
 800c016:	f3bf 8f4f 	dsb	sy
 800c01a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c01e:	bf00      	nop
 800c020:	3728      	adds	r7, #40	; 0x28
 800c022:	46bd      	mov	sp, r7
 800c024:	bd80      	pop	{r7, pc}
 800c026:	bf00      	nop
 800c028:	200006cc 	.word	0x200006cc
 800c02c:	200006a8 	.word	0x200006a8
 800c030:	e000ed04 	.word	0xe000ed04

0800c034 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c034:	b580      	push	{r7, lr}
 800c036:	b084      	sub	sp, #16
 800c038:	af00      	add	r7, sp, #0
 800c03a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c03c:	2300      	movs	r3, #0
 800c03e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	2b00      	cmp	r3, #0
 800c044:	d019      	beq.n	800c07a <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c046:	4b14      	ldr	r3, [pc, #80]	; (800c098 <vTaskDelay+0x64>)
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d00c      	beq.n	800c068 <vTaskDelay+0x34>
	__asm volatile
 800c04e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c052:	b672      	cpsid	i
 800c054:	f383 8811 	msr	BASEPRI, r3
 800c058:	f3bf 8f6f 	isb	sy
 800c05c:	f3bf 8f4f 	dsb	sy
 800c060:	b662      	cpsie	i
 800c062:	60bb      	str	r3, [r7, #8]
}
 800c064:	bf00      	nop
 800c066:	e7fe      	b.n	800c066 <vTaskDelay+0x32>
			vTaskSuspendAll();
 800c068:	f000 f888 	bl	800c17c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c06c:	2100      	movs	r1, #0
 800c06e:	6878      	ldr	r0, [r7, #4]
 800c070:	f000 fe16 	bl	800cca0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c074:	f000 f890 	bl	800c198 <xTaskResumeAll>
 800c078:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	d107      	bne.n	800c090 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 800c080:	4b06      	ldr	r3, [pc, #24]	; (800c09c <vTaskDelay+0x68>)
 800c082:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c086:	601a      	str	r2, [r3, #0]
 800c088:	f3bf 8f4f 	dsb	sy
 800c08c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c090:	bf00      	nop
 800c092:	3710      	adds	r7, #16
 800c094:	46bd      	mov	sp, r7
 800c096:	bd80      	pop	{r7, pc}
 800c098:	200006cc 	.word	0x200006cc
 800c09c:	e000ed04 	.word	0xe000ed04

0800c0a0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c0a0:	b580      	push	{r7, lr}
 800c0a2:	b08a      	sub	sp, #40	; 0x28
 800c0a4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c0a6:	2300      	movs	r3, #0
 800c0a8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c0aa:	2300      	movs	r3, #0
 800c0ac:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c0ae:	463a      	mov	r2, r7
 800c0b0:	1d39      	adds	r1, r7, #4
 800c0b2:	f107 0308 	add.w	r3, r7, #8
 800c0b6:	4618      	mov	r0, r3
 800c0b8:	f7f4 fa26 	bl	8000508 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c0bc:	6839      	ldr	r1, [r7, #0]
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	68ba      	ldr	r2, [r7, #8]
 800c0c2:	9202      	str	r2, [sp, #8]
 800c0c4:	9301      	str	r3, [sp, #4]
 800c0c6:	2300      	movs	r3, #0
 800c0c8:	9300      	str	r3, [sp, #0]
 800c0ca:	2300      	movs	r3, #0
 800c0cc:	460a      	mov	r2, r1
 800c0ce:	4923      	ldr	r1, [pc, #140]	; (800c15c <vTaskStartScheduler+0xbc>)
 800c0d0:	4823      	ldr	r0, [pc, #140]	; (800c160 <vTaskStartScheduler+0xc0>)
 800c0d2:	f7ff fce7 	bl	800baa4 <xTaskCreateStatic>
 800c0d6:	4603      	mov	r3, r0
 800c0d8:	4a22      	ldr	r2, [pc, #136]	; (800c164 <vTaskStartScheduler+0xc4>)
 800c0da:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c0dc:	4b21      	ldr	r3, [pc, #132]	; (800c164 <vTaskStartScheduler+0xc4>)
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	d002      	beq.n	800c0ea <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c0e4:	2301      	movs	r3, #1
 800c0e6:	617b      	str	r3, [r7, #20]
 800c0e8:	e001      	b.n	800c0ee <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c0ea:	2300      	movs	r3, #0
 800c0ec:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c0ee:	697b      	ldr	r3, [r7, #20]
 800c0f0:	2b01      	cmp	r3, #1
 800c0f2:	d11d      	bne.n	800c130 <vTaskStartScheduler+0x90>
	__asm volatile
 800c0f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0f8:	b672      	cpsid	i
 800c0fa:	f383 8811 	msr	BASEPRI, r3
 800c0fe:	f3bf 8f6f 	isb	sy
 800c102:	f3bf 8f4f 	dsb	sy
 800c106:	b662      	cpsie	i
 800c108:	613b      	str	r3, [r7, #16]
}
 800c10a:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c10c:	4b16      	ldr	r3, [pc, #88]	; (800c168 <vTaskStartScheduler+0xc8>)
 800c10e:	681b      	ldr	r3, [r3, #0]
 800c110:	334c      	adds	r3, #76	; 0x4c
 800c112:	4a16      	ldr	r2, [pc, #88]	; (800c16c <vTaskStartScheduler+0xcc>)
 800c114:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c116:	4b16      	ldr	r3, [pc, #88]	; (800c170 <vTaskStartScheduler+0xd0>)
 800c118:	f04f 32ff 	mov.w	r2, #4294967295
 800c11c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c11e:	4b15      	ldr	r3, [pc, #84]	; (800c174 <vTaskStartScheduler+0xd4>)
 800c120:	2201      	movs	r2, #1
 800c122:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c124:	4b14      	ldr	r3, [pc, #80]	; (800c178 <vTaskStartScheduler+0xd8>)
 800c126:	2200      	movs	r2, #0
 800c128:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c12a:	f000 feb1 	bl	800ce90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c12e:	e010      	b.n	800c152 <vTaskStartScheduler+0xb2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c130:	697b      	ldr	r3, [r7, #20]
 800c132:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c136:	d10c      	bne.n	800c152 <vTaskStartScheduler+0xb2>
	__asm volatile
 800c138:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c13c:	b672      	cpsid	i
 800c13e:	f383 8811 	msr	BASEPRI, r3
 800c142:	f3bf 8f6f 	isb	sy
 800c146:	f3bf 8f4f 	dsb	sy
 800c14a:	b662      	cpsie	i
 800c14c:	60fb      	str	r3, [r7, #12]
}
 800c14e:	bf00      	nop
 800c150:	e7fe      	b.n	800c150 <vTaskStartScheduler+0xb0>
}
 800c152:	bf00      	nop
 800c154:	3718      	adds	r7, #24
 800c156:	46bd      	mov	sp, r7
 800c158:	bd80      	pop	{r7, pc}
 800c15a:	bf00      	nop
 800c15c:	0800d7c8 	.word	0x0800d7c8
 800c160:	0800c735 	.word	0x0800c735
 800c164:	200006c8 	.word	0x200006c8
 800c168:	200005a4 	.word	0x200005a4
 800c16c:	2000004c 	.word	0x2000004c
 800c170:	200006c4 	.word	0x200006c4
 800c174:	200006b0 	.word	0x200006b0
 800c178:	200006a8 	.word	0x200006a8

0800c17c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c17c:	b480      	push	{r7}
 800c17e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800c180:	4b04      	ldr	r3, [pc, #16]	; (800c194 <vTaskSuspendAll+0x18>)
 800c182:	681b      	ldr	r3, [r3, #0]
 800c184:	3301      	adds	r3, #1
 800c186:	4a03      	ldr	r2, [pc, #12]	; (800c194 <vTaskSuspendAll+0x18>)
 800c188:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800c18a:	bf00      	nop
 800c18c:	46bd      	mov	sp, r7
 800c18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c192:	4770      	bx	lr
 800c194:	200006cc 	.word	0x200006cc

0800c198 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c198:	b580      	push	{r7, lr}
 800c19a:	b084      	sub	sp, #16
 800c19c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c19e:	2300      	movs	r3, #0
 800c1a0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c1a2:	2300      	movs	r3, #0
 800c1a4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c1a6:	4b42      	ldr	r3, [pc, #264]	; (800c2b0 <xTaskResumeAll+0x118>)
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	d10c      	bne.n	800c1c8 <xTaskResumeAll+0x30>
	__asm volatile
 800c1ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1b2:	b672      	cpsid	i
 800c1b4:	f383 8811 	msr	BASEPRI, r3
 800c1b8:	f3bf 8f6f 	isb	sy
 800c1bc:	f3bf 8f4f 	dsb	sy
 800c1c0:	b662      	cpsie	i
 800c1c2:	603b      	str	r3, [r7, #0]
}
 800c1c4:	bf00      	nop
 800c1c6:	e7fe      	b.n	800c1c6 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c1c8:	f000 fee0 	bl	800cf8c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c1cc:	4b38      	ldr	r3, [pc, #224]	; (800c2b0 <xTaskResumeAll+0x118>)
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	3b01      	subs	r3, #1
 800c1d2:	4a37      	ldr	r2, [pc, #220]	; (800c2b0 <xTaskResumeAll+0x118>)
 800c1d4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c1d6:	4b36      	ldr	r3, [pc, #216]	; (800c2b0 <xTaskResumeAll+0x118>)
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d161      	bne.n	800c2a2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c1de:	4b35      	ldr	r3, [pc, #212]	; (800c2b4 <xTaskResumeAll+0x11c>)
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d05d      	beq.n	800c2a2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c1e6:	e02e      	b.n	800c246 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c1e8:	4b33      	ldr	r3, [pc, #204]	; (800c2b8 <xTaskResumeAll+0x120>)
 800c1ea:	68db      	ldr	r3, [r3, #12]
 800c1ec:	68db      	ldr	r3, [r3, #12]
 800c1ee:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	3318      	adds	r3, #24
 800c1f4:	4618      	mov	r0, r3
 800c1f6:	f7fe ff8e 	bl	800b116 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	3304      	adds	r3, #4
 800c1fe:	4618      	mov	r0, r3
 800c200:	f7fe ff89 	bl	800b116 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c204:	68fb      	ldr	r3, [r7, #12]
 800c206:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c208:	2201      	movs	r2, #1
 800c20a:	409a      	lsls	r2, r3
 800c20c:	4b2b      	ldr	r3, [pc, #172]	; (800c2bc <xTaskResumeAll+0x124>)
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	4313      	orrs	r3, r2
 800c212:	4a2a      	ldr	r2, [pc, #168]	; (800c2bc <xTaskResumeAll+0x124>)
 800c214:	6013      	str	r3, [r2, #0]
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c21a:	4613      	mov	r3, r2
 800c21c:	009b      	lsls	r3, r3, #2
 800c21e:	4413      	add	r3, r2
 800c220:	009b      	lsls	r3, r3, #2
 800c222:	4a27      	ldr	r2, [pc, #156]	; (800c2c0 <xTaskResumeAll+0x128>)
 800c224:	441a      	add	r2, r3
 800c226:	68fb      	ldr	r3, [r7, #12]
 800c228:	3304      	adds	r3, #4
 800c22a:	4619      	mov	r1, r3
 800c22c:	4610      	mov	r0, r2
 800c22e:	f7fe ff15 	bl	800b05c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c236:	4b23      	ldr	r3, [pc, #140]	; (800c2c4 <xTaskResumeAll+0x12c>)
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c23c:	429a      	cmp	r2, r3
 800c23e:	d302      	bcc.n	800c246 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800c240:	4b21      	ldr	r3, [pc, #132]	; (800c2c8 <xTaskResumeAll+0x130>)
 800c242:	2201      	movs	r2, #1
 800c244:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c246:	4b1c      	ldr	r3, [pc, #112]	; (800c2b8 <xTaskResumeAll+0x120>)
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d1cc      	bne.n	800c1e8 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	2b00      	cmp	r3, #0
 800c252:	d001      	beq.n	800c258 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c254:	f000 fb2a 	bl	800c8ac <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800c258:	4b1c      	ldr	r3, [pc, #112]	; (800c2cc <xTaskResumeAll+0x134>)
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	2b00      	cmp	r3, #0
 800c262:	d010      	beq.n	800c286 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c264:	f000 f836 	bl	800c2d4 <xTaskIncrementTick>
 800c268:	4603      	mov	r3, r0
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d002      	beq.n	800c274 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800c26e:	4b16      	ldr	r3, [pc, #88]	; (800c2c8 <xTaskResumeAll+0x130>)
 800c270:	2201      	movs	r2, #1
 800c272:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	3b01      	subs	r3, #1
 800c278:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d1f1      	bne.n	800c264 <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 800c280:	4b12      	ldr	r3, [pc, #72]	; (800c2cc <xTaskResumeAll+0x134>)
 800c282:	2200      	movs	r2, #0
 800c284:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c286:	4b10      	ldr	r3, [pc, #64]	; (800c2c8 <xTaskResumeAll+0x130>)
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	d009      	beq.n	800c2a2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c28e:	2301      	movs	r3, #1
 800c290:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c292:	4b0f      	ldr	r3, [pc, #60]	; (800c2d0 <xTaskResumeAll+0x138>)
 800c294:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c298:	601a      	str	r2, [r3, #0]
 800c29a:	f3bf 8f4f 	dsb	sy
 800c29e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c2a2:	f000 fea7 	bl	800cff4 <vPortExitCritical>

	return xAlreadyYielded;
 800c2a6:	68bb      	ldr	r3, [r7, #8]
}
 800c2a8:	4618      	mov	r0, r3
 800c2aa:	3710      	adds	r7, #16
 800c2ac:	46bd      	mov	sp, r7
 800c2ae:	bd80      	pop	{r7, pc}
 800c2b0:	200006cc 	.word	0x200006cc
 800c2b4:	200006a4 	.word	0x200006a4
 800c2b8:	20000664 	.word	0x20000664
 800c2bc:	200006ac 	.word	0x200006ac
 800c2c0:	200005a8 	.word	0x200005a8
 800c2c4:	200005a4 	.word	0x200005a4
 800c2c8:	200006b8 	.word	0x200006b8
 800c2cc:	200006b4 	.word	0x200006b4
 800c2d0:	e000ed04 	.word	0xe000ed04

0800c2d4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c2d4:	b580      	push	{r7, lr}
 800c2d6:	b086      	sub	sp, #24
 800c2d8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c2da:	2300      	movs	r3, #0
 800c2dc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c2de:	4b4f      	ldr	r3, [pc, #316]	; (800c41c <xTaskIncrementTick+0x148>)
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	f040 808a 	bne.w	800c3fc <xTaskIncrementTick+0x128>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c2e8:	4b4d      	ldr	r3, [pc, #308]	; (800c420 <xTaskIncrementTick+0x14c>)
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	3301      	adds	r3, #1
 800c2ee:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c2f0:	4a4b      	ldr	r2, [pc, #300]	; (800c420 <xTaskIncrementTick+0x14c>)
 800c2f2:	693b      	ldr	r3, [r7, #16]
 800c2f4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c2f6:	693b      	ldr	r3, [r7, #16]
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	d122      	bne.n	800c342 <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 800c2fc:	4b49      	ldr	r3, [pc, #292]	; (800c424 <xTaskIncrementTick+0x150>)
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	2b00      	cmp	r3, #0
 800c304:	d00c      	beq.n	800c320 <xTaskIncrementTick+0x4c>
	__asm volatile
 800c306:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c30a:	b672      	cpsid	i
 800c30c:	f383 8811 	msr	BASEPRI, r3
 800c310:	f3bf 8f6f 	isb	sy
 800c314:	f3bf 8f4f 	dsb	sy
 800c318:	b662      	cpsie	i
 800c31a:	603b      	str	r3, [r7, #0]
}
 800c31c:	bf00      	nop
 800c31e:	e7fe      	b.n	800c31e <xTaskIncrementTick+0x4a>
 800c320:	4b40      	ldr	r3, [pc, #256]	; (800c424 <xTaskIncrementTick+0x150>)
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	60fb      	str	r3, [r7, #12]
 800c326:	4b40      	ldr	r3, [pc, #256]	; (800c428 <xTaskIncrementTick+0x154>)
 800c328:	681b      	ldr	r3, [r3, #0]
 800c32a:	4a3e      	ldr	r2, [pc, #248]	; (800c424 <xTaskIncrementTick+0x150>)
 800c32c:	6013      	str	r3, [r2, #0]
 800c32e:	4a3e      	ldr	r2, [pc, #248]	; (800c428 <xTaskIncrementTick+0x154>)
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	6013      	str	r3, [r2, #0]
 800c334:	4b3d      	ldr	r3, [pc, #244]	; (800c42c <xTaskIncrementTick+0x158>)
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	3301      	adds	r3, #1
 800c33a:	4a3c      	ldr	r2, [pc, #240]	; (800c42c <xTaskIncrementTick+0x158>)
 800c33c:	6013      	str	r3, [r2, #0]
 800c33e:	f000 fab5 	bl	800c8ac <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c342:	4b3b      	ldr	r3, [pc, #236]	; (800c430 <xTaskIncrementTick+0x15c>)
 800c344:	681b      	ldr	r3, [r3, #0]
 800c346:	693a      	ldr	r2, [r7, #16]
 800c348:	429a      	cmp	r2, r3
 800c34a:	d348      	bcc.n	800c3de <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c34c:	4b35      	ldr	r3, [pc, #212]	; (800c424 <xTaskIncrementTick+0x150>)
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	2b00      	cmp	r3, #0
 800c354:	d104      	bne.n	800c360 <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c356:	4b36      	ldr	r3, [pc, #216]	; (800c430 <xTaskIncrementTick+0x15c>)
 800c358:	f04f 32ff 	mov.w	r2, #4294967295
 800c35c:	601a      	str	r2, [r3, #0]
					break;
 800c35e:	e03e      	b.n	800c3de <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c360:	4b30      	ldr	r3, [pc, #192]	; (800c424 <xTaskIncrementTick+0x150>)
 800c362:	681b      	ldr	r3, [r3, #0]
 800c364:	68db      	ldr	r3, [r3, #12]
 800c366:	68db      	ldr	r3, [r3, #12]
 800c368:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c36a:	68bb      	ldr	r3, [r7, #8]
 800c36c:	685b      	ldr	r3, [r3, #4]
 800c36e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c370:	693a      	ldr	r2, [r7, #16]
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	429a      	cmp	r2, r3
 800c376:	d203      	bcs.n	800c380 <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c378:	4a2d      	ldr	r2, [pc, #180]	; (800c430 <xTaskIncrementTick+0x15c>)
 800c37a:	687b      	ldr	r3, [r7, #4]
 800c37c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c37e:	e02e      	b.n	800c3de <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c380:	68bb      	ldr	r3, [r7, #8]
 800c382:	3304      	adds	r3, #4
 800c384:	4618      	mov	r0, r3
 800c386:	f7fe fec6 	bl	800b116 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c38a:	68bb      	ldr	r3, [r7, #8]
 800c38c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c38e:	2b00      	cmp	r3, #0
 800c390:	d004      	beq.n	800c39c <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c392:	68bb      	ldr	r3, [r7, #8]
 800c394:	3318      	adds	r3, #24
 800c396:	4618      	mov	r0, r3
 800c398:	f7fe febd 	bl	800b116 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c39c:	68bb      	ldr	r3, [r7, #8]
 800c39e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3a0:	2201      	movs	r2, #1
 800c3a2:	409a      	lsls	r2, r3
 800c3a4:	4b23      	ldr	r3, [pc, #140]	; (800c434 <xTaskIncrementTick+0x160>)
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	4313      	orrs	r3, r2
 800c3aa:	4a22      	ldr	r2, [pc, #136]	; (800c434 <xTaskIncrementTick+0x160>)
 800c3ac:	6013      	str	r3, [r2, #0]
 800c3ae:	68bb      	ldr	r3, [r7, #8]
 800c3b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c3b2:	4613      	mov	r3, r2
 800c3b4:	009b      	lsls	r3, r3, #2
 800c3b6:	4413      	add	r3, r2
 800c3b8:	009b      	lsls	r3, r3, #2
 800c3ba:	4a1f      	ldr	r2, [pc, #124]	; (800c438 <xTaskIncrementTick+0x164>)
 800c3bc:	441a      	add	r2, r3
 800c3be:	68bb      	ldr	r3, [r7, #8]
 800c3c0:	3304      	adds	r3, #4
 800c3c2:	4619      	mov	r1, r3
 800c3c4:	4610      	mov	r0, r2
 800c3c6:	f7fe fe49 	bl	800b05c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c3ca:	68bb      	ldr	r3, [r7, #8]
 800c3cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c3ce:	4b1b      	ldr	r3, [pc, #108]	; (800c43c <xTaskIncrementTick+0x168>)
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3d4:	429a      	cmp	r2, r3
 800c3d6:	d3b9      	bcc.n	800c34c <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 800c3d8:	2301      	movs	r3, #1
 800c3da:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c3dc:	e7b6      	b.n	800c34c <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c3de:	4b17      	ldr	r3, [pc, #92]	; (800c43c <xTaskIncrementTick+0x168>)
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c3e4:	4914      	ldr	r1, [pc, #80]	; (800c438 <xTaskIncrementTick+0x164>)
 800c3e6:	4613      	mov	r3, r2
 800c3e8:	009b      	lsls	r3, r3, #2
 800c3ea:	4413      	add	r3, r2
 800c3ec:	009b      	lsls	r3, r3, #2
 800c3ee:	440b      	add	r3, r1
 800c3f0:	681b      	ldr	r3, [r3, #0]
 800c3f2:	2b01      	cmp	r3, #1
 800c3f4:	d907      	bls.n	800c406 <xTaskIncrementTick+0x132>
			{
				xSwitchRequired = pdTRUE;
 800c3f6:	2301      	movs	r3, #1
 800c3f8:	617b      	str	r3, [r7, #20]
 800c3fa:	e004      	b.n	800c406 <xTaskIncrementTick+0x132>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800c3fc:	4b10      	ldr	r3, [pc, #64]	; (800c440 <xTaskIncrementTick+0x16c>)
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	3301      	adds	r3, #1
 800c402:	4a0f      	ldr	r2, [pc, #60]	; (800c440 <xTaskIncrementTick+0x16c>)
 800c404:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800c406:	4b0f      	ldr	r3, [pc, #60]	; (800c444 <xTaskIncrementTick+0x170>)
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d001      	beq.n	800c412 <xTaskIncrementTick+0x13e>
		{
			xSwitchRequired = pdTRUE;
 800c40e:	2301      	movs	r3, #1
 800c410:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800c412:	697b      	ldr	r3, [r7, #20]
}
 800c414:	4618      	mov	r0, r3
 800c416:	3718      	adds	r7, #24
 800c418:	46bd      	mov	sp, r7
 800c41a:	bd80      	pop	{r7, pc}
 800c41c:	200006cc 	.word	0x200006cc
 800c420:	200006a8 	.word	0x200006a8
 800c424:	2000065c 	.word	0x2000065c
 800c428:	20000660 	.word	0x20000660
 800c42c:	200006bc 	.word	0x200006bc
 800c430:	200006c4 	.word	0x200006c4
 800c434:	200006ac 	.word	0x200006ac
 800c438:	200005a8 	.word	0x200005a8
 800c43c:	200005a4 	.word	0x200005a4
 800c440:	200006b4 	.word	0x200006b4
 800c444:	200006b8 	.word	0x200006b8

0800c448 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c448:	b480      	push	{r7}
 800c44a:	b087      	sub	sp, #28
 800c44c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c44e:	4b2a      	ldr	r3, [pc, #168]	; (800c4f8 <vTaskSwitchContext+0xb0>)
 800c450:	681b      	ldr	r3, [r3, #0]
 800c452:	2b00      	cmp	r3, #0
 800c454:	d003      	beq.n	800c45e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c456:	4b29      	ldr	r3, [pc, #164]	; (800c4fc <vTaskSwitchContext+0xb4>)
 800c458:	2201      	movs	r2, #1
 800c45a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c45c:	e046      	b.n	800c4ec <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800c45e:	4b27      	ldr	r3, [pc, #156]	; (800c4fc <vTaskSwitchContext+0xb4>)
 800c460:	2200      	movs	r2, #0
 800c462:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c464:	4b26      	ldr	r3, [pc, #152]	; (800c500 <vTaskSwitchContext+0xb8>)
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	fab3 f383 	clz	r3, r3
 800c470:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800c472:	7afb      	ldrb	r3, [r7, #11]
 800c474:	f1c3 031f 	rsb	r3, r3, #31
 800c478:	617b      	str	r3, [r7, #20]
 800c47a:	4922      	ldr	r1, [pc, #136]	; (800c504 <vTaskSwitchContext+0xbc>)
 800c47c:	697a      	ldr	r2, [r7, #20]
 800c47e:	4613      	mov	r3, r2
 800c480:	009b      	lsls	r3, r3, #2
 800c482:	4413      	add	r3, r2
 800c484:	009b      	lsls	r3, r3, #2
 800c486:	440b      	add	r3, r1
 800c488:	681b      	ldr	r3, [r3, #0]
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	d10c      	bne.n	800c4a8 <vTaskSwitchContext+0x60>
	__asm volatile
 800c48e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c492:	b672      	cpsid	i
 800c494:	f383 8811 	msr	BASEPRI, r3
 800c498:	f3bf 8f6f 	isb	sy
 800c49c:	f3bf 8f4f 	dsb	sy
 800c4a0:	b662      	cpsie	i
 800c4a2:	607b      	str	r3, [r7, #4]
}
 800c4a4:	bf00      	nop
 800c4a6:	e7fe      	b.n	800c4a6 <vTaskSwitchContext+0x5e>
 800c4a8:	697a      	ldr	r2, [r7, #20]
 800c4aa:	4613      	mov	r3, r2
 800c4ac:	009b      	lsls	r3, r3, #2
 800c4ae:	4413      	add	r3, r2
 800c4b0:	009b      	lsls	r3, r3, #2
 800c4b2:	4a14      	ldr	r2, [pc, #80]	; (800c504 <vTaskSwitchContext+0xbc>)
 800c4b4:	4413      	add	r3, r2
 800c4b6:	613b      	str	r3, [r7, #16]
 800c4b8:	693b      	ldr	r3, [r7, #16]
 800c4ba:	685b      	ldr	r3, [r3, #4]
 800c4bc:	685a      	ldr	r2, [r3, #4]
 800c4be:	693b      	ldr	r3, [r7, #16]
 800c4c0:	605a      	str	r2, [r3, #4]
 800c4c2:	693b      	ldr	r3, [r7, #16]
 800c4c4:	685a      	ldr	r2, [r3, #4]
 800c4c6:	693b      	ldr	r3, [r7, #16]
 800c4c8:	3308      	adds	r3, #8
 800c4ca:	429a      	cmp	r2, r3
 800c4cc:	d104      	bne.n	800c4d8 <vTaskSwitchContext+0x90>
 800c4ce:	693b      	ldr	r3, [r7, #16]
 800c4d0:	685b      	ldr	r3, [r3, #4]
 800c4d2:	685a      	ldr	r2, [r3, #4]
 800c4d4:	693b      	ldr	r3, [r7, #16]
 800c4d6:	605a      	str	r2, [r3, #4]
 800c4d8:	693b      	ldr	r3, [r7, #16]
 800c4da:	685b      	ldr	r3, [r3, #4]
 800c4dc:	68db      	ldr	r3, [r3, #12]
 800c4de:	4a0a      	ldr	r2, [pc, #40]	; (800c508 <vTaskSwitchContext+0xc0>)
 800c4e0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c4e2:	4b09      	ldr	r3, [pc, #36]	; (800c508 <vTaskSwitchContext+0xc0>)
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	334c      	adds	r3, #76	; 0x4c
 800c4e8:	4a08      	ldr	r2, [pc, #32]	; (800c50c <vTaskSwitchContext+0xc4>)
 800c4ea:	6013      	str	r3, [r2, #0]
}
 800c4ec:	bf00      	nop
 800c4ee:	371c      	adds	r7, #28
 800c4f0:	46bd      	mov	sp, r7
 800c4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4f6:	4770      	bx	lr
 800c4f8:	200006cc 	.word	0x200006cc
 800c4fc:	200006b8 	.word	0x200006b8
 800c500:	200006ac 	.word	0x200006ac
 800c504:	200005a8 	.word	0x200005a8
 800c508:	200005a4 	.word	0x200005a4
 800c50c:	2000004c 	.word	0x2000004c

0800c510 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c510:	b580      	push	{r7, lr}
 800c512:	b084      	sub	sp, #16
 800c514:	af00      	add	r7, sp, #0
 800c516:	6078      	str	r0, [r7, #4]
 800c518:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d10c      	bne.n	800c53a <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 800c520:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c524:	b672      	cpsid	i
 800c526:	f383 8811 	msr	BASEPRI, r3
 800c52a:	f3bf 8f6f 	isb	sy
 800c52e:	f3bf 8f4f 	dsb	sy
 800c532:	b662      	cpsie	i
 800c534:	60fb      	str	r3, [r7, #12]
}
 800c536:	bf00      	nop
 800c538:	e7fe      	b.n	800c538 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c53a:	4b07      	ldr	r3, [pc, #28]	; (800c558 <vTaskPlaceOnEventList+0x48>)
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	3318      	adds	r3, #24
 800c540:	4619      	mov	r1, r3
 800c542:	6878      	ldr	r0, [r7, #4]
 800c544:	f7fe fdae 	bl	800b0a4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c548:	2101      	movs	r1, #1
 800c54a:	6838      	ldr	r0, [r7, #0]
 800c54c:	f000 fba8 	bl	800cca0 <prvAddCurrentTaskToDelayedList>
}
 800c550:	bf00      	nop
 800c552:	3710      	adds	r7, #16
 800c554:	46bd      	mov	sp, r7
 800c556:	bd80      	pop	{r7, pc}
 800c558:	200005a4 	.word	0x200005a4

0800c55c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c55c:	b580      	push	{r7, lr}
 800c55e:	b086      	sub	sp, #24
 800c560:	af00      	add	r7, sp, #0
 800c562:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	68db      	ldr	r3, [r3, #12]
 800c568:	68db      	ldr	r3, [r3, #12]
 800c56a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c56c:	693b      	ldr	r3, [r7, #16]
 800c56e:	2b00      	cmp	r3, #0
 800c570:	d10c      	bne.n	800c58c <xTaskRemoveFromEventList+0x30>
	__asm volatile
 800c572:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c576:	b672      	cpsid	i
 800c578:	f383 8811 	msr	BASEPRI, r3
 800c57c:	f3bf 8f6f 	isb	sy
 800c580:	f3bf 8f4f 	dsb	sy
 800c584:	b662      	cpsie	i
 800c586:	60fb      	str	r3, [r7, #12]
}
 800c588:	bf00      	nop
 800c58a:	e7fe      	b.n	800c58a <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c58c:	693b      	ldr	r3, [r7, #16]
 800c58e:	3318      	adds	r3, #24
 800c590:	4618      	mov	r0, r3
 800c592:	f7fe fdc0 	bl	800b116 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c596:	4b1d      	ldr	r3, [pc, #116]	; (800c60c <xTaskRemoveFromEventList+0xb0>)
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	2b00      	cmp	r3, #0
 800c59c:	d11c      	bne.n	800c5d8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c59e:	693b      	ldr	r3, [r7, #16]
 800c5a0:	3304      	adds	r3, #4
 800c5a2:	4618      	mov	r0, r3
 800c5a4:	f7fe fdb7 	bl	800b116 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c5a8:	693b      	ldr	r3, [r7, #16]
 800c5aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5ac:	2201      	movs	r2, #1
 800c5ae:	409a      	lsls	r2, r3
 800c5b0:	4b17      	ldr	r3, [pc, #92]	; (800c610 <xTaskRemoveFromEventList+0xb4>)
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	4313      	orrs	r3, r2
 800c5b6:	4a16      	ldr	r2, [pc, #88]	; (800c610 <xTaskRemoveFromEventList+0xb4>)
 800c5b8:	6013      	str	r3, [r2, #0]
 800c5ba:	693b      	ldr	r3, [r7, #16]
 800c5bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5be:	4613      	mov	r3, r2
 800c5c0:	009b      	lsls	r3, r3, #2
 800c5c2:	4413      	add	r3, r2
 800c5c4:	009b      	lsls	r3, r3, #2
 800c5c6:	4a13      	ldr	r2, [pc, #76]	; (800c614 <xTaskRemoveFromEventList+0xb8>)
 800c5c8:	441a      	add	r2, r3
 800c5ca:	693b      	ldr	r3, [r7, #16]
 800c5cc:	3304      	adds	r3, #4
 800c5ce:	4619      	mov	r1, r3
 800c5d0:	4610      	mov	r0, r2
 800c5d2:	f7fe fd43 	bl	800b05c <vListInsertEnd>
 800c5d6:	e005      	b.n	800c5e4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c5d8:	693b      	ldr	r3, [r7, #16]
 800c5da:	3318      	adds	r3, #24
 800c5dc:	4619      	mov	r1, r3
 800c5de:	480e      	ldr	r0, [pc, #56]	; (800c618 <xTaskRemoveFromEventList+0xbc>)
 800c5e0:	f7fe fd3c 	bl	800b05c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c5e4:	693b      	ldr	r3, [r7, #16]
 800c5e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5e8:	4b0c      	ldr	r3, [pc, #48]	; (800c61c <xTaskRemoveFromEventList+0xc0>)
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5ee:	429a      	cmp	r2, r3
 800c5f0:	d905      	bls.n	800c5fe <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c5f2:	2301      	movs	r3, #1
 800c5f4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c5f6:	4b0a      	ldr	r3, [pc, #40]	; (800c620 <xTaskRemoveFromEventList+0xc4>)
 800c5f8:	2201      	movs	r2, #1
 800c5fa:	601a      	str	r2, [r3, #0]
 800c5fc:	e001      	b.n	800c602 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800c5fe:	2300      	movs	r3, #0
 800c600:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c602:	697b      	ldr	r3, [r7, #20]
}
 800c604:	4618      	mov	r0, r3
 800c606:	3718      	adds	r7, #24
 800c608:	46bd      	mov	sp, r7
 800c60a:	bd80      	pop	{r7, pc}
 800c60c:	200006cc 	.word	0x200006cc
 800c610:	200006ac 	.word	0x200006ac
 800c614:	200005a8 	.word	0x200005a8
 800c618:	20000664 	.word	0x20000664
 800c61c:	200005a4 	.word	0x200005a4
 800c620:	200006b8 	.word	0x200006b8

0800c624 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c624:	b480      	push	{r7}
 800c626:	b083      	sub	sp, #12
 800c628:	af00      	add	r7, sp, #0
 800c62a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c62c:	4b06      	ldr	r3, [pc, #24]	; (800c648 <vTaskInternalSetTimeOutState+0x24>)
 800c62e:	681a      	ldr	r2, [r3, #0]
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c634:	4b05      	ldr	r3, [pc, #20]	; (800c64c <vTaskInternalSetTimeOutState+0x28>)
 800c636:	681a      	ldr	r2, [r3, #0]
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	605a      	str	r2, [r3, #4]
}
 800c63c:	bf00      	nop
 800c63e:	370c      	adds	r7, #12
 800c640:	46bd      	mov	sp, r7
 800c642:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c646:	4770      	bx	lr
 800c648:	200006bc 	.word	0x200006bc
 800c64c:	200006a8 	.word	0x200006a8

0800c650 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c650:	b580      	push	{r7, lr}
 800c652:	b088      	sub	sp, #32
 800c654:	af00      	add	r7, sp, #0
 800c656:	6078      	str	r0, [r7, #4]
 800c658:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	2b00      	cmp	r3, #0
 800c65e:	d10c      	bne.n	800c67a <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 800c660:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c664:	b672      	cpsid	i
 800c666:	f383 8811 	msr	BASEPRI, r3
 800c66a:	f3bf 8f6f 	isb	sy
 800c66e:	f3bf 8f4f 	dsb	sy
 800c672:	b662      	cpsie	i
 800c674:	613b      	str	r3, [r7, #16]
}
 800c676:	bf00      	nop
 800c678:	e7fe      	b.n	800c678 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800c67a:	683b      	ldr	r3, [r7, #0]
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	d10c      	bne.n	800c69a <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 800c680:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c684:	b672      	cpsid	i
 800c686:	f383 8811 	msr	BASEPRI, r3
 800c68a:	f3bf 8f6f 	isb	sy
 800c68e:	f3bf 8f4f 	dsb	sy
 800c692:	b662      	cpsie	i
 800c694:	60fb      	str	r3, [r7, #12]
}
 800c696:	bf00      	nop
 800c698:	e7fe      	b.n	800c698 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 800c69a:	f000 fc77 	bl	800cf8c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c69e:	4b1d      	ldr	r3, [pc, #116]	; (800c714 <xTaskCheckForTimeOut+0xc4>)
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	685b      	ldr	r3, [r3, #4]
 800c6a8:	69ba      	ldr	r2, [r7, #24]
 800c6aa:	1ad3      	subs	r3, r2, r3
 800c6ac:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c6ae:	683b      	ldr	r3, [r7, #0]
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c6b6:	d102      	bne.n	800c6be <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c6b8:	2300      	movs	r3, #0
 800c6ba:	61fb      	str	r3, [r7, #28]
 800c6bc:	e023      	b.n	800c706 <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	681a      	ldr	r2, [r3, #0]
 800c6c2:	4b15      	ldr	r3, [pc, #84]	; (800c718 <xTaskCheckForTimeOut+0xc8>)
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	429a      	cmp	r2, r3
 800c6c8:	d007      	beq.n	800c6da <xTaskCheckForTimeOut+0x8a>
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	685b      	ldr	r3, [r3, #4]
 800c6ce:	69ba      	ldr	r2, [r7, #24]
 800c6d0:	429a      	cmp	r2, r3
 800c6d2:	d302      	bcc.n	800c6da <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c6d4:	2301      	movs	r3, #1
 800c6d6:	61fb      	str	r3, [r7, #28]
 800c6d8:	e015      	b.n	800c706 <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c6da:	683b      	ldr	r3, [r7, #0]
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	697a      	ldr	r2, [r7, #20]
 800c6e0:	429a      	cmp	r2, r3
 800c6e2:	d20b      	bcs.n	800c6fc <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c6e4:	683b      	ldr	r3, [r7, #0]
 800c6e6:	681a      	ldr	r2, [r3, #0]
 800c6e8:	697b      	ldr	r3, [r7, #20]
 800c6ea:	1ad2      	subs	r2, r2, r3
 800c6ec:	683b      	ldr	r3, [r7, #0]
 800c6ee:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c6f0:	6878      	ldr	r0, [r7, #4]
 800c6f2:	f7ff ff97 	bl	800c624 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c6f6:	2300      	movs	r3, #0
 800c6f8:	61fb      	str	r3, [r7, #28]
 800c6fa:	e004      	b.n	800c706 <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 800c6fc:	683b      	ldr	r3, [r7, #0]
 800c6fe:	2200      	movs	r2, #0
 800c700:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c702:	2301      	movs	r3, #1
 800c704:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c706:	f000 fc75 	bl	800cff4 <vPortExitCritical>

	return xReturn;
 800c70a:	69fb      	ldr	r3, [r7, #28]
}
 800c70c:	4618      	mov	r0, r3
 800c70e:	3720      	adds	r7, #32
 800c710:	46bd      	mov	sp, r7
 800c712:	bd80      	pop	{r7, pc}
 800c714:	200006a8 	.word	0x200006a8
 800c718:	200006bc 	.word	0x200006bc

0800c71c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c71c:	b480      	push	{r7}
 800c71e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c720:	4b03      	ldr	r3, [pc, #12]	; (800c730 <vTaskMissedYield+0x14>)
 800c722:	2201      	movs	r2, #1
 800c724:	601a      	str	r2, [r3, #0]
}
 800c726:	bf00      	nop
 800c728:	46bd      	mov	sp, r7
 800c72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c72e:	4770      	bx	lr
 800c730:	200006b8 	.word	0x200006b8

0800c734 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c734:	b580      	push	{r7, lr}
 800c736:	b082      	sub	sp, #8
 800c738:	af00      	add	r7, sp, #0
 800c73a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c73c:	f000 f852 	bl	800c7e4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c740:	4b06      	ldr	r3, [pc, #24]	; (800c75c <prvIdleTask+0x28>)
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	2b01      	cmp	r3, #1
 800c746:	d9f9      	bls.n	800c73c <prvIdleTask+0x8>
			{
				taskYIELD();
 800c748:	4b05      	ldr	r3, [pc, #20]	; (800c760 <prvIdleTask+0x2c>)
 800c74a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c74e:	601a      	str	r2, [r3, #0]
 800c750:	f3bf 8f4f 	dsb	sy
 800c754:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c758:	e7f0      	b.n	800c73c <prvIdleTask+0x8>
 800c75a:	bf00      	nop
 800c75c:	200005a8 	.word	0x200005a8
 800c760:	e000ed04 	.word	0xe000ed04

0800c764 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c764:	b580      	push	{r7, lr}
 800c766:	b082      	sub	sp, #8
 800c768:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c76a:	2300      	movs	r3, #0
 800c76c:	607b      	str	r3, [r7, #4]
 800c76e:	e00c      	b.n	800c78a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c770:	687a      	ldr	r2, [r7, #4]
 800c772:	4613      	mov	r3, r2
 800c774:	009b      	lsls	r3, r3, #2
 800c776:	4413      	add	r3, r2
 800c778:	009b      	lsls	r3, r3, #2
 800c77a:	4a12      	ldr	r2, [pc, #72]	; (800c7c4 <prvInitialiseTaskLists+0x60>)
 800c77c:	4413      	add	r3, r2
 800c77e:	4618      	mov	r0, r3
 800c780:	f7fe fc3f 	bl	800b002 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	3301      	adds	r3, #1
 800c788:	607b      	str	r3, [r7, #4]
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	2b06      	cmp	r3, #6
 800c78e:	d9ef      	bls.n	800c770 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c790:	480d      	ldr	r0, [pc, #52]	; (800c7c8 <prvInitialiseTaskLists+0x64>)
 800c792:	f7fe fc36 	bl	800b002 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c796:	480d      	ldr	r0, [pc, #52]	; (800c7cc <prvInitialiseTaskLists+0x68>)
 800c798:	f7fe fc33 	bl	800b002 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c79c:	480c      	ldr	r0, [pc, #48]	; (800c7d0 <prvInitialiseTaskLists+0x6c>)
 800c79e:	f7fe fc30 	bl	800b002 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c7a2:	480c      	ldr	r0, [pc, #48]	; (800c7d4 <prvInitialiseTaskLists+0x70>)
 800c7a4:	f7fe fc2d 	bl	800b002 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c7a8:	480b      	ldr	r0, [pc, #44]	; (800c7d8 <prvInitialiseTaskLists+0x74>)
 800c7aa:	f7fe fc2a 	bl	800b002 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c7ae:	4b0b      	ldr	r3, [pc, #44]	; (800c7dc <prvInitialiseTaskLists+0x78>)
 800c7b0:	4a05      	ldr	r2, [pc, #20]	; (800c7c8 <prvInitialiseTaskLists+0x64>)
 800c7b2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c7b4:	4b0a      	ldr	r3, [pc, #40]	; (800c7e0 <prvInitialiseTaskLists+0x7c>)
 800c7b6:	4a05      	ldr	r2, [pc, #20]	; (800c7cc <prvInitialiseTaskLists+0x68>)
 800c7b8:	601a      	str	r2, [r3, #0]
}
 800c7ba:	bf00      	nop
 800c7bc:	3708      	adds	r7, #8
 800c7be:	46bd      	mov	sp, r7
 800c7c0:	bd80      	pop	{r7, pc}
 800c7c2:	bf00      	nop
 800c7c4:	200005a8 	.word	0x200005a8
 800c7c8:	20000634 	.word	0x20000634
 800c7cc:	20000648 	.word	0x20000648
 800c7d0:	20000664 	.word	0x20000664
 800c7d4:	20000678 	.word	0x20000678
 800c7d8:	20000690 	.word	0x20000690
 800c7dc:	2000065c 	.word	0x2000065c
 800c7e0:	20000660 	.word	0x20000660

0800c7e4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c7e4:	b580      	push	{r7, lr}
 800c7e6:	b082      	sub	sp, #8
 800c7e8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c7ea:	e019      	b.n	800c820 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c7ec:	f000 fbce 	bl	800cf8c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c7f0:	4b10      	ldr	r3, [pc, #64]	; (800c834 <prvCheckTasksWaitingTermination+0x50>)
 800c7f2:	68db      	ldr	r3, [r3, #12]
 800c7f4:	68db      	ldr	r3, [r3, #12]
 800c7f6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	3304      	adds	r3, #4
 800c7fc:	4618      	mov	r0, r3
 800c7fe:	f7fe fc8a 	bl	800b116 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c802:	4b0d      	ldr	r3, [pc, #52]	; (800c838 <prvCheckTasksWaitingTermination+0x54>)
 800c804:	681b      	ldr	r3, [r3, #0]
 800c806:	3b01      	subs	r3, #1
 800c808:	4a0b      	ldr	r2, [pc, #44]	; (800c838 <prvCheckTasksWaitingTermination+0x54>)
 800c80a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c80c:	4b0b      	ldr	r3, [pc, #44]	; (800c83c <prvCheckTasksWaitingTermination+0x58>)
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	3b01      	subs	r3, #1
 800c812:	4a0a      	ldr	r2, [pc, #40]	; (800c83c <prvCheckTasksWaitingTermination+0x58>)
 800c814:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c816:	f000 fbed 	bl	800cff4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c81a:	6878      	ldr	r0, [r7, #4]
 800c81c:	f000 f810 	bl	800c840 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c820:	4b06      	ldr	r3, [pc, #24]	; (800c83c <prvCheckTasksWaitingTermination+0x58>)
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	2b00      	cmp	r3, #0
 800c826:	d1e1      	bne.n	800c7ec <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c828:	bf00      	nop
 800c82a:	bf00      	nop
 800c82c:	3708      	adds	r7, #8
 800c82e:	46bd      	mov	sp, r7
 800c830:	bd80      	pop	{r7, pc}
 800c832:	bf00      	nop
 800c834:	20000678 	.word	0x20000678
 800c838:	200006a4 	.word	0x200006a4
 800c83c:	2000068c 	.word	0x2000068c

0800c840 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c840:	b580      	push	{r7, lr}
 800c842:	b084      	sub	sp, #16
 800c844:	af00      	add	r7, sp, #0
 800c846:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	334c      	adds	r3, #76	; 0x4c
 800c84c:	4618      	mov	r0, r3
 800c84e:	f000 feb3 	bl	800d5b8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d108      	bne.n	800c86e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c860:	4618      	mov	r0, r3
 800c862:	f000 fd45 	bl	800d2f0 <vPortFree>
				vPortFree( pxTCB );
 800c866:	6878      	ldr	r0, [r7, #4]
 800c868:	f000 fd42 	bl	800d2f0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c86c:	e01a      	b.n	800c8a4 <prvDeleteTCB+0x64>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c86e:	687b      	ldr	r3, [r7, #4]
 800c870:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800c874:	2b01      	cmp	r3, #1
 800c876:	d103      	bne.n	800c880 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800c878:	6878      	ldr	r0, [r7, #4]
 800c87a:	f000 fd39 	bl	800d2f0 <vPortFree>
	}
 800c87e:	e011      	b.n	800c8a4 <prvDeleteTCB+0x64>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800c886:	2b02      	cmp	r3, #2
 800c888:	d00c      	beq.n	800c8a4 <prvDeleteTCB+0x64>
	__asm volatile
 800c88a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c88e:	b672      	cpsid	i
 800c890:	f383 8811 	msr	BASEPRI, r3
 800c894:	f3bf 8f6f 	isb	sy
 800c898:	f3bf 8f4f 	dsb	sy
 800c89c:	b662      	cpsie	i
 800c89e:	60fb      	str	r3, [r7, #12]
}
 800c8a0:	bf00      	nop
 800c8a2:	e7fe      	b.n	800c8a2 <prvDeleteTCB+0x62>
	}
 800c8a4:	bf00      	nop
 800c8a6:	3710      	adds	r7, #16
 800c8a8:	46bd      	mov	sp, r7
 800c8aa:	bd80      	pop	{r7, pc}

0800c8ac <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c8ac:	b480      	push	{r7}
 800c8ae:	b083      	sub	sp, #12
 800c8b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c8b2:	4b0c      	ldr	r3, [pc, #48]	; (800c8e4 <prvResetNextTaskUnblockTime+0x38>)
 800c8b4:	681b      	ldr	r3, [r3, #0]
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d104      	bne.n	800c8c6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c8bc:	4b0a      	ldr	r3, [pc, #40]	; (800c8e8 <prvResetNextTaskUnblockTime+0x3c>)
 800c8be:	f04f 32ff 	mov.w	r2, #4294967295
 800c8c2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c8c4:	e008      	b.n	800c8d8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c8c6:	4b07      	ldr	r3, [pc, #28]	; (800c8e4 <prvResetNextTaskUnblockTime+0x38>)
 800c8c8:	681b      	ldr	r3, [r3, #0]
 800c8ca:	68db      	ldr	r3, [r3, #12]
 800c8cc:	68db      	ldr	r3, [r3, #12]
 800c8ce:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	685b      	ldr	r3, [r3, #4]
 800c8d4:	4a04      	ldr	r2, [pc, #16]	; (800c8e8 <prvResetNextTaskUnblockTime+0x3c>)
 800c8d6:	6013      	str	r3, [r2, #0]
}
 800c8d8:	bf00      	nop
 800c8da:	370c      	adds	r7, #12
 800c8dc:	46bd      	mov	sp, r7
 800c8de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8e2:	4770      	bx	lr
 800c8e4:	2000065c 	.word	0x2000065c
 800c8e8:	200006c4 	.word	0x200006c4

0800c8ec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c8ec:	b480      	push	{r7}
 800c8ee:	b083      	sub	sp, #12
 800c8f0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c8f2:	4b0b      	ldr	r3, [pc, #44]	; (800c920 <xTaskGetSchedulerState+0x34>)
 800c8f4:	681b      	ldr	r3, [r3, #0]
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d102      	bne.n	800c900 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c8fa:	2301      	movs	r3, #1
 800c8fc:	607b      	str	r3, [r7, #4]
 800c8fe:	e008      	b.n	800c912 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c900:	4b08      	ldr	r3, [pc, #32]	; (800c924 <xTaskGetSchedulerState+0x38>)
 800c902:	681b      	ldr	r3, [r3, #0]
 800c904:	2b00      	cmp	r3, #0
 800c906:	d102      	bne.n	800c90e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c908:	2302      	movs	r3, #2
 800c90a:	607b      	str	r3, [r7, #4]
 800c90c:	e001      	b.n	800c912 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c90e:	2300      	movs	r3, #0
 800c910:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c912:	687b      	ldr	r3, [r7, #4]
	}
 800c914:	4618      	mov	r0, r3
 800c916:	370c      	adds	r7, #12
 800c918:	46bd      	mov	sp, r7
 800c91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c91e:	4770      	bx	lr
 800c920:	200006b0 	.word	0x200006b0
 800c924:	200006cc 	.word	0x200006cc

0800c928 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800c928:	b580      	push	{r7, lr}
 800c92a:	b084      	sub	sp, #16
 800c92c:	af00      	add	r7, sp, #0
 800c92e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800c934:	2300      	movs	r3, #0
 800c936:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	2b00      	cmp	r3, #0
 800c93c:	d069      	beq.n	800ca12 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800c93e:	68bb      	ldr	r3, [r7, #8]
 800c940:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c942:	4b36      	ldr	r3, [pc, #216]	; (800ca1c <xTaskPriorityInherit+0xf4>)
 800c944:	681b      	ldr	r3, [r3, #0]
 800c946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c948:	429a      	cmp	r2, r3
 800c94a:	d259      	bcs.n	800ca00 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c94c:	68bb      	ldr	r3, [r7, #8]
 800c94e:	699b      	ldr	r3, [r3, #24]
 800c950:	2b00      	cmp	r3, #0
 800c952:	db06      	blt.n	800c962 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c954:	4b31      	ldr	r3, [pc, #196]	; (800ca1c <xTaskPriorityInherit+0xf4>)
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c95a:	f1c3 0207 	rsb	r2, r3, #7
 800c95e:	68bb      	ldr	r3, [r7, #8]
 800c960:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800c962:	68bb      	ldr	r3, [r7, #8]
 800c964:	6959      	ldr	r1, [r3, #20]
 800c966:	68bb      	ldr	r3, [r7, #8]
 800c968:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c96a:	4613      	mov	r3, r2
 800c96c:	009b      	lsls	r3, r3, #2
 800c96e:	4413      	add	r3, r2
 800c970:	009b      	lsls	r3, r3, #2
 800c972:	4a2b      	ldr	r2, [pc, #172]	; (800ca20 <xTaskPriorityInherit+0xf8>)
 800c974:	4413      	add	r3, r2
 800c976:	4299      	cmp	r1, r3
 800c978:	d13a      	bne.n	800c9f0 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c97a:	68bb      	ldr	r3, [r7, #8]
 800c97c:	3304      	adds	r3, #4
 800c97e:	4618      	mov	r0, r3
 800c980:	f7fe fbc9 	bl	800b116 <uxListRemove>
 800c984:	4603      	mov	r3, r0
 800c986:	2b00      	cmp	r3, #0
 800c988:	d115      	bne.n	800c9b6 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800c98a:	68bb      	ldr	r3, [r7, #8]
 800c98c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c98e:	4924      	ldr	r1, [pc, #144]	; (800ca20 <xTaskPriorityInherit+0xf8>)
 800c990:	4613      	mov	r3, r2
 800c992:	009b      	lsls	r3, r3, #2
 800c994:	4413      	add	r3, r2
 800c996:	009b      	lsls	r3, r3, #2
 800c998:	440b      	add	r3, r1
 800c99a:	681b      	ldr	r3, [r3, #0]
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	d10a      	bne.n	800c9b6 <xTaskPriorityInherit+0x8e>
 800c9a0:	68bb      	ldr	r3, [r7, #8]
 800c9a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c9a4:	2201      	movs	r2, #1
 800c9a6:	fa02 f303 	lsl.w	r3, r2, r3
 800c9aa:	43da      	mvns	r2, r3
 800c9ac:	4b1d      	ldr	r3, [pc, #116]	; (800ca24 <xTaskPriorityInherit+0xfc>)
 800c9ae:	681b      	ldr	r3, [r3, #0]
 800c9b0:	4013      	ands	r3, r2
 800c9b2:	4a1c      	ldr	r2, [pc, #112]	; (800ca24 <xTaskPriorityInherit+0xfc>)
 800c9b4:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c9b6:	4b19      	ldr	r3, [pc, #100]	; (800ca1c <xTaskPriorityInherit+0xf4>)
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c9bc:	68bb      	ldr	r3, [r7, #8]
 800c9be:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800c9c0:	68bb      	ldr	r3, [r7, #8]
 800c9c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c9c4:	2201      	movs	r2, #1
 800c9c6:	409a      	lsls	r2, r3
 800c9c8:	4b16      	ldr	r3, [pc, #88]	; (800ca24 <xTaskPriorityInherit+0xfc>)
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	4313      	orrs	r3, r2
 800c9ce:	4a15      	ldr	r2, [pc, #84]	; (800ca24 <xTaskPriorityInherit+0xfc>)
 800c9d0:	6013      	str	r3, [r2, #0]
 800c9d2:	68bb      	ldr	r3, [r7, #8]
 800c9d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c9d6:	4613      	mov	r3, r2
 800c9d8:	009b      	lsls	r3, r3, #2
 800c9da:	4413      	add	r3, r2
 800c9dc:	009b      	lsls	r3, r3, #2
 800c9de:	4a10      	ldr	r2, [pc, #64]	; (800ca20 <xTaskPriorityInherit+0xf8>)
 800c9e0:	441a      	add	r2, r3
 800c9e2:	68bb      	ldr	r3, [r7, #8]
 800c9e4:	3304      	adds	r3, #4
 800c9e6:	4619      	mov	r1, r3
 800c9e8:	4610      	mov	r0, r2
 800c9ea:	f7fe fb37 	bl	800b05c <vListInsertEnd>
 800c9ee:	e004      	b.n	800c9fa <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c9f0:	4b0a      	ldr	r3, [pc, #40]	; (800ca1c <xTaskPriorityInherit+0xf4>)
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c9f6:	68bb      	ldr	r3, [r7, #8]
 800c9f8:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800c9fa:	2301      	movs	r3, #1
 800c9fc:	60fb      	str	r3, [r7, #12]
 800c9fe:	e008      	b.n	800ca12 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800ca00:	68bb      	ldr	r3, [r7, #8]
 800ca02:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ca04:	4b05      	ldr	r3, [pc, #20]	; (800ca1c <xTaskPriorityInherit+0xf4>)
 800ca06:	681b      	ldr	r3, [r3, #0]
 800ca08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca0a:	429a      	cmp	r2, r3
 800ca0c:	d201      	bcs.n	800ca12 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800ca0e:	2301      	movs	r3, #1
 800ca10:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ca12:	68fb      	ldr	r3, [r7, #12]
	}
 800ca14:	4618      	mov	r0, r3
 800ca16:	3710      	adds	r7, #16
 800ca18:	46bd      	mov	sp, r7
 800ca1a:	bd80      	pop	{r7, pc}
 800ca1c:	200005a4 	.word	0x200005a4
 800ca20:	200005a8 	.word	0x200005a8
 800ca24:	200006ac 	.word	0x200006ac

0800ca28 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ca28:	b580      	push	{r7, lr}
 800ca2a:	b086      	sub	sp, #24
 800ca2c:	af00      	add	r7, sp, #0
 800ca2e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800ca34:	2300      	movs	r3, #0
 800ca36:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d072      	beq.n	800cb24 <xTaskPriorityDisinherit+0xfc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800ca3e:	4b3c      	ldr	r3, [pc, #240]	; (800cb30 <xTaskPriorityDisinherit+0x108>)
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	693a      	ldr	r2, [r7, #16]
 800ca44:	429a      	cmp	r2, r3
 800ca46:	d00c      	beq.n	800ca62 <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 800ca48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca4c:	b672      	cpsid	i
 800ca4e:	f383 8811 	msr	BASEPRI, r3
 800ca52:	f3bf 8f6f 	isb	sy
 800ca56:	f3bf 8f4f 	dsb	sy
 800ca5a:	b662      	cpsie	i
 800ca5c:	60fb      	str	r3, [r7, #12]
}
 800ca5e:	bf00      	nop
 800ca60:	e7fe      	b.n	800ca60 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800ca62:	693b      	ldr	r3, [r7, #16]
 800ca64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	d10c      	bne.n	800ca84 <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 800ca6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca6e:	b672      	cpsid	i
 800ca70:	f383 8811 	msr	BASEPRI, r3
 800ca74:	f3bf 8f6f 	isb	sy
 800ca78:	f3bf 8f4f 	dsb	sy
 800ca7c:	b662      	cpsie	i
 800ca7e:	60bb      	str	r3, [r7, #8]
}
 800ca80:	bf00      	nop
 800ca82:	e7fe      	b.n	800ca82 <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 800ca84:	693b      	ldr	r3, [r7, #16]
 800ca86:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ca88:	1e5a      	subs	r2, r3, #1
 800ca8a:	693b      	ldr	r3, [r7, #16]
 800ca8c:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ca8e:	693b      	ldr	r3, [r7, #16]
 800ca90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ca92:	693b      	ldr	r3, [r7, #16]
 800ca94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ca96:	429a      	cmp	r2, r3
 800ca98:	d044      	beq.n	800cb24 <xTaskPriorityDisinherit+0xfc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ca9a:	693b      	ldr	r3, [r7, #16]
 800ca9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	d140      	bne.n	800cb24 <xTaskPriorityDisinherit+0xfc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800caa2:	693b      	ldr	r3, [r7, #16]
 800caa4:	3304      	adds	r3, #4
 800caa6:	4618      	mov	r0, r3
 800caa8:	f7fe fb35 	bl	800b116 <uxListRemove>
 800caac:	4603      	mov	r3, r0
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d115      	bne.n	800cade <xTaskPriorityDisinherit+0xb6>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800cab2:	693b      	ldr	r3, [r7, #16]
 800cab4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cab6:	491f      	ldr	r1, [pc, #124]	; (800cb34 <xTaskPriorityDisinherit+0x10c>)
 800cab8:	4613      	mov	r3, r2
 800caba:	009b      	lsls	r3, r3, #2
 800cabc:	4413      	add	r3, r2
 800cabe:	009b      	lsls	r3, r3, #2
 800cac0:	440b      	add	r3, r1
 800cac2:	681b      	ldr	r3, [r3, #0]
 800cac4:	2b00      	cmp	r3, #0
 800cac6:	d10a      	bne.n	800cade <xTaskPriorityDisinherit+0xb6>
 800cac8:	693b      	ldr	r3, [r7, #16]
 800caca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cacc:	2201      	movs	r2, #1
 800cace:	fa02 f303 	lsl.w	r3, r2, r3
 800cad2:	43da      	mvns	r2, r3
 800cad4:	4b18      	ldr	r3, [pc, #96]	; (800cb38 <xTaskPriorityDisinherit+0x110>)
 800cad6:	681b      	ldr	r3, [r3, #0]
 800cad8:	4013      	ands	r3, r2
 800cada:	4a17      	ldr	r2, [pc, #92]	; (800cb38 <xTaskPriorityDisinherit+0x110>)
 800cadc:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800cade:	693b      	ldr	r3, [r7, #16]
 800cae0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cae2:	693b      	ldr	r3, [r7, #16]
 800cae4:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cae6:	693b      	ldr	r3, [r7, #16]
 800cae8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800caea:	f1c3 0207 	rsb	r2, r3, #7
 800caee:	693b      	ldr	r3, [r7, #16]
 800caf0:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800caf2:	693b      	ldr	r3, [r7, #16]
 800caf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800caf6:	2201      	movs	r2, #1
 800caf8:	409a      	lsls	r2, r3
 800cafa:	4b0f      	ldr	r3, [pc, #60]	; (800cb38 <xTaskPriorityDisinherit+0x110>)
 800cafc:	681b      	ldr	r3, [r3, #0]
 800cafe:	4313      	orrs	r3, r2
 800cb00:	4a0d      	ldr	r2, [pc, #52]	; (800cb38 <xTaskPriorityDisinherit+0x110>)
 800cb02:	6013      	str	r3, [r2, #0]
 800cb04:	693b      	ldr	r3, [r7, #16]
 800cb06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb08:	4613      	mov	r3, r2
 800cb0a:	009b      	lsls	r3, r3, #2
 800cb0c:	4413      	add	r3, r2
 800cb0e:	009b      	lsls	r3, r3, #2
 800cb10:	4a08      	ldr	r2, [pc, #32]	; (800cb34 <xTaskPriorityDisinherit+0x10c>)
 800cb12:	441a      	add	r2, r3
 800cb14:	693b      	ldr	r3, [r7, #16]
 800cb16:	3304      	adds	r3, #4
 800cb18:	4619      	mov	r1, r3
 800cb1a:	4610      	mov	r0, r2
 800cb1c:	f7fe fa9e 	bl	800b05c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800cb20:	2301      	movs	r3, #1
 800cb22:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800cb24:	697b      	ldr	r3, [r7, #20]
	}
 800cb26:	4618      	mov	r0, r3
 800cb28:	3718      	adds	r7, #24
 800cb2a:	46bd      	mov	sp, r7
 800cb2c:	bd80      	pop	{r7, pc}
 800cb2e:	bf00      	nop
 800cb30:	200005a4 	.word	0x200005a4
 800cb34:	200005a8 	.word	0x200005a8
 800cb38:	200006ac 	.word	0x200006ac

0800cb3c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800cb3c:	b580      	push	{r7, lr}
 800cb3e:	b088      	sub	sp, #32
 800cb40:	af00      	add	r7, sp, #0
 800cb42:	6078      	str	r0, [r7, #4]
 800cb44:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800cb4a:	2301      	movs	r3, #1
 800cb4c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	f000 8087 	beq.w	800cc64 <vTaskPriorityDisinheritAfterTimeout+0x128>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800cb56:	69bb      	ldr	r3, [r7, #24]
 800cb58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cb5a:	2b00      	cmp	r3, #0
 800cb5c:	d10c      	bne.n	800cb78 <vTaskPriorityDisinheritAfterTimeout+0x3c>
	__asm volatile
 800cb5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb62:	b672      	cpsid	i
 800cb64:	f383 8811 	msr	BASEPRI, r3
 800cb68:	f3bf 8f6f 	isb	sy
 800cb6c:	f3bf 8f4f 	dsb	sy
 800cb70:	b662      	cpsie	i
 800cb72:	60fb      	str	r3, [r7, #12]
}
 800cb74:	bf00      	nop
 800cb76:	e7fe      	b.n	800cb76 <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800cb78:	69bb      	ldr	r3, [r7, #24]
 800cb7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cb7c:	683a      	ldr	r2, [r7, #0]
 800cb7e:	429a      	cmp	r2, r3
 800cb80:	d902      	bls.n	800cb88 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800cb82:	683b      	ldr	r3, [r7, #0]
 800cb84:	61fb      	str	r3, [r7, #28]
 800cb86:	e002      	b.n	800cb8e <vTaskPriorityDisinheritAfterTimeout+0x52>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800cb88:	69bb      	ldr	r3, [r7, #24]
 800cb8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800cb8c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800cb8e:	69bb      	ldr	r3, [r7, #24]
 800cb90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb92:	69fa      	ldr	r2, [r7, #28]
 800cb94:	429a      	cmp	r2, r3
 800cb96:	d065      	beq.n	800cc64 <vTaskPriorityDisinheritAfterTimeout+0x128>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800cb98:	69bb      	ldr	r3, [r7, #24]
 800cb9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cb9c:	697a      	ldr	r2, [r7, #20]
 800cb9e:	429a      	cmp	r2, r3
 800cba0:	d160      	bne.n	800cc64 <vTaskPriorityDisinheritAfterTimeout+0x128>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800cba2:	4b32      	ldr	r3, [pc, #200]	; (800cc6c <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800cba4:	681b      	ldr	r3, [r3, #0]
 800cba6:	69ba      	ldr	r2, [r7, #24]
 800cba8:	429a      	cmp	r2, r3
 800cbaa:	d10c      	bne.n	800cbc6 <vTaskPriorityDisinheritAfterTimeout+0x8a>
	__asm volatile
 800cbac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbb0:	b672      	cpsid	i
 800cbb2:	f383 8811 	msr	BASEPRI, r3
 800cbb6:	f3bf 8f6f 	isb	sy
 800cbba:	f3bf 8f4f 	dsb	sy
 800cbbe:	b662      	cpsie	i
 800cbc0:	60bb      	str	r3, [r7, #8]
}
 800cbc2:	bf00      	nop
 800cbc4:	e7fe      	b.n	800cbc4 <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800cbc6:	69bb      	ldr	r3, [r7, #24]
 800cbc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cbca:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800cbcc:	69bb      	ldr	r3, [r7, #24]
 800cbce:	69fa      	ldr	r2, [r7, #28]
 800cbd0:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800cbd2:	69bb      	ldr	r3, [r7, #24]
 800cbd4:	699b      	ldr	r3, [r3, #24]
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	db04      	blt.n	800cbe4 <vTaskPriorityDisinheritAfterTimeout+0xa8>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cbda:	69fb      	ldr	r3, [r7, #28]
 800cbdc:	f1c3 0207 	rsb	r2, r3, #7
 800cbe0:	69bb      	ldr	r3, [r7, #24]
 800cbe2:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800cbe4:	69bb      	ldr	r3, [r7, #24]
 800cbe6:	6959      	ldr	r1, [r3, #20]
 800cbe8:	693a      	ldr	r2, [r7, #16]
 800cbea:	4613      	mov	r3, r2
 800cbec:	009b      	lsls	r3, r3, #2
 800cbee:	4413      	add	r3, r2
 800cbf0:	009b      	lsls	r3, r3, #2
 800cbf2:	4a1f      	ldr	r2, [pc, #124]	; (800cc70 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800cbf4:	4413      	add	r3, r2
 800cbf6:	4299      	cmp	r1, r3
 800cbf8:	d134      	bne.n	800cc64 <vTaskPriorityDisinheritAfterTimeout+0x128>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cbfa:	69bb      	ldr	r3, [r7, #24]
 800cbfc:	3304      	adds	r3, #4
 800cbfe:	4618      	mov	r0, r3
 800cc00:	f7fe fa89 	bl	800b116 <uxListRemove>
 800cc04:	4603      	mov	r3, r0
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d115      	bne.n	800cc36 <vTaskPriorityDisinheritAfterTimeout+0xfa>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800cc0a:	69bb      	ldr	r3, [r7, #24]
 800cc0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc0e:	4918      	ldr	r1, [pc, #96]	; (800cc70 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800cc10:	4613      	mov	r3, r2
 800cc12:	009b      	lsls	r3, r3, #2
 800cc14:	4413      	add	r3, r2
 800cc16:	009b      	lsls	r3, r3, #2
 800cc18:	440b      	add	r3, r1
 800cc1a:	681b      	ldr	r3, [r3, #0]
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d10a      	bne.n	800cc36 <vTaskPriorityDisinheritAfterTimeout+0xfa>
 800cc20:	69bb      	ldr	r3, [r7, #24]
 800cc22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc24:	2201      	movs	r2, #1
 800cc26:	fa02 f303 	lsl.w	r3, r2, r3
 800cc2a:	43da      	mvns	r2, r3
 800cc2c:	4b11      	ldr	r3, [pc, #68]	; (800cc74 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	4013      	ands	r3, r2
 800cc32:	4a10      	ldr	r2, [pc, #64]	; (800cc74 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800cc34:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800cc36:	69bb      	ldr	r3, [r7, #24]
 800cc38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc3a:	2201      	movs	r2, #1
 800cc3c:	409a      	lsls	r2, r3
 800cc3e:	4b0d      	ldr	r3, [pc, #52]	; (800cc74 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800cc40:	681b      	ldr	r3, [r3, #0]
 800cc42:	4313      	orrs	r3, r2
 800cc44:	4a0b      	ldr	r2, [pc, #44]	; (800cc74 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800cc46:	6013      	str	r3, [r2, #0]
 800cc48:	69bb      	ldr	r3, [r7, #24]
 800cc4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc4c:	4613      	mov	r3, r2
 800cc4e:	009b      	lsls	r3, r3, #2
 800cc50:	4413      	add	r3, r2
 800cc52:	009b      	lsls	r3, r3, #2
 800cc54:	4a06      	ldr	r2, [pc, #24]	; (800cc70 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800cc56:	441a      	add	r2, r3
 800cc58:	69bb      	ldr	r3, [r7, #24]
 800cc5a:	3304      	adds	r3, #4
 800cc5c:	4619      	mov	r1, r3
 800cc5e:	4610      	mov	r0, r2
 800cc60:	f7fe f9fc 	bl	800b05c <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800cc64:	bf00      	nop
 800cc66:	3720      	adds	r7, #32
 800cc68:	46bd      	mov	sp, r7
 800cc6a:	bd80      	pop	{r7, pc}
 800cc6c:	200005a4 	.word	0x200005a4
 800cc70:	200005a8 	.word	0x200005a8
 800cc74:	200006ac 	.word	0x200006ac

0800cc78 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800cc78:	b480      	push	{r7}
 800cc7a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800cc7c:	4b07      	ldr	r3, [pc, #28]	; (800cc9c <pvTaskIncrementMutexHeldCount+0x24>)
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d004      	beq.n	800cc8e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800cc84:	4b05      	ldr	r3, [pc, #20]	; (800cc9c <pvTaskIncrementMutexHeldCount+0x24>)
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800cc8a:	3201      	adds	r2, #1
 800cc8c:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800cc8e:	4b03      	ldr	r3, [pc, #12]	; (800cc9c <pvTaskIncrementMutexHeldCount+0x24>)
 800cc90:	681b      	ldr	r3, [r3, #0]
	}
 800cc92:	4618      	mov	r0, r3
 800cc94:	46bd      	mov	sp, r7
 800cc96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc9a:	4770      	bx	lr
 800cc9c:	200005a4 	.word	0x200005a4

0800cca0 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800cca0:	b580      	push	{r7, lr}
 800cca2:	b084      	sub	sp, #16
 800cca4:	af00      	add	r7, sp, #0
 800cca6:	6078      	str	r0, [r7, #4]
 800cca8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ccaa:	4b29      	ldr	r3, [pc, #164]	; (800cd50 <prvAddCurrentTaskToDelayedList+0xb0>)
 800ccac:	681b      	ldr	r3, [r3, #0]
 800ccae:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ccb0:	4b28      	ldr	r3, [pc, #160]	; (800cd54 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ccb2:	681b      	ldr	r3, [r3, #0]
 800ccb4:	3304      	adds	r3, #4
 800ccb6:	4618      	mov	r0, r3
 800ccb8:	f7fe fa2d 	bl	800b116 <uxListRemove>
 800ccbc:	4603      	mov	r3, r0
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	d10b      	bne.n	800ccda <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800ccc2:	4b24      	ldr	r3, [pc, #144]	; (800cd54 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ccc8:	2201      	movs	r2, #1
 800ccca:	fa02 f303 	lsl.w	r3, r2, r3
 800ccce:	43da      	mvns	r2, r3
 800ccd0:	4b21      	ldr	r3, [pc, #132]	; (800cd58 <prvAddCurrentTaskToDelayedList+0xb8>)
 800ccd2:	681b      	ldr	r3, [r3, #0]
 800ccd4:	4013      	ands	r3, r2
 800ccd6:	4a20      	ldr	r2, [pc, #128]	; (800cd58 <prvAddCurrentTaskToDelayedList+0xb8>)
 800ccd8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cce0:	d10a      	bne.n	800ccf8 <prvAddCurrentTaskToDelayedList+0x58>
 800cce2:	683b      	ldr	r3, [r7, #0]
 800cce4:	2b00      	cmp	r3, #0
 800cce6:	d007      	beq.n	800ccf8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cce8:	4b1a      	ldr	r3, [pc, #104]	; (800cd54 <prvAddCurrentTaskToDelayedList+0xb4>)
 800ccea:	681b      	ldr	r3, [r3, #0]
 800ccec:	3304      	adds	r3, #4
 800ccee:	4619      	mov	r1, r3
 800ccf0:	481a      	ldr	r0, [pc, #104]	; (800cd5c <prvAddCurrentTaskToDelayedList+0xbc>)
 800ccf2:	f7fe f9b3 	bl	800b05c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ccf6:	e026      	b.n	800cd46 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ccf8:	68fa      	ldr	r2, [r7, #12]
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	4413      	add	r3, r2
 800ccfe:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800cd00:	4b14      	ldr	r3, [pc, #80]	; (800cd54 <prvAddCurrentTaskToDelayedList+0xb4>)
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	68ba      	ldr	r2, [r7, #8]
 800cd06:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800cd08:	68ba      	ldr	r2, [r7, #8]
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	429a      	cmp	r2, r3
 800cd0e:	d209      	bcs.n	800cd24 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cd10:	4b13      	ldr	r3, [pc, #76]	; (800cd60 <prvAddCurrentTaskToDelayedList+0xc0>)
 800cd12:	681a      	ldr	r2, [r3, #0]
 800cd14:	4b0f      	ldr	r3, [pc, #60]	; (800cd54 <prvAddCurrentTaskToDelayedList+0xb4>)
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	3304      	adds	r3, #4
 800cd1a:	4619      	mov	r1, r3
 800cd1c:	4610      	mov	r0, r2
 800cd1e:	f7fe f9c1 	bl	800b0a4 <vListInsert>
}
 800cd22:	e010      	b.n	800cd46 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cd24:	4b0f      	ldr	r3, [pc, #60]	; (800cd64 <prvAddCurrentTaskToDelayedList+0xc4>)
 800cd26:	681a      	ldr	r2, [r3, #0]
 800cd28:	4b0a      	ldr	r3, [pc, #40]	; (800cd54 <prvAddCurrentTaskToDelayedList+0xb4>)
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	3304      	adds	r3, #4
 800cd2e:	4619      	mov	r1, r3
 800cd30:	4610      	mov	r0, r2
 800cd32:	f7fe f9b7 	bl	800b0a4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800cd36:	4b0c      	ldr	r3, [pc, #48]	; (800cd68 <prvAddCurrentTaskToDelayedList+0xc8>)
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	68ba      	ldr	r2, [r7, #8]
 800cd3c:	429a      	cmp	r2, r3
 800cd3e:	d202      	bcs.n	800cd46 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800cd40:	4a09      	ldr	r2, [pc, #36]	; (800cd68 <prvAddCurrentTaskToDelayedList+0xc8>)
 800cd42:	68bb      	ldr	r3, [r7, #8]
 800cd44:	6013      	str	r3, [r2, #0]
}
 800cd46:	bf00      	nop
 800cd48:	3710      	adds	r7, #16
 800cd4a:	46bd      	mov	sp, r7
 800cd4c:	bd80      	pop	{r7, pc}
 800cd4e:	bf00      	nop
 800cd50:	200006a8 	.word	0x200006a8
 800cd54:	200005a4 	.word	0x200005a4
 800cd58:	200006ac 	.word	0x200006ac
 800cd5c:	20000690 	.word	0x20000690
 800cd60:	20000660 	.word	0x20000660
 800cd64:	2000065c 	.word	0x2000065c
 800cd68:	200006c4 	.word	0x200006c4

0800cd6c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800cd6c:	b480      	push	{r7}
 800cd6e:	b085      	sub	sp, #20
 800cd70:	af00      	add	r7, sp, #0
 800cd72:	60f8      	str	r0, [r7, #12]
 800cd74:	60b9      	str	r1, [r7, #8]
 800cd76:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	3b04      	subs	r3, #4
 800cd7c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800cd7e:	68fb      	ldr	r3, [r7, #12]
 800cd80:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800cd84:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cd86:	68fb      	ldr	r3, [r7, #12]
 800cd88:	3b04      	subs	r3, #4
 800cd8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800cd8c:	68bb      	ldr	r3, [r7, #8]
 800cd8e:	f023 0201 	bic.w	r2, r3, #1
 800cd92:	68fb      	ldr	r3, [r7, #12]
 800cd94:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	3b04      	subs	r3, #4
 800cd9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800cd9c:	4a0c      	ldr	r2, [pc, #48]	; (800cdd0 <pxPortInitialiseStack+0x64>)
 800cd9e:	68fb      	ldr	r3, [r7, #12]
 800cda0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	3b14      	subs	r3, #20
 800cda6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800cda8:	687a      	ldr	r2, [r7, #4]
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800cdae:	68fb      	ldr	r3, [r7, #12]
 800cdb0:	3b04      	subs	r3, #4
 800cdb2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800cdb4:	68fb      	ldr	r3, [r7, #12]
 800cdb6:	f06f 0202 	mvn.w	r2, #2
 800cdba:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800cdbc:	68fb      	ldr	r3, [r7, #12]
 800cdbe:	3b20      	subs	r3, #32
 800cdc0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800cdc2:	68fb      	ldr	r3, [r7, #12]
}
 800cdc4:	4618      	mov	r0, r3
 800cdc6:	3714      	adds	r7, #20
 800cdc8:	46bd      	mov	sp, r7
 800cdca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdce:	4770      	bx	lr
 800cdd0:	0800cdd5 	.word	0x0800cdd5

0800cdd4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800cdd4:	b480      	push	{r7}
 800cdd6:	b085      	sub	sp, #20
 800cdd8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800cdda:	2300      	movs	r3, #0
 800cddc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800cdde:	4b14      	ldr	r3, [pc, #80]	; (800ce30 <prvTaskExitError+0x5c>)
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cde6:	d00c      	beq.n	800ce02 <prvTaskExitError+0x2e>
	__asm volatile
 800cde8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdec:	b672      	cpsid	i
 800cdee:	f383 8811 	msr	BASEPRI, r3
 800cdf2:	f3bf 8f6f 	isb	sy
 800cdf6:	f3bf 8f4f 	dsb	sy
 800cdfa:	b662      	cpsie	i
 800cdfc:	60fb      	str	r3, [r7, #12]
}
 800cdfe:	bf00      	nop
 800ce00:	e7fe      	b.n	800ce00 <prvTaskExitError+0x2c>
	__asm volatile
 800ce02:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce06:	b672      	cpsid	i
 800ce08:	f383 8811 	msr	BASEPRI, r3
 800ce0c:	f3bf 8f6f 	isb	sy
 800ce10:	f3bf 8f4f 	dsb	sy
 800ce14:	b662      	cpsie	i
 800ce16:	60bb      	str	r3, [r7, #8]
}
 800ce18:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ce1a:	bf00      	nop
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d0fc      	beq.n	800ce1c <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ce22:	bf00      	nop
 800ce24:	bf00      	nop
 800ce26:	3714      	adds	r7, #20
 800ce28:	46bd      	mov	sp, r7
 800ce2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce2e:	4770      	bx	lr
 800ce30:	20000048 	.word	0x20000048
	...

0800ce40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ce40:	4b07      	ldr	r3, [pc, #28]	; (800ce60 <pxCurrentTCBConst2>)
 800ce42:	6819      	ldr	r1, [r3, #0]
 800ce44:	6808      	ldr	r0, [r1, #0]
 800ce46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce4a:	f380 8809 	msr	PSP, r0
 800ce4e:	f3bf 8f6f 	isb	sy
 800ce52:	f04f 0000 	mov.w	r0, #0
 800ce56:	f380 8811 	msr	BASEPRI, r0
 800ce5a:	4770      	bx	lr
 800ce5c:	f3af 8000 	nop.w

0800ce60 <pxCurrentTCBConst2>:
 800ce60:	200005a4 	.word	0x200005a4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ce64:	bf00      	nop
 800ce66:	bf00      	nop

0800ce68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ce68:	4808      	ldr	r0, [pc, #32]	; (800ce8c <prvPortStartFirstTask+0x24>)
 800ce6a:	6800      	ldr	r0, [r0, #0]
 800ce6c:	6800      	ldr	r0, [r0, #0]
 800ce6e:	f380 8808 	msr	MSP, r0
 800ce72:	f04f 0000 	mov.w	r0, #0
 800ce76:	f380 8814 	msr	CONTROL, r0
 800ce7a:	b662      	cpsie	i
 800ce7c:	b661      	cpsie	f
 800ce7e:	f3bf 8f4f 	dsb	sy
 800ce82:	f3bf 8f6f 	isb	sy
 800ce86:	df00      	svc	0
 800ce88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ce8a:	bf00      	nop
 800ce8c:	e000ed08 	.word	0xe000ed08

0800ce90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ce90:	b580      	push	{r7, lr}
 800ce92:	b084      	sub	sp, #16
 800ce94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ce96:	4b37      	ldr	r3, [pc, #220]	; (800cf74 <xPortStartScheduler+0xe4>)
 800ce98:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ce9a:	68fb      	ldr	r3, [r7, #12]
 800ce9c:	781b      	ldrb	r3, [r3, #0]
 800ce9e:	b2db      	uxtb	r3, r3
 800cea0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800cea2:	68fb      	ldr	r3, [r7, #12]
 800cea4:	22ff      	movs	r2, #255	; 0xff
 800cea6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800cea8:	68fb      	ldr	r3, [r7, #12]
 800ceaa:	781b      	ldrb	r3, [r3, #0]
 800ceac:	b2db      	uxtb	r3, r3
 800ceae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ceb0:	78fb      	ldrb	r3, [r7, #3]
 800ceb2:	b2db      	uxtb	r3, r3
 800ceb4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800ceb8:	b2da      	uxtb	r2, r3
 800ceba:	4b2f      	ldr	r3, [pc, #188]	; (800cf78 <xPortStartScheduler+0xe8>)
 800cebc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800cebe:	4b2f      	ldr	r3, [pc, #188]	; (800cf7c <xPortStartScheduler+0xec>)
 800cec0:	2207      	movs	r2, #7
 800cec2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cec4:	e009      	b.n	800ceda <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800cec6:	4b2d      	ldr	r3, [pc, #180]	; (800cf7c <xPortStartScheduler+0xec>)
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	3b01      	subs	r3, #1
 800cecc:	4a2b      	ldr	r2, [pc, #172]	; (800cf7c <xPortStartScheduler+0xec>)
 800cece:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ced0:	78fb      	ldrb	r3, [r7, #3]
 800ced2:	b2db      	uxtb	r3, r3
 800ced4:	005b      	lsls	r3, r3, #1
 800ced6:	b2db      	uxtb	r3, r3
 800ced8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ceda:	78fb      	ldrb	r3, [r7, #3]
 800cedc:	b2db      	uxtb	r3, r3
 800cede:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cee2:	2b80      	cmp	r3, #128	; 0x80
 800cee4:	d0ef      	beq.n	800cec6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800cee6:	4b25      	ldr	r3, [pc, #148]	; (800cf7c <xPortStartScheduler+0xec>)
 800cee8:	681b      	ldr	r3, [r3, #0]
 800ceea:	f1c3 0307 	rsb	r3, r3, #7
 800ceee:	2b04      	cmp	r3, #4
 800cef0:	d00c      	beq.n	800cf0c <xPortStartScheduler+0x7c>
	__asm volatile
 800cef2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cef6:	b672      	cpsid	i
 800cef8:	f383 8811 	msr	BASEPRI, r3
 800cefc:	f3bf 8f6f 	isb	sy
 800cf00:	f3bf 8f4f 	dsb	sy
 800cf04:	b662      	cpsie	i
 800cf06:	60bb      	str	r3, [r7, #8]
}
 800cf08:	bf00      	nop
 800cf0a:	e7fe      	b.n	800cf0a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800cf0c:	4b1b      	ldr	r3, [pc, #108]	; (800cf7c <xPortStartScheduler+0xec>)
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	021b      	lsls	r3, r3, #8
 800cf12:	4a1a      	ldr	r2, [pc, #104]	; (800cf7c <xPortStartScheduler+0xec>)
 800cf14:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800cf16:	4b19      	ldr	r3, [pc, #100]	; (800cf7c <xPortStartScheduler+0xec>)
 800cf18:	681b      	ldr	r3, [r3, #0]
 800cf1a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800cf1e:	4a17      	ldr	r2, [pc, #92]	; (800cf7c <xPortStartScheduler+0xec>)
 800cf20:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	b2da      	uxtb	r2, r3
 800cf26:	68fb      	ldr	r3, [r7, #12]
 800cf28:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800cf2a:	4b15      	ldr	r3, [pc, #84]	; (800cf80 <xPortStartScheduler+0xf0>)
 800cf2c:	681b      	ldr	r3, [r3, #0]
 800cf2e:	4a14      	ldr	r2, [pc, #80]	; (800cf80 <xPortStartScheduler+0xf0>)
 800cf30:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800cf34:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800cf36:	4b12      	ldr	r3, [pc, #72]	; (800cf80 <xPortStartScheduler+0xf0>)
 800cf38:	681b      	ldr	r3, [r3, #0]
 800cf3a:	4a11      	ldr	r2, [pc, #68]	; (800cf80 <xPortStartScheduler+0xf0>)
 800cf3c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800cf40:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800cf42:	f000 f8dd 	bl	800d100 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800cf46:	4b0f      	ldr	r3, [pc, #60]	; (800cf84 <xPortStartScheduler+0xf4>)
 800cf48:	2200      	movs	r2, #0
 800cf4a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800cf4c:	f000 f8fc 	bl	800d148 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800cf50:	4b0d      	ldr	r3, [pc, #52]	; (800cf88 <xPortStartScheduler+0xf8>)
 800cf52:	681b      	ldr	r3, [r3, #0]
 800cf54:	4a0c      	ldr	r2, [pc, #48]	; (800cf88 <xPortStartScheduler+0xf8>)
 800cf56:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800cf5a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800cf5c:	f7ff ff84 	bl	800ce68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800cf60:	f7ff fa72 	bl	800c448 <vTaskSwitchContext>
	prvTaskExitError();
 800cf64:	f7ff ff36 	bl	800cdd4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800cf68:	2300      	movs	r3, #0
}
 800cf6a:	4618      	mov	r0, r3
 800cf6c:	3710      	adds	r7, #16
 800cf6e:	46bd      	mov	sp, r7
 800cf70:	bd80      	pop	{r7, pc}
 800cf72:	bf00      	nop
 800cf74:	e000e400 	.word	0xe000e400
 800cf78:	200006d0 	.word	0x200006d0
 800cf7c:	200006d4 	.word	0x200006d4
 800cf80:	e000ed20 	.word	0xe000ed20
 800cf84:	20000048 	.word	0x20000048
 800cf88:	e000ef34 	.word	0xe000ef34

0800cf8c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800cf8c:	b480      	push	{r7}
 800cf8e:	b083      	sub	sp, #12
 800cf90:	af00      	add	r7, sp, #0
	__asm volatile
 800cf92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf96:	b672      	cpsid	i
 800cf98:	f383 8811 	msr	BASEPRI, r3
 800cf9c:	f3bf 8f6f 	isb	sy
 800cfa0:	f3bf 8f4f 	dsb	sy
 800cfa4:	b662      	cpsie	i
 800cfa6:	607b      	str	r3, [r7, #4]
}
 800cfa8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800cfaa:	4b10      	ldr	r3, [pc, #64]	; (800cfec <vPortEnterCritical+0x60>)
 800cfac:	681b      	ldr	r3, [r3, #0]
 800cfae:	3301      	adds	r3, #1
 800cfb0:	4a0e      	ldr	r2, [pc, #56]	; (800cfec <vPortEnterCritical+0x60>)
 800cfb2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800cfb4:	4b0d      	ldr	r3, [pc, #52]	; (800cfec <vPortEnterCritical+0x60>)
 800cfb6:	681b      	ldr	r3, [r3, #0]
 800cfb8:	2b01      	cmp	r3, #1
 800cfba:	d111      	bne.n	800cfe0 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800cfbc:	4b0c      	ldr	r3, [pc, #48]	; (800cff0 <vPortEnterCritical+0x64>)
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	b2db      	uxtb	r3, r3
 800cfc2:	2b00      	cmp	r3, #0
 800cfc4:	d00c      	beq.n	800cfe0 <vPortEnterCritical+0x54>
	__asm volatile
 800cfc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfca:	b672      	cpsid	i
 800cfcc:	f383 8811 	msr	BASEPRI, r3
 800cfd0:	f3bf 8f6f 	isb	sy
 800cfd4:	f3bf 8f4f 	dsb	sy
 800cfd8:	b662      	cpsie	i
 800cfda:	603b      	str	r3, [r7, #0]
}
 800cfdc:	bf00      	nop
 800cfde:	e7fe      	b.n	800cfde <vPortEnterCritical+0x52>
	}
}
 800cfe0:	bf00      	nop
 800cfe2:	370c      	adds	r7, #12
 800cfe4:	46bd      	mov	sp, r7
 800cfe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfea:	4770      	bx	lr
 800cfec:	20000048 	.word	0x20000048
 800cff0:	e000ed04 	.word	0xe000ed04

0800cff4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800cff4:	b480      	push	{r7}
 800cff6:	b083      	sub	sp, #12
 800cff8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800cffa:	4b13      	ldr	r3, [pc, #76]	; (800d048 <vPortExitCritical+0x54>)
 800cffc:	681b      	ldr	r3, [r3, #0]
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d10c      	bne.n	800d01c <vPortExitCritical+0x28>
	__asm volatile
 800d002:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d006:	b672      	cpsid	i
 800d008:	f383 8811 	msr	BASEPRI, r3
 800d00c:	f3bf 8f6f 	isb	sy
 800d010:	f3bf 8f4f 	dsb	sy
 800d014:	b662      	cpsie	i
 800d016:	607b      	str	r3, [r7, #4]
}
 800d018:	bf00      	nop
 800d01a:	e7fe      	b.n	800d01a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800d01c:	4b0a      	ldr	r3, [pc, #40]	; (800d048 <vPortExitCritical+0x54>)
 800d01e:	681b      	ldr	r3, [r3, #0]
 800d020:	3b01      	subs	r3, #1
 800d022:	4a09      	ldr	r2, [pc, #36]	; (800d048 <vPortExitCritical+0x54>)
 800d024:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d026:	4b08      	ldr	r3, [pc, #32]	; (800d048 <vPortExitCritical+0x54>)
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	2b00      	cmp	r3, #0
 800d02c:	d105      	bne.n	800d03a <vPortExitCritical+0x46>
 800d02e:	2300      	movs	r3, #0
 800d030:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800d032:	683b      	ldr	r3, [r7, #0]
 800d034:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800d038:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d03a:	bf00      	nop
 800d03c:	370c      	adds	r7, #12
 800d03e:	46bd      	mov	sp, r7
 800d040:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d044:	4770      	bx	lr
 800d046:	bf00      	nop
 800d048:	20000048 	.word	0x20000048
 800d04c:	00000000 	.word	0x00000000

0800d050 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d050:	f3ef 8009 	mrs	r0, PSP
 800d054:	f3bf 8f6f 	isb	sy
 800d058:	4b15      	ldr	r3, [pc, #84]	; (800d0b0 <pxCurrentTCBConst>)
 800d05a:	681a      	ldr	r2, [r3, #0]
 800d05c:	f01e 0f10 	tst.w	lr, #16
 800d060:	bf08      	it	eq
 800d062:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d066:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d06a:	6010      	str	r0, [r2, #0]
 800d06c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d070:	f04f 0050 	mov.w	r0, #80	; 0x50
 800d074:	b672      	cpsid	i
 800d076:	f380 8811 	msr	BASEPRI, r0
 800d07a:	f3bf 8f4f 	dsb	sy
 800d07e:	f3bf 8f6f 	isb	sy
 800d082:	b662      	cpsie	i
 800d084:	f7ff f9e0 	bl	800c448 <vTaskSwitchContext>
 800d088:	f04f 0000 	mov.w	r0, #0
 800d08c:	f380 8811 	msr	BASEPRI, r0
 800d090:	bc09      	pop	{r0, r3}
 800d092:	6819      	ldr	r1, [r3, #0]
 800d094:	6808      	ldr	r0, [r1, #0]
 800d096:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d09a:	f01e 0f10 	tst.w	lr, #16
 800d09e:	bf08      	it	eq
 800d0a0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d0a4:	f380 8809 	msr	PSP, r0
 800d0a8:	f3bf 8f6f 	isb	sy
 800d0ac:	4770      	bx	lr
 800d0ae:	bf00      	nop

0800d0b0 <pxCurrentTCBConst>:
 800d0b0:	200005a4 	.word	0x200005a4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d0b4:	bf00      	nop
 800d0b6:	bf00      	nop

0800d0b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d0b8:	b580      	push	{r7, lr}
 800d0ba:	b082      	sub	sp, #8
 800d0bc:	af00      	add	r7, sp, #0
	__asm volatile
 800d0be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0c2:	b672      	cpsid	i
 800d0c4:	f383 8811 	msr	BASEPRI, r3
 800d0c8:	f3bf 8f6f 	isb	sy
 800d0cc:	f3bf 8f4f 	dsb	sy
 800d0d0:	b662      	cpsie	i
 800d0d2:	607b      	str	r3, [r7, #4]
}
 800d0d4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d0d6:	f7ff f8fd 	bl	800c2d4 <xTaskIncrementTick>
 800d0da:	4603      	mov	r3, r0
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d003      	beq.n	800d0e8 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d0e0:	4b06      	ldr	r3, [pc, #24]	; (800d0fc <SysTick_Handler+0x44>)
 800d0e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d0e6:	601a      	str	r2, [r3, #0]
 800d0e8:	2300      	movs	r3, #0
 800d0ea:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d0ec:	683b      	ldr	r3, [r7, #0]
 800d0ee:	f383 8811 	msr	BASEPRI, r3
}
 800d0f2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d0f4:	bf00      	nop
 800d0f6:	3708      	adds	r7, #8
 800d0f8:	46bd      	mov	sp, r7
 800d0fa:	bd80      	pop	{r7, pc}
 800d0fc:	e000ed04 	.word	0xe000ed04

0800d100 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d100:	b480      	push	{r7}
 800d102:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d104:	4b0b      	ldr	r3, [pc, #44]	; (800d134 <vPortSetupTimerInterrupt+0x34>)
 800d106:	2200      	movs	r2, #0
 800d108:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d10a:	4b0b      	ldr	r3, [pc, #44]	; (800d138 <vPortSetupTimerInterrupt+0x38>)
 800d10c:	2200      	movs	r2, #0
 800d10e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d110:	4b0a      	ldr	r3, [pc, #40]	; (800d13c <vPortSetupTimerInterrupt+0x3c>)
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	4a0a      	ldr	r2, [pc, #40]	; (800d140 <vPortSetupTimerInterrupt+0x40>)
 800d116:	fba2 2303 	umull	r2, r3, r2, r3
 800d11a:	099b      	lsrs	r3, r3, #6
 800d11c:	4a09      	ldr	r2, [pc, #36]	; (800d144 <vPortSetupTimerInterrupt+0x44>)
 800d11e:	3b01      	subs	r3, #1
 800d120:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d122:	4b04      	ldr	r3, [pc, #16]	; (800d134 <vPortSetupTimerInterrupt+0x34>)
 800d124:	2207      	movs	r2, #7
 800d126:	601a      	str	r2, [r3, #0]
}
 800d128:	bf00      	nop
 800d12a:	46bd      	mov	sp, r7
 800d12c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d130:	4770      	bx	lr
 800d132:	bf00      	nop
 800d134:	e000e010 	.word	0xe000e010
 800d138:	e000e018 	.word	0xe000e018
 800d13c:	2000003c 	.word	0x2000003c
 800d140:	10624dd3 	.word	0x10624dd3
 800d144:	e000e014 	.word	0xe000e014

0800d148 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d148:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800d158 <vPortEnableVFP+0x10>
 800d14c:	6801      	ldr	r1, [r0, #0]
 800d14e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800d152:	6001      	str	r1, [r0, #0]
 800d154:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d156:	bf00      	nop
 800d158:	e000ed88 	.word	0xe000ed88

0800d15c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d15c:	b580      	push	{r7, lr}
 800d15e:	b08a      	sub	sp, #40	; 0x28
 800d160:	af00      	add	r7, sp, #0
 800d162:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d164:	2300      	movs	r3, #0
 800d166:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d168:	f7ff f808 	bl	800c17c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d16c:	4b5b      	ldr	r3, [pc, #364]	; (800d2dc <pvPortMalloc+0x180>)
 800d16e:	681b      	ldr	r3, [r3, #0]
 800d170:	2b00      	cmp	r3, #0
 800d172:	d101      	bne.n	800d178 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d174:	f000 f91a 	bl	800d3ac <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d178:	4b59      	ldr	r3, [pc, #356]	; (800d2e0 <pvPortMalloc+0x184>)
 800d17a:	681a      	ldr	r2, [r3, #0]
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	4013      	ands	r3, r2
 800d180:	2b00      	cmp	r3, #0
 800d182:	f040 8092 	bne.w	800d2aa <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	2b00      	cmp	r3, #0
 800d18a:	d01f      	beq.n	800d1cc <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 800d18c:	2208      	movs	r2, #8
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	4413      	add	r3, r2
 800d192:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	f003 0307 	and.w	r3, r3, #7
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	d016      	beq.n	800d1cc <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	f023 0307 	bic.w	r3, r3, #7
 800d1a4:	3308      	adds	r3, #8
 800d1a6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	f003 0307 	and.w	r3, r3, #7
 800d1ae:	2b00      	cmp	r3, #0
 800d1b0:	d00c      	beq.n	800d1cc <pvPortMalloc+0x70>
	__asm volatile
 800d1b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1b6:	b672      	cpsid	i
 800d1b8:	f383 8811 	msr	BASEPRI, r3
 800d1bc:	f3bf 8f6f 	isb	sy
 800d1c0:	f3bf 8f4f 	dsb	sy
 800d1c4:	b662      	cpsie	i
 800d1c6:	617b      	str	r3, [r7, #20]
}
 800d1c8:	bf00      	nop
 800d1ca:	e7fe      	b.n	800d1ca <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	2b00      	cmp	r3, #0
 800d1d0:	d06b      	beq.n	800d2aa <pvPortMalloc+0x14e>
 800d1d2:	4b44      	ldr	r3, [pc, #272]	; (800d2e4 <pvPortMalloc+0x188>)
 800d1d4:	681b      	ldr	r3, [r3, #0]
 800d1d6:	687a      	ldr	r2, [r7, #4]
 800d1d8:	429a      	cmp	r2, r3
 800d1da:	d866      	bhi.n	800d2aa <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d1dc:	4b42      	ldr	r3, [pc, #264]	; (800d2e8 <pvPortMalloc+0x18c>)
 800d1de:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d1e0:	4b41      	ldr	r3, [pc, #260]	; (800d2e8 <pvPortMalloc+0x18c>)
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d1e6:	e004      	b.n	800d1f2 <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 800d1e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1ea:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d1ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1ee:	681b      	ldr	r3, [r3, #0]
 800d1f0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d1f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1f4:	685b      	ldr	r3, [r3, #4]
 800d1f6:	687a      	ldr	r2, [r7, #4]
 800d1f8:	429a      	cmp	r2, r3
 800d1fa:	d903      	bls.n	800d204 <pvPortMalloc+0xa8>
 800d1fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1fe:	681b      	ldr	r3, [r3, #0]
 800d200:	2b00      	cmp	r3, #0
 800d202:	d1f1      	bne.n	800d1e8 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d204:	4b35      	ldr	r3, [pc, #212]	; (800d2dc <pvPortMalloc+0x180>)
 800d206:	681b      	ldr	r3, [r3, #0]
 800d208:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d20a:	429a      	cmp	r2, r3
 800d20c:	d04d      	beq.n	800d2aa <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d20e:	6a3b      	ldr	r3, [r7, #32]
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	2208      	movs	r2, #8
 800d214:	4413      	add	r3, r2
 800d216:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d21a:	681a      	ldr	r2, [r3, #0]
 800d21c:	6a3b      	ldr	r3, [r7, #32]
 800d21e:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d222:	685a      	ldr	r2, [r3, #4]
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	1ad2      	subs	r2, r2, r3
 800d228:	2308      	movs	r3, #8
 800d22a:	005b      	lsls	r3, r3, #1
 800d22c:	429a      	cmp	r2, r3
 800d22e:	d921      	bls.n	800d274 <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d230:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	4413      	add	r3, r2
 800d236:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d238:	69bb      	ldr	r3, [r7, #24]
 800d23a:	f003 0307 	and.w	r3, r3, #7
 800d23e:	2b00      	cmp	r3, #0
 800d240:	d00c      	beq.n	800d25c <pvPortMalloc+0x100>
	__asm volatile
 800d242:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d246:	b672      	cpsid	i
 800d248:	f383 8811 	msr	BASEPRI, r3
 800d24c:	f3bf 8f6f 	isb	sy
 800d250:	f3bf 8f4f 	dsb	sy
 800d254:	b662      	cpsie	i
 800d256:	613b      	str	r3, [r7, #16]
}
 800d258:	bf00      	nop
 800d25a:	e7fe      	b.n	800d25a <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d25c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d25e:	685a      	ldr	r2, [r3, #4]
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	1ad2      	subs	r2, r2, r3
 800d264:	69bb      	ldr	r3, [r7, #24]
 800d266:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d26a:	687a      	ldr	r2, [r7, #4]
 800d26c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d26e:	69b8      	ldr	r0, [r7, #24]
 800d270:	f000 f8fe 	bl	800d470 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d274:	4b1b      	ldr	r3, [pc, #108]	; (800d2e4 <pvPortMalloc+0x188>)
 800d276:	681a      	ldr	r2, [r3, #0]
 800d278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d27a:	685b      	ldr	r3, [r3, #4]
 800d27c:	1ad3      	subs	r3, r2, r3
 800d27e:	4a19      	ldr	r2, [pc, #100]	; (800d2e4 <pvPortMalloc+0x188>)
 800d280:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d282:	4b18      	ldr	r3, [pc, #96]	; (800d2e4 <pvPortMalloc+0x188>)
 800d284:	681a      	ldr	r2, [r3, #0]
 800d286:	4b19      	ldr	r3, [pc, #100]	; (800d2ec <pvPortMalloc+0x190>)
 800d288:	681b      	ldr	r3, [r3, #0]
 800d28a:	429a      	cmp	r2, r3
 800d28c:	d203      	bcs.n	800d296 <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d28e:	4b15      	ldr	r3, [pc, #84]	; (800d2e4 <pvPortMalloc+0x188>)
 800d290:	681b      	ldr	r3, [r3, #0]
 800d292:	4a16      	ldr	r2, [pc, #88]	; (800d2ec <pvPortMalloc+0x190>)
 800d294:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d298:	685a      	ldr	r2, [r3, #4]
 800d29a:	4b11      	ldr	r3, [pc, #68]	; (800d2e0 <pvPortMalloc+0x184>)
 800d29c:	681b      	ldr	r3, [r3, #0]
 800d29e:	431a      	orrs	r2, r3
 800d2a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2a2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d2a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2a6:	2200      	movs	r2, #0
 800d2a8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d2aa:	f7fe ff75 	bl	800c198 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d2ae:	69fb      	ldr	r3, [r7, #28]
 800d2b0:	f003 0307 	and.w	r3, r3, #7
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d00c      	beq.n	800d2d2 <pvPortMalloc+0x176>
	__asm volatile
 800d2b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2bc:	b672      	cpsid	i
 800d2be:	f383 8811 	msr	BASEPRI, r3
 800d2c2:	f3bf 8f6f 	isb	sy
 800d2c6:	f3bf 8f4f 	dsb	sy
 800d2ca:	b662      	cpsie	i
 800d2cc:	60fb      	str	r3, [r7, #12]
}
 800d2ce:	bf00      	nop
 800d2d0:	e7fe      	b.n	800d2d0 <pvPortMalloc+0x174>
	return pvReturn;
 800d2d2:	69fb      	ldr	r3, [r7, #28]
}
 800d2d4:	4618      	mov	r0, r3
 800d2d6:	3728      	adds	r7, #40	; 0x28
 800d2d8:	46bd      	mov	sp, r7
 800d2da:	bd80      	pop	{r7, pc}
 800d2dc:	20007ee0 	.word	0x20007ee0
 800d2e0:	20007eec 	.word	0x20007eec
 800d2e4:	20007ee4 	.word	0x20007ee4
 800d2e8:	20007ed8 	.word	0x20007ed8
 800d2ec:	20007ee8 	.word	0x20007ee8

0800d2f0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d2f0:	b580      	push	{r7, lr}
 800d2f2:	b086      	sub	sp, #24
 800d2f4:	af00      	add	r7, sp, #0
 800d2f6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	2b00      	cmp	r3, #0
 800d300:	d04c      	beq.n	800d39c <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d302:	2308      	movs	r3, #8
 800d304:	425b      	negs	r3, r3
 800d306:	697a      	ldr	r2, [r7, #20]
 800d308:	4413      	add	r3, r2
 800d30a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d30c:	697b      	ldr	r3, [r7, #20]
 800d30e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d310:	693b      	ldr	r3, [r7, #16]
 800d312:	685a      	ldr	r2, [r3, #4]
 800d314:	4b23      	ldr	r3, [pc, #140]	; (800d3a4 <vPortFree+0xb4>)
 800d316:	681b      	ldr	r3, [r3, #0]
 800d318:	4013      	ands	r3, r2
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	d10c      	bne.n	800d338 <vPortFree+0x48>
	__asm volatile
 800d31e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d322:	b672      	cpsid	i
 800d324:	f383 8811 	msr	BASEPRI, r3
 800d328:	f3bf 8f6f 	isb	sy
 800d32c:	f3bf 8f4f 	dsb	sy
 800d330:	b662      	cpsie	i
 800d332:	60fb      	str	r3, [r7, #12]
}
 800d334:	bf00      	nop
 800d336:	e7fe      	b.n	800d336 <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d338:	693b      	ldr	r3, [r7, #16]
 800d33a:	681b      	ldr	r3, [r3, #0]
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d00c      	beq.n	800d35a <vPortFree+0x6a>
	__asm volatile
 800d340:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d344:	b672      	cpsid	i
 800d346:	f383 8811 	msr	BASEPRI, r3
 800d34a:	f3bf 8f6f 	isb	sy
 800d34e:	f3bf 8f4f 	dsb	sy
 800d352:	b662      	cpsie	i
 800d354:	60bb      	str	r3, [r7, #8]
}
 800d356:	bf00      	nop
 800d358:	e7fe      	b.n	800d358 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d35a:	693b      	ldr	r3, [r7, #16]
 800d35c:	685a      	ldr	r2, [r3, #4]
 800d35e:	4b11      	ldr	r3, [pc, #68]	; (800d3a4 <vPortFree+0xb4>)
 800d360:	681b      	ldr	r3, [r3, #0]
 800d362:	4013      	ands	r3, r2
 800d364:	2b00      	cmp	r3, #0
 800d366:	d019      	beq.n	800d39c <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d368:	693b      	ldr	r3, [r7, #16]
 800d36a:	681b      	ldr	r3, [r3, #0]
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	d115      	bne.n	800d39c <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d370:	693b      	ldr	r3, [r7, #16]
 800d372:	685a      	ldr	r2, [r3, #4]
 800d374:	4b0b      	ldr	r3, [pc, #44]	; (800d3a4 <vPortFree+0xb4>)
 800d376:	681b      	ldr	r3, [r3, #0]
 800d378:	43db      	mvns	r3, r3
 800d37a:	401a      	ands	r2, r3
 800d37c:	693b      	ldr	r3, [r7, #16]
 800d37e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d380:	f7fe fefc 	bl	800c17c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d384:	693b      	ldr	r3, [r7, #16]
 800d386:	685a      	ldr	r2, [r3, #4]
 800d388:	4b07      	ldr	r3, [pc, #28]	; (800d3a8 <vPortFree+0xb8>)
 800d38a:	681b      	ldr	r3, [r3, #0]
 800d38c:	4413      	add	r3, r2
 800d38e:	4a06      	ldr	r2, [pc, #24]	; (800d3a8 <vPortFree+0xb8>)
 800d390:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d392:	6938      	ldr	r0, [r7, #16]
 800d394:	f000 f86c 	bl	800d470 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800d398:	f7fe fefe 	bl	800c198 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d39c:	bf00      	nop
 800d39e:	3718      	adds	r7, #24
 800d3a0:	46bd      	mov	sp, r7
 800d3a2:	bd80      	pop	{r7, pc}
 800d3a4:	20007eec 	.word	0x20007eec
 800d3a8:	20007ee4 	.word	0x20007ee4

0800d3ac <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d3ac:	b480      	push	{r7}
 800d3ae:	b085      	sub	sp, #20
 800d3b0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d3b2:	f44f 43f0 	mov.w	r3, #30720	; 0x7800
 800d3b6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d3b8:	4b27      	ldr	r3, [pc, #156]	; (800d458 <prvHeapInit+0xac>)
 800d3ba:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d3bc:	68fb      	ldr	r3, [r7, #12]
 800d3be:	f003 0307 	and.w	r3, r3, #7
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	d00c      	beq.n	800d3e0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d3c6:	68fb      	ldr	r3, [r7, #12]
 800d3c8:	3307      	adds	r3, #7
 800d3ca:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d3cc:	68fb      	ldr	r3, [r7, #12]
 800d3ce:	f023 0307 	bic.w	r3, r3, #7
 800d3d2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d3d4:	68ba      	ldr	r2, [r7, #8]
 800d3d6:	68fb      	ldr	r3, [r7, #12]
 800d3d8:	1ad3      	subs	r3, r2, r3
 800d3da:	4a1f      	ldr	r2, [pc, #124]	; (800d458 <prvHeapInit+0xac>)
 800d3dc:	4413      	add	r3, r2
 800d3de:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d3e0:	68fb      	ldr	r3, [r7, #12]
 800d3e2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d3e4:	4a1d      	ldr	r2, [pc, #116]	; (800d45c <prvHeapInit+0xb0>)
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d3ea:	4b1c      	ldr	r3, [pc, #112]	; (800d45c <prvHeapInit+0xb0>)
 800d3ec:	2200      	movs	r2, #0
 800d3ee:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	68ba      	ldr	r2, [r7, #8]
 800d3f4:	4413      	add	r3, r2
 800d3f6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d3f8:	2208      	movs	r2, #8
 800d3fa:	68fb      	ldr	r3, [r7, #12]
 800d3fc:	1a9b      	subs	r3, r3, r2
 800d3fe:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d400:	68fb      	ldr	r3, [r7, #12]
 800d402:	f023 0307 	bic.w	r3, r3, #7
 800d406:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d408:	68fb      	ldr	r3, [r7, #12]
 800d40a:	4a15      	ldr	r2, [pc, #84]	; (800d460 <prvHeapInit+0xb4>)
 800d40c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d40e:	4b14      	ldr	r3, [pc, #80]	; (800d460 <prvHeapInit+0xb4>)
 800d410:	681b      	ldr	r3, [r3, #0]
 800d412:	2200      	movs	r2, #0
 800d414:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d416:	4b12      	ldr	r3, [pc, #72]	; (800d460 <prvHeapInit+0xb4>)
 800d418:	681b      	ldr	r3, [r3, #0]
 800d41a:	2200      	movs	r2, #0
 800d41c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d422:	683b      	ldr	r3, [r7, #0]
 800d424:	68fa      	ldr	r2, [r7, #12]
 800d426:	1ad2      	subs	r2, r2, r3
 800d428:	683b      	ldr	r3, [r7, #0]
 800d42a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d42c:	4b0c      	ldr	r3, [pc, #48]	; (800d460 <prvHeapInit+0xb4>)
 800d42e:	681a      	ldr	r2, [r3, #0]
 800d430:	683b      	ldr	r3, [r7, #0]
 800d432:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d434:	683b      	ldr	r3, [r7, #0]
 800d436:	685b      	ldr	r3, [r3, #4]
 800d438:	4a0a      	ldr	r2, [pc, #40]	; (800d464 <prvHeapInit+0xb8>)
 800d43a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d43c:	683b      	ldr	r3, [r7, #0]
 800d43e:	685b      	ldr	r3, [r3, #4]
 800d440:	4a09      	ldr	r2, [pc, #36]	; (800d468 <prvHeapInit+0xbc>)
 800d442:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d444:	4b09      	ldr	r3, [pc, #36]	; (800d46c <prvHeapInit+0xc0>)
 800d446:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d44a:	601a      	str	r2, [r3, #0]
}
 800d44c:	bf00      	nop
 800d44e:	3714      	adds	r7, #20
 800d450:	46bd      	mov	sp, r7
 800d452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d456:	4770      	bx	lr
 800d458:	200006d8 	.word	0x200006d8
 800d45c:	20007ed8 	.word	0x20007ed8
 800d460:	20007ee0 	.word	0x20007ee0
 800d464:	20007ee8 	.word	0x20007ee8
 800d468:	20007ee4 	.word	0x20007ee4
 800d46c:	20007eec 	.word	0x20007eec

0800d470 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d470:	b480      	push	{r7}
 800d472:	b085      	sub	sp, #20
 800d474:	af00      	add	r7, sp, #0
 800d476:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d478:	4b28      	ldr	r3, [pc, #160]	; (800d51c <prvInsertBlockIntoFreeList+0xac>)
 800d47a:	60fb      	str	r3, [r7, #12]
 800d47c:	e002      	b.n	800d484 <prvInsertBlockIntoFreeList+0x14>
 800d47e:	68fb      	ldr	r3, [r7, #12]
 800d480:	681b      	ldr	r3, [r3, #0]
 800d482:	60fb      	str	r3, [r7, #12]
 800d484:	68fb      	ldr	r3, [r7, #12]
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	687a      	ldr	r2, [r7, #4]
 800d48a:	429a      	cmp	r2, r3
 800d48c:	d8f7      	bhi.n	800d47e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d48e:	68fb      	ldr	r3, [r7, #12]
 800d490:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d492:	68fb      	ldr	r3, [r7, #12]
 800d494:	685b      	ldr	r3, [r3, #4]
 800d496:	68ba      	ldr	r2, [r7, #8]
 800d498:	4413      	add	r3, r2
 800d49a:	687a      	ldr	r2, [r7, #4]
 800d49c:	429a      	cmp	r2, r3
 800d49e:	d108      	bne.n	800d4b2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d4a0:	68fb      	ldr	r3, [r7, #12]
 800d4a2:	685a      	ldr	r2, [r3, #4]
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	685b      	ldr	r3, [r3, #4]
 800d4a8:	441a      	add	r2, r3
 800d4aa:	68fb      	ldr	r3, [r7, #12]
 800d4ac:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d4ae:	68fb      	ldr	r3, [r7, #12]
 800d4b0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	685b      	ldr	r3, [r3, #4]
 800d4ba:	68ba      	ldr	r2, [r7, #8]
 800d4bc:	441a      	add	r2, r3
 800d4be:	68fb      	ldr	r3, [r7, #12]
 800d4c0:	681b      	ldr	r3, [r3, #0]
 800d4c2:	429a      	cmp	r2, r3
 800d4c4:	d118      	bne.n	800d4f8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d4c6:	68fb      	ldr	r3, [r7, #12]
 800d4c8:	681a      	ldr	r2, [r3, #0]
 800d4ca:	4b15      	ldr	r3, [pc, #84]	; (800d520 <prvInsertBlockIntoFreeList+0xb0>)
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	429a      	cmp	r2, r3
 800d4d0:	d00d      	beq.n	800d4ee <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	685a      	ldr	r2, [r3, #4]
 800d4d6:	68fb      	ldr	r3, [r7, #12]
 800d4d8:	681b      	ldr	r3, [r3, #0]
 800d4da:	685b      	ldr	r3, [r3, #4]
 800d4dc:	441a      	add	r2, r3
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d4e2:	68fb      	ldr	r3, [r7, #12]
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	681a      	ldr	r2, [r3, #0]
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	601a      	str	r2, [r3, #0]
 800d4ec:	e008      	b.n	800d500 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d4ee:	4b0c      	ldr	r3, [pc, #48]	; (800d520 <prvInsertBlockIntoFreeList+0xb0>)
 800d4f0:	681a      	ldr	r2, [r3, #0]
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	601a      	str	r2, [r3, #0]
 800d4f6:	e003      	b.n	800d500 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d4f8:	68fb      	ldr	r3, [r7, #12]
 800d4fa:	681a      	ldr	r2, [r3, #0]
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d500:	68fa      	ldr	r2, [r7, #12]
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	429a      	cmp	r2, r3
 800d506:	d002      	beq.n	800d50e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d508:	68fb      	ldr	r3, [r7, #12]
 800d50a:	687a      	ldr	r2, [r7, #4]
 800d50c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d50e:	bf00      	nop
 800d510:	3714      	adds	r7, #20
 800d512:	46bd      	mov	sp, r7
 800d514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d518:	4770      	bx	lr
 800d51a:	bf00      	nop
 800d51c:	20007ed8 	.word	0x20007ed8
 800d520:	20007ee0 	.word	0x20007ee0

0800d524 <__libc_init_array>:
 800d524:	b570      	push	{r4, r5, r6, lr}
 800d526:	4d0d      	ldr	r5, [pc, #52]	; (800d55c <__libc_init_array+0x38>)
 800d528:	4c0d      	ldr	r4, [pc, #52]	; (800d560 <__libc_init_array+0x3c>)
 800d52a:	1b64      	subs	r4, r4, r5
 800d52c:	10a4      	asrs	r4, r4, #2
 800d52e:	2600      	movs	r6, #0
 800d530:	42a6      	cmp	r6, r4
 800d532:	d109      	bne.n	800d548 <__libc_init_array+0x24>
 800d534:	4d0b      	ldr	r5, [pc, #44]	; (800d564 <__libc_init_array+0x40>)
 800d536:	4c0c      	ldr	r4, [pc, #48]	; (800d568 <__libc_init_array+0x44>)
 800d538:	f000 f8f6 	bl	800d728 <_init>
 800d53c:	1b64      	subs	r4, r4, r5
 800d53e:	10a4      	asrs	r4, r4, #2
 800d540:	2600      	movs	r6, #0
 800d542:	42a6      	cmp	r6, r4
 800d544:	d105      	bne.n	800d552 <__libc_init_array+0x2e>
 800d546:	bd70      	pop	{r4, r5, r6, pc}
 800d548:	f855 3b04 	ldr.w	r3, [r5], #4
 800d54c:	4798      	blx	r3
 800d54e:	3601      	adds	r6, #1
 800d550:	e7ee      	b.n	800d530 <__libc_init_array+0xc>
 800d552:	f855 3b04 	ldr.w	r3, [r5], #4
 800d556:	4798      	blx	r3
 800d558:	3601      	adds	r6, #1
 800d55a:	e7f2      	b.n	800d542 <__libc_init_array+0x1e>
 800d55c:	080339cc 	.word	0x080339cc
 800d560:	080339cc 	.word	0x080339cc
 800d564:	080339cc 	.word	0x080339cc
 800d568:	080339d0 	.word	0x080339d0

0800d56c <__retarget_lock_acquire_recursive>:
 800d56c:	4770      	bx	lr

0800d56e <__retarget_lock_release_recursive>:
 800d56e:	4770      	bx	lr

0800d570 <memcpy>:
 800d570:	440a      	add	r2, r1
 800d572:	4291      	cmp	r1, r2
 800d574:	f100 33ff 	add.w	r3, r0, #4294967295
 800d578:	d100      	bne.n	800d57c <memcpy+0xc>
 800d57a:	4770      	bx	lr
 800d57c:	b510      	push	{r4, lr}
 800d57e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d582:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d586:	4291      	cmp	r1, r2
 800d588:	d1f9      	bne.n	800d57e <memcpy+0xe>
 800d58a:	bd10      	pop	{r4, pc}

0800d58c <memset>:
 800d58c:	4402      	add	r2, r0
 800d58e:	4603      	mov	r3, r0
 800d590:	4293      	cmp	r3, r2
 800d592:	d100      	bne.n	800d596 <memset+0xa>
 800d594:	4770      	bx	lr
 800d596:	f803 1b01 	strb.w	r1, [r3], #1
 800d59a:	e7f9      	b.n	800d590 <memset+0x4>

0800d59c <cleanup_glue>:
 800d59c:	b538      	push	{r3, r4, r5, lr}
 800d59e:	460c      	mov	r4, r1
 800d5a0:	6809      	ldr	r1, [r1, #0]
 800d5a2:	4605      	mov	r5, r0
 800d5a4:	b109      	cbz	r1, 800d5aa <cleanup_glue+0xe>
 800d5a6:	f7ff fff9 	bl	800d59c <cleanup_glue>
 800d5aa:	4621      	mov	r1, r4
 800d5ac:	4628      	mov	r0, r5
 800d5ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d5b2:	f000 b869 	b.w	800d688 <_free_r>
	...

0800d5b8 <_reclaim_reent>:
 800d5b8:	4b2c      	ldr	r3, [pc, #176]	; (800d66c <_reclaim_reent+0xb4>)
 800d5ba:	681b      	ldr	r3, [r3, #0]
 800d5bc:	4283      	cmp	r3, r0
 800d5be:	b570      	push	{r4, r5, r6, lr}
 800d5c0:	4604      	mov	r4, r0
 800d5c2:	d051      	beq.n	800d668 <_reclaim_reent+0xb0>
 800d5c4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800d5c6:	b143      	cbz	r3, 800d5da <_reclaim_reent+0x22>
 800d5c8:	68db      	ldr	r3, [r3, #12]
 800d5ca:	2b00      	cmp	r3, #0
 800d5cc:	d14a      	bne.n	800d664 <_reclaim_reent+0xac>
 800d5ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d5d0:	6819      	ldr	r1, [r3, #0]
 800d5d2:	b111      	cbz	r1, 800d5da <_reclaim_reent+0x22>
 800d5d4:	4620      	mov	r0, r4
 800d5d6:	f000 f857 	bl	800d688 <_free_r>
 800d5da:	6961      	ldr	r1, [r4, #20]
 800d5dc:	b111      	cbz	r1, 800d5e4 <_reclaim_reent+0x2c>
 800d5de:	4620      	mov	r0, r4
 800d5e0:	f000 f852 	bl	800d688 <_free_r>
 800d5e4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800d5e6:	b111      	cbz	r1, 800d5ee <_reclaim_reent+0x36>
 800d5e8:	4620      	mov	r0, r4
 800d5ea:	f000 f84d 	bl	800d688 <_free_r>
 800d5ee:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800d5f0:	b111      	cbz	r1, 800d5f8 <_reclaim_reent+0x40>
 800d5f2:	4620      	mov	r0, r4
 800d5f4:	f000 f848 	bl	800d688 <_free_r>
 800d5f8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800d5fa:	b111      	cbz	r1, 800d602 <_reclaim_reent+0x4a>
 800d5fc:	4620      	mov	r0, r4
 800d5fe:	f000 f843 	bl	800d688 <_free_r>
 800d602:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800d604:	b111      	cbz	r1, 800d60c <_reclaim_reent+0x54>
 800d606:	4620      	mov	r0, r4
 800d608:	f000 f83e 	bl	800d688 <_free_r>
 800d60c:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800d60e:	b111      	cbz	r1, 800d616 <_reclaim_reent+0x5e>
 800d610:	4620      	mov	r0, r4
 800d612:	f000 f839 	bl	800d688 <_free_r>
 800d616:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800d618:	b111      	cbz	r1, 800d620 <_reclaim_reent+0x68>
 800d61a:	4620      	mov	r0, r4
 800d61c:	f000 f834 	bl	800d688 <_free_r>
 800d620:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d622:	b111      	cbz	r1, 800d62a <_reclaim_reent+0x72>
 800d624:	4620      	mov	r0, r4
 800d626:	f000 f82f 	bl	800d688 <_free_r>
 800d62a:	69a3      	ldr	r3, [r4, #24]
 800d62c:	b1e3      	cbz	r3, 800d668 <_reclaim_reent+0xb0>
 800d62e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800d630:	4620      	mov	r0, r4
 800d632:	4798      	blx	r3
 800d634:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800d636:	b1b9      	cbz	r1, 800d668 <_reclaim_reent+0xb0>
 800d638:	4620      	mov	r0, r4
 800d63a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d63e:	f7ff bfad 	b.w	800d59c <cleanup_glue>
 800d642:	5949      	ldr	r1, [r1, r5]
 800d644:	b941      	cbnz	r1, 800d658 <_reclaim_reent+0xa0>
 800d646:	3504      	adds	r5, #4
 800d648:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d64a:	2d80      	cmp	r5, #128	; 0x80
 800d64c:	68d9      	ldr	r1, [r3, #12]
 800d64e:	d1f8      	bne.n	800d642 <_reclaim_reent+0x8a>
 800d650:	4620      	mov	r0, r4
 800d652:	f000 f819 	bl	800d688 <_free_r>
 800d656:	e7ba      	b.n	800d5ce <_reclaim_reent+0x16>
 800d658:	680e      	ldr	r6, [r1, #0]
 800d65a:	4620      	mov	r0, r4
 800d65c:	f000 f814 	bl	800d688 <_free_r>
 800d660:	4631      	mov	r1, r6
 800d662:	e7ef      	b.n	800d644 <_reclaim_reent+0x8c>
 800d664:	2500      	movs	r5, #0
 800d666:	e7ef      	b.n	800d648 <_reclaim_reent+0x90>
 800d668:	bd70      	pop	{r4, r5, r6, pc}
 800d66a:	bf00      	nop
 800d66c:	2000004c 	.word	0x2000004c

0800d670 <__malloc_lock>:
 800d670:	4801      	ldr	r0, [pc, #4]	; (800d678 <__malloc_lock+0x8>)
 800d672:	f7ff bf7b 	b.w	800d56c <__retarget_lock_acquire_recursive>
 800d676:	bf00      	nop
 800d678:	200088ac 	.word	0x200088ac

0800d67c <__malloc_unlock>:
 800d67c:	4801      	ldr	r0, [pc, #4]	; (800d684 <__malloc_unlock+0x8>)
 800d67e:	f7ff bf76 	b.w	800d56e <__retarget_lock_release_recursive>
 800d682:	bf00      	nop
 800d684:	200088ac 	.word	0x200088ac

0800d688 <_free_r>:
 800d688:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d68a:	2900      	cmp	r1, #0
 800d68c:	d048      	beq.n	800d720 <_free_r+0x98>
 800d68e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d692:	9001      	str	r0, [sp, #4]
 800d694:	2b00      	cmp	r3, #0
 800d696:	f1a1 0404 	sub.w	r4, r1, #4
 800d69a:	bfb8      	it	lt
 800d69c:	18e4      	addlt	r4, r4, r3
 800d69e:	f7ff ffe7 	bl	800d670 <__malloc_lock>
 800d6a2:	4a20      	ldr	r2, [pc, #128]	; (800d724 <_free_r+0x9c>)
 800d6a4:	9801      	ldr	r0, [sp, #4]
 800d6a6:	6813      	ldr	r3, [r2, #0]
 800d6a8:	4615      	mov	r5, r2
 800d6aa:	b933      	cbnz	r3, 800d6ba <_free_r+0x32>
 800d6ac:	6063      	str	r3, [r4, #4]
 800d6ae:	6014      	str	r4, [r2, #0]
 800d6b0:	b003      	add	sp, #12
 800d6b2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d6b6:	f7ff bfe1 	b.w	800d67c <__malloc_unlock>
 800d6ba:	42a3      	cmp	r3, r4
 800d6bc:	d90b      	bls.n	800d6d6 <_free_r+0x4e>
 800d6be:	6821      	ldr	r1, [r4, #0]
 800d6c0:	1862      	adds	r2, r4, r1
 800d6c2:	4293      	cmp	r3, r2
 800d6c4:	bf04      	itt	eq
 800d6c6:	681a      	ldreq	r2, [r3, #0]
 800d6c8:	685b      	ldreq	r3, [r3, #4]
 800d6ca:	6063      	str	r3, [r4, #4]
 800d6cc:	bf04      	itt	eq
 800d6ce:	1852      	addeq	r2, r2, r1
 800d6d0:	6022      	streq	r2, [r4, #0]
 800d6d2:	602c      	str	r4, [r5, #0]
 800d6d4:	e7ec      	b.n	800d6b0 <_free_r+0x28>
 800d6d6:	461a      	mov	r2, r3
 800d6d8:	685b      	ldr	r3, [r3, #4]
 800d6da:	b10b      	cbz	r3, 800d6e0 <_free_r+0x58>
 800d6dc:	42a3      	cmp	r3, r4
 800d6de:	d9fa      	bls.n	800d6d6 <_free_r+0x4e>
 800d6e0:	6811      	ldr	r1, [r2, #0]
 800d6e2:	1855      	adds	r5, r2, r1
 800d6e4:	42a5      	cmp	r5, r4
 800d6e6:	d10b      	bne.n	800d700 <_free_r+0x78>
 800d6e8:	6824      	ldr	r4, [r4, #0]
 800d6ea:	4421      	add	r1, r4
 800d6ec:	1854      	adds	r4, r2, r1
 800d6ee:	42a3      	cmp	r3, r4
 800d6f0:	6011      	str	r1, [r2, #0]
 800d6f2:	d1dd      	bne.n	800d6b0 <_free_r+0x28>
 800d6f4:	681c      	ldr	r4, [r3, #0]
 800d6f6:	685b      	ldr	r3, [r3, #4]
 800d6f8:	6053      	str	r3, [r2, #4]
 800d6fa:	4421      	add	r1, r4
 800d6fc:	6011      	str	r1, [r2, #0]
 800d6fe:	e7d7      	b.n	800d6b0 <_free_r+0x28>
 800d700:	d902      	bls.n	800d708 <_free_r+0x80>
 800d702:	230c      	movs	r3, #12
 800d704:	6003      	str	r3, [r0, #0]
 800d706:	e7d3      	b.n	800d6b0 <_free_r+0x28>
 800d708:	6825      	ldr	r5, [r4, #0]
 800d70a:	1961      	adds	r1, r4, r5
 800d70c:	428b      	cmp	r3, r1
 800d70e:	bf04      	itt	eq
 800d710:	6819      	ldreq	r1, [r3, #0]
 800d712:	685b      	ldreq	r3, [r3, #4]
 800d714:	6063      	str	r3, [r4, #4]
 800d716:	bf04      	itt	eq
 800d718:	1949      	addeq	r1, r1, r5
 800d71a:	6021      	streq	r1, [r4, #0]
 800d71c:	6054      	str	r4, [r2, #4]
 800d71e:	e7c7      	b.n	800d6b0 <_free_r+0x28>
 800d720:	b003      	add	sp, #12
 800d722:	bd30      	pop	{r4, r5, pc}
 800d724:	20007ef0 	.word	0x20007ef0

0800d728 <_init>:
 800d728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d72a:	bf00      	nop
 800d72c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d72e:	bc08      	pop	{r3}
 800d730:	469e      	mov	lr, r3
 800d732:	4770      	bx	lr

0800d734 <_fini>:
 800d734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d736:	bf00      	nop
 800d738:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d73a:	bc08      	pop	{r3}
 800d73c:	469e      	mov	lr, r3
 800d73e:	4770      	bx	lr
