
kernel.elf:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000800000 <el0_main>:
  800000:	a9be4ffe 	stp	x30, x19, [sp, #-32]!
  800004:	aa0003f3 	mov	x19, x0
  800008:	f9000bf4 	str	x20, [sp, #16]
  80000c:	b5000080 	cbnz	x0, 80001c <el0_main+0x1c>
  800010:	d0000014 	adrp	x20, 802000 <Scheduler__schedule_one_step+0x130>
  800014:	b9497e80 	ldr	w0, [x20, #2428]
  800018:	35000200 	cbnz	w0, 800058 <el0_main+0x58>
  80001c:	d0000002 	adrp	x2, 802000 <Scheduler__schedule_one_step+0x130>
  800020:	9125f042 	add	x2, x2, #0x97c
  800024:	d503201f 	nop
  800028:	b9400041 	ldr	w1, [x2]
  80002c:	35ffffe1 	cbnz	w1, 800028 <el0_main+0x28>
  800030:	f1000a7f 	cmp	x19, #0x2
  800034:	540000e0 	b.eq	800050 <el0_main+0x50>  // b.none
  800038:	54000068 	b.hi	800044 <el0_main+0x44>  // b.pmore
  80003c:	b40000d3 	cbz	x19, 800054 <el0_main+0x54>
  800040:	94000750 	bl	801d80 <mif_entry_point_cpu1>
  800044:	f1000e7f 	cmp	x19, #0x3
  800048:	54000121 	b.ne	80006c <el0_main+0x6c>  // b.any
  80004c:	94000a21 	bl	8028d0 <mif_entry_point_cpu3>
  800050:	94000750 	bl	801d90 <mif_entry_point_cpu2>
  800054:	940005f3 	bl	801820 <mif_entry_point_cpu0>
  800058:	94000016 	bl	8000b0 <bss_init>
  80005c:	d5033fbf 	dmb	sy
  800060:	b9097e9f 	str	wzr, [x20, #2428]
  800064:	940005eb 	bl	801810 <global_init>
  800068:	17ffffed 	b	80001c <el0_main+0x1c>
  80006c:	14000000 	b	80006c <el0_main+0x6c>

Disassembly of section .text:

0000000000800070 <delay>:
  800070:	d10083ff 	sub	sp, sp, #0x20
  800074:	b9000fe0 	str	w0, [sp, #12]
  800078:	b9001fff 	str	wzr, [sp, #28]
  80007c:	14000004 	b	80008c <delay+0x1c>
  800080:	b9401fe0 	ldr	w0, [sp, #28]
  800084:	11000400 	add	w0, w0, #0x1
  800088:	b9001fe0 	str	w0, [sp, #28]
  80008c:	b9401fe0 	ldr	w0, [sp, #28]
  800090:	b9400fe1 	ldr	w1, [sp, #12]
  800094:	6b00003f 	cmp	w1, w0
  800098:	54ffff48 	b.hi	800080 <delay+0x10>  // b.pmore
  80009c:	d503201f 	nop
  8000a0:	d503201f 	nop
  8000a4:	910083ff 	add	sp, sp, #0x20
  8000a8:	d65f03c0 	ret
  8000ac:	d503201f 	nop

00000000008000b0 <bss_init>:
  8000b0:	d0000002 	adrp	x2, 802000 <Scheduler__schedule_one_step+0x130>
  8000b4:	91280042 	add	x2, x2, #0xa00
  8000b8:	d0000000 	adrp	x0, 802000 <Scheduler__schedule_one_step+0x130>
  8000bc:	912ad000 	add	x0, x0, #0xab4
  8000c0:	eb00005f 	cmp	x2, x0
  8000c4:	54000142 	b.cs	8000ec <bss_init+0x3c>  // b.hs, b.nlast
  8000c8:	d1000401 	sub	x1, x0, #0x1
  8000cc:	aa0203e0 	mov	x0, x2
  8000d0:	cb020021 	sub	x1, x1, x2
  8000d4:	927ef421 	and	x1, x1, #0xfffffffffffffffc
  8000d8:	91001021 	add	x1, x1, #0x4
  8000dc:	8b020021 	add	x1, x1, x2
  8000e0:	b800441f 	str	wzr, [x0], #4
  8000e4:	eb01001f 	cmp	x0, x1
  8000e8:	54ffffc1 	b.ne	8000e0 <bss_init+0x30>  // b.any
  8000ec:	d65f03c0 	ret

00000000008000f0 <arm_timer_config_el2>:
  8000f0:	d2800000 	mov	x0, #0x0                   	// #0
  8000f4:	d51ce060 	msr	cntvoff_el2, x0
  8000f8:	d2800060 	mov	x0, #0x3                   	// #3
  8000fc:	d51ce100 	msr	cnthctl_el2, x0
  800100:	d518e100 	msr	cntkctl_el1, x0
  800104:	d53800a0 	mrs	x0, mpidr_el1
  800108:	12000400 	and	w0, w0, #0x3
  80010c:	35000440 	cbnz	w0, 800194 <arm_timer_config_el2+0xa4>
  800110:	d2a80000 	mov	x0, #0x40000000            	// #1073741824
  800114:	529e0002 	mov	w2, #0xf000                	// #61440
  800118:	72a04922 	movk	w2, #0x249, lsl #16
  80011c:	b900541f 	str	wzr, [x0, #84]
  800120:	b9405401 	ldr	w1, [x0, #84]
  800124:	32000021 	orr	w1, w1, #0x1
  800128:	b9005401 	str	w1, [x0, #84]
  80012c:	b900581f 	str	wzr, [x0, #88]
  800130:	b9405801 	ldr	w1, [x0, #88]
  800134:	32000021 	orr	w1, w1, #0x1
  800138:	b9005801 	str	w1, [x0, #88]
  80013c:	b9005c1f 	str	wzr, [x0, #92]
  800140:	b9405c01 	ldr	w1, [x0, #92]
  800144:	32000021 	orr	w1, w1, #0x1
  800148:	b9005c01 	str	w1, [x0, #92]
  80014c:	b9402401 	ldr	w1, [x0, #36]
  800150:	121d7021 	and	w1, w1, #0xfffffff8
  800154:	b9002401 	str	w1, [x0, #36]
  800158:	b9403401 	ldr	w1, [x0, #52]
  80015c:	33006c41 	bfxil	w1, w2, #0, #28
  800160:	b9003401 	str	w1, [x0, #52]
  800164:	b9403401 	ldr	w1, [x0, #52]
  800168:	32030021 	orr	w1, w1, #0x20000000
  80016c:	b9003401 	str	w1, [x0, #52]
  800170:	b9403801 	ldr	w1, [x0, #56]
  800174:	32010021 	orr	w1, w1, #0x80000000
  800178:	b9003801 	str	w1, [x0, #56]
  80017c:	b9403801 	ldr	w1, [x0, #56]
  800180:	32020021 	orr	w1, w1, #0x40000000
  800184:	b9003801 	str	w1, [x0, #56]
  800188:	b9403401 	ldr	w1, [x0, #52]
  80018c:	32040021 	orr	w1, w1, #0x10000000
  800190:	b9003401 	str	w1, [x0, #52]
  800194:	d65f03c0 	ret
  800198:	d503201f 	nop
  80019c:	d503201f 	nop

00000000008001a0 <arm_config_el2>:
  8001a0:	aa0003e2 	mov	x2, x0
  8001a4:	d5380003 	mrs	x3, midr_el1
  8001a8:	d51c0003 	msr	vpidr_el2, x3
  8001ac:	d53800a0 	mrs	x0, mpidr_el1
  8001b0:	d51c00a0 	msr	vmpidr_el2, x0
  8001b4:	d51c117f 	msr	hstr_el2, xzr
  8001b8:	d2867fe0 	mov	x0, #0x33ff                	// #13311
  8001bc:	d51c1140 	msr	cptr_el2, x0
  8001c0:	d5033fdf 	isb
  8001c4:	d2800700 	mov	x0, #0x38                  	// #56
  8001c8:	f2b00000 	movk	x0, #0x8000, lsl #16
  8001cc:	d51c1100 	msr	hcr_el2, x0
  8001d0:	d5033fdf 	isb
  8001d4:	b4000042 	cbz	x2, 8001dc <arm_config_el2+0x3c>
  8001d8:	d51cc002 	msr	vbar_el2, x2
  8001dc:	b4000041 	cbz	x1, 8001e4 <arm_config_el2+0x44>
  8001e0:	d51e4101 	msr	sp_el2, x1
  8001e4:	d65f03c0 	ret
  8001e8:	d503201f 	nop
  8001ec:	d503201f 	nop

00000000008001f0 <arm_config_el1>:
  8001f0:	d2a00602 	mov	x2, #0x300000              	// #3145728
  8001f4:	d5181042 	msr	cpacr_el1, x2
  8001f8:	d5033fdf 	isb
  8001fc:	b4000040 	cbz	x0, 800204 <arm_config_el1+0x14>
  800200:	d518c000 	msr	vbar_el1, x0
  800204:	b4000041 	cbz	x1, 80020c <arm_config_el1+0x1c>
  800208:	d51c4101 	msr	sp_el1, x1
  80020c:	d65f03c0 	ret

0000000000800210 <branch_el2_to_el1>:
  800210:	d28078a1 	mov	x1, #0x3c5                 	// #965
  800214:	d51c4001 	msr	spsr_el2, x1
  800218:	d5033fdf 	isb
  80021c:	d51c4020 	msr	elr_el2, x0
  800220:	d5033fdf 	isb
  800224:	d69f03e0 	eret
  800228:	14000000 	b	800228 <branch_el2_to_el1+0x18>
  80022c:	d503201f 	nop

0000000000800230 <branch_el1_to_el0>:
  800230:	d2800002 	mov	x2, #0x0                   	// #0
  800234:	d5184002 	msr	spsr_el1, x2
  800238:	d5033fdf 	isb
  80023c:	d5184020 	msr	elr_el1, x0
  800240:	d5033fdf 	isb
  800244:	d5184101 	msr	sp_el0, x1
  800248:	d53800a0 	mrs	x0, mpidr_el1
  80024c:	12000400 	and	w0, w0, #0x3
  800250:	aa0003e0 	mov	x0, x0
  800254:	d69f03e0 	eret
  800258:	14000000 	b	800258 <branch_el1_to_el0+0x28>
  80025c:	d503201f 	nop

0000000000800260 <branch_el2_to_el0>:
  800260:	d2800003 	mov	x3, #0x0                   	// #0
  800264:	d51c4003 	msr	spsr_el2, x3
  800268:	d5033fdf 	isb
  80026c:	d51c4020 	msr	elr_el2, x0
  800270:	d5033fdf 	isb
  800274:	d5184101 	msr	sp_el0, x1
  800278:	d5033fbf 	dmb	sy
  80027c:	d53800a0 	mrs	x0, mpidr_el1
  800280:	12000400 	and	w0, w0, #0x3
  800284:	9100005f 	mov	sp, x2
  800288:	aa0003e0 	mov	x0, x0
  80028c:	d69f03e0 	eret
  800290:	14000000 	b	800290 <branch_el2_to_el0+0x30>
	...

00000000008002a0 <gpio_setup>:
  8002a0:	7100d41f 	cmp	w0, #0x35
  8002a4:	2a0003e3 	mov	w3, w0
  8002a8:	7a479822 	ccmp	w1, #0x7, #0x2, ls	// ls = plast
  8002ac:	52800000 	mov	w0, #0x0                   	// #0
  8002b0:	54000049 	b.ls	8002b8 <gpio_setup+0x18>  // b.plast
  8002b4:	d65f03c0 	ret
  8002b8:	529999a2 	mov	w2, #0xcccd                	// #52429
  8002bc:	72b99982 	movk	w2, #0xcccc, lsl #16
  8002c0:	52800147 	mov	w7, #0xa                   	// #10
  8002c4:	d2a7e405 	mov	x5, #0x3f200000            	// #1059061760
  8002c8:	9ba27c62 	umull	x2, w3, w2
  8002cc:	528000e4 	mov	w4, #0x7                   	// #7
  8002d0:	52800020 	mov	w0, #0x1                   	// #1
  8002d4:	d363fc42 	lsr	x2, x2, #35
  8002d8:	2a0203e6 	mov	w6, w2
  8002dc:	1b078c42 	msub	w2, w2, w7, w3
  8002e0:	b86678a7 	ldr	w7, [x5, x6, lsl #2]
  8002e4:	0b020442 	add	w2, w2, w2, lsl #1
  8002e8:	1ac22083 	lsl	w3, w4, w2
  8002ec:	0a2300e3 	bic	w3, w7, w3
  8002f0:	1ac22021 	lsl	w1, w1, w2
  8002f4:	2a030021 	orr	w1, w1, w3
  8002f8:	b82678a1 	str	w1, [x5, x6, lsl #2]
  8002fc:	d65f03c0 	ret

0000000000800300 <gpio_output>:
  800300:	12001c21 	and	w1, w1, #0xff
  800304:	7100d41f 	cmp	w0, #0x35
  800308:	540001e8 	b.hi	800344 <gpio_output+0x44>  // b.pmore
  80030c:	53057c02 	lsr	w2, w0, #5
  800310:	d2800383 	mov	x3, #0x1c                  	// #28
  800314:	f2a7e403 	movk	x3, #0x3f20, lsl #16
  800318:	91003064 	add	x4, x3, #0xc
  80031c:	d37ef442 	lsl	x2, x2, #2
  800320:	72000021 	ands	w1, w1, #0x1
  800324:	8b030043 	add	x3, x2, x3
  800328:	8b040042 	add	x2, x2, x4
  80032c:	9a830042 	csel	x2, x2, x3, eq	// eq = none
  800330:	52800023 	mov	w3, #0x1                   	// #1
  800334:	1ac02061 	lsl	w1, w3, w0
  800338:	2a0303e0 	mov	w0, w3
  80033c:	b9000041 	str	w1, [x2]
  800340:	d65f03c0 	ret
  800344:	52800000 	mov	w0, #0x0                   	// #0
  800348:	d65f03c0 	ret
  80034c:	d503201f 	nop

0000000000800350 <gpio_input>:
  800350:	7100d41f 	cmp	w0, #0x35
  800354:	54000168 	b.hi	800380 <gpio_input+0x30>  // b.pmore
  800358:	53057c01 	lsr	w1, w0, #5
  80035c:	d2a7e403 	mov	x3, #0x3f200000            	// #1059061760
  800360:	91003021 	add	x1, x1, #0xc
  800364:	52800022 	mov	w2, #0x1                   	// #1
  800368:	1ac02042 	lsl	w2, w2, w0
  80036c:	8b010860 	add	x0, x3, x1, lsl #2
  800370:	b9400400 	ldr	w0, [x0, #4]
  800374:	6a00005f 	tst	w2, w0
  800378:	1a9f07e0 	cset	w0, ne	// ne = any
  80037c:	d65f03c0 	ret
  800380:	52800000 	mov	w0, #0x0                   	// #0
  800384:	d65f03c0 	ret
	...

0000000000800390 <mailbox_write>:
  800390:	7100241f 	cmp	w0, #0x9
  800394:	54000148 	b.hi	8003bc <mailbox_write+0x2c>  // b.pmore
  800398:	121c6c22 	and	w2, w1, #0xfffffff0
  80039c:	d2971001 	mov	x1, #0xb880                	// #47232
  8003a0:	f2a7e001 	movk	x1, #0x3f00, lsl #16
  8003a4:	2a020002 	orr	w2, w0, w2
  8003a8:	b9403820 	ldr	w0, [x1, #56]
  8003ac:	37ffffe0 	tbnz	w0, #31, 8003a8 <mailbox_write+0x18>
  8003b0:	52800020 	mov	w0, #0x1                   	// #1
  8003b4:	b9002022 	str	w2, [x1, #32]
  8003b8:	d65f03c0 	ret
  8003bc:	52800000 	mov	w0, #0x0                   	// #0
  8003c0:	d65f03c0 	ret
  8003c4:	d503201f 	nop
  8003c8:	d503201f 	nop
  8003cc:	d503201f 	nop

00000000008003d0 <mailbox_read>:
  8003d0:	7100241f 	cmp	w0, #0x9
  8003d4:	54000168 	b.hi	800400 <mailbox_read+0x30>  // b.pmore
  8003d8:	d2971002 	mov	x2, #0xb880                	// #47232
  8003dc:	f2a7e002 	movk	x2, #0x3f00, lsl #16
  8003e0:	b9401841 	ldr	w1, [x2, #24]
  8003e4:	37f7ffe1 	tbnz	w1, #30, 8003e0 <mailbox_read+0x10>
  8003e8:	b9400041 	ldr	w1, [x2]
  8003ec:	12000c23 	and	w3, w1, #0xf
  8003f0:	6b03001f 	cmp	w0, w3
  8003f4:	54ffff61 	b.ne	8003e0 <mailbox_read+0x10>  // b.any
  8003f8:	121c6c20 	and	w0, w1, #0xfffffff0
  8003fc:	d65f03c0 	ret
  800400:	529bd5a0 	mov	w0, #0xdead                	// #57005
  800404:	72bfdda0 	movk	w0, #0xfeed, lsl #16
  800408:	d65f03c0 	ret
  80040c:	d503201f 	nop

0000000000800410 <mailbox_tag_message>:
  800410:	a9b14ffe 	stp	x30, x19, [sp, #-240]!
  800414:	a90157f4 	stp	x20, x21, [sp, #16]
  800418:	12001c34 	and	w20, w1, #0xff
  80041c:	11000e88 	add	w8, w20, #0x3
  800420:	910303e9 	add	x9, sp, #0xc0
  800424:	9103c3ea 	add	x10, sp, #0xf0
  800428:	531e7508 	lsl	w8, w8, #2
  80042c:	128005e1 	mov	w1, #0xffffffd0            	// #-48
  800430:	a9022bea 	stp	x10, x10, [sp, #32]
  800434:	aa0003f5 	mov	x21, x0
  800438:	910103f3 	add	x19, sp, #0x40
  80043c:	f9001be9 	str	x9, [sp, #48]
  800440:	29077fe1 	stp	w1, wzr, [sp, #56]
  800444:	29087fe8 	stp	w8, wzr, [sp, #64]
  800448:	a90c0fe2 	stp	x2, x3, [sp, #192]
  80044c:	a90d17e4 	stp	x4, x5, [sp, #208]
  800450:	a90e1fe6 	stp	x6, x7, [sp, #224]
  800454:	340003f4 	cbz	w20, 8004d0 <mailbox_tag_message+0xc0>
  800458:	9103c3e3 	add	x3, sp, #0xf0
  80045c:	910103f3 	add	x19, sp, #0x40
  800460:	d2800022 	mov	x2, #0x1                   	// #1
  800464:	11002020 	add	w0, w1, #0x8
  800468:	36f80141 	tbz	w1, #31, 800490 <mailbox_tag_message+0x80>
  80046c:	8b020a64 	add	x4, x19, x2, lsl #2
  800470:	7100001f 	cmp	w0, #0x0
  800474:	540006ad 	b.le	800548 <mailbox_tag_message+0x138>
  800478:	b9400061 	ldr	w1, [x3]
  80047c:	6b02029f 	cmp	w20, w2
  800480:	b9000481 	str	w1, [x4, #4]
  800484:	5400026d 	b.le	8004d0 <mailbox_tag_message+0xc0>
  800488:	91002063 	add	x3, x3, #0x8
  80048c:	91000442 	add	x2, x2, #0x1
  800490:	d37ef441 	lsl	x1, x2, #2
  800494:	b840b464 	ldr	w4, [x3], #11
  800498:	8b010260 	add	x0, x19, x1
  80049c:	6b02029f 	cmp	w20, w2
  8004a0:	927df063 	and	x3, x3, #0xfffffffffffffff8
  8004a4:	b9000404 	str	w4, [x0, #4]
  8004a8:	5400014d 	b.le	8004d0 <mailbox_tag_message+0xc0>
  8004ac:	aa0303e4 	mov	x4, x3
  8004b0:	8b010265 	add	x5, x19, x1
  8004b4:	91000442 	add	x2, x2, #0x1
  8004b8:	91002063 	add	x3, x3, #0x8
  8004bc:	6b02029f 	cmp	w20, w2
  8004c0:	b9400084 	ldr	w4, [x4]
  8004c4:	d37ef441 	lsl	x1, x2, #2
  8004c8:	b90008a4 	str	w4, [x5, #8]
  8004cc:	54ffff0c 	b.gt	8004ac <mailbox_tag_message+0x9c>
  8004d0:	11000a81 	add	w1, w20, #0x2
  8004d4:	2a1303e0 	mov	w0, w19
  8004d8:	93407c21 	sxtw	x1, w1
  8004dc:	b8217a7f 	str	wzr, [x19, x1, lsl #2]
  8004e0:	940008fd 	bl	8028d4 <ARMaddrToGPUaddr>
  8004e4:	121c6c00 	and	w0, w0, #0xfffffff0
  8004e8:	d2971001 	mov	x1, #0xb880                	// #47232
  8004ec:	f2a7e001 	movk	x1, #0x3f00, lsl #16
  8004f0:	321d0000 	orr	w0, w0, #0x8
  8004f4:	d503201f 	nop
  8004f8:	b9403822 	ldr	w2, [x1, #56]
  8004fc:	37ffffe2 	tbnz	w2, #31, 8004f8 <mailbox_tag_message+0xe8>
  800500:	d2971003 	mov	x3, #0xb880                	// #47232
  800504:	f2a7e003 	movk	x3, #0x3f00, lsl #16
  800508:	b9002020 	str	w0, [x1, #32]
  80050c:	d503201f 	nop
  800510:	b9401862 	ldr	w2, [x3, #24]
  800514:	37f7ffe2 	tbnz	w2, #30, 800510 <mailbox_tag_message+0x100>
  800518:	b9400062 	ldr	w2, [x3]
  80051c:	12000c42 	and	w2, w2, #0xf
  800520:	7100205f 	cmp	w2, #0x8
  800524:	54ffff61 	b.ne	800510 <mailbox_tag_message+0x100>  // b.any
  800528:	b94047e2 	ldr	w2, [sp, #68]
  80052c:	52b00001 	mov	w1, #0x80000000            	// #-2147483648
  800530:	52800000 	mov	w0, #0x0                   	// #0
  800534:	6b01005f 	cmp	w2, w1
  800538:	54000160 	b.eq	800564 <mailbox_tag_message+0x154>  // b.none
  80053c:	a94157f4 	ldp	x20, x21, [sp, #16]
  800540:	a8cf4ffe 	ldp	x30, x19, [sp], #240
  800544:	d65f03c0 	ret
  800548:	b861c861 	ldr	w1, [x3, w1, sxtw]
  80054c:	6b02029f 	cmp	w20, w2
  800550:	b9000481 	str	w1, [x4, #4]
  800554:	91000442 	add	x2, x2, #0x1
  800558:	2a0003e1 	mov	w1, w0
  80055c:	54fff84c 	b.gt	800464 <mailbox_tag_message+0x54>
  800560:	17ffffdc 	b	8004d0 <mailbox_tag_message+0xc0>
  800564:	b4000135 	cbz	x21, 800588 <mailbox_tag_message+0x178>
  800568:	34000114 	cbz	w20, 800588 <mailbox_tag_message+0x178>
  80056c:	d2800000 	mov	x0, #0x0                   	// #0
  800570:	8b000a61 	add	x1, x19, x0, lsl #2
  800574:	b9400821 	ldr	w1, [x1, #8]
  800578:	b8207aa1 	str	w1, [x21, x0, lsl #2]
  80057c:	91000400 	add	x0, x0, #0x1
  800580:	6b00029f 	cmp	w20, w0
  800584:	54ffff6c 	b.gt	800570 <mailbox_tag_message+0x160>
  800588:	a94157f4 	ldp	x20, x21, [sp, #16]
  80058c:	52800020 	mov	w0, #0x1                   	// #1
  800590:	a8cf4ffe 	ldp	x30, x19, [sp], #240
  800594:	d65f03c0 	ret
	...

00000000008005a0 <uint64hex>:
  8005a0:	d10043ff 	sub	sp, sp, #0x10
  8005a4:	12000c26 	and	w6, w1, #0xf
  8005a8:	d344fc23 	lsr	x3, x1, #4
  8005ac:	b4001f43 	cbz	x3, 800994 <uint64hex+0x3f4>
  8005b0:	12000c63 	and	w3, w3, #0xf
  8005b4:	390007e3 	strb	w3, [sp, #1]
  8005b8:	d348fc23 	lsr	x3, x1, #8
  8005bc:	b4001f23 	cbz	x3, 8009a0 <uint64hex+0x400>
  8005c0:	12000c63 	and	w3, w3, #0xf
  8005c4:	39000be3 	strb	w3, [sp, #2]
  8005c8:	d34cfc23 	lsr	x3, x1, #12
  8005cc:	b4001f03 	cbz	x3, 8009ac <uint64hex+0x40c>
  8005d0:	12000c63 	and	w3, w3, #0xf
  8005d4:	39000fe3 	strb	w3, [sp, #3]
  8005d8:	d350fc23 	lsr	x3, x1, #16
  8005dc:	b4001ee3 	cbz	x3, 8009b8 <uint64hex+0x418>
  8005e0:	12000c63 	and	w3, w3, #0xf
  8005e4:	390013e3 	strb	w3, [sp, #4]
  8005e8:	d354fc23 	lsr	x3, x1, #20
  8005ec:	b4001ec3 	cbz	x3, 8009c4 <uint64hex+0x424>
  8005f0:	12000c63 	and	w3, w3, #0xf
  8005f4:	390017e3 	strb	w3, [sp, #5]
  8005f8:	d358fc23 	lsr	x3, x1, #24
  8005fc:	b4001c63 	cbz	x3, 800988 <uint64hex+0x3e8>
  800600:	12000c63 	and	w3, w3, #0xf
  800604:	39001be3 	strb	w3, [sp, #6]
  800608:	d35cfc23 	lsr	x3, x1, #28
  80060c:	b4001e23 	cbz	x3, 8009d0 <uint64hex+0x430>
  800610:	12000c63 	and	w3, w3, #0xf
  800614:	39001fe3 	strb	w3, [sp, #7]
  800618:	d360fc23 	lsr	x3, x1, #32
  80061c:	b4001e63 	cbz	x3, 8009e8 <uint64hex+0x448>
  800620:	12000c63 	and	w3, w3, #0xf
  800624:	390023e3 	strb	w3, [sp, #8]
  800628:	d364fc23 	lsr	x3, x1, #36
  80062c:	b4001e43 	cbz	x3, 8009f4 <uint64hex+0x454>
  800630:	12000c63 	and	w3, w3, #0xf
  800634:	390027e3 	strb	w3, [sp, #9]
  800638:	d368fc23 	lsr	x3, x1, #40
  80063c:	b4001e23 	cbz	x3, 800a00 <uint64hex+0x460>
  800640:	12000c63 	and	w3, w3, #0xf
  800644:	39002be3 	strb	w3, [sp, #10]
  800648:	d36cfc23 	lsr	x3, x1, #44
  80064c:	b4001e03 	cbz	x3, 800a0c <uint64hex+0x46c>
  800650:	12000c63 	and	w3, w3, #0xf
  800654:	39002fe3 	strb	w3, [sp, #11]
  800658:	d370fc23 	lsr	x3, x1, #48
  80065c:	b4001de3 	cbz	x3, 800a18 <uint64hex+0x478>
  800660:	12000c63 	and	w3, w3, #0xf
  800664:	390033e3 	strb	w3, [sp, #12]
  800668:	d374fc23 	lsr	x3, x1, #52
  80066c:	b4001dc3 	cbz	x3, 800a24 <uint64hex+0x484>
  800670:	12000c63 	and	w3, w3, #0xf
  800674:	390037e3 	strb	w3, [sp, #13]
  800678:	d378fc23 	lsr	x3, x1, #56
  80067c:	b4001b03 	cbz	x3, 8009dc <uint64hex+0x43c>
  800680:	12000c63 	and	w3, w3, #0xf
  800684:	39003be3 	strb	w3, [sp, #14]
  800688:	d37cfc21 	lsr	x1, x1, #60
  80068c:	b4001d21 	cbz	x1, 800a30 <uint64hex+0x490>
  800690:	52800205 	mov	w5, #0x10                  	// #16
  800694:	528001e3 	mov	w3, #0xf                   	// #15
  800698:	39003fe1 	strb	w1, [sp, #15]
  80069c:	d503201f 	nop
  8006a0:	11001461 	add	w1, w3, #0x5
  8006a4:	1100c004 	add	w4, w0, #0x30
  8006a8:	710028df 	cmp	w6, #0xa
  8006ac:	11015cc9 	add	w9, w6, #0x57
  8006b0:	1100c0c0 	add	w0, w6, #0x30
  8006b4:	5280086a 	mov	w10, #0x43                  	// #67
  8006b8:	52800748 	mov	w8, #0x3a                  	// #58
  8006bc:	52800607 	mov	w7, #0x30                  	// #48
  8006c0:	52800f06 	mov	w6, #0x78                  	// #120
  8006c4:	3900004a 	strb	w10, [x2]
  8006c8:	39000444 	strb	w4, [x2, #1]
  8006cc:	1a893000 	csel	w0, w0, w9, cc	// cc = lo, ul, last
  8006d0:	39000848 	strb	w8, [x2, #2]
  8006d4:	39000c47 	strb	w7, [x2, #3]
  8006d8:	39001046 	strb	w6, [x2, #4]
  8006dc:	3821c840 	strb	w0, [x2, w1, sxtw]
  8006e0:	34001463 	cbz	w3, 80096c <uint64hex+0x3cc>
  8006e4:	394007e6 	ldrb	w6, [sp, #1]
  8006e8:	11001061 	add	w1, w3, #0x4
  8006ec:	11015cc4 	add	w4, w6, #0x57
  8006f0:	1100c0c0 	add	w0, w6, #0x30
  8006f4:	710028df 	cmp	w6, #0xa
  8006f8:	12001c84 	and	w4, w4, #0xff
  8006fc:	12001c00 	and	w0, w0, #0xff
  800700:	1a843000 	csel	w0, w0, w4, cc	// cc = lo, ul, last
  800704:	3821c840 	strb	w0, [x2, w1, sxtw]
  800708:	7100047f 	cmp	w3, #0x1
  80070c:	54001300 	b.eq	80096c <uint64hex+0x3cc>  // b.none
  800710:	39400be6 	ldrb	w6, [sp, #2]
  800714:	11000c61 	add	w1, w3, #0x3
  800718:	11015cc4 	add	w4, w6, #0x57
  80071c:	1100c0c0 	add	w0, w6, #0x30
  800720:	710028df 	cmp	w6, #0xa
  800724:	12001c84 	and	w4, w4, #0xff
  800728:	12001c00 	and	w0, w0, #0xff
  80072c:	1a843000 	csel	w0, w0, w4, cc	// cc = lo, ul, last
  800730:	3821c840 	strb	w0, [x2, w1, sxtw]
  800734:	7100087f 	cmp	w3, #0x2
  800738:	540011a0 	b.eq	80096c <uint64hex+0x3cc>  // b.none
  80073c:	39400fe6 	ldrb	w6, [sp, #3]
  800740:	11000861 	add	w1, w3, #0x2
  800744:	11015cc4 	add	w4, w6, #0x57
  800748:	1100c0c0 	add	w0, w6, #0x30
  80074c:	710028df 	cmp	w6, #0xa
  800750:	12001c84 	and	w4, w4, #0xff
  800754:	12001c00 	and	w0, w0, #0xff
  800758:	1a843000 	csel	w0, w0, w4, cc	// cc = lo, ul, last
  80075c:	3821c840 	strb	w0, [x2, w1, sxtw]
  800760:	71000c7f 	cmp	w3, #0x3
  800764:	54001040 	b.eq	80096c <uint64hex+0x3cc>  // b.none
  800768:	394013e6 	ldrb	w6, [sp, #4]
  80076c:	11000461 	add	w1, w3, #0x1
  800770:	11015cc4 	add	w4, w6, #0x57
  800774:	1100c0c0 	add	w0, w6, #0x30
  800778:	710028df 	cmp	w6, #0xa
  80077c:	12001c84 	and	w4, w4, #0xff
  800780:	12001c00 	and	w0, w0, #0xff
  800784:	1a843000 	csel	w0, w0, w4, cc	// cc = lo, ul, last
  800788:	3821c840 	strb	w0, [x2, w1, sxtw]
  80078c:	7100107f 	cmp	w3, #0x4
  800790:	54000ee0 	b.eq	80096c <uint64hex+0x3cc>  // b.none
  800794:	394017e6 	ldrb	w6, [sp, #5]
  800798:	93407c61 	sxtw	x1, w3
  80079c:	11015cc4 	add	w4, w6, #0x57
  8007a0:	1100c0c0 	add	w0, w6, #0x30
  8007a4:	710028df 	cmp	w6, #0xa
  8007a8:	12001c84 	and	w4, w4, #0xff
  8007ac:	12001c00 	and	w0, w0, #0xff
  8007b0:	1a843000 	csel	w0, w0, w4, cc	// cc = lo, ul, last
  8007b4:	38216840 	strb	w0, [x2, x1]
  8007b8:	7100147f 	cmp	w3, #0x5
  8007bc:	54000d80 	b.eq	80096c <uint64hex+0x3cc>  // b.none
  8007c0:	39401be6 	ldrb	w6, [sp, #6]
  8007c4:	51000461 	sub	w1, w3, #0x1
  8007c8:	11015cc4 	add	w4, w6, #0x57
  8007cc:	1100c0c0 	add	w0, w6, #0x30
  8007d0:	710028df 	cmp	w6, #0xa
  8007d4:	12001c84 	and	w4, w4, #0xff
  8007d8:	12001c00 	and	w0, w0, #0xff
  8007dc:	1a843000 	csel	w0, w0, w4, cc	// cc = lo, ul, last
  8007e0:	3821c840 	strb	w0, [x2, w1, sxtw]
  8007e4:	7100187f 	cmp	w3, #0x6
  8007e8:	54000c20 	b.eq	80096c <uint64hex+0x3cc>  // b.none
  8007ec:	39401fe6 	ldrb	w6, [sp, #7]
  8007f0:	51000861 	sub	w1, w3, #0x2
  8007f4:	11015cc4 	add	w4, w6, #0x57
  8007f8:	1100c0c0 	add	w0, w6, #0x30
  8007fc:	710028df 	cmp	w6, #0xa
  800800:	12001c84 	and	w4, w4, #0xff
  800804:	12001c00 	and	w0, w0, #0xff
  800808:	1a843000 	csel	w0, w0, w4, cc	// cc = lo, ul, last
  80080c:	3821c840 	strb	w0, [x2, w1, sxtw]
  800810:	71001c7f 	cmp	w3, #0x7
  800814:	54000ac0 	b.eq	80096c <uint64hex+0x3cc>  // b.none
  800818:	394023e6 	ldrb	w6, [sp, #8]
  80081c:	51000c61 	sub	w1, w3, #0x3
  800820:	11015cc4 	add	w4, w6, #0x57
  800824:	1100c0c0 	add	w0, w6, #0x30
  800828:	710028df 	cmp	w6, #0xa
  80082c:	12001c84 	and	w4, w4, #0xff
  800830:	12001c00 	and	w0, w0, #0xff
  800834:	1a843000 	csel	w0, w0, w4, cc	// cc = lo, ul, last
  800838:	3821c840 	strb	w0, [x2, w1, sxtw]
  80083c:	7100207f 	cmp	w3, #0x8
  800840:	54000960 	b.eq	80096c <uint64hex+0x3cc>  // b.none
  800844:	394027e6 	ldrb	w6, [sp, #9]
  800848:	51001061 	sub	w1, w3, #0x4
  80084c:	11015cc4 	add	w4, w6, #0x57
  800850:	1100c0c0 	add	w0, w6, #0x30
  800854:	710028df 	cmp	w6, #0xa
  800858:	12001c84 	and	w4, w4, #0xff
  80085c:	12001c00 	and	w0, w0, #0xff
  800860:	1a843000 	csel	w0, w0, w4, cc	// cc = lo, ul, last
  800864:	3821c840 	strb	w0, [x2, w1, sxtw]
  800868:	7100247f 	cmp	w3, #0x9
  80086c:	54000800 	b.eq	80096c <uint64hex+0x3cc>  // b.none
  800870:	39402be6 	ldrb	w6, [sp, #10]
  800874:	51001461 	sub	w1, w3, #0x5
  800878:	11015cc4 	add	w4, w6, #0x57
  80087c:	1100c0c0 	add	w0, w6, #0x30
  800880:	710028df 	cmp	w6, #0xa
  800884:	12001c84 	and	w4, w4, #0xff
  800888:	12001c00 	and	w0, w0, #0xff
  80088c:	1a843000 	csel	w0, w0, w4, cc	// cc = lo, ul, last
  800890:	3821c840 	strb	w0, [x2, w1, sxtw]
  800894:	7100287f 	cmp	w3, #0xa
  800898:	540006a0 	b.eq	80096c <uint64hex+0x3cc>  // b.none
  80089c:	39402fe6 	ldrb	w6, [sp, #11]
  8008a0:	51001861 	sub	w1, w3, #0x6
  8008a4:	11015cc4 	add	w4, w6, #0x57
  8008a8:	1100c0c0 	add	w0, w6, #0x30
  8008ac:	710028df 	cmp	w6, #0xa
  8008b0:	12001c84 	and	w4, w4, #0xff
  8008b4:	12001c00 	and	w0, w0, #0xff
  8008b8:	1a843000 	csel	w0, w0, w4, cc	// cc = lo, ul, last
  8008bc:	3821c840 	strb	w0, [x2, w1, sxtw]
  8008c0:	71002c7f 	cmp	w3, #0xb
  8008c4:	54000540 	b.eq	80096c <uint64hex+0x3cc>  // b.none
  8008c8:	394033e6 	ldrb	w6, [sp, #12]
  8008cc:	51001c61 	sub	w1, w3, #0x7
  8008d0:	11015cc4 	add	w4, w6, #0x57
  8008d4:	1100c0c0 	add	w0, w6, #0x30
  8008d8:	710028df 	cmp	w6, #0xa
  8008dc:	12001c84 	and	w4, w4, #0xff
  8008e0:	12001c00 	and	w0, w0, #0xff
  8008e4:	1a843000 	csel	w0, w0, w4, cc	// cc = lo, ul, last
  8008e8:	3821c840 	strb	w0, [x2, w1, sxtw]
  8008ec:	7100307f 	cmp	w3, #0xc
  8008f0:	540003e0 	b.eq	80096c <uint64hex+0x3cc>  // b.none
  8008f4:	394037e6 	ldrb	w6, [sp, #13]
  8008f8:	51002061 	sub	w1, w3, #0x8
  8008fc:	11015cc4 	add	w4, w6, #0x57
  800900:	1100c0c0 	add	w0, w6, #0x30
  800904:	710028df 	cmp	w6, #0xa
  800908:	12001c84 	and	w4, w4, #0xff
  80090c:	12001c00 	and	w0, w0, #0xff
  800910:	1a843000 	csel	w0, w0, w4, cc	// cc = lo, ul, last
  800914:	3821c840 	strb	w0, [x2, w1, sxtw]
  800918:	7100347f 	cmp	w3, #0xd
  80091c:	54000280 	b.eq	80096c <uint64hex+0x3cc>  // b.none
  800920:	39403be4 	ldrb	w4, [sp, #14]
  800924:	51002466 	sub	w6, w3, #0x9
  800928:	11015c81 	add	w1, w4, #0x57
  80092c:	1100c080 	add	w0, w4, #0x30
  800930:	7100289f 	cmp	w4, #0xa
  800934:	12001c21 	and	w1, w1, #0xff
  800938:	12001c00 	and	w0, w0, #0xff
  80093c:	1a813000 	csel	w0, w0, w1, cc	// cc = lo, ul, last
  800940:	3826c840 	strb	w0, [x2, w6, sxtw]
  800944:	71003c7f 	cmp	w3, #0xf
  800948:	54000121 	b.ne	80096c <uint64hex+0x3cc>  // b.any
  80094c:	39403fe3 	ldrb	w3, [sp, #15]
  800950:	1100c061 	add	w1, w3, #0x30
  800954:	11015c60 	add	w0, w3, #0x57
  800958:	7100247f 	cmp	w3, #0x9
  80095c:	12001c21 	and	w1, w1, #0xff
  800960:	12001c00 	and	w0, w0, #0xff
  800964:	1a818000 	csel	w0, w0, w1, hi	// hi = pmore
  800968:	39001440 	strb	w0, [x2, #5]
  80096c:	93407ca0 	sxtw	x0, w5
  800970:	52800141 	mov	w1, #0xa                   	// #10
  800974:	8b000042 	add	x2, x2, x0
  800978:	39001441 	strb	w1, [x2, #5]
  80097c:	3900185f 	strb	wzr, [x2, #6]
  800980:	910043ff 	add	sp, sp, #0x10
  800984:	d65f03c0 	ret
  800988:	528000c5 	mov	w5, #0x6                   	// #6
  80098c:	528000a3 	mov	w3, #0x5                   	// #5
  800990:	17ffff44 	b	8006a0 <uint64hex+0x100>
  800994:	52800025 	mov	w5, #0x1                   	// #1
  800998:	52800003 	mov	w3, #0x0                   	// #0
  80099c:	17ffff41 	b	8006a0 <uint64hex+0x100>
  8009a0:	52800045 	mov	w5, #0x2                   	// #2
  8009a4:	52800023 	mov	w3, #0x1                   	// #1
  8009a8:	17ffff3e 	b	8006a0 <uint64hex+0x100>
  8009ac:	52800065 	mov	w5, #0x3                   	// #3
  8009b0:	52800043 	mov	w3, #0x2                   	// #2
  8009b4:	17ffff3b 	b	8006a0 <uint64hex+0x100>
  8009b8:	52800085 	mov	w5, #0x4                   	// #4
  8009bc:	52800063 	mov	w3, #0x3                   	// #3
  8009c0:	17ffff38 	b	8006a0 <uint64hex+0x100>
  8009c4:	528000a5 	mov	w5, #0x5                   	// #5
  8009c8:	52800083 	mov	w3, #0x4                   	// #4
  8009cc:	17ffff35 	b	8006a0 <uint64hex+0x100>
  8009d0:	528000e5 	mov	w5, #0x7                   	// #7
  8009d4:	528000c3 	mov	w3, #0x6                   	// #6
  8009d8:	17ffff32 	b	8006a0 <uint64hex+0x100>
  8009dc:	528001c5 	mov	w5, #0xe                   	// #14
  8009e0:	528001a3 	mov	w3, #0xd                   	// #13
  8009e4:	17ffff2f 	b	8006a0 <uint64hex+0x100>
  8009e8:	52800105 	mov	w5, #0x8                   	// #8
  8009ec:	528000e3 	mov	w3, #0x7                   	// #7
  8009f0:	17ffff2c 	b	8006a0 <uint64hex+0x100>
  8009f4:	52800125 	mov	w5, #0x9                   	// #9
  8009f8:	52800103 	mov	w3, #0x8                   	// #8
  8009fc:	17ffff29 	b	8006a0 <uint64hex+0x100>
  800a00:	52800145 	mov	w5, #0xa                   	// #10
  800a04:	52800123 	mov	w3, #0x9                   	// #9
  800a08:	17ffff26 	b	8006a0 <uint64hex+0x100>
  800a0c:	52800165 	mov	w5, #0xb                   	// #11
  800a10:	52800143 	mov	w3, #0xa                   	// #10
  800a14:	17ffff23 	b	8006a0 <uint64hex+0x100>
  800a18:	52800185 	mov	w5, #0xc                   	// #12
  800a1c:	52800163 	mov	w3, #0xb                   	// #11
  800a20:	17ffff20 	b	8006a0 <uint64hex+0x100>
  800a24:	528001a5 	mov	w5, #0xd                   	// #13
  800a28:	52800183 	mov	w3, #0xc                   	// #12
  800a2c:	17ffff1d 	b	8006a0 <uint64hex+0x100>
  800a30:	528001e5 	mov	w5, #0xf                   	// #15
  800a34:	528001c3 	mov	w3, #0xe                   	// #14
  800a38:	17ffff1a 	b	8006a0 <uint64hex+0x100>
  800a3c:	d503201f 	nop

0000000000800a40 <convert2ascii>:
  800a40:	a9ba4ffe 	stp	x30, x19, [sp, #-96]!
  800a44:	d1000826 	sub	x6, x1, #0x2
  800a48:	aa0003e9 	mov	x9, x0
  800a4c:	390163ff 	strb	wzr, [sp, #88]
  800a50:	aa0503e0 	mov	x0, x5
  800a54:	f10084df 	cmp	x6, #0x21
  800a58:	54000428 	b.hi	800adc <convert2ascii+0x9c>  // b.pmore
  800a5c:	b5000509 	cbnz	x9, 800afc <convert2ascii+0xbc>
  800a60:	52800601 	mov	w1, #0x30                  	// #48
  800a64:	39015fe1 	strb	w1, [sp, #87]
  800a68:	b40003a3 	cbz	x3, 800adc <convert2ascii+0x9c>
  800a6c:	91015be8 	add	x8, sp, #0x56
  800a70:	d2800024 	mov	x4, #0x1                   	// #1
  800a74:	f101005f 	cmp	x2, #0x40
  800a78:	d2800801 	mov	x1, #0x40                  	// #64
  800a7c:	52800405 	mov	w5, #0x20                  	// #32
  800a80:	9a819042 	csel	x2, x2, x1, ls	// ls = plast
  800a84:	14000004 	b	800a94 <convert2ascii+0x54>
  800a88:	381ff505 	strb	w5, [x8], #-1
  800a8c:	eb03009f 	cmp	x4, x3
  800a90:	54000268 	b.hi	800adc <convert2ascii+0x9c>  // b.pmore
  800a94:	aa0403e1 	mov	x1, x4
  800a98:	91000484 	add	x4, x4, #0x1
  800a9c:	eb01005f 	cmp	x2, x1
  800aa0:	54ffff48 	b.hi	800a88 <convert2ascii+0x48>  // b.pmore
  800aa4:	2a0103f3 	mov	w19, w1
  800aa8:	aa0403e2 	mov	x2, x4
  800aac:	91000501 	add	x1, x8, #0x1
  800ab0:	9400026c 	bl	801460 <memcpy>
  800ab4:	2a1303e0 	mov	w0, w19
  800ab8:	a8c64ffe 	ldp	x30, x19, [sp], #96
  800abc:	d65f03c0 	ret
  800ac0:	110004c4 	add	w4, w6, #0x1
  800ac4:	528005a1 	mov	w1, #0x2d                  	// #45
  800ac8:	39000101 	strb	w1, [x8]
  800acc:	d10008a8 	sub	x8, x5, #0x2
  800ad0:	93407c84 	sxtw	x4, w4
  800ad4:	eb03009f 	cmp	x4, x3
  800ad8:	54fffce9 	b.ls	800a74 <convert2ascii+0x34>  // b.plast
  800adc:	d2800042 	mov	x2, #0x2                   	// #2
  800ae0:	52800033 	mov	w19, #0x1                   	// #1
  800ae4:	d0000001 	adrp	x1, 802000 <Scheduler__schedule_one_step+0x130>
  800ae8:	91240021 	add	x1, x1, #0x900
  800aec:	9400025d 	bl	801460 <memcpy>
  800af0:	2a1303e0 	mov	w0, w19
  800af4:	a8c64ffe 	ldp	x30, x19, [sp], #96
  800af8:	d65f03c0 	ret
  800afc:	12001c84 	and	w4, w4, #0xff
  800b00:	91015fe8 	add	x8, sp, #0x57
  800b04:	d2800026 	mov	x6, #0x1                   	// #1
  800b08:	14000002 	b	800b10 <convert2ascii+0xd0>
  800b0c:	aa0d03e6 	mov	x6, x13
  800b10:	9ac10927 	udiv	x7, x9, x1
  800b14:	aa0903ec 	mov	x12, x9
  800b18:	aa0803e5 	mov	x5, x8
  800b1c:	910004cd 	add	x13, x6, #0x1
  800b20:	9b01a4eb 	msub	x11, x7, x1, x9
  800b24:	aa0703e9 	mov	x9, x7
  800b28:	1100c16a 	add	w10, w11, #0x30
  800b2c:	1100dd67 	add	w7, w11, #0x37
  800b30:	f100257f 	cmp	x11, #0x9
  800b34:	12001d4a 	and	w10, w10, #0xff
  800b38:	12001ce7 	and	w7, w7, #0xff
  800b3c:	1a8a80e7 	csel	w7, w7, w10, hi	// hi = pmore
  800b40:	381ff507 	strb	w7, [x8], #-1
  800b44:	eb0300df 	cmp	x6, x3
  800b48:	54fffca8 	b.hi	800adc <convert2ascii+0x9c>  // b.pmore
  800b4c:	eb0c003f 	cmp	x1, x12
  800b50:	54fffde9 	b.ls	800b0c <convert2ascii+0xcc>  // b.plast
  800b54:	3707fb64 	tbnz	w4, #0, 800ac0 <convert2ascii+0x80>
  800b58:	93407cc4 	sxtw	x4, w6
  800b5c:	17ffffc6 	b	800a74 <convert2ascii+0x34>

0000000000800b60 <vsnprintf>:
  800b60:	a9b44ffe 	stp	x30, x19, [sp, #-192]!
  800b64:	a90157f4 	stp	x20, x21, [sp, #16]
  800b68:	51000435 	sub	w21, w1, #0x1
  800b6c:	710002bf 	cmp	w21, #0x0
  800b70:	a9025ff6 	stp	x22, x23, [sp, #32]
  800b74:	aa0003f6 	mov	x22, x0
  800b78:	a9046ffa 	stp	x26, x27, [sp, #64]
  800b7c:	a9405c7a 	ldp	x26, x23, [x3]
  800b80:	b940187b 	ldr	w27, [x3, #24]
  800b84:	5400188d 	b.le	800e94 <vsnprintf+0x334>
  800b88:	aa0203f4 	mov	x20, x2
  800b8c:	a90367f8 	stp	x24, x25, [sp, #48]
  800b90:	aa0003f3 	mov	x19, x0
  800b94:	52800158 	mov	w24, #0xa                   	// #10
  800b98:	38401684 	ldrb	w4, [x20], #1
  800b9c:	35000184 	cbnz	w4, 800bcc <vsnprintf+0x6c>
  800ba0:	140000c0 	b	800ea0 <vsnprintf+0x340>
  800ba4:	aa1303e3 	mov	x3, x19
  800ba8:	710006b5 	subs	w21, w21, #0x1
  800bac:	38001464 	strb	w4, [x3], #1
  800bb0:	54000680 	b.eq	800c80 <vsnprintf+0x120>  // b.none
  800bb4:	aa1403e5 	mov	x5, x20
  800bb8:	384014a4 	ldrb	w4, [x5], #1
  800bbc:	34000624 	cbz	w4, 800c80 <vsnprintf+0x120>
  800bc0:	aa1403e2 	mov	x2, x20
  800bc4:	aa0303f3 	mov	x19, x3
  800bc8:	aa0503f4 	mov	x20, x5
  800bcc:	7100949f 	cmp	w4, #0x25
  800bd0:	54fffea1 	b.ne	800ba4 <vsnprintf+0x44>  // b.any
  800bd4:	39400441 	ldrb	w1, [x2, #1]
  800bd8:	91000854 	add	x20, x2, #0x2
  800bdc:	52800002 	mov	w2, #0x0                   	// #0
  800be0:	5100c023 	sub	w3, w1, #0x30
  800be4:	12001c60 	and	w0, w3, #0xff
  800be8:	7100241f 	cmp	w0, #0x9
  800bec:	540000e8 	b.hi	800c08 <vsnprintf+0xa8>  // b.pmore
  800bf0:	38401681 	ldrb	w1, [x20], #1
  800bf4:	1b180c42 	madd	w2, w2, w24, w3
  800bf8:	5100c023 	sub	w3, w1, #0x30
  800bfc:	12001c60 	and	w0, w3, #0xff
  800c00:	7100241f 	cmp	w0, #0x9
  800c04:	54ffff69 	b.ls	800bf0 <vsnprintf+0x90>  // b.plast
  800c08:	7101d43f 	cmp	w1, #0x75
  800c0c:	54000880 	b.eq	800d1c <vsnprintf+0x1bc>  // b.none
  800c10:	54000ae8 	b.hi	800d6c <vsnprintf+0x20c>  // b.pmore
  800c14:	7101903f 	cmp	w1, #0x64
  800c18:	54000440 	b.eq	800ca0 <vsnprintf+0x140>  // b.none
  800c1c:	7101cc3f 	cmp	w1, #0x73
  800c20:	540009e1 	b.ne	800d5c <vsnprintf+0x1fc>  // b.any
  800c24:	f9002bfc 	str	x28, [sp, #80]
  800c28:	37f80b7b 	tbnz	w27, #31, 800d94 <vsnprintf+0x234>
  800c2c:	91003f41 	add	x1, x26, #0xf
  800c30:	aa1a03e0 	mov	x0, x26
  800c34:	927df03a 	and	x26, x1, #0xfffffffffffffff8
  800c38:	f940001c 	ldr	x28, [x0]
  800c3c:	93407ea1 	sxtw	x1, w21
  800c40:	aa1c03e0 	mov	x0, x28
  800c44:	940001f7 	bl	801420 <strnlen>
  800c48:	aa0003f9 	mov	x25, x0
  800c4c:	6b15001f 	cmp	w0, w21
  800c50:	93407c02 	sxtw	x2, w0
  800c54:	54000e01 	b.ne	800e14 <vsnprintf+0x2b4>  // b.any
  800c58:	38626b80 	ldrb	w0, [x28, x2]
  800c5c:	35000f20 	cbnz	w0, 800e40 <vsnprintf+0x2e0>
  800c60:	aa1c03e1 	mov	x1, x28
  800c64:	aa1303e0 	mov	x0, x19
  800c68:	f90037e2 	str	x2, [sp, #104]
  800c6c:	940001fd 	bl	801460 <memcpy>
  800c70:	f94037e2 	ldr	x2, [sp, #104]
  800c74:	8b020263 	add	x3, x19, x2
  800c78:	f9402bfc 	ldr	x28, [sp, #80]
  800c7c:	d503201f 	nop
  800c80:	4b160060 	sub	w0, w3, w22
  800c84:	a94367f8 	ldp	x24, x25, [sp, #48]
  800c88:	3900007f 	strb	wzr, [x3]
  800c8c:	a94157f4 	ldp	x20, x21, [sp, #16]
  800c90:	a9425ff6 	ldp	x22, x23, [sp, #32]
  800c94:	a9446ffa 	ldp	x26, x27, [sp, #64]
  800c98:	a8cc4ffe 	ldp	x30, x19, [sp], #192
  800c9c:	d65f03c0 	ret
  800ca0:	37f80abb 	tbnz	w27, #31, 800df4 <vsnprintf+0x294>
  800ca4:	91002f41 	add	x1, x26, #0xb
  800ca8:	aa1a03e0 	mov	x0, x26
  800cac:	927df03a 	and	x26, x1, #0xfffffffffffffff8
  800cb0:	b9400004 	ldr	w4, [x0]
  800cb4:	93407c42 	sxtw	x2, w2
  800cb8:	9101e3e5 	add	x5, sp, #0x78
  800cbc:	d2800141 	mov	x1, #0xa                   	// #10
  800cc0:	7100009f 	cmp	w4, #0x0
  800cc4:	d2800803 	mov	x3, #0x40                  	// #64
  800cc8:	5a84a480 	cneg	w0, w4, lt	// lt = tstop
  800ccc:	531f7c84 	lsr	w4, w4, #31
  800cd0:	93407c00 	sxtw	x0, w0
  800cd4:	97ffff5b 	bl	800a40 <convert2ascii>
  800cd8:	2a0003f9 	mov	w25, w0
  800cdc:	6b15001f 	cmp	w0, w21
  800ce0:	540003ac 	b.gt	800d54 <vsnprintf+0x1f4>
  800ce4:	f9002bfc 	str	x28, [sp, #80]
  800ce8:	93407f3c 	sxtw	x28, w25
  800cec:	9101e3e1 	add	x1, sp, #0x78
  800cf0:	aa1303e0 	mov	x0, x19
  800cf4:	aa1c03e2 	mov	x2, x28
  800cf8:	940001da 	bl	801460 <memcpy>
  800cfc:	8b1c0263 	add	x3, x19, x28
  800d00:	6b1902b5 	subs	w21, w21, w25
  800d04:	54fffba0 	b.eq	800c78 <vsnprintf+0x118>  // b.none
  800d08:	aa1403e5 	mov	x5, x20
  800d0c:	384014a4 	ldrb	w4, [x5], #1
  800d10:	34fffb44 	cbz	w4, 800c78 <vsnprintf+0x118>
  800d14:	f9402bfc 	ldr	x28, [sp, #80]
  800d18:	17ffffaa 	b	800bc0 <vsnprintf+0x60>
  800d1c:	37f805db 	tbnz	w27, #31, 800dd4 <vsnprintf+0x274>
  800d20:	91003f41 	add	x1, x26, #0xf
  800d24:	aa1a03e0 	mov	x0, x26
  800d28:	927df03a 	and	x26, x1, #0xfffffffffffffff8
  800d2c:	f9400000 	ldr	x0, [x0]
  800d30:	52800004 	mov	w4, #0x0                   	// #0
  800d34:	d2800141 	mov	x1, #0xa                   	// #10
  800d38:	93407c42 	sxtw	x2, w2
  800d3c:	9101e3e5 	add	x5, sp, #0x78
  800d40:	d2800803 	mov	x3, #0x40                  	// #64
  800d44:	97ffff3f 	bl	800a40 <convert2ascii>
  800d48:	2a0003f9 	mov	w25, w0
  800d4c:	6b15001f 	cmp	w0, w21
  800d50:	54fffcad 	b.le	800ce4 <vsnprintf+0x184>
  800d54:	39400280 	ldrb	w0, [x20]
  800d58:	34000780 	cbz	w0, 800e48 <vsnprintf+0x2e8>
  800d5c:	aa1303e3 	mov	x3, x19
  800d60:	52800460 	mov	w0, #0x23                  	// #35
  800d64:	38001460 	strb	w0, [x3], #1
  800d68:	17ffffc6 	b	800c80 <vsnprintf+0x120>
  800d6c:	7101e03f 	cmp	w1, #0x78
  800d70:	54ffff61 	b.ne	800d5c <vsnprintf+0x1fc>  // b.any
  800d74:	37f8021b 	tbnz	w27, #31, 800db4 <vsnprintf+0x254>
  800d78:	91003f41 	add	x1, x26, #0xf
  800d7c:	aa1a03e0 	mov	x0, x26
  800d80:	927df03a 	and	x26, x1, #0xfffffffffffffff8
  800d84:	f9400000 	ldr	x0, [x0]
  800d88:	d2800201 	mov	x1, #0x10                  	// #16
  800d8c:	52800004 	mov	w4, #0x0                   	// #0
  800d90:	17ffffea 	b	800d38 <vsnprintf+0x1d8>
  800d94:	11002361 	add	w1, w27, #0x8
  800d98:	7100003f 	cmp	w1, #0x0
  800d9c:	540006ad 	b.le	800e70 <vsnprintf+0x310>
  800da0:	91003f42 	add	x2, x26, #0xf
  800da4:	aa1a03e0 	mov	x0, x26
  800da8:	2a0103fb 	mov	w27, w1
  800dac:	927df05a 	and	x26, x2, #0xfffffffffffffff8
  800db0:	17ffffa2 	b	800c38 <vsnprintf+0xd8>
  800db4:	11002361 	add	w1, w27, #0x8
  800db8:	7100003f 	cmp	w1, #0x0
  800dbc:	5400066d 	b.le	800e88 <vsnprintf+0x328>
  800dc0:	91003f43 	add	x3, x26, #0xf
  800dc4:	aa1a03e0 	mov	x0, x26
  800dc8:	2a0103fb 	mov	w27, w1
  800dcc:	927df07a 	and	x26, x3, #0xfffffffffffffff8
  800dd0:	17ffffed 	b	800d84 <vsnprintf+0x224>
  800dd4:	11002361 	add	w1, w27, #0x8
  800dd8:	7100003f 	cmp	w1, #0x0
  800ddc:	5400050d 	b.le	800e7c <vsnprintf+0x31c>
  800de0:	91003f43 	add	x3, x26, #0xf
  800de4:	aa1a03e0 	mov	x0, x26
  800de8:	2a0103fb 	mov	w27, w1
  800dec:	927df07a 	and	x26, x3, #0xfffffffffffffff8
  800df0:	17ffffcf 	b	800d2c <vsnprintf+0x1cc>
  800df4:	11002361 	add	w1, w27, #0x8
  800df8:	7100003f 	cmp	w1, #0x0
  800dfc:	5400034d 	b.le	800e64 <vsnprintf+0x304>
  800e00:	91002f43 	add	x3, x26, #0xb
  800e04:	aa1a03e0 	mov	x0, x26
  800e08:	2a0103fb 	mov	w27, w1
  800e0c:	927df07a 	and	x26, x3, #0xfffffffffffffff8
  800e10:	17ffffa8 	b	800cb0 <vsnprintf+0x150>
  800e14:	aa1c03e1 	mov	x1, x28
  800e18:	aa1303e0 	mov	x0, x19
  800e1c:	f90037e2 	str	x2, [sp, #104]
  800e20:	94000190 	bl	801460 <memcpy>
  800e24:	f94037e2 	ldr	x2, [sp, #104]
  800e28:	4b1902b5 	sub	w21, w21, w25
  800e2c:	710002bf 	cmp	w21, #0x0
  800e30:	8b020263 	add	x3, x19, x2
  800e34:	54fff6ac 	b.gt	800d08 <vsnprintf+0x1a8>
  800e38:	f9402bfc 	ldr	x28, [sp, #80]
  800e3c:	17ffff91 	b	800c80 <vsnprintf+0x120>
  800e40:	f9402bfc 	ldr	x28, [sp, #80]
  800e44:	17ffffc6 	b	800d5c <vsnprintf+0x1fc>
  800e48:	52800020 	mov	w0, #0x1                   	// #1
  800e4c:	aa1303e3 	mov	x3, x19
  800e50:	34fff180 	cbz	w0, 800c80 <vsnprintf+0x120>
  800e54:	aa1303e3 	mov	x3, x19
  800e58:	52800460 	mov	w0, #0x23                  	// #35
  800e5c:	38001460 	strb	w0, [x3], #1
  800e60:	17ffff88 	b	800c80 <vsnprintf+0x120>
  800e64:	8b3bc2e0 	add	x0, x23, w27, sxtw
  800e68:	2a0103fb 	mov	w27, w1
  800e6c:	17ffff91 	b	800cb0 <vsnprintf+0x150>
  800e70:	8b3bc2e0 	add	x0, x23, w27, sxtw
  800e74:	2a0103fb 	mov	w27, w1
  800e78:	17ffff70 	b	800c38 <vsnprintf+0xd8>
  800e7c:	8b3bc2e0 	add	x0, x23, w27, sxtw
  800e80:	2a0103fb 	mov	w27, w1
  800e84:	17ffffaa 	b	800d2c <vsnprintf+0x1cc>
  800e88:	8b3bc2e0 	add	x0, x23, w27, sxtw
  800e8c:	2a0103fb 	mov	w27, w1
  800e90:	17ffffbd 	b	800d84 <vsnprintf+0x224>
  800e94:	aa0003e3 	mov	x3, x0
  800e98:	52800000 	mov	w0, #0x0                   	// #0
  800e9c:	17ffff7b 	b	800c88 <vsnprintf+0x128>
  800ea0:	52800000 	mov	w0, #0x0                   	// #0
  800ea4:	17ffffea 	b	800e4c <vsnprintf+0x2ec>
  800ea8:	d503201f 	nop
  800eac:	d503201f 	nop

0000000000800eb0 <snprintf>:
  800eb0:	d10403ff 	sub	sp, sp, #0x100
  800eb4:	128004e9 	mov	w9, #0xffffffd8            	// #-40
  800eb8:	910343ea 	add	x10, sp, #0xd0
  800ebc:	910403eb 	add	x11, sp, #0x100
  800ec0:	12800fe8 	mov	w8, #0xffffff80            	// #-128
  800ec4:	a9032feb 	stp	x11, x11, [sp, #48]
  800ec8:	f90023ea 	str	x10, [sp, #64]
  800ecc:	290923e9 	stp	w9, w8, [sp, #72]
  800ed0:	a9432fea 	ldp	x10, x11, [sp, #48]
  800ed4:	f90003fe 	str	x30, [sp]
  800ed8:	a94427e8 	ldp	x8, x9, [sp, #64]
  800edc:	a9012fea 	stp	x10, x11, [sp, #16]
  800ee0:	a90227e8 	stp	x8, x9, [sp, #32]
  800ee4:	ad0287e0 	stp	q0, q1, [sp, #80]
  800ee8:	ad038fe2 	stp	q2, q3, [sp, #112]
  800eec:	ad0497e4 	stp	q4, q5, [sp, #144]
  800ef0:	ad059fe6 	stp	q6, q7, [sp, #176]
  800ef4:	a90d93e3 	stp	x3, x4, [sp, #216]
  800ef8:	910043e3 	add	x3, sp, #0x10
  800efc:	a90e9be5 	stp	x5, x6, [sp, #232]
  800f00:	f9007fe7 	str	x7, [sp, #248]
  800f04:	97ffff17 	bl	800b60 <vsnprintf>
  800f08:	f94003fe 	ldr	x30, [sp]
  800f0c:	910403ff 	add	sp, sp, #0x100
  800f10:	d65f03c0 	ret
  800f14:	d503201f 	nop
  800f18:	d503201f 	nop
  800f1c:	d503201f 	nop

0000000000800f20 <convert_digit>:
  800f20:	12001c02 	and	w2, w0, #0xff
  800f24:	5100c040 	sub	w0, w2, #0x30
  800f28:	12001c03 	and	w3, w0, #0xff
  800f2c:	7100247f 	cmp	w3, #0x9
  800f30:	54000149 	b.ls	800f58 <convert_digit+0x38>  // b.plast
  800f34:	51018440 	sub	w0, w2, #0x61
  800f38:	12001c00 	and	w0, w0, #0xff
  800f3c:	7100141f 	cmp	w0, #0x5
  800f40:	54000129 	b.ls	800f64 <convert_digit+0x44>  // b.plast
  800f44:	51010440 	sub	w0, w2, #0x41
  800f48:	12001c00 	and	w0, w0, #0xff
  800f4c:	7100141f 	cmp	w0, #0x5
  800f50:	54000128 	b.hi	800f74 <convert_digit+0x54>  // b.pmore
  800f54:	5100dc40 	sub	w0, w2, #0x37
  800f58:	6b01001f 	cmp	w0, w1
  800f5c:	5a9fb000 	csinv	w0, w0, wzr, lt	// lt = tstop
  800f60:	d65f03c0 	ret
  800f64:	51015c40 	sub	w0, w2, #0x57
  800f68:	6b01001f 	cmp	w0, w1
  800f6c:	5a9fb000 	csinv	w0, w0, wzr, lt	// lt = tstop
  800f70:	17fffffc 	b	800f60 <convert_digit+0x40>
  800f74:	12800000 	mov	w0, #0xffffffff            	// #-1
  800f78:	d65f03c0 	ret
  800f7c:	d503201f 	nop

0000000000800f80 <vsscanf>:
  800f80:	a9b34ffe 	stp	x30, x19, [sp, #-208]!
  800f84:	aa0103e4 	mov	x4, x1
  800f88:	a9025ff6 	stp	x22, x23, [sp, #32]
  800f8c:	a90367f8 	stp	x24, x25, [sp, #48]
  800f90:	38401483 	ldrb	w3, [x4], #1
  800f94:	a9406057 	ldp	x23, x24, [x2]
  800f98:	b9401859 	ldr	w25, [x2, #24]
  800f9c:	34001c83 	cbz	w3, 80132c <vsscanf+0x3ac>
  800fa0:	aa0003f3 	mov	x19, x0
  800fa4:	a90157f4 	stp	x20, x21, [sp, #16]
  800fa8:	d284c015 	mov	x21, #0x2600                	// #9728
  800fac:	aa0103f4 	mov	x20, x1
  800fb0:	52800016 	mov	w22, #0x0                   	// #0
  800fb4:	f2c00035 	movk	x21, #0x1, lsl #32
  800fb8:	7100807f 	cmp	w3, #0x20
  800fbc:	540003c8 	b.hi	801034 <vsscanf+0xb4>  // b.pmore
  800fc0:	9ac326a0 	lsr	x0, x21, x3
  800fc4:	36000a60 	tbz	w0, #0, 801110 <vsscanf+0x190>
  800fc8:	39400260 	ldrb	w0, [x19]
  800fcc:	7100801f 	cmp	w0, #0x20
  800fd0:	54000108 	b.hi	800ff0 <vsscanf+0x70>  // b.pmore
  800fd4:	9ac026a0 	lsr	x0, x21, x0
  800fd8:	360000c0 	tbz	w0, #0, 800ff0 <vsscanf+0x70>
  800fdc:	39400660 	ldrb	w0, [x19, #1]
  800fe0:	91000673 	add	x19, x19, #0x1
  800fe4:	7100801f 	cmp	w0, #0x20
  800fe8:	54ffff69 	b.ls	800fd4 <vsscanf+0x54>  // b.plast
  800fec:	d503201f 	nop
  800ff0:	39400083 	ldrb	w3, [x4]
  800ff4:	aa0403f4 	mov	x20, x4
  800ff8:	91000484 	add	x4, x4, #0x1
  800ffc:	7100807f 	cmp	w3, #0x20
  801000:	54000188 	b.hi	801030 <vsscanf+0xb0>  // b.pmore
  801004:	9ac326a0 	lsr	x0, x21, x3
  801008:	3707ff40 	tbnz	w0, #0, 800ff0 <vsscanf+0x70>
  80100c:	91000684 	add	x4, x20, #0x1
  801010:	35fffd43 	cbnz	w3, 800fb8 <vsscanf+0x38>
  801014:	d503201f 	nop
  801018:	a94157f4 	ldp	x20, x21, [sp, #16]
  80101c:	2a1603e0 	mov	w0, w22
  801020:	a9425ff6 	ldp	x22, x23, [sp, #32]
  801024:	a94367f8 	ldp	x24, x25, [sp, #48]
  801028:	a8cd4ffe 	ldp	x30, x19, [sp], #208
  80102c:	d65f03c0 	ret
  801030:	91000684 	add	x4, x20, #0x1
  801034:	d284c001 	mov	x1, #0x2600                	// #9728
  801038:	7100947f 	cmp	w3, #0x25
  80103c:	f2c00021 	movk	x1, #0x1, lsl #32
  801040:	54000621 	b.ne	801104 <vsscanf+0x184>  // b.any
  801044:	39400260 	ldrb	w0, [x19]
  801048:	7100801f 	cmp	w0, #0x20
  80104c:	540000e8 	b.hi	801068 <vsscanf+0xe8>  // b.pmore
  801050:	9ac02422 	lsr	x2, x1, x0
  801054:	360000a2 	tbz	w2, #0, 801068 <vsscanf+0xe8>
  801058:	39400660 	ldrb	w0, [x19, #1]
  80105c:	91000673 	add	x19, x19, #0x1
  801060:	7100801f 	cmp	w0, #0x20
  801064:	54ffff69 	b.ls	801050 <vsscanf+0xd0>  // b.plast
  801068:	39400686 	ldrb	w6, [x20, #1]
  80106c:	34fffd66 	cbz	w6, 801018 <vsscanf+0x98>
  801070:	51018cc1 	sub	w1, w6, #0x63
  801074:	12001c21 	and	w1, w1, #0xff
  801078:	7100543f 	cmp	w1, #0x15
  80107c:	54fffce8 	b.hi	801018 <vsscanf+0x98>  // b.pmore
  801080:	d2800022 	mov	x2, #0x1                   	// #1
  801084:	d2800844 	mov	x4, #0x42                  	// #66
  801088:	f2a00484 	movk	x4, #0x24, lsl #16
  80108c:	9ac12043 	lsl	x3, x2, x1
  801090:	ea04007f 	tst	x3, x4
  801094:	54000521 	b.ne	801138 <vsscanf+0x1b8>  // b.any
  801098:	7100403f 	cmp	w1, #0x10
  80109c:	54000be0 	b.eq	801218 <vsscanf+0x298>  // b.none
  8010a0:	3607fbc3 	tbz	w3, #0, 801018 <vsscanf+0x98>
  8010a4:	34fffba0 	cbz	w0, 801018 <vsscanf+0x98>
  8010a8:	37f810f9 	tbnz	w25, #31, 8012c4 <vsscanf+0x344>
  8010ac:	91003ee2 	add	x2, x23, #0xf
  8010b0:	aa1703e1 	mov	x1, x23
  8010b4:	927df057 	and	x23, x2, #0xfffffffffffffff8
  8010b8:	f9400021 	ldr	x1, [x1]
  8010bc:	110006d6 	add	w22, w22, #0x1
  8010c0:	91000673 	add	x19, x19, #0x1
  8010c4:	39000020 	strb	w0, [x1]
  8010c8:	39400260 	ldrb	w0, [x19]
  8010cc:	d284c001 	mov	x1, #0x2600                	// #9728
  8010d0:	7100801f 	cmp	w0, #0x20
  8010d4:	f2c00021 	movk	x1, #0x1, lsl #32
  8010d8:	540000c8 	b.hi	8010f0 <vsscanf+0x170>  // b.pmore
  8010dc:	9ac02420 	lsr	x0, x1, x0
  8010e0:	36000080 	tbz	w0, #0, 8010f0 <vsscanf+0x170>
  8010e4:	38401e60 	ldrb	w0, [x19, #1]!
  8010e8:	7100801f 	cmp	w0, #0x20
  8010ec:	54ffff89 	b.ls	8010dc <vsscanf+0x15c>  // b.plast
  8010f0:	39400a83 	ldrb	w3, [x20, #2]
  8010f4:	91000a94 	add	x20, x20, #0x2
  8010f8:	91000684 	add	x4, x20, #0x1
  8010fc:	35fff5e3 	cbnz	w3, 800fb8 <vsscanf+0x38>
  801100:	17ffffc6 	b	801018 <vsscanf+0x98>
  801104:	7101707f 	cmp	w3, #0x5c
  801108:	54fff880 	b.eq	801018 <vsscanf+0x98>  // b.none
  80110c:	d503201f 	nop
  801110:	39400260 	ldrb	w0, [x19]
  801114:	34fff820 	cbz	w0, 801018 <vsscanf+0x98>
  801118:	91000673 	add	x19, x19, #0x1
  80111c:	6b03001f 	cmp	w0, w3
  801120:	54fff7c1 	b.ne	801018 <vsscanf+0x98>  // b.any
  801124:	39400083 	ldrb	w3, [x4]
  801128:	aa0403f4 	mov	x20, x4
  80112c:	91000684 	add	x4, x20, #0x1
  801130:	35fff443 	cbnz	w3, 800fb8 <vsscanf+0x38>
  801134:	17ffffb9 	b	801018 <vsscanf+0x98>
  801138:	34fff700 	cbz	w0, 801018 <vsscanf+0x98>
  80113c:	7100b41f 	cmp	w0, #0x2d
  801140:	540004c0 	b.eq	8011d8 <vsscanf+0x258>  // b.none
  801144:	2a0203e7 	mov	w7, w2
  801148:	7100c01f 	cmp	w0, #0x30
  80114c:	54000520 	b.eq	8011f0 <vsscanf+0x270>  // b.none
  801150:	52800144 	mov	w4, #0xa                   	// #10
  801154:	52800003 	mov	w3, #0x0                   	// #0
  801158:	14000007 	b	801174 <vsscanf+0x1f4>
  80115c:	51015c01 	sub	w1, w0, #0x57
  801160:	6b04003f 	cmp	w1, w4
  801164:	5400022a 	b.ge	8011a8 <vsscanf+0x228>  // b.tcont
  801168:	38401e60 	ldrb	w0, [x19, #1]!
  80116c:	1b030483 	madd	w3, w4, w3, w1
  801170:	34fff540 	cbz	w0, 801018 <vsscanf+0x98>
  801174:	5100c001 	sub	w1, w0, #0x30
  801178:	51018402 	sub	w2, w0, #0x61
  80117c:	12001c25 	and	w5, w1, #0xff
  801180:	12001c42 	and	w2, w2, #0xff
  801184:	710024bf 	cmp	w5, #0x9
  801188:	54fffec9 	b.ls	801160 <vsscanf+0x1e0>  // b.plast
  80118c:	51010405 	sub	w5, w0, #0x41
  801190:	5100dc01 	sub	w1, w0, #0x37
  801194:	12001ca5 	and	w5, w5, #0xff
  801198:	7100145f 	cmp	w2, #0x5
  80119c:	54fffe09 	b.ls	80115c <vsscanf+0x1dc>  // b.plast
  8011a0:	710014bf 	cmp	w5, #0x5
  8011a4:	54fffde9 	b.ls	801160 <vsscanf+0x1e0>  // b.plast
  8011a8:	7101e0df 	cmp	w6, #0x78
  8011ac:	52800ea1 	mov	w1, #0x75                  	// #117
  8011b0:	7a4110c4 	ccmp	w6, w1, #0x4, ne	// ne = any
  8011b4:	54000981 	b.ne	8012e4 <vsscanf+0x364>  // b.any
  8011b8:	37f80bf9 	tbnz	w25, #31, 801334 <vsscanf+0x3b4>
  8011bc:	91003ee2 	add	x2, x23, #0xf
  8011c0:	aa1703e1 	mov	x1, x23
  8011c4:	927df057 	and	x23, x2, #0xfffffffffffffff8
  8011c8:	f9400021 	ldr	x1, [x1]
  8011cc:	110006d6 	add	w22, w22, #0x1
  8011d0:	b9000023 	str	w3, [x1]
  8011d4:	17ffffbe 	b	8010cc <vsscanf+0x14c>
  8011d8:	39400660 	ldrb	w0, [x19, #1]
  8011dc:	91000673 	add	x19, x19, #0x1
  8011e0:	34fff1c0 	cbz	w0, 801018 <vsscanf+0x98>
  8011e4:	7100c01f 	cmp	w0, #0x30
  8011e8:	12800007 	mov	w7, #0xffffffff            	// #-1
  8011ec:	54fffb21 	b.ne	801150 <vsscanf+0x1d0>  // b.any
  8011f0:	39400660 	ldrb	w0, [x19, #1]
  8011f4:	34000960 	cbz	w0, 801320 <vsscanf+0x3a0>
  8011f8:	121a7801 	and	w1, w0, #0xffffffdf
  8011fc:	7101603f 	cmp	w1, #0x58
  801200:	54000ba1 	b.ne	801374 <vsscanf+0x3f4>  // b.any
  801204:	39400a60 	ldrb	w0, [x19, #2]
  801208:	34fff080 	cbz	w0, 801018 <vsscanf+0x98>
  80120c:	91000a73 	add	x19, x19, #0x2
  801210:	52800204 	mov	w4, #0x10                  	// #16
  801214:	17ffffd0 	b	801154 <vsscanf+0x1d4>
  801218:	a9046ffa 	stp	x26, x27, [sp, #64]
  80121c:	d284c004 	mov	x4, #0x2600                	// #9728
  801220:	910143fa 	add	x26, sp, #0x50
  801224:	aa1a03e1 	mov	x1, x26
  801228:	f2c00024 	movk	x4, #0x1, lsl #32
  80122c:	340000c0 	cbz	w0, 801244 <vsscanf+0x2c4>
  801230:	cb1a0023 	sub	x3, x1, x26
  801234:	7100801f 	cmp	w0, #0x20
  801238:	540002a8 	b.hi	80128c <vsscanf+0x30c>  // b.pmore
  80123c:	9ac02482 	lsr	x2, x4, x0
  801240:	36000262 	tbz	w2, #0, 80128c <vsscanf+0x30c>
  801244:	3900003f 	strb	wzr, [x1]
  801248:	37f802f9 	tbnz	w25, #31, 8012a4 <vsscanf+0x324>
  80124c:	91003ee1 	add	x1, x23, #0xf
  801250:	aa1703e0 	mov	x0, x23
  801254:	927df037 	and	x23, x1, #0xfffffffffffffff8
  801258:	f940001b 	ldr	x27, [x0]
  80125c:	d2800fe1 	mov	x1, #0x7f                  	// #127
  801260:	aa1a03e0 	mov	x0, x26
  801264:	9400006f 	bl	801420 <strnlen>
  801268:	aa0003e2 	mov	x2, x0
  80126c:	aa1a03e1 	mov	x1, x26
  801270:	aa1b03e0 	mov	x0, x27
  801274:	91000442 	add	x2, x2, #0x1
  801278:	9400007a 	bl	801460 <memcpy>
  80127c:	110006d6 	add	w22, w22, #0x1
  801280:	a9446ffa 	ldp	x26, x27, [sp, #64]
  801284:	39400260 	ldrb	w0, [x19]
  801288:	17ffff91 	b	8010cc <vsscanf+0x14c>
  80128c:	f101f87f 	cmp	x3, #0x7e
  801290:	54fffdac 	b.gt	801244 <vsscanf+0x2c4>
  801294:	38001420 	strb	w0, [x1], #1
  801298:	38401e60 	ldrb	w0, [x19, #1]!
  80129c:	35fffca0 	cbnz	w0, 801230 <vsscanf+0x2b0>
  8012a0:	17ffffe9 	b	801244 <vsscanf+0x2c4>
  8012a4:	11002321 	add	w1, w25, #0x8
  8012a8:	7100003f 	cmp	w1, #0x0
  8012ac:	540002ed 	b.le	801308 <vsscanf+0x388>
  8012b0:	91003ee2 	add	x2, x23, #0xf
  8012b4:	aa1703e0 	mov	x0, x23
  8012b8:	2a0103f9 	mov	w25, w1
  8012bc:	927df057 	and	x23, x2, #0xfffffffffffffff8
  8012c0:	17ffffe6 	b	801258 <vsscanf+0x2d8>
  8012c4:	11002322 	add	w2, w25, #0x8
  8012c8:	7100005f 	cmp	w2, #0x0
  8012cc:	5400024d 	b.le	801314 <vsscanf+0x394>
  8012d0:	91003ee3 	add	x3, x23, #0xf
  8012d4:	aa1703e1 	mov	x1, x23
  8012d8:	2a0203f9 	mov	w25, w2
  8012dc:	927df077 	and	x23, x3, #0xfffffffffffffff8
  8012e0:	17ffff76 	b	8010b8 <vsscanf+0x138>
  8012e4:	37f80399 	tbnz	w25, #31, 801354 <vsscanf+0x3d4>
  8012e8:	91003ee2 	add	x2, x23, #0xf
  8012ec:	aa1703e1 	mov	x1, x23
  8012f0:	927df057 	and	x23, x2, #0xfffffffffffffff8
  8012f4:	f9400021 	ldr	x1, [x1]
  8012f8:	1b077c63 	mul	w3, w3, w7
  8012fc:	110006d6 	add	w22, w22, #0x1
  801300:	b9000023 	str	w3, [x1]
  801304:	17ffff72 	b	8010cc <vsscanf+0x14c>
  801308:	8b39c300 	add	x0, x24, w25, sxtw
  80130c:	2a0103f9 	mov	w25, w1
  801310:	17ffffd2 	b	801258 <vsscanf+0x2d8>
  801314:	8b39c301 	add	x1, x24, w25, sxtw
  801318:	2a0203f9 	mov	w25, w2
  80131c:	17ffff67 	b	8010b8 <vsscanf+0x138>
  801320:	52800600 	mov	w0, #0x30                  	// #48
  801324:	52800144 	mov	w4, #0xa                   	// #10
  801328:	17ffff8b 	b	801154 <vsscanf+0x1d4>
  80132c:	52800016 	mov	w22, #0x0                   	// #0
  801330:	17ffff3b 	b	80101c <vsscanf+0x9c>
  801334:	11002322 	add	w2, w25, #0x8
  801338:	7100005f 	cmp	w2, #0x0
  80133c:	540002ad 	b.le	801390 <vsscanf+0x410>
  801340:	91003ee4 	add	x4, x23, #0xf
  801344:	aa1703e1 	mov	x1, x23
  801348:	2a0203f9 	mov	w25, w2
  80134c:	927df097 	and	x23, x4, #0xfffffffffffffff8
  801350:	17ffff9e 	b	8011c8 <vsscanf+0x248>
  801354:	11002322 	add	w2, w25, #0x8
  801358:	7100005f 	cmp	w2, #0x0
  80135c:	5400020d 	b.le	80139c <vsscanf+0x41c>
  801360:	91003ee4 	add	x4, x23, #0xf
  801364:	aa1703e1 	mov	x1, x23
  801368:	2a0203f9 	mov	w25, w2
  80136c:	927df097 	and	x23, x4, #0xfffffffffffffff8
  801370:	17ffffe1 	b	8012f4 <vsscanf+0x374>
  801374:	5100c401 	sub	w1, w0, #0x31
  801378:	12001c21 	and	w1, w1, #0xff
  80137c:	7100183f 	cmp	w1, #0x6
  801380:	54fffd08 	b.hi	801320 <vsscanf+0x3a0>  // b.pmore
  801384:	91000673 	add	x19, x19, #0x1
  801388:	52800104 	mov	w4, #0x8                   	// #8
  80138c:	17ffff72 	b	801154 <vsscanf+0x1d4>
  801390:	8b39c301 	add	x1, x24, w25, sxtw
  801394:	2a0203f9 	mov	w25, w2
  801398:	17ffff8c 	b	8011c8 <vsscanf+0x248>
  80139c:	8b39c301 	add	x1, x24, w25, sxtw
  8013a0:	2a0203f9 	mov	w25, w2
  8013a4:	17ffffd4 	b	8012f4 <vsscanf+0x374>
  8013a8:	d503201f 	nop
  8013ac:	d503201f 	nop

00000000008013b0 <sscanf>:
  8013b0:	d10403ff 	sub	sp, sp, #0x100
  8013b4:	128005e9 	mov	w9, #0xffffffd0            	// #-48
  8013b8:	910343ea 	add	x10, sp, #0xd0
  8013bc:	910403eb 	add	x11, sp, #0x100
  8013c0:	12800fe8 	mov	w8, #0xffffff80            	// #-128
  8013c4:	a9032feb 	stp	x11, x11, [sp, #48]
  8013c8:	f90023ea 	str	x10, [sp, #64]
  8013cc:	290923e9 	stp	w9, w8, [sp, #72]
  8013d0:	a9432fea 	ldp	x10, x11, [sp, #48]
  8013d4:	f90003fe 	str	x30, [sp]
  8013d8:	a94427e8 	ldp	x8, x9, [sp, #64]
  8013dc:	a9012fea 	stp	x10, x11, [sp, #16]
  8013e0:	a90227e8 	stp	x8, x9, [sp, #32]
  8013e4:	ad0287e0 	stp	q0, q1, [sp, #80]
  8013e8:	ad038fe2 	stp	q2, q3, [sp, #112]
  8013ec:	ad0497e4 	stp	q4, q5, [sp, #144]
  8013f0:	ad059fe6 	stp	q6, q7, [sp, #176]
  8013f4:	a90d0fe2 	stp	x2, x3, [sp, #208]
  8013f8:	910043e2 	add	x2, sp, #0x10
  8013fc:	a90e17e4 	stp	x4, x5, [sp, #224]
  801400:	a90f1fe6 	stp	x6, x7, [sp, #240]
  801404:	97fffedf 	bl	800f80 <vsscanf>
  801408:	f94003fe 	ldr	x30, [sp]
  80140c:	910403ff 	add	sp, sp, #0x100
  801410:	d65f03c0 	ret
	...

0000000000801420 <strnlen>:
  801420:	8b010003 	add	x3, x0, x1
  801424:	aa0003e2 	mov	x2, x0
  801428:	b50000a1 	cbnz	x1, 80143c <strnlen+0x1c>
  80142c:	14000008 	b	80144c <strnlen+0x2c>
  801430:	91000442 	add	x2, x2, #0x1
  801434:	eb03005f 	cmp	x2, x3
  801438:	54000060 	b.eq	801444 <strnlen+0x24>  // b.none
  80143c:	39400041 	ldrb	w1, [x2]
  801440:	35ffff81 	cbnz	w1, 801430 <strnlen+0x10>
  801444:	cb000040 	sub	x0, x2, x0
  801448:	d65f03c0 	ret
  80144c:	d2800000 	mov	x0, #0x0                   	// #0
  801450:	d65f03c0 	ret
  801454:	d503201f 	nop
  801458:	d503201f 	nop
  80145c:	d503201f 	nop

0000000000801460 <memcpy>:
  801460:	b40000e2 	cbz	x2, 80147c <memcpy+0x1c>
  801464:	d2800003 	mov	x3, #0x0                   	// #0
  801468:	38636824 	ldrb	w4, [x1, x3]
  80146c:	38236804 	strb	w4, [x0, x3]
  801470:	91000463 	add	x3, x3, #0x1
  801474:	eb03005f 	cmp	x2, x3
  801478:	54ffff81 	b.ne	801468 <memcpy+0x8>  // b.any
  80147c:	d65f03c0 	ret

0000000000801480 <bzero>:
  801480:	b40000a1 	cbz	x1, 801494 <bzero+0x14>
  801484:	d503201f 	nop
  801488:	d1000421 	sub	x1, x1, #0x1
  80148c:	3821681f 	strb	wzr, [x0, x1]
  801490:	b5ffffc1 	cbnz	x1, 801488 <bzero+0x8>
  801494:	d65f03c0 	ret
	...

00000000008014a0 <svc_handler>:
  8014a0:	a9be4ffe 	stp	x30, x19, [sp, #-32]!
  8014a4:	34000321 	cbz	w1, 801508 <svc_handler+0x68>
  8014a8:	7100043f 	cmp	w1, #0x1
  8014ac:	54000160 	b.eq	8014d8 <svc_handler+0x38>  // b.none
  8014b0:	b0000013 	adrp	x19, 802000 <Scheduler__schedule_one_step+0x130>
  8014b4:	91280273 	add	x19, x19, #0xa00
  8014b8:	aa1303e0 	mov	x0, x19
  8014bc:	94000508 	bl	8028dc <semaphore_get>
  8014c0:	b0000000 	adrp	x0, 802000 <Scheduler__schedule_one_step+0x130>
  8014c4:	91242000 	add	x0, x0, #0x908
  8014c8:	940000a2 	bl	801750 <miniuart_puts>
  8014cc:	aa1303e0 	mov	x0, x19
  8014d0:	a8c24ffe 	ldp	x30, x19, [sp], #32
  8014d4:	14000508 	b	8028f4 <semaphore_release>
  8014d8:	d53800a1 	mrs	x1, mpidr_el1
  8014dc:	12000421 	and	w1, w1, #0x3
  8014e0:	39000001 	strb	w1, [x0]
  8014e4:	a8c24ffe 	ldp	x30, x19, [sp], #32
  8014e8:	3900041f 	strb	wzr, [x0, #1]
  8014ec:	3900081f 	strb	wzr, [x0, #2]
  8014f0:	39000c1f 	strb	wzr, [x0, #3]
  8014f4:	3900101f 	strb	wzr, [x0, #4]
  8014f8:	3900141f 	strb	wzr, [x0, #5]
  8014fc:	3900181f 	strb	wzr, [x0, #6]
  801500:	39001c1f 	strb	wzr, [x0, #7]
  801504:	d65f03c0 	ret
  801508:	f9000bf4 	str	x20, [sp, #16]
  80150c:	d53800a1 	mrs	x1, mpidr_el1
  801510:	92400421 	and	x1, x1, #0x3
  801514:	d2a40002 	mov	x2, #0x20000000            	// #536870912
  801518:	b0000013 	adrp	x19, 802000 <Scheduler__schedule_one_step+0x130>
  80151c:	91280273 	add	x19, x19, #0xa00
  801520:	aa1303e0 	mov	x0, x19
  801524:	b8617854 	ldr	w20, [x2, x1, lsl #2]
  801528:	940004ed 	bl	8028dc <semaphore_get>
  80152c:	2a1403e0 	mov	w0, w20
  801530:	94000088 	bl	801750 <miniuart_puts>
  801534:	f9400bf4 	ldr	x20, [sp, #16]
  801538:	aa1303e0 	mov	x0, x19
  80153c:	a8c24ffe 	ldp	x30, x19, [sp], #32
  801540:	140004ed 	b	8028f4 <semaphore_release>
  801544:	d503201f 	nop
  801548:	d503201f 	nop
  80154c:	d503201f 	nop

0000000000801550 <svc_call>:
  801550:	34000101 	cbz	w1, 801570 <svc_call+0x20>
  801554:	7100043f 	cmp	w1, #0x1
  801558:	54000040 	b.eq	801560 <svc_call+0x10>  // b.none
  80155c:	d65f03c0 	ret
  801560:	d4000021 	svc	#0x1
  801564:	aa0003e0 	mov	x0, x0
  801568:	f9000040 	str	x0, [x2]
  80156c:	d65f03c0 	ret
  801570:	2a0003e0 	mov	w0, w0
  801574:	d2a40001 	mov	x1, #0x20000000            	// #536870912
  801578:	b8207822 	str	w2, [x1, x0, lsl #2]
  80157c:	d4000001 	svc	#0x0
  801580:	d65f03c0 	ret
	...

0000000000801590 <miniuart_init>:
  801590:	a9bd4ffe 	stp	x30, x19, [sp, #-48]!
  801594:	52800104 	mov	w4, #0x8                   	// #8
  801598:	2a0003f3 	mov	w19, w0
  80159c:	2a0403e3 	mov	w3, w4
  8015a0:	910063e0 	add	x0, sp, #0x18
  8015a4:	52800042 	mov	w2, #0x2                   	// #2
  8015a8:	72a00062 	movk	w2, #0x3, lsl #16
  8015ac:	52800006 	mov	w6, #0x0                   	// #0
  8015b0:	52800085 	mov	w5, #0x4                   	// #4
  8015b4:	528000a1 	mov	w1, #0x5                   	// #5
  8015b8:	a901ffff 	stp	xzr, xzr, [sp, #24]
  8015bc:	531d7273 	lsl	w19, w19, #3
  8015c0:	b9002bff 	str	wzr, [sp, #40]
  8015c4:	97fffb93 	bl	800410 <mailbox_tag_message>
  8015c8:	b9402be2 	ldr	w2, [sp, #40]
  8015cc:	529fffe0 	mov	w0, #0xffff                	// #65535
  8015d0:	1ad30842 	udiv	w2, w2, w19
  8015d4:	51000442 	sub	w2, w2, #0x1
  8015d8:	6b00005f 	cmp	w2, w0
  8015dc:	54000089 	b.ls	8015ec <miniuart_init+0x5c>  // b.plast
  8015e0:	52800000 	mov	w0, #0x0                   	// #0
  8015e4:	a8c34ffe 	ldp	x30, x19, [sp], #48
  8015e8:	d65f03c0 	ret
  8015ec:	d5033fbf 	dmb	sy
  8015f0:	d28a0013 	mov	x19, #0x5000                	// #20480
  8015f4:	f2a7e433 	movk	x19, #0x3f21, lsl #16
  8015f8:	b9400660 	ldr	w0, [x19, #4]
  8015fc:	32000000 	orr	w0, w0, #0x1
  801600:	b9000660 	str	w0, [x19, #4]
  801604:	d5033fbf 	dmb	sy
  801608:	b9406263 	ldr	w3, [x19, #96]
  80160c:	52800041 	mov	w1, #0x2                   	// #2
  801610:	528001c0 	mov	w0, #0xe                   	// #14
  801614:	121f7863 	and	w3, w3, #0xfffffffe
  801618:	b9006263 	str	w3, [x19, #96]
  80161c:	b9406263 	ldr	w3, [x19, #96]
  801620:	121e7863 	and	w3, w3, #0xfffffffd
  801624:	b9006263 	str	w3, [x19, #96]
  801628:	b9404e63 	ldr	w3, [x19, #76]
  80162c:	32000063 	orr	w3, w3, #0x1
  801630:	b9004e63 	str	w3, [x19, #76]
  801634:	b9405263 	ldr	w3, [x19, #80]
  801638:	121e7863 	and	w3, w3, #0xfffffffd
  80163c:	b9005263 	str	w3, [x19, #80]
  801640:	b9404a63 	ldr	w3, [x19, #72]
  801644:	2a010063 	orr	w3, w3, w1
  801648:	b9004a63 	str	w3, [x19, #72]
  80164c:	b9404a63 	ldr	w3, [x19, #72]
  801650:	321e0063 	orr	w3, w3, #0x4
  801654:	b9004a63 	str	w3, [x19, #72]
  801658:	b9406a63 	ldr	w3, [x19, #104]
  80165c:	33003c43 	bfxil	w3, w2, #0, #16
  801660:	b9006a63 	str	w3, [x19, #104]
  801664:	97fffb0f 	bl	8002a0 <gpio_setup>
  801668:	52800041 	mov	w1, #0x2                   	// #2
  80166c:	528001e0 	mov	w0, #0xf                   	// #15
  801670:	97fffb0c 	bl	8002a0 <gpio_setup>
  801674:	b9406260 	ldr	w0, [x19, #96]
  801678:	32000000 	orr	w0, w0, #0x1
  80167c:	b9006260 	str	w0, [x19, #96]
  801680:	b9406260 	ldr	w0, [x19, #96]
  801684:	321f0000 	orr	w0, w0, #0x2
  801688:	b9006260 	str	w0, [x19, #96]
  80168c:	d5033fbf 	dmb	sy
  801690:	52800020 	mov	w0, #0x1                   	// #1
  801694:	a8c34ffe 	ldp	x30, x19, [sp], #48
  801698:	d65f03c0 	ret
  80169c:	d503201f 	nop

00000000008016a0 <miniuart_getc>:
  8016a0:	d5033fbf 	dmb	sy
  8016a4:	d28a0801 	mov	x1, #0x5040                	// #20544
  8016a8:	f2a7e421 	movk	x1, #0x3f21, lsl #16
  8016ac:	d503201f 	nop
  8016b0:	b9401420 	ldr	w0, [x1, #20]
  8016b4:	3607ffe0 	tbz	w0, #0, 8016b0 <miniuart_getc+0x10>
  8016b8:	b9400020 	ldr	w0, [x1]
  8016bc:	d65f03c0 	ret

00000000008016c0 <miniuart_putc>:
  8016c0:	12001c00 	and	w0, w0, #0xff
  8016c4:	d5033fbf 	dmb	sy
  8016c8:	d28a0802 	mov	x2, #0x5040                	// #20544
  8016cc:	f2a7e422 	movk	x2, #0x3f21, lsl #16
  8016d0:	b9401441 	ldr	w1, [x2, #20]
  8016d4:	362fffe1 	tbz	w1, #5, 8016d0 <miniuart_putc+0x10>
  8016d8:	b9000040 	str	w0, [x2]
  8016dc:	d5033fbf 	dmb	sy
  8016e0:	d65f03c0 	ret
  8016e4:	d503201f 	nop
  8016e8:	d503201f 	nop
  8016ec:	d503201f 	nop

00000000008016f0 <miniuart_puts_noend>:
  8016f0:	39400003 	ldrb	w3, [x0]
  8016f4:	d28a0802 	mov	x2, #0x5040                	// #20544
  8016f8:	f2a7e422 	movk	x2, #0x3f21, lsl #16
  8016fc:	528001a4 	mov	w4, #0xd                   	// #13
  801700:	34000183 	cbz	w3, 801730 <miniuart_puts_noend+0x40>
  801704:	d503201f 	nop
  801708:	7100287f 	cmp	w3, #0xa
  80170c:	54000140 	b.eq	801734 <miniuart_puts_noend+0x44>  // b.none
  801710:	91000400 	add	x0, x0, #0x1
  801714:	d5033fbf 	dmb	sy
  801718:	b9401441 	ldr	w1, [x2, #20]
  80171c:	362fffe1 	tbz	w1, #5, 801718 <miniuart_puts_noend+0x28>
  801720:	b9000043 	str	w3, [x2]
  801724:	d5033fbf 	dmb	sy
  801728:	39400003 	ldrb	w3, [x0]
  80172c:	35fffee3 	cbnz	w3, 801708 <miniuart_puts_noend+0x18>
  801730:	d65f03c0 	ret
  801734:	d5033fbf 	dmb	sy
  801738:	b9401441 	ldr	w1, [x2, #20]
  80173c:	362fffe1 	tbz	w1, #5, 801738 <miniuart_puts_noend+0x48>
  801740:	b9000044 	str	w4, [x2]
  801744:	d5033fbf 	dmb	sy
  801748:	39400003 	ldrb	w3, [x0]
  80174c:	17fffff1 	b	801710 <miniuart_puts_noend+0x20>

0000000000801750 <miniuart_puts>:
  801750:	39400003 	ldrb	w3, [x0]
  801754:	d28a0802 	mov	x2, #0x5040                	// #20544
  801758:	f2a7e422 	movk	x2, #0x3f21, lsl #16
  80175c:	528001a4 	mov	w4, #0xd                   	// #13
  801760:	34000183 	cbz	w3, 801790 <miniuart_puts+0x40>
  801764:	d503201f 	nop
  801768:	7100287f 	cmp	w3, #0xa
  80176c:	54000240 	b.eq	8017b4 <miniuart_puts+0x64>  // b.none
  801770:	91000400 	add	x0, x0, #0x1
  801774:	d5033fbf 	dmb	sy
  801778:	b9401441 	ldr	w1, [x2, #20]
  80177c:	362fffe1 	tbz	w1, #5, 801778 <miniuart_puts+0x28>
  801780:	b9000043 	str	w3, [x2]
  801784:	d5033fbf 	dmb	sy
  801788:	39400003 	ldrb	w3, [x0]
  80178c:	35fffee3 	cbnz	w3, 801768 <miniuart_puts+0x18>
  801790:	d5033fbf 	dmb	sy
  801794:	d28a0801 	mov	x1, #0x5040                	// #20544
  801798:	f2a7e421 	movk	x1, #0x3f21, lsl #16
  80179c:	d503201f 	nop
  8017a0:	b9401420 	ldr	w0, [x1, #20]
  8017a4:	362fffe0 	tbz	w0, #5, 8017a0 <miniuart_puts+0x50>
  8017a8:	b900003f 	str	wzr, [x1]
  8017ac:	d5033fbf 	dmb	sy
  8017b0:	d65f03c0 	ret
  8017b4:	d5033fbf 	dmb	sy
  8017b8:	b9401441 	ldr	w1, [x2, #20]
  8017bc:	362fffe1 	tbz	w1, #5, 8017b8 <miniuart_puts+0x68>
  8017c0:	b9000044 	str	w4, [x2]
  8017c4:	d5033fbf 	dmb	sy
  8017c8:	39400003 	ldrb	w3, [x0]
  8017cc:	17ffffe9 	b	801770 <miniuart_puts+0x20>

00000000008017d0 <miniuart_read_uint32>:
  8017d0:	d10043ff 	sub	sp, sp, #0x10
  8017d4:	d28a0801 	mov	x1, #0x5040                	// #20544
  8017d8:	f2a7e421 	movk	x1, #0x3f21, lsl #16
  8017dc:	910023e2 	add	x2, sp, #0x8
  8017e0:	910033e3 	add	x3, sp, #0xc
  8017e4:	d5033fbf 	dmb	sy
  8017e8:	b9401420 	ldr	w0, [x1, #20]
  8017ec:	3607ffe0 	tbz	w0, #0, 8017e8 <miniuart_read_uint32+0x18>
  8017f0:	b9400020 	ldr	w0, [x1]
  8017f4:	38001440 	strb	w0, [x2], #1
  8017f8:	eb03005f 	cmp	x2, x3
  8017fc:	54ffff41 	b.ne	8017e4 <miniuart_read_uint32+0x14>  // b.any
  801800:	b9400be0 	ldr	w0, [sp, #8]
  801804:	910043ff 	add	sp, sp, #0x10
  801808:	d65f03c0 	ret
  80180c:	00000000 	udf	#0

0000000000801810 <global_init>:
  801810:	b0000000 	adrp	x0, 802000 <Scheduler__schedule_one_step+0x130>
  801814:	91282000 	add	x0, x0, #0xa08
  801818:	140003fa 	b	802800 <Scheduler__main_reset>
  80181c:	d503201f 	nop

0000000000801820 <mif_entry_point_cpu0>:
  801820:	a9a44ffe 	stp	x30, x19, [sp, #-448]!
  801824:	529579a0 	mov	w0, #0xabcd                	// #43981
  801828:	52800021 	mov	w1, #0x1                   	// #1
  80182c:	a90157f4 	stp	x20, x21, [sp, #16]
  801830:	910303f4 	add	x20, sp, #0xc0
  801834:	aa1403e2 	mov	x2, x20
  801838:	a9025ff6 	stp	x22, x23, [sp, #32]
  80183c:	d2802017 	mov	x23, #0x100                 	// #256
  801840:	a90367f8 	stp	x24, x25, [sp, #48]
  801844:	a9046ffa 	stp	x26, x27, [sp, #64]
  801848:	f9002bfc 	str	x28, [sp, #80]
  80184c:	97ffff41 	bl	801550 <svc_call>
  801850:	b940c3e0 	ldr	w0, [sp, #192]
  801854:	b90097e0 	str	w0, [sp, #148]
  801858:	b0000000 	adrp	x0, 802000 <Scheduler__schedule_one_step+0x130>
  80185c:	91282000 	add	x0, x0, #0xa08
  801860:	91016013 	add	x19, x0, #0x58
  801864:	f9004fe0 	str	x0, [sp, #152]
  801868:	b0000000 	adrp	x0, 802000 <Scheduler__schedule_one_step+0x130>
  80186c:	9124e000 	add	x0, x0, #0x938
  801870:	f90053e0 	str	x0, [sp, #160]
  801874:	b0000000 	adrp	x0, 802000 <Scheduler__schedule_one_step+0x130>
  801878:	91252000 	add	x0, x0, #0x948
  80187c:	f9003be0 	str	x0, [sp, #112]
  801880:	b0000000 	adrp	x0, 802000 <Scheduler__schedule_one_step+0x130>
  801884:	91258000 	add	x0, x0, #0x960
  801888:	b9006bff 	str	wzr, [sp, #104]
  80188c:	f90047e0 	str	x0, [sp, #136]
  801890:	b0000000 	adrp	x0, 802000 <Scheduler__schedule_one_step+0x130>
  801894:	9125e000 	add	x0, x0, #0x978
  801898:	f90057e0 	str	x0, [sp, #168]
  80189c:	d503201f 	nop
  8018a0:	f9404fe1 	ldr	x1, [sp, #152]
  8018a4:	aa1303e0 	mov	x0, x19
  8018a8:	5280001c 	mov	w28, #0x0                   	// #0
  8018ac:	940003e5 	bl	802840 <Scheduler__main_step>
  8018b0:	29408275 	ldp	w21, w0, [x19, #4]
  8018b4:	b9006fe0 	str	w0, [sp, #108]
  8018b8:	b9402664 	ldr	w4, [x19, #36]
  8018bc:	aa1403e0 	mov	x0, x20
  8018c0:	2942ea78 	ldp	w24, w26, [x19, #20]
  8018c4:	d2802001 	mov	x1, #0x100                 	// #256
  8018c8:	2941e676 	ldp	w22, w25, [x19, #12]
  8018cc:	b9007be4 	str	w4, [sp, #120]
  8018d0:	b9404a65 	ldr	w5, [x19, #72]
  8018d4:	b9403264 	ldr	w4, [x19, #48]
  8018d8:	291017e4 	stp	w4, w5, [sp, #128]
  8018dc:	f94053e2 	ldr	x2, [sp, #160]
  8018e0:	b90093fa 	str	w26, [sp, #144]
  8018e4:	b9403e64 	ldr	w4, [x19, #60]
  8018e8:	b9406be3 	ldr	w3, [sp, #104]
  8018ec:	b9007fe4 	str	w4, [sp, #124]
  8018f0:	97fffd70 	bl	800eb0 <snprintf>
  8018f4:	b9407be4 	ldr	w4, [sp, #120]
  8018f8:	7100035f 	cmp	w26, #0x0
  8018fc:	5a9f03fb 	csetm	w27, ne	// ne = any
  801900:	2a0003fa 	mov	w26, w0
  801904:	340005e4 	cbz	w4, 8019c0 <mif_entry_point_cpu0+0x1a0>
  801908:	b9407fe4 	ldr	w4, [sp, #124]
  80190c:	34001524 	cbz	w4, 801bb0 <mif_entry_point_cpu0+0x390>
  801910:	5280001b 	mov	w27, #0x0                   	// #0
  801914:	6b1b02bf 	cmp	w21, w27
  801918:	540012c0 	b.eq	801b70 <mif_entry_point_cpu0+0x350>  // b.none
  80191c:	6b1b02df 	cmp	w22, w27
  801920:	54001940 	b.eq	801c48 <mif_entry_point_cpu0+0x428>  // b.none
  801924:	6b1b031f 	cmp	w24, w27
  801928:	54001f60 	b.eq	801d14 <mif_entry_point_cpu0+0x4f4>  // b.none
  80192c:	f94047e2 	ldr	x2, [sp, #136]
  801930:	93407f40 	sxtw	x0, w26
  801934:	cb0002e1 	sub	x1, x23, x0
  801938:	2a1b03e3 	mov	w3, w27
  80193c:	8b000280 	add	x0, x20, x0
  801940:	97fffd5c 	bl	800eb0 <snprintf>
  801944:	0b00035a 	add	w26, w26, w0
  801948:	1100077b 	add	w27, w27, #0x1
  80194c:	71000f7f 	cmp	w27, #0x3
  801950:	54fffe21 	b.ne	801914 <mif_entry_point_cpu0+0xf4>  // b.any
  801954:	f94057e2 	ldr	x2, [sp, #168]
  801958:	93407f40 	sxtw	x0, w26
  80195c:	cb0002e1 	sub	x1, x23, x0
  801960:	8b000280 	add	x0, x20, x0
  801964:	97fffd53 	bl	800eb0 <snprintf>
  801968:	b94097e0 	ldr	w0, [sp, #148]
  80196c:	52800001 	mov	w1, #0x0                   	// #0
  801970:	aa1403e2 	mov	x2, x20
  801974:	97fffef7 	bl	801550 <svc_call>
  801978:	b900bfff 	str	wzr, [sp, #188]
  80197c:	b9406be0 	ldr	w0, [sp, #104]
  801980:	528847e1 	mov	w1, #0x423f                	// #16959
  801984:	72a001e1 	movk	w1, #0xf, lsl #16
  801988:	11000400 	add	w0, w0, #0x1
  80198c:	b9006be0 	str	w0, [sp, #104]
  801990:	b940bfe0 	ldr	w0, [sp, #188]
  801994:	6b01001f 	cmp	w0, w1
  801998:	54fff84c 	b.gt	8018a0 <mif_entry_point_cpu0+0x80>
  80199c:	b940bfe0 	ldr	w0, [sp, #188]
  8019a0:	528847e1 	mov	w1, #0x423f                	// #16959
  8019a4:	72a001e1 	movk	w1, #0xf, lsl #16
  8019a8:	11000400 	add	w0, w0, #0x1
  8019ac:	b900bfe0 	str	w0, [sp, #188]
  8019b0:	b940bfe0 	ldr	w0, [sp, #188]
  8019b4:	6b01001f 	cmp	w0, w1
  8019b8:	54fff74c 	b.gt	8018a0 <mif_entry_point_cpu0+0x80>
  8019bc:	17fffff8 	b	80199c <mif_entry_point_cpu0+0x17c>
  8019c0:	b9406fe1 	ldr	w1, [sp, #108]
  8019c4:	6b15039f 	cmp	w28, w21
  8019c8:	5a9f0360 	csinv	w0, w27, wzr, eq	// eq = none
  8019cc:	6b01039f 	cmp	w28, w1
  8019d0:	54000300 	b.eq	801a30 <mif_entry_point_cpu0+0x210>  // b.none
  8019d4:	6b16039f 	cmp	w28, w22
  8019d8:	540004c0 	b.eq	801a70 <mif_entry_point_cpu0+0x250>  // b.none
  8019dc:	6b19039f 	cmp	w28, w25
  8019e0:	540006e0 	b.eq	801abc <mif_entry_point_cpu0+0x29c>  // b.none
  8019e4:	6b18039f 	cmp	w28, w24
  8019e8:	540008c0 	b.eq	801b00 <mif_entry_point_cpu0+0x2e0>  // b.none
  8019ec:	52800004 	mov	w4, #0x0                   	// #0
  8019f0:	34000300 	cbz	w0, 801a50 <mif_entry_point_cpu0+0x230>
  8019f4:	f94047e2 	ldr	x2, [sp, #136]
  8019f8:	93407f40 	sxtw	x0, w26
  8019fc:	cb0002e1 	sub	x1, x23, x0
  801a00:	2a1c03e3 	mov	w3, w28
  801a04:	8b000280 	add	x0, x20, x0
  801a08:	97fffd2a 	bl	800eb0 <snprintf>
  801a0c:	0b00035a 	add	w26, w26, w0
  801a10:	1100079c 	add	w28, w28, #0x1
  801a14:	71000f9f 	cmp	w28, #0x3
  801a18:	54fff9e0 	b.eq	801954 <mif_entry_point_cpu0+0x134>  // b.none
  801a1c:	b9406fe1 	ldr	w1, [sp, #108]
  801a20:	6b15039f 	cmp	w28, w21
  801a24:	5a9f0360 	csinv	w0, w27, wzr, eq	// eq = none
  801a28:	6b01039f 	cmp	w28, w1
  801a2c:	54fffd41 	b.ne	8019d4 <mif_entry_point_cpu0+0x1b4>  // b.any
  801a30:	6b16039f 	cmp	w28, w22
  801a34:	54001780 	b.eq	801d24 <mif_entry_point_cpu0+0x504>  // b.none
  801a38:	6b19039f 	cmp	w28, w25
  801a3c:	54000780 	b.eq	801b2c <mif_entry_point_cpu0+0x30c>  // b.none
  801a40:	6b18039f 	cmp	w28, w24
  801a44:	52800024 	mov	w4, #0x1                   	// #1
  801a48:	540007c0 	b.eq	801b40 <mif_entry_point_cpu0+0x320>  // b.none
  801a4c:	d503201f 	nop
  801a50:	f9403be2 	ldr	x2, [sp, #112]
  801a54:	93407f40 	sxtw	x0, w26
  801a58:	cb0002e1 	sub	x1, x23, x0
  801a5c:	2a1c03e3 	mov	w3, w28
  801a60:	8b000280 	add	x0, x20, x0
  801a64:	97fffd13 	bl	800eb0 <snprintf>
  801a68:	0b00035a 	add	w26, w26, w0
  801a6c:	17ffffe9 	b	801a10 <mif_entry_point_cpu0+0x1f0>
  801a70:	b94083e1 	ldr	w1, [sp, #128]
  801a74:	35fffb41 	cbnz	w1, 8019dc <mif_entry_point_cpu0+0x1bc>
  801a78:	6b19039f 	cmp	w28, w25
  801a7c:	540015c0 	b.eq	801d34 <mif_entry_point_cpu0+0x514>  // b.none
  801a80:	6b18039f 	cmp	w28, w24
  801a84:	52800044 	mov	w4, #0x2                   	// #2
  801a88:	54fffe41 	b.ne	801a50 <mif_entry_point_cpu0+0x230>  // b.any
  801a8c:	b94087e0 	ldr	w0, [sp, #132]
  801a90:	2a1c03e3 	mov	w3, w28
  801a94:	f9403be2 	ldr	x2, [sp, #112]
  801a98:	7100001f 	cmp	w0, #0x0
  801a9c:	52800080 	mov	w0, #0x4                   	// #4
  801aa0:	1a840004 	csel	w4, w0, w4, eq	// eq = none
  801aa4:	93407f40 	sxtw	x0, w26
  801aa8:	cb0002e1 	sub	x1, x23, x0
  801aac:	8b000280 	add	x0, x20, x0
  801ab0:	97fffd00 	bl	800eb0 <snprintf>
  801ab4:	0b00035a 	add	w26, w26, w0
  801ab8:	17ffffd6 	b	801a10 <mif_entry_point_cpu0+0x1f0>
  801abc:	b9407fe1 	ldr	w1, [sp, #124]
  801ac0:	35fff921 	cbnz	w1, 8019e4 <mif_entry_point_cpu0+0x1c4>
  801ac4:	6b18039f 	cmp	w28, w24
  801ac8:	52800064 	mov	w4, #0x3                   	// #3
  801acc:	54fffc21 	b.ne	801a50 <mif_entry_point_cpu0+0x230>  // b.any
  801ad0:	b94087e0 	ldr	w0, [sp, #132]
  801ad4:	2a1c03e3 	mov	w3, w28
  801ad8:	f9403be2 	ldr	x2, [sp, #112]
  801adc:	7100001f 	cmp	w0, #0x0
  801ae0:	1a9f17e4 	cset	w4, eq	// eq = none
  801ae4:	93407f40 	sxtw	x0, w26
  801ae8:	cb0002e1 	sub	x1, x23, x0
  801aec:	11000c84 	add	w4, w4, #0x3
  801af0:	8b000280 	add	x0, x20, x0
  801af4:	97fffcef 	bl	800eb0 <snprintf>
  801af8:	0b00035a 	add	w26, w26, w0
  801afc:	17ffffc5 	b	801a10 <mif_entry_point_cpu0+0x1f0>
  801b00:	b94087e1 	ldr	w1, [sp, #132]
  801b04:	35fff741 	cbnz	w1, 8019ec <mif_entry_point_cpu0+0x1cc>
  801b08:	f9403be2 	ldr	x2, [sp, #112]
  801b0c:	93407f40 	sxtw	x0, w26
  801b10:	cb0002e1 	sub	x1, x23, x0
  801b14:	2a1c03e3 	mov	w3, w28
  801b18:	8b000280 	add	x0, x20, x0
  801b1c:	52800084 	mov	w4, #0x4                   	// #4
  801b20:	97fffce4 	bl	800eb0 <snprintf>
  801b24:	0b00035a 	add	w26, w26, w0
  801b28:	17ffffba 	b	801a10 <mif_entry_point_cpu0+0x1f0>
  801b2c:	b9407fe0 	ldr	w0, [sp, #124]
  801b30:	34fffca0 	cbz	w0, 801ac4 <mif_entry_point_cpu0+0x2a4>
  801b34:	6b18039f 	cmp	w28, w24
  801b38:	52800024 	mov	w4, #0x1                   	// #1
  801b3c:	54fff8a1 	b.ne	801a50 <mif_entry_point_cpu0+0x230>  // b.any
  801b40:	b94087e0 	ldr	w0, [sp, #132]
  801b44:	2a1c03e3 	mov	w3, w28
  801b48:	f9403be2 	ldr	x2, [sp, #112]
  801b4c:	7100001f 	cmp	w0, #0x0
  801b50:	93407f40 	sxtw	x0, w26
  801b54:	52800084 	mov	w4, #0x4                   	// #4
  801b58:	cb0002e1 	sub	x1, x23, x0
  801b5c:	1a9f0484 	csinc	w4, w4, wzr, eq	// eq = none
  801b60:	8b000280 	add	x0, x20, x0
  801b64:	97fffcd3 	bl	800eb0 <snprintf>
  801b68:	0b00035a 	add	w26, w26, w0
  801b6c:	17ffffa9 	b	801a10 <mif_entry_point_cpu0+0x1f0>
  801b70:	6b1502df 	cmp	w22, w21
  801b74:	54000b80 	b.eq	801ce4 <mif_entry_point_cpu0+0x4c4>  // b.none
  801b78:	6b1b031f 	cmp	w24, w27
  801b7c:	54000fa0 	b.eq	801d70 <mif_entry_point_cpu0+0x550>  // b.none
  801b80:	b94093e0 	ldr	w0, [sp, #144]
  801b84:	52800004 	mov	w4, #0x0                   	// #0
  801b88:	35ffed20 	cbnz	w0, 80192c <mif_entry_point_cpu0+0x10c>
  801b8c:	d503201f 	nop
  801b90:	f9403be2 	ldr	x2, [sp, #112]
  801b94:	93407f40 	sxtw	x0, w26
  801b98:	cb0002e1 	sub	x1, x23, x0
  801b9c:	2a1b03e3 	mov	w3, w27
  801ba0:	8b000280 	add	x0, x20, x0
  801ba4:	97fffcc3 	bl	800eb0 <snprintf>
  801ba8:	0b00035a 	add	w26, w26, w0
  801bac:	17ffff67 	b	801948 <mif_entry_point_cpu0+0x128>
  801bb0:	5280001c 	mov	w28, #0x0                   	// #0
  801bb4:	6b1c02bf 	cmp	w21, w28
  801bb8:	54000260 	b.eq	801c04 <mif_entry_point_cpu0+0x3e4>  // b.none
  801bbc:	6b1c02df 	cmp	w22, w28
  801bc0:	54000540 	b.eq	801c68 <mif_entry_point_cpu0+0x448>  // b.none
  801bc4:	6b1c033f 	cmp	w25, w28
  801bc8:	540007e0 	b.eq	801cc4 <mif_entry_point_cpu0+0x4a4>  // b.none
  801bcc:	6b1c031f 	cmp	w24, w28
  801bd0:	54000b80 	b.eq	801d40 <mif_entry_point_cpu0+0x520>  // b.none
  801bd4:	f94047e2 	ldr	x2, [sp, #136]
  801bd8:	93407f40 	sxtw	x0, w26
  801bdc:	cb0002e1 	sub	x1, x23, x0
  801be0:	2a1c03e3 	mov	w3, w28
  801be4:	8b000280 	add	x0, x20, x0
  801be8:	97fffcb2 	bl	800eb0 <snprintf>
  801bec:	0b00035a 	add	w26, w26, w0
  801bf0:	1100079c 	add	w28, w28, #0x1
  801bf4:	71000f9f 	cmp	w28, #0x3
  801bf8:	54ffeae0 	b.eq	801954 <mif_entry_point_cpu0+0x134>  // b.none
  801bfc:	6b1c02bf 	cmp	w21, w28
  801c00:	54fffde1 	b.ne	801bbc <mif_entry_point_cpu0+0x39c>  // b.any
  801c04:	6b1502df 	cmp	w22, w21
  801c08:	54000460 	b.eq	801c94 <mif_entry_point_cpu0+0x474>  // b.none
  801c0c:	6b1c033f 	cmp	w25, w28
  801c10:	540005a0 	b.eq	801cc4 <mif_entry_point_cpu0+0x4a4>  // b.none
  801c14:	2a1b03e0 	mov	w0, w27
  801c18:	6b1c031f 	cmp	w24, w28
  801c1c:	54000340 	b.eq	801c84 <mif_entry_point_cpu0+0x464>  // b.none
  801c20:	52800004 	mov	w4, #0x0                   	// #0
  801c24:	35fffd80 	cbnz	w0, 801bd4 <mif_entry_point_cpu0+0x3b4>
  801c28:	f9403be2 	ldr	x2, [sp, #112]
  801c2c:	93407f40 	sxtw	x0, w26
  801c30:	cb0002e1 	sub	x1, x23, x0
  801c34:	2a1c03e3 	mov	w3, w28
  801c38:	8b000280 	add	x0, x20, x0
  801c3c:	97fffc9d 	bl	800eb0 <snprintf>
  801c40:	0b00035a 	add	w26, w26, w0
  801c44:	17ffffeb 	b	801bf0 <mif_entry_point_cpu0+0x3d0>
  801c48:	b94083e0 	ldr	w0, [sp, #128]
  801c4c:	34000500 	cbz	w0, 801cec <mif_entry_point_cpu0+0x4cc>
  801c50:	6b16031f 	cmp	w24, w22
  801c54:	54ffe6c1 	b.ne	80192c <mif_entry_point_cpu0+0x10c>  // b.any
  801c58:	b94087e0 	ldr	w0, [sp, #132]
  801c5c:	52800084 	mov	w4, #0x4                   	// #4
  801c60:	34fff980 	cbz	w0, 801b90 <mif_entry_point_cpu0+0x370>
  801c64:	17ffff32 	b	80192c <mif_entry_point_cpu0+0x10c>
  801c68:	b94083e0 	ldr	w0, [sp, #128]
  801c6c:	34000180 	cbz	w0, 801c9c <mif_entry_point_cpu0+0x47c>
  801c70:	6b16033f 	cmp	w25, w22
  801c74:	54000280 	b.eq	801cc4 <mif_entry_point_cpu0+0x4a4>  // b.none
  801c78:	6b16031f 	cmp	w24, w22
  801c7c:	54fffac1 	b.ne	801bd4 <mif_entry_point_cpu0+0x3b4>  // b.any
  801c80:	12800000 	mov	w0, #0xffffffff            	// #-1
  801c84:	b94087e1 	ldr	w1, [sp, #132]
  801c88:	52800084 	mov	w4, #0x4                   	// #4
  801c8c:	34fffce1 	cbz	w1, 801c28 <mif_entry_point_cpu0+0x408>
  801c90:	17ffffe4 	b	801c20 <mif_entry_point_cpu0+0x400>
  801c94:	b94083e0 	ldr	w0, [sp, #128]
  801c98:	35fffba0 	cbnz	w0, 801c0c <mif_entry_point_cpu0+0x3ec>
  801c9c:	6b1c033f 	cmp	w25, w28
  801ca0:	54000120 	b.eq	801cc4 <mif_entry_point_cpu0+0x4a4>  // b.none
  801ca4:	6b1c031f 	cmp	w24, w28
  801ca8:	52800044 	mov	w4, #0x2                   	// #2
  801cac:	54fffbe1 	b.ne	801c28 <mif_entry_point_cpu0+0x408>  // b.any
  801cb0:	b94087e0 	ldr	w0, [sp, #132]
  801cb4:	7100001f 	cmp	w0, #0x0
  801cb8:	52800080 	mov	w0, #0x4                   	// #4
  801cbc:	1a840004 	csel	w4, w0, w4, eq	// eq = none
  801cc0:	17ffffda 	b	801c28 <mif_entry_point_cpu0+0x408>
  801cc4:	6b1c031f 	cmp	w24, w28
  801cc8:	52800064 	mov	w4, #0x3                   	// #3
  801ccc:	54fffae1 	b.ne	801c28 <mif_entry_point_cpu0+0x408>  // b.any
  801cd0:	b94087e0 	ldr	w0, [sp, #132]
  801cd4:	7100001f 	cmp	w0, #0x0
  801cd8:	1a9f17e4 	cset	w4, eq	// eq = none
  801cdc:	11000c84 	add	w4, w4, #0x3
  801ce0:	17ffffd2 	b	801c28 <mif_entry_point_cpu0+0x408>
  801ce4:	b94083e0 	ldr	w0, [sp, #128]
  801ce8:	35fff480 	cbnz	w0, 801b78 <mif_entry_point_cpu0+0x358>
  801cec:	6b1b033f 	cmp	w25, w27
  801cf0:	54000300 	b.eq	801d50 <mif_entry_point_cpu0+0x530>  // b.none
  801cf4:	6b1b031f 	cmp	w24, w27
  801cf8:	52800044 	mov	w4, #0x2                   	// #2
  801cfc:	54fff4a1 	b.ne	801b90 <mif_entry_point_cpu0+0x370>  // b.any
  801d00:	b94087e0 	ldr	w0, [sp, #132]
  801d04:	7100001f 	cmp	w0, #0x0
  801d08:	52800080 	mov	w0, #0x4                   	// #4
  801d0c:	1a840004 	csel	w4, w0, w4, eq	// eq = none
  801d10:	17ffffa0 	b	801b90 <mif_entry_point_cpu0+0x370>
  801d14:	b94087e0 	ldr	w0, [sp, #132]
  801d18:	35ffe0a0 	cbnz	w0, 80192c <mif_entry_point_cpu0+0x10c>
  801d1c:	52800084 	mov	w4, #0x4                   	// #4
  801d20:	17ffff9c 	b	801b90 <mif_entry_point_cpu0+0x370>
  801d24:	b94083e0 	ldr	w0, [sp, #128]
  801d28:	35ffe880 	cbnz	w0, 801a38 <mif_entry_point_cpu0+0x218>
  801d2c:	6b19039f 	cmp	w28, w25
  801d30:	54ffea81 	b.ne	801a80 <mif_entry_point_cpu0+0x260>  // b.any
  801d34:	b9407fe0 	ldr	w0, [sp, #124]
  801d38:	34ffec60 	cbz	w0, 801ac4 <mif_entry_point_cpu0+0x2a4>
  801d3c:	17ffff51 	b	801a80 <mif_entry_point_cpu0+0x260>
  801d40:	b94087e0 	ldr	w0, [sp, #132]
  801d44:	35fff480 	cbnz	w0, 801bd4 <mif_entry_point_cpu0+0x3b4>
  801d48:	52800084 	mov	w4, #0x4                   	// #4
  801d4c:	17ffffb7 	b	801c28 <mif_entry_point_cpu0+0x408>
  801d50:	6b19031f 	cmp	w24, w25
  801d54:	52800044 	mov	w4, #0x2                   	// #2
  801d58:	54fff1c1 	b.ne	801b90 <mif_entry_point_cpu0+0x370>  // b.any
  801d5c:	b94087e0 	ldr	w0, [sp, #132]
  801d60:	7100001f 	cmp	w0, #0x0
  801d64:	52800080 	mov	w0, #0x4                   	// #4
  801d68:	1a840004 	csel	w4, w0, w4, eq	// eq = none
  801d6c:	17ffff89 	b	801b90 <mif_entry_point_cpu0+0x370>
  801d70:	b94087e0 	ldr	w0, [sp, #132]
  801d74:	35fff060 	cbnz	w0, 801b80 <mif_entry_point_cpu0+0x360>
  801d78:	52800084 	mov	w4, #0x4                   	// #4
  801d7c:	17ffff85 	b	801b90 <mif_entry_point_cpu0+0x370>

0000000000801d80 <mif_entry_point_cpu1>:
  801d80:	14000000 	b	801d80 <mif_entry_point_cpu1>
	...

0000000000801d90 <mif_entry_point_cpu2>:
  801d90:	14000000 	b	801d90 <mif_entry_point_cpu2>
	...

0000000000801da0 <Scheduler__select_aux_step>:
  801da0:	d100c3ff 	sub	sp, sp, #0x30
  801da4:	7100041f 	cmp	w0, #0x1
  801da8:	f90007e6 	str	x6, [sp, #8]
  801dac:	b9400fe0 	ldr	w0, [sp, #12]
  801db0:	7a420004 	ccmp	w0, w2, #0x4, eq	// eq = none
  801db4:	3a41c880 	ccmn	w4, #0x1, #0x0, gt
  801db8:	54000081 	b.ne	801dc8 <Scheduler__select_aux_step+0x28>  // b.any
  801dbc:	290008e5 	stp	w5, w2, [x7]
  801dc0:	9100c3ff 	add	sp, sp, #0x30
  801dc4:	d65f03c0 	ret
  801dc8:	b9400be1 	ldr	w1, [sp, #8]
  801dcc:	290000e1 	stp	w1, w0, [x7]
  801dd0:	9100c3ff 	add	sp, sp, #0x30
  801dd4:	d65f03c0 	ret
  801dd8:	d503201f 	nop
  801ddc:	d503201f 	nop

0000000000801de0 <Scheduler__select_one_task_step>:
  801de0:	b9400004 	ldr	w4, [x0]
  801de4:	b9400023 	ldr	w3, [x1]
  801de8:	7100049f 	cmp	w4, #0x1
  801dec:	3a410860 	ccmn	w3, #0x1, #0x0, eq	// eq = none
  801df0:	540002c0 	b.eq	801e48 <Scheduler__select_one_task_step+0x68>  // b.none
  801df4:	b9400c04 	ldr	w4, [x0, #12]
  801df8:	b9400423 	ldr	w3, [x1, #4]
  801dfc:	7100049f 	cmp	w4, #0x1
  801e00:	3a410860 	ccmn	w3, #0x1, #0x0, eq	// eq = none
  801e04:	54000381 	b.ne	801e74 <Scheduler__select_one_task_step+0x94>  // b.any
  801e08:	52800184 	mov	w4, #0xc                   	// #12
  801e0c:	52800023 	mov	w3, #0x1                   	// #1
  801e10:	b9402406 	ldr	w6, [x0, #36]
  801e14:	52800067 	mov	w7, #0x3                   	// #3
  801e18:	52800085 	mov	w5, #0x4                   	// #4
  801e1c:	710004df 	cmp	w6, #0x1
  801e20:	b9403006 	ldr	w6, [x0, #48]
  801e24:	29418021 	ldp	w1, w0, [x1, #12]
  801e28:	3a410820 	ccmn	w1, #0x1, #0x0, eq	// eq = none
  801e2c:	7a4f0884 	ccmp	w4, #0xf, #0x4, eq	// eq = none
  801e30:	1a87d063 	csel	w3, w3, w7, le
  801e34:	710004df 	cmp	w6, #0x1
  801e38:	3a410800 	ccmn	w0, #0x1, #0x0, eq	// eq = none
  801e3c:	1a851063 	csel	w3, w3, w5, ne	// ne = any
  801e40:	b9000043 	str	w3, [x2]
  801e44:	d65f03c0 	ret
  801e48:	52800003 	mov	w3, #0x0                   	// #0
  801e4c:	52800144 	mov	w4, #0xa                   	// #10
  801e50:	b9401806 	ldr	w6, [x0, #24]
  801e54:	b9400825 	ldr	w5, [x1, #8]
  801e58:	710004df 	cmp	w6, #0x1
  801e5c:	3a4108a0 	ccmn	w5, #0x1, #0x0, eq	// eq = none
  801e60:	7a540884 	ccmp	w4, #0x14, #0x4, eq	// eq = none
  801e64:	54fffd6d 	b.le	801e10 <Scheduler__select_one_task_step+0x30>
  801e68:	52800284 	mov	w4, #0x14                  	// #20
  801e6c:	52800043 	mov	w3, #0x2                   	// #2
  801e70:	17ffffe8 	b	801e10 <Scheduler__select_one_task_step+0x30>
  801e74:	12b00004 	mov	w4, #0x7fffffff            	// #2147483647
  801e78:	528000a3 	mov	w3, #0x5                   	// #5
  801e7c:	17fffff5 	b	801e50 <Scheduler__select_one_task_step+0x70>

0000000000801e80 <Scheduler__update_selected_step>:
  801e80:	d10043ff 	sub	sp, sp, #0x10
  801e84:	6b02007f 	cmp	w3, w2
  801e88:	b9400be5 	ldr	w5, [sp, #8]
  801e8c:	f90003e0 	str	x0, [sp]
  801e90:	33007c25 	bfxil	w5, w1, #0, #32
  801e94:	540000c0 	b.eq	801eac <Scheduler__update_selected_step+0x2c>  // b.none
  801e98:	294007e0 	ldp	w0, w1, [sp]
  801e9c:	29000480 	stp	w0, w1, [x4]
  801ea0:	b9000885 	str	w5, [x4, #8]
  801ea4:	910043ff 	add	sp, sp, #0x10
  801ea8:	d65f03c0 	ret
  801eac:	b94007e0 	ldr	w0, [sp, #4]
  801eb0:	2900009f 	stp	wzr, w0, [x4]
  801eb4:	b9000885 	str	w5, [x4, #8]
  801eb8:	910043ff 	add	sp, sp, #0x10
  801ebc:	d65f03c0 	ret

0000000000801ec0 <Scheduler__update_cpu_assign_step>:
  801ec0:	6b01007f 	cmp	w3, w1
  801ec4:	1a821000 	csel	w0, w0, w2, ne	// ne = any
  801ec8:	b9000080 	str	w0, [x4]
  801ecc:	d65f03c0 	ret

0000000000801ed0 <Scheduler__schedule_one_step>:
  801ed0:	b9400004 	ldr	w4, [x0]
  801ed4:	b9400025 	ldr	w5, [x1]
  801ed8:	7100049f 	cmp	w4, #0x1
  801edc:	3a4108a0 	ccmn	w5, #0x1, #0x0, eq	// eq = none
  801ee0:	54000aa0 	b.eq	802034 <Scheduler__schedule_one_step+0x164>  // b.none
  801ee4:	b9400c06 	ldr	w6, [x0, #12]
  801ee8:	9100300c 	add	x12, x0, #0xc
  801eec:	b9400424 	ldr	w4, [x1, #4]
  801ef0:	9100102e 	add	x14, x1, #0x4
  801ef4:	710004df 	cmp	w6, #0x1
  801ef8:	3a410880 	ccmn	w4, #0x1, #0x0, eq	// eq = none
  801efc:	54001a41 	b.ne	802244 <Scheduler__schedule_one_step+0x374>  // b.any
  801f00:	9100600b 	add	x11, x0, #0x18
  801f04:	9100202d 	add	x13, x1, #0x8
  801f08:	52800184 	mov	w4, #0xc                   	// #12
  801f0c:	5280002a 	mov	w10, #0x1                   	// #1
  801f10:	b9402406 	ldr	w6, [x0, #36]
  801f14:	52800068 	mov	w8, #0x3                   	// #3
  801f18:	b9403007 	ldr	w7, [x0, #48]
  801f1c:	710004df 	cmp	w6, #0x1
  801f20:	29419829 	ldp	w9, w6, [x1, #12]
  801f24:	3a410920 	ccmn	w9, #0x1, #0x0, eq	// eq = none
  801f28:	7a4f0884 	ccmp	w4, #0xf, #0x4, eq	// eq = none
  801f2c:	1a88d14a 	csel	w10, w10, w8, le
  801f30:	710004ff 	cmp	w7, #0x1
  801f34:	3a4108c0 	ccmn	w6, #0x1, #0x0, eq	// eq = none
  801f38:	540009c0 	b.eq	802070 <Scheduler__schedule_one_step+0x1a0>  // b.none
  801f3c:	35000dca 	cbnz	w10, 8020f4 <Scheduler__schedule_one_step+0x224>
  801f40:	b9003c62 	str	w2, [x3, #60]
  801f44:	91001065 	add	x5, x3, #0x4
  801f48:	b94001c2 	ldr	w2, [x14]
  801f4c:	b9004062 	str	w2, [x3, #64]
  801f50:	b94001a2 	ldr	w2, [x13]
  801f54:	b9004462 	str	w2, [x3, #68]
  801f58:	b9400c22 	ldr	w2, [x1, #12]
  801f5c:	b9004862 	str	w2, [x3, #72]
  801f60:	b9401022 	ldr	w2, [x1, #16]
  801f64:	91001001 	add	x1, x0, #0x4
  801f68:	9100d064 	add	x4, x3, #0x34
  801f6c:	eb04003f 	cmp	x1, x4
  801f70:	9100f001 	add	x1, x0, #0x3c
  801f74:	fa413062 	ccmp	x3, x1, #0x2, cc	// cc = lo, ul, last
  801f78:	9100f064 	add	x4, x3, #0x3c
  801f7c:	1a9f37e6 	cset	w6, cs	// cs = hs, nlast
  801f80:	9100a001 	add	x1, x0, #0x28
  801f84:	eb04001f 	cmp	x0, x4
  801f88:	b90048a2 	str	w2, [x5, #72]
  801f8c:	fa4130a2 	ccmp	x5, x1, #0x2, cc	// cc = lo, ul, last
  801f90:	1a9f37e1 	cset	w1, cs	// cs = hs, nlast
  801f94:	6a0100df 	tst	w6, w1
  801f98:	54000ce0 	b.eq	802134 <Scheduler__schedule_one_step+0x264>  // b.none
  801f9c:	340008ea 	cbz	w10, 8020b8 <Scheduler__schedule_one_step+0x1e8>
  801fa0:	b9400001 	ldr	w1, [x0]
  801fa4:	7100055f 	cmp	w10, #0x1
  801fa8:	b9000061 	str	w1, [x3]
  801fac:	54000780 	b.eq	80209c <Scheduler__schedule_one_step+0x1cc>  // b.none
  801fb0:	b9400181 	ldr	w1, [x12]
  801fb4:	7100095f 	cmp	w10, #0x2
  801fb8:	b9000c61 	str	w1, [x3, #12]
  801fbc:	91003061 	add	x1, x3, #0xc
  801fc0:	540008e1 	b.ne	8020dc <Scheduler__schedule_one_step+0x20c>  // b.any
  801fc4:	b900187f 	str	wzr, [x3, #24]
  801fc8:	b9402402 	ldr	w2, [x0, #36]
  801fcc:	b9002462 	str	w2, [x3, #36]
  801fd0:	b9403002 	ldr	w2, [x0, #48]
  801fd4:	b9003062 	str	w2, [x3, #48]
  801fd8:	91009004 	add	x4, x0, #0x24
  801fdc:	9100c002 	add	x2, x0, #0x30
  801fe0:	b9400405 	ldr	w5, [x0, #4]
  801fe4:	b9000465 	str	w5, [x3, #4]
  801fe8:	b9400585 	ldr	w5, [x12, #4]
  801fec:	b9000425 	str	w5, [x1, #4]
  801ff0:	b9400565 	ldr	w5, [x11, #4]
  801ff4:	b9001025 	str	w5, [x1, #16]
  801ff8:	b9402805 	ldr	w5, [x0, #40]
  801ffc:	b9001c25 	str	w5, [x1, #28]
  802000:	b9403405 	ldr	w5, [x0, #52]
  802004:	b9002825 	str	w5, [x1, #40]
  802008:	b9400800 	ldr	w0, [x0, #8]
  80200c:	b9000860 	str	w0, [x3, #8]
  802010:	b9400980 	ldr	w0, [x12, #8]
  802014:	b9000820 	str	w0, [x1, #8]
  802018:	b9400960 	ldr	w0, [x11, #8]
  80201c:	b9001420 	str	w0, [x1, #20]
  802020:	b9400880 	ldr	w0, [x4, #8]
  802024:	b9002020 	str	w0, [x1, #32]
  802028:	b9400840 	ldr	w0, [x2, #8]
  80202c:	b9002c20 	str	w0, [x1, #44]
  802030:	d65f03c0 	ret
  802034:	9100300c 	add	x12, x0, #0xc
  802038:	9100102e 	add	x14, x1, #0x4
  80203c:	52800144 	mov	w4, #0xa                   	// #10
  802040:	5280000a 	mov	w10, #0x0                   	// #0
  802044:	b9401807 	ldr	w7, [x0, #24]
  802048:	9100600b 	add	x11, x0, #0x18
  80204c:	b9400826 	ldr	w6, [x1, #8]
  802050:	9100202d 	add	x13, x1, #0x8
  802054:	710004ff 	cmp	w7, #0x1
  802058:	3a4108c0 	ccmn	w6, #0x1, #0x0, eq	// eq = none
  80205c:	7a540884 	ccmp	w4, #0x14, #0x4, eq	// eq = none
  802060:	54fff58d 	b.le	801f10 <Scheduler__schedule_one_step+0x40>
  802064:	52800284 	mov	w4, #0x14                  	// #20
  802068:	5280004a 	mov	w10, #0x2                   	// #2
  80206c:	17ffffa9 	b	801f10 <Scheduler__schedule_one_step+0x40>
  802070:	5280008a 	mov	w10, #0x4                   	// #4
  802074:	b9003c65 	str	w5, [x3, #60]
  802078:	b94001c4 	ldr	w4, [x14]
  80207c:	7100095f 	cmp	w10, #0x2
  802080:	b9004064 	str	w4, [x3, #64]
  802084:	91001065 	add	x5, x3, #0x4
  802088:	540004a1 	b.ne	80211c <Scheduler__schedule_one_step+0x24c>  // b.any
  80208c:	b9004462 	str	w2, [x3, #68]
  802090:	b9400c22 	ldr	w2, [x1, #12]
  802094:	b9004862 	str	w2, [x3, #72]
  802098:	17ffffb2 	b	801f60 <Scheduler__schedule_one_step+0x90>
  80209c:	b9000c7f 	str	wzr, [x3, #12]
  8020a0:	91003061 	add	x1, x3, #0xc
  8020a4:	b9400162 	ldr	w2, [x11]
  8020a8:	b9001862 	str	w2, [x3, #24]
  8020ac:	b9402402 	ldr	w2, [x0, #36]
  8020b0:	b9002462 	str	w2, [x3, #36]
  8020b4:	17ffffc7 	b	801fd0 <Scheduler__schedule_one_step+0x100>
  8020b8:	aa0303e1 	mov	x1, x3
  8020bc:	b800c43f 	str	wzr, [x1], #12
  8020c0:	b9400182 	ldr	w2, [x12]
  8020c4:	b9000c62 	str	w2, [x3, #12]
  8020c8:	b9400162 	ldr	w2, [x11]
  8020cc:	b9001862 	str	w2, [x3, #24]
  8020d0:	b9402402 	ldr	w2, [x0, #36]
  8020d4:	b9002462 	str	w2, [x3, #36]
  8020d8:	17ffffbe 	b	801fd0 <Scheduler__schedule_one_step+0x100>
  8020dc:	b9400162 	ldr	w2, [x11]
  8020e0:	71000d5f 	cmp	w10, #0x3
  8020e4:	b9001862 	str	w2, [x3, #24]
  8020e8:	54000a21 	b.ne	80222c <Scheduler__schedule_one_step+0x35c>  // b.any
  8020ec:	b900247f 	str	wzr, [x3, #36]
  8020f0:	17ffffb8 	b	801fd0 <Scheduler__schedule_one_step+0x100>
  8020f4:	b9003c65 	str	w5, [x3, #60]
  8020f8:	7100055f 	cmp	w10, #0x1
  8020fc:	54fffbe1 	b.ne	802078 <Scheduler__schedule_one_step+0x1a8>  // b.any
  802100:	b9004062 	str	w2, [x3, #64]
  802104:	91001065 	add	x5, x3, #0x4
  802108:	b94001a2 	ldr	w2, [x13]
  80210c:	b9004462 	str	w2, [x3, #68]
  802110:	b9400c22 	ldr	w2, [x1, #12]
  802114:	b9004862 	str	w2, [x3, #72]
  802118:	17ffff92 	b	801f60 <Scheduler__schedule_one_step+0x90>
  80211c:	b94001a4 	ldr	w4, [x13]
  802120:	71000d5f 	cmp	w10, #0x3
  802124:	b9004464 	str	w4, [x3, #68]
  802128:	54000381 	b.ne	802198 <Scheduler__schedule_one_step+0x2c8>  // b.any
  80212c:	b9004862 	str	w2, [x3, #72]
  802130:	17ffff8c 	b	801f60 <Scheduler__schedule_one_step+0x90>
  802134:	29408402 	ldp	w2, w1, [x0, #4]
  802138:	3400050a 	cbz	w10, 8021d8 <Scheduler__schedule_one_step+0x308>
  80213c:	b9400004 	ldr	w4, [x0]
  802140:	7100055f 	cmp	w10, #0x1
  802144:	29000864 	stp	w4, w2, [x3]
  802148:	b9000861 	str	w1, [x3, #8]
  80214c:	29409181 	ldp	w1, w4, [x12, #4]
  802150:	54000301 	b.ne	8021b0 <Scheduler__schedule_one_step+0x2e0>  // b.any
  802154:	2901847f 	stp	wzr, w1, [x3, #12]
  802158:	91009002 	add	x2, x0, #0x24
  80215c:	b9001464 	str	w4, [x3, #20]
  802160:	9100c001 	add	x1, x0, #0x30
  802164:	29401965 	ldp	w5, w6, [x11]
  802168:	b9400964 	ldr	w4, [x11, #8]
  80216c:	29031865 	stp	w5, w6, [x3, #24]
  802170:	b9002064 	str	w4, [x3, #32]
  802174:	29408845 	ldp	w5, w2, [x2, #4]
  802178:	b9402404 	ldr	w4, [x0, #36]
  80217c:	29049464 	stp	w4, w5, [x3, #36]
  802180:	b9002c62 	str	w2, [x3, #44]
  802184:	29408422 	ldp	w2, w1, [x1, #4]
  802188:	b9403004 	ldr	w4, [x0, #48]
  80218c:	29060864 	stp	w4, w2, [x3, #48]
  802190:	b9003861 	str	w1, [x3, #56]
  802194:	d65f03c0 	ret
  802198:	b9400c24 	ldr	w4, [x1, #12]
  80219c:	7100115f 	cmp	w10, #0x4
  8021a0:	b9004864 	str	w4, [x3, #72]
  8021a4:	54ffee00 	b.eq	801f64 <Scheduler__schedule_one_step+0x94>  // b.none
  8021a8:	528000aa 	mov	w10, #0x5                   	// #5
  8021ac:	17ffff6d 	b	801f60 <Scheduler__schedule_one_step+0x90>
  8021b0:	b9400182 	ldr	w2, [x12]
  8021b4:	7100095f 	cmp	w10, #0x2
  8021b8:	29018462 	stp	w2, w1, [x3, #12]
  8021bc:	b9001464 	str	w4, [x3, #20]
  8021c0:	29409161 	ldp	w1, w4, [x11, #4]
  8021c4:	54000461 	b.ne	802250 <Scheduler__schedule_one_step+0x380>  // b.any
  8021c8:	91009002 	add	x2, x0, #0x24
  8021cc:	2903047f 	stp	wzr, w1, [x3, #24]
  8021d0:	9100c001 	add	x1, x0, #0x30
  8021d4:	17ffffe7 	b	802170 <Scheduler__schedule_one_step+0x2a0>
  8021d8:	2900087f 	stp	wzr, w2, [x3]
  8021dc:	91009002 	add	x2, x0, #0x24
  8021e0:	b9000861 	str	w1, [x3, #8]
  8021e4:	29401584 	ldp	w4, w5, [x12]
  8021e8:	b9400981 	ldr	w1, [x12, #8]
  8021ec:	29019464 	stp	w4, w5, [x3, #12]
  8021f0:	b9001461 	str	w1, [x3, #20]
  8021f4:	29401564 	ldp	w4, w5, [x11]
  8021f8:	b9400961 	ldr	w1, [x11, #8]
  8021fc:	29031464 	stp	w4, w5, [x3, #24]
  802200:	b9002061 	str	w1, [x3, #32]
  802204:	29408844 	ldp	w4, w2, [x2, #4]
  802208:	9100c001 	add	x1, x0, #0x30
  80220c:	b9402405 	ldr	w5, [x0, #36]
  802210:	7100115f 	cmp	w10, #0x4
  802214:	29049065 	stp	w5, w4, [x3, #36]
  802218:	52800004 	mov	w4, #0x0                   	// #0
  80221c:	b9002c62 	str	w2, [x3, #44]
  802220:	29408422 	ldp	w2, w1, [x1, #4]
  802224:	54fffb40 	b.eq	80218c <Scheduler__schedule_one_step+0x2bc>  // b.none
  802228:	17ffffd8 	b	802188 <Scheduler__schedule_one_step+0x2b8>
  80222c:	b9402402 	ldr	w2, [x0, #36]
  802230:	7100115f 	cmp	w10, #0x4
  802234:	b9002462 	str	w2, [x3, #36]
  802238:	54ffecc1 	b.ne	801fd0 <Scheduler__schedule_one_step+0x100>  // b.any
  80223c:	52800002 	mov	w2, #0x0                   	// #0
  802240:	17ffff65 	b	801fd4 <Scheduler__schedule_one_step+0x104>
  802244:	12b00004 	mov	w4, #0x7fffffff            	// #2147483647
  802248:	528000aa 	mov	w10, #0x5                   	// #5
  80224c:	17ffff7e 	b	802044 <Scheduler__schedule_one_step+0x174>
  802250:	b9400165 	ldr	w5, [x11]
  802254:	91009002 	add	x2, x0, #0x24
  802258:	29030465 	stp	w5, w1, [x3, #24]
  80225c:	71000d5f 	cmp	w10, #0x3
  802260:	b9002064 	str	w4, [x3, #32]
  802264:	29408844 	ldp	w4, w2, [x2, #4]
  802268:	54fffd01 	b.ne	802208 <Scheduler__schedule_one_step+0x338>  // b.any
  80226c:	9100c001 	add	x1, x0, #0x30
  802270:	2904907f 	stp	wzr, w4, [x3, #36]
  802274:	b9002c62 	str	w2, [x3, #44]
  802278:	29408422 	ldp	w2, w1, [x1, #4]
  80227c:	17ffffc3 	b	802188 <Scheduler__schedule_one_step+0x2b8>

0000000000802280 <Scheduler__simulate_step>:
  802280:	d10043ff 	sub	sp, sp, #0x10
  802284:	b9400be3 	ldr	w3, [sp, #8]
  802288:	f90003e0 	str	x0, [sp]
  80228c:	33007c23 	bfxil	w3, w1, #0, #32
  802290:	7100047f 	cmp	w3, #0x1
  802294:	540001cd 	b.le	8022cc <Scheduler__simulate_step+0x4c>
  802298:	51000461 	sub	w1, w3, #0x1
  80229c:	52800004 	mov	w4, #0x0                   	// #0
  8022a0:	350000c0 	cbnz	w0, 8022b8 <Scheduler__simulate_step+0x38>
  8022a4:	b94007e0 	ldr	w0, [sp, #4]
  8022a8:	29000044 	stp	w4, w0, [x2]
  8022ac:	b9000841 	str	w1, [x2, #8]
  8022b0:	910043ff 	add	sp, sp, #0x10
  8022b4:	d65f03c0 	ret
  8022b8:	294007e0 	ldp	w0, w1, [sp]
  8022bc:	29000440 	stp	w0, w1, [x2]
  8022c0:	b9000843 	str	w3, [x2, #8]
  8022c4:	910043ff 	add	sp, sp, #0x10
  8022c8:	d65f03c0 	ret
  8022cc:	52800001 	mov	w1, #0x0                   	// #0
  8022d0:	52800044 	mov	w4, #0x2                   	// #2
  8022d4:	17fffff3 	b	8022a0 <Scheduler__simulate_step+0x20>
  8022d8:	d503201f 	nop
  8022dc:	d503201f 	nop

00000000008022e0 <Scheduler__update_cpu_after_step>:
  8022e0:	7100001f 	cmp	w0, #0x0
  8022e4:	d10043ff 	sub	sp, sp, #0x10
  8022e8:	5a9f0042 	csinv	w2, w2, wzr, eq	// eq = none
  8022ec:	b9000082 	str	w2, [x4]
  8022f0:	910043ff 	add	sp, sp, #0x10
  8022f4:	d65f03c0 	ret
  8022f8:	d503201f 	nop
  8022fc:	d503201f 	nop

0000000000802300 <Scheduler__start_inst_step>:
  802300:	d10083ff 	sub	sp, sp, #0x20
  802304:	7100083f 	cmp	w1, #0x2
  802308:	a90013e3 	stp	x3, x4, [sp]
  80230c:	b9401be8 	ldr	w8, [sp, #24]
  802310:	b9400fe7 	ldr	w7, [sp, #12]
  802314:	f9000be1 	str	x1, [sp, #16]
  802318:	4b070005 	sub	w5, w0, w7
  80231c:	7a4000e0 	ccmp	w7, w0, #0x0, eq	// eq = none
  802320:	33007c48 	bfxil	w8, w2, #0, #32
  802324:	1ac30ca4 	sdiv	w4, w5, w3
  802328:	1b039484 	msub	w4, w4, w3, w5
  80232c:	7a40d880 	ccmp	w4, #0x0, #0x0, le
  802330:	54000101 	b.ne	802350 <Scheduler__start_inst_step+0x50>  // b.any
  802334:	294087e2 	ldp	w2, w1, [sp, #4]
  802338:	52800023 	mov	w3, #0x1                   	// #1
  80233c:	b90008c2 	str	w2, [x6, #8]
  802340:	0b000020 	add	w0, w1, w0
  802344:	290000c3 	stp	w3, w0, [x6]
  802348:	910083ff 	add	sp, sp, #0x20
  80234c:	d65f03c0 	ret
  802350:	b94017e0 	ldr	w0, [sp, #20]
  802354:	290000c1 	stp	w1, w0, [x6]
  802358:	b90008c8 	str	w8, [x6, #8]
  80235c:	910083ff 	add	sp, sp, #0x20
  802360:	d65f03c0 	ret
  802364:	d503201f 	nop
  802368:	d503201f 	nop
  80236c:	d503201f 	nop

0000000000802370 <Scheduler__scheduler_step>:
  802370:	a9a44ffe 	stp	x30, x19, [sp, #-448]!
  802374:	aa0103ef 	mov	x15, x1
  802378:	a90157f4 	stp	x20, x21, [sp, #16]
  80237c:	b9400009 	ldr	w9, [x0]
  802380:	b9402002 	ldr	w2, [x0, #32]
  802384:	b9401803 	ldr	w3, [x0, #24]
  802388:	11000532 	add	w18, w9, #0x1
  80238c:	7100045f 	cmp	w2, #0x1
  802390:	54001e8d 	b.le	802760 <Scheduler__scheduler_step+0x3f0>
  802394:	b9402c01 	ldr	w1, [x0, #44]
  802398:	7100007f 	cmp	w3, #0x0
  80239c:	51000453 	sub	w19, w2, #0x1
  8023a0:	52800008 	mov	w8, #0x0                   	// #0
  8023a4:	1a820273 	csel	w19, w19, w2, eq	// eq = none
  8023a8:	1a830108 	csel	w8, w8, w3, eq	// eq = none
  8023ac:	2944f804 	ldp	w4, w30, [x0, #36]
  8023b0:	7100043f 	cmp	w1, #0x1
  8023b4:	54001e8d 	b.le	802784 <Scheduler__scheduler_step+0x414>
  8023b8:	b9403802 	ldr	w2, [x0, #56]
  8023bc:	7100009f 	cmp	w4, #0x0
  8023c0:	51000431 	sub	w17, w1, #0x1
  8023c4:	52800007 	mov	w7, #0x0                   	// #0
  8023c8:	1a810231 	csel	w17, w17, w1, eq	// eq = none
  8023cc:	1a8400e7 	csel	w7, w7, w4, eq	// eq = none
  8023d0:	29463803 	ldp	w3, w14, [x0, #48]
  8023d4:	7100045f 	cmp	w2, #0x1
  8023d8:	54001e8d 	b.le	8027a8 <Scheduler__scheduler_step+0x438>
  8023dc:	b9404401 	ldr	w1, [x0, #68]
  8023e0:	7100007f 	cmp	w3, #0x0
  8023e4:	5100044b 	sub	w11, w2, #0x1
  8023e8:	52800006 	mov	w6, #0x0                   	// #0
  8023ec:	1a82016b 	csel	w11, w11, w2, eq	// eq = none
  8023f0:	1a8300c6 	csel	w6, w6, w3, eq	// eq = none
  8023f4:	2947b402 	ldp	w2, w13, [x0, #60]
  8023f8:	7100043f 	cmp	w1, #0x1
  8023fc:	54001e8d 	b.le	8027cc <Scheduler__scheduler_step+0x45c>
  802400:	b9405004 	ldr	w4, [x0, #80]
  802404:	7100005f 	cmp	w2, #0x0
  802408:	5100042a 	sub	w10, w1, #0x1
  80240c:	52800005 	mov	w5, #0x0                   	// #0
  802410:	1a81014a 	csel	w10, w10, w1, eq	// eq = none
  802414:	1a8200a5 	csel	w5, w5, w2, eq	// eq = none
  802418:	29493003 	ldp	w3, w12, [x0, #72]
  80241c:	7100049f 	cmp	w4, #0x1
  802420:	54001e8d 	b.le	8027f0 <Scheduler__scheduler_step+0x480>
  802424:	51000490 	sub	w16, w4, #0x1
  802428:	52800001 	mov	w1, #0x0                   	// #0
  80242c:	528ccce2 	mov	w2, #0x6667                	// #26215
  802430:	72acccc2 	movk	w2, #0x6666, lsl #16
  802434:	7100007f 	cmp	w3, #0x0
  802438:	52800154 	mov	w20, #0xa                   	// #10
  80243c:	9b227e42 	smull	x2, w18, w2
  802440:	1a901084 	csel	w4, w4, w16, ne	// ne = any
  802444:	131f7e50 	asr	w16, w18, #31
  802448:	1a811063 	csel	w3, w3, w1, ne	// ne = any
  80244c:	2a3203e1 	mvn	w1, w18
  802450:	9362fc42 	asr	x2, x2, #34
  802454:	4b100042 	sub	w2, w2, w16
  802458:	531f7c21 	lsr	w1, w1, #31
  80245c:	1b14c842 	msub	w2, w2, w20, w18
  802460:	7100005f 	cmp	w2, #0x0
  802464:	7a420900 	ccmp	w8, #0x2, #0x0, eq	// eq = none
  802468:	7a400824 	ccmp	w1, #0x0, #0x4, eq	// eq = none
  80246c:	54001721 	b.ne	802750 <Scheduler__scheduler_step+0x3e0>  // b.any
  802470:	b9401c14 	ldr	w20, [x0, #28]
  802474:	2a0803f5 	mov	w21, w8
  802478:	52955562 	mov	w2, #0xaaab                	// #43691
  80247c:	72a55542 	movk	w2, #0x2aaa, lsl #16
  802480:	290e53f5 	stp	w21, w20, [sp, #112]
  802484:	52800194 	mov	w20, #0xc                   	// #12
  802488:	9b227e42 	smull	x2, w18, w2
  80248c:	b9007bf3 	str	w19, [sp, #120]
  802490:	2a0703f3 	mov	w19, w7
  802494:	9361fc42 	asr	x2, x2, #33
  802498:	4b100042 	sub	w2, w2, w16
  80249c:	1b14c842 	msub	w2, w2, w20, w18
  8024a0:	7100005f 	cmp	w2, #0x0
  8024a4:	7a400824 	ccmp	w1, #0x0, #0x4, eq	// eq = none
  8024a8:	7a4218e0 	ccmp	w7, #0x2, #0x0, ne	// ne = any
  8024ac:	54000081 	b.ne	8024bc <Scheduler__scheduler_step+0x14c>  // b.any
  8024b0:	1100353e 	add	w30, w9, #0xd
  8024b4:	52800091 	mov	w17, #0x4                   	// #4
  8024b8:	52800033 	mov	w19, #0x1                   	// #1
  8024bc:	528ccce2 	mov	w2, #0x6667                	// #26215
  8024c0:	72acccc2 	movk	w2, #0x6666, lsl #16
  8024c4:	290ffbf3 	stp	w19, w30, [sp, #124]
  8024c8:	52800293 	mov	w19, #0x14                  	// #20
  8024cc:	9b227e42 	smull	x2, w18, w2
  8024d0:	b90087f1 	str	w17, [sp, #132]
  8024d4:	2a0603f1 	mov	w17, w6
  8024d8:	9363fc42 	asr	x2, x2, #35
  8024dc:	4b100042 	sub	w2, w2, w16
  8024e0:	1b13c842 	msub	w2, w2, w19, w18
  8024e4:	7100005f 	cmp	w2, #0x0
  8024e8:	7a400824 	ccmp	w1, #0x0, #0x4, eq	// eq = none
  8024ec:	7a4218c0 	ccmp	w6, #0x2, #0x0, ne	// ne = any
  8024f0:	54000081 	b.ne	802500 <Scheduler__scheduler_step+0x190>  // b.any
  8024f4:	1100552e 	add	w14, w9, #0x15
  8024f8:	528000ab 	mov	w11, #0x5                   	// #5
  8024fc:	52800031 	mov	w17, #0x1                   	// #1
  802500:	528001f0 	mov	w16, #0xf                   	// #15
  802504:	29113bf1 	stp	w17, w14, [sp, #136]
  802508:	b90093eb 	str	w11, [sp, #144]
  80250c:	2a0503ee 	mov	w14, w5
  802510:	1ad00e42 	sdiv	w2, w18, w16
  802514:	1b10c842 	msub	w2, w2, w16, w18
  802518:	7100005f 	cmp	w2, #0x0
  80251c:	7a400824 	ccmp	w1, #0x0, #0x4, eq	// eq = none
  802520:	7a4218a0 	ccmp	w5, #0x2, #0x0, ne	// ne = any
  802524:	54000081 	b.ne	802534 <Scheduler__scheduler_step+0x1c4>  // b.any
  802528:	1100412d 	add	w13, w9, #0x10
  80252c:	5280004a 	mov	w10, #0x2                   	// #2
  802530:	5280002e 	mov	w14, #0x1                   	// #1
  802534:	72000a42 	ands	w2, w18, #0x7
  802538:	2912b7ee 	stp	w14, w13, [sp, #148]
  80253c:	b9009fea 	str	w10, [sp, #156]
  802540:	7a400824 	ccmp	w1, #0x0, #0x4, eq	// eq = none
  802544:	7a421860 	ccmp	w3, #0x2, #0x0, ne	// ne = any
  802548:	2a0303e1 	mov	w1, w3
  80254c:	54000081 	b.ne	80255c <Scheduler__scheduler_step+0x1ec>  // b.any
  802550:	1100252c 	add	w12, w9, #0x9
  802554:	52800064 	mov	w4, #0x3                   	// #3
  802558:	52800021 	mov	w1, #0x1                   	// #1
  80255c:	291433e1 	stp	w1, w12, [sp, #160]
  802560:	12800001 	mov	w1, #0xffffffff            	// #-1
  802564:	b900abe4 	str	w4, [sp, #168]
  802568:	35000048 	cbnz	w8, 802570 <Scheduler__scheduler_step+0x200>
  80256c:	b9400401 	ldr	w1, [x0, #4]
  802570:	b9002be1 	str	w1, [sp, #40]
  802574:	12800001 	mov	w1, #0xffffffff            	// #-1
  802578:	35000047 	cbnz	w7, 802580 <Scheduler__scheduler_step+0x210>
  80257c:	b9400801 	ldr	w1, [x0, #8]
  802580:	b9002fe1 	str	w1, [sp, #44]
  802584:	12800001 	mov	w1, #0xffffffff            	// #-1
  802588:	35000046 	cbnz	w6, 802590 <Scheduler__scheduler_step+0x220>
  80258c:	b9400c01 	ldr	w1, [x0, #12]
  802590:	b90033e1 	str	w1, [sp, #48]
  802594:	12800001 	mov	w1, #0xffffffff            	// #-1
  802598:	35000045 	cbnz	w5, 8025a0 <Scheduler__scheduler_step+0x230>
  80259c:	b9401001 	ldr	w1, [x0, #16]
  8025a0:	b90037e1 	str	w1, [sp, #52]
  8025a4:	12800004 	mov	w4, #0xffffffff            	// #-1
  8025a8:	35000043 	cbnz	w3, 8025b0 <Scheduler__scheduler_step+0x240>
  8025ac:	b9401404 	ldr	w4, [x0, #20]
  8025b0:	9105c3e3 	add	x3, sp, #0x170
  8025b4:	9100a3e1 	add	x1, sp, #0x28
  8025b8:	9101c3e0 	add	x0, sp, #0x70
  8025bc:	52800002 	mov	w2, #0x0                   	// #0
  8025c0:	b9003be4 	str	w4, [sp, #56]
  8025c4:	97fffe43 	bl	801ed0 <Scheduler__schedule_one_step>
  8025c8:	910603e0 	add	x0, sp, #0x180
  8025cc:	910663ea 	add	x10, sp, #0x198
  8025d0:	9106d3f3 	add	x19, sp, #0x1b4
  8025d4:	910103e1 	add	x1, sp, #0x40
  8025d8:	52800022 	mov	w2, #0x1                   	// #1
  8025dc:	910603f4 	add	x20, sp, #0x180
  8025e0:	297f1005 	ldp	w5, w4, [x0, #-8]
  8025e4:	910663f5 	add	x21, sp, #0x198
  8025e8:	29402c0c 	ldp	w12, w11, [x0]
  8025ec:	297f2149 	ldp	w9, w8, [x10, #-8]
  8025f0:	29401947 	ldp	w7, w6, [x10]
  8025f4:	297f4271 	ldp	w17, w16, [x19, #-8]
  8025f8:	2940366e 	ldp	w14, w13, [x19]
  8025fc:	291713e5 	stp	w5, w4, [sp, #184]
  802600:	b941abe4 	ldr	w4, [sp, #424]
  802604:	f940c7ea 	ldr	x10, [sp, #392]
  802608:	b900ebe4 	str	w4, [sp, #232]
  80260c:	f940d3e5 	ldr	x5, [sp, #416]
  802610:	290843f1 	stp	w17, w16, [sp, #64]
  802614:	b941bfe4 	ldr	w4, [sp, #444]
  802618:	f940bbe0 	ldr	x0, [sp, #368]
  80261c:	290937ee 	stp	w14, w13, [sp, #72]
  802620:	b90053e4 	str	w4, [sp, #80]
  802624:	f9005be0 	str	x0, [sp, #176]
  802628:	9102c3e0 	add	x0, sp, #0xb0
  80262c:	29182fec 	stp	w12, w11, [sp, #192]
  802630:	f90067ea 	str	x10, [sp, #200]
  802634:	291a23e9 	stp	w9, w8, [sp, #208]
  802638:	291b1be7 	stp	w7, w6, [sp, #216]
  80263c:	f90073e5 	str	x5, [sp, #224]
  802640:	97fffe24 	bl	801ed0 <Scheduler__schedule_one_step>
  802644:	9106d3fe 	add	x30, sp, #0x1b4
  802648:	910163e1 	add	x1, sp, #0x58
  80264c:	f940bbe0 	ldr	x0, [sp, #368]
  802650:	52800042 	mov	w2, #0x2                   	// #2
  802654:	297f1285 	ldp	w5, w4, [x20, #-8]
  802658:	29402e8c 	ldp	w12, w11, [x20]
  80265c:	297f22a9 	ldp	w9, w8, [x21, #-8]
  802660:	29401aa7 	ldp	w7, w6, [x21]
  802664:	297f43d1 	ldp	w17, w16, [x30, #-8]
  802668:	294037ce 	ldp	w14, w13, [x30]
  80266c:	f9007be0 	str	x0, [sp, #240]
  802670:	910463e0 	add	x0, sp, #0x118
  802674:	290b43f1 	stp	w17, w16, [sp, #88]
  802678:	f940c7ea 	ldr	x10, [sp, #392]
  80267c:	290c37ee 	stp	w14, w13, [sp, #96]
  802680:	291f13e5 	stp	w5, w4, [sp, #248]
  802684:	b90103ec 	str	w12, [sp, #256]
  802688:	b90107eb 	str	w11, [sp, #260]
  80268c:	f90087ea 	str	x10, [sp, #264]
  802690:	293f2009 	stp	w9, w8, [x0, #-8]
  802694:	29001807 	stp	w7, w6, [x0]
  802698:	9103c3e0 	add	x0, sp, #0xf0
  80269c:	b941abe4 	ldr	w4, [sp, #424]
  8026a0:	f940d3e5 	ldr	x5, [sp, #416]
  8026a4:	b9012be4 	str	w4, [sp, #296]
  8026a8:	b941bfe4 	ldr	w4, [sp, #444]
  8026ac:	b9006be4 	str	w4, [sp, #104]
  8026b0:	f90093e5 	str	x5, [sp, #288]
  8026b4:	97fffe07 	bl	801ed0 <Scheduler__schedule_one_step>
  8026b8:	9106d3e1 	add	x1, sp, #0x1b4
  8026bc:	b941bfe9 	ldr	w9, [sp, #444]
  8026c0:	f940bbe0 	ldr	x0, [sp, #368]
  8026c4:	297f282c 	ldp	w12, w10, [x1, #-8]
  8026c8:	29401c2b 	ldp	w11, w7, [x1]
  8026cc:	f9009be0 	str	x0, [sp, #304]
  8026d0:	b9417be6 	ldr	w6, [sp, #376]
  8026d4:	b94137e5 	ldr	w5, [sp, #308]
  8026d8:	290031f2 	stp	w18, w12, [x15]
  8026dc:	29012dea 	stp	w10, w11, [x15, #8]
  8026e0:	290225e7 	stp	w7, w9, [x15, #16]
  8026e4:	b90019e0 	str	w0, [x15, #24]
  8026e8:	b9417fe0 	ldr	w0, [sp, #380]
  8026ec:	290399e5 	stp	w5, w6, [x15, #28]
  8026f0:	b90025e0 	str	w0, [x15, #36]
  8026f4:	f940c7e1 	ldr	x1, [sp, #392]
  8026f8:	f900a7e1 	str	x1, [sp, #328]
  8026fc:	f940d3e0 	ldr	x0, [sp, #416]
  802700:	f900b3e0 	str	x0, [sp, #352]
  802704:	b94183e5 	ldr	w5, [sp, #384]
  802708:	b94187e6 	ldr	w6, [sp, #388]
  80270c:	b94193ea 	ldr	w10, [sp, #400]
  802710:	290519e5 	stp	w5, w6, [x15, #40]
  802714:	b90031e1 	str	w1, [x15, #48]
  802718:	b94197e7 	ldr	w7, [sp, #404]
  80271c:	b9414fe9 	ldr	w9, [sp, #332]
  802720:	b941abe3 	ldr	w3, [sp, #424]
  802724:	b9419be5 	ldr	w5, [sp, #408]
  802728:	b9419fe6 	ldr	w6, [sp, #412]
  80272c:	2906a9e9 	stp	w9, w10, [x15, #52]
  802730:	b9003de7 	str	w7, [x15, #60]
  802734:	290819e5 	stp	w5, w6, [x15, #64]
  802738:	b94167e1 	ldr	w1, [sp, #356]
  80273c:	b90049e0 	str	w0, [x15, #72]
  802740:	29098de1 	stp	w1, w3, [x15, #76]
  802744:	a94157f4 	ldp	x20, x21, [sp, #16]
  802748:	a8dc4ffe 	ldp	x30, x19, [sp], #448
  80274c:	d65f03c0 	ret
  802750:	11002d34 	add	w20, w9, #0xb
  802754:	52800073 	mov	w19, #0x3                   	// #3
  802758:	52800035 	mov	w21, #0x1                   	// #1
  80275c:	17ffff47 	b	802478 <Scheduler__scheduler_step+0x108>
  802760:	b9402c01 	ldr	w1, [x0, #44]
  802764:	7100007f 	cmp	w3, #0x0
  802768:	52800013 	mov	w19, #0x0                   	// #0
  80276c:	52800048 	mov	w8, #0x2                   	// #2
  802770:	1a820273 	csel	w19, w19, w2, eq	// eq = none
  802774:	1a830108 	csel	w8, w8, w3, eq	// eq = none
  802778:	2944f804 	ldp	w4, w30, [x0, #36]
  80277c:	7100043f 	cmp	w1, #0x1
  802780:	54ffe1cc 	b.gt	8023b8 <Scheduler__scheduler_step+0x48>
  802784:	b9403802 	ldr	w2, [x0, #56]
  802788:	7100009f 	cmp	w4, #0x0
  80278c:	52800011 	mov	w17, #0x0                   	// #0
  802790:	52800047 	mov	w7, #0x2                   	// #2
  802794:	1a810231 	csel	w17, w17, w1, eq	// eq = none
  802798:	1a8400e7 	csel	w7, w7, w4, eq	// eq = none
  80279c:	29463803 	ldp	w3, w14, [x0, #48]
  8027a0:	7100045f 	cmp	w2, #0x1
  8027a4:	54ffe1cc 	b.gt	8023dc <Scheduler__scheduler_step+0x6c>
  8027a8:	b9404401 	ldr	w1, [x0, #68]
  8027ac:	7100007f 	cmp	w3, #0x0
  8027b0:	5280000b 	mov	w11, #0x0                   	// #0
  8027b4:	52800046 	mov	w6, #0x2                   	// #2
  8027b8:	1a82016b 	csel	w11, w11, w2, eq	// eq = none
  8027bc:	1a8300c6 	csel	w6, w6, w3, eq	// eq = none
  8027c0:	2947b402 	ldp	w2, w13, [x0, #60]
  8027c4:	7100043f 	cmp	w1, #0x1
  8027c8:	54ffe1cc 	b.gt	802400 <Scheduler__scheduler_step+0x90>
  8027cc:	b9405004 	ldr	w4, [x0, #80]
  8027d0:	7100005f 	cmp	w2, #0x0
  8027d4:	5280000a 	mov	w10, #0x0                   	// #0
  8027d8:	52800045 	mov	w5, #0x2                   	// #2
  8027dc:	1a81014a 	csel	w10, w10, w1, eq	// eq = none
  8027e0:	1a8200a5 	csel	w5, w5, w2, eq	// eq = none
  8027e4:	29493003 	ldp	w3, w12, [x0, #72]
  8027e8:	7100049f 	cmp	w4, #0x1
  8027ec:	54ffe1cc 	b.gt	802424 <Scheduler__scheduler_step+0xb4>
  8027f0:	52800010 	mov	w16, #0x0                   	// #0
  8027f4:	52800041 	mov	w1, #0x2                   	// #2
  8027f8:	17ffff0d 	b	80242c <Scheduler__scheduler_step+0xbc>
  8027fc:	d503201f 	nop

0000000000802800 <Scheduler__main_reset>:
  802800:	52800042 	mov	w2, #0x2                   	// #2
  802804:	12800001 	mov	w1, #0xffffffff            	// #-1
  802808:	29000401 	stp	w1, w1, [x0]
  80280c:	29010401 	stp	w1, w1, [x0, #8]
  802810:	29020401 	stp	w1, w1, [x0, #16]
  802814:	29037c02 	stp	w2, wzr, [x0, #24]
  802818:	2904081f 	stp	wzr, w2, [x0, #32]
  80281c:	29057c1f 	stp	wzr, wzr, [x0, #40]
  802820:	29067c02 	stp	w2, wzr, [x0, #48]
  802824:	2907081f 	stp	wzr, w2, [x0, #56]
  802828:	29087c1f 	stp	wzr, wzr, [x0, #64]
  80282c:	29097c02 	stp	w2, wzr, [x0, #72]
  802830:	b900501f 	str	wzr, [x0, #80]
  802834:	d65f03c0 	ret
  802838:	d503201f 	nop
  80283c:	d503201f 	nop

0000000000802840 <Scheduler__main_step>:
  802840:	a9ae4ffe 	stp	x30, x19, [sp, #-288]!
  802844:	d2800a82 	mov	x2, #0x54                  	// #84
  802848:	aa0103f3 	mov	x19, x1
  80284c:	97fffb05 	bl	801460 <memcpy>
  802850:	d2800a82 	mov	x2, #0x54                  	// #84
  802854:	aa1303e1 	mov	x1, x19
  802858:	910043e0 	add	x0, sp, #0x10
  80285c:	97fffb01 	bl	801460 <memcpy>
  802860:	910043e0 	add	x0, sp, #0x10
  802864:	9101c3e1 	add	x1, sp, #0x70
  802868:	97fffec2 	bl	802370 <Scheduler__scheduler_step>
  80286c:	9101c3e1 	add	x1, sp, #0x70
  802870:	910323e0 	add	x0, sp, #0xc8
  802874:	d2800a82 	mov	x2, #0x54                  	// #84
  802878:	97fffafa 	bl	801460 <memcpy>
  80287c:	910323e1 	add	x1, sp, #0xc8
  802880:	aa1303e0 	mov	x0, x19
  802884:	d2800a82 	mov	x2, #0x54                  	// #84
  802888:	97fffaf6 	bl	801460 <memcpy>
  80288c:	a8d24ffe 	ldp	x30, x19, [sp], #288
  802890:	d65f03c0 	ret
	...
  8028a0:	14000000 	b	8028a0 <Scheduler__main_step+0x60>
  8028a4:	d503201f 	nop
  8028a8:	d503201f 	nop
  8028ac:	d503201f 	nop
  8028b0:	14000000 	b	8028b0 <Scheduler__main_step+0x70>
  8028b4:	d503201f 	nop
  8028b8:	d503201f 	nop
  8028bc:	d503201f 	nop
  8028c0:	14000000 	b	8028c0 <Scheduler__main_step+0x80>
  8028c4:	d503201f 	nop
  8028c8:	d503201f 	nop
  8028cc:	d503201f 	nop

00000000008028d0 <mif_entry_point_cpu3>:
  8028d0:	14000000 	b	8028d0 <mif_entry_point_cpu3>

00000000008028d4 <ARMaddrToGPUaddr>:
  8028d4:	32020400 	orr	w0, w0, #0xc0000000
  8028d8:	d65f03c0 	ret

00000000008028dc <semaphore_get>:
  8028dc:	52800022 	mov	w2, #0x1                   	// #1

00000000008028e0 <.lockloop>:
  8028e0:	885ffc01 	ldaxr	w1, [x0]
  8028e4:	88037c02 	stxr	w3, w2, [x0]
  8028e8:	35ffffc3 	cbnz	w3, 8028e0 <.lockloop>
  8028ec:	35ffffa1 	cbnz	w1, 8028e0 <.lockloop>
  8028f0:	d65f03c0 	ret

00000000008028f4 <semaphore_release>:
  8028f4:	089ffc1f 	stlrb	wzr, [x0]
  8028f8:	d5033bbf 	dmb	ish
  8028fc:	d65f03c0 	ret
