{
  "board": {
    "active_layer": 2,
    "active_layer_preset": "",
    "auto_track_width": true,
    "hidden_netclasses": [],
    "hidden_nets": [
      "5P0V",
      "3P3V_D_FPGA",
      "3P3V_D",
      "3P3V_A",
      "1P2V_D",
      "2P5V_D",
      "Net-(U7-ENN)",
      "Net-(C17-Pad1)",
      "Net-(C18-Pad1)",
      "Net-(C19-Pad1)",
      "Net-(U7-FBP)",
      "Net-(U7-VREF)",
      "Net-(C21-Pad2)",
      "Net-(U7-FBN)",
      "Net-(D2-K)",
      "Net-(D3-A)",
      "Net-(X1-Vdd)",
      "Net-(X2-Vdd)",
      "CLK_10MHZ_DIST_EXT_3P3",
      "Net-(U12D-VCCPLL)",
      "Net-(U14-VPHY)",
      "Net-(U14-OSCI)",
      "Net-(U14-OSCO)",
      "1P8V_D",
      "Net-(U18-REFIO)",
      "ANALOG_FPGA-DAC_OUT_N",
      "ANALOG_FPGA-DAC_OUT_P",
      "ANALOG_DDS_OUT_P",
      "ANALOG_DDS_OUT_N",
      "15P0V_A",
      "N15P0V_A",
      "ANALOG_CAL-ADC_AMUX2_MCU",
      "Net-(D9-K)",
      "ANALOG_STAGE-2_AMUX2_EXT",
      "Net-(D1-A)",
      "Net-(D2-A)",
      "Net-(D3-K)",
      "GPIO_LED0_FPGA_LED_OD",
      "Net-(D4-A)",
      "Net-(D5-A)",
      "GPIO_LED1_FPGA_LED_OD",
      "Net-(D6-A)",
      "GPIO_LED2_FPGA_LED_OD",
      "Net-(D7-A)",
      "GPIO_UART_RXLED_FTDI_L",
      "GPIO_UART_TXLED_FTDI_L",
      "Net-(D8-A)",
      "Net-(D9-A)",
      "USB_DATA_CONN_FTDI_N",
      "USB_DATA_CONN_FTDI_P",
      "Net-(J1-CC1)",
      "Net-(J1-CC2)",
      "CLK_10MHZ_EXT_SW_3P3",
      "JTAG_CON_TCK_3P3",
      "JTAG_CON_TMS_3P3",
      "JTAG_CON_TDO_3P3",
      "JTAG_CON_TDI_3P3",
      "GPIO_1P2-EN_SEQ_REG_3P3",
      "GPIO_3P3-EN_SEQ_REG_3P3",
      "GPIO_2P5-EN_SEQ_REG_3P3",
      "Net-(U7-CP)",
      "Net-(R11-Pad1)",
      "Net-(U7-CN)",
      "Net-(R13-Pad2)",
      "Net-(X1-EN)",
      "Net-(X1-OUT)",
      "Net-(U9-SA)",
      "GPIO_100M-EN_MCU_100M-OSC_3P3",
      "CLK_100MHZ_DDS_3P3",
      "Net-(X2-OUT)",
      "Net-(U9-EN)",
      "GPIO_SW-SEL_MCU_CLKMUX_3P3",
      "Net-(U10-1G)",
      "CLK_10MHZ_DIST_MCU_3P3",
      "Net-(U10-Y0)",
      "Net-(U10-Y1)",
      "CLK_10MHZ_DIST_FPGA_3P3",
      "Net-(U10-Y2)",
      "GPIO_BOOT0_SW_MCU_3P3_L",
      "GPIO_BOOT1_SW_MCU_3P3_L",
      "GPIO_CFG_DONE_FPGA_MCU_3P3",
      "GPIO_FPGARST_MCU_FPGA_3P3_L",
      "SPI_CS_MCU_FPGA_3P3_L",
      "Net-(U14-~{RESET})",
      "Net-(U13-DO)",
      "Net-(U13-DI)",
      "Net-(U13-CS)",
      "Net-(U13-CLK)",
      "Net-(U14-REF)",
      "Net-(U14-BCBUS7)",
      "Net-(U14-ADBUS0)",
      "UART_FTDITX_MCURX_3P3",
      "UART_MCUTX_FTDIRX_3P3",
      "Net-(U14-ADBUS1)",
      "SPI_SCLK_MCU_FPGA_3P3",
      "QSPI_NCS_MCU_FLASH_3P3",
      "SPI_CS_MCU_FLASH_3P3_L",
      "Net-(U17-RSET)",
      "Net-(U18-FS_ADJ)",
      "Net-(U18-MODE)",
      "Net-(U19-+)",
      "Net-(U19--)",
      "Net-(R72-Pad2)",
      "Net-(R71-Pad2)",
      "ANALOG_FPGA-DAC_AMP1_AMUX1",
      "ANALOG_DDS_AMP2_AMUX1",
      "GPIO_EN_MCU_AMUX1_3P3",
      "I2C_SDA_MCU_POT_3P3",
      "I2C_SCL_MCU_POT_3P3",
      "GPIO_EN_MCU_AMUX2_3P3",
      "Net-(U24-SB)",
      "Net-(U24-SA)",
      "Net-(U25-+)",
      "ANALOG_DAC2_MCU_AMUX3",
      "Net-(U25--)",
      "Net-(R78-Pad2)",
      "Net-(U26-S2)",
      "GPIO_EN_MCU_AMUX3_3P3",
      "JTAG_FTDI_TCK_3P3",
      "JTAG_MCU_TCK_3P3",
      "JTAG_MCU_TMS_3P3",
      "JTAG_FTDI_TMS_3P3",
      "JTAG_FTDI_TDI_3P3",
      "JTAG_MCU_TDI_3P3",
      "JTAG_FTDI_TDO_3P3",
      "JTAG_MCU_TDO_3P3",
      "Net-(U10-CLKIN)",
      "QSPI_IO0_MCU_FLASH_3P3",
      "QSPI_IO3_MCU_FLASH_3P3",
      "GPIO_D0_MCU_DDS_3P3",
      "SPI_MOSI_MCU_FPGA_3P3",
      "GPIO_AMP-PD_MCU_AMP2_3P3",
      "GPIO_D7_MCU_DDS_3P3",
      "GPIO_W-CLK_MCU_DDS_3P3",
      "GPIO_D6_MCU_DDS_3P3",
      "GPIO_D2_MCU_DDS_3P3",
      "GPIO_D1_MCU_DDS_3P3",
      "GPIO_D4_MCU_DDS_3P3",
      "QSPI_IO2_MCU_FLASH_3P3",
      "GPIO_CLK_EN_MCU_FPGA_3P3",
      "GPIO_SEL0_MCU_AMUX3_3P3",
      "GPIO_D3_MCU_DDS_3P3",
      "GPIO_D5_MCU_DDS_3P3",
      "SPI_MISO_FPGA_MCU_3P3",
      "GPIO_SEL_MCU_AMUX2_3P3",
      "GPIO_RST_MCU_DDS_3P3",
      "GPIO_FQ-UD_MCU_DDS_3P3",
      "GPIO_SEL1_MCU_AMUX3_3P3",
      "QSPI_IO1_MCU_FLASH_3P3",
      "GPIO_RST_MCU_3P3_L",
      "GPIO_SEL0_MCU_AMUX1_3P3",
      "GPIO_SEL1_MCU_AMUX1_3P3",
      "ANALOG_DAC1_MCU_AMUX1",
      "GPIO_DACB9_FPGA_DAC_3P3",
      "GPIO_DACB12_FPGA_DAC_3P3",
      "GPIO_DACB3_FPGA_DAC_3P3",
      "GPIO_DACB10_FPGA_DAC_3P3",
      "GPIO_DACB6_FPGA_DAC_3P3",
      "GPIO_DACB2_FPGA_DAC_3P3",
      "GPIO_DACB5_FPGA_DAC_3P3",
      "GPIO_DACB13_FPGA_DAC_3P3",
      "GPIO_DACB0_FPGA_DAC_3P3",
      "GPIO_DACB1_FPGA_DAC_3P3",
      "GPIO_DACB7_FPGA_DAC_3P3",
      "GPIO_DACB11_FPGA_DAC_3P3",
      "GPIO_DACSLEEP_FPGA_DAC_3P3",
      "GPIO_DACB8_FPGA_DAC_3P3",
      "GPIO_DACCLK_FPGA_DAC_3P3",
      "GPIO_DACB4_FPGA_DAC_3P3",
      "ANALOG_DC-OFFSET_AMUX3_AMP3",
      "Net-(U22-W)",
      "Net-(U14-VPLL)",
      "Net-(U20-+)",
      "Net-(U20--)",
      "Net-(U11-PDR_ON)",
      "Net-(U11-PC14)",
      "Net-(U11-PC15)",
      "Net-(U11-VCAP_2)",
      "Net-(U11-VCAP_1)"
    ],
    "high_contrast_mode": 0,
    "net_color_mode": 1,
    "opacity": {
      "images": 0.6,
      "pads": 1.0,
      "shapes": 1.0,
      "tracks": 1.0,
      "vias": 1.0,
      "zones": 0.6
    },
    "selection_filter": {
      "dimensions": true,
      "footprints": true,
      "graphics": true,
      "keepouts": true,
      "lockedItems": false,
      "otherItems": true,
      "pads": true,
      "text": true,
      "tracks": true,
      "vias": true,
      "zones": true
    },
    "visible_items": [
      "vias",
      "footprint_text",
      "footprint_anchors",
      "ratsnest",
      "grid",
      "footprints_front",
      "footprints_back",
      "footprint_values",
      "footprint_references",
      "tracks",
      "drc_errors",
      "drawing_sheet",
      "bitmaps",
      "pads",
      "zones",
      "drc_warnings",
      "locked_item_shadows",
      "conflict_shadows",
      "shapes"
    ],
    "visible_layers": "ffffffff_ffffffff_ffffffff_7fffdddc",
    "zone_display_mode": 0
  },
  "git": {
    "repo_password": "",
    "repo_type": "",
    "repo_username": "",
    "ssh_key": ""
  },
  "meta": {
    "filename": "arb.kicad_prl",
    "version": 5
  },
  "net_inspector_panel": {
    "col_hidden": [
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false,
      false
    ],
    "col_order": [
      0,
      1,
      2,
      3,
      4,
      5,
      6,
      7,
      8,
      9,
      10,
      11
    ],
    "col_widths": [
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0,
      0
    ],
    "custom_group_rules": [],
    "expanded_rows": [],
    "filter_by_net_name": true,
    "filter_by_netclass": true,
    "filter_text": "",
    "group_by_constraint": false,
    "group_by_netclass": false,
    "show_unconnected_nets": false,
    "show_zero_pad_nets": false,
    "sort_ascending": true,
    "sorting_column": 0
  },
  "open_jobsets": [],
  "project": {
    "files": []
  },
  "schematic": {
    "selection_filter": {
      "graphics": true,
      "images": true,
      "labels": true,
      "lockedItems": false,
      "otherItems": true,
      "pins": true,
      "symbols": true,
      "text": true,
      "wires": true
    }
  }
}
