{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 15:30:09 2023 " "Info: Processing started: Mon Mar 13 15:30:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SIPO -c SIPO --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SIPO -c SIPO --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sipo.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file sipo.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIPO " "Info: Found entity 1: SIPO" {  } { { "SIPO.v" "" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab4/Lab4-2/SIPO.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 D_F " "Info: Found entity 2: D_F" {  } { { "SIPO.v" "" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab4/Lab4-2/SIPO.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SIPO.v(6) " "Critical Warning (10846): Verilog HDL Instantiation warning at SIPO.v(6): instance has no name" {  } { { "SIPO.v" "" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab4/Lab4-2/SIPO.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SIPO.v(7) " "Critical Warning (10846): Verilog HDL Instantiation warning at SIPO.v(7): instance has no name" {  } { { "SIPO.v" "" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab4/Lab4-2/SIPO.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SIPO.v(8) " "Critical Warning (10846): Verilog HDL Instantiation warning at SIPO.v(8): instance has no name" {  } { { "SIPO.v" "" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab4/Lab4-2/SIPO.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SIPO.v(9) " "Critical Warning (10846): Verilog HDL Instantiation warning at SIPO.v(9): instance has no name" {  } { { "SIPO.v" "" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab4/Lab4-2/SIPO.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "SIPO " "Info: Elaborating entity \"SIPO\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_F D_F:comb_3 " "Info: Elaborating entity \"D_F\" for hierarchy \"D_F:comb_3\"" {  } { { "SIPO.v" "comb_3" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab4/Lab4-2/SIPO.v" 6 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 4 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Info: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 15:30:10 2023 " "Info: Processing ended: Mon Mar 13 15:30:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
