

================================================================
== Vitis HLS Report for 'run_test'
================================================================
* Date:           Wed Sep 21 17:03:11 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  12.329 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|       27|  0.540 us|  0.540 us|    8|    8|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |                        |             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_find_region_fu_208  |find_region  |        9|        9|  0.180 us|  0.180 us|    8|    8|      yes|
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    294|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     295|    833|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    264|    -|
|Register         |        -|    -|     820|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1115|   1551|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_x_U31  |fcmp_32ns_32ns_1_2_no_dsp_1_x  |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_x_U32  |fcmp_32ns_32ns_1_2_no_dsp_1_x  |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_x_U33  |fcmp_32ns_32ns_1_2_no_dsp_1_x  |        0|   0|    0|    0|    0|
    |grp_find_region_fu_208             |find_region                    |        0|   0|  295|  833|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                              |                               |        0|   0|  295|  833|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |and_ln77_1_fu_363_p2                     |       and|   0|  0|   2|           1|           1|
    |and_ln77_2_fu_416_p2                     |       and|   0|  0|   2|           1|           1|
    |and_ln77_3_fu_469_p2                     |       and|   0|  0|   2|           1|           1|
    |and_ln77_4_fu_522_p2                     |       and|   0|  0|   2|           1|           1|
    |and_ln77_5_fu_575_p2                     |       and|   0|  0|   2|           1|           1|
    |and_ln77_6_fu_628_p2                     |       and|   0|  0|   2|           1|           1|
    |and_ln77_7_fu_681_p2                     |       and|   0|  0|   2|           1|           1|
    |and_ln77_fu_310_p2                       |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_00001                |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op108_fcmp_state8           |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op126_fcmp_state11          |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op144_fcmp_state13          |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op162_fcmp_state15          |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op180_fcmp_state17          |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op196_call_state19          |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op196_call_state19_state18  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op78_fcmp_state6            |       and|   0|  0|   2|           1|           1|
    |icmp_ln77_10_fu_551_p2                   |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln77_11_fu_557_p2                   |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln77_12_fu_604_p2                   |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln77_13_fu_610_p2                   |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln77_14_fu_657_p2                   |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln77_15_fu_663_p2                   |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln77_1_fu_292_p2                    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln77_2_fu_339_p2                    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln77_3_fu_345_p2                    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln77_4_fu_392_p2                    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln77_5_fu_398_p2                    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln77_6_fu_445_p2                    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln77_7_fu_451_p2                    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln77_8_fu_498_p2                    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln77_9_fu_504_p2                    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln77_fu_286_p2                      |      icmp|   0|  0|  11|           8|           2|
    |ap_block_state1_pp0_stage0_iter0         |        or|   0|  0|   2|           1|           1|
    |or_ln77_10_fu_410_p2                     |        or|   0|  0|   2|           1|           1|
    |or_ln77_11_fu_581_p2                     |        or|   0|  0|   2|           1|           1|
    |or_ln77_12_fu_457_p2                     |        or|   0|  0|   2|           1|           1|
    |or_ln77_13_fu_634_p2                     |        or|   0|  0|   2|           1|           1|
    |or_ln77_14_fu_463_p2                     |        or|   0|  0|   2|           1|           1|
    |or_ln77_15_fu_687_p2                     |        or|   0|  0|   2|           1|           1|
    |or_ln77_16_fu_510_p2                     |        or|   0|  0|   2|           1|           1|
    |or_ln77_17_fu_516_p2                     |        or|   0|  0|   2|           1|           1|
    |or_ln77_18_fu_563_p2                     |        or|   0|  0|   2|           1|           1|
    |or_ln77_19_fu_569_p2                     |        or|   0|  0|   2|           1|           1|
    |or_ln77_1_fu_316_p2                      |        or|   0|  0|   2|           1|           1|
    |or_ln77_20_fu_616_p2                     |        or|   0|  0|   2|           1|           1|
    |or_ln77_21_fu_622_p2                     |        or|   0|  0|   2|           1|           1|
    |or_ln77_22_fu_669_p2                     |        or|   0|  0|   2|           1|           1|
    |or_ln77_23_fu_675_p2                     |        or|   0|  0|   2|           1|           1|
    |or_ln77_2_fu_304_p2                      |        or|   0|  0|   2|           1|           1|
    |or_ln77_3_fu_369_p2                      |        or|   0|  0|   2|           1|           1|
    |or_ln77_4_fu_351_p2                      |        or|   0|  0|   2|           1|           1|
    |or_ln77_5_fu_422_p2                      |        or|   0|  0|   2|           1|           1|
    |or_ln77_6_fu_357_p2                      |        or|   0|  0|   2|           1|           1|
    |or_ln77_7_fu_475_p2                      |        or|   0|  0|   2|           1|           1|
    |or_ln77_8_fu_404_p2                      |        or|   0|  0|   2|           1|           1|
    |or_ln77_9_fu_528_p2                      |        or|   0|  0|   2|           1|           1|
    |or_ln77_fu_298_p2                        |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                            |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                    |          |   0|  0| 294|         291|          68|
    +-----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                        |  48|          9|    1|          9|
    |ap_done                                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                          |   9|          2|    1|          2|
    |ap_phi_mux_error_write_assign_phi_fu_201_p4      |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter3_error_write_assign_reg_197  |   9|          2|    1|          2|
    |ap_return                                        |   9|          2|    1|          2|
    |checkId_blk_n                                    |   9|          2|    1|          2|
    |checkId_c_blk_n                                  |   9|          2|    1|          2|
    |grp_fu_221_p0                                    |  48|          9|   32|        288|
    |grp_fu_227_p0                                    |  48|          9|   32|        288|
    |grp_fu_233_p0                                    |  48|          9|   32|        288|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            | 264|         52|  105|        889|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                           Name                                           | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                 |   8|   0|    8|          0|
    |ap_done_reg                                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                                   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_error_write_assign_reg_197                                           |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter2_error_write_assign_reg_197                                           |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter3_error_write_assign_reg_197                                           |   1|   0|    1|          0|
    |ap_return_preg                                                                            |   1|   0|    1|          0|
    |grp_find_region_fu_208_ap_start_reg                                                       |   1|   0|    1|          0|
    |or_ln77_11_reg_821                                                                        |   1|   0|    1|          0|
    |or_ln77_11_reg_821_pp0_iter2_reg                                                          |   1|   0|    1|          0|
    |or_ln77_13_reg_834                                                                        |   1|   0|    1|          0|
    |or_ln77_13_reg_834_pp0_iter2_reg                                                          |   1|   0|    1|          0|
    |or_ln77_15_reg_847                                                                        |   1|   0|    1|          0|
    |or_ln77_15_reg_847_pp0_iter3_reg                                                          |   1|   0|    1|          0|
    |or_ln77_1_reg_751                                                                         |   1|   0|    1|          0|
    |or_ln77_3_reg_764                                                                         |   1|   0|    1|          0|
    |or_ln77_5_reg_777                                                                         |   1|   0|    1|          0|
    |or_ln77_7_reg_795                                                                         |   1|   0|    1|          0|
    |or_ln77_9_reg_808                                                                         |   1|   0|    1|          0|
    |or_ln77_9_reg_808_pp0_iter2_reg                                                           |   1|   0|    1|          0|
    |p_read_reg_781                                                                            |   8|   0|    8|          0|
    |p_read_reg_781_pp0_iter1_reg                                                              |   8|   0|    8|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_addr_reg_707                |   7|   0|    7|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_addr_reg_707_pp0_iter1_reg  |   7|   0|    7|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load_reg_825                |  32|   0|   32|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_addr_reg_712                |   7|   0|    7|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_addr_reg_712_pp0_iter1_reg  |   7|   0|    7|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load_reg_812                |  32|   0|   32|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_addr_reg_717                |   7|   0|    7|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load_reg_799                |  32|   0|   32|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load_reg_799_pp0_iter2_reg  |  32|   0|   32|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_addr_reg_722                |   7|   0|    7|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load_reg_786                |  32|   0|   32|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load_reg_786_pp0_iter1_reg  |  32|   0|   32|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_addr_reg_727                |   7|   0|    7|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load_reg_768                |  32|   0|   32|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load_reg_768_pp0_iter1_reg  |  32|   0|   32|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_addr_reg_732                |   7|   0|    7|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load_reg_755                |  32|   0|   32|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load_reg_755_pp0_iter1_reg  |  32|   0|   32|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load_reg_742                |  32|   0|   32|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_addr_reg_702                  |   7|   0|    7|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_addr_reg_702_pp0_iter1_reg    |   7|   0|    7|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load_reg_838                  |  32|   0|   32|          0|
    |or_ln77_1_reg_751                                                                         |  64|  32|    1|          0|
    |or_ln77_3_reg_764                                                                         |  64|  32|    1|          0|
    |or_ln77_5_reg_777                                                                         |  64|  32|    1|          0|
    |or_ln77_7_reg_795                                                                         |  64|  32|    1|          0|
    |run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load_reg_742                |  64|  32|   32|          0|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                     | 820| 160|  536|          0|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|                                RTL Ports                               | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk                                                                  |   in|    1|  ap_ctrl_hs|                                                       run_test|  return value|
|ap_rst                                                                  |   in|    1|  ap_ctrl_hs|                                                       run_test|  return value|
|ap_start                                                                |   in|    1|  ap_ctrl_hs|                                                       run_test|  return value|
|ap_done                                                                 |  out|    1|  ap_ctrl_hs|                                                       run_test|  return value|
|ap_continue                                                             |   in|    1|  ap_ctrl_hs|                                                       run_test|  return value|
|ap_idle                                                                 |  out|    1|  ap_ctrl_hs|                                                       run_test|  return value|
|ap_ready                                                                |  out|    1|  ap_ctrl_hs|                                                       run_test|  return value|
|ap_return                                                               |  out|    1|  ap_ctrl_hs|                                                       run_test|  return value|
|checkId_dout                                                            |   in|   16|     ap_fifo|                                                        checkId|       pointer|
|checkId_num_data_valid                                                  |   in|    5|     ap_fifo|                                                        checkId|       pointer|
|checkId_fifo_cap                                                        |   in|    5|     ap_fifo|                                                        checkId|       pointer|
|checkId_empty_n                                                         |   in|    1|     ap_fifo|                                                        checkId|       pointer|
|checkId_read                                                            |  out|    1|     ap_fifo|                                                        checkId|       pointer|
|p_read1                                                                 |   in|    8|     ap_none|                                                        p_read1|        scalar|
|checkId_c_din                                                           |  out|   16|     ap_fifo|                                                      checkId_c|       pointer|
|checkId_c_num_data_valid                                                |   in|    4|     ap_fifo|                                                      checkId_c|       pointer|
|checkId_c_fifo_cap                                                      |   in|    4|     ap_fifo|                                                      checkId_c|       pointer|
|checkId_c_full_n                                                        |   in|    1|     ap_fifo|                                                      checkId_c|       pointer|
|checkId_c_write                                                         |  out|    1|     ap_fifo|                                                      checkId_c|       pointer|
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_address0  |  out|    7|   ap_memory|  run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7|         array|
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_ce0       |  out|    1|   ap_memory|  run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7|         array|
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_q0        |   in|   32|   ap_memory|  run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7|         array|
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_address0  |  out|    7|   ap_memory|  run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6|         array|
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_ce0       |  out|    1|   ap_memory|  run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6|         array|
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_q0        |   in|   32|   ap_memory|  run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6|         array|
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_address0  |  out|    7|   ap_memory|  run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5|         array|
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_ce0       |  out|    1|   ap_memory|  run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5|         array|
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_q0        |   in|   32|   ap_memory|  run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5|         array|
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_address0  |  out|    7|   ap_memory|  run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4|         array|
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_ce0       |  out|    1|   ap_memory|  run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4|         array|
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_q0        |   in|   32|   ap_memory|  run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4|         array|
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_address0  |  out|    7|   ap_memory|  run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3|         array|
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_ce0       |  out|    1|   ap_memory|  run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3|         array|
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_q0        |   in|   32|   ap_memory|  run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3|         array|
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_address0  |  out|    7|   ap_memory|  run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2|         array|
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_ce0       |  out|    1|   ap_memory|  run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2|         array|
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_q0        |   in|   32|   ap_memory|  run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2|         array|
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_address0  |  out|    7|   ap_memory|  run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1|         array|
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_ce0       |  out|    1|   ap_memory|  run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1|         array|
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_q0        |   in|   32|   ap_memory|  run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1|         array|
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_address0    |  out|    7|   ap_memory|    run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data|         array|
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_ce0         |  out|    1|   ap_memory|    run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data|         array|
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_q0          |   in|   32|   ap_memory|    run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data|         array|
+------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 1
  Pipeline-0 : II = 8, D = 28, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 29 [1/1] (3.63ns)   --->   "%checkId_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %checkId"   --->   Operation 29 'read' 'checkId_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %checkId_c, i16 %checkId_read"   --->   Operation 30 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i16 %checkId_read" [detector_solid/abs_solid_detector.cpp:72]   --->   Operation 31 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_addr = getelementptr i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data, i64 0, i64 %zext_ln72" [detector_solid/abs_solid_detector.cpp:72]   --->   Operation 32 'getelementptr' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_addr = getelementptr i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1, i64 0, i64 %zext_ln72" [detector_solid/abs_solid_detector.cpp:72]   --->   Operation 33 'getelementptr' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_addr = getelementptr i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2, i64 0, i64 %zext_ln72" [detector_solid/abs_solid_detector.cpp:72]   --->   Operation 34 'getelementptr' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_addr = getelementptr i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3, i64 0, i64 %zext_ln72" [detector_solid/abs_solid_detector.cpp:72]   --->   Operation 35 'getelementptr' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_addr = getelementptr i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4, i64 0, i64 %zext_ln72" [detector_solid/abs_solid_detector.cpp:72]   --->   Operation 36 'getelementptr' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_addr = getelementptr i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5, i64 0, i64 %zext_ln72" [detector_solid/abs_solid_detector.cpp:72]   --->   Operation 37 'getelementptr' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_addr = getelementptr i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6, i64 0, i64 %zext_ln72" [detector_solid/abs_solid_detector.cpp:72]   --->   Operation 38 'getelementptr' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_addr = getelementptr i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7, i64 0, i64 %zext_ln72" [detector_solid/abs_solid_detector.cpp:72]   --->   Operation 39 'getelementptr' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_addr" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 40 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 2 <SV = 1> <Delay = 8.68>
ST_2 : Operation 41 [1/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_addr" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 41 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 42 [2/2] (5.43ns)   --->   "%cmp_i_i_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 42 'fcmp' 'cmp_i_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [2/2] (5.43ns)   --->   "%tmp_2 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 43 'fcmp' 'tmp_2' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [2/2] (5.43ns)   --->   "%tmp_4 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 44 'fcmp' 'tmp_4' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.40>
ST_3 : Operation 45 [1/2] (5.43ns)   --->   "%cmp_i_i_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 45 'fcmp' 'cmp_i_i_i' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 46 'bitcast' 'bitcast_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 47 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %bitcast_ln77" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 48 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.55ns)   --->   "%icmp_ln77 = icmp_ne  i8 %tmp_1, i8 255" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 49 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (2.44ns)   --->   "%icmp_ln77_1 = icmp_eq  i23 %trunc_ln77, i23 0" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 50 'icmp' 'icmp_ln77_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_1)   --->   "%or_ln77 = or i1 %icmp_ln77_1, i1 %icmp_ln77" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 51 'or' 'or_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/2] (5.43ns)   --->   "%tmp_2 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 52 'fcmp' 'tmp_2' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/2] (5.43ns)   --->   "%tmp_4 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 53 'fcmp' 'tmp_4' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_1)   --->   "%or_ln77_2 = or i1 %tmp_2, i1 %tmp_4" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 54 'or' 'or_ln77_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_1)   --->   "%and_ln77 = and i1 %or_ln77, i1 %or_ln77_2" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 55 'and' 'and_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln77_1 = or i1 %and_ln77, i1 %cmp_i_i_i" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 56 'or' 'or_ln77_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %or_ln77_1, void %for.inc.i.i, void %_Z8is_validPf.exit.i" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 57 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_addr" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 58 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load' <Predicate = (!or_ln77_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 4 <SV = 3> <Delay = 8.68>
ST_4 : Operation 59 [1/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_addr" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 59 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load' <Predicate = (!or_ln77_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 60 [2/2] (5.43ns)   --->   "%cmp_i17_i_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 60 'fcmp' 'cmp_i17_i_i' <Predicate = (!or_ln77_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [2/2] (5.43ns)   --->   "%tmp_5 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 61 'fcmp' 'tmp_5' <Predicate = (!or_ln77_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 62 'fcmp' 'tmp_7' <Predicate = (!or_ln77_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.40>
ST_5 : Operation 63 [1/2] (5.43ns)   --->   "%cmp_i17_i_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 63 'fcmp' 'cmp_i17_i_i' <Predicate = (!or_ln77_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln77_1 = bitcast i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 64 'bitcast' 'bitcast_ln77_1' <Predicate = (!or_ln77_1)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_1, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 65 'partselect' 'tmp' <Predicate = (!or_ln77_1)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln77_1 = trunc i32 %bitcast_ln77_1" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 66 'trunc' 'trunc_ln77_1' <Predicate = (!or_ln77_1)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.55ns)   --->   "%icmp_ln77_2 = icmp_ne  i8 %tmp, i8 255" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 67 'icmp' 'icmp_ln77_2' <Predicate = (!or_ln77_1)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (2.44ns)   --->   "%icmp_ln77_3 = icmp_eq  i23 %trunc_ln77_1, i23 0" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 68 'icmp' 'icmp_ln77_3' <Predicate = (!or_ln77_1)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_3)   --->   "%or_ln77_4 = or i1 %icmp_ln77_3, i1 %icmp_ln77_2" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 69 'or' 'or_ln77_4' <Predicate = (!or_ln77_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/2] (5.43ns)   --->   "%tmp_5 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 70 'fcmp' 'tmp_5' <Predicate = (!or_ln77_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 71 'fcmp' 'tmp_7' <Predicate = (!or_ln77_1)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_3)   --->   "%or_ln77_6 = or i1 %tmp_5, i1 %tmp_7" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 72 'or' 'or_ln77_6' <Predicate = (!or_ln77_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_3)   --->   "%and_ln77_1 = and i1 %or_ln77_4, i1 %or_ln77_6" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 73 'and' 'and_ln77_1' <Predicate = (!or_ln77_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln77_3 = or i1 %and_ln77_1, i1 %cmp_i17_i_i" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 74 'or' 'or_ln77_3' <Predicate = (!or_ln77_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %or_ln77_3, void %for.inc.1.i.i, void %_Z8is_validPf.exit.i" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 75 'br' 'br_ln77' <Predicate = (!or_ln77_1)> <Delay = 0.00>
ST_5 : Operation 76 [2/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_addr" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 76 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load' <Predicate = (!or_ln77_1 & !or_ln77_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 6 <SV = 5> <Delay = 8.68>
ST_6 : Operation 77 [1/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_addr" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 77 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load' <Predicate = (!or_ln77_1 & !or_ln77_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 78 [2/2] (5.43ns)   --->   "%cmp_i18_i_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 78 'fcmp' 'cmp_i18_i_i' <Predicate = (!or_ln77_1 & !or_ln77_3)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [2/2] (5.43ns)   --->   "%tmp_9 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 79 'fcmp' 'tmp_9' <Predicate = (!or_ln77_1 & !or_ln77_3)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [2/2] (5.43ns)   --->   "%tmp_s = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 80 'fcmp' 'tmp_s' <Predicate = (!or_ln77_1 & !or_ln77_3)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.40>
ST_7 : Operation 81 [1/2] (5.43ns)   --->   "%cmp_i18_i_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 81 'fcmp' 'cmp_i18_i_i' <Predicate = (!or_ln77_1 & !or_ln77_3)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln77_2 = bitcast i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 82 'bitcast' 'bitcast_ln77_2' <Predicate = (!or_ln77_1 & !or_ln77_3)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_2, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 83 'partselect' 'tmp_8' <Predicate = (!or_ln77_1 & !or_ln77_3)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln77_2 = trunc i32 %bitcast_ln77_2" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 84 'trunc' 'trunc_ln77_2' <Predicate = (!or_ln77_1 & !or_ln77_3)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (1.55ns)   --->   "%icmp_ln77_4 = icmp_ne  i8 %tmp_8, i8 255" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 85 'icmp' 'icmp_ln77_4' <Predicate = (!or_ln77_1 & !or_ln77_3)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (2.44ns)   --->   "%icmp_ln77_5 = icmp_eq  i23 %trunc_ln77_2, i23 0" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 86 'icmp' 'icmp_ln77_5' <Predicate = (!or_ln77_1 & !or_ln77_3)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_5)   --->   "%or_ln77_8 = or i1 %icmp_ln77_5, i1 %icmp_ln77_4" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 87 'or' 'or_ln77_8' <Predicate = (!or_ln77_1 & !or_ln77_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/2] (5.43ns)   --->   "%tmp_9 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 88 'fcmp' 'tmp_9' <Predicate = (!or_ln77_1 & !or_ln77_3)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/2] (5.43ns)   --->   "%tmp_s = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 89 'fcmp' 'tmp_s' <Predicate = (!or_ln77_1 & !or_ln77_3)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_5)   --->   "%or_ln77_10 = or i1 %tmp_9, i1 %tmp_s" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 90 'or' 'or_ln77_10' <Predicate = (!or_ln77_1 & !or_ln77_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_5)   --->   "%and_ln77_2 = and i1 %or_ln77_8, i1 %or_ln77_10" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 91 'and' 'and_ln77_2' <Predicate = (!or_ln77_1 & !or_ln77_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln77_5 = or i1 %and_ln77_2, i1 %cmp_i18_i_i" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 92 'or' 'or_ln77_5' <Predicate = (!or_ln77_1 & !or_ln77_3)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %or_ln77_5, void %for.inc.2.i.i, void %_Z8is_validPf.exit.i" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 93 'br' 'br_ln77' <Predicate = (!or_ln77_1 & !or_ln77_3)> <Delay = 0.00>
ST_7 : Operation 94 [2/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_addr" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 94 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 8 <SV = 7> <Delay = 8.68>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%specreset_ln378 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:378]   --->   Operation 95 'specreset' 'specreset_ln378' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%specreset_ln378 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:378]   --->   Operation 96 'specreset' 'specreset_ln378' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%specreset_ln378 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:378]   --->   Operation 97 'specreset' 'specreset_ln378' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%specreset_ln378 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:378]   --->   Operation 98 'specreset' 'specreset_ln378' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%specreset_ln378 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:378]   --->   Operation 99 'specreset' 'specreset_ln378' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%specreset_ln378 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:378]   --->   Operation 100 'specreset' 'specreset_ln378' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%specreset_ln378 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:378]   --->   Operation 101 'specreset' 'specreset_ln378' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%specreset_ln378 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:378]   --->   Operation 102 'specreset' 'specreset_ln378' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %checkId, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (3.63ns)   --->   "%p_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 104 'read' 'p_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %checkId_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln336 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_9" [detector_solid/abs_solid_detector.cpp:336->detector_solid/abs_solid_detector.cpp:350]   --->   Operation 106 'specpipeline' 'specpipeline_ln336' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_addr" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 107 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_8 : Operation 108 [2/2] (5.43ns)   --->   "%cmp_i19_i_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 108 'fcmp' 'cmp_i19_i_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 109 'fcmp' 'tmp_6' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [2/2] (5.43ns)   --->   "%tmp_10 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 110 'fcmp' 'tmp_10' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.40>
ST_9 : Operation 111 [1/2] (5.43ns)   --->   "%cmp_i19_i_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 111 'fcmp' 'cmp_i19_i_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%bitcast_ln77_3 = bitcast i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 112 'bitcast' 'bitcast_ln77_3' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5)> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_3, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 113 'partselect' 'tmp_3' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln77_3 = trunc i32 %bitcast_ln77_3" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 114 'trunc' 'trunc_ln77_3' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5)> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (1.55ns)   --->   "%icmp_ln77_6 = icmp_ne  i8 %tmp_3, i8 255" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 115 'icmp' 'icmp_ln77_6' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (2.44ns)   --->   "%icmp_ln77_7 = icmp_eq  i23 %trunc_ln77_3, i23 0" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 116 'icmp' 'icmp_ln77_7' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_7)   --->   "%or_ln77_12 = or i1 %icmp_ln77_7, i1 %icmp_ln77_6" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 117 'or' 'or_ln77_12' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 118 'fcmp' 'tmp_6' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/2] (5.43ns)   --->   "%tmp_10 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 119 'fcmp' 'tmp_10' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_7)   --->   "%or_ln77_14 = or i1 %tmp_6, i1 %tmp_10" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 120 'or' 'or_ln77_14' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_7)   --->   "%and_ln77_3 = and i1 %or_ln77_12, i1 %or_ln77_14" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 121 'and' 'and_ln77_3' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln77_7 = or i1 %and_ln77_3, i1 %cmp_i19_i_i" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 122 'or' 'or_ln77_7' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %or_ln77_7, void %for.inc.3.i.i, void %_Z8is_validPf.exit.i" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 123 'br' 'br_ln77' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5)> <Delay = 0.00>
ST_9 : Operation 124 [2/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_addr" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 124 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 125 [1/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_addr" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 125 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 11 <SV = 10> <Delay = 5.43>
ST_11 : Operation 126 [2/2] (5.43ns)   --->   "%cmp_i20_i_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 126 'fcmp' 'cmp_i20_i_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [2/2] (5.43ns)   --->   "%tmp_12 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 127 'fcmp' 'tmp_12' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 128 [2/2] (5.43ns)   --->   "%tmp_13 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 128 'fcmp' 'tmp_13' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.40>
ST_12 : Operation 129 [1/2] (5.43ns)   --->   "%cmp_i20_i_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 129 'fcmp' 'cmp_i20_i_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln77_4 = bitcast i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 130 'bitcast' 'bitcast_ln77_4' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7)> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_4, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 131 'partselect' 'tmp_11' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7)> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln77_4 = trunc i32 %bitcast_ln77_4" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 132 'trunc' 'trunc_ln77_4' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7)> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (1.55ns)   --->   "%icmp_ln77_8 = icmp_ne  i8 %tmp_11, i8 255" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 133 'icmp' 'icmp_ln77_8' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (2.44ns)   --->   "%icmp_ln77_9 = icmp_eq  i23 %trunc_ln77_4, i23 0" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 134 'icmp' 'icmp_ln77_9' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_9)   --->   "%or_ln77_16 = or i1 %icmp_ln77_9, i1 %icmp_ln77_8" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 135 'or' 'or_ln77_16' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 136 [1/2] (5.43ns)   --->   "%tmp_12 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 136 'fcmp' 'tmp_12' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [1/2] (5.43ns)   --->   "%tmp_13 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 137 'fcmp' 'tmp_13' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_9)   --->   "%or_ln77_17 = or i1 %tmp_12, i1 %tmp_13" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 138 'or' 'or_ln77_17' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_9)   --->   "%and_ln77_4 = and i1 %or_ln77_16, i1 %or_ln77_17" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 139 'and' 'and_ln77_4' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln77_9 = or i1 %and_ln77_4, i1 %cmp_i20_i_i" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 140 'or' 'or_ln77_9' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %or_ln77_9, void %for.inc.4.i.i, void %_Z8is_validPf.exit.i" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 141 'br' 'br_ln77' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7)> <Delay = 0.00>
ST_12 : Operation 142 [2/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_addr" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 142 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 13 <SV = 12> <Delay = 8.68>
ST_13 : Operation 143 [1/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_addr" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 143 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_13 : Operation 144 [2/2] (5.43ns)   --->   "%cmp_i21_i_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 144 'fcmp' 'cmp_i21_i_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [2/2] (5.43ns)   --->   "%tmp_15 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 145 'fcmp' 'tmp_15' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 146 [2/2] (5.43ns)   --->   "%tmp_16 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 146 'fcmp' 'tmp_16' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.40>
ST_14 : Operation 147 [1/2] (5.43ns)   --->   "%cmp_i21_i_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 147 'fcmp' 'cmp_i21_i_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%bitcast_ln77_5 = bitcast i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 148 'bitcast' 'bitcast_ln77_5' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9)> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_5, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 149 'partselect' 'tmp_14' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9)> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln77_5 = trunc i32 %bitcast_ln77_5" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 150 'trunc' 'trunc_ln77_5' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9)> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (1.55ns)   --->   "%icmp_ln77_10 = icmp_ne  i8 %tmp_14, i8 255" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 151 'icmp' 'icmp_ln77_10' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 152 [1/1] (2.44ns)   --->   "%icmp_ln77_11 = icmp_eq  i23 %trunc_ln77_5, i23 0" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 152 'icmp' 'icmp_ln77_11' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_11)   --->   "%or_ln77_18 = or i1 %icmp_ln77_11, i1 %icmp_ln77_10" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 153 'or' 'or_ln77_18' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 154 [1/2] (5.43ns)   --->   "%tmp_15 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 154 'fcmp' 'tmp_15' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 155 [1/2] (5.43ns)   --->   "%tmp_16 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 155 'fcmp' 'tmp_16' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_11)   --->   "%or_ln77_19 = or i1 %tmp_15, i1 %tmp_16" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 156 'or' 'or_ln77_19' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_11)   --->   "%and_ln77_5 = and i1 %or_ln77_18, i1 %or_ln77_19" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 157 'and' 'and_ln77_5' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 158 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln77_11 = or i1 %and_ln77_5, i1 %cmp_i21_i_i" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 158 'or' 'or_ln77_11' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %or_ln77_11, void %for.inc.5.i.i, void %_Z8is_validPf.exit.i" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 159 'br' 'br_ln77' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9)> <Delay = 0.00>
ST_14 : Operation 160 [2/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_addr" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 160 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 15 <SV = 14> <Delay = 8.68>
ST_15 : Operation 161 [1/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_addr" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 161 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_15 : Operation 162 [2/2] (5.43ns)   --->   "%cmp_i22_i_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 162 'fcmp' 'cmp_i22_i_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 163 [2/2] (5.43ns)   --->   "%tmp_18 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 163 'fcmp' 'tmp_18' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 164 [2/2] (5.43ns)   --->   "%tmp_19 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 164 'fcmp' 'tmp_19' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.40>
ST_16 : Operation 165 [1/2] (5.43ns)   --->   "%cmp_i22_i_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 165 'fcmp' 'cmp_i22_i_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "%bitcast_ln77_6 = bitcast i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 166 'bitcast' 'bitcast_ln77_6' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11)> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_6, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 167 'partselect' 'tmp_17' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11)> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln77_6 = trunc i32 %bitcast_ln77_6" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 168 'trunc' 'trunc_ln77_6' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11)> <Delay = 0.00>
ST_16 : Operation 169 [1/1] (1.55ns)   --->   "%icmp_ln77_12 = icmp_ne  i8 %tmp_17, i8 255" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 169 'icmp' 'icmp_ln77_12' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 170 [1/1] (2.44ns)   --->   "%icmp_ln77_13 = icmp_eq  i23 %trunc_ln77_6, i23 0" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 170 'icmp' 'icmp_ln77_13' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_13)   --->   "%or_ln77_20 = or i1 %icmp_ln77_13, i1 %icmp_ln77_12" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 171 'or' 'or_ln77_20' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 172 [1/2] (5.43ns)   --->   "%tmp_18 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 172 'fcmp' 'tmp_18' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 173 [1/2] (5.43ns)   --->   "%tmp_19 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 173 'fcmp' 'tmp_19' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_13)   --->   "%or_ln77_21 = or i1 %tmp_18, i1 %tmp_19" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 174 'or' 'or_ln77_21' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_13)   --->   "%and_ln77_6 = and i1 %or_ln77_20, i1 %or_ln77_21" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 175 'and' 'and_ln77_6' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 176 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln77_13 = or i1 %and_ln77_6, i1 %cmp_i22_i_i" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 176 'or' 'or_ln77_13' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %or_ln77_13, void %for.inc.6.i.i, void %_Z8is_validPf.exit.i" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 177 'br' 'br_ln77' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11)> <Delay = 0.00>
ST_16 : Operation 178 [2/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_addr" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 178 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 17 <SV = 16> <Delay = 8.68>
ST_17 : Operation 179 [1/2] (3.25ns)   --->   "%run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load = load i7 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_addr" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 179 'load' 'run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_17 : Operation 180 [2/2] (5.43ns)   --->   "%cmp_i23_i_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 180 'fcmp' 'cmp_i23_i_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 181 [2/2] (5.43ns)   --->   "%tmp_21 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load, i32 inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 181 'fcmp' 'tmp_21' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 182 [2/2] (5.43ns)   --->   "%tmp_22 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 182 'fcmp' 'tmp_22' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.40>
ST_18 : Operation 183 [1/2] (5.43ns)   --->   "%cmp_i23_i_i = fcmp_uno  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load, i32 0" [/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:612]   --->   Operation 183 'fcmp' 'cmp_i23_i_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 184 [1/1] (0.00ns)   --->   "%bitcast_ln77_7 = bitcast i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 184 'bitcast' 'bitcast_ln77_7' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13)> <Delay = 0.00>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_7, i32 23, i32 30" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 185 'partselect' 'tmp_20' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13)> <Delay = 0.00>
ST_18 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln77_7 = trunc i32 %bitcast_ln77_7" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 186 'trunc' 'trunc_ln77_7' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13)> <Delay = 0.00>
ST_18 : Operation 187 [1/1] (1.55ns)   --->   "%icmp_ln77_14 = icmp_ne  i8 %tmp_20, i8 255" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 187 'icmp' 'icmp_ln77_14' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 188 [1/1] (2.44ns)   --->   "%icmp_ln77_15 = icmp_eq  i23 %trunc_ln77_7, i23 0" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 188 'icmp' 'icmp_ln77_15' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_15)   --->   "%or_ln77_22 = or i1 %icmp_ln77_15, i1 %icmp_ln77_14" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 189 'or' 'or_ln77_22' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 190 [1/2] (5.43ns)   --->   "%tmp_21 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load, i32 inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 190 'fcmp' 'tmp_21' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 191 [1/2] (5.43ns)   --->   "%tmp_22 = fcmp_oeq  i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load, i32 -inf" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 191 'fcmp' 'tmp_22' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_15)   --->   "%or_ln77_23 = or i1 %tmp_21, i1 %tmp_22" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 192 'or' 'or_ln77_23' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_15)   --->   "%and_ln77_7 = and i1 %or_ln77_22, i1 %or_ln77_23" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 193 'and' 'and_ln77_7' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 194 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln77_15 = or i1 %and_ln77_7, i1 %cmp_i23_i_i" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 194 'or' 'or_ln77_15' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %or_ln77_15, void %lor.rhs.i, void %_Z8is_validPf.exit.i" [detector_solid/abs_solid_detector.cpp:77]   --->   Operation 195 'br' 'br_ln77' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 5.43>
ST_19 : Operation 196 [10/10] (5.43ns)   --->   "%tmp_i = call i5 @find_region, i8 %p_read, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:337->detector_solid/abs_solid_detector.cpp:350]   --->   Operation 196 'call' 'tmp_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13 & !or_ln77_15)> <Delay = 5.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 12.3>
ST_20 : Operation 197 [9/10] (12.3ns)   --->   "%tmp_i = call i5 @find_region, i8 %p_read, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:337->detector_solid/abs_solid_detector.cpp:350]   --->   Operation 197 'call' 'tmp_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13 & !or_ln77_15)> <Delay = 12.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 12.3>
ST_21 : Operation 198 [8/10] (12.3ns)   --->   "%tmp_i = call i5 @find_region, i8 %p_read, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:337->detector_solid/abs_solid_detector.cpp:350]   --->   Operation 198 'call' 'tmp_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13 & !or_ln77_15)> <Delay = 12.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 12.3>
ST_22 : Operation 199 [7/10] (12.3ns)   --->   "%tmp_i = call i5 @find_region, i8 %p_read, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:337->detector_solid/abs_solid_detector.cpp:350]   --->   Operation 199 'call' 'tmp_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13 & !or_ln77_15)> <Delay = 12.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 12.3>
ST_23 : Operation 200 [6/10] (12.3ns)   --->   "%tmp_i = call i5 @find_region, i8 %p_read, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:337->detector_solid/abs_solid_detector.cpp:350]   --->   Operation 200 'call' 'tmp_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13 & !or_ln77_15)> <Delay = 12.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 12.3>
ST_24 : Operation 201 [5/10] (12.3ns)   --->   "%tmp_i = call i5 @find_region, i8 %p_read, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:337->detector_solid/abs_solid_detector.cpp:350]   --->   Operation 201 'call' 'tmp_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13 & !or_ln77_15)> <Delay = 12.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 12.3>
ST_25 : Operation 202 [4/10] (12.3ns)   --->   "%tmp_i = call i5 @find_region, i8 %p_read, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:337->detector_solid/abs_solid_detector.cpp:350]   --->   Operation 202 'call' 'tmp_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13 & !or_ln77_15)> <Delay = 12.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 12.3>
ST_26 : Operation 203 [3/10] (12.3ns)   --->   "%tmp_i = call i5 @find_region, i8 %p_read, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:337->detector_solid/abs_solid_detector.cpp:350]   --->   Operation 203 'call' 'tmp_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13 & !or_ln77_15)> <Delay = 12.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 12.3>
ST_27 : Operation 204 [2/10] (12.3ns)   --->   "%tmp_i = call i5 @find_region, i8 %p_read, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:337->detector_solid/abs_solid_detector.cpp:350]   --->   Operation 204 'call' 'tmp_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13 & !or_ln77_15)> <Delay = 12.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 205 [1/1] (1.58ns)   --->   "%br_ln0 = br void %run_test.exit"   --->   Operation 205 'br' 'br_ln0' <Predicate = (or_ln77_15) | (or_ln77_13) | (or_ln77_11) | (or_ln77_9) | (or_ln77_7) | (or_ln77_5) | (or_ln77_3) | (or_ln77_1)> <Delay = 1.58>

State 28 <SV = 27> <Delay = 10.9>
ST_28 : Operation 206 [1/10] (9.41ns)   --->   "%tmp_i = call i5 @find_region, i8 %p_read, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load" [detector_solid/abs_solid_detector.cpp:337->detector_solid/abs_solid_detector.cpp:350]   --->   Operation 206 'call' 'tmp_i' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13 & !or_ln77_15)> <Delay = 9.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %tmp_i, i32 4" [detector_solid/abs_solid_detector.cpp:337->detector_solid/abs_solid_detector.cpp:350]   --->   Operation 207 'bitselect' 'tmp_23' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13 & !or_ln77_15)> <Delay = 0.00>
ST_28 : Operation 208 [1/1] (1.58ns)   --->   "%br_ln337 = br void %run_test.exit" [detector_solid/abs_solid_detector.cpp:337->detector_solid/abs_solid_detector.cpp:350]   --->   Operation 208 'br' 'br_ln337' <Predicate = (!or_ln77_1 & !or_ln77_3 & !or_ln77_5 & !or_ln77_7 & !or_ln77_9 & !or_ln77_11 & !or_ln77_13 & !or_ln77_15)> <Delay = 1.58>
ST_28 : Operation 209 [1/1] (0.00ns)   --->   "%error_write_assign = phi i1 1, void %_Z8is_validPf.exit.i, i1 %tmp_23, void %lor.rhs.i" [detector_solid/abs_solid_detector.cpp:337->detector_solid/abs_solid_detector.cpp:350]   --->   Operation 209 'phi' 'error_write_assign' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 210 [1/1] (0.00ns)   --->   "%ret_ln350 = ret i1 %error_write_assign" [detector_solid/abs_solid_detector.cpp:350]   --->   Operation 210 'ret' 'ret_ln350' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ checkId]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ checkId_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
checkId_read                                                       (read         ) [ 00000000000000000000000000000]
write_ln0                                                          (write        ) [ 00000000000000000000000000000]
zext_ln72                                                          (zext         ) [ 00000000000000000000000000000]
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_addr   (getelementptr) [ 01111111111111111100000000000]
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_addr (getelementptr) [ 01111111111111110000000000000]
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_addr (getelementptr) [ 01111111111111000000000000000]
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_addr (getelementptr) [ 01111111111000000000000000000]
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_addr (getelementptr) [ 00111111100000000000000000000]
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_addr (getelementptr) [ 00111110000000000000000000000]
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_addr (getelementptr) [ 00111000000000000000000000000]
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_addr (getelementptr) [ 00100000000000000000000000000]
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load (load         ) [ 01111111111111111111000000000]
cmp_i_i_i                                                          (fcmp         ) [ 00000000000000000000000000000]
bitcast_ln77                                                       (bitcast      ) [ 00000000000000000000000000000]
tmp_1                                                              (partselect   ) [ 00000000000000000000000000000]
trunc_ln77                                                         (trunc        ) [ 00000000000000000000000000000]
icmp_ln77                                                          (icmp         ) [ 00000000000000000000000000000]
icmp_ln77_1                                                        (icmp         ) [ 00000000000000000000000000000]
or_ln77                                                            (or           ) [ 00000000000000000000000000000]
tmp_2                                                              (fcmp         ) [ 00000000000000000000000000000]
tmp_4                                                              (fcmp         ) [ 00000000000000000000000000000]
or_ln77_2                                                          (or           ) [ 00000000000000000000000000000]
and_ln77                                                           (and          ) [ 00000000000000000000000000000]
or_ln77_1                                                          (or           ) [ 01111111111111111111111111111]
br_ln77                                                            (br           ) [ 00000000000000000000000000000]
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load (load         ) [ 01111111111111111111100000000]
cmp_i17_i_i                                                        (fcmp         ) [ 00000000000000000000000000000]
bitcast_ln77_1                                                     (bitcast      ) [ 00000000000000000000000000000]
tmp                                                                (partselect   ) [ 00000000000000000000000000000]
trunc_ln77_1                                                       (trunc        ) [ 00000000000000000000000000000]
icmp_ln77_2                                                        (icmp         ) [ 00000000000000000000000000000]
icmp_ln77_3                                                        (icmp         ) [ 00000000000000000000000000000]
or_ln77_4                                                          (or           ) [ 00000000000000000000000000000]
tmp_5                                                              (fcmp         ) [ 00000000000000000000000000000]
tmp_7                                                              (fcmp         ) [ 00000000000000000000000000000]
or_ln77_6                                                          (or           ) [ 00000000000000000000000000000]
and_ln77_1                                                         (and          ) [ 00000000000000000000000000000]
or_ln77_3                                                          (or           ) [ 01111111111111111111111111111]
br_ln77                                                            (br           ) [ 00000000000000000000000000000]
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load (load         ) [ 01111111111111111111110000000]
cmp_i18_i_i                                                        (fcmp         ) [ 00000000000000000000000000000]
bitcast_ln77_2                                                     (bitcast      ) [ 00000000000000000000000000000]
tmp_8                                                              (partselect   ) [ 00000000000000000000000000000]
trunc_ln77_2                                                       (trunc        ) [ 00000000000000000000000000000]
icmp_ln77_4                                                        (icmp         ) [ 00000000000000000000000000000]
icmp_ln77_5                                                        (icmp         ) [ 00000000000000000000000000000]
or_ln77_8                                                          (or           ) [ 00000000000000000000000000000]
tmp_9                                                              (fcmp         ) [ 00000000000000000000000000000]
tmp_s                                                              (fcmp         ) [ 00000000000000000000000000000]
or_ln77_10                                                         (or           ) [ 00000000000000000000000000000]
and_ln77_2                                                         (and          ) [ 00000000000000000000000000000]
or_ln77_5                                                          (or           ) [ 01111111111111111111111111111]
br_ln77                                                            (br           ) [ 00000000000000000000000000000]
specreset_ln378                                                    (specreset    ) [ 00000000000000000000000000000]
specreset_ln378                                                    (specreset    ) [ 00000000000000000000000000000]
specreset_ln378                                                    (specreset    ) [ 00000000000000000000000000000]
specreset_ln378                                                    (specreset    ) [ 00000000000000000000000000000]
specreset_ln378                                                    (specreset    ) [ 00000000000000000000000000000]
specreset_ln378                                                    (specreset    ) [ 00000000000000000000000000000]
specreset_ln378                                                    (specreset    ) [ 00000000000000000000000000000]
specreset_ln378                                                    (specreset    ) [ 00000000000000000000000000000]
specinterface_ln0                                                  (specinterface) [ 00000000000000000000000000000]
p_read                                                             (read         ) [ 01111111111111111111000000000]
specinterface_ln0                                                  (specinterface) [ 00000000000000000000000000000]
specpipeline_ln336                                                 (specpipeline ) [ 00000000000000000000000000000]
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load (load         ) [ 01111111111111111111111000000]
cmp_i19_i_i                                                        (fcmp         ) [ 00000000000000000000000000000]
bitcast_ln77_3                                                     (bitcast      ) [ 00000000000000000000000000000]
tmp_3                                                              (partselect   ) [ 00000000000000000000000000000]
trunc_ln77_3                                                       (trunc        ) [ 00000000000000000000000000000]
icmp_ln77_6                                                        (icmp         ) [ 00000000000000000000000000000]
icmp_ln77_7                                                        (icmp         ) [ 00000000000000000000000000000]
or_ln77_12                                                         (or           ) [ 00000000000000000000000000000]
tmp_6                                                              (fcmp         ) [ 00000000000000000000000000000]
tmp_10                                                             (fcmp         ) [ 00000000000000000000000000000]
or_ln77_14                                                         (or           ) [ 00000000000000000000000000000]
and_ln77_3                                                         (and          ) [ 00000000000000000000000000000]
or_ln77_7                                                          (or           ) [ 01111111111111111111111111111]
br_ln77                                                            (br           ) [ 00000000000000000000000000000]
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load (load         ) [ 01111111100111111111111100000]
cmp_i20_i_i                                                        (fcmp         ) [ 00000000000000000000000000000]
bitcast_ln77_4                                                     (bitcast      ) [ 00000000000000000000000000000]
tmp_11                                                             (partselect   ) [ 00000000000000000000000000000]
trunc_ln77_4                                                       (trunc        ) [ 00000000000000000000000000000]
icmp_ln77_8                                                        (icmp         ) [ 00000000000000000000000000000]
icmp_ln77_9                                                        (icmp         ) [ 00000000000000000000000000000]
or_ln77_16                                                         (or           ) [ 00000000000000000000000000000]
tmp_12                                                             (fcmp         ) [ 00000000000000000000000000000]
tmp_13                                                             (fcmp         ) [ 00000000000000000000000000000]
or_ln77_17                                                         (or           ) [ 00000000000000000000000000000]
and_ln77_4                                                         (and          ) [ 00000000000000000000000000000]
or_ln77_9                                                          (or           ) [ 01111111100011111111111111111]
br_ln77                                                            (br           ) [ 00000000000000000000000000000]
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load (load         ) [ 01111111100000111111111111000]
cmp_i21_i_i                                                        (fcmp         ) [ 00000000000000000000000000000]
bitcast_ln77_5                                                     (bitcast      ) [ 00000000000000000000000000000]
tmp_14                                                             (partselect   ) [ 00000000000000000000000000000]
trunc_ln77_5                                                       (trunc        ) [ 00000000000000000000000000000]
icmp_ln77_10                                                       (icmp         ) [ 00000000000000000000000000000]
icmp_ln77_11                                                       (icmp         ) [ 00000000000000000000000000000]
or_ln77_18                                                         (or           ) [ 00000000000000000000000000000]
tmp_15                                                             (fcmp         ) [ 00000000000000000000000000000]
tmp_16                                                             (fcmp         ) [ 00000000000000000000000000000]
or_ln77_19                                                         (or           ) [ 00000000000000000000000000000]
and_ln77_5                                                         (and          ) [ 00000000000000000000000000000]
or_ln77_11                                                         (or           ) [ 01111111100000111111111111111]
br_ln77                                                            (br           ) [ 00000000000000000000000000000]
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load (load         ) [ 01111111100000001111111110000]
cmp_i22_i_i                                                        (fcmp         ) [ 00000000000000000000000000000]
bitcast_ln77_6                                                     (bitcast      ) [ 00000000000000000000000000000]
tmp_17                                                             (partselect   ) [ 00000000000000000000000000000]
trunc_ln77_6                                                       (trunc        ) [ 00000000000000000000000000000]
icmp_ln77_12                                                       (icmp         ) [ 00000000000000000000000000000]
icmp_ln77_13                                                       (icmp         ) [ 00000000000000000000000000000]
or_ln77_20                                                         (or           ) [ 00000000000000000000000000000]
tmp_18                                                             (fcmp         ) [ 00000000000000000000000000000]
tmp_19                                                             (fcmp         ) [ 00000000000000000000000000000]
or_ln77_21                                                         (or           ) [ 00000000000000000000000000000]
and_ln77_6                                                         (and          ) [ 00000000000000000000000000000]
or_ln77_13                                                         (or           ) [ 01111111100000001111111111111]
br_ln77                                                            (br           ) [ 00000000000000000000000000000]
run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load   (load         ) [ 01111111100000000011111111100]
cmp_i23_i_i                                                        (fcmp         ) [ 00000000000000000000000000000]
bitcast_ln77_7                                                     (bitcast      ) [ 00000000000000000000000000000]
tmp_20                                                             (partselect   ) [ 00000000000000000000000000000]
trunc_ln77_7                                                       (trunc        ) [ 00000000000000000000000000000]
icmp_ln77_14                                                       (icmp         ) [ 00000000000000000000000000000]
icmp_ln77_15                                                       (icmp         ) [ 00000000000000000000000000000]
or_ln77_22                                                         (or           ) [ 00000000000000000000000000000]
tmp_21                                                             (fcmp         ) [ 00000000000000000000000000000]
tmp_22                                                             (fcmp         ) [ 00000000000000000000000000000]
or_ln77_23                                                         (or           ) [ 00000000000000000000000000000]
and_ln77_7                                                         (and          ) [ 00000000000000000000000000000]
or_ln77_15                                                         (or           ) [ 01111111100000000001111111111]
br_ln77                                                            (br           ) [ 00000000000000000000000000000]
br_ln0                                                             (br           ) [ 00011000000000000000000000011]
tmp_i                                                              (call         ) [ 00000000000000000000000000000]
tmp_23                                                             (bitselect    ) [ 00000000000000000000000000000]
br_ln337                                                           (br           ) [ 00000000000000000000000000000]
error_write_assign                                                 (phi          ) [ 00001000000000000000000000001]
ret_ln350                                                          (ret          ) [ 00000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="checkId">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="checkId"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="checkId_c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="checkId_c"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="find_region"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="checkId_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="checkId_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln0_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="0" index="2" bw="16" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="8" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/8 "/>
</bind>
</comp>

<comp id="100" class="1004" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="16" slack="0"/>
<pin id="104" dir="1" index="3" bw="7" slack="15"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_addr/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="16" slack="0"/>
<pin id="111" dir="1" index="3" bw="7" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_addr/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="16" slack="0"/>
<pin id="118" dir="1" index="3" bw="7" slack="11"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_addr/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="16" slack="0"/>
<pin id="125" dir="1" index="3" bw="7" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_addr/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="16" slack="0"/>
<pin id="132" dir="1" index="3" bw="7" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_addr/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="16" slack="0"/>
<pin id="139" dir="1" index="3" bw="7" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_addr/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="16" slack="0"/>
<pin id="146" dir="1" index="3" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_addr/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="16" slack="0"/>
<pin id="153" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_addr/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="7" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="7" slack="2"/>
<pin id="164" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="7" slack="4"/>
<pin id="169" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load/5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="6"/>
<pin id="174" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load/7 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="8"/>
<pin id="179" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load/9 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="7" slack="11"/>
<pin id="184" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load/12 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="7" slack="13"/>
<pin id="189" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load/14 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="15"/>
<pin id="194" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load/16 "/>
</bind>
</comp>

<comp id="197" class="1005" name="error_write_assign_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="error_write_assign (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="error_write_assign_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="1" slack="0"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="error_write_assign/28 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_find_region_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="11"/>
<pin id="211" dir="0" index="2" bw="32" slack="17"/>
<pin id="212" dir="0" index="3" bw="32" slack="15"/>
<pin id="213" dir="0" index="4" bw="32" slack="13"/>
<pin id="214" dir="0" index="5" bw="32" slack="11"/>
<pin id="215" dir="0" index="6" bw="32" slack="9"/>
<pin id="216" dir="0" index="7" bw="32" slack="6"/>
<pin id="217" dir="0" index="8" bw="32" slack="4"/>
<pin id="218" dir="0" index="9" bw="32" slack="2"/>
<pin id="219" dir="1" index="10" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i/19 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="cmp_i_i_i/2 cmp_i17_i_i/4 cmp_i18_i_i/6 cmp_i19_i_i/8 cmp_i20_i_i/11 cmp_i21_i_i/13 cmp_i22_i_i/15 cmp_i23_i_i/17 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/2 tmp_5/4 tmp_9/6 tmp_6/8 tmp_12/11 tmp_15/13 tmp_18/15 tmp_21/17 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/2 tmp_7/4 tmp_s/6 tmp_10/8 tmp_13/11 tmp_16/13 tmp_19/15 tmp_22/17 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln72_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="16" slack="0"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="bitcast_ln77_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln77/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="0" index="2" bw="6" slack="0"/>
<pin id="276" dir="0" index="3" bw="6" slack="0"/>
<pin id="277" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="trunc_ln77_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="icmp_ln77_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="icmp_ln77_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="23" slack="0"/>
<pin id="294" dir="0" index="1" bw="23" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77_1/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="or_ln77_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="or_ln77_2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_2/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="and_ln77_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="or_ln77_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_1/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="bitcast_ln77_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln77_1/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="0" index="2" bw="6" slack="0"/>
<pin id="329" dir="0" index="3" bw="6" slack="0"/>
<pin id="330" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="trunc_ln77_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77_1/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="icmp_ln77_2_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="0"/>
<pin id="341" dir="0" index="1" bw="8" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77_2/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="icmp_ln77_3_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="23" slack="0"/>
<pin id="347" dir="0" index="1" bw="23" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77_3/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="or_ln77_4_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_4/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="or_ln77_6_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_6/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="and_ln77_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77_1/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="or_ln77_3_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_3/5 "/>
</bind>
</comp>

<comp id="375" class="1004" name="bitcast_ln77_2_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln77_2/7 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_8_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="0" index="2" bw="6" slack="0"/>
<pin id="382" dir="0" index="3" bw="6" slack="0"/>
<pin id="383" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="trunc_ln77_2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77_2/7 "/>
</bind>
</comp>

<comp id="392" class="1004" name="icmp_ln77_4_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="0"/>
<pin id="394" dir="0" index="1" bw="8" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77_4/7 "/>
</bind>
</comp>

<comp id="398" class="1004" name="icmp_ln77_5_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="23" slack="0"/>
<pin id="400" dir="0" index="1" bw="23" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77_5/7 "/>
</bind>
</comp>

<comp id="404" class="1004" name="or_ln77_8_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_8/7 "/>
</bind>
</comp>

<comp id="410" class="1004" name="or_ln77_10_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_10/7 "/>
</bind>
</comp>

<comp id="416" class="1004" name="and_ln77_2_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77_2/7 "/>
</bind>
</comp>

<comp id="422" class="1004" name="or_ln77_5_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_5/7 "/>
</bind>
</comp>

<comp id="428" class="1004" name="bitcast_ln77_3_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="1"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln77_3/9 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_3_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="0" index="2" bw="6" slack="0"/>
<pin id="435" dir="0" index="3" bw="6" slack="0"/>
<pin id="436" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="441" class="1004" name="trunc_ln77_3_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77_3/9 "/>
</bind>
</comp>

<comp id="445" class="1004" name="icmp_ln77_6_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="0"/>
<pin id="447" dir="0" index="1" bw="8" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77_6/9 "/>
</bind>
</comp>

<comp id="451" class="1004" name="icmp_ln77_7_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="23" slack="0"/>
<pin id="453" dir="0" index="1" bw="23" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77_7/9 "/>
</bind>
</comp>

<comp id="457" class="1004" name="or_ln77_12_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_12/9 "/>
</bind>
</comp>

<comp id="463" class="1004" name="or_ln77_14_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_14/9 "/>
</bind>
</comp>

<comp id="469" class="1004" name="and_ln77_3_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77_3/9 "/>
</bind>
</comp>

<comp id="475" class="1004" name="or_ln77_7_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_7/9 "/>
</bind>
</comp>

<comp id="481" class="1004" name="bitcast_ln77_4_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="2"/>
<pin id="483" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln77_4/12 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_11_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="0" index="1" bw="32" slack="0"/>
<pin id="487" dir="0" index="2" bw="6" slack="0"/>
<pin id="488" dir="0" index="3" bw="6" slack="0"/>
<pin id="489" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/12 "/>
</bind>
</comp>

<comp id="494" class="1004" name="trunc_ln77_4_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77_4/12 "/>
</bind>
</comp>

<comp id="498" class="1004" name="icmp_ln77_8_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="0"/>
<pin id="500" dir="0" index="1" bw="8" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77_8/12 "/>
</bind>
</comp>

<comp id="504" class="1004" name="icmp_ln77_9_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="23" slack="0"/>
<pin id="506" dir="0" index="1" bw="23" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77_9/12 "/>
</bind>
</comp>

<comp id="510" class="1004" name="or_ln77_16_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_16/12 "/>
</bind>
</comp>

<comp id="516" class="1004" name="or_ln77_17_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_17/12 "/>
</bind>
</comp>

<comp id="522" class="1004" name="and_ln77_4_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77_4/12 "/>
</bind>
</comp>

<comp id="528" class="1004" name="or_ln77_9_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_9/12 "/>
</bind>
</comp>

<comp id="534" class="1004" name="bitcast_ln77_5_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln77_5/14 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_14_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="0"/>
<pin id="540" dir="0" index="2" bw="6" slack="0"/>
<pin id="541" dir="0" index="3" bw="6" slack="0"/>
<pin id="542" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/14 "/>
</bind>
</comp>

<comp id="547" class="1004" name="trunc_ln77_5_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="0"/>
<pin id="549" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77_5/14 "/>
</bind>
</comp>

<comp id="551" class="1004" name="icmp_ln77_10_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="0"/>
<pin id="553" dir="0" index="1" bw="8" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77_10/14 "/>
</bind>
</comp>

<comp id="557" class="1004" name="icmp_ln77_11_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="23" slack="0"/>
<pin id="559" dir="0" index="1" bw="23" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77_11/14 "/>
</bind>
</comp>

<comp id="563" class="1004" name="or_ln77_18_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_18/14 "/>
</bind>
</comp>

<comp id="569" class="1004" name="or_ln77_19_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_19/14 "/>
</bind>
</comp>

<comp id="575" class="1004" name="and_ln77_5_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77_5/14 "/>
</bind>
</comp>

<comp id="581" class="1004" name="or_ln77_11_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_11/14 "/>
</bind>
</comp>

<comp id="587" class="1004" name="bitcast_ln77_6_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln77_6/16 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_17_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="0"/>
<pin id="592" dir="0" index="1" bw="32" slack="0"/>
<pin id="593" dir="0" index="2" bw="6" slack="0"/>
<pin id="594" dir="0" index="3" bw="6" slack="0"/>
<pin id="595" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/16 "/>
</bind>
</comp>

<comp id="600" class="1004" name="trunc_ln77_6_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77_6/16 "/>
</bind>
</comp>

<comp id="604" class="1004" name="icmp_ln77_12_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="8" slack="0"/>
<pin id="606" dir="0" index="1" bw="8" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77_12/16 "/>
</bind>
</comp>

<comp id="610" class="1004" name="icmp_ln77_13_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="23" slack="0"/>
<pin id="612" dir="0" index="1" bw="23" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77_13/16 "/>
</bind>
</comp>

<comp id="616" class="1004" name="or_ln77_20_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_20/16 "/>
</bind>
</comp>

<comp id="622" class="1004" name="or_ln77_21_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_21/16 "/>
</bind>
</comp>

<comp id="628" class="1004" name="and_ln77_6_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77_6/16 "/>
</bind>
</comp>

<comp id="634" class="1004" name="or_ln77_13_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_13/16 "/>
</bind>
</comp>

<comp id="640" class="1004" name="bitcast_ln77_7_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="1"/>
<pin id="642" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln77_7/18 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_20_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="8" slack="0"/>
<pin id="645" dir="0" index="1" bw="32" slack="0"/>
<pin id="646" dir="0" index="2" bw="6" slack="0"/>
<pin id="647" dir="0" index="3" bw="6" slack="0"/>
<pin id="648" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/18 "/>
</bind>
</comp>

<comp id="653" class="1004" name="trunc_ln77_7_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="0"/>
<pin id="655" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77_7/18 "/>
</bind>
</comp>

<comp id="657" class="1004" name="icmp_ln77_14_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="0"/>
<pin id="659" dir="0" index="1" bw="8" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77_14/18 "/>
</bind>
</comp>

<comp id="663" class="1004" name="icmp_ln77_15_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="23" slack="0"/>
<pin id="665" dir="0" index="1" bw="23" slack="0"/>
<pin id="666" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77_15/18 "/>
</bind>
</comp>

<comp id="669" class="1004" name="or_ln77_22_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_22/18 "/>
</bind>
</comp>

<comp id="675" class="1004" name="or_ln77_23_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_23/18 "/>
</bind>
</comp>

<comp id="681" class="1004" name="and_ln77_7_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77_7/18 "/>
</bind>
</comp>

<comp id="687" class="1004" name="or_ln77_15_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_15/18 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_23_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="5" slack="0"/>
<pin id="696" dir="0" index="2" bw="4" slack="0"/>
<pin id="697" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/28 "/>
</bind>
</comp>

<comp id="702" class="1005" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_addr_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="7" slack="15"/>
<pin id="704" dir="1" index="1" bw="7" slack="15"/>
</pin_list>
<bind>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_addr "/>
</bind>
</comp>

<comp id="707" class="1005" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_addr_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="7" slack="13"/>
<pin id="709" dir="1" index="1" bw="7" slack="13"/>
</pin_list>
<bind>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_addr "/>
</bind>
</comp>

<comp id="712" class="1005" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_addr_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="7" slack="11"/>
<pin id="714" dir="1" index="1" bw="7" slack="11"/>
</pin_list>
<bind>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_addr "/>
</bind>
</comp>

<comp id="717" class="1005" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_addr_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="7" slack="8"/>
<pin id="719" dir="1" index="1" bw="7" slack="8"/>
</pin_list>
<bind>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_addr "/>
</bind>
</comp>

<comp id="722" class="1005" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_addr_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="7" slack="6"/>
<pin id="724" dir="1" index="1" bw="7" slack="6"/>
</pin_list>
<bind>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_addr "/>
</bind>
</comp>

<comp id="727" class="1005" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_addr_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="7" slack="4"/>
<pin id="729" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_addr "/>
</bind>
</comp>

<comp id="732" class="1005" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_addr_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="7" slack="2"/>
<pin id="734" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_addr "/>
</bind>
</comp>

<comp id="737" class="1005" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_addr_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="7" slack="1"/>
<pin id="739" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_addr "/>
</bind>
</comp>

<comp id="742" class="1005" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="1"/>
<pin id="744" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load "/>
</bind>
</comp>

<comp id="751" class="1005" name="or_ln77_1_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="1"/>
<pin id="753" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln77_1 "/>
</bind>
</comp>

<comp id="755" class="1005" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="1"/>
<pin id="757" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load "/>
</bind>
</comp>

<comp id="764" class="1005" name="or_ln77_3_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="1"/>
<pin id="766" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln77_3 "/>
</bind>
</comp>

<comp id="768" class="1005" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="1"/>
<pin id="770" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load "/>
</bind>
</comp>

<comp id="777" class="1005" name="or_ln77_5_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="1"/>
<pin id="779" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln77_5 "/>
</bind>
</comp>

<comp id="781" class="1005" name="p_read_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="8" slack="11"/>
<pin id="783" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="786" class="1005" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="1"/>
<pin id="788" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load "/>
</bind>
</comp>

<comp id="795" class="1005" name="or_ln77_7_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="1"/>
<pin id="797" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln77_7 "/>
</bind>
</comp>

<comp id="799" class="1005" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="1"/>
<pin id="801" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load "/>
</bind>
</comp>

<comp id="808" class="1005" name="or_ln77_9_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="1"/>
<pin id="810" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln77_9 "/>
</bind>
</comp>

<comp id="812" class="1005" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="1"/>
<pin id="814" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load "/>
</bind>
</comp>

<comp id="821" class="1005" name="or_ln77_11_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="1"/>
<pin id="823" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln77_11 "/>
</bind>
</comp>

<comp id="825" class="1005" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="1"/>
<pin id="827" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load "/>
</bind>
</comp>

<comp id="834" class="1005" name="or_ln77_13_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="1"/>
<pin id="836" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln77_13 "/>
</bind>
</comp>

<comp id="838" class="1005" name="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="1"/>
<pin id="840" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load "/>
</bind>
</comp>

<comp id="847" class="1005" name="or_ln77_15_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="1"/>
<pin id="849" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln77_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="24" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="80" pin="2"/><net_sink comp="86" pin=2"/></net>

<net id="98"><net_src comp="66" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="26" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="26" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="6" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="200"><net_src comp="78" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="220"><net_src comp="72" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="225"><net_src comp="156" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="28" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="156" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="30" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="156" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="32" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="239"><net_src comp="162" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="240"><net_src comp="162" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="241"><net_src comp="162" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="167" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="243"><net_src comp="167" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="244"><net_src comp="167" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="245"><net_src comp="172" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="246"><net_src comp="172" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="247"><net_src comp="172" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="248"><net_src comp="182" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="249"><net_src comp="182" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="250"><net_src comp="182" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="251"><net_src comp="187" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="252"><net_src comp="187" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="253"><net_src comp="187" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="254"><net_src comp="192" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="255"><net_src comp="192" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="256"><net_src comp="192" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="260"><net_src comp="80" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="263"><net_src comp="257" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="264"><net_src comp="257" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="265"><net_src comp="257" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="266"><net_src comp="257" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="268"><net_src comp="257" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="278"><net_src comp="34" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="36" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="38" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="285"><net_src comp="269" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="272" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="40" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="282" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="42" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="286" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="227" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="233" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="298" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="304" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="221" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="331"><net_src comp="34" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="322" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="36" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="334"><net_src comp="38" pin="0"/><net_sink comp="325" pin=3"/></net>

<net id="338"><net_src comp="322" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="343"><net_src comp="325" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="40" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="335" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="42" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="345" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="339" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="227" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="233" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="351" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="357" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="363" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="221" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="384"><net_src comp="34" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="375" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="36" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="387"><net_src comp="38" pin="0"/><net_sink comp="378" pin=3"/></net>

<net id="391"><net_src comp="375" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="378" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="40" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="388" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="42" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="398" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="392" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="227" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="233" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="404" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="410" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="221" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="437"><net_src comp="34" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="428" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="439"><net_src comp="36" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="440"><net_src comp="38" pin="0"/><net_sink comp="431" pin=3"/></net>

<net id="444"><net_src comp="428" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="431" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="40" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="441" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="42" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="451" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="445" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="227" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="233" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="457" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="463" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="221" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="490"><net_src comp="34" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="481" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="492"><net_src comp="36" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="493"><net_src comp="38" pin="0"/><net_sink comp="484" pin=3"/></net>

<net id="497"><net_src comp="481" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="484" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="40" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="494" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="42" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="504" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="498" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="227" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="233" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="510" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="516" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="522" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="221" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="543"><net_src comp="34" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="534" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="545"><net_src comp="36" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="546"><net_src comp="38" pin="0"/><net_sink comp="537" pin=3"/></net>

<net id="550"><net_src comp="534" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="555"><net_src comp="537" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="40" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="547" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="42" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="557" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="551" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="227" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="233" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="563" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="569" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="575" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="221" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="596"><net_src comp="34" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="587" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="598"><net_src comp="36" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="599"><net_src comp="38" pin="0"/><net_sink comp="590" pin=3"/></net>

<net id="603"><net_src comp="587" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="608"><net_src comp="590" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="40" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="600" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="42" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="610" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="604" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="227" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="233" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="616" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="622" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="628" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="221" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="649"><net_src comp="34" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="640" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="651"><net_src comp="36" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="652"><net_src comp="38" pin="0"/><net_sink comp="643" pin=3"/></net>

<net id="656"><net_src comp="640" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="661"><net_src comp="643" pin="4"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="40" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="653" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="42" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="663" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="657" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="227" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="233" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="669" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="675" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="681" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="221" pin="2"/><net_sink comp="687" pin=1"/></net>

<net id="698"><net_src comp="74" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="699"><net_src comp="208" pin="10"/><net_sink comp="693" pin=1"/></net>

<net id="700"><net_src comp="76" pin="0"/><net_sink comp="693" pin=2"/></net>

<net id="701"><net_src comp="693" pin="3"/><net_sink comp="201" pin=2"/></net>

<net id="705"><net_src comp="100" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="710"><net_src comp="107" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="715"><net_src comp="114" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="720"><net_src comp="121" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="725"><net_src comp="128" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="730"><net_src comp="135" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="735"><net_src comp="142" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="740"><net_src comp="149" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="745"><net_src comp="156" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="747"><net_src comp="742" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="748"><net_src comp="742" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="749"><net_src comp="742" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="750"><net_src comp="742" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="754"><net_src comp="316" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="758"><net_src comp="162" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="761"><net_src comp="755" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="762"><net_src comp="755" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="763"><net_src comp="755" pin="1"/><net_sink comp="208" pin=3"/></net>

<net id="767"><net_src comp="369" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="771"><net_src comp="167" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="773"><net_src comp="768" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="774"><net_src comp="768" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="775"><net_src comp="768" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="776"><net_src comp="768" pin="1"/><net_sink comp="208" pin=4"/></net>

<net id="780"><net_src comp="422" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="784"><net_src comp="94" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="789"><net_src comp="172" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="791"><net_src comp="786" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="792"><net_src comp="786" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="793"><net_src comp="786" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="794"><net_src comp="786" pin="1"/><net_sink comp="208" pin=5"/></net>

<net id="798"><net_src comp="475" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="802"><net_src comp="177" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="805"><net_src comp="799" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="806"><net_src comp="799" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="807"><net_src comp="799" pin="1"/><net_sink comp="208" pin=6"/></net>

<net id="811"><net_src comp="528" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="815"><net_src comp="182" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="818"><net_src comp="812" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="819"><net_src comp="812" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="820"><net_src comp="812" pin="1"/><net_sink comp="208" pin=7"/></net>

<net id="824"><net_src comp="581" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="828"><net_src comp="187" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="830"><net_src comp="825" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="831"><net_src comp="825" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="832"><net_src comp="825" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="833"><net_src comp="825" pin="1"/><net_sink comp="208" pin=8"/></net>

<net id="837"><net_src comp="634" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="841"><net_src comp="192" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="843"><net_src comp="838" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="844"><net_src comp="838" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="845"><net_src comp="838" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="846"><net_src comp="838" pin="1"/><net_sink comp="208" pin=9"/></net>

<net id="850"><net_src comp="687" pin="2"/><net_sink comp="847" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: checkId | {}
	Port: p_read1 | {}
	Port: checkId_c | {1 }
	Port: run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7 | {}
	Port: run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6 | {}
	Port: run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5 | {}
	Port: run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4 | {}
	Port: run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3 | {}
	Port: run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2 | {}
	Port: run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1 | {}
	Port: run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data | {}
 - Input state : 
	Port: run_test : checkId | {1 }
	Port: run_test : p_read1 | {8 }
	Port: run_test : checkId_c | {}
	Port: run_test : run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7 | {1 2 }
	Port: run_test : run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6 | {3 4 }
	Port: run_test : run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5 | {5 6 }
	Port: run_test : run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4 | {7 8 }
	Port: run_test : run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3 | {9 10 }
	Port: run_test : run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2 | {12 13 }
	Port: run_test : run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1 | {14 15 }
	Port: run_test : run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data | {16 17 }
  - Chain level:
	State 1
		run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_addr : 1
		run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_addr : 1
		run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_addr : 1
		run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_addr : 1
		run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_addr : 1
		run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_addr : 1
		run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_addr : 1
		run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_addr : 1
		run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load : 2
	State 2
		cmp_i_i_i : 1
		tmp_2 : 1
		tmp_4 : 1
	State 3
		tmp_1 : 1
		trunc_ln77 : 1
		icmp_ln77 : 2
		icmp_ln77_1 : 2
		or_ln77 : 3
		or_ln77_2 : 1
		and_ln77 : 3
		or_ln77_1 : 3
		br_ln77 : 3
	State 4
		cmp_i17_i_i : 1
		tmp_5 : 1
		tmp_7 : 1
	State 5
		tmp : 1
		trunc_ln77_1 : 1
		icmp_ln77_2 : 2
		icmp_ln77_3 : 2
		or_ln77_4 : 3
		or_ln77_6 : 1
		and_ln77_1 : 3
		or_ln77_3 : 3
		br_ln77 : 3
	State 6
		cmp_i18_i_i : 1
		tmp_9 : 1
		tmp_s : 1
	State 7
		tmp_8 : 1
		trunc_ln77_2 : 1
		icmp_ln77_4 : 2
		icmp_ln77_5 : 2
		or_ln77_8 : 3
		or_ln77_10 : 1
		and_ln77_2 : 3
		or_ln77_5 : 3
		br_ln77 : 3
	State 8
		cmp_i19_i_i : 1
		tmp_6 : 1
		tmp_10 : 1
	State 9
		tmp_3 : 1
		trunc_ln77_3 : 1
		icmp_ln77_6 : 2
		icmp_ln77_7 : 2
		or_ln77_12 : 3
		or_ln77_14 : 1
		and_ln77_3 : 3
		or_ln77_7 : 3
		br_ln77 : 3
	State 10
	State 11
	State 12
		tmp_11 : 1
		trunc_ln77_4 : 1
		icmp_ln77_8 : 2
		icmp_ln77_9 : 2
		or_ln77_16 : 3
		or_ln77_17 : 1
		and_ln77_4 : 3
		or_ln77_9 : 3
		br_ln77 : 3
	State 13
		cmp_i21_i_i : 1
		tmp_15 : 1
		tmp_16 : 1
	State 14
		tmp_14 : 1
		trunc_ln77_5 : 1
		icmp_ln77_10 : 2
		icmp_ln77_11 : 2
		or_ln77_18 : 3
		or_ln77_19 : 1
		and_ln77_5 : 3
		or_ln77_11 : 3
		br_ln77 : 3
	State 15
		cmp_i22_i_i : 1
		tmp_18 : 1
		tmp_19 : 1
	State 16
		tmp_17 : 1
		trunc_ln77_6 : 1
		icmp_ln77_12 : 2
		icmp_ln77_13 : 2
		or_ln77_20 : 3
		or_ln77_21 : 1
		and_ln77_6 : 3
		or_ln77_13 : 3
		br_ln77 : 3
	State 17
		cmp_i23_i_i : 1
		tmp_21 : 1
		tmp_22 : 1
	State 18
		tmp_20 : 1
		trunc_ln77_7 : 1
		icmp_ln77_14 : 2
		icmp_ln77_15 : 2
		or_ln77_22 : 3
		or_ln77_23 : 1
		and_ln77_7 : 3
		or_ln77_15 : 3
		br_ln77 : 3
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		tmp_23 : 1
		error_write_assign : 2
		ret_ln350 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   call   |  grp_find_region_fu_208 |  4.128  |   341   |   665   |
|----------|-------------------------|---------|---------|---------|
|          |     icmp_ln77_fu_286    |    0    |    0    |    11   |
|          |    icmp_ln77_1_fu_292   |    0    |    0    |    15   |
|          |    icmp_ln77_2_fu_339   |    0    |    0    |    11   |
|          |    icmp_ln77_3_fu_345   |    0    |    0    |    15   |
|          |    icmp_ln77_4_fu_392   |    0    |    0    |    11   |
|          |    icmp_ln77_5_fu_398   |    0    |    0    |    15   |
|          |    icmp_ln77_6_fu_445   |    0    |    0    |    11   |
|   icmp   |    icmp_ln77_7_fu_451   |    0    |    0    |    15   |
|          |    icmp_ln77_8_fu_498   |    0    |    0    |    11   |
|          |    icmp_ln77_9_fu_504   |    0    |    0    |    15   |
|          |   icmp_ln77_10_fu_551   |    0    |    0    |    11   |
|          |   icmp_ln77_11_fu_557   |    0    |    0    |    15   |
|          |   icmp_ln77_12_fu_604   |    0    |    0    |    11   |
|          |   icmp_ln77_13_fu_610   |    0    |    0    |    15   |
|          |   icmp_ln77_14_fu_657   |    0    |    0    |    11   |
|          |   icmp_ln77_15_fu_663   |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|          |      or_ln77_fu_298     |    0    |    0    |    2    |
|          |     or_ln77_2_fu_304    |    0    |    0    |    2    |
|          |     or_ln77_1_fu_316    |    0    |    0    |    2    |
|          |     or_ln77_4_fu_351    |    0    |    0    |    2    |
|          |     or_ln77_6_fu_357    |    0    |    0    |    2    |
|          |     or_ln77_3_fu_369    |    0    |    0    |    2    |
|          |     or_ln77_8_fu_404    |    0    |    0    |    2    |
|          |    or_ln77_10_fu_410    |    0    |    0    |    2    |
|          |     or_ln77_5_fu_422    |    0    |    0    |    2    |
|          |    or_ln77_12_fu_457    |    0    |    0    |    2    |
|          |    or_ln77_14_fu_463    |    0    |    0    |    2    |
|    or    |     or_ln77_7_fu_475    |    0    |    0    |    2    |
|          |    or_ln77_16_fu_510    |    0    |    0    |    2    |
|          |    or_ln77_17_fu_516    |    0    |    0    |    2    |
|          |     or_ln77_9_fu_528    |    0    |    0    |    2    |
|          |    or_ln77_18_fu_563    |    0    |    0    |    2    |
|          |    or_ln77_19_fu_569    |    0    |    0    |    2    |
|          |    or_ln77_11_fu_581    |    0    |    0    |    2    |
|          |    or_ln77_20_fu_616    |    0    |    0    |    2    |
|          |    or_ln77_21_fu_622    |    0    |    0    |    2    |
|          |    or_ln77_13_fu_634    |    0    |    0    |    2    |
|          |    or_ln77_22_fu_669    |    0    |    0    |    2    |
|          |    or_ln77_23_fu_675    |    0    |    0    |    2    |
|          |    or_ln77_15_fu_687    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |     and_ln77_fu_310     |    0    |    0    |    2    |
|          |    and_ln77_1_fu_363    |    0    |    0    |    2    |
|          |    and_ln77_2_fu_416    |    0    |    0    |    2    |
|    and   |    and_ln77_3_fu_469    |    0    |    0    |    2    |
|          |    and_ln77_4_fu_522    |    0    |    0    |    2    |
|          |    and_ln77_5_fu_575    |    0    |    0    |    2    |
|          |    and_ln77_6_fu_628    |    0    |    0    |    2    |
|          |    and_ln77_7_fu_681    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|   read   | checkId_read_read_fu_80 |    0    |    0    |    0    |
|          |    p_read_read_fu_94    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  |  write_ln0_write_fu_86  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_221       |    0    |    0    |    0    |
|   fcmp   |        grp_fu_227       |    0    |    0    |    0    |
|          |        grp_fu_233       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |     zext_ln72_fu_257    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_1_fu_272      |    0    |    0    |    0    |
|          |        tmp_fu_325       |    0    |    0    |    0    |
|          |       tmp_8_fu_378      |    0    |    0    |    0    |
|partselect|       tmp_3_fu_431      |    0    |    0    |    0    |
|          |      tmp_11_fu_484      |    0    |    0    |    0    |
|          |      tmp_14_fu_537      |    0    |    0    |    0    |
|          |      tmp_17_fu_590      |    0    |    0    |    0    |
|          |      tmp_20_fu_643      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    trunc_ln77_fu_282    |    0    |    0    |    0    |
|          |   trunc_ln77_1_fu_335   |    0    |    0    |    0    |
|          |   trunc_ln77_2_fu_388   |    0    |    0    |    0    |
|   trunc  |   trunc_ln77_3_fu_441   |    0    |    0    |    0    |
|          |   trunc_ln77_4_fu_494   |    0    |    0    |    0    |
|          |   trunc_ln77_5_fu_547   |    0    |    0    |    0    |
|          |   trunc_ln77_6_fu_600   |    0    |    0    |    0    |
|          |   trunc_ln77_7_fu_653   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|      tmp_23_fu_693      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |  4.128  |   341   |   937   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------------------------------------------+--------+
|                                                                          |   FF   |
+--------------------------------------------------------------------------+--------+
|                        error_write_assign_reg_197                        |    1   |
|                            or_ln77_11_reg_821                            |    1   |
|                            or_ln77_13_reg_834                            |    1   |
|                            or_ln77_15_reg_847                            |    1   |
|                             or_ln77_1_reg_751                            |    1   |
|                             or_ln77_3_reg_764                            |    1   |
|                             or_ln77_5_reg_777                            |    1   |
|                             or_ln77_7_reg_795                            |    1   |
|                             or_ln77_9_reg_808                            |    1   |
|                              p_read_reg_781                              |    8   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_addr_reg_707|    7   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1_load_reg_825|   32   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_addr_reg_712|    7   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2_load_reg_812|   32   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_addr_reg_717|    7   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3_load_reg_799|   32   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_addr_reg_722|    7   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4_load_reg_786|   32   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_addr_reg_727|    7   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5_load_reg_768|   32   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_addr_reg_732|    7   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6_load_reg_755|   32   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_addr_reg_737|    7   |
|run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7_load_reg_742|   32   |
| run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_addr_reg_702 |    7   |
| run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_load_reg_838 |   32   |
+--------------------------------------------------------------------------+--------+
|                                   Total                                  |   329  |
+--------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_156 |  p0  |   2  |   7  |   14   ||    9    |
|     grp_fu_221    |  p0  |  15  |  32  |   480  ||    65   |
|     grp_fu_227    |  p0  |  15  |  32  |   480  ||    65   |
|     grp_fu_233    |  p0  |  15  |  32  |   480  ||    65   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1454  || 8.31775 ||   204   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |   341  |   937  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    -   |   204  |
|  Register |    -   |   329  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   670  |  1141  |
+-----------+--------+--------+--------+
