0.7
2020.2
May  7 2023
15:24:31
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/AESL_axi_master_gmem_in.v,1761640997,systemVerilog,,,,AESL_axi_master_gmem_in,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/AESL_axi_master_gmem_out.v,1761640997,systemVerilog,,,,AESL_axi_master_gmem_out,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/AESL_axi_master_gmem_w1.v,1761640997,systemVerilog,,,,AESL_axi_master_gmem_w1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/AESL_axi_master_gmem_w2.v,1761640997,systemVerilog,,,,AESL_axi_master_gmem_w2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/AESL_axi_master_gmem_w3.v,1761640997,systemVerilog,,,,AESL_axi_master_gmem_w3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/AESL_axi_slave_ctrl.v,1761640997,systemVerilog,,,,AESL_axi_slave_ctrl,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/AESL_deadlock_detection_unit.v,1761640998,systemVerilog,,,,AESL_deadlock_detect_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/AESL_deadlock_detector.v,1761640998,systemVerilog,,,,AESL_deadlock_detector,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/AESL_deadlock_report_unit.v,1761640998,systemVerilog,,,,AESL_deadlock_report_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/csv_file_dump.svh,1761640998,verilog,,,,,,,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/dataflow_monitor.sv,1761640998,systemVerilog,C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/df_fifo_interface.svh;C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/df_process_interface.svh;C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/nodf_module_interface.svh;C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/seq_loop_interface.svh;C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/upc_loop_interface.svh,,C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/dump_file_agent.svh;C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/csv_file_dump.svh;C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/sample_agent.svh;C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/loop_sample_agent.svh;C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/sample_manager.svh;C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/nodf_module_interface.svh;C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/nodf_module_monitor.svh;C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/df_fifo_interface.svh;C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/df_fifo_monitor.svh;C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/df_process_interface.svh;C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/df_process_monitor.svh;C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/seq_loop_interface.svh;C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/seq_loop_monitor.svh;C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/upc_loop_interface.svh;C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/df_fifo_interface.svh,1761640998,verilog,,,,df_fifo_intf,,,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/df_fifo_monitor.svh,1761640998,verilog,,,,,,,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/df_process_interface.svh,1761640998,verilog,,,,df_process_intf,,,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/df_process_monitor.svh,1761640998,verilog,,,,,,,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/dump_file_agent.svh,1761640998,verilog,,,,,,,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/fifo_para.vh,1761640998,verilog,,,,,,,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/ip/xil_defaultlib/srcnn_fpext_32ns_64_2_no_dsp_1_ip.v,1761641031,systemVerilog,,,,srcnn_fpext_32ns_64_2_no_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/loop_sample_agent.svh,1761640998,verilog,,,,,,,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/nodf_module_interface.svh,1761640998,verilog,,,,nodf_module_intf,,,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/nodf_module_monitor.svh,1761640998,verilog,,,,,,,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/sample_agent.svh,1761640998,verilog,,,,,,,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/sample_manager.svh,1761640998,verilog,,,,,,,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/seq_loop_interface.svh,1761640998,verilog,,,,seq_loop_intf,,,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/seq_loop_monitor.svh,1761640998,verilog,,,,,,,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn.autotb.v,1761640998,systemVerilog,,,C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/fifo_para.vh,apatb_srcnn_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn.v,1761635890,systemVerilog,,,,srcnn,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_am_addmul_8ns_3ns_9ns_18_4_1.v,1761635897,systemVerilog,,,,srcnn_am_addmul_8ns_3ns_9ns_18_4_1;srcnn_am_addmul_8ns_3ns_9ns_18_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_conv1conv2_from_windows8.v,1761635854,systemVerilog,,,,srcnn_conv1conv2_from_windows8,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_conv1conv2_from_windows8_Pipeline_Conv1_outftmaps.v,1761635841,systemVerilog,,,,srcnn_conv1conv2_from_windows8_Pipeline_Conv1_outftmaps,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases.v,1761635840,systemVerilog,,,,srcnn_conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_conv1conv2_from_windows8_Pipeline_Push_conv2pix_out.v,1761635853,systemVerilog,,,,srcnn_conv1conv2_from_windows8_Pipeline_Push_conv2pix_out,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_conv1conv2_from_windows8_acc2_RAM_AUTO_1R1W.v,1761635854,systemVerilog,,,,srcnn_conv1conv2_from_windows8_acc2_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_conv1conv2_from_windows8_outpix_RAM_AUTO_1R1W.v,1761635854,systemVerilog,,,,srcnn_conv1conv2_from_windows8_outpix_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_conv1conv2_stream4.v,1761635856,systemVerilog,,,,srcnn_conv1conv2_stream4,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_conv3_stream5.v,1761635875,systemVerilog,,,,srcnn_conv3_stream5,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_conv3_stream5_Pipeline_Conv3_ky.v,1761635860,systemVerilog,,,,srcnn_conv3_stream5_Pipeline_Conv3_ky,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_conv3_stream5_lb2_RAM_2P_BRAM_1R1W.v,1761635875,systemVerilog,,,,srcnn_conv3_stream5_lb2_RAM_2P_BRAM_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_ctrl_s_axi.v,1761635897,systemVerilog,,,,srcnn_ctrl_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_dataflow_in_loop_IT_w0_1.v,1761635881,systemVerilog,,,,srcnn_dataflow_in_loop_IT_w0_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2.v,1761635837,systemVerilog,,,,srcnn_dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_entry_proc.v,1761635838,systemVerilog,,,,srcnn_entry_proc,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_entry_proc16.v,1761635837,systemVerilog,,,,srcnn_entry_proc16,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_fifo_w1297_d1024_A.v,1761635856,systemVerilog,,,,srcnn_fifo_w1297_d1024_A;srcnn_fifo_w1297_d1024_A_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_fifo_w16_d1024_A.v,1761635881,systemVerilog,,,,srcnn_fifo_w16_d1024_A;srcnn_fifo_w16_d1024_A_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_fifo_w24_d1024_A.v,1761635881,systemVerilog,,,,srcnn_fifo_w24_d1024_A;srcnn_fifo_w24_d1024_A_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_fifo_w512_d1024_A.v,1761635881,systemVerilog,,,,srcnn_fifo_w512_d1024_A;srcnn_fifo_w512_d1024_A_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_fifo_w64_d6_S.v,1761635881,systemVerilog,,,,srcnn_fifo_w64_d6_S;srcnn_fifo_w64_d6_S_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_fifo_w8_d2_S.v,1761635856,systemVerilog,,,,srcnn_fifo_w8_d2_S;srcnn_fifo_w8_d2_S_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_fifo_w8_d2_S_x.v,1761635881,systemVerilog,,,,srcnn_fifo_w8_d2_S_x;srcnn_fifo_w8_d2_S_x_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_fifo_w8_d4_S.v,1761635881,systemVerilog,,,,srcnn_fifo_w8_d4_S;srcnn_fifo_w8_d4_S_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_fifo_w9_d2_S.v,1761635856,systemVerilog,,,,srcnn_fifo_w9_d2_S;srcnn_fifo_w9_d2_S_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_fifo_w9_d2_S_x.v,1761635881,systemVerilog,,,,srcnn_fifo_w9_d2_S_x;srcnn_fifo_w9_d2_S_x_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_flow_control_loop_pipe_sequential_init.v,1761635897,systemVerilog,,,,srcnn_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_fpext_32ns_64_2_no_dsp_1.v,1761635890,systemVerilog,,,,srcnn_fpext_32ns_64_2_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_gmem_in_m_axi.v,1761635890,systemVerilog,,,,srcnn_gmem_in_m_axi;srcnn_gmem_in_m_axi_burst_converter;srcnn_gmem_in_m_axi_fifo;srcnn_gmem_in_m_axi_load;srcnn_gmem_in_m_axi_mem;srcnn_gmem_in_m_axi_read;srcnn_gmem_in_m_axi_reg_slice;srcnn_gmem_in_m_axi_srl;srcnn_gmem_in_m_axi_store;srcnn_gmem_in_m_axi_throttle;srcnn_gmem_in_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_gmem_out_m_axi.v,1761635890,systemVerilog,,,,srcnn_gmem_out_m_axi;srcnn_gmem_out_m_axi_burst_converter;srcnn_gmem_out_m_axi_fifo;srcnn_gmem_out_m_axi_load;srcnn_gmem_out_m_axi_mem;srcnn_gmem_out_m_axi_read;srcnn_gmem_out_m_axi_reg_slice;srcnn_gmem_out_m_axi_srl;srcnn_gmem_out_m_axi_store;srcnn_gmem_out_m_axi_throttle;srcnn_gmem_out_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_gmem_w1_m_axi.v,1761635890,systemVerilog,,,,srcnn_gmem_w1_m_axi;srcnn_gmem_w1_m_axi_burst_converter;srcnn_gmem_w1_m_axi_fifo;srcnn_gmem_w1_m_axi_load;srcnn_gmem_w1_m_axi_mem;srcnn_gmem_w1_m_axi_read;srcnn_gmem_w1_m_axi_reg_slice;srcnn_gmem_w1_m_axi_srl;srcnn_gmem_w1_m_axi_store;srcnn_gmem_w1_m_axi_throttle;srcnn_gmem_w1_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_gmem_w2_m_axi.v,1761635890,systemVerilog,,,,srcnn_gmem_w2_m_axi;srcnn_gmem_w2_m_axi_burst_converter;srcnn_gmem_w2_m_axi_fifo;srcnn_gmem_w2_m_axi_load;srcnn_gmem_w2_m_axi_mem;srcnn_gmem_w2_m_axi_read;srcnn_gmem_w2_m_axi_reg_slice;srcnn_gmem_w2_m_axi_srl;srcnn_gmem_w2_m_axi_store;srcnn_gmem_w2_m_axi_throttle;srcnn_gmem_w2_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_gmem_w3_m_axi.v,1761635890,systemVerilog,,,,srcnn_gmem_w3_m_axi;srcnn_gmem_w3_m_axi_burst_converter;srcnn_gmem_w3_m_axi_fifo;srcnn_gmem_w3_m_axi_load;srcnn_gmem_w3_m_axi_mem;srcnn_gmem_w3_m_axi_read;srcnn_gmem_w3_m_axi_reg_slice;srcnn_gmem_w3_m_axi_srl;srcnn_gmem_w3_m_axi_store;srcnn_gmem_w3_m_axi_throttle;srcnn_gmem_w3_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_load_tile_to_stream3.v,1761635838,systemVerilog,,,,srcnn_load_tile_to_stream3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_make_win97.v,1761635839,systemVerilog,,,,srcnn_make_win97,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_make_win97_Pipeline_win9x9_read_pix.v,1761635839,systemVerilog,,,,srcnn_make_win97_Pipeline_win9x9_read_pix,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_make_win97_lb1_RAM_2P_BRAM_1R1W.v,1761635839,systemVerilog,,,,srcnn_make_win97_lb1_RAM_2P_BRAM_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_mul_16ns_16s_32_1_1.v,1761635859,systemVerilog,,,,srcnn_mul_16ns_16s_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_mul_16s_16ns_32_1_1.v,1761635841,systemVerilog,,,,srcnn_mul_16s_16ns_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_mul_23ns_16s_39_1_1.v,1761635841,systemVerilog,,,,srcnn_mul_23ns_16s_39_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_mul_9ns_9ns_17_1_1.v,1761635839,systemVerilog,,,,srcnn_mul_9ns_9ns_17_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_mul_9ns_9ns_18_1_1.v,1761635875,systemVerilog,,,,srcnn_mul_9ns_9ns_18_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_mux_25_5_16_1_1.v,1761635897,systemVerilog,,,,srcnn_mux_25_5_16_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_mux_5_3_16_1_1.v,1761635897,systemVerilog,,,,srcnn_mux_5_3_16_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_mux_64_6_16_1_1.v,1761635897,systemVerilog,,,,srcnn_mux_64_6_16_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locbkb.v,1761635890,systemVerilog,,,,srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locbkb,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbun.v,1761635890,systemVerilog,,,,srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbun,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_srcnn_Pipeline_CopyW1_ky_CopyW1_kx.v,1761635834,systemVerilog,,,,srcnn_srcnn_Pipeline_CopyW1_ky_CopyW1_kx,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_srcnn_Pipeline_CopyW2_inft.v,1761635835,systemVerilog,,,,srcnn_srcnn_Pipeline_CopyW2_inft,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.v,1761635836,systemVerilog,,,,srcnn_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W.v,1761635890,systemVerilog,,,,srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_start_for_store_stream6_U0.v,1761635881,systemVerilog,,,,srcnn_start_for_store_stream6_U0;srcnn_start_for_store_stream6_U0_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/srcnn_store_stream6.v,1761635879,systemVerilog,,,,srcnn_store_stream6,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/upc_loop_interface.svh,1761640998,verilog,,,,upc_loop_intf,,,,,,,,
C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/upc_loop_monitor.svh,1761640998,verilog,,,,,,,,,,,,
