I 000048 55 1164          1515354327707 automat
(_unit VHDL (automat 0 6(automat 0 17))
	(_version vd0)
	(_time 1515354327708 2018.01.07 20:45:27)
	(_source (\./../src/automat.vhd\))
	(_parameters tan)
	(_code 15411d13154345034145514f451211131412101211)
	(_ent
		(_time 1514295835186)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 0 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 0 20(_arch(_uni))))
		(_sig (_int laciek -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(3)(4)(5))(_sens(2))(_read(3)))))
			(line__46(_arch 1 0 46(_assignment (_alias((LE)(laciek)))(_simpleassign BUF)(_trgt(1))(_sens(5)))))
			(line__48(_arch 2 0 48(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 3 -1)
)
I 000045 55 2069          1515354327867 Core
(_unit VHDL (core 0 6(core 0 24))
	(_version vd0)
	(_time 1515354327868 2018.01.07 20:45:27)
	(_source (\./../src/Core/Core.vhd\))
	(_parameters tan)
	(_code b1e5bbe5e6e7e7a7b1b7a2ebb6b6b3b7b4b7b2b7e7)
	(_ent
		(_time 1514295835330)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 0 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 0 26(_arch(_uni(_string \"000"\)))))
		(_sig (_int laciek 2 0 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(10))(_sens(2)(9)(3)(10))(_dssslsensitivity 2))))
			(line__47(_arch 1 0 47(_prcs (_simple)(_trgt(3)(11))(_sens(9))(_read(11)))))
			(line__65(_arch 2 0 65(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__66(_arch 3 0 66(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__70(_arch 4 0 70(_prcs (_simple)(_trgt(12))(_sens(4)(10))(_read(2)))))
			(line__78(_arch 5 0 78(_assignment (_alias((Ylatch)(laciek)))(_trgt(8))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 6 -1)
)
I 000056 55 2510          1515354327925 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1515354327926 2018.01.07 20:45:27)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code e0b4eab3b6b6b6f6e2e5a6bbb5e6e2e6e3e6b6e7e2)
	(_ent
		(_time 1514295835378)
	)
	(_comp
		(Core
			(_object
				(_port (_int LE -1 0 14(_ent (_in))))
				(_port (_int Ylatch 0 0 15(_ent (_inout(_string \"0000"\)))))
				(_port (_int fx -1 0 16(_ent (_in))))
				(_port (_int fautomat -1 0 17(_ent (_in))))
				(_port (_int CLR -1 0 18(_ent (_in))))
				(_port (_int Yx 1 0 19(_ent (_inout(_string \"000"\)))))
				(_port (_int CE -1 0 20(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 0 21(_ent (_inout))))
				(_port (_int Y 0 0 22(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 51(_comp Core)
		(_port
			((LE)(LE))
			((Ylatch)(Ylatch))
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((Yx)(Yx))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
			(_port
				((fx)(fx))
				((fautomat)(fautomat))
				((CLR)(CLR))
				((CE)(CE))
				((LE)(LE))
				((Yx)(Yx))
				((Yautomat)(Yautomat))
				((Y)(Y))
				((Ylatch)(Ylatch))
				((CLK)(CLK))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int fx -1 0 32(_arch(_uni))))
		(_sig (_int fautomat -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int CE -1 0 35(_arch(_uni))))
		(_sig (_int Yautomat -1 0 36(_arch(_uni))))
		(_sig (_int CLK -1 0 37(_arch(_uni))))
		(_sig (_int LE -1 0 38(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 2 0 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 41(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Yx 3 0 41(_arch(_uni))))
		(_sig (_int Ylatch 2 0 42(_arch(_uni))))
		(_sig (_int END_SIM -2 0 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 69(_prcs (_wait_for)(_trgt(2)(6)(10)))))
			(CLOCK_CLK(_arch 1 0 90(_prcs (_wait_for)(_trgt(5))(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000053 55 1470          1515354327641 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1515354327642 2018.01.07 20:45:27)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code c793cb92c59090d29394d49dc0c0c2c192c0c3c1c2)
	(_ent
		(_time 1514295835032)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(6)(7))(_sens(4)(5)(6)(0)(1))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__47(_arch 2 0 47(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
I 000053 55 1270          1515354327585 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 0 19))
	(_version vd0)
	(_time 1515354327586 2018.01.07 20:45:27)
	(_source (\./../src/Dec_conter3.vhd\))
	(_parameters tan)
	(_code 98cc949795cfcf8dcc978bc29f9f9d9ecd9f9c9e9d)
	(_ent
		(_time 1514295835280)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in))))
		(_port (_int CLR -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 0 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(5)(0)))))
			(line__42(_arch 1 0 42(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000053 55 1369          1515354327417 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 0 19))
	(_version vd0)
	(_time 1515354327418 2018.01.07 20:45:27)
	(_source (\./../src/Dec_Counters.vhd\))
	(_parameters tan)
	(_code ecb8efbfbabbbbf9b8b9ffb6ebebe9eab9ebe8eae9)
	(_ent
		(_time 1514295834984)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(6))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 0 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000046 55 1131          1515713954007 latch
(_unit VHDL (latch 0 6(latch 0 18))
	(_version vd0)
	(_time 1515713954008 2018.01.12 00:39:14)
	(_source (\./../src/latch.vhd\))
	(_parameters tan)
	(_code 6e3b696e3a383e786f6976346c686f696a686d6866)
	(_ent
		(_time 1515713954000)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int laciek 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 0 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(4))(_sens(0)(3))(_read(1)))))
			(line__34(_arch 1 0 34(_assignment (_alias((Ylatch)(laciek)))(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 2 -1)
)
I 000056 55 2753          1515354327804 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1515354327805 2018.01.07 20:45:27)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code 72262f7379252365782237282a7420772475767470)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 0 15(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch2 0 0 21(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch3 0 0 22(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 0 23(_ent (_in((i 2))))))
				(_port (_int LE -1 0 24(_ent (_inout((i 2))))))
				(_port (_int CLK -1 0 25(_ent (_in))))
				(_port (_int CLR -1 0 26(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 55(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int GATE -1 0 35(_arch(_uni))))
		(_sig (_int CLK -1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 0 38(_arch(_uni))))
		(_sig (_int Y2 1 0 39(_arch(_uni))))
		(_sig (_int Y3 1 0 40(_arch(_uni))))
		(_sig (_int Ylatch1 1 0 41(_arch(_uni))))
		(_sig (_int Ylatch2 1 0 42(_arch(_uni))))
		(_sig (_int Ylatch3 1 0 43(_arch(_uni))))
		(_sig (_int LE -1 0 44(_arch(_uni))))
		(_sig (_int GATEOUT -1 0 45(_arch(_uni))))
		(_sig (_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 75(_prcs (_wait_for)(_trgt(1)(12)))))
			(fx_CLK(_arch 1 0 103(_prcs (_wait_for)(_trgt(0))(_read(12)))))
			(CLOCK_CLK(_arch 2 0 121(_prcs (_wait_for)(_trgt(3))(_read(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000048 55 1086          1515713932481 segcode
(_unit VHDL (segcode 0 6(segcode 0 17))
	(_version vd0)
	(_time 1515713932482 2018.01.12 00:38:52)
	(_source (\./../src/segcode.vhd\))
	(_parameters tan)
	(_code 525258515505014450011408075457555154575455)
	(_ent
		(_time 1515713932479)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 8(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 1 0 9(_ent(_out(_string \"0000000"\)))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686018 131586)
	)
	(_model . segcode 1 -1)
)
I 000037 55 610 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 115 (core_tb))
	(_version vd0)
	(_time 1515354327936 2018.01.07 20:45:27)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code efbae2bcbcb9b8f8ebeefdb5bbe9bae9ece9e7eab9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
				(_port
					((fx)(fx))
					((fautomat)(fautomat))
					((CLR)(CLR))
					((CE)(CE))
					((LE)(LE))
					((Yx)(Yx))
					((Yautomat)(Yautomat))
					((Y)(Y))
					((Ylatch)(Ylatch))
					((CLK)(CLK))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000036 55 656 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 146 (miernik_tb))
	(_version vd0)
	(_time 1515354327816 2018.01.07 20:45:27)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code 72277f7375242565767360282674277471747a7724)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 6687          1515708926130 top
(_unit VHDL (top 0 28(top 0 45))
	(_version vd0)
	(_time 1515708926131 2018.01.11 23:15:26)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 4b4d4a494f1d1f5c1e440d101a4c4f4d1d4c4b4c4f)
	(_ent
		(_time 1514295835233)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 51(_ent (_in))))
				(_port (_int GATE -1 0 52(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 53(_ent (_inout((i 2))))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 77(_ent (_in))))
				(_port (_int GATEIN -1 0 78(_ent (_in((i 2))))))
				(_port (_int fx -1 0 79(_ent (_in))))
				(_port (_int GATEOUT -1 0 80(_ent (_out((i 2))))))
				(_port (_int Y 3 0 81(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 58(_ent (_in))))
				(_port (_int GATEIN -1 0 59(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 60(_ent (_in((i 2))))))
				(_port (_int fx -1 0 61(_ent (_in))))
				(_port (_int GATEOUT -1 0 62(_ent (_inout((i 2))))))
				(_port (_int Y 1 0 63(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 86(_ent (_in((i 2))))))
				(_port (_int LE -1 0 87(_ent (_in((i 2))))))
				(_port (_int Ylicznik 4 0 88(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 4 0 89(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 68(_ent (_in))))
				(_port (_int GATEIN -1 0 69(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 70(_ent (_in((i 2))))))
				(_port (_int fx -1 0 71(_ent (_in))))
				(_port (_int Y 2 0 72(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 104(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U2 0 111(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 120(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 130(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 141(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 152(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 163(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 33(_ent(_out))))
		(_port (_int Ylatch2 0 0 34(_ent(_out))))
		(_port (_int Ylatch3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int GATEOUT -1 0 37(_ent(_inout))))
		(_port (_int LE -1 0 38(_ent(_inout))))
		(_port (_int Y1 0 0 39(_ent(_inout))))
		(_port (_int Y2 0 0 40(_ent(_inout))))
		(_port (_int Y3 0 0 41(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 72(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 81(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 88(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE84 -1 0 95(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 96(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 5 0 96(_arch(_uni))))
		(_sig (_int BusOutput2 5 0 97(_arch(_uni))))
		(_sig (_int BusOutput3 5 0 98(_arch(_uni))))
		(_prcs
			(line__176(_arch 0 0 176(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(3(0)))(_sens(13(4))))))
			(line__177(_arch 1 0 177(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(3(1)))(_sens(13(5))))))
			(line__178(_arch 2 0 178(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(3(2)))(_sens(13(6))))))
			(line__179(_arch 3 0 179(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(3(3)))(_sens(13(7))))))
			(line__180(_arch 4 0 180(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(4(0)))(_sens(14(4))))))
			(line__181(_arch 5 0 181(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(4(1)))(_sens(14(5))))))
			(line__182(_arch 6 0 182(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(4(2)))(_sens(14(6))))))
			(line__183(_arch 7 0 183(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(4(3)))(_sens(14(7))))))
			(line__184(_arch 8 0 184(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__185(_arch 9 0 185(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__186(_arch 10 0 186(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__187(_arch 11 0 187(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(5(3)))(_sens(15(7))))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 12 -1)
)
I 000053 55 1369          1515714171607 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 0 19))
	(_version vd0)
	(_time 1515714171608 2018.01.12 00:42:51)
	(_source (\./../src/Dec_Counters.vhd\))
	(_parameters tan)
	(_code 67603567653030723332743d606062613260636162)
	(_ent
		(_time 1514295834984)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(6))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 0 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000046 55 1131          1515714171703 latch
(_unit VHDL (latch 0 6(latch 0 18))
	(_version vd0)
	(_time 1515714171704 2018.01.12 00:42:51)
	(_source (\./../src/latch.vhd\))
	(_parameters tan)
	(_code c5c2c090c19395d3c4c2dd9fc7c3c4c2c1c3c6c3cd)
	(_ent
		(_time 1515713953999)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int laciek 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 0 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(4))(_sens(0)(3))(_read(1)))))
			(line__34(_arch 1 0 34(_assignment (_alias((Ylatch)(laciek)))(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 2 -1)
)
I 000053 55 1270          1515714171757 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 0 19))
	(_version vd0)
	(_time 1515714171758 2018.01.12 00:42:51)
	(_source (\./../src/Dec_conter3.vhd\))
	(_parameters tan)
	(_code 0400000205535311500b175e030301025103000201)
	(_ent
		(_time 1514295835280)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in))))
		(_port (_int CLR -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 0 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(5)(0)))))
			(line__42(_arch 1 0 42(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000053 55 1470          1515714171820 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1515714171821 2018.01.12 00:42:51)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 424646404515155716115118454547441745464447)
	(_ent
		(_time 1514295835032)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(6)(7))(_sens(4)(5)(6)(0)(1))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__47(_arch 2 0 47(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
I 000048 55 1164          1515714171940 automat
(_unit VHDL (automat 0 6(automat 0 17))
	(_version vd0)
	(_time 1515714171941 2018.01.12 00:42:51)
	(_source (\./../src/automat.vhd\))
	(_parameters tan)
	(_code afabaef9fcf9ffb9fbffebf5ffa8aba9aea8aaa8ab)
	(_ent
		(_time 1514295835186)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 0 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 0 20(_arch(_uni))))
		(_sig (_int laciek -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(3)(4)(5))(_sens(2))(_read(3)))))
			(line__46(_arch 1 0 46(_assignment (_alias((LE)(laciek)))(_simpleassign BUF)(_trgt(1))(_sens(5)))))
			(line__48(_arch 2 0 48(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 3 -1)
)
I 000048 55 1086          1515714172009 segcode
(_unit VHDL (segcode 0 6(segcode 0 17))
	(_version vd0)
	(_time 1515714172010 2018.01.12 00:42:52)
	(_source (\./../src/segcode.vhd\))
	(_parameters tan)
	(_code fefbfdaeaea9ade8fcadb8a4abf8fbf9fdf8fbf8f9)
	(_ent
		(_time 1515713932478)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 8(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 1 0 9(_ent(_out(_string \"0000000"\)))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686018 131586)
	)
	(_model . segcode 1 -1)
)
I 000044 55 10287         1515714172061 top
(_unit VHDL (top 0 28(top 0 48))
	(_version vd0)
	(_time 1515714172062 2018.01.12 00:42:52)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 2c292928297a783b7d7e6a777d2b282a7a2b2c2b28)
	(_ent
		(_time 1515714172054)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 54(_ent (_in))))
				(_port (_int GATE -1 0 55(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 56(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 97(_ent (_in))))
				(_port (_int Ylatch 6 0 98(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 7 0 99(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 80(_ent (_in))))
				(_port (_int GATEIN -1 0 81(_ent (_in((i 2))))))
				(_port (_int fx -1 0 82(_ent (_in))))
				(_port (_int GATEOUT -1 0 83(_ent (_out((i 2))))))
				(_port (_int Y 4 0 84(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 61(_ent (_in))))
				(_port (_int GATEIN -1 0 62(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 63(_ent (_in((i 2))))))
				(_port (_int fx -1 0 64(_ent (_in))))
				(_port (_int GATEOUT -1 0 65(_ent (_inout((i 2))))))
				(_port (_int Y 2 0 66(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 89(_ent (_in((i 2))))))
				(_port (_int LE -1 0 90(_ent (_in((i 2))))))
				(_port (_int Ylicznik 5 0 91(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 5 0 92(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 71(_ent (_in))))
				(_port (_int GATEIN -1 0 72(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 73(_ent (_in((i 2))))))
				(_port (_int fx -1 0 74(_ent (_in))))
				(_port (_int Y 3 0 75(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 121(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 128(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U2 0 138(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 147(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 157(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 167(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 178(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 189(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 200(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U9 0 209(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 33(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode1 0 0 33(_ent(_out))))
		(_port (_int Ycode2 0 0 34(_ent(_out))))
		(_port (_int Ycode3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int GATEOUT -1 0 37(_ent(_inout))))
		(_port (_int LE -1 0 38(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 39(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y1 1 0 39(_ent(_inout))))
		(_port (_int Y2 1 0 40(_ent(_inout))))
		(_port (_int Y3 1 0 41(_ent(_inout))))
		(_port (_int Ylatch1 1 0 42(_ent(_inout))))
		(_port (_int Ylatch2 1 0 43(_ent(_inout))))
		(_port (_int Ylatch3 1 0 44(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 66(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 75(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 84(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 91(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 98(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 99(_array -1 ((_dto i 6 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 104(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 108(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 109(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 8 0 109(_arch(_uni))))
		(_sig (_int BusOutput2 8 0 110(_arch(_uni))))
		(_sig (_int BusOutput3 8 0 111(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 112(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 9 0 112(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 115(_arch(_uni))))
		(_prcs
			(line__223(_arch 0 0 223(_assignment (_alias((Ycode1)(Ycode)))(_trgt(3))(_sens(19)))))
			(line__224(_arch 1 0 224(_assignment (_alias((Ycode2)(Ycode)))(_trgt(4))(_sens(19)))))
			(line__225(_arch 2 0 225(_assignment (_alias((Ycode3)(Ycode)))(_trgt(5))(_sens(19)))))
			(line__228(_arch 3 0 228(_assignment (_alias((BusOutput1(4))(Ylatch1(0))))(_trgt(16(4)))(_sens(12(0))))))
			(line__229(_arch 4 0 229(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(12(0)))(_sens(16(4))))))
			(line__230(_arch 5 0 230(_assignment (_alias((BusOutput1(5))(Ylatch1(1))))(_trgt(16(5)))(_sens(12(1))))))
			(line__231(_arch 6 0 231(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(12(1)))(_sens(16(5))))))
			(line__232(_arch 7 0 232(_assignment (_alias((BusOutput1(6))(Ylatch1(2))))(_trgt(16(6)))(_sens(12(2))))))
			(line__233(_arch 8 0 233(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(12(2)))(_sens(16(6))))))
			(line__234(_arch 9 0 234(_assignment (_alias((BusOutput1(7))(Ylatch1(3))))(_trgt(16(7)))(_sens(12(3))))))
			(line__235(_arch 10 0 235(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(12(3)))(_sens(16(7))))))
			(line__236(_arch 11 0 236(_assignment (_alias((BusOutput2(4))(Ylatch2(0))))(_trgt(17(4)))(_sens(13(0))))))
			(line__237(_arch 12 0 237(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(13(0)))(_sens(17(4))))))
			(line__238(_arch 13 0 238(_assignment (_alias((BusOutput2(5))(Ylatch2(1))))(_trgt(17(5)))(_sens(13(1))))))
			(line__239(_arch 14 0 239(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(13(1)))(_sens(17(5))))))
			(line__240(_arch 15 0 240(_assignment (_alias((BusOutput2(6))(Ylatch2(2))))(_trgt(17(6)))(_sens(13(2))))))
			(line__241(_arch 16 0 241(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(13(2)))(_sens(17(6))))))
			(line__242(_arch 17 0 242(_assignment (_alias((BusOutput2(7))(Ylatch2(3))))(_trgt(17(7)))(_sens(13(3))))))
			(line__243(_arch 18 0 243(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(13(3)))(_sens(17(7))))))
			(line__244(_arch 19 0 244(_assignment (_alias((BusOutput3(4))(Ylatch3(0))))(_trgt(18(4)))(_sens(14(0))))))
			(line__245(_arch 20 0 245(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(14(0)))(_sens(18(4))))))
			(line__246(_arch 21 0 246(_assignment (_alias((BusOutput3(5))(Ylatch3(1))))(_trgt(18(5)))(_sens(14(1))))))
			(line__247(_arch 22 0 247(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(14(1)))(_sens(18(5))))))
			(line__248(_arch 23 0 248(_assignment (_alias((BusOutput3(6))(Ylatch3(2))))(_trgt(18(6)))(_sens(14(2))))))
			(line__249(_arch 24 0 249(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(14(2)))(_sens(18(6))))))
			(line__250(_arch 25 0 250(_assignment (_alias((BusOutput3(7))(Ylatch3(3))))(_trgt(18(7)))(_sens(14(3))))))
			(line__251(_arch 26 0 251(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(14(3)))(_sens(18(7))))))
			(line__256(_arch 27 0 256(_assignment (_trgt(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 28 -1)
)
I 000045 55 2069          1515714172184 Core
(_unit VHDL (core 0 6(core 0 24))
	(_version vd0)
	(_time 1515714172185 2018.01.12 00:42:52)
	(_source (\./../src/Core/Core.vhd\))
	(_parameters tan)
	(_code a9adabfef6ffffbfa9afbaf3aeaeabafacafaaafff)
	(_ent
		(_time 1514295835330)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 0 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 0 26(_arch(_uni(_string \"000"\)))))
		(_sig (_int laciek 2 0 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(10))(_sens(2)(9)(10)(3))(_dssslsensitivity 2))))
			(line__47(_arch 1 0 47(_prcs (_simple)(_trgt(11)(3))(_sens(9))(_read(11)))))
			(line__65(_arch 2 0 65(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__66(_arch 3 0 66(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__70(_arch 4 0 70(_prcs (_simple)(_trgt(12))(_sens(10)(4))(_read(2)))))
			(line__78(_arch 5 0 78(_assignment (_alias((Ylatch)(laciek)))(_trgt(8))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 6 -1)
)
I 000056 55 2510          1515714172259 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1515714172260 2018.01.12 00:42:52)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code f8fcfaa8a6aeaeeefafdbea3adfefafefbfeaefffa)
	(_ent
		(_time 1514295835378)
	)
	(_comp
		(Core
			(_object
				(_port (_int LE -1 0 14(_ent (_in))))
				(_port (_int Ylatch 0 0 15(_ent (_inout(_string \"0000"\)))))
				(_port (_int fx -1 0 16(_ent (_in))))
				(_port (_int fautomat -1 0 17(_ent (_in))))
				(_port (_int CLR -1 0 18(_ent (_in))))
				(_port (_int Yx 1 0 19(_ent (_inout(_string \"000"\)))))
				(_port (_int CE -1 0 20(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 0 21(_ent (_inout))))
				(_port (_int Y 0 0 22(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 51(_comp Core)
		(_port
			((LE)(LE))
			((Ylatch)(Ylatch))
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((Yx)(Yx))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
			(_port
				((fx)(fx))
				((fautomat)(fautomat))
				((CLR)(CLR))
				((CE)(CE))
				((LE)(LE))
				((Yx)(Yx))
				((Yautomat)(Yautomat))
				((Y)(Y))
				((Ylatch)(Ylatch))
				((CLK)(CLK))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int fx -1 0 32(_arch(_uni))))
		(_sig (_int fautomat -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int CE -1 0 35(_arch(_uni))))
		(_sig (_int Yautomat -1 0 36(_arch(_uni))))
		(_sig (_int CLK -1 0 37(_arch(_uni))))
		(_sig (_int LE -1 0 38(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 2 0 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 41(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Yx 3 0 41(_arch(_uni))))
		(_sig (_int Ylatch 2 0 42(_arch(_uni))))
		(_sig (_int END_SIM -2 0 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 69(_prcs (_wait_for)(_trgt(2)(6)(10)))))
			(CLOCK_CLK(_arch 1 0 90(_prcs (_wait_for)(_trgt(5))(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 610 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 115 (core_tb))
	(_version vd0)
	(_time 1515714172273 2018.01.12 00:42:52)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code 07020101055150100306155d5301520104010f0251)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
				(_port
					((fx)(fx))
					((fautomat)(fautomat))
					((CLR)(CLR))
					((CE)(CE))
					((LE)(LE))
					((Yx)(Yx))
					((Yautomat)(Yautomat))
					((Y)(Y))
					((Ylatch)(Ylatch))
					((CLK)(CLK))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2828          1515714194374 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1515714194375 2018.01.12 00:43:14)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code 55540956590204425f05100f0d5307500352515357)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 0 15(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch2 0 0 21(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch3 0 0 22(_ent (_inout(_string \"0000"\)))))
				(_port (_int fx -1 0 23(_ent (_in((i 2))))))
				(_port (_int LE -1 0 24(_ent (_inout((i 2))))))
				(_port (_int CLK -1 0 25(_ent (_in))))
				(_port (_int CLR -1 0 26(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 55(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Ycode1)(_open))
				((Ycode2)(_open))
				((Ycode3)(_open))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int GATE -1 0 35(_arch(_uni))))
		(_sig (_int CLK -1 0 36(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 38(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 0 38(_arch(_uni))))
		(_sig (_int Y2 1 0 39(_arch(_uni))))
		(_sig (_int Y3 1 0 40(_arch(_uni))))
		(_sig (_int Ylatch1 1 0 41(_arch(_uni))))
		(_sig (_int Ylatch2 1 0 42(_arch(_uni))))
		(_sig (_int Ylatch3 1 0 43(_arch(_uni))))
		(_sig (_int LE -1 0 44(_arch(_uni))))
		(_sig (_int GATEOUT -1 0 45(_arch(_uni))))
		(_sig (_int END_SIM -2 0 48(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 75(_prcs (_wait_for)(_trgt(1)(12)))))
			(fx_CLK(_arch 1 0 103(_prcs (_wait_for)(_trgt(0))(_read(12)))))
			(CLOCK_CLK(_arch 2 0 121(_prcs (_wait_for)(_trgt(3))(_read(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 728 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 146 (miernik_tb))
	(_version vd0)
	(_time 1515714194388 2018.01.12 00:43:14)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code 65656965653332726164773f3163306366636d6033)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Ycode1)(_open))
					((Ycode2)(_open))
					((Ycode3)(_open))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 10287         1515714199745 top
(_unit VHDL (top 0 28(top 0 48))
	(_version vd0)
	(_time 1515714199746 2018.01.12 00:43:19)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 545b0457060200430506120f055350520253545350)
	(_ent
		(_time 1515714172053)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 54(_ent (_in))))
				(_port (_int GATE -1 0 55(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 56(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 97(_ent (_in))))
				(_port (_int Ylatch 6 0 98(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 7 0 99(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 80(_ent (_in))))
				(_port (_int GATEIN -1 0 81(_ent (_in((i 2))))))
				(_port (_int fx -1 0 82(_ent (_in))))
				(_port (_int GATEOUT -1 0 83(_ent (_out((i 2))))))
				(_port (_int Y 4 0 84(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 61(_ent (_in))))
				(_port (_int GATEIN -1 0 62(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 63(_ent (_in((i 2))))))
				(_port (_int fx -1 0 64(_ent (_in))))
				(_port (_int GATEOUT -1 0 65(_ent (_inout((i 2))))))
				(_port (_int Y 2 0 66(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 89(_ent (_in((i 2))))))
				(_port (_int LE -1 0 90(_ent (_in((i 2))))))
				(_port (_int Ylicznik 5 0 91(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 5 0 92(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 71(_ent (_in))))
				(_port (_int GATEIN -1 0 72(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 73(_ent (_in((i 2))))))
				(_port (_int fx -1 0 74(_ent (_in))))
				(_port (_int Y 3 0 75(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 121(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 128(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U2 0 138(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 147(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 157(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 167(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 178(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 189(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 200(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U9 0 209(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 33(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode1 0 0 33(_ent(_out))))
		(_port (_int Ycode2 0 0 34(_ent(_out))))
		(_port (_int Ycode3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int GATEOUT -1 0 37(_ent(_inout))))
		(_port (_int LE -1 0 38(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 39(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y1 1 0 39(_ent(_inout))))
		(_port (_int Y2 1 0 40(_ent(_inout))))
		(_port (_int Y3 1 0 41(_ent(_inout))))
		(_port (_int Ylatch1 1 0 42(_ent(_inout))))
		(_port (_int Ylatch2 1 0 43(_ent(_inout))))
		(_port (_int Ylatch3 1 0 44(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 66(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 75(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 84(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 91(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 98(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 99(_array -1 ((_dto i 6 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 104(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 108(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 109(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 8 0 109(_arch(_uni))))
		(_sig (_int BusOutput2 8 0 110(_arch(_uni))))
		(_sig (_int BusOutput3 8 0 111(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 112(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 9 0 112(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 115(_arch(_uni))))
		(_prcs
			(line__223(_arch 0 0 223(_assignment (_alias((Ycode1)(Ycode)))(_trgt(3))(_sens(19)))))
			(line__224(_arch 1 0 224(_assignment (_alias((Ycode2)(Ycode)))(_trgt(4))(_sens(19)))))
			(line__225(_arch 2 0 225(_assignment (_alias((Ycode3)(Ycode)))(_trgt(5))(_sens(19)))))
			(line__228(_arch 3 0 228(_assignment (_alias((BusOutput1(4))(Ylatch1(0))))(_trgt(16(4)))(_sens(12(0))))))
			(line__229(_arch 4 0 229(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(12(0)))(_sens(16(4))))))
			(line__230(_arch 5 0 230(_assignment (_alias((BusOutput1(5))(Ylatch1(1))))(_trgt(16(5)))(_sens(12(1))))))
			(line__231(_arch 6 0 231(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(12(1)))(_sens(16(5))))))
			(line__232(_arch 7 0 232(_assignment (_alias((BusOutput1(6))(Ylatch1(2))))(_trgt(16(6)))(_sens(12(2))))))
			(line__233(_arch 8 0 233(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(12(2)))(_sens(16(6))))))
			(line__234(_arch 9 0 234(_assignment (_alias((BusOutput1(7))(Ylatch1(3))))(_trgt(16(7)))(_sens(12(3))))))
			(line__235(_arch 10 0 235(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(12(3)))(_sens(16(7))))))
			(line__236(_arch 11 0 236(_assignment (_alias((BusOutput2(4))(Ylatch2(0))))(_trgt(17(4)))(_sens(13(0))))))
			(line__237(_arch 12 0 237(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(13(0)))(_sens(17(4))))))
			(line__238(_arch 13 0 238(_assignment (_alias((BusOutput2(5))(Ylatch2(1))))(_trgt(17(5)))(_sens(13(1))))))
			(line__239(_arch 14 0 239(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(13(1)))(_sens(17(5))))))
			(line__240(_arch 15 0 240(_assignment (_alias((BusOutput2(6))(Ylatch2(2))))(_trgt(17(6)))(_sens(13(2))))))
			(line__241(_arch 16 0 241(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(13(2)))(_sens(17(6))))))
			(line__242(_arch 17 0 242(_assignment (_alias((BusOutput2(7))(Ylatch2(3))))(_trgt(17(7)))(_sens(13(3))))))
			(line__243(_arch 18 0 243(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(13(3)))(_sens(17(7))))))
			(line__244(_arch 19 0 244(_assignment (_alias((BusOutput3(4))(Ylatch3(0))))(_trgt(18(4)))(_sens(14(0))))))
			(line__245(_arch 20 0 245(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(14(0)))(_sens(18(4))))))
			(line__246(_arch 21 0 246(_assignment (_alias((BusOutput3(5))(Ylatch3(1))))(_trgt(18(5)))(_sens(14(1))))))
			(line__247(_arch 22 0 247(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(14(1)))(_sens(18(5))))))
			(line__248(_arch 23 0 248(_assignment (_alias((BusOutput3(6))(Ylatch3(2))))(_trgt(18(6)))(_sens(14(2))))))
			(line__249(_arch 24 0 249(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(14(2)))(_sens(18(6))))))
			(line__250(_arch 25 0 250(_assignment (_alias((BusOutput3(7))(Ylatch3(3))))(_trgt(18(7)))(_sens(14(3))))))
			(line__251(_arch 26 0 251(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(14(3)))(_sens(18(7))))))
			(line__256(_arch 27 0 256(_assignment (_trgt(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 28 -1)
)
I 000036 55 728 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 156 (miernik_tb))
	(_version vd0)
	(_time 1515714335170 2018.01.12 00:45:35)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code 525c035155040545565340080654075451545a5704)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Ycode1)(_open))
					((Ycode2)(_open))
					((Ycode3)(_open))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000053 55 1369          1515714366433 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 0 19))
	(_version vd0)
	(_time 1515714366434 2018.01.12 00:46:06)
	(_source (\./../src/Dec_Counters.vhd\))
	(_parameters tan)
	(_code 73747f727524246627266029747476752674777576)
	(_ent
		(_time 1514295834984)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(6))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 0 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000046 55 1131          1515714366515 latch
(_unit VHDL (latch 0 6(latch 0 18))
	(_version vd0)
	(_time 1515714366516 2018.01.12 00:46:06)
	(_source (\./../src/latch.vhd\))
	(_parameters tan)
	(_code c2c59997c19492d4c3c5da98c0c4c3c5c6c4c1c4ca)
	(_ent
		(_time 1515713953999)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int laciek 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 0 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(4))(_sens(0)(3))(_read(1)))))
			(line__34(_arch 1 0 34(_assignment (_alias((Ylatch)(laciek)))(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 2 -1)
)
I 000053 55 1270          1515714366553 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 0 19))
	(_version vd0)
	(_time 1515714366554 2018.01.12 00:46:06)
	(_source (\./../src/Dec_conter3.vhd\))
	(_parameters tan)
	(_code f0f7fca0f5a7a7e5a4ffe3aaf7f7f5f6a5f7f4f6f5)
	(_ent
		(_time 1514295835280)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in))))
		(_port (_int CLR -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 0 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(5)(0)))))
			(line__42(_arch 1 0 42(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000053 55 1470          1515714366598 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1515714366599 2018.01.12 00:46:06)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 1f1812184c48480a4b4c0c4518181a194a181b191a)
	(_ent
		(_time 1514295835032)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(6)(7))(_sens(4)(5)(6)(0)(1))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__47(_arch 2 0 47(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
I 000048 55 1164          1515714366637 automat
(_unit VHDL (automat 0 6(automat 0 17))
	(_version vd0)
	(_time 1515714366638 2018.01.12 00:46:06)
	(_source (\./../src/automat.vhd\))
	(_parameters tan)
	(_code 3f38373b6c696f296b6f7b656f383b393e383a383b)
	(_ent
		(_time 1514295835186)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 0 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 0 20(_arch(_uni))))
		(_sig (_int laciek -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(3)(4)(5))(_sens(2))(_read(3)))))
			(line__46(_arch 1 0 46(_assignment (_alias((LE)(laciek)))(_simpleassign BUF)(_trgt(1))(_sens(5)))))
			(line__48(_arch 2 0 48(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 3 -1)
)
I 000048 55 1086          1515714366677 segcode
(_unit VHDL (segcode 0 6(segcode 0 17))
	(_version vd0)
	(_time 1515714366678 2018.01.12 00:46:06)
	(_source (\./../src/segcode.vhd\))
	(_parameters tan)
	(_code 6d6b676d3c3a3e7b6f3e2b37386b686a6e6b686b6a)
	(_ent
		(_time 1515713932478)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 8(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 1 0 9(_ent(_out(_string \"0000000"\)))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686018 131586)
	)
	(_model . segcode 1 -1)
)
I 000044 55 10287         1515714366732 top
(_unit VHDL (top 0 28(top 0 48))
	(_version vd0)
	(_time 1515714366733 2018.01.12 00:46:06)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 9c9a919399cac88bcdcedac7cd9b989aca9b9c9b98)
	(_ent
		(_time 1515714172053)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 54(_ent (_in))))
				(_port (_int GATE -1 0 55(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 56(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 97(_ent (_in))))
				(_port (_int Ylatch 6 0 98(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 7 0 99(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 80(_ent (_in))))
				(_port (_int GATEIN -1 0 81(_ent (_in((i 2))))))
				(_port (_int fx -1 0 82(_ent (_in))))
				(_port (_int GATEOUT -1 0 83(_ent (_out((i 2))))))
				(_port (_int Y 4 0 84(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 61(_ent (_in))))
				(_port (_int GATEIN -1 0 62(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 63(_ent (_in((i 2))))))
				(_port (_int fx -1 0 64(_ent (_in))))
				(_port (_int GATEOUT -1 0 65(_ent (_inout((i 2))))))
				(_port (_int Y 2 0 66(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 89(_ent (_in((i 2))))))
				(_port (_int LE -1 0 90(_ent (_in((i 2))))))
				(_port (_int Ylicznik 5 0 91(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 5 0 92(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 71(_ent (_in))))
				(_port (_int GATEIN -1 0 72(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 73(_ent (_in((i 2))))))
				(_port (_int fx -1 0 74(_ent (_in))))
				(_port (_int Y 3 0 75(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 121(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 128(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U2 0 138(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 147(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 157(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 167(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 178(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 189(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 200(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U9 0 209(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 33(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode1 0 0 33(_ent(_out))))
		(_port (_int Ycode2 0 0 34(_ent(_out))))
		(_port (_int Ycode3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int GATEOUT -1 0 37(_ent(_inout))))
		(_port (_int LE -1 0 38(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 39(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y1 1 0 39(_ent(_inout))))
		(_port (_int Y2 1 0 40(_ent(_inout))))
		(_port (_int Y3 1 0 41(_ent(_inout))))
		(_port (_int Ylatch1 1 0 42(_ent(_inout))))
		(_port (_int Ylatch2 1 0 43(_ent(_inout))))
		(_port (_int Ylatch3 1 0 44(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 66(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 75(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 84(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 91(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 98(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 99(_array -1 ((_dto i 6 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 104(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 108(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 109(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 8 0 109(_arch(_uni))))
		(_sig (_int BusOutput2 8 0 110(_arch(_uni))))
		(_sig (_int BusOutput3 8 0 111(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 112(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 9 0 112(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 115(_arch(_uni))))
		(_prcs
			(line__223(_arch 0 0 223(_assignment (_alias((Ycode1)(Ycode)))(_trgt(3))(_sens(19)))))
			(line__224(_arch 1 0 224(_assignment (_alias((Ycode2)(Ycode)))(_trgt(4))(_sens(19)))))
			(line__225(_arch 2 0 225(_assignment (_alias((Ycode3)(Ycode)))(_trgt(5))(_sens(19)))))
			(line__228(_arch 3 0 228(_assignment (_alias((BusOutput1(4))(Ylatch1(0))))(_trgt(16(4)))(_sens(12(0))))))
			(line__229(_arch 4 0 229(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(12(0)))(_sens(16(4))))))
			(line__230(_arch 5 0 230(_assignment (_alias((BusOutput1(5))(Ylatch1(1))))(_trgt(16(5)))(_sens(12(1))))))
			(line__231(_arch 6 0 231(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(12(1)))(_sens(16(5))))))
			(line__232(_arch 7 0 232(_assignment (_alias((BusOutput1(6))(Ylatch1(2))))(_trgt(16(6)))(_sens(12(2))))))
			(line__233(_arch 8 0 233(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(12(2)))(_sens(16(6))))))
			(line__234(_arch 9 0 234(_assignment (_alias((BusOutput1(7))(Ylatch1(3))))(_trgt(16(7)))(_sens(12(3))))))
			(line__235(_arch 10 0 235(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(12(3)))(_sens(16(7))))))
			(line__236(_arch 11 0 236(_assignment (_alias((BusOutput2(4))(Ylatch2(0))))(_trgt(17(4)))(_sens(13(0))))))
			(line__237(_arch 12 0 237(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(13(0)))(_sens(17(4))))))
			(line__238(_arch 13 0 238(_assignment (_alias((BusOutput2(5))(Ylatch2(1))))(_trgt(17(5)))(_sens(13(1))))))
			(line__239(_arch 14 0 239(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(13(1)))(_sens(17(5))))))
			(line__240(_arch 15 0 240(_assignment (_alias((BusOutput2(6))(Ylatch2(2))))(_trgt(17(6)))(_sens(13(2))))))
			(line__241(_arch 16 0 241(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(13(2)))(_sens(17(6))))))
			(line__242(_arch 17 0 242(_assignment (_alias((BusOutput2(7))(Ylatch2(3))))(_trgt(17(7)))(_sens(13(3))))))
			(line__243(_arch 18 0 243(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(13(3)))(_sens(17(7))))))
			(line__244(_arch 19 0 244(_assignment (_alias((BusOutput3(4))(Ylatch3(0))))(_trgt(18(4)))(_sens(14(0))))))
			(line__245(_arch 20 0 245(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(14(0)))(_sens(18(4))))))
			(line__246(_arch 21 0 246(_assignment (_alias((BusOutput3(5))(Ylatch3(1))))(_trgt(18(5)))(_sens(14(1))))))
			(line__247(_arch 22 0 247(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(14(1)))(_sens(18(5))))))
			(line__248(_arch 23 0 248(_assignment (_alias((BusOutput3(6))(Ylatch3(2))))(_trgt(18(6)))(_sens(14(2))))))
			(line__249(_arch 24 0 249(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(14(2)))(_sens(18(6))))))
			(line__250(_arch 25 0 250(_assignment (_alias((BusOutput3(7))(Ylatch3(3))))(_trgt(18(7)))(_sens(14(3))))))
			(line__251(_arch 26 0 251(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(14(3)))(_sens(18(7))))))
			(line__256(_arch 27 0 256(_assignment (_trgt(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 28 -1)
)
I 000036 55 728 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 156 (miernik_tb))
	(_version vd0)
	(_time 1515714366792 2018.01.12 00:46:06)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code dbddd6898c8d8cccdfdac9818fdd8eddd8ddd3de8d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Ycode1)(_open))
					((Ycode2)(_open))
					((Ycode3)(_open))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 2069          1515714366812 Core
(_unit VHDL (core 0 6(core 0 24))
	(_version vd0)
	(_time 1515714366813 2018.01.12 00:46:06)
	(_source (\./../src/Core/Core.vhd\))
	(_parameters tan)
	(_code eaede0b9edbcbcfceaecf9b0edede8ecefece9ecbc)
	(_ent
		(_time 1514295835330)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 0 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 0 26(_arch(_uni(_string \"000"\)))))
		(_sig (_int laciek 2 0 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(10))(_sens(2)(9)(10)(3))(_dssslsensitivity 2))))
			(line__47(_arch 1 0 47(_prcs (_simple)(_trgt(11)(3))(_sens(9))(_read(11)))))
			(line__65(_arch 2 0 65(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__66(_arch 3 0 66(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__70(_arch 4 0 70(_prcs (_simple)(_trgt(12))(_sens(10)(4))(_read(2)))))
			(line__78(_arch 5 0 78(_assignment (_alias((Ylatch)(laciek)))(_trgt(8))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 6 -1)
)
I 000056 55 2510          1515714366865 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1515714366866 2018.01.12 00:46:06)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code 292e7b2d767f7f3f2b2c6f727c2f2b2f2a2f7f2e2b)
	(_ent
		(_time 1514295835378)
	)
	(_comp
		(Core
			(_object
				(_port (_int LE -1 0 14(_ent (_in))))
				(_port (_int Ylatch 0 0 15(_ent (_inout(_string \"0000"\)))))
				(_port (_int fx -1 0 16(_ent (_in))))
				(_port (_int fautomat -1 0 17(_ent (_in))))
				(_port (_int CLR -1 0 18(_ent (_in))))
				(_port (_int Yx 1 0 19(_ent (_inout(_string \"000"\)))))
				(_port (_int CE -1 0 20(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 0 21(_ent (_inout))))
				(_port (_int Y 0 0 22(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 51(_comp Core)
		(_port
			((LE)(LE))
			((Ylatch)(Ylatch))
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((Yx)(Yx))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
			(_port
				((fx)(fx))
				((fautomat)(fautomat))
				((CLR)(CLR))
				((CE)(CE))
				((LE)(LE))
				((Yx)(Yx))
				((Yautomat)(Yautomat))
				((Y)(Y))
				((Ylatch)(Ylatch))
				((CLK)(CLK))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int fx -1 0 32(_arch(_uni))))
		(_sig (_int fautomat -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int CE -1 0 35(_arch(_uni))))
		(_sig (_int Yautomat -1 0 36(_arch(_uni))))
		(_sig (_int CLK -1 0 37(_arch(_uni))))
		(_sig (_int LE -1 0 38(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 2 0 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 41(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Yx 3 0 41(_arch(_uni))))
		(_sig (_int Ylatch 2 0 42(_arch(_uni))))
		(_sig (_int END_SIM -2 0 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 69(_prcs (_wait_for)(_trgt(2)(6)(10)))))
			(CLOCK_CLK(_arch 1 0 90(_prcs (_wait_for)(_trgt(5))(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 610 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 115 (core_tb))
	(_version vd0)
	(_time 1515714366875 2018.01.12 00:46:06)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code 292f7c2d257f7e3e2d283b737d2f7c2f2a2f212c7f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
				(_port
					((fx)(fx))
					((fautomat)(fautomat))
					((CLR)(CLR))
					((CE)(CE))
					((LE)(LE))
					((Yx)(Yx))
					((Yautomat)(Yautomat))
					((Y)(Y))
					((Ylatch)(Ylatch))
					((CLK)(CLK))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 3405          1515714395605 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1515714395606 2018.01.12 00:46:35)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code 67696267693036706c68223d3f6135623160636165)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 0 15(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch2 0 0 21(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch3 0 0 22(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ycode1 1 0 23(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode2 1 0 24(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode3 1 0 25(_ent (_out(_string \"0000000"\)))))
				(_port (_int fx -1 0 26(_ent (_in((i 2))))))
				(_port (_int LE -1 0 27(_ent (_inout((i 2))))))
				(_port (_int CLK -1 0 28(_ent (_in))))
				(_port (_int CLR -1 0 29(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 62(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((Ycode1)(Ycode1))
			((Ycode2)(Ycode2))
			((Ycode3)(Ycode3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Ycode1)(Ycode1))
				((Ycode2)(Ycode2))
				((Ycode3)(Ycode3))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int fx -1 0 37(_arch(_uni))))
		(_sig (_int CLR -1 0 38(_arch(_uni))))
		(_sig (_int GATE -1 0 39(_arch(_uni))))
		(_sig (_int CLK -1 0 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 42(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 2 0 42(_arch(_uni))))
		(_sig (_int Y2 2 0 43(_arch(_uni))))
		(_sig (_int Y3 2 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 45(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode1 3 0 45(_arch(_uni))))
		(_sig (_int Ycode2 3 0 46(_arch(_uni))))
		(_sig (_int Ycode3 3 0 47(_arch(_uni))))
		(_sig (_int Ylatch1 2 0 48(_arch(_uni))))
		(_sig (_int Ylatch2 2 0 49(_arch(_uni))))
		(_sig (_int Ylatch3 2 0 50(_arch(_uni))))
		(_sig (_int LE -1 0 51(_arch(_uni))))
		(_sig (_int GATEOUT -1 0 52(_arch(_uni))))
		(_sig (_int END_SIM -2 0 55(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 85(_prcs (_wait_for)(_trgt(1)(15)))))
			(fx_CLK(_arch 1 0 113(_prcs (_wait_for)(_trgt(0))(_read(15)))))
			(CLOCK_CLK(_arch 2 0 131(_prcs (_wait_for)(_trgt(3))(_read(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 731 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 156 (miernik_tb))
	(_version vd0)
	(_time 1515714395617 2018.01.12 00:46:35)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code 77782276752120607376652d2371227174717f7221)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Ycode1)(Ycode1))
					((Ycode2)(Ycode2))
					((Ycode3)(Ycode3))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 10287         1515714433270 top
(_unit VHDL (top 0 28(top 0 48))
	(_version vd0)
	(_time 1515714433271 2018.01.12 00:47:13)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 8f89df818fd9db98deddc9d4de888b89d9888f888b)
	(_ent
		(_time 1515714172053)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 54(_ent (_in))))
				(_port (_int GATE -1 0 55(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 56(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 97(_ent (_in))))
				(_port (_int Ylatch 6 0 98(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 7 0 99(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 80(_ent (_in))))
				(_port (_int GATEIN -1 0 81(_ent (_in((i 2))))))
				(_port (_int fx -1 0 82(_ent (_in))))
				(_port (_int GATEOUT -1 0 83(_ent (_out((i 2))))))
				(_port (_int Y 4 0 84(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 61(_ent (_in))))
				(_port (_int GATEIN -1 0 62(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 63(_ent (_in((i 2))))))
				(_port (_int fx -1 0 64(_ent (_in))))
				(_port (_int GATEOUT -1 0 65(_ent (_inout((i 2))))))
				(_port (_int Y 2 0 66(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 89(_ent (_in((i 2))))))
				(_port (_int LE -1 0 90(_ent (_in((i 2))))))
				(_port (_int Ylicznik 5 0 91(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 5 0 92(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 71(_ent (_in))))
				(_port (_int GATEIN -1 0 72(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 73(_ent (_in((i 2))))))
				(_port (_int fx -1 0 74(_ent (_in))))
				(_port (_int Y 3 0 75(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 121(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 128(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U2 0 138(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 147(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 157(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 167(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 178(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 189(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 200(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U9 0 209(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 33(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode1 0 0 33(_ent(_out))))
		(_port (_int Ycode2 0 0 34(_ent(_out))))
		(_port (_int Ycode3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int GATEOUT -1 0 37(_ent(_inout))))
		(_port (_int LE -1 0 38(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 39(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y1 1 0 39(_ent(_inout))))
		(_port (_int Y2 1 0 40(_ent(_inout))))
		(_port (_int Y3 1 0 41(_ent(_inout))))
		(_port (_int Ylatch1 1 0 42(_ent(_inout))))
		(_port (_int Ylatch2 1 0 43(_ent(_inout))))
		(_port (_int Ylatch3 1 0 44(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 66(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 75(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 84(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 91(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 98(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 99(_array -1 ((_dto i 6 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 104(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 108(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 109(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 8 0 109(_arch(_uni))))
		(_sig (_int BusOutput2 8 0 110(_arch(_uni))))
		(_sig (_int BusOutput3 8 0 111(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 112(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 9 0 112(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 115(_arch(_uni))))
		(_prcs
			(line__223(_arch 0 0 223(_assignment (_alias((Ycode1)(Ycode)))(_trgt(3))(_sens(19)))))
			(line__224(_arch 1 0 224(_assignment (_alias((Ycode2)(Ycode)))(_trgt(4))(_sens(19)))))
			(line__225(_arch 2 0 225(_assignment (_alias((Ycode3)(Ycode)))(_trgt(5))(_sens(19)))))
			(line__228(_arch 3 0 228(_assignment (_alias((BusOutput1(4))(Ylatch1(0))))(_trgt(16(4)))(_sens(12(0))))))
			(line__229(_arch 4 0 229(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(12(0)))(_sens(16(4))))))
			(line__230(_arch 5 0 230(_assignment (_alias((BusOutput1(5))(Ylatch1(1))))(_trgt(16(5)))(_sens(12(1))))))
			(line__231(_arch 6 0 231(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(12(1)))(_sens(16(5))))))
			(line__232(_arch 7 0 232(_assignment (_alias((BusOutput1(6))(Ylatch1(2))))(_trgt(16(6)))(_sens(12(2))))))
			(line__233(_arch 8 0 233(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(12(2)))(_sens(16(6))))))
			(line__234(_arch 9 0 234(_assignment (_alias((BusOutput1(7))(Ylatch1(3))))(_trgt(16(7)))(_sens(12(3))))))
			(line__235(_arch 10 0 235(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(12(3)))(_sens(16(7))))))
			(line__236(_arch 11 0 236(_assignment (_alias((BusOutput2(4))(Ylatch2(0))))(_trgt(17(4)))(_sens(13(0))))))
			(line__237(_arch 12 0 237(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(13(0)))(_sens(17(4))))))
			(line__238(_arch 13 0 238(_assignment (_alias((BusOutput2(5))(Ylatch2(1))))(_trgt(17(5)))(_sens(13(1))))))
			(line__239(_arch 14 0 239(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(13(1)))(_sens(17(5))))))
			(line__240(_arch 15 0 240(_assignment (_alias((BusOutput2(6))(Ylatch2(2))))(_trgt(17(6)))(_sens(13(2))))))
			(line__241(_arch 16 0 241(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(13(2)))(_sens(17(6))))))
			(line__242(_arch 17 0 242(_assignment (_alias((BusOutput2(7))(Ylatch2(3))))(_trgt(17(7)))(_sens(13(3))))))
			(line__243(_arch 18 0 243(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(13(3)))(_sens(17(7))))))
			(line__244(_arch 19 0 244(_assignment (_alias((BusOutput3(4))(Ylatch3(0))))(_trgt(18(4)))(_sens(14(0))))))
			(line__245(_arch 20 0 245(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(14(0)))(_sens(18(4))))))
			(line__246(_arch 21 0 246(_assignment (_alias((BusOutput3(5))(Ylatch3(1))))(_trgt(18(5)))(_sens(14(1))))))
			(line__247(_arch 22 0 247(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(14(1)))(_sens(18(5))))))
			(line__248(_arch 23 0 248(_assignment (_alias((BusOutput3(6))(Ylatch3(2))))(_trgt(18(6)))(_sens(14(2))))))
			(line__249(_arch 24 0 249(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(14(2)))(_sens(18(6))))))
			(line__250(_arch 25 0 250(_assignment (_alias((BusOutput3(7))(Ylatch3(3))))(_trgt(18(7)))(_sens(14(3))))))
			(line__251(_arch 26 0 251(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(14(3)))(_sens(18(7))))))
			(line__256(_arch 27 0 256(_assignment (_trgt(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 28 -1)
)
I 000044 55 7487          1515714474955 top
(_unit VHDL (top 0 28(top 0 45))
	(_version vd0)
	(_time 1515714474956 2018.01.12 00:47:54)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 57035354060103400751110c065053510150575053)
	(_ent
		(_time 1515714474952)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 51(_ent (_in))))
				(_port (_int GATE -1 0 52(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 53(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 94(_ent (_in))))
				(_port (_int Ylatch 6 0 95(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 7 0 96(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 77(_ent (_in))))
				(_port (_int GATEIN -1 0 78(_ent (_in((i 2))))))
				(_port (_int fx -1 0 79(_ent (_in))))
				(_port (_int GATEOUT -1 0 80(_ent (_out((i 2))))))
				(_port (_int Y 4 0 81(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 58(_ent (_in))))
				(_port (_int GATEIN -1 0 59(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 60(_ent (_in((i 2))))))
				(_port (_int fx -1 0 61(_ent (_in))))
				(_port (_int GATEOUT -1 0 62(_ent (_inout((i 2))))))
				(_port (_int Y 2 0 63(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 86(_ent (_in((i 2))))))
				(_port (_int LE -1 0 87(_ent (_in((i 2))))))
				(_port (_int Ylicznik 5 0 88(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 5 0 89(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 68(_ent (_in))))
				(_port (_int GATEIN -1 0 69(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 70(_ent (_in((i 2))))))
				(_port (_int fx -1 0 71(_ent (_in))))
				(_port (_int Y 3 0 72(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 118(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 125(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U2 0 135(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 144(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 154(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 164(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 175(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 186(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 197(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U9 0 206(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 33(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode1 0 0 33(_ent(_out))))
		(_port (_int Ycode2 0 0 34(_ent(_out))))
		(_port (_int Ycode3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int GATEOUT -1 0 37(_ent(_inout))))
		(_port (_int LE -1 0 38(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 39(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y1 1 0 39(_ent(_inout))))
		(_port (_int Y2 1 0 40(_ent(_inout))))
		(_port (_int Y3 1 0 41(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 72(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 81(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 88(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 95(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 96(_array -1 ((_dto i 6 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 101(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 105(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 106(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 8 0 106(_arch(_uni))))
		(_sig (_int BusOutput2 8 0 107(_arch(_uni))))
		(_sig (_int BusOutput3 8 0 108(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 109(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 9 0 109(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 112(_arch(_uni))))
		(_prcs
			(line__220(_arch 0 0 220(_assignment (_alias((Ycode1)(Ycode)))(_trgt(3))(_sens(16)))))
			(line__221(_arch 1 0 221(_assignment (_alias((Ycode2)(Ycode)))(_trgt(4))(_sens(16)))))
			(line__222(_arch 2 0 222(_assignment (_alias((Ycode3)(Ycode)))(_trgt(5))(_sens(16)))))
			(line__227(_arch 3 0 227(_assignment (_trgt(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 4 -1)
)
I 000053 55 1369          1515714477303 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 0 19))
	(_version vd0)
	(_time 1515714477304 2018.01.12 00:47:57)
	(_source (\./../src/Dec_Counters.vhd\))
	(_parameters tan)
	(_code 8edb8380ded9d99bdadb9dd489898b88db898a888b)
	(_ent
		(_time 1514295834984)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(6))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 0 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000046 55 1131          1515714477360 latch
(_unit VHDL (latch 0 6(latch 0 18))
	(_version vd0)
	(_time 1515714477361 2018.01.12 00:47:57)
	(_source (\./../src/latch.vhd\))
	(_parameters tan)
	(_code bde8e7e9e8ebedabbcbaa5e7bfbbbcbab9bbbebbb5)
	(_ent
		(_time 1515713953999)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int laciek 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 0 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(4))(_sens(0)(3))(_read(1)))))
			(line__34(_arch 1 0 34(_assignment (_alias((Ylatch)(laciek)))(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 2 -1)
)
I 000053 55 1270          1515714477417 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 0 19))
	(_version vd0)
	(_time 1515714477418 2018.01.12 00:47:57)
	(_source (\./../src/Dec_conter3.vhd\))
	(_parameters tan)
	(_code fca9f1acaaababe9a8f3efa6fbfbf9faa9fbf8faf9)
	(_ent
		(_time 1514295835280)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in))))
		(_port (_int CLR -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 0 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(5)(0)))))
			(line__42(_arch 1 0 42(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000053 55 1470          1515714477456 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1515714477457 2018.01.12 00:47:57)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 1b4e4e1c4c4c4c0e4f4808411c1c1e1d4e1c1f1d1e)
	(_ent
		(_time 1514295835032)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(6)(7))(_sens(4)(5)(0)(1)(6))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__47(_arch 2 0 47(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
I 000048 55 1164          1515714477510 automat
(_unit VHDL (automat 0 6(automat 0 17))
	(_version vd0)
	(_time 1515714477511 2018.01.12 00:47:57)
	(_source (\./../src/automat.vhd\))
	(_parameters tan)
	(_code 5a0f0a580e0c0a4c0e0a1e000a5d5e5c5b5d5f5d5e)
	(_ent
		(_time 1514295835186)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 0 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 0 20(_arch(_uni))))
		(_sig (_int laciek -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(3)(4)(5))(_sens(2))(_read(3)))))
			(line__46(_arch 1 0 46(_assignment (_alias((LE)(laciek)))(_simpleassign BUF)(_trgt(1))(_sens(5)))))
			(line__48(_arch 2 0 48(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 3 -1)
)
I 000048 55 1086          1515714477547 segcode
(_unit VHDL (segcode 0 6(segcode 0 17))
	(_version vd0)
	(_time 1515714477548 2018.01.12 00:47:57)
	(_source (\./../src/segcode.vhd\))
	(_parameters tan)
	(_code 792d2b78752e2a6f7b2a3f232c7f7c7e7a7f7c7f7e)
	(_ent
		(_time 1515713932478)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 8(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 1 0 9(_ent(_out(_string \"0000000"\)))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686018 131586)
	)
	(_model . segcode 1 -1)
)
I 000044 55 7487          1515714477595 top
(_unit VHDL (top 0 28(top 0 45))
	(_version vd0)
	(_time 1515714477596 2018.01.12 00:47:57)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code a8fcfdfff6fefcbff8aeeef3f9afacaefeafa8afac)
	(_ent
		(_time 1515714474951)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 51(_ent (_in))))
				(_port (_int GATE -1 0 52(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 53(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 94(_ent (_in))))
				(_port (_int Ylatch 6 0 95(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 7 0 96(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 77(_ent (_in))))
				(_port (_int GATEIN -1 0 78(_ent (_in((i 2))))))
				(_port (_int fx -1 0 79(_ent (_in))))
				(_port (_int GATEOUT -1 0 80(_ent (_out((i 2))))))
				(_port (_int Y 4 0 81(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 58(_ent (_in))))
				(_port (_int GATEIN -1 0 59(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 60(_ent (_in((i 2))))))
				(_port (_int fx -1 0 61(_ent (_in))))
				(_port (_int GATEOUT -1 0 62(_ent (_inout((i 2))))))
				(_port (_int Y 2 0 63(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 86(_ent (_in((i 2))))))
				(_port (_int LE -1 0 87(_ent (_in((i 2))))))
				(_port (_int Ylicznik 5 0 88(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 5 0 89(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 68(_ent (_in))))
				(_port (_int GATEIN -1 0 69(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 70(_ent (_in((i 2))))))
				(_port (_int fx -1 0 71(_ent (_in))))
				(_port (_int Y 3 0 72(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 118(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 125(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U2 0 135(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 144(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 154(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 164(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 175(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 186(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 197(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U9 0 206(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 33(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode1 0 0 33(_ent(_out))))
		(_port (_int Ycode2 0 0 34(_ent(_out))))
		(_port (_int Ycode3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int GATEOUT -1 0 37(_ent(_inout))))
		(_port (_int LE -1 0 38(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 39(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y1 1 0 39(_ent(_inout))))
		(_port (_int Y2 1 0 40(_ent(_inout))))
		(_port (_int Y3 1 0 41(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 72(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 81(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 88(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 95(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 96(_array -1 ((_dto i 6 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 101(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 105(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 106(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 8 0 106(_arch(_uni))))
		(_sig (_int BusOutput2 8 0 107(_arch(_uni))))
		(_sig (_int BusOutput3 8 0 108(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 109(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 9 0 109(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 112(_arch(_uni))))
		(_prcs
			(line__220(_arch 0 0 220(_assignment (_alias((Ycode1)(Ycode)))(_trgt(3))(_sens(16)))))
			(line__221(_arch 1 0 221(_assignment (_alias((Ycode2)(Ycode)))(_trgt(4))(_sens(16)))))
			(line__222(_arch 2 0 222(_assignment (_alias((Ycode3)(Ycode)))(_trgt(5))(_sens(16)))))
			(line__227(_arch 3 0 227(_assignment (_trgt(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 4 -1)
)
I 000056 55 3404          1515714477719 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1515714477720 2018.01.12 00:47:57)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code 25702321297274322e2a607f7d2377207322212327)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 0 15(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch2 0 0 21(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch3 0 0 22(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ycode1 1 0 23(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode2 1 0 24(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode3 1 0 25(_ent (_out(_string \"0000000"\)))))
				(_port (_int fx -1 0 26(_ent (_in((i 2))))))
				(_port (_int LE -1 0 27(_ent (_inout((i 2))))))
				(_port (_int CLK -1 0 28(_ent (_in))))
				(_port (_int CLR -1 0 29(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 62(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((Ycode1)(Ycode1))
			((Ycode2)(Ycode2))
			((Ycode3)(Ycode3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_implicit)
			(_port
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((Ycode1)(Ycode1))
				((Ycode2)(Ycode2))
				((Ycode3)(Ycode3))
				((fx)(fx))
				((LE)(LE))
				((CLK)(CLK))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int fx -1 0 37(_arch(_uni))))
		(_sig (_int CLR -1 0 38(_arch(_uni))))
		(_sig (_int GATE -1 0 39(_arch(_uni))))
		(_sig (_int CLK -1 0 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 42(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 2 0 42(_arch(_uni))))
		(_sig (_int Y2 2 0 43(_arch(_uni))))
		(_sig (_int Y3 2 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 45(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode1 3 0 45(_arch(_uni))))
		(_sig (_int Ycode2 3 0 46(_arch(_uni))))
		(_sig (_int Ycode3 3 0 47(_arch(_uni))))
		(_sig (_int Ylatch1 2 0 48(_arch(_uni))))
		(_sig (_int Ylatch2 2 0 49(_arch(_uni))))
		(_sig (_int Ylatch3 2 0 50(_arch(_uni))))
		(_sig (_int LE -1 0 51(_arch(_uni))))
		(_sig (_int GATEOUT -1 0 52(_arch(_uni))))
		(_sig (_int END_SIM -2 0 55(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 85(_prcs (_wait_for)(_trgt(1)(15)))))
			(fx_CLK(_arch 1 0 113(_prcs (_wait_for)(_trgt(0))(_read(15)))))
			(CLOCK_CLK(_arch 2 0 131(_prcs (_wait_for)(_trgt(3))(_read(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000045 55 2069          1515714477793 Core
(_unit VHDL (core 0 6(core 0 24))
	(_version vd0)
	(_time 1515714477794 2018.01.12 00:47:57)
	(_source (\./../src/Core/Core.vhd\))
	(_parameters tan)
	(_code 732622722625256573756029747471757675707525)
	(_ent
		(_time 1514295835330)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 0 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 0 26(_arch(_uni(_string \"000"\)))))
		(_sig (_int laciek 2 0 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(10))(_sens(2)(9)(10)(3))(_dssslsensitivity 2))))
			(line__47(_arch 1 0 47(_prcs (_simple)(_trgt(11)(3))(_sens(9))(_read(11)))))
			(line__65(_arch 2 0 65(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__66(_arch 3 0 66(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__70(_arch 4 0 70(_prcs (_simple)(_trgt(12))(_sens(10)(4))(_read(2)))))
			(line__78(_arch 5 0 78(_assignment (_alias((Ylatch)(laciek)))(_trgt(8))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 6 -1)
)
I 000056 55 2510          1515714477892 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1515714477893 2018.01.12 00:47:57)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code d1848083868787c7d3d4978a84d7d3d7d2d787d6d3)
	(_ent
		(_time 1514295835378)
	)
	(_comp
		(Core
			(_object
				(_port (_int LE -1 0 14(_ent (_in))))
				(_port (_int Ylatch 0 0 15(_ent (_inout(_string \"0000"\)))))
				(_port (_int fx -1 0 16(_ent (_in))))
				(_port (_int fautomat -1 0 17(_ent (_in))))
				(_port (_int CLR -1 0 18(_ent (_in))))
				(_port (_int Yx 1 0 19(_ent (_inout(_string \"000"\)))))
				(_port (_int CE -1 0 20(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 0 21(_ent (_inout))))
				(_port (_int Y 0 0 22(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 51(_comp Core)
		(_port
			((LE)(LE))
			((Ylatch)(Ylatch))
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((Yx)(Yx))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
			(_port
				((fx)(fx))
				((fautomat)(fautomat))
				((CLR)(CLR))
				((CE)(CE))
				((LE)(LE))
				((Yx)(Yx))
				((Yautomat)(Yautomat))
				((Y)(Y))
				((Ylatch)(Ylatch))
				((CLK)(CLK))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int fx -1 0 32(_arch(_uni))))
		(_sig (_int fautomat -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int CE -1 0 35(_arch(_uni))))
		(_sig (_int Yautomat -1 0 36(_arch(_uni))))
		(_sig (_int CLK -1 0 37(_arch(_uni))))
		(_sig (_int LE -1 0 38(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 2 0 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 41(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Yx 3 0 41(_arch(_uni))))
		(_sig (_int Ylatch 2 0 42(_arch(_uni))))
		(_sig (_int END_SIM -2 0 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 69(_prcs (_wait_for)(_trgt(2)(6)(10)))))
			(CLOCK_CLK(_arch 1 0 90(_prcs (_wait_for)(_trgt(5))(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 610 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 115 (core_tb))
	(_version vd0)
	(_time 1515714477903 2018.01.12 00:47:57)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code e0b4b6b3e5b6b7f7e4e1f2bab4e6b5e6e3e6e8e5b6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
				(_port
					((fx)(fx))
					((fautomat)(fautomat))
					((CLR)(CLR))
					((CE)(CE))
					((LE)(LE))
					((Yx)(Yx))
					((Yautomat)(Yautomat))
					((Y)(Y))
					((Ylatch)(Ylatch))
					((CLK)(CLK))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000053 55 1369          1515714554630 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 0 19))
	(_version vd0)
	(_time 1515714554631 2018.01.12 00:49:14)
	(_source (\./../src/Dec_Counters.vhd\))
	(_parameters tan)
	(_code 9fcf9c90ccc8c88acbca8cc598989a99ca989b999a)
	(_ent
		(_time 1514295834984)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(6))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 0 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000046 55 1131          1515714554685 latch
(_unit VHDL (latch 0 6(latch 0 18))
	(_version vd0)
	(_time 1515714554686 2018.01.12 00:49:14)
	(_source (\./../src/latch.vhd\))
	(_parameters tan)
	(_code cd9d9998989b9ddbcccad597cfcbcccac9cbcecbc5)
	(_ent
		(_time 1515713953999)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int laciek 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 0 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(4))(_sens(0)(3))(_read(1)))))
			(line__34(_arch 1 0 34(_assignment (_alias((Ylatch)(laciek)))(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 2 -1)
)
I 000053 55 1270          1515714554722 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 0 19))
	(_version vd0)
	(_time 1515714554723 2018.01.12 00:49:14)
	(_source (\./../src/Dec_conter3.vhd\))
	(_parameters tan)
	(_code fcacffacaaababe9a8f3efa6fbfbf9faa9fbf8faf9)
	(_ent
		(_time 1514295835280)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in))))
		(_port (_int CLR -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 0 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(5)(0)))))
			(line__42(_arch 1 0 42(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000053 55 1470          1515714554763 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1515714554764 2018.01.12 00:49:14)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 1c4c101b4a4b4b09484f0f461b1b191a491b181a19)
	(_ent
		(_time 1514295835032)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(6)(7))(_sens(4)(5)(6)(0)(1))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__47(_arch 2 0 47(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
I 000048 55 1164          1515714554804 automat
(_unit VHDL (automat 0 6(automat 0 17))
	(_version vd0)
	(_time 1515714554805 2018.01.12 00:49:14)
	(_source (\./../src/automat.vhd\))
	(_parameters tan)
	(_code 4a1a43491e1c1a5c1e1a0e101a4d4e4c4b4d4f4d4e)
	(_ent
		(_time 1514295835186)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 0 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 0 20(_arch(_uni))))
		(_sig (_int laciek -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(3)(4)(5))(_sens(2))(_read(3)))))
			(line__46(_arch 1 0 46(_assignment (_alias((LE)(laciek)))(_simpleassign BUF)(_trgt(1))(_sens(5)))))
			(line__48(_arch 2 0 48(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 3 -1)
)
I 000048 55 1086          1515714554842 segcode
(_unit VHDL (segcode 0 6(segcode 0 17))
	(_version vd0)
	(_time 1515714554843 2018.01.12 00:49:14)
	(_source (\./../src/segcode.vhd\))
	(_parameters tan)
	(_code 6a3b616a3e3d397c68392c303f6c6f6d696c6f6c6d)
	(_ent
		(_time 1515713932478)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 8(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 1 0 9(_ent(_out(_string \"0000000"\)))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686018 131586)
	)
	(_model . segcode 1 -1)
)
I 000044 55 10287         1515714554881 top
(_unit VHDL (top 0 28(top 0 48))
	(_version vd0)
	(_time 1515714554882 2018.01.12 00:49:14)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 99c89596c6cfcd8ec8cbdfc2c89e9d9fcf9e999e9d)
	(_ent
		(_time 1515714554878)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 54(_ent (_in))))
				(_port (_int GATE -1 0 55(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 56(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 97(_ent (_in))))
				(_port (_int Ylatch 6 0 98(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 7 0 99(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 80(_ent (_in))))
				(_port (_int GATEIN -1 0 81(_ent (_in((i 2))))))
				(_port (_int fx -1 0 82(_ent (_in))))
				(_port (_int GATEOUT -1 0 83(_ent (_out((i 2))))))
				(_port (_int Y 4 0 84(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 61(_ent (_in))))
				(_port (_int GATEIN -1 0 62(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 63(_ent (_in((i 2))))))
				(_port (_int fx -1 0 64(_ent (_in))))
				(_port (_int GATEOUT -1 0 65(_ent (_inout((i 2))))))
				(_port (_int Y 2 0 66(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 89(_ent (_in((i 2))))))
				(_port (_int LE -1 0 90(_ent (_in((i 2))))))
				(_port (_int Ylicznik 5 0 91(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 5 0 92(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 71(_ent (_in))))
				(_port (_int GATEIN -1 0 72(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 73(_ent (_in((i 2))))))
				(_port (_int fx -1 0 74(_ent (_in))))
				(_port (_int Y 3 0 75(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 121(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 128(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U2 0 138(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 147(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 157(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 167(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 178(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 189(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 200(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U9 0 209(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 33(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode1 0 0 33(_ent(_out))))
		(_port (_int Ycode2 0 0 34(_ent(_out))))
		(_port (_int Ycode3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int GATEOUT -1 0 37(_ent(_inout))))
		(_port (_int LE -1 0 38(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 39(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y1 1 0 39(_ent(_inout))))
		(_port (_int Y2 1 0 40(_ent(_inout))))
		(_port (_int Y3 1 0 41(_ent(_inout))))
		(_port (_int Ylatch1 1 0 42(_ent(_inout))))
		(_port (_int Ylatch2 1 0 43(_ent(_inout))))
		(_port (_int Ylatch3 1 0 44(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 66(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 75(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 84(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 91(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 98(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 99(_array -1 ((_dto i 6 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 104(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 108(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 109(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 8 0 109(_arch(_uni))))
		(_sig (_int BusOutput2 8 0 110(_arch(_uni))))
		(_sig (_int BusOutput3 8 0 111(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 112(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 9 0 112(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 115(_arch(_uni))))
		(_prcs
			(line__223(_arch 0 0 223(_assignment (_alias((Ycode1)(Ycode)))(_trgt(3))(_sens(19)))))
			(line__224(_arch 1 0 224(_assignment (_alias((Ycode2)(Ycode)))(_trgt(4))(_sens(19)))))
			(line__225(_arch 2 0 225(_assignment (_alias((Ycode3)(Ycode)))(_trgt(5))(_sens(19)))))
			(line__228(_arch 3 0 228(_assignment (_alias((BusOutput1(4))(Ylatch1(0))))(_trgt(16(4)))(_sens(12(0))))))
			(line__229(_arch 4 0 229(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(12(0)))(_sens(16(4))))))
			(line__230(_arch 5 0 230(_assignment (_alias((BusOutput1(5))(Ylatch1(1))))(_trgt(16(5)))(_sens(12(1))))))
			(line__231(_arch 6 0 231(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(12(1)))(_sens(16(5))))))
			(line__232(_arch 7 0 232(_assignment (_alias((BusOutput1(6))(Ylatch1(2))))(_trgt(16(6)))(_sens(12(2))))))
			(line__233(_arch 8 0 233(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(12(2)))(_sens(16(6))))))
			(line__234(_arch 9 0 234(_assignment (_alias((BusOutput1(7))(Ylatch1(3))))(_trgt(16(7)))(_sens(12(3))))))
			(line__235(_arch 10 0 235(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(12(3)))(_sens(16(7))))))
			(line__236(_arch 11 0 236(_assignment (_alias((BusOutput2(4))(Ylatch2(0))))(_trgt(17(4)))(_sens(13(0))))))
			(line__237(_arch 12 0 237(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(13(0)))(_sens(17(4))))))
			(line__238(_arch 13 0 238(_assignment (_alias((BusOutput2(5))(Ylatch2(1))))(_trgt(17(5)))(_sens(13(1))))))
			(line__239(_arch 14 0 239(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(13(1)))(_sens(17(5))))))
			(line__240(_arch 15 0 240(_assignment (_alias((BusOutput2(6))(Ylatch2(2))))(_trgt(17(6)))(_sens(13(2))))))
			(line__241(_arch 16 0 241(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(13(2)))(_sens(17(6))))))
			(line__242(_arch 17 0 242(_assignment (_alias((BusOutput2(7))(Ylatch2(3))))(_trgt(17(7)))(_sens(13(3))))))
			(line__243(_arch 18 0 243(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(13(3)))(_sens(17(7))))))
			(line__244(_arch 19 0 244(_assignment (_alias((BusOutput3(4))(Ylatch3(0))))(_trgt(18(4)))(_sens(14(0))))))
			(line__245(_arch 20 0 245(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(14(0)))(_sens(18(4))))))
			(line__246(_arch 21 0 246(_assignment (_alias((BusOutput3(5))(Ylatch3(1))))(_trgt(18(5)))(_sens(14(1))))))
			(line__247(_arch 22 0 247(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(14(1)))(_sens(18(5))))))
			(line__248(_arch 23 0 248(_assignment (_alias((BusOutput3(6))(Ylatch3(2))))(_trgt(18(6)))(_sens(14(2))))))
			(line__249(_arch 24 0 249(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(14(2)))(_sens(18(6))))))
			(line__250(_arch 25 0 250(_assignment (_alias((BusOutput3(7))(Ylatch3(3))))(_trgt(18(7)))(_sens(14(3))))))
			(line__251(_arch 26 0 251(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(14(3)))(_sens(18(7))))))
			(line__256(_arch 27 0 256(_assignment (_trgt(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 28 -1)
)
I 000056 55 3405          1515714554922 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1515714554923 2018.01.12 00:49:14)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code b8e8e4ecb9efe9afb3b7fde2e0beeabdeebfbcbeba)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 0 15(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch2 0 0 21(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch3 0 0 22(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ycode1 1 0 23(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode2 1 0 24(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode3 1 0 25(_ent (_out(_string \"0000000"\)))))
				(_port (_int fx -1 0 26(_ent (_in((i 2))))))
				(_port (_int LE -1 0 27(_ent (_inout((i 2))))))
				(_port (_int CLK -1 0 28(_ent (_in))))
				(_port (_int CLR -1 0 29(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 62(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((Ycode1)(Ycode1))
			((Ycode2)(Ycode2))
			((Ycode3)(Ycode3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Ycode1)(Ycode1))
				((Ycode2)(Ycode2))
				((Ycode3)(Ycode3))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int fx -1 0 37(_arch(_uni))))
		(_sig (_int CLR -1 0 38(_arch(_uni))))
		(_sig (_int GATE -1 0 39(_arch(_uni))))
		(_sig (_int CLK -1 0 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 42(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 2 0 42(_arch(_uni))))
		(_sig (_int Y2 2 0 43(_arch(_uni))))
		(_sig (_int Y3 2 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 45(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode1 3 0 45(_arch(_uni))))
		(_sig (_int Ycode2 3 0 46(_arch(_uni))))
		(_sig (_int Ycode3 3 0 47(_arch(_uni))))
		(_sig (_int Ylatch1 2 0 48(_arch(_uni))))
		(_sig (_int Ylatch2 2 0 49(_arch(_uni))))
		(_sig (_int Ylatch3 2 0 50(_arch(_uni))))
		(_sig (_int LE -1 0 51(_arch(_uni))))
		(_sig (_int GATEOUT -1 0 52(_arch(_uni))))
		(_sig (_int END_SIM -2 0 55(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 85(_prcs (_wait_for)(_trgt(1)(15)))))
			(fx_CLK(_arch 1 0 113(_prcs (_wait_for)(_trgt(0))(_read(15)))))
			(CLOCK_CLK(_arch 2 0 131(_prcs (_wait_for)(_trgt(3))(_read(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 731 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 156 (miernik_tb))
	(_version vd0)
	(_time 1515714554932 2018.01.12 00:49:14)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code c796cb92c59190d0c3c6d59d93c192c1c4c1cfc291)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Ycode1)(Ycode1))
					((Ycode2)(Ycode2))
					((Ycode3)(Ycode3))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 2069          1515714555063 Core
(_unit VHDL (core 0 6(core 0 24))
	(_version vd0)
	(_time 1515714555064 2018.01.12 00:49:15)
	(_source (\./../src/Core/Core.vhd\))
	(_parameters tan)
	(_code 44144e46161212524442571e434346424142474212)
	(_ent
		(_time 1514295835330)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 0 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 0 26(_arch(_uni(_string \"000"\)))))
		(_sig (_int laciek 2 0 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(10))(_sens(2)(9)(3)(10))(_dssslsensitivity 2))))
			(line__47(_arch 1 0 47(_prcs (_simple)(_trgt(3)(11))(_sens(9))(_read(11)))))
			(line__65(_arch 2 0 65(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__66(_arch 3 0 66(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__70(_arch 4 0 70(_prcs (_simple)(_trgt(12))(_sens(4)(10))(_read(2)))))
			(line__78(_arch 5 0 78(_assignment (_alias((Ylatch)(laciek)))(_trgt(8))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 6 -1)
)
I 000056 55 2510          1515714555151 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1515714555152 2018.01.12 00:49:15)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code a2f2a8f5f6f4f4b4a0a7e4f9f7a4a0a4a1a4f4a5a0)
	(_ent
		(_time 1514295835378)
	)
	(_comp
		(Core
			(_object
				(_port (_int LE -1 0 14(_ent (_in))))
				(_port (_int Ylatch 0 0 15(_ent (_inout(_string \"0000"\)))))
				(_port (_int fx -1 0 16(_ent (_in))))
				(_port (_int fautomat -1 0 17(_ent (_in))))
				(_port (_int CLR -1 0 18(_ent (_in))))
				(_port (_int Yx 1 0 19(_ent (_inout(_string \"000"\)))))
				(_port (_int CE -1 0 20(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 0 21(_ent (_inout))))
				(_port (_int Y 0 0 22(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 51(_comp Core)
		(_port
			((LE)(LE))
			((Ylatch)(Ylatch))
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((Yx)(Yx))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
			(_port
				((fx)(fx))
				((fautomat)(fautomat))
				((CLR)(CLR))
				((CE)(CE))
				((LE)(LE))
				((Yx)(Yx))
				((Yautomat)(Yautomat))
				((Y)(Y))
				((Ylatch)(Ylatch))
				((CLK)(CLK))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int fx -1 0 32(_arch(_uni))))
		(_sig (_int fautomat -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int CE -1 0 35(_arch(_uni))))
		(_sig (_int Yautomat -1 0 36(_arch(_uni))))
		(_sig (_int CLK -1 0 37(_arch(_uni))))
		(_sig (_int LE -1 0 38(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 2 0 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 41(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Yx 3 0 41(_arch(_uni))))
		(_sig (_int Ylatch 2 0 42(_arch(_uni))))
		(_sig (_int END_SIM -2 0 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 69(_prcs (_wait_for)(_trgt(2)(6)(10)))))
			(CLOCK_CLK(_arch 1 0 90(_prcs (_wait_for)(_trgt(5))(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 610 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 115 (core_tb))
	(_version vd0)
	(_time 1515714555161 2018.01.12 00:49:15)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code b2e3bfe6b5e4e5a5b6b3a0e8e6b4e7b4b1b4bab7e4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
				(_port
					((fx)(fx))
					((fautomat)(fautomat))
					((CLR)(CLR))
					((CE)(CE))
					((LE)(LE))
					((Yx)(Yx))
					((Yautomat)(Yautomat))
					((Y)(Y))
					((Ylatch)(Ylatch))
					((CLK)(CLK))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 10287         1515714560432 top
(_unit VHDL (top 0 28(top 0 48))
	(_version vd0)
	(_time 1515714560433 2018.01.12 00:49:20)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 434412411615175412110518124447451544434447)
	(_ent
		(_time 1515714554877)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 54(_ent (_in))))
				(_port (_int GATE -1 0 55(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 56(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 97(_ent (_in))))
				(_port (_int Ylatch 6 0 98(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 7 0 99(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 80(_ent (_in))))
				(_port (_int GATEIN -1 0 81(_ent (_in((i 2))))))
				(_port (_int fx -1 0 82(_ent (_in))))
				(_port (_int GATEOUT -1 0 83(_ent (_out((i 2))))))
				(_port (_int Y 4 0 84(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 61(_ent (_in))))
				(_port (_int GATEIN -1 0 62(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 63(_ent (_in((i 2))))))
				(_port (_int fx -1 0 64(_ent (_in))))
				(_port (_int GATEOUT -1 0 65(_ent (_inout((i 2))))))
				(_port (_int Y 2 0 66(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 89(_ent (_in((i 2))))))
				(_port (_int LE -1 0 90(_ent (_in((i 2))))))
				(_port (_int Ylicznik 5 0 91(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 5 0 92(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 71(_ent (_in))))
				(_port (_int GATEIN -1 0 72(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 73(_ent (_in((i 2))))))
				(_port (_int fx -1 0 74(_ent (_in))))
				(_port (_int Y 3 0 75(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 121(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 128(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U2 0 138(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 147(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 157(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 167(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 178(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 189(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 200(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U9 0 209(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 33(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode1 0 0 33(_ent(_out))))
		(_port (_int Ycode2 0 0 34(_ent(_out))))
		(_port (_int Ycode3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int GATEOUT -1 0 37(_ent(_inout))))
		(_port (_int LE -1 0 38(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 39(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y1 1 0 39(_ent(_inout))))
		(_port (_int Y2 1 0 40(_ent(_inout))))
		(_port (_int Y3 1 0 41(_ent(_inout))))
		(_port (_int Ylatch1 1 0 42(_ent(_inout))))
		(_port (_int Ylatch2 1 0 43(_ent(_inout))))
		(_port (_int Ylatch3 1 0 44(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 66(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 75(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 84(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 91(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 98(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 99(_array -1 ((_dto i 6 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 104(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 108(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 109(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 8 0 109(_arch(_uni))))
		(_sig (_int BusOutput2 8 0 110(_arch(_uni))))
		(_sig (_int BusOutput3 8 0 111(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 112(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 9 0 112(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 115(_arch(_uni))))
		(_prcs
			(line__223(_arch 0 0 223(_assignment (_alias((Ycode1)(Ycode)))(_trgt(3))(_sens(19)))))
			(line__224(_arch 1 0 224(_assignment (_alias((Ycode2)(Ycode)))(_trgt(4))(_sens(19)))))
			(line__225(_arch 2 0 225(_assignment (_alias((Ycode3)(Ycode)))(_trgt(5))(_sens(19)))))
			(line__228(_arch 3 0 228(_assignment (_alias((BusOutput1(4))(Ylatch1(0))))(_trgt(16(4)))(_sens(12(0))))))
			(line__229(_arch 4 0 229(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(12(0)))(_sens(16(4))))))
			(line__230(_arch 5 0 230(_assignment (_alias((BusOutput1(5))(Ylatch1(1))))(_trgt(16(5)))(_sens(12(1))))))
			(line__231(_arch 6 0 231(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(12(1)))(_sens(16(5))))))
			(line__232(_arch 7 0 232(_assignment (_alias((BusOutput1(6))(Ylatch1(2))))(_trgt(16(6)))(_sens(12(2))))))
			(line__233(_arch 8 0 233(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(12(2)))(_sens(16(6))))))
			(line__234(_arch 9 0 234(_assignment (_alias((BusOutput1(7))(Ylatch1(3))))(_trgt(16(7)))(_sens(12(3))))))
			(line__235(_arch 10 0 235(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(12(3)))(_sens(16(7))))))
			(line__236(_arch 11 0 236(_assignment (_alias((BusOutput2(4))(Ylatch2(0))))(_trgt(17(4)))(_sens(13(0))))))
			(line__237(_arch 12 0 237(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(13(0)))(_sens(17(4))))))
			(line__238(_arch 13 0 238(_assignment (_alias((BusOutput2(5))(Ylatch2(1))))(_trgt(17(5)))(_sens(13(1))))))
			(line__239(_arch 14 0 239(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(13(1)))(_sens(17(5))))))
			(line__240(_arch 15 0 240(_assignment (_alias((BusOutput2(6))(Ylatch2(2))))(_trgt(17(6)))(_sens(13(2))))))
			(line__241(_arch 16 0 241(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(13(2)))(_sens(17(6))))))
			(line__242(_arch 17 0 242(_assignment (_alias((BusOutput2(7))(Ylatch2(3))))(_trgt(17(7)))(_sens(13(3))))))
			(line__243(_arch 18 0 243(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(13(3)))(_sens(17(7))))))
			(line__244(_arch 19 0 244(_assignment (_alias((BusOutput3(4))(Ylatch3(0))))(_trgt(18(4)))(_sens(14(0))))))
			(line__245(_arch 20 0 245(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(14(0)))(_sens(18(4))))))
			(line__246(_arch 21 0 246(_assignment (_alias((BusOutput3(5))(Ylatch3(1))))(_trgt(18(5)))(_sens(14(1))))))
			(line__247(_arch 22 0 247(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(14(1)))(_sens(18(5))))))
			(line__248(_arch 23 0 248(_assignment (_alias((BusOutput3(6))(Ylatch3(2))))(_trgt(18(6)))(_sens(14(2))))))
			(line__249(_arch 24 0 249(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(14(2)))(_sens(18(6))))))
			(line__250(_arch 25 0 250(_assignment (_alias((BusOutput3(7))(Ylatch3(3))))(_trgt(18(7)))(_sens(14(3))))))
			(line__251(_arch 26 0 251(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(14(3)))(_sens(18(7))))))
			(line__256(_arch 27 0 256(_assignment (_trgt(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 28 -1)
)
I 000053 55 1369          1515714640032 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 0 19))
	(_version vd0)
	(_time 1515714640033 2018.01.12 00:50:40)
	(_source (\./../src/Dec_Counters.vhd\))
	(_parameters tan)
	(_code 2d2f2c297c7a7a3879783e772a2a282b782a292b28)
	(_ent
		(_time 1514295834984)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(6))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 0 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000046 55 1129          1515714640087 latch
(_unit VHDL (latch 0 6(latch 0 18))
	(_version vd0)
	(_time 1515714640088 2018.01.12 00:50:40)
	(_source (\./../src/latch.vhd\))
	(_parameters tan)
	(_code 6c6e3a6c3e3a3c7a6d6b74366e6a6d6b686a6f6a64)
	(_ent
		(_time 1515714640085)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int laciek 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 0 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(4))(_sens(0)(3))(_read(1)))))
			(line__34(_arch 1 0 34(_assignment (_alias((Ylatch)(laciek)))(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 2 -1)
)
I 000053 55 1270          1515714640135 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 0 19))
	(_version vd0)
	(_time 1515714640136 2018.01.12 00:50:40)
	(_source (\./../src/Dec_conter3.vhd\))
	(_parameters tan)
	(_code 9b999a94cccccc8ecf9488c19c9c9e9dce9c9f9d9e)
	(_ent
		(_time 1514295835280)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in))))
		(_port (_int CLR -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 0 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(0)(5)))))
			(line__42(_arch 1 0 42(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000053 55 1470          1515714640172 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1515714640173 2018.01.12 00:50:40)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code bab8bbeeeeededafeee9a9e0bdbdbfbcefbdbebcbf)
	(_ent
		(_time 1514295835032)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(6)(7))(_sens(4)(5)(0)(1)(6))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__47(_arch 2 0 47(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
I 000048 55 1164          1515714640214 automat
(_unit VHDL (automat 0 6(automat 0 17))
	(_version vd0)
	(_time 1515714640215 2018.01.12 00:50:40)
	(_source (\./../src/automat.vhd\))
	(_parameters tan)
	(_code e9ebedbbe5bfb9ffbdb9adb3b9eeedefe8eeeceeed)
	(_ent
		(_time 1514295835186)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 0 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 0 20(_arch(_uni))))
		(_sig (_int laciek -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(3)(4)(5))(_sens(2))(_read(3)))))
			(line__46(_arch 1 0 46(_assignment (_alias((LE)(laciek)))(_simpleassign BUF)(_trgt(1))(_sens(5)))))
			(line__48(_arch 2 0 48(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 3 -1)
)
I 000048 55 1086          1515714640257 segcode
(_unit VHDL (segcode 0 6(segcode 0 17))
	(_version vd0)
	(_time 1515714640258 2018.01.12 00:50:40)
	(_source (\./../src/segcode.vhd\))
	(_parameters tan)
	(_code 181b1d1f154f4b0e1a4b5e424d1e1d1f1b1e1d1e1f)
	(_ent
		(_time 1515713932478)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 8(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 1 0 9(_ent(_out(_string \"0000000"\)))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686018 131586)
	)
	(_model . segcode 1 -1)
)
I 000044 55 7487          1515714640299 top
(_unit VHDL (top 0 28(top 0 45))
	(_version vd0)
	(_time 1515714640300 2018.01.12 00:50:40)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 37343532666163206731716c663033316130373033)
	(_ent
		(_time 1515714640296)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 51(_ent (_in))))
				(_port (_int GATE -1 0 52(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 53(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 94(_ent (_in))))
				(_port (_int Ylatch 6 0 95(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 7 0 96(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 77(_ent (_in))))
				(_port (_int GATEIN -1 0 78(_ent (_in((i 2))))))
				(_port (_int fx -1 0 79(_ent (_in))))
				(_port (_int GATEOUT -1 0 80(_ent (_out((i 2))))))
				(_port (_int Y 4 0 81(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 58(_ent (_in))))
				(_port (_int GATEIN -1 0 59(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 60(_ent (_in((i 2))))))
				(_port (_int fx -1 0 61(_ent (_in))))
				(_port (_int GATEOUT -1 0 62(_ent (_inout((i 2))))))
				(_port (_int Y 2 0 63(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 86(_ent (_in((i 2))))))
				(_port (_int LE -1 0 87(_ent (_in((i 2))))))
				(_port (_int Ylicznik 5 0 88(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 5 0 89(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 68(_ent (_in))))
				(_port (_int GATEIN -1 0 69(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 70(_ent (_in((i 2))))))
				(_port (_int fx -1 0 71(_ent (_in))))
				(_port (_int Y 3 0 72(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 118(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 125(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U2 0 135(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 144(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 154(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 164(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 175(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 186(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 197(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U9 0 206(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 33(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode1 0 0 33(_ent(_out))))
		(_port (_int Ycode2 0 0 34(_ent(_out))))
		(_port (_int Ycode3 0 0 35(_ent(_out))))
		(_port (_int GATE -1 0 36(_ent(_inout))))
		(_port (_int GATEOUT -1 0 37(_ent(_inout))))
		(_port (_int LE -1 0 38(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 39(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y1 1 0 39(_ent(_inout))))
		(_port (_int Y2 1 0 40(_ent(_inout))))
		(_port (_int Y3 1 0 41(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 72(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 81(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 88(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 95(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 96(_array -1 ((_dto i 6 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 101(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 105(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 106(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 8 0 106(_arch(_uni))))
		(_sig (_int BusOutput2 8 0 107(_arch(_uni))))
		(_sig (_int BusOutput3 8 0 108(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 109(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 9 0 109(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 112(_arch(_uni))))
		(_prcs
			(line__220(_arch 0 0 220(_assignment (_alias((Ycode1)(Ycode)))(_trgt(3))(_sens(16)))))
			(line__221(_arch 1 0 221(_assignment (_alias((Ycode2)(Ycode)))(_trgt(4))(_sens(16)))))
			(line__222(_arch 2 0 222(_assignment (_alias((Ycode3)(Ycode)))(_trgt(5))(_sens(16)))))
			(line__227(_arch 3 0 227(_assignment (_trgt(17)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 4 -1)
)
I 000056 55 3398          1515714640346 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1515714640347 2018.01.12 00:50:40)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code 66643466693137716d69233c3e6034633061626064)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 0 15(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch2 0 0 21(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch3 0 0 22(_ent (_out(_string \"0000"\)))))
				(_port (_int Ycode1 1 0 23(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode2 1 0 24(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode3 1 0 25(_ent (_out(_string \"0000000"\)))))
				(_port (_int fx -1 0 26(_ent (_in((i 2))))))
				(_port (_int LE -1 0 27(_ent (_inout((i 2))))))
				(_port (_int CLK -1 0 28(_ent (_in))))
				(_port (_int CLR -1 0 29(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 62(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((Ycode1)(Ycode1))
			((Ycode2)(Ycode2))
			((Ycode3)(Ycode3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_implicit)
			(_port
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((Ycode1)(Ycode1))
				((Ycode2)(Ycode2))
				((Ycode3)(Ycode3))
				((fx)(fx))
				((LE)(LE))
				((CLK)(CLK))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int fx -1 0 37(_arch(_uni))))
		(_sig (_int CLR -1 0 38(_arch(_uni))))
		(_sig (_int GATE -1 0 39(_arch(_uni))))
		(_sig (_int CLK -1 0 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 42(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 2 0 42(_arch(_uni))))
		(_sig (_int Y2 2 0 43(_arch(_uni))))
		(_sig (_int Y3 2 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 45(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode1 3 0 45(_arch(_uni))))
		(_sig (_int Ycode2 3 0 46(_arch(_uni))))
		(_sig (_int Ycode3 3 0 47(_arch(_uni))))
		(_sig (_int Ylatch1 2 0 48(_arch(_uni))))
		(_sig (_int Ylatch2 2 0 49(_arch(_uni))))
		(_sig (_int Ylatch3 2 0 50(_arch(_uni))))
		(_sig (_int LE -1 0 51(_arch(_uni))))
		(_sig (_int GATEOUT -1 0 52(_arch(_uni))))
		(_sig (_int END_SIM -2 0 55(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 85(_prcs (_wait_for)(_trgt(1)(15)))))
			(fx_CLK(_arch 1 0 113(_prcs (_wait_for)(_trgt(0))(_read(15)))))
			(CLOCK_CLK(_arch 2 0 131(_prcs (_wait_for)(_trgt(3))(_read(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000045 55 2069          1515714640391 Core
(_unit VHDL (core 0 6(core 0 24))
	(_version vd0)
	(_time 1515714640392 2018.01.12 00:50:40)
	(_source (\./../src/Core/Core.vhd\))
	(_parameters tan)
	(_code 9597909ac6c3c383959386cf9292979390939693c3)
	(_ent
		(_time 1514295835330)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 0 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 0 26(_arch(_uni(_string \"000"\)))))
		(_sig (_int laciek 2 0 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(10))(_sens(2)(9)(3)(10))(_dssslsensitivity 2))))
			(line__47(_arch 1 0 47(_prcs (_simple)(_trgt(3)(11))(_sens(9))(_read(11)))))
			(line__65(_arch 2 0 65(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__66(_arch 3 0 66(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__70(_arch 4 0 70(_prcs (_simple)(_trgt(12))(_sens(4)(10))(_read(2)))))
			(line__78(_arch 5 0 78(_assignment (_alias((Ylatch)(laciek)))(_trgt(8))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 6 -1)
)
I 000056 55 2510          1515714640436 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1515714640437 2018.01.12 00:50:40)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code c3c1c696969595d5c1c6859896c5c1c5c0c595c4c1)
	(_ent
		(_time 1514295835378)
	)
	(_comp
		(Core
			(_object
				(_port (_int LE -1 0 14(_ent (_in))))
				(_port (_int Ylatch 0 0 15(_ent (_inout(_string \"0000"\)))))
				(_port (_int fx -1 0 16(_ent (_in))))
				(_port (_int fautomat -1 0 17(_ent (_in))))
				(_port (_int CLR -1 0 18(_ent (_in))))
				(_port (_int Yx 1 0 19(_ent (_inout(_string \"000"\)))))
				(_port (_int CE -1 0 20(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 0 21(_ent (_inout))))
				(_port (_int Y 0 0 22(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 51(_comp Core)
		(_port
			((LE)(LE))
			((Ylatch)(Ylatch))
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((Yx)(Yx))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
			(_port
				((fx)(fx))
				((fautomat)(fautomat))
				((CLR)(CLR))
				((CE)(CE))
				((LE)(LE))
				((Yx)(Yx))
				((Yautomat)(Yautomat))
				((Y)(Y))
				((Ylatch)(Ylatch))
				((CLK)(CLK))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int fx -1 0 32(_arch(_uni))))
		(_sig (_int fautomat -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int CE -1 0 35(_arch(_uni))))
		(_sig (_int Yautomat -1 0 36(_arch(_uni))))
		(_sig (_int CLK -1 0 37(_arch(_uni))))
		(_sig (_int LE -1 0 38(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 2 0 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 41(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Yx 3 0 41(_arch(_uni))))
		(_sig (_int Ylatch 2 0 42(_arch(_uni))))
		(_sig (_int END_SIM -2 0 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 69(_prcs (_wait_for)(_trgt(2)(6)(10)))))
			(CLOCK_CLK(_arch 1 0 90(_prcs (_wait_for)(_trgt(5))(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 610 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 115 (core_tb))
	(_version vd0)
	(_time 1515714640440 2018.01.12 00:50:40)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code c3c0c196c59594d4c7c2d19997c596c5c0c5cbc695)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
				(_port
					((fx)(fx))
					((fautomat)(fautomat))
					((CLR)(CLR))
					((CE)(CE))
					((LE)(LE))
					((Yx)(Yx))
					((Yautomat)(Yautomat))
					((Y)(Y))
					((Ylatch)(Ylatch))
					((CLK)(CLK))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000053 55 1369          1515714755719 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 0 19))
	(_version vd0)
	(_time 1515714755720 2018.01.12 00:52:35)
	(_source (\./../src/Dec_Counters.vhd\))
	(_parameters tan)
	(_code 15131812154242004140064f121210134012111310)
	(_ent
		(_time 1514295834984)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(6))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 0 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000046 55 1129          1515714755786 latch
(_unit VHDL (latch 0 6(latch 0 18))
	(_version vd0)
	(_time 1515714755787 2018.01.12 00:52:35)
	(_source (\./../src/latch.vhd\))
	(_parameters tan)
	(_code 636539636135337562647b3961656264676560656b)
	(_ent
		(_time 1515714640084)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int laciek 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 0 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(4))(_sens(0)(3))(_read(1)))))
			(line__34(_arch 1 0 34(_assignment (_alias((Ylatch)(laciek)))(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 2 -1)
)
I 000053 55 1270          1515714755826 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 0 19))
	(_version vd0)
	(_time 1515714755827 2018.01.12 00:52:35)
	(_source (\./../src/Dec_conter3.vhd\))
	(_parameters tan)
	(_code 82848f8c85d5d597d68d91d885858784d785868487)
	(_ent
		(_time 1514295835280)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in))))
		(_port (_int CLR -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 0 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(0)(5)))))
			(line__42(_arch 1 0 42(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000053 55 1470          1515714755869 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1515714755870 2018.01.12 00:52:35)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code b1b7bce5b5e6e6a4e5e2a2ebb6b6b4b7e4b6b5b7b4)
	(_ent
		(_time 1514295835032)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(6)(7))(_sens(4)(5)(0)(1)(6))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__47(_arch 2 0 47(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
I 000048 55 1164          1515714755914 automat
(_unit VHDL (automat 0 6(automat 0 17))
	(_version vd0)
	(_time 1515714755915 2018.01.12 00:52:35)
	(_source (\./../src/automat.vhd\))
	(_parameters tan)
	(_code e0e6e8b2e5b6b0f6b4b0a4bab0e7e4e6e1e7e5e7e4)
	(_ent
		(_time 1514295835186)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 0 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 0 20(_arch(_uni))))
		(_sig (_int laciek -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(3)(4)(5))(_sens(2))(_read(3)))))
			(line__46(_arch 1 0 46(_assignment (_alias((LE)(laciek)))(_simpleassign BUF)(_trgt(1))(_sens(5)))))
			(line__48(_arch 2 0 48(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 3 -1)
)
I 000048 55 1086          1515714755957 segcode
(_unit VHDL (segcode 0 6(segcode 0 17))
	(_version vd0)
	(_time 1515714755958 2018.01.12 00:52:35)
	(_source (\./../src/segcode.vhd\))
	(_parameters tan)
	(_code 0f085d095c585c190d5c49555a090a080c090a0908)
	(_ent
		(_time 1515713932478)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 8(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 1 0 9(_ent(_out(_string \"0000000"\)))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686018 131586)
	)
	(_model . segcode 1 -1)
)
I 000044 55 8935          1515714755997 top
(_unit VHDL (top 0 28(top 0 48))
	(_version vd0)
	(_time 1515714755998 2018.01.12 00:52:35)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 2e297b2a2d787a397e7e68757f292a2878292e292a)
	(_ent
		(_time 1515714755994)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 54(_ent (_in))))
				(_port (_int GATE -1 0 55(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 56(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 97(_ent (_in))))
				(_port (_int Ylatch 6 0 98(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 7 0 99(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 80(_ent (_in))))
				(_port (_int GATEIN -1 0 81(_ent (_in((i 2))))))
				(_port (_int fx -1 0 82(_ent (_in))))
				(_port (_int GATEOUT -1 0 83(_ent (_out((i 2))))))
				(_port (_int Y 4 0 84(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 61(_ent (_in))))
				(_port (_int GATEIN -1 0 62(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 63(_ent (_in((i 2))))))
				(_port (_int fx -1 0 64(_ent (_in))))
				(_port (_int GATEOUT -1 0 65(_ent (_inout((i 2))))))
				(_port (_int Y 2 0 66(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 89(_ent (_in((i 2))))))
				(_port (_int LE -1 0 90(_ent (_in((i 2))))))
				(_port (_int Ylicznik 5 0 91(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 5 0 92(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 71(_ent (_in))))
				(_port (_int GATEIN -1 0 72(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 73(_ent (_in((i 2))))))
				(_port (_int fx -1 0 74(_ent (_in))))
				(_port (_int Y 3 0 75(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 121(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 128(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U2 0 138(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 147(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 157(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 167(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 178(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 189(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 200(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U9 0 209(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 33(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode1 0 0 33(_ent(_out))))
		(_port (_int Ycode2 0 0 34(_ent(_out))))
		(_port (_int Ycode3 0 0 35(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 1 0 36(_ent(_out))))
		(_port (_int Ylatch2 1 0 37(_ent(_out))))
		(_port (_int Ylatch3 1 0 38(_ent(_out))))
		(_port (_int GATE -1 0 39(_ent(_inout))))
		(_port (_int GATEOUT -1 0 40(_ent(_inout))))
		(_port (_int LE -1 0 41(_ent(_inout))))
		(_port (_int Y1 1 0 42(_ent(_inout))))
		(_port (_int Y2 1 0 43(_ent(_inout))))
		(_port (_int Y3 1 0 44(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 66(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 75(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 84(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 91(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 98(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 99(_array -1 ((_dto i 6 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 104(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 108(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 109(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 8 0 109(_arch(_uni))))
		(_sig (_int BusOutput2 8 0 110(_arch(_uni))))
		(_sig (_int BusOutput3 8 0 111(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 112(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 9 0 112(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 115(_arch(_uni))))
		(_prcs
			(line__223(_arch 0 0 223(_assignment (_alias((Ycode1)(Ycode)))(_trgt(3))(_sens(19)))))
			(line__224(_arch 1 0 224(_assignment (_alias((Ycode2)(Ycode)))(_trgt(4))(_sens(19)))))
			(line__225(_arch 2 0 225(_assignment (_alias((Ycode3)(Ycode)))(_trgt(5))(_sens(19)))))
			(line__226(_arch 3 0 226(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(6(0)))(_sens(16(4))))))
			(line__227(_arch 4 0 227(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(6(1)))(_sens(16(5))))))
			(line__228(_arch 5 0 228(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(6(2)))(_sens(16(6))))))
			(line__229(_arch 6 0 229(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(6(3)))(_sens(16(7))))))
			(line__230(_arch 7 0 230(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(7(0)))(_sens(17(4))))))
			(line__231(_arch 8 0 231(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(7(1)))(_sens(17(5))))))
			(line__232(_arch 9 0 232(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(7(2)))(_sens(17(6))))))
			(line__233(_arch 10 0 233(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(7(3)))(_sens(17(7))))))
			(line__234(_arch 11 0 234(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(8(0)))(_sens(18(4))))))
			(line__235(_arch 12 0 235(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(8(1)))(_sens(18(5))))))
			(line__236(_arch 13 0 236(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(8(2)))(_sens(18(6))))))
			(line__237(_arch 14 0 237(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(8(3)))(_sens(18(7))))))
			(line__242(_arch 15 0 242(_assignment (_trgt(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 16 -1)
)
I 000056 55 3399          1515714756050 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1515714756051 2018.01.12 00:52:36)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code 5d5b585e000a0c4a56521807055b0f580b5a595b5f)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 0 15(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch2 0 0 21(_ent (_out(_string \"0000"\)))))
				(_port (_int Ylatch3 0 0 22(_ent (_out(_string \"0000"\)))))
				(_port (_int Ycode1 1 0 23(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode2 1 0 24(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode3 1 0 25(_ent (_out(_string \"0000000"\)))))
				(_port (_int fx -1 0 26(_ent (_in((i 2))))))
				(_port (_int LE -1 0 27(_ent (_inout((i 2))))))
				(_port (_int CLK -1 0 28(_ent (_in))))
				(_port (_int CLR -1 0 29(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 62(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((Ycode1)(Ycode1))
			((Ycode2)(Ycode2))
			((Ycode3)(Ycode3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Ycode1)(Ycode1))
				((Ycode2)(Ycode2))
				((Ycode3)(Ycode3))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int fx -1 0 37(_arch(_uni))))
		(_sig (_int CLR -1 0 38(_arch(_uni))))
		(_sig (_int GATE -1 0 39(_arch(_uni))))
		(_sig (_int CLK -1 0 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 42(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 2 0 42(_arch(_uni))))
		(_sig (_int Y2 2 0 43(_arch(_uni))))
		(_sig (_int Y3 2 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 45(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode1 3 0 45(_arch(_uni))))
		(_sig (_int Ycode2 3 0 46(_arch(_uni))))
		(_sig (_int Ycode3 3 0 47(_arch(_uni))))
		(_sig (_int Ylatch1 2 0 48(_arch(_uni))))
		(_sig (_int Ylatch2 2 0 49(_arch(_uni))))
		(_sig (_int Ylatch3 2 0 50(_arch(_uni))))
		(_sig (_int LE -1 0 51(_arch(_uni))))
		(_sig (_int GATEOUT -1 0 52(_arch(_uni))))
		(_sig (_int END_SIM -2 0 55(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 85(_prcs (_wait_for)(_trgt(1)(15)))))
			(fx_CLK(_arch 1 0 113(_prcs (_wait_for)(_trgt(0))(_read(15)))))
			(CLOCK_CLK(_arch 2 0 131(_prcs (_wait_for)(_trgt(3))(_read(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 731 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 156 (miernik_tb))
	(_version vd0)
	(_time 1515714756054 2018.01.12 00:52:36)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code 6c6b396c3a3a3b7b686d7e36386a396a6f6a64693a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Ycode1)(Ycode1))
					((Ycode2)(Ycode2))
					((Ycode3)(Ycode3))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 2069          1515714756098 Core
(_unit VHDL (core 0 6(core 0 24))
	(_version vd0)
	(_time 1515714756099 2018.01.12 00:52:36)
	(_source (\./../src/Core/Core.vhd\))
	(_parameters tan)
	(_code 9b9dc9949fcdcd8d9b9d88c19c9c999d9e9d989dcd)
	(_ent
		(_time 1514295835330)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 0 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 0 26(_arch(_uni(_string \"000"\)))))
		(_sig (_int laciek 2 0 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(10))(_sens(2)(9)(3)(10))(_dssslsensitivity 2))))
			(line__47(_arch 1 0 47(_prcs (_simple)(_trgt(3)(11))(_sens(9))(_read(11)))))
			(line__65(_arch 2 0 65(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__66(_arch 3 0 66(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__70(_arch 4 0 70(_prcs (_simple)(_trgt(12))(_sens(4)(10))(_read(2)))))
			(line__78(_arch 5 0 78(_assignment (_alias((Ylatch)(laciek)))(_trgt(8))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 6 -1)
)
I 000056 55 2510          1515714756147 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1515714756148 2018.01.12 00:52:36)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code cacc989fcd9c9cdcc8cf8c919fccc8ccc9cc9ccdc8)
	(_ent
		(_time 1514295835378)
	)
	(_comp
		(Core
			(_object
				(_port (_int LE -1 0 14(_ent (_in))))
				(_port (_int Ylatch 0 0 15(_ent (_inout(_string \"0000"\)))))
				(_port (_int fx -1 0 16(_ent (_in))))
				(_port (_int fautomat -1 0 17(_ent (_in))))
				(_port (_int CLR -1 0 18(_ent (_in))))
				(_port (_int Yx 1 0 19(_ent (_inout(_string \"000"\)))))
				(_port (_int CE -1 0 20(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 0 21(_ent (_inout))))
				(_port (_int Y 0 0 22(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 51(_comp Core)
		(_port
			((LE)(LE))
			((Ylatch)(Ylatch))
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((Yx)(Yx))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
			(_port
				((fx)(fx))
				((fautomat)(fautomat))
				((CLR)(CLR))
				((CE)(CE))
				((LE)(LE))
				((Yx)(Yx))
				((Yautomat)(Yautomat))
				((Y)(Y))
				((Ylatch)(Ylatch))
				((CLK)(CLK))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int fx -1 0 32(_arch(_uni))))
		(_sig (_int fautomat -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int CE -1 0 35(_arch(_uni))))
		(_sig (_int Yautomat -1 0 36(_arch(_uni))))
		(_sig (_int CLK -1 0 37(_arch(_uni))))
		(_sig (_int LE -1 0 38(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 2 0 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 41(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Yx 3 0 41(_arch(_uni))))
		(_sig (_int Ylatch 2 0 42(_arch(_uni))))
		(_sig (_int END_SIM -2 0 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 69(_prcs (_wait_for)(_trgt(2)(6)(10)))))
			(CLOCK_CLK(_arch 1 0 90(_prcs (_wait_for)(_trgt(5))(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 610 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 115 (core_tb))
	(_version vd0)
	(_time 1515714756152 2018.01.12 00:52:36)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code cacd9f9f9e9c9dddcecbd8909ecc9fccc9ccc2cf9c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
				(_port
					((fx)(fx))
					((fautomat)(fautomat))
					((CLR)(CLR))
					((CE)(CE))
					((LE)(LE))
					((Yx)(Yx))
					((Yautomat)(Yautomat))
					((Y)(Y))
					((Ylatch)(Ylatch))
					((CLK)(CLK))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 8935          1515714759743 top
(_unit VHDL (top 0 28(top 0 48))
	(_version vd0)
	(_time 1515714759744 2018.01.12 00:52:39)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code d4d2d886868280c38484928f85d3d0d282d3d4d3d0)
	(_ent
		(_time 1515714755993)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 54(_ent (_in))))
				(_port (_int GATE -1 0 55(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 56(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 97(_ent (_in))))
				(_port (_int Ylatch 6 0 98(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 7 0 99(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 80(_ent (_in))))
				(_port (_int GATEIN -1 0 81(_ent (_in((i 2))))))
				(_port (_int fx -1 0 82(_ent (_in))))
				(_port (_int GATEOUT -1 0 83(_ent (_out((i 2))))))
				(_port (_int Y 4 0 84(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 61(_ent (_in))))
				(_port (_int GATEIN -1 0 62(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 63(_ent (_in((i 2))))))
				(_port (_int fx -1 0 64(_ent (_in))))
				(_port (_int GATEOUT -1 0 65(_ent (_inout((i 2))))))
				(_port (_int Y 2 0 66(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 89(_ent (_in((i 2))))))
				(_port (_int LE -1 0 90(_ent (_in((i 2))))))
				(_port (_int Ylicznik 5 0 91(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 5 0 92(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 71(_ent (_in))))
				(_port (_int GATEIN -1 0 72(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 73(_ent (_in((i 2))))))
				(_port (_int fx -1 0 74(_ent (_in))))
				(_port (_int Y 3 0 75(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 121(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 128(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U2 0 138(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 147(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 157(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 167(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 178(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 189(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 200(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U9 0 209(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 33(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode1 0 0 33(_ent(_out))))
		(_port (_int Ycode2 0 0 34(_ent(_out))))
		(_port (_int Ycode3 0 0 35(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 1 0 36(_ent(_out))))
		(_port (_int Ylatch2 1 0 37(_ent(_out))))
		(_port (_int Ylatch3 1 0 38(_ent(_out))))
		(_port (_int GATE -1 0 39(_ent(_inout))))
		(_port (_int GATEOUT -1 0 40(_ent(_inout))))
		(_port (_int LE -1 0 41(_ent(_inout))))
		(_port (_int Y1 1 0 42(_ent(_inout))))
		(_port (_int Y2 1 0 43(_ent(_inout))))
		(_port (_int Y3 1 0 44(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 66(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 75(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 84(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 91(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 98(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 99(_array -1 ((_dto i 6 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 104(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 108(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 109(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 8 0 109(_arch(_uni))))
		(_sig (_int BusOutput2 8 0 110(_arch(_uni))))
		(_sig (_int BusOutput3 8 0 111(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 112(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 9 0 112(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 115(_arch(_uni))))
		(_prcs
			(line__223(_arch 0 0 223(_assignment (_alias((Ycode1)(Ycode)))(_trgt(3))(_sens(19)))))
			(line__224(_arch 1 0 224(_assignment (_alias((Ycode2)(Ycode)))(_trgt(4))(_sens(19)))))
			(line__225(_arch 2 0 225(_assignment (_alias((Ycode3)(Ycode)))(_trgt(5))(_sens(19)))))
			(line__226(_arch 3 0 226(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(6(0)))(_sens(16(4))))))
			(line__227(_arch 4 0 227(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(6(1)))(_sens(16(5))))))
			(line__228(_arch 5 0 228(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(6(2)))(_sens(16(6))))))
			(line__229(_arch 6 0 229(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(6(3)))(_sens(16(7))))))
			(line__230(_arch 7 0 230(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(7(0)))(_sens(17(4))))))
			(line__231(_arch 8 0 231(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(7(1)))(_sens(17(5))))))
			(line__232(_arch 9 0 232(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(7(2)))(_sens(17(6))))))
			(line__233(_arch 10 0 233(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(7(3)))(_sens(17(7))))))
			(line__234(_arch 11 0 234(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(8(0)))(_sens(18(4))))))
			(line__235(_arch 12 0 235(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(8(1)))(_sens(18(5))))))
			(line__236(_arch 13 0 236(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(8(2)))(_sens(18(6))))))
			(line__237(_arch 14 0 237(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(8(3)))(_sens(18(7))))))
			(line__242(_arch 15 0 242(_assignment (_trgt(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 16 -1)
)
I 000046 55 1111          1515715234944 latch
(_unit VHDL (latch 0 6(latch 0 18))
	(_version vd0)
	(_time 1515715234945 2018.01.12 01:00:34)
	(_source (\./../src/latch.vhd\))
	(_parameters tan)
	(_code 17144d101141470116100f4d15111610131114111f)
	(_ent
		(_time 1515715234942)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int laciek 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 0 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(4))(_sens(0)(3))(_read(1)))))
			(line__34(_arch 1 0 34(_assignment (_alias((Ylatch)(laciek)))(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 2 -1)
)
I 000048 55 1086          1515715238675 segcode
(_unit VHDL (segcode 0 6(segcode 0 17))
	(_version vd0)
	(_time 1515715238676 2018.01.12 01:00:38)
	(_source (\./../src/segcode.vhd\))
	(_parameters tan)
	(_code 9e9f9a91cec9cd889ccdd8c4cb989b999d989b9899)
	(_ent
		(_time 1515713932478)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 8(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 1 0 9(_ent(_out(_string \"0000000"\)))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686018 131586)
	)
	(_model . segcode 1 -1)
)
I 000048 55 1068          1515715247689 segcode
(_unit VHDL (segcode 0 6(segcode 0 17))
	(_version vd0)
	(_time 1515715247690 2018.01.12 01:00:47)
	(_source (\./../src/segcode.vhd\))
	(_parameters tan)
	(_code d5da8787d58286c3d786938f80d3d0d2d6d3d0d3d2)
	(_ent
		(_time 1515715247687)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 1 0 9(_ent(_out(_string \"0000000"\)))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686018 131586)
	)
	(_model . segcode 1 -1)
)
I 000056 55 3345          1515715265868 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1515715265869 2018.01.12 01:01:05)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code e1b3b4b2e9b6b0f6eaeea4bbb9e7b3e4b7e6e5e7e3)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 0 15(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_out))))
				(_port (_int Ylatch2 0 0 21(_ent (_out))))
				(_port (_int Ylatch3 0 0 22(_ent (_out))))
				(_port (_int Ycode1 1 0 23(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode2 1 0 24(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode3 1 0 25(_ent (_out(_string \"0000000"\)))))
				(_port (_int fx -1 0 26(_ent (_in((i 2))))))
				(_port (_int LE -1 0 27(_ent (_inout((i 2))))))
				(_port (_int CLK -1 0 28(_ent (_in))))
				(_port (_int CLR -1 0 29(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 62(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((Ycode1)(Ycode1))
			((Ycode2)(Ycode2))
			((Ycode3)(Ycode3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Ycode1)(Ycode1))
				((Ycode2)(Ycode2))
				((Ycode3)(Ycode3))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int fx -1 0 37(_arch(_uni))))
		(_sig (_int CLR -1 0 38(_arch(_uni))))
		(_sig (_int GATE -1 0 39(_arch(_uni))))
		(_sig (_int CLK -1 0 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 42(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 2 0 42(_arch(_uni))))
		(_sig (_int Y2 2 0 43(_arch(_uni))))
		(_sig (_int Y3 2 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 45(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode1 3 0 45(_arch(_uni))))
		(_sig (_int Ycode2 3 0 46(_arch(_uni))))
		(_sig (_int Ycode3 3 0 47(_arch(_uni))))
		(_sig (_int Ylatch1 2 0 48(_arch(_uni))))
		(_sig (_int Ylatch2 2 0 49(_arch(_uni))))
		(_sig (_int Ylatch3 2 0 50(_arch(_uni))))
		(_sig (_int LE -1 0 51(_arch(_uni))))
		(_sig (_int GATEOUT -1 0 52(_arch(_uni))))
		(_sig (_int END_SIM -2 0 55(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 85(_prcs (_wait_for)(_trgt(1)(15)))))
			(fx_CLK(_arch 1 0 113(_prcs (_wait_for)(_trgt(0))(_read(15)))))
			(CLOCK_CLK(_arch 2 0 131(_prcs (_wait_for)(_trgt(3))(_read(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 731 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 156 (miernik_tb))
	(_version vd0)
	(_time 1515715265874 2018.01.12 01:01:05)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code e1b2e4b2e5b7b6f6e5e0f3bbb5e7b4e7e2e7e9e4b7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Ycode1)(Ycode1))
					((Ycode2)(Ycode2))
					((Ycode3)(Ycode3))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 8935          1515715268453 top
(_unit VHDL (top 0 28(top 0 48))
	(_version vd0)
	(_time 1515715268454 2018.01.12 01:01:08)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code f3a0a5a3a6a5a7e4a3a3b5a8a2f4f7f5a5f4f3f4f7)
	(_ent
		(_time 1515714755993)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 54(_ent (_in))))
				(_port (_int GATE -1 0 55(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 56(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 97(_ent (_in))))
				(_port (_int Ylatch 6 0 98(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 7 0 99(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 80(_ent (_in))))
				(_port (_int GATEIN -1 0 81(_ent (_in((i 2))))))
				(_port (_int fx -1 0 82(_ent (_in))))
				(_port (_int GATEOUT -1 0 83(_ent (_out((i 2))))))
				(_port (_int Y 4 0 84(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 61(_ent (_in))))
				(_port (_int GATEIN -1 0 62(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 63(_ent (_in((i 2))))))
				(_port (_int fx -1 0 64(_ent (_in))))
				(_port (_int GATEOUT -1 0 65(_ent (_inout((i 2))))))
				(_port (_int Y 2 0 66(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 89(_ent (_in((i 2))))))
				(_port (_int LE -1 0 90(_ent (_in((i 2))))))
				(_port (_int Ylicznik 5 0 91(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 5 0 92(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 71(_ent (_in))))
				(_port (_int GATEIN -1 0 72(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 73(_ent (_in((i 2))))))
				(_port (_int fx -1 0 74(_ent (_in))))
				(_port (_int Y 3 0 75(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 121(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 128(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U2 0 138(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 147(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 157(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 167(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 178(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 189(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 200(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U9 0 209(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 33(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode1 0 0 33(_ent(_out))))
		(_port (_int Ycode2 0 0 34(_ent(_out))))
		(_port (_int Ycode3 0 0 35(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 1 0 36(_ent(_out))))
		(_port (_int Ylatch2 1 0 37(_ent(_out))))
		(_port (_int Ylatch3 1 0 38(_ent(_out))))
		(_port (_int GATE -1 0 39(_ent(_inout))))
		(_port (_int GATEOUT -1 0 40(_ent(_inout))))
		(_port (_int LE -1 0 41(_ent(_inout))))
		(_port (_int Y1 1 0 42(_ent(_inout))))
		(_port (_int Y2 1 0 43(_ent(_inout))))
		(_port (_int Y3 1 0 44(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 66(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 75(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 84(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 91(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 98(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 99(_array -1 ((_dto i 6 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 104(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 108(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 109(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 8 0 109(_arch(_uni))))
		(_sig (_int BusOutput2 8 0 110(_arch(_uni))))
		(_sig (_int BusOutput3 8 0 111(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 112(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 9 0 112(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 115(_arch(_uni))))
		(_prcs
			(line__223(_arch 0 0 223(_assignment (_alias((Ycode1)(Ycode)))(_trgt(3))(_sens(19)))))
			(line__224(_arch 1 0 224(_assignment (_alias((Ycode2)(Ycode)))(_trgt(4))(_sens(19)))))
			(line__225(_arch 2 0 225(_assignment (_alias((Ycode3)(Ycode)))(_trgt(5))(_sens(19)))))
			(line__226(_arch 3 0 226(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(6(0)))(_sens(16(4))))))
			(line__227(_arch 4 0 227(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(6(1)))(_sens(16(5))))))
			(line__228(_arch 5 0 228(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(6(2)))(_sens(16(6))))))
			(line__229(_arch 6 0 229(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(6(3)))(_sens(16(7))))))
			(line__230(_arch 7 0 230(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(7(0)))(_sens(17(4))))))
			(line__231(_arch 8 0 231(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(7(1)))(_sens(17(5))))))
			(line__232(_arch 9 0 232(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(7(2)))(_sens(17(6))))))
			(line__233(_arch 10 0 233(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(7(3)))(_sens(17(7))))))
			(line__234(_arch 11 0 234(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(8(0)))(_sens(18(4))))))
			(line__235(_arch 12 0 235(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(8(1)))(_sens(18(5))))))
			(line__236(_arch 13 0 236(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(8(2)))(_sens(18(6))))))
			(line__237(_arch 14 0 237(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(8(3)))(_sens(18(7))))))
			(line__242(_arch 15 0 242(_assignment (_trgt(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 16 -1)
)
I 000053 55 1369          1515715329156 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 0 19))
	(_version vd0)
	(_time 1515715329157 2018.01.12 01:02:09)
	(_source (\./../src/Dec_Counters.vhd\))
	(_parameters tan)
	(_code 12471f151545450746470148151517144715161417)
	(_ent
		(_time 1514295834984)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(6))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 0 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000046 55 1111          1515715329220 latch
(_unit VHDL (latch 0 6(latch 0 18))
	(_version vd0)
	(_time 1515715329221 2018.01.12 01:02:09)
	(_source (\./../src/latch.vhd\))
	(_parameters tan)
	(_code 51040b52510701475056490b535750565557525759)
	(_ent
		(_time 1515715234941)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int laciek 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 0 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(4))(_sens(0)(3))(_read(1)))))
			(line__34(_arch 1 0 34(_assignment (_alias((Ylatch)(laciek)))(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 2 -1)
)
I 000053 55 1270          1515715329264 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 0 19))
	(_version vd0)
	(_time 1515715329265 2018.01.12 01:02:09)
	(_source (\./../src/Dec_conter3.vhd\))
	(_parameters tan)
	(_code 80d58d8e85d7d795d48f93da87878586d587848685)
	(_ent
		(_time 1514295835280)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in))))
		(_port (_int CLR -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 0 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(0)(5)))))
			(line__42(_arch 1 0 42(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000053 55 1470          1515715329313 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1515715329314 2018.01.12 01:02:09)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code aefba3f9fef9f9bbfafdbdf4a9a9aba8fba9aaa8ab)
	(_ent
		(_time 1514295835032)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(6)(7))(_sens(4)(5)(0)(1)(6))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__47(_arch 2 0 47(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
I 000048 55 1164          1515715329361 automat
(_unit VHDL (automat 0 6(automat 0 17))
	(_version vd0)
	(_time 1515715329362 2018.01.12 01:02:09)
	(_source (\./../src/automat.vhd\))
	(_parameters tan)
	(_code dd88d58e8c8b8dcb898d99878ddad9dbdcdad8dad9)
	(_ent
		(_time 1514295835186)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 0 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 0 20(_arch(_uni))))
		(_sig (_int laciek -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(3)(4)(5))(_sens(2))(_read(3)))))
			(line__46(_arch 1 0 46(_assignment (_alias((LE)(laciek)))(_simpleassign BUF)(_trgt(1))(_sens(5)))))
			(line__48(_arch 2 0 48(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 3 -1)
)
I 000048 55 1068          1515715329410 segcode
(_unit VHDL (segcode 0 6(segcode 0 17))
	(_version vd0)
	(_time 1515715329411 2018.01.12 01:02:09)
	(_source (\./../src/segcode.vhd\))
	(_parameters tan)
	(_code 0c585e0a5a5b5f1a0e5f4a56590a090b0f0a090a0b)
	(_ent
		(_time 1515715247686)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 1 0 9(_ent(_out(_string \"0000000"\)))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686018 131586)
	)
	(_model . segcode 1 -1)
)
I 000044 55 8935          1515715329457 top
(_unit VHDL (top 0 28(top 0 48))
	(_version vd0)
	(_time 1515715329458 2018.01.12 01:02:09)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 4b1f1e494f1d1f5c1b1b0d101a4c4f4d1d4c4b4c4f)
	(_ent
		(_time 1515714755993)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 54(_ent (_in))))
				(_port (_int GATE -1 0 55(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 56(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 97(_ent (_in))))
				(_port (_int Ylatch 6 0 98(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 7 0 99(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 80(_ent (_in))))
				(_port (_int GATEIN -1 0 81(_ent (_in((i 2))))))
				(_port (_int fx -1 0 82(_ent (_in))))
				(_port (_int GATEOUT -1 0 83(_ent (_out((i 2))))))
				(_port (_int Y 4 0 84(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 61(_ent (_in))))
				(_port (_int GATEIN -1 0 62(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 63(_ent (_in((i 2))))))
				(_port (_int fx -1 0 64(_ent (_in))))
				(_port (_int GATEOUT -1 0 65(_ent (_inout((i 2))))))
				(_port (_int Y 2 0 66(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 89(_ent (_in((i 2))))))
				(_port (_int LE -1 0 90(_ent (_in((i 2))))))
				(_port (_int Ylicznik 5 0 91(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 5 0 92(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 71(_ent (_in))))
				(_port (_int GATEIN -1 0 72(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 73(_ent (_in((i 2))))))
				(_port (_int fx -1 0 74(_ent (_in))))
				(_port (_int Y 3 0 75(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 121(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 128(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U2 0 138(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 147(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 157(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 167(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 178(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 189(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 200(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U9 0 209(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 33(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode1 0 0 33(_ent(_out))))
		(_port (_int Ycode2 0 0 34(_ent(_out))))
		(_port (_int Ycode3 0 0 35(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 1 0 36(_ent(_out))))
		(_port (_int Ylatch2 1 0 37(_ent(_out))))
		(_port (_int Ylatch3 1 0 38(_ent(_out))))
		(_port (_int GATE -1 0 39(_ent(_inout))))
		(_port (_int GATEOUT -1 0 40(_ent(_inout))))
		(_port (_int LE -1 0 41(_ent(_inout))))
		(_port (_int Y1 1 0 42(_ent(_inout))))
		(_port (_int Y2 1 0 43(_ent(_inout))))
		(_port (_int Y3 1 0 44(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 66(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 75(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 84(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 91(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 98(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 99(_array -1 ((_dto i 6 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 104(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 108(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 109(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 8 0 109(_arch(_uni))))
		(_sig (_int BusOutput2 8 0 110(_arch(_uni))))
		(_sig (_int BusOutput3 8 0 111(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 112(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 9 0 112(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 115(_arch(_uni))))
		(_prcs
			(line__223(_arch 0 0 223(_assignment (_alias((Ycode1)(Ycode)))(_trgt(3))(_sens(19)))))
			(line__224(_arch 1 0 224(_assignment (_alias((Ycode2)(Ycode)))(_trgt(4))(_sens(19)))))
			(line__225(_arch 2 0 225(_assignment (_alias((Ycode3)(Ycode)))(_trgt(5))(_sens(19)))))
			(line__226(_arch 3 0 226(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(6(0)))(_sens(16(4))))))
			(line__227(_arch 4 0 227(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(6(1)))(_sens(16(5))))))
			(line__228(_arch 5 0 228(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(6(2)))(_sens(16(6))))))
			(line__229(_arch 6 0 229(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(6(3)))(_sens(16(7))))))
			(line__230(_arch 7 0 230(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(7(0)))(_sens(17(4))))))
			(line__231(_arch 8 0 231(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(7(1)))(_sens(17(5))))))
			(line__232(_arch 9 0 232(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(7(2)))(_sens(17(6))))))
			(line__233(_arch 10 0 233(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(7(3)))(_sens(17(7))))))
			(line__234(_arch 11 0 234(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(8(0)))(_sens(18(4))))))
			(line__235(_arch 12 0 235(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(8(1)))(_sens(18(5))))))
			(line__236(_arch 13 0 236(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(8(2)))(_sens(18(6))))))
			(line__237(_arch 14 0 237(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(8(3)))(_sens(18(7))))))
			(line__242(_arch 15 0 242(_assignment (_trgt(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 16 -1)
)
I 000056 55 3345          1515715329509 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1515715329510 2018.01.12 01:02:09)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code 7a2f7f7b222d2b6d71753f20227c287f2c7d7e7c78)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 0 15(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_out))))
				(_port (_int Ylatch2 0 0 21(_ent (_out))))
				(_port (_int Ylatch3 0 0 22(_ent (_out))))
				(_port (_int Ycode1 1 0 23(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode2 1 0 24(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode3 1 0 25(_ent (_out(_string \"0000000"\)))))
				(_port (_int fx -1 0 26(_ent (_in((i 2))))))
				(_port (_int LE -1 0 27(_ent (_inout((i 2))))))
				(_port (_int CLK -1 0 28(_ent (_in))))
				(_port (_int CLR -1 0 29(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 62(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((Ycode1)(Ycode1))
			((Ycode2)(Ycode2))
			((Ycode3)(Ycode3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Ycode1)(Ycode1))
				((Ycode2)(Ycode2))
				((Ycode3)(Ycode3))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int fx -1 0 37(_arch(_uni))))
		(_sig (_int CLR -1 0 38(_arch(_uni))))
		(_sig (_int GATE -1 0 39(_arch(_uni))))
		(_sig (_int CLK -1 0 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 42(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 2 0 42(_arch(_uni))))
		(_sig (_int Y2 2 0 43(_arch(_uni))))
		(_sig (_int Y3 2 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 45(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode1 3 0 45(_arch(_uni))))
		(_sig (_int Ycode2 3 0 46(_arch(_uni))))
		(_sig (_int Ycode3 3 0 47(_arch(_uni))))
		(_sig (_int Ylatch1 2 0 48(_arch(_uni))))
		(_sig (_int Ylatch2 2 0 49(_arch(_uni))))
		(_sig (_int Ylatch3 2 0 50(_arch(_uni))))
		(_sig (_int LE -1 0 51(_arch(_uni))))
		(_sig (_int GATEOUT -1 0 52(_arch(_uni))))
		(_sig (_int END_SIM -2 0 55(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 85(_prcs (_wait_for)(_trgt(1)(15)))))
			(fx_CLK(_arch 1 0 113(_prcs (_wait_for)(_trgt(0))(_read(15)))))
			(CLOCK_CLK(_arch 2 0 131(_prcs (_wait_for)(_trgt(3))(_read(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 731 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 156 (miernik_tb))
	(_version vd0)
	(_time 1515715329521 2018.01.12 01:02:09)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code 89dddc8785dfde9e8d889bd3dd8fdc8f8a8f818cdf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Ycode1)(Ycode1))
					((Ycode2)(Ycode2))
					((Ycode3)(Ycode3))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 2069          1515715329568 Core
(_unit VHDL (core 0 6(core 0 24))
	(_version vd0)
	(_time 1515715329569 2018.01.12 01:02:09)
	(_source (\./../src/Core/Core.vhd\))
	(_parameters tan)
	(_code b8edeaece6eeeeaeb8beabe2bfbfbabebdbebbbeee)
	(_ent
		(_time 1514295835330)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 0 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 0 26(_arch(_uni(_string \"000"\)))))
		(_sig (_int laciek 2 0 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(10))(_sens(2)(9)(10)(3))(_dssslsensitivity 2))))
			(line__47(_arch 1 0 47(_prcs (_simple)(_trgt(11)(3))(_sens(9))(_read(11)))))
			(line__65(_arch 2 0 65(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__66(_arch 3 0 66(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__70(_arch 4 0 70(_prcs (_simple)(_trgt(12))(_sens(10)(4))(_read(2)))))
			(line__78(_arch 5 0 78(_assignment (_alias((Ylatch)(laciek)))(_trgt(8))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 6 -1)
)
I 000056 55 2510          1515715329613 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1515715329614 2018.01.12 01:02:09)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code d7828585868181c1d5d2918c82d1d5d1d4d181d0d5)
	(_ent
		(_time 1514295835378)
	)
	(_comp
		(Core
			(_object
				(_port (_int LE -1 0 14(_ent (_in))))
				(_port (_int Ylatch 0 0 15(_ent (_inout(_string \"0000"\)))))
				(_port (_int fx -1 0 16(_ent (_in))))
				(_port (_int fautomat -1 0 17(_ent (_in))))
				(_port (_int CLR -1 0 18(_ent (_in))))
				(_port (_int Yx 1 0 19(_ent (_inout(_string \"000"\)))))
				(_port (_int CE -1 0 20(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 0 21(_ent (_inout))))
				(_port (_int Y 0 0 22(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 51(_comp Core)
		(_port
			((LE)(LE))
			((Ylatch)(Ylatch))
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((Yx)(Yx))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
			(_port
				((fx)(fx))
				((fautomat)(fautomat))
				((CLR)(CLR))
				((CE)(CE))
				((LE)(LE))
				((Yx)(Yx))
				((Yautomat)(Yautomat))
				((Y)(Y))
				((Ylatch)(Ylatch))
				((CLK)(CLK))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int fx -1 0 32(_arch(_uni))))
		(_sig (_int fautomat -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int CE -1 0 35(_arch(_uni))))
		(_sig (_int Yautomat -1 0 36(_arch(_uni))))
		(_sig (_int CLK -1 0 37(_arch(_uni))))
		(_sig (_int LE -1 0 38(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 2 0 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 41(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Yx 3 0 41(_arch(_uni))))
		(_sig (_int Ylatch 2 0 42(_arch(_uni))))
		(_sig (_int END_SIM -2 0 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 69(_prcs (_wait_for)(_trgt(2)(6)(10)))))
			(CLOCK_CLK(_arch 1 0 90(_prcs (_wait_for)(_trgt(5))(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 610 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 115 (core_tb))
	(_version vd0)
	(_time 1515715329618 2018.01.12 01:02:09)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code e7b3b2b4e5b1b0f0e3e6f5bdb3e1b2e1e4e1efe2b1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
				(_port
					((fx)(fx))
					((fautomat)(fautomat))
					((CLR)(CLR))
					((CE)(CE))
					((LE)(LE))
					((Yx)(Yx))
					((Yautomat)(Yautomat))
					((Y)(Y))
					((Ylatch)(Ylatch))
					((CLK)(CLK))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 8935          1515715344260 top
(_unit VHDL (top 0 28(top 0 48))
	(_version vd0)
	(_time 1515715344261 2018.01.12 01:02:24)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 181f181f464e4c0f48485e43491f1c1e4e1f181f1c)
	(_ent
		(_time 1515714755993)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 54(_ent (_in))))
				(_port (_int GATE -1 0 55(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 56(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 97(_ent (_in))))
				(_port (_int Ylatch 6 0 98(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 7 0 99(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 80(_ent (_in))))
				(_port (_int GATEIN -1 0 81(_ent (_in((i 2))))))
				(_port (_int fx -1 0 82(_ent (_in))))
				(_port (_int GATEOUT -1 0 83(_ent (_out((i 2))))))
				(_port (_int Y 4 0 84(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 61(_ent (_in))))
				(_port (_int GATEIN -1 0 62(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 63(_ent (_in((i 2))))))
				(_port (_int fx -1 0 64(_ent (_in))))
				(_port (_int GATEOUT -1 0 65(_ent (_inout((i 2))))))
				(_port (_int Y 2 0 66(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 89(_ent (_in((i 2))))))
				(_port (_int LE -1 0 90(_ent (_in((i 2))))))
				(_port (_int Ylicznik 5 0 91(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 5 0 92(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 71(_ent (_in))))
				(_port (_int GATEIN -1 0 72(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 73(_ent (_in((i 2))))))
				(_port (_int fx -1 0 74(_ent (_in))))
				(_port (_int Y 3 0 75(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 121(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 128(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U2 0 138(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 147(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 157(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 167(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 178(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 189(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 200(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U9 0 209(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 33(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode1 0 0 33(_ent(_out))))
		(_port (_int Ycode2 0 0 34(_ent(_out))))
		(_port (_int Ycode3 0 0 35(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 1 0 36(_ent(_out))))
		(_port (_int Ylatch2 1 0 37(_ent(_out))))
		(_port (_int Ylatch3 1 0 38(_ent(_out))))
		(_port (_int GATE -1 0 39(_ent(_inout))))
		(_port (_int GATEOUT -1 0 40(_ent(_inout))))
		(_port (_int LE -1 0 41(_ent(_inout))))
		(_port (_int Y1 1 0 42(_ent(_inout))))
		(_port (_int Y2 1 0 43(_ent(_inout))))
		(_port (_int Y3 1 0 44(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 66(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 75(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 84(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 91(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 98(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 99(_array -1 ((_dto i 6 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 104(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 108(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 109(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 8 0 109(_arch(_uni))))
		(_sig (_int BusOutput2 8 0 110(_arch(_uni))))
		(_sig (_int BusOutput3 8 0 111(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 112(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 9 0 112(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 115(_arch(_uni))))
		(_prcs
			(line__223(_arch 0 0 223(_assignment (_alias((Ycode1)(Ycode)))(_trgt(3))(_sens(19)))))
			(line__224(_arch 1 0 224(_assignment (_alias((Ycode2)(Ycode)))(_trgt(4))(_sens(19)))))
			(line__225(_arch 2 0 225(_assignment (_alias((Ycode3)(Ycode)))(_trgt(5))(_sens(19)))))
			(line__226(_arch 3 0 226(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(6(0)))(_sens(16(4))))))
			(line__227(_arch 4 0 227(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(6(1)))(_sens(16(5))))))
			(line__228(_arch 5 0 228(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(6(2)))(_sens(16(6))))))
			(line__229(_arch 6 0 229(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(6(3)))(_sens(16(7))))))
			(line__230(_arch 7 0 230(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(7(0)))(_sens(17(4))))))
			(line__231(_arch 8 0 231(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(7(1)))(_sens(17(5))))))
			(line__232(_arch 9 0 232(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(7(2)))(_sens(17(6))))))
			(line__233(_arch 10 0 233(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(7(3)))(_sens(17(7))))))
			(line__234(_arch 11 0 234(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(8(0)))(_sens(18(4))))))
			(line__235(_arch 12 0 235(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(8(1)))(_sens(18(5))))))
			(line__236(_arch 13 0 236(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(8(2)))(_sens(18(6))))))
			(line__237(_arch 14 0 237(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(8(3)))(_sens(18(7))))))
			(line__242(_arch 15 0 242(_assignment (_trgt(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 16 -1)
)
I 000048 55 1148          1515715561872 segcode
(_unit VHDL (segcode 0 6(segcode 0 17))
	(_version vd0)
	(_time 1515715561873 2018.01.12 01:06:01)
	(_source (\./../src/segcode.vhd\))
	(_parameters tan)
	(_code 21232425257672372024677b742724262227242726)
	(_ent
		(_time 1515715247686)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 1 0 9(_ent(_out(_string \"0000000"\)))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1))(_sens(0)))))
			(line__25(_arch 1 0 25(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686018 131586)
	)
	(_model . segcode 2 -1)
)
I 000048 55 1085          1515715687324 segcode
(_unit VHDL (segcode 0 6(segcode 0 17))
	(_version vd0)
	(_time 1515715687325 2018.01.12 01:08:07)
	(_source (\./../src/segcode.vhd\))
	(_parameters tan)
	(_code 2e2d2d2a7e797d382e2968747b282b292d282b2829)
	(_ent
		(_time 1515715247686)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 1 0 9(_ent(_out(_string \"0000000"\)))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs (_simple)(_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50529026 197379)
		(50463234)
		(33686018 131843)
		(33751554)
		(50528771 197378)
		(50528770)
		(50463235 197379)
		(33686274)
		(33686275 131843)
		(50463490)
		(50463491 197123)
		(33751810)
		(50529027 197123)
	)
	(_model . segcode 1 -1)
)
I 000044 55 8935          1515715691365 top
(_unit VHDL (top 0 28(top 0 48))
	(_version vd0)
	(_time 1515715691366 2018.01.12 01:08:11)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code fdfeafadffaba9eaadadbba6acfaf9fbabfafdfaf9)
	(_ent
		(_time 1515714755993)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 54(_ent (_in))))
				(_port (_int GATE -1 0 55(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 56(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 97(_ent (_in))))
				(_port (_int Ylatch 6 0 98(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 7 0 99(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 80(_ent (_in))))
				(_port (_int GATEIN -1 0 81(_ent (_in((i 2))))))
				(_port (_int fx -1 0 82(_ent (_in))))
				(_port (_int GATEOUT -1 0 83(_ent (_out((i 2))))))
				(_port (_int Y 4 0 84(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 61(_ent (_in))))
				(_port (_int GATEIN -1 0 62(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 63(_ent (_in((i 2))))))
				(_port (_int fx -1 0 64(_ent (_in))))
				(_port (_int GATEOUT -1 0 65(_ent (_inout((i 2))))))
				(_port (_int Y 2 0 66(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 89(_ent (_in((i 2))))))
				(_port (_int LE -1 0 90(_ent (_in((i 2))))))
				(_port (_int Ylicznik 5 0 91(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 5 0 92(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 71(_ent (_in))))
				(_port (_int GATEIN -1 0 72(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 73(_ent (_in((i 2))))))
				(_port (_int fx -1 0 74(_ent (_in))))
				(_port (_int Y 3 0 75(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 121(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 128(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U2 0 138(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 147(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 157(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 167(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 178(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 189(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 200(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U9 0 209(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 33(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode1 0 0 33(_ent(_out))))
		(_port (_int Ycode2 0 0 34(_ent(_out))))
		(_port (_int Ycode3 0 0 35(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 1 0 36(_ent(_out))))
		(_port (_int Ylatch2 1 0 37(_ent(_out))))
		(_port (_int Ylatch3 1 0 38(_ent(_out))))
		(_port (_int GATE -1 0 39(_ent(_inout))))
		(_port (_int GATEOUT -1 0 40(_ent(_inout))))
		(_port (_int LE -1 0 41(_ent(_inout))))
		(_port (_int Y1 1 0 42(_ent(_inout))))
		(_port (_int Y2 1 0 43(_ent(_inout))))
		(_port (_int Y3 1 0 44(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 66(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 75(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 84(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 91(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 98(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 99(_array -1 ((_dto i 6 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 104(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 108(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 109(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 8 0 109(_arch(_uni))))
		(_sig (_int BusOutput2 8 0 110(_arch(_uni))))
		(_sig (_int BusOutput3 8 0 111(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 112(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 9 0 112(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 115(_arch(_uni))))
		(_prcs
			(line__223(_arch 0 0 223(_assignment (_alias((Ycode1)(Ycode)))(_trgt(3))(_sens(19)))))
			(line__224(_arch 1 0 224(_assignment (_alias((Ycode2)(Ycode)))(_trgt(4))(_sens(19)))))
			(line__225(_arch 2 0 225(_assignment (_alias((Ycode3)(Ycode)))(_trgt(5))(_sens(19)))))
			(line__226(_arch 3 0 226(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(6(0)))(_sens(16(4))))))
			(line__227(_arch 4 0 227(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(6(1)))(_sens(16(5))))))
			(line__228(_arch 5 0 228(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(6(2)))(_sens(16(6))))))
			(line__229(_arch 6 0 229(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(6(3)))(_sens(16(7))))))
			(line__230(_arch 7 0 230(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(7(0)))(_sens(17(4))))))
			(line__231(_arch 8 0 231(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(7(1)))(_sens(17(5))))))
			(line__232(_arch 9 0 232(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(7(2)))(_sens(17(6))))))
			(line__233(_arch 10 0 233(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(7(3)))(_sens(17(7))))))
			(line__234(_arch 11 0 234(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(8(0)))(_sens(18(4))))))
			(line__235(_arch 12 0 235(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(8(1)))(_sens(18(5))))))
			(line__236(_arch 13 0 236(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(8(2)))(_sens(18(6))))))
			(line__237(_arch 14 0 237(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(8(3)))(_sens(18(7))))))
			(line__242(_arch 15 0 242(_assignment (_trgt(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 16 -1)
)
I 000053 55 1369          1515715753406 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 0 19))
	(_version vd0)
	(_time 1515715753407 2018.01.12 01:09:13)
	(_source (\./../src/Dec_Counters.vhd\))
	(_parameters tan)
	(_code 4c4e4a4e1a1b1b5918195f164b4b494a194b484a49)
	(_ent
		(_time 1514295834984)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(6))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 0 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000046 55 1111          1515715753467 latch
(_unit VHDL (latch 0 6(latch 0 18))
	(_version vd0)
	(_time 1515715753468 2018.01.12 01:09:13)
	(_source (\./../src/latch.vhd\))
	(_parameters tan)
	(_code 8b89da85d8dddb9d8a8c93d1898d8a8c8f8d888d83)
	(_ent
		(_time 1515715234941)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int laciek 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 0 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(4))(_sens(0)(3))(_read(1)))))
			(line__34(_arch 1 0 34(_assignment (_alias((Ylatch)(laciek)))(_trgt(2))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 2 -1)
)
I 000053 55 1270          1515715753510 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 0 19))
	(_version vd0)
	(_time 1515715753511 2018.01.12 01:09:13)
	(_source (\./../src/Dec_conter3.vhd\))
	(_parameters tan)
	(_code bab8bceeeeededafeeb5a9e0bdbdbfbcefbdbebcbf)
	(_ent
		(_time 1514295835280)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in))))
		(_port (_int CLR -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 0 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(5)(0)))))
			(line__42(_arch 1 0 42(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000053 55 1470          1515715753547 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1515715753548 2018.01.12 01:09:13)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code d9dbdf8bd58e8ecc8d8aca83dededcdf8cdedddfdc)
	(_ent
		(_time 1514295835032)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(6)(7))(_sens(4)(5)(6)(0)(1))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__47(_arch 2 0 47(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
I 000048 55 1164          1515715753592 automat
(_unit VHDL (automat 0 6(automat 0 17))
	(_version vd0)
	(_time 1515715753593 2018.01.12 01:09:13)
	(_source (\./../src/automat.vhd\))
	(_parameters tan)
	(_code 080a0a0f055e581e5c584c52580f0c0e090f0d0f0c)
	(_ent
		(_time 1514295835186)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 0 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 0 20(_arch(_uni))))
		(_sig (_int laciek -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(3)(4)(5))(_sens(2))(_read(3)))))
			(line__46(_arch 1 0 46(_assignment (_alias((LE)(laciek)))(_simpleassign BUF)(_trgt(1))(_sens(5)))))
			(line__48(_arch 2 0 48(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 3 -1)
)
I 000048 55 1068          1515715753628 segcode
(_unit VHDL (segcode 0 6(segcode 0 17))
	(_version vd0)
	(_time 1515715753629 2018.01.12 01:09:13)
	(_source (\./../src/segcode.vhd\))
	(_parameters tan)
	(_code 27242723257074312574617d722122202421222120)
	(_ent
		(_time 1515715247686)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 1 0 9(_ent(_out(_string \"0000000"\)))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686018 131586)
	)
	(_model . segcode 1 -1)
)
I 000044 55 8935          1515715753669 top
(_unit VHDL (top 0 28(top 0 48))
	(_version vd0)
	(_time 1515715753670 2018.01.12 01:09:13)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 56555155060002410606100d075152500051565152)
	(_ent
		(_time 1515714755993)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 54(_ent (_in))))
				(_port (_int GATE -1 0 55(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 56(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 97(_ent (_in))))
				(_port (_int Ylatch 6 0 98(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 7 0 99(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 80(_ent (_in))))
				(_port (_int GATEIN -1 0 81(_ent (_in((i 2))))))
				(_port (_int fx -1 0 82(_ent (_in))))
				(_port (_int GATEOUT -1 0 83(_ent (_out((i 2))))))
				(_port (_int Y 4 0 84(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 61(_ent (_in))))
				(_port (_int GATEIN -1 0 62(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 63(_ent (_in((i 2))))))
				(_port (_int fx -1 0 64(_ent (_in))))
				(_port (_int GATEOUT -1 0 65(_ent (_inout((i 2))))))
				(_port (_int Y 2 0 66(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 89(_ent (_in((i 2))))))
				(_port (_int LE -1 0 90(_ent (_in((i 2))))))
				(_port (_int Ylicznik 5 0 91(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 5 0 92(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 71(_ent (_in))))
				(_port (_int GATEIN -1 0 72(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 73(_ent (_in((i 2))))))
				(_port (_int fx -1 0 74(_ent (_in))))
				(_port (_int Y 3 0 75(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 121(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 128(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U2 0 138(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 147(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 157(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 167(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 178(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 189(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 200(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U9 0 209(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 33(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode1 0 0 33(_ent(_out))))
		(_port (_int Ycode2 0 0 34(_ent(_out))))
		(_port (_int Ycode3 0 0 35(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 1 0 36(_ent(_out))))
		(_port (_int Ylatch2 1 0 37(_ent(_out))))
		(_port (_int Ylatch3 1 0 38(_ent(_out))))
		(_port (_int GATE -1 0 39(_ent(_inout))))
		(_port (_int GATEOUT -1 0 40(_ent(_inout))))
		(_port (_int LE -1 0 41(_ent(_inout))))
		(_port (_int Y1 1 0 42(_ent(_inout))))
		(_port (_int Y2 1 0 43(_ent(_inout))))
		(_port (_int Y3 1 0 44(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 66(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 75(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 84(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 91(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 98(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 99(_array -1 ((_dto i 6 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 104(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 108(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 109(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 8 0 109(_arch(_uni))))
		(_sig (_int BusOutput2 8 0 110(_arch(_uni))))
		(_sig (_int BusOutput3 8 0 111(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 112(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 9 0 112(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 115(_arch(_uni))))
		(_prcs
			(line__223(_arch 0 0 223(_assignment (_alias((Ycode1)(Ycode)))(_trgt(3))(_sens(19)))))
			(line__224(_arch 1 0 224(_assignment (_alias((Ycode2)(Ycode)))(_trgt(4))(_sens(19)))))
			(line__225(_arch 2 0 225(_assignment (_alias((Ycode3)(Ycode)))(_trgt(5))(_sens(19)))))
			(line__226(_arch 3 0 226(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(6(0)))(_sens(16(4))))))
			(line__227(_arch 4 0 227(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(6(1)))(_sens(16(5))))))
			(line__228(_arch 5 0 228(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(6(2)))(_sens(16(6))))))
			(line__229(_arch 6 0 229(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(6(3)))(_sens(16(7))))))
			(line__230(_arch 7 0 230(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(7(0)))(_sens(17(4))))))
			(line__231(_arch 8 0 231(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(7(1)))(_sens(17(5))))))
			(line__232(_arch 9 0 232(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(7(2)))(_sens(17(6))))))
			(line__233(_arch 10 0 233(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(7(3)))(_sens(17(7))))))
			(line__234(_arch 11 0 234(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(8(0)))(_sens(18(4))))))
			(line__235(_arch 12 0 235(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(8(1)))(_sens(18(5))))))
			(line__236(_arch 13 0 236(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(8(2)))(_sens(18(6))))))
			(line__237(_arch 14 0 237(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(8(3)))(_sens(18(7))))))
			(line__242(_arch 15 0 242(_assignment (_trgt(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 16 -1)
)
I 000056 55 3345          1515715753712 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1515715753713 2018.01.12 01:09:13)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code 8587d28b89d2d4928e8ac0dfdd83d780d382818387)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 0 15(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_out))))
				(_port (_int Ylatch2 0 0 21(_ent (_out))))
				(_port (_int Ylatch3 0 0 22(_ent (_out))))
				(_port (_int Ycode1 1 0 23(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode2 1 0 24(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode3 1 0 25(_ent (_out(_string \"0000000"\)))))
				(_port (_int fx -1 0 26(_ent (_in((i 2))))))
				(_port (_int LE -1 0 27(_ent (_inout((i 2))))))
				(_port (_int CLK -1 0 28(_ent (_in))))
				(_port (_int CLR -1 0 29(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 62(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((Ycode1)(Ycode1))
			((Ycode2)(Ycode2))
			((Ycode3)(Ycode3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Ycode1)(Ycode1))
				((Ycode2)(Ycode2))
				((Ycode3)(Ycode3))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int fx -1 0 37(_arch(_uni))))
		(_sig (_int CLR -1 0 38(_arch(_uni))))
		(_sig (_int GATE -1 0 39(_arch(_uni))))
		(_sig (_int CLK -1 0 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 42(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 2 0 42(_arch(_uni))))
		(_sig (_int Y2 2 0 43(_arch(_uni))))
		(_sig (_int Y3 2 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 45(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode1 3 0 45(_arch(_uni))))
		(_sig (_int Ycode2 3 0 46(_arch(_uni))))
		(_sig (_int Ycode3 3 0 47(_arch(_uni))))
		(_sig (_int Ylatch1 2 0 48(_arch(_uni))))
		(_sig (_int Ylatch2 2 0 49(_arch(_uni))))
		(_sig (_int Ylatch3 2 0 50(_arch(_uni))))
		(_sig (_int LE -1 0 51(_arch(_uni))))
		(_sig (_int GATEOUT -1 0 52(_arch(_uni))))
		(_sig (_int END_SIM -2 0 55(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 85(_prcs (_wait_for)(_trgt(1)(15)))))
			(fx_CLK(_arch 1 0 113(_prcs (_wait_for)(_trgt(0))(_read(15)))))
			(CLOCK_CLK(_arch 2 0 131(_prcs (_wait_for)(_trgt(3))(_read(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 731 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 156 (miernik_tb))
	(_version vd0)
	(_time 1515715753716 2018.01.12 01:09:13)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code 8586828b85d3d292818497dfd183d08386838d80d3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Ycode1)(Ycode1))
					((Ycode2)(Ycode2))
					((Ycode3)(Ycode3))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 2069          1515715753759 Core
(_unit VHDL (core 0 6(core 0 24))
	(_version vd0)
	(_time 1515715753760 2018.01.12 01:09:13)
	(_source (\./../src/Core/Core.vhd\))
	(_parameters tan)
	(_code b4b6b4e0e6e2e2a2b4b2a7eeb3b3b6b2b1b2b7b2e2)
	(_ent
		(_time 1514295835330)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 0 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 0 26(_arch(_uni(_string \"000"\)))))
		(_sig (_int laciek 2 0 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(10))(_sens(2)(9)(3)(10))(_dssslsensitivity 2))))
			(line__47(_arch 1 0 47(_prcs (_simple)(_trgt(3)(11))(_sens(9))(_read(11)))))
			(line__65(_arch 2 0 65(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__66(_arch 3 0 66(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__70(_arch 4 0 70(_prcs (_simple)(_trgt(12))(_sens(4)(10))(_read(2)))))
			(line__78(_arch 5 0 78(_assignment (_alias((Ylatch)(laciek)))(_trgt(8))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 6 -1)
)
I 000056 55 2510          1515715753811 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1515715753812 2018.01.12 01:09:13)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code e2e0e2b1b6b4b4f4e0e7a4b9b7e4e0e4e1e4b4e5e0)
	(_ent
		(_time 1514295835378)
	)
	(_comp
		(Core
			(_object
				(_port (_int LE -1 0 14(_ent (_in))))
				(_port (_int Ylatch 0 0 15(_ent (_inout(_string \"0000"\)))))
				(_port (_int fx -1 0 16(_ent (_in))))
				(_port (_int fautomat -1 0 17(_ent (_in))))
				(_port (_int CLR -1 0 18(_ent (_in))))
				(_port (_int Yx 1 0 19(_ent (_inout(_string \"000"\)))))
				(_port (_int CE -1 0 20(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 0 21(_ent (_inout))))
				(_port (_int Y 0 0 22(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 51(_comp Core)
		(_port
			((LE)(LE))
			((Ylatch)(Ylatch))
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((Yx)(Yx))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
			(_port
				((fx)(fx))
				((fautomat)(fautomat))
				((CLR)(CLR))
				((CE)(CE))
				((LE)(LE))
				((Yx)(Yx))
				((Yautomat)(Yautomat))
				((Y)(Y))
				((Ylatch)(Ylatch))
				((CLK)(CLK))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int fx -1 0 32(_arch(_uni))))
		(_sig (_int fautomat -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int CE -1 0 35(_arch(_uni))))
		(_sig (_int Yautomat -1 0 36(_arch(_uni))))
		(_sig (_int CLK -1 0 37(_arch(_uni))))
		(_sig (_int LE -1 0 38(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 2 0 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 41(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Yx 3 0 41(_arch(_uni))))
		(_sig (_int Ylatch 2 0 42(_arch(_uni))))
		(_sig (_int END_SIM -2 0 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 69(_prcs (_wait_for)(_trgt(2)(6)(10)))))
			(CLOCK_CLK(_arch 1 0 90(_prcs (_wait_for)(_trgt(5))(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 610 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 115 (core_tb))
	(_version vd0)
	(_time 1515715753815 2018.01.12 01:09:13)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code e2e1e5b1e5b4b5f5e6e3f0b8b6e4b7e4e1e4eae7b4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
				(_port
					((fx)(fx))
					((fautomat)(fautomat))
					((CLR)(CLR))
					((CE)(CE))
					((LE)(LE))
					((Yx)(Yx))
					((Yautomat)(Yautomat))
					((Y)(Y))
					((Ylatch)(Ylatch))
					((CLK)(CLK))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000053 55 1369          1515715875450 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 0 19))
	(_version vd0)
	(_time 1515715875451 2018.01.12 01:11:15)
	(_source (\./../src/Dec_Counters.vhd\))
	(_parameters tan)
	(_code 0b0c590d5c5c5c1e5f5e18510c0c0e0d5e0c0f0d0e)
	(_ent
		(_time 1514295834984)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(6))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 0 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000046 55 1025          1515715924819 latch
(_unit VHDL (latch 0 6(latch 0 18))
	(_version vd0)
	(_time 1515715924820 2018.01.12 01:12:04)
	(_source (\./../src/latch.vhd\))
	(_parameters tan)
	(_code eab8efb9babcbafcebedf2b0e8ecebedeeece9ece2)
	(_ent
		(_time 1515715234941)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int le_signal 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 0 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(2))(_sens(0)(3))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 1 -1)
)
I 000044 55 8935          1515715927542 top
(_unit VHDL (top 0 28(top 0 48))
	(_version vd0)
	(_time 1515715927543 2018.01.12 01:12:07)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 89dbdc87d6dfdd9ed9d9cfd2d88e8d8fdf8e898e8d)
	(_ent
		(_time 1515714755993)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 54(_ent (_in))))
				(_port (_int GATE -1 0 55(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 56(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 97(_ent (_in))))
				(_port (_int Ylatch 6 0 98(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 7 0 99(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 80(_ent (_in))))
				(_port (_int GATEIN -1 0 81(_ent (_in((i 2))))))
				(_port (_int fx -1 0 82(_ent (_in))))
				(_port (_int GATEOUT -1 0 83(_ent (_out((i 2))))))
				(_port (_int Y 4 0 84(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 61(_ent (_in))))
				(_port (_int GATEIN -1 0 62(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 63(_ent (_in((i 2))))))
				(_port (_int fx -1 0 64(_ent (_in))))
				(_port (_int GATEOUT -1 0 65(_ent (_inout((i 2))))))
				(_port (_int Y 2 0 66(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 89(_ent (_in((i 2))))))
				(_port (_int LE -1 0 90(_ent (_in((i 2))))))
				(_port (_int Ylicznik 5 0 91(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 5 0 92(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 71(_ent (_in))))
				(_port (_int GATEIN -1 0 72(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 73(_ent (_in((i 2))))))
				(_port (_int fx -1 0 74(_ent (_in))))
				(_port (_int Y 3 0 75(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 121(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 128(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U2 0 138(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 147(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 157(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 167(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 178(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 189(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 200(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U9 0 209(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 33(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode1 0 0 33(_ent(_out))))
		(_port (_int Ycode2 0 0 34(_ent(_out))))
		(_port (_int Ycode3 0 0 35(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 1 0 36(_ent(_out))))
		(_port (_int Ylatch2 1 0 37(_ent(_out))))
		(_port (_int Ylatch3 1 0 38(_ent(_out))))
		(_port (_int GATE -1 0 39(_ent(_inout))))
		(_port (_int GATEOUT -1 0 40(_ent(_inout))))
		(_port (_int LE -1 0 41(_ent(_inout))))
		(_port (_int Y1 1 0 42(_ent(_inout))))
		(_port (_int Y2 1 0 43(_ent(_inout))))
		(_port (_int Y3 1 0 44(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 66(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 75(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 84(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 91(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 98(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 99(_array -1 ((_dto i 6 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 104(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 108(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 109(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 8 0 109(_arch(_uni))))
		(_sig (_int BusOutput2 8 0 110(_arch(_uni))))
		(_sig (_int BusOutput3 8 0 111(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 112(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 9 0 112(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 115(_arch(_uni))))
		(_prcs
			(line__223(_arch 0 0 223(_assignment (_alias((Ycode1)(Ycode)))(_trgt(3))(_sens(19)))))
			(line__224(_arch 1 0 224(_assignment (_alias((Ycode2)(Ycode)))(_trgt(4))(_sens(19)))))
			(line__225(_arch 2 0 225(_assignment (_alias((Ycode3)(Ycode)))(_trgt(5))(_sens(19)))))
			(line__226(_arch 3 0 226(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(6(0)))(_sens(16(4))))))
			(line__227(_arch 4 0 227(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(6(1)))(_sens(16(5))))))
			(line__228(_arch 5 0 228(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(6(2)))(_sens(16(6))))))
			(line__229(_arch 6 0 229(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(6(3)))(_sens(16(7))))))
			(line__230(_arch 7 0 230(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(7(0)))(_sens(17(4))))))
			(line__231(_arch 8 0 231(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(7(1)))(_sens(17(5))))))
			(line__232(_arch 9 0 232(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(7(2)))(_sens(17(6))))))
			(line__233(_arch 10 0 233(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(7(3)))(_sens(17(7))))))
			(line__234(_arch 11 0 234(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(8(0)))(_sens(18(4))))))
			(line__235(_arch 12 0 235(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(8(1)))(_sens(18(5))))))
			(line__236(_arch 13 0 236(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(8(2)))(_sens(18(6))))))
			(line__237(_arch 14 0 237(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(8(3)))(_sens(18(7))))))
			(line__242(_arch 15 0 242(_assignment (_trgt(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 16 -1)
)
I 000046 55 1043          1515715949637 latch
(_unit VHDL (latch 0 6(latch 0 18))
	(_version vd0)
	(_time 1515715949638 2018.01.12 01:12:29)
	(_source (\./../src/latch.vhd\))
	(_parameters tan)
	(_code d7d58485d18187c1d6d0cf8dd5d1d6d0d3d1d4d1df)
	(_ent
		(_time 1515715949635)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int le_signal 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 0 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(2))(_sens(0)(3))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 1 -1)
)
I 000044 55 8935          1515715952262 top
(_unit VHDL (top 0 28(top 0 48))
	(_version vd0)
	(_time 1515715952263 2018.01.12 01:12:32)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 181b4e1f464e4c0f48485e43491f1c1e4e1f181f1c)
	(_ent
		(_time 1515714755993)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 54(_ent (_in))))
				(_port (_int GATE -1 0 55(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 56(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 97(_ent (_in))))
				(_port (_int Ylatch 6 0 98(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 7 0 99(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 80(_ent (_in))))
				(_port (_int GATEIN -1 0 81(_ent (_in((i 2))))))
				(_port (_int fx -1 0 82(_ent (_in))))
				(_port (_int GATEOUT -1 0 83(_ent (_out((i 2))))))
				(_port (_int Y 4 0 84(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 61(_ent (_in))))
				(_port (_int GATEIN -1 0 62(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 63(_ent (_in((i 2))))))
				(_port (_int fx -1 0 64(_ent (_in))))
				(_port (_int GATEOUT -1 0 65(_ent (_inout((i 2))))))
				(_port (_int Y 2 0 66(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 89(_ent (_in((i 2))))))
				(_port (_int LE -1 0 90(_ent (_in((i 2))))))
				(_port (_int Ylicznik 5 0 91(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 5 0 92(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 71(_ent (_in))))
				(_port (_int GATEIN -1 0 72(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 73(_ent (_in((i 2))))))
				(_port (_int fx -1 0 74(_ent (_in))))
				(_port (_int Y 3 0 75(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 121(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 128(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U2 0 138(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 147(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 157(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 167(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 178(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 189(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 200(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U9 0 209(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 33(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode1 0 0 33(_ent(_out))))
		(_port (_int Ycode2 0 0 34(_ent(_out))))
		(_port (_int Ycode3 0 0 35(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 1 0 36(_ent(_out))))
		(_port (_int Ylatch2 1 0 37(_ent(_out))))
		(_port (_int Ylatch3 1 0 38(_ent(_out))))
		(_port (_int GATE -1 0 39(_ent(_inout))))
		(_port (_int GATEOUT -1 0 40(_ent(_inout))))
		(_port (_int LE -1 0 41(_ent(_inout))))
		(_port (_int Y1 1 0 42(_ent(_inout))))
		(_port (_int Y2 1 0 43(_ent(_inout))))
		(_port (_int Y3 1 0 44(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 66(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 75(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 84(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 91(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 98(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 99(_array -1 ((_dto i 6 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 104(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 108(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 109(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 8 0 109(_arch(_uni))))
		(_sig (_int BusOutput2 8 0 110(_arch(_uni))))
		(_sig (_int BusOutput3 8 0 111(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 112(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 9 0 112(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 115(_arch(_uni))))
		(_prcs
			(line__223(_arch 0 0 223(_assignment (_alias((Ycode1)(Ycode)))(_trgt(3))(_sens(19)))))
			(line__224(_arch 1 0 224(_assignment (_alias((Ycode2)(Ycode)))(_trgt(4))(_sens(19)))))
			(line__225(_arch 2 0 225(_assignment (_alias((Ycode3)(Ycode)))(_trgt(5))(_sens(19)))))
			(line__226(_arch 3 0 226(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(6(0)))(_sens(16(4))))))
			(line__227(_arch 4 0 227(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(6(1)))(_sens(16(5))))))
			(line__228(_arch 5 0 228(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(6(2)))(_sens(16(6))))))
			(line__229(_arch 6 0 229(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(6(3)))(_sens(16(7))))))
			(line__230(_arch 7 0 230(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(7(0)))(_sens(17(4))))))
			(line__231(_arch 8 0 231(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(7(1)))(_sens(17(5))))))
			(line__232(_arch 9 0 232(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(7(2)))(_sens(17(6))))))
			(line__233(_arch 10 0 233(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(7(3)))(_sens(17(7))))))
			(line__234(_arch 11 0 234(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(8(0)))(_sens(18(4))))))
			(line__235(_arch 12 0 235(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(8(1)))(_sens(18(5))))))
			(line__236(_arch 13 0 236(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(8(2)))(_sens(18(6))))))
			(line__237(_arch 14 0 237(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(8(3)))(_sens(18(7))))))
			(line__242(_arch 15 0 242(_assignment (_trgt(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 16 -1)
)
I 000053 55 1369          1515716296984 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 0 19))
	(_version vd0)
	(_time 1515716296985 2018.01.12 01:18:16)
	(_source (\./../src/Dec_Counters.vhd\))
	(_parameters tan)
	(_code a6a8f6f1a5f1f1b3f2f3b5fca1a1a3a0f3a1a2a0a3)
	(_ent
		(_time 1514295834984)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(6))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 0 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000046 55 1043          1515716297058 latch
(_unit VHDL (latch 0 6(latch 0 18))
	(_version vd0)
	(_time 1515716297059 2018.01.12 01:18:17)
	(_source (\./../src/latch.vhd\))
	(_parameters tan)
	(_code f4faf3a4f1a2a4e2f5f3ecaef6f2f5f3f0f2f7f2fc)
	(_ent
		(_time 1515715949634)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int le_signal 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 0 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(2))(_sens(0)(3))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 1 -1)
)
I 000053 55 1270          1515716297106 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 0 19))
	(_version vd0)
	(_time 1515716297107 2018.01.12 01:18:17)
	(_source (\./../src/Dec_conter3.vhd\))
	(_parameters tan)
	(_code 232d722725747436772c3079242426257624272526)
	(_ent
		(_time 1514295835280)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in))))
		(_port (_int CLR -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 0 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(5)(0)))))
			(line__42(_arch 1 0 42(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000053 55 1470          1515716297161 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1515716297162 2018.01.12 01:18:17)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 626c33626535357736317138656567643765666467)
	(_ent
		(_time 1514295835032)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(6)(7))(_sens(4)(5)(6)(0)(1))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__47(_arch 2 0 47(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
I 000048 55 1060          1515716297202 automat
(_unit VHDL (automat 0 6(automat 0 17))
	(_version vd0)
	(_time 1515716297203 2018.01.12 01:18:17)
	(_source (\./../src/automat.vhd\))
	(_parameters tan)
	(_code 818fd58e85d7d197d5d1c5dbd18685878086848685)
	(_ent
		(_time 1514295835186)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 0 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 0 20(_arch(_uni))))
		(_sig (_int laciek -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(3)(4)(1))(_sens(2))(_read(3)))))
			(line__48(_arch 1 0 48(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 2 -1)
)
I 000048 55 1068          1515716297302 segcode
(_unit VHDL (segcode 0 6(segcode 0 17))
	(_version vd0)
	(_time 1515716297303 2018.01.12 01:18:17)
	(_source (\./../src/segcode.vhd\))
	(_parameters tan)
	(_code eee1b8bdbeb9bdf8ecbda8b4bbe8ebe9ede8ebe8e9)
	(_ent
		(_time 1515715247686)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 1 0 9(_ent(_out(_string \"0000000"\)))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686018 131586)
	)
	(_model . segcode 1 -1)
)
I 000044 55 8935          1515716297351 top
(_unit VHDL (top 0 28(top 0 48))
	(_version vd0)
	(_time 1515716297352 2018.01.12 01:18:17)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 1d124f1a1f4b490a4d4d5b464c1a191b4b1a1d1a19)
	(_ent
		(_time 1515714755993)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 54(_ent (_in))))
				(_port (_int GATE -1 0 55(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 56(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 97(_ent (_in))))
				(_port (_int Ylatch 6 0 98(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 7 0 99(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 80(_ent (_in))))
				(_port (_int GATEIN -1 0 81(_ent (_in((i 2))))))
				(_port (_int fx -1 0 82(_ent (_in))))
				(_port (_int GATEOUT -1 0 83(_ent (_out((i 2))))))
				(_port (_int Y 4 0 84(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 61(_ent (_in))))
				(_port (_int GATEIN -1 0 62(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 63(_ent (_in((i 2))))))
				(_port (_int fx -1 0 64(_ent (_in))))
				(_port (_int GATEOUT -1 0 65(_ent (_inout((i 2))))))
				(_port (_int Y 2 0 66(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 89(_ent (_in((i 2))))))
				(_port (_int LE -1 0 90(_ent (_in((i 2))))))
				(_port (_int Ylicznik 5 0 91(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 5 0 92(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 71(_ent (_in))))
				(_port (_int GATEIN -1 0 72(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 73(_ent (_in((i 2))))))
				(_port (_int fx -1 0 74(_ent (_in))))
				(_port (_int Y 3 0 75(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 121(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 128(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U2 0 138(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 147(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 157(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 167(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 178(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 189(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 200(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U9 0 209(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 33(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode1 0 0 33(_ent(_out))))
		(_port (_int Ycode2 0 0 34(_ent(_out))))
		(_port (_int Ycode3 0 0 35(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 1 0 36(_ent(_out))))
		(_port (_int Ylatch2 1 0 37(_ent(_out))))
		(_port (_int Ylatch3 1 0 38(_ent(_out))))
		(_port (_int GATE -1 0 39(_ent(_inout))))
		(_port (_int GATEOUT -1 0 40(_ent(_inout))))
		(_port (_int LE -1 0 41(_ent(_inout))))
		(_port (_int Y1 1 0 42(_ent(_inout))))
		(_port (_int Y2 1 0 43(_ent(_inout))))
		(_port (_int Y3 1 0 44(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 66(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 75(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 84(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 91(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 98(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 99(_array -1 ((_dto i 6 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 104(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 108(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 109(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 8 0 109(_arch(_uni))))
		(_sig (_int BusOutput2 8 0 110(_arch(_uni))))
		(_sig (_int BusOutput3 8 0 111(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 112(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 9 0 112(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 115(_arch(_uni))))
		(_prcs
			(line__223(_arch 0 0 223(_assignment (_alias((Ycode1)(Ycode)))(_trgt(3))(_sens(19)))))
			(line__224(_arch 1 0 224(_assignment (_alias((Ycode2)(Ycode)))(_trgt(4))(_sens(19)))))
			(line__225(_arch 2 0 225(_assignment (_alias((Ycode3)(Ycode)))(_trgt(5))(_sens(19)))))
			(line__226(_arch 3 0 226(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(6(0)))(_sens(16(4))))))
			(line__227(_arch 4 0 227(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(6(1)))(_sens(16(5))))))
			(line__228(_arch 5 0 228(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(6(2)))(_sens(16(6))))))
			(line__229(_arch 6 0 229(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(6(3)))(_sens(16(7))))))
			(line__230(_arch 7 0 230(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(7(0)))(_sens(17(4))))))
			(line__231(_arch 8 0 231(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(7(1)))(_sens(17(5))))))
			(line__232(_arch 9 0 232(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(7(2)))(_sens(17(6))))))
			(line__233(_arch 10 0 233(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(7(3)))(_sens(17(7))))))
			(line__234(_arch 11 0 234(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(8(0)))(_sens(18(4))))))
			(line__235(_arch 12 0 235(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(8(1)))(_sens(18(5))))))
			(line__236(_arch 13 0 236(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(8(2)))(_sens(18(6))))))
			(line__237(_arch 14 0 237(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(8(3)))(_sens(18(7))))))
			(line__242(_arch 15 0 242(_assignment (_trgt(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 16 -1)
)
I 000056 55 3345          1515716297397 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1515716297398 2018.01.12 01:18:17)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code 4c424e4e161b1d5b47430916144a1e491a4b484a4e)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 0 15(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_out))))
				(_port (_int Ylatch2 0 0 21(_ent (_out))))
				(_port (_int Ylatch3 0 0 22(_ent (_out))))
				(_port (_int Ycode1 1 0 23(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode2 1 0 24(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode3 1 0 25(_ent (_out(_string \"0000000"\)))))
				(_port (_int fx -1 0 26(_ent (_in((i 2))))))
				(_port (_int LE -1 0 27(_ent (_inout((i 2))))))
				(_port (_int CLK -1 0 28(_ent (_in))))
				(_port (_int CLR -1 0 29(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 62(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((Ycode1)(Ycode1))
			((Ycode2)(Ycode2))
			((Ycode3)(Ycode3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Ycode1)(Ycode1))
				((Ycode2)(Ycode2))
				((Ycode3)(Ycode3))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int fx -1 0 37(_arch(_uni))))
		(_sig (_int CLR -1 0 38(_arch(_uni))))
		(_sig (_int GATE -1 0 39(_arch(_uni))))
		(_sig (_int CLK -1 0 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 42(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 2 0 42(_arch(_uni))))
		(_sig (_int Y2 2 0 43(_arch(_uni))))
		(_sig (_int Y3 2 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 45(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode1 3 0 45(_arch(_uni))))
		(_sig (_int Ycode2 3 0 46(_arch(_uni))))
		(_sig (_int Ycode3 3 0 47(_arch(_uni))))
		(_sig (_int Ylatch1 2 0 48(_arch(_uni))))
		(_sig (_int Ylatch2 2 0 49(_arch(_uni))))
		(_sig (_int Ylatch3 2 0 50(_arch(_uni))))
		(_sig (_int LE -1 0 51(_arch(_uni))))
		(_sig (_int GATEOUT -1 0 52(_arch(_uni))))
		(_sig (_int END_SIM -2 0 55(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 85(_prcs (_wait_for)(_trgt(1)(15)))))
			(fx_CLK(_arch 1 0 113(_prcs (_wait_for)(_trgt(0))(_read(15)))))
			(CLOCK_CLK(_arch 2 0 131(_prcs (_wait_for)(_trgt(3))(_read(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 731 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 156 (miernik_tb))
	(_version vd0)
	(_time 1515716297401 2018.01.12 01:18:17)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code 4c431e4e1a1a1b5b484d5e16184a194a4f4a44491a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Ycode1)(Ycode1))
					((Ycode2)(Ycode2))
					((Ycode3)(Ycode3))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 2069          1515716297456 Core
(_unit VHDL (core 0 6(core 0 24))
	(_version vd0)
	(_time 1515716297457 2018.01.12 01:18:17)
	(_source (\./../src/Core/Core.vhd\))
	(_parameters tan)
	(_code 7b752e7a7f2d2d6d7b7d68217c7c797d7e7d787d2d)
	(_ent
		(_time 1514295835330)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 0 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 0 26(_arch(_uni(_string \"000"\)))))
		(_sig (_int laciek 2 0 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(10))(_sens(2)(9)(3)(10))(_dssslsensitivity 2))))
			(line__47(_arch 1 0 47(_prcs (_simple)(_trgt(3)(11))(_sens(9))(_read(11)))))
			(line__65(_arch 2 0 65(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__66(_arch 3 0 66(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__70(_arch 4 0 70(_prcs (_simple)(_trgt(12))(_sens(4)(10))(_read(2)))))
			(line__78(_arch 5 0 78(_assignment (_alias((Ylatch)(laciek)))(_trgt(8))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 6 -1)
)
I 000056 55 2510          1515716297507 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1515716297508 2018.01.12 01:18:17)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code bab4efeebdececacb8bffce1efbcb8bcb9bcecbdb8)
	(_ent
		(_time 1514295835378)
	)
	(_comp
		(Core
			(_object
				(_port (_int LE -1 0 14(_ent (_in))))
				(_port (_int Ylatch 0 0 15(_ent (_inout(_string \"0000"\)))))
				(_port (_int fx -1 0 16(_ent (_in))))
				(_port (_int fautomat -1 0 17(_ent (_in))))
				(_port (_int CLR -1 0 18(_ent (_in))))
				(_port (_int Yx 1 0 19(_ent (_inout(_string \"000"\)))))
				(_port (_int CE -1 0 20(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 0 21(_ent (_inout))))
				(_port (_int Y 0 0 22(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 51(_comp Core)
		(_port
			((LE)(LE))
			((Ylatch)(Ylatch))
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((Yx)(Yx))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
			(_port
				((fx)(fx))
				((fautomat)(fautomat))
				((CLR)(CLR))
				((CE)(CE))
				((LE)(LE))
				((Yx)(Yx))
				((Yautomat)(Yautomat))
				((Y)(Y))
				((Ylatch)(Ylatch))
				((CLK)(CLK))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int fx -1 0 32(_arch(_uni))))
		(_sig (_int fautomat -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int CE -1 0 35(_arch(_uni))))
		(_sig (_int Yautomat -1 0 36(_arch(_uni))))
		(_sig (_int CLK -1 0 37(_arch(_uni))))
		(_sig (_int LE -1 0 38(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 2 0 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 41(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Yx 3 0 41(_arch(_uni))))
		(_sig (_int Ylatch 2 0 42(_arch(_uni))))
		(_sig (_int END_SIM -2 0 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 69(_prcs (_wait_for)(_trgt(2)(6)(10)))))
			(CLOCK_CLK(_arch 1 0 90(_prcs (_wait_for)(_trgt(5))(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 610 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 115 (core_tb))
	(_version vd0)
	(_time 1515716297511 2018.01.12 01:18:17)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code bab5e8eeeeecedadbebba8e0eebcefbcb9bcb2bfec)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
				(_port
					((fx)(fx))
					((fautomat)(fautomat))
					((CLR)(CLR))
					((CE)(CE))
					((LE)(LE))
					((Yx)(Yx))
					((Yautomat)(Yautomat))
					((Y)(Y))
					((Ylatch)(Ylatch))
					((CLK)(CLK))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000053 55 1369          1515716331765 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 0 19))
	(_version vd0)
	(_time 1515716331766 2018.01.12 01:18:51)
	(_source (\./../src/Dec_Counters.vhd\))
	(_parameters tan)
	(_code 8483858a85d3d391d0d197de83838182d183808281)
	(_ent
		(_time 1514295834984)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(6))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 0 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000046 55 1043          1515716331834 latch
(_unit VHDL (latch 0 6(latch 0 18))
	(_version vd0)
	(_time 1515716331835 2018.01.12 01:18:51)
	(_source (\./../src/latch.vhd\))
	(_parameters tan)
	(_code d2d58480d18482c4d3d5ca88d0d4d3d5d6d4d1d4da)
	(_ent
		(_time 1515715949634)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int le_signal 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 0 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(2))(_sens(0)(3))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 1 -1)
)
I 000053 55 1270          1515716331873 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 0 19))
	(_version vd0)
	(_time 1515716331874 2018.01.12 01:18:51)
	(_source (\./../src/Dec_conter3.vhd\))
	(_parameters tan)
	(_code f1f6f0a1f5a6a6e4a5fee2abf6f6f4f7a4f6f5f7f4)
	(_ent
		(_time 1514295835280)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in))))
		(_port (_int CLR -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 0 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(5)(0)))))
			(line__42(_arch 1 0 42(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000053 55 1470          1515716331912 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1515716331913 2018.01.12 01:18:51)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code 20272224257777357473337a272725267527242625)
	(_ent
		(_time 1514295835032)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(6)(7))(_sens(4)(5)(0)(1)(6))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__47(_arch 2 0 47(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
I 000048 55 1060          1515716331964 automat
(_unit VHDL (automat 0 6(automat 0 17))
	(_version vd0)
	(_time 1515716331965 2018.01.12 01:18:51)
	(_source (\./../src/automat.vhd\))
	(_parameters tan)
	(_code 4f48484c1c191f591b1f0b151f484b494e484a484b)
	(_ent
		(_time 1514295835186)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 0 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 0 20(_arch(_uni))))
		(_sig (_int laciek -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(1)(3)(4))(_sens(2))(_read(3)))))
			(line__48(_arch 1 0 48(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 2 -1)
)
I 000048 55 1068          1515716332012 segcode
(_unit VHDL (segcode 0 6(segcode 0 17))
	(_version vd0)
	(_time 1515716332013 2018.01.12 01:18:52)
	(_source (\./../src/segcode.vhd\))
	(_parameters tan)
	(_code 7e787b7f2e292d687c2d38242b787b797d787b7879)
	(_ent
		(_time 1515715247686)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 1 0 9(_ent(_out(_string \"0000000"\)))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686018 131586)
	)
	(_model . segcode 1 -1)
)
I 000044 55 8935          1515716332056 top
(_unit VHDL (top 0 28(top 0 48))
	(_version vd0)
	(_time 1515716332057 2018.01.12 01:18:52)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code acaaaefba9faf8bbfcfceaf7fdaba8aafaabacaba8)
	(_ent
		(_time 1515714755993)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 54(_ent (_in))))
				(_port (_int GATE -1 0 55(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 56(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 97(_ent (_in))))
				(_port (_int Ylatch 6 0 98(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 7 0 99(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 80(_ent (_in))))
				(_port (_int GATEIN -1 0 81(_ent (_in((i 2))))))
				(_port (_int fx -1 0 82(_ent (_in))))
				(_port (_int GATEOUT -1 0 83(_ent (_out((i 2))))))
				(_port (_int Y 4 0 84(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 61(_ent (_in))))
				(_port (_int GATEIN -1 0 62(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 63(_ent (_in((i 2))))))
				(_port (_int fx -1 0 64(_ent (_in))))
				(_port (_int GATEOUT -1 0 65(_ent (_inout((i 2))))))
				(_port (_int Y 2 0 66(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 89(_ent (_in((i 2))))))
				(_port (_int LE -1 0 90(_ent (_in((i 2))))))
				(_port (_int Ylicznik 5 0 91(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 5 0 92(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 71(_ent (_in))))
				(_port (_int GATEIN -1 0 72(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 73(_ent (_in((i 2))))))
				(_port (_int fx -1 0 74(_ent (_in))))
				(_port (_int Y 3 0 75(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 121(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 128(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U2 0 138(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 147(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 157(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 167(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 178(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 189(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 200(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U9 0 209(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 33(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode1 0 0 33(_ent(_out))))
		(_port (_int Ycode2 0 0 34(_ent(_out))))
		(_port (_int Ycode3 0 0 35(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 1 0 36(_ent(_out))))
		(_port (_int Ylatch2 1 0 37(_ent(_out))))
		(_port (_int Ylatch3 1 0 38(_ent(_out))))
		(_port (_int GATE -1 0 39(_ent(_inout))))
		(_port (_int GATEOUT -1 0 40(_ent(_inout))))
		(_port (_int LE -1 0 41(_ent(_inout))))
		(_port (_int Y1 1 0 42(_ent(_inout))))
		(_port (_int Y2 1 0 43(_ent(_inout))))
		(_port (_int Y3 1 0 44(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 66(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 75(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 84(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 91(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 98(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 99(_array -1 ((_dto i 6 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 104(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 108(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 109(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 8 0 109(_arch(_uni))))
		(_sig (_int BusOutput2 8 0 110(_arch(_uni))))
		(_sig (_int BusOutput3 8 0 111(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 112(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 9 0 112(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 115(_arch(_uni))))
		(_prcs
			(line__223(_arch 0 0 223(_assignment (_alias((Ycode1)(Ycode)))(_trgt(3))(_sens(19)))))
			(line__224(_arch 1 0 224(_assignment (_alias((Ycode2)(Ycode)))(_trgt(4))(_sens(19)))))
			(line__225(_arch 2 0 225(_assignment (_alias((Ycode3)(Ycode)))(_trgt(5))(_sens(19)))))
			(line__226(_arch 3 0 226(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(6(0)))(_sens(16(4))))))
			(line__227(_arch 4 0 227(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(6(1)))(_sens(16(5))))))
			(line__228(_arch 5 0 228(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(6(2)))(_sens(16(6))))))
			(line__229(_arch 6 0 229(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(6(3)))(_sens(16(7))))))
			(line__230(_arch 7 0 230(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(7(0)))(_sens(17(4))))))
			(line__231(_arch 8 0 231(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(7(1)))(_sens(17(5))))))
			(line__232(_arch 9 0 232(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(7(2)))(_sens(17(6))))))
			(line__233(_arch 10 0 233(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(7(3)))(_sens(17(7))))))
			(line__234(_arch 11 0 234(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(8(0)))(_sens(18(4))))))
			(line__235(_arch 12 0 235(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(8(1)))(_sens(18(5))))))
			(line__236(_arch 13 0 236(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(8(2)))(_sens(18(6))))))
			(line__237(_arch 14 0 237(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(8(3)))(_sens(18(7))))))
			(line__242(_arch 15 0 242(_assignment (_trgt(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 16 -1)
)
I 000056 55 3345          1515716332096 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1515716332097 2018.01.12 01:18:52)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code cccb9e99969b9ddbc7c3899694ca9ec99acbc8cace)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 0 15(_ent (_inout((i 2))))))
				(_port (_int Y1 0 0 17(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 20(_ent (_out))))
				(_port (_int Ylatch2 0 0 21(_ent (_out))))
				(_port (_int Ylatch3 0 0 22(_ent (_out))))
				(_port (_int Ycode1 1 0 23(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode2 1 0 24(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode3 1 0 25(_ent (_out(_string \"0000000"\)))))
				(_port (_int fx -1 0 26(_ent (_in((i 2))))))
				(_port (_int LE -1 0 27(_ent (_inout((i 2))))))
				(_port (_int CLK -1 0 28(_ent (_in))))
				(_port (_int CLR -1 0 29(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 62(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((Ycode1)(Ycode1))
			((Ycode2)(Ycode2))
			((Ycode3)(Ycode3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Ycode1)(Ycode1))
				((Ycode2)(Ycode2))
				((Ycode3)(Ycode3))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 23(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int fx -1 0 37(_arch(_uni))))
		(_sig (_int CLR -1 0 38(_arch(_uni))))
		(_sig (_int GATE -1 0 39(_arch(_uni))))
		(_sig (_int CLK -1 0 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 42(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 2 0 42(_arch(_uni))))
		(_sig (_int Y2 2 0 43(_arch(_uni))))
		(_sig (_int Y3 2 0 44(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 45(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode1 3 0 45(_arch(_uni))))
		(_sig (_int Ycode2 3 0 46(_arch(_uni))))
		(_sig (_int Ycode3 3 0 47(_arch(_uni))))
		(_sig (_int Ylatch1 2 0 48(_arch(_uni))))
		(_sig (_int Ylatch2 2 0 49(_arch(_uni))))
		(_sig (_int Ylatch3 2 0 50(_arch(_uni))))
		(_sig (_int LE -1 0 51(_arch(_uni))))
		(_sig (_int GATEOUT -1 0 52(_arch(_uni))))
		(_sig (_int END_SIM -2 0 55(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 85(_prcs (_wait_for)(_trgt(1)(15)))))
			(fx_CLK(_arch 1 0 113(_prcs (_wait_for)(_trgt(0))(_read(15)))))
			(CLOCK_CLK(_arch 2 0 131(_prcs (_wait_for)(_trgt(3))(_read(15)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 731 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 156 (miernik_tb))
	(_version vd0)
	(_time 1515716332101 2018.01.12 01:18:52)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code dbddd9898c8d8cccdfdac9818fdd8eddd8ddd3de8d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Ycode1)(Ycode1))
					((Ycode2)(Ycode2))
					((Ycode3)(Ycode3))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 2069          1515716332141 Core
(_unit VHDL (core 0 6(core 0 24))
	(_version vd0)
	(_time 1515716332142 2018.01.12 01:18:52)
	(_source (\./../src/Core/Core.vhd\))
	(_parameters tan)
	(_code fbfcfeabffadadedfbfde8a1fcfcf9fdfefdf8fdad)
	(_ent
		(_time 1514295835330)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 0 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 0 26(_arch(_uni(_string \"000"\)))))
		(_sig (_int laciek 2 0 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(10))(_sens(2)(9)(3)(10))(_dssslsensitivity 2))))
			(line__47(_arch 1 0 47(_prcs (_simple)(_trgt(3)(11))(_sens(9))(_read(11)))))
			(line__65(_arch 2 0 65(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__66(_arch 3 0 66(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__70(_arch 4 0 70(_prcs (_simple)(_trgt(12))(_sens(4)(10))(_read(2)))))
			(line__78(_arch 5 0 78(_assignment (_alias((Ylatch)(laciek)))(_trgt(8))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 6 -1)
)
I 000056 55 2510          1515716332188 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1515716332189 2018.01.12 01:18:52)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code 292e2d2d767f7f3f2b2c6f727c2f2b2f2a2f7f2e2b)
	(_ent
		(_time 1514295835378)
	)
	(_comp
		(Core
			(_object
				(_port (_int LE -1 0 14(_ent (_in))))
				(_port (_int Ylatch 0 0 15(_ent (_inout(_string \"0000"\)))))
				(_port (_int fx -1 0 16(_ent (_in))))
				(_port (_int fautomat -1 0 17(_ent (_in))))
				(_port (_int CLR -1 0 18(_ent (_in))))
				(_port (_int Yx 1 0 19(_ent (_inout(_string \"000"\)))))
				(_port (_int CE -1 0 20(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 0 21(_ent (_inout))))
				(_port (_int Y 0 0 22(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 51(_comp Core)
		(_port
			((LE)(LE))
			((Ylatch)(Ylatch))
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((Yx)(Yx))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
			(_port
				((fx)(fx))
				((fautomat)(fautomat))
				((CLR)(CLR))
				((CE)(CE))
				((LE)(LE))
				((Yx)(Yx))
				((Yautomat)(Yautomat))
				((Y)(Y))
				((Ylatch)(Ylatch))
				((CLK)(CLK))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int fx -1 0 32(_arch(_uni))))
		(_sig (_int fautomat -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int CE -1 0 35(_arch(_uni))))
		(_sig (_int Yautomat -1 0 36(_arch(_uni))))
		(_sig (_int CLK -1 0 37(_arch(_uni))))
		(_sig (_int LE -1 0 38(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 2 0 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 41(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Yx 3 0 41(_arch(_uni))))
		(_sig (_int Ylatch 2 0 42(_arch(_uni))))
		(_sig (_int END_SIM -2 0 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 69(_prcs (_wait_for)(_trgt(2)(6)(10)))))
			(CLOCK_CLK(_arch 1 0 90(_prcs (_wait_for)(_trgt(5))(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 610 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 115 (core_tb))
	(_version vd0)
	(_time 1515716332192 2018.01.12 01:18:52)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code 393f3a3c356f6e2e3d382b636d3f6c3f3a3f313c6f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
				(_port
					((fx)(fx))
					((fautomat)(fautomat))
					((CLR)(CLR))
					((CE)(CE))
					((LE)(LE))
					((Yx)(Yx))
					((Yautomat)(Yautomat))
					((Y)(Y))
					((Ylatch)(Ylatch))
					((CLK)(CLK))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 8935          1515716410793 top
(_unit VHDL (top 0 28(top 0 48))
	(_version vd0)
	(_time 1515716410794 2018.01.12 01:20:10)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 3b386e3e3f6d6f2c6b6b7d606a3c3f3d6d3c3b3c3f)
	(_ent
		(_time 1515714755993)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 54(_ent (_in))))
				(_port (_int GATE -1 0 55(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 56(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 97(_ent (_in))))
				(_port (_int Ylatch 6 0 98(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 7 0 99(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 80(_ent (_in))))
				(_port (_int GATEIN -1 0 81(_ent (_in((i 2))))))
				(_port (_int fx -1 0 82(_ent (_in))))
				(_port (_int GATEOUT -1 0 83(_ent (_out((i 2))))))
				(_port (_int Y 4 0 84(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 61(_ent (_in))))
				(_port (_int GATEIN -1 0 62(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 63(_ent (_in((i 2))))))
				(_port (_int fx -1 0 64(_ent (_in))))
				(_port (_int GATEOUT -1 0 65(_ent (_inout((i 2))))))
				(_port (_int Y 2 0 66(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 89(_ent (_in((i 2))))))
				(_port (_int LE -1 0 90(_ent (_in((i 2))))))
				(_port (_int Ylicznik 5 0 91(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 5 0 92(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 71(_ent (_in))))
				(_port (_int GATEIN -1 0 72(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 73(_ent (_in((i 2))))))
				(_port (_int fx -1 0 74(_ent (_in))))
				(_port (_int Y 3 0 75(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 121(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 128(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U2 0 138(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 147(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 157(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 167(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 178(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 189(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 200(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U9 0 209(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 33(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode1 0 0 33(_ent(_out))))
		(_port (_int Ycode2 0 0 34(_ent(_out))))
		(_port (_int Ycode3 0 0 35(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 1 0 36(_ent(_out))))
		(_port (_int Ylatch2 1 0 37(_ent(_out))))
		(_port (_int Ylatch3 1 0 38(_ent(_out))))
		(_port (_int GATE -1 0 39(_ent(_inout))))
		(_port (_int GATEOUT -1 0 40(_ent(_inout))))
		(_port (_int LE -1 0 41(_ent(_inout))))
		(_port (_int Y1 1 0 42(_ent(_inout))))
		(_port (_int Y2 1 0 43(_ent(_inout))))
		(_port (_int Y3 1 0 44(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 66(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 75(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 84(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 91(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 98(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 99(_array -1 ((_dto i 6 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 104(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 108(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 109(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 8 0 109(_arch(_uni))))
		(_sig (_int BusOutput2 8 0 110(_arch(_uni))))
		(_sig (_int BusOutput3 8 0 111(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 112(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 9 0 112(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 115(_arch(_uni))))
		(_prcs
			(line__223(_arch 0 0 223(_assignment (_alias((Ycode1)(Ycode)))(_trgt(3))(_sens(19)))))
			(line__224(_arch 1 0 224(_assignment (_alias((Ycode2)(Ycode)))(_trgt(4))(_sens(19)))))
			(line__225(_arch 2 0 225(_assignment (_alias((Ycode3)(Ycode)))(_trgt(5))(_sens(19)))))
			(line__226(_arch 3 0 226(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(6(0)))(_sens(16(4))))))
			(line__227(_arch 4 0 227(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(6(1)))(_sens(16(5))))))
			(line__228(_arch 5 0 228(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(6(2)))(_sens(16(6))))))
			(line__229(_arch 6 0 229(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(6(3)))(_sens(16(7))))))
			(line__230(_arch 7 0 230(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(7(0)))(_sens(17(4))))))
			(line__231(_arch 8 0 231(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(7(1)))(_sens(17(5))))))
			(line__232(_arch 9 0 232(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(7(2)))(_sens(17(6))))))
			(line__233(_arch 10 0 233(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(7(3)))(_sens(17(7))))))
			(line__234(_arch 11 0 234(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(8(0)))(_sens(18(4))))))
			(line__235(_arch 12 0 235(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(8(1)))(_sens(18(5))))))
			(line__236(_arch 13 0 236(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(8(2)))(_sens(18(6))))))
			(line__237(_arch 14 0 237(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(8(3)))(_sens(18(7))))))
			(line__242(_arch 15 0 242(_assignment (_trgt(20)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 16 -1)
)
I 000050 55 1065          1515716641568 Prescaler
(_unit VHDL (prescaler 0 20(prescaler 0 31))
	(_version vd0)
	(_time 1515716641569 2018.01.12 01:24:01)
	(_source (\./../src/Prescaler.vhd\))
	(_parameters tan)
	(_code b8eceeedb2efe9afb9b8abe2e8beebbebdbfbabfb8)
	(_ent
		(_time 1515716641510)
	)
	(_object
		(_port (_int CLK -1 0 22(_ent(_in)(_event))))
		(_port (_int CE -1 0 23(_ent(_in))))
		(_port (_int CLR -1 0 24(_ent(_in)(_event))))
		(_port (_int CEO -1 0 25(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int DIVIDER 0 0 33(_arch(_uni))))
		(_cnst (_int divide_factor -2 0 34(_arch((i 10)))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs (_trgt(4))(_sens(0)(2)(4))(_dssslsensitivity 2))))
			(line__53(_arch 1 0 53(_assignment (_trgt(3))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000050 55 1025          1515716661994 Prescaler
(_unit VHDL (prescaler 0 20(prescaler 0 30))
	(_version vd0)
	(_time 1515716661995 2018.01.12 01:24:21)
	(_source (\./../src/Prescaler.vhd\))
	(_parameters tan)
	(_code 7e78287e29292f697f7d6d242e782d787b797c797e)
	(_ent
		(_time 1515716661992)
	)
	(_object
		(_port (_int CLK -1 0 22(_ent(_in)(_event))))
		(_port (_int CLR -1 0 23(_ent(_in)(_event))))
		(_port (_int CEO -1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int DIVIDER 0 0 32(_arch(_uni))))
		(_cnst (_int divide_factor -2 0 33(_arch((i 10)))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs (_trgt(3))(_sens(0)(1)(3))(_dssslsensitivity 2))))
			(line__52(_arch 1 0 52(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000053 55 1369          1515716773811 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 0 19))
	(_version vd0)
	(_time 1515716773812 2018.01.12 01:26:13)
	(_source (\./../src/Dec_Counters.vhd\))
	(_parameters tan)
	(_code 421042404515155716175118454547441745464447)
	(_ent
		(_time 1514295834984)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(6))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 0 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000046 55 1043          1515716773885 latch
(_unit VHDL (latch 0 6(latch 0 18))
	(_version vd0)
	(_time 1515716773886 2018.01.12 01:26:13)
	(_source (\./../src/latch.vhd\))
	(_parameters tan)
	(_code 91c3c69e91c7c187909689cb939790969597929799)
	(_ent
		(_time 1515715949634)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int le_signal 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 0 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_simple)(_trgt(2))(_sens(0)(3))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 1 -1)
)
I 000053 55 1270          1515716773927 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 0 19))
	(_version vd0)
	(_time 1515716773928 2018.01.12 01:26:13)
	(_source (\./../src/Dec_conter3.vhd\))
	(_parameters tan)
	(_code bfedbfebece8e8aaebb0ace5b8b8bab9eab8bbb9ba)
	(_ent
		(_time 1514295835280)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in))))
		(_port (_int CLR -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 0 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(0)(5)))))
			(line__42(_arch 1 0 42(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000053 55 1470          1515716773988 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 0 20))
	(_version vd0)
	(_time 1515716773989 2018.01.12 01:26:13)
	(_source (\./../src/Dec_Counter2.vhd\))
	(_parameters tan)
	(_code eebceebdbeb9b9fbbabdfdb4e9e9ebe8bbe9eae8eb)
	(_ent
		(_time 1514295835032)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 0 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs (_trgt(6)(7))(_sens(4)(5)(0)(1)(6))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__47(_arch 2 0 47(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
I 000048 55 1060          1515716774032 automat
(_unit VHDL (automat 0 6(automat 0 17))
	(_version vd0)
	(_time 1515716774033 2018.01.12 01:26:14)
	(_source (\./../src/automat.vhd\))
	(_parameters tan)
	(_code 1d4f191b4c4b4d0b494d59474d1a191b1c1a181a19)
	(_ent
		(_time 1514295835186)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 0 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 0 20(_arch(_uni))))
		(_sig (_int laciek -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple)(_trgt(1)(3)(4))(_sens(2))(_read(3)))))
			(line__48(_arch 1 0 48(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 2 -1)
)
I 000048 55 1068          1515716774077 segcode
(_unit VHDL (segcode 0 6(segcode 0 17))
	(_version vd0)
	(_time 1515716774078 2018.01.12 01:26:14)
	(_source (\./../src/segcode.vhd\))
	(_parameters tan)
	(_code 4c1f4a4e1a1b1f5a4e1f0a16194a494b4f4a494a4b)
	(_ent
		(_time 1515715247686)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 1 0 9(_ent(_out(_string \"0000000"\)))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686018 131586)
	)
	(_model . segcode 1 -1)
)
I 000050 55 1025          1515716774128 Prescaler
(_unit VHDL (prescaler 0 20(prescaler 0 30))
	(_version vd0)
	(_time 1515716774129 2018.01.12 01:26:14)
	(_source (\./../src/Prescaler.vhd\))
	(_parameters tan)
	(_code 7b287e7b2b2c2a6c7a7868212b7d287d7e7c797c7b)
	(_ent
		(_time 1515716661991)
	)
	(_object
		(_port (_int CLK -1 0 22(_ent(_in)(_event))))
		(_port (_int CLR -1 0 23(_ent(_in)(_event))))
		(_port (_int CEO -1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int DIVIDER 0 0 32(_arch(_uni))))
		(_cnst (_int divide_factor -2 0 33(_arch((i 10)))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs (_trgt(3))(_sens(0)(1)(3))(_dssslsensitivity 2))))
			(line__52(_arch 1 0 52(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686018)
	)
	(_model . Prescaler 2 -1)
)
I 000044 55 9292          1515716774194 top
(_unit VHDL (top 0 28(top 0 49))
	(_version vd0)
	(_time 1515716774195 2018.01.12 01:26:14)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code c99ac89c969f9dde989a8f9298cecdcf9fcec9cecd)
	(_ent
		(_time 1515716774187)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 55(_ent (_in))))
				(_port (_int GATE -1 0 56(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 57(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 98(_ent (_in))))
				(_port (_int Ylatch 6 0 99(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 7 0 100(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Prescaler
			(_object
				(_port (_int CLK -1 0 105(_ent (_in))))
				(_port (_int CLR -1 0 106(_ent (_in))))
				(_port (_int CEO -1 0 107(_ent (_out))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 81(_ent (_in))))
				(_port (_int GATEIN -1 0 82(_ent (_in((i 2))))))
				(_port (_int fx -1 0 83(_ent (_in))))
				(_port (_int GATEOUT -1 0 84(_ent (_out((i 2))))))
				(_port (_int Y 4 0 85(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 62(_ent (_in))))
				(_port (_int GATEIN -1 0 63(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 64(_ent (_in((i 2))))))
				(_port (_int fx -1 0 65(_ent (_in))))
				(_port (_int GATEOUT -1 0 66(_ent (_inout((i 2))))))
				(_port (_int Y 2 0 67(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 90(_ent (_in((i 2))))))
				(_port (_int LE -1 0 91(_ent (_in((i 2))))))
				(_port (_int Ylicznik 5 0 92(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 5 0 93(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 72(_ent (_in))))
				(_port (_int GATEIN -1 0 73(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 74(_ent (_in((i 2))))))
				(_port (_int fx -1 0 75(_ent (_in))))
				(_port (_int Y 3 0 76(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 129(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 136(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U12 0 146(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((CEO)(CEO))
		)
		(_use (_ent . Prescaler)
		)
	)
	(_inst U2 0 153(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 162(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 172(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 182(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 193(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 204(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 215(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U9 0 224(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_port (_int CEO -1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode1 0 0 34(_ent(_out))))
		(_port (_int Ycode2 0 0 35(_ent(_out))))
		(_port (_int Ycode3 0 0 36(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 1 0 37(_ent(_out))))
		(_port (_int Ylatch2 1 0 38(_ent(_out))))
		(_port (_int Ylatch3 1 0 39(_ent(_out))))
		(_port (_int GATE -1 0 40(_ent(_inout))))
		(_port (_int GATEOUT -1 0 41(_ent(_inout))))
		(_port (_int LE -1 0 42(_ent(_inout))))
		(_port (_int Y1 1 0 43(_ent(_inout))))
		(_port (_int Y2 1 0 44(_ent(_inout))))
		(_port (_int Y3 1 0 45(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 76(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 85(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 92(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 99(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 100(_array -1 ((_dto i 6 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 112(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 116(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 117(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 8 0 117(_arch(_uni))))
		(_sig (_int BusOutput2 8 0 118(_arch(_uni))))
		(_sig (_int BusOutput3 8 0 119(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 120(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 9 0 120(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 123(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment (_alias((Ycode1)(Ycode)))(_trgt(4))(_sens(20)))))
			(line__239(_arch 1 0 239(_assignment (_alias((Ycode2)(Ycode)))(_trgt(5))(_sens(20)))))
			(line__240(_arch 2 0 240(_assignment (_alias((Ycode3)(Ycode)))(_trgt(6))(_sens(20)))))
			(line__241(_arch 3 0 241(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(7(0)))(_sens(17(4))))))
			(line__242(_arch 4 0 242(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(7(1)))(_sens(17(5))))))
			(line__243(_arch 5 0 243(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(7(2)))(_sens(17(6))))))
			(line__244(_arch 6 0 244(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(7(3)))(_sens(17(7))))))
			(line__245(_arch 7 0 245(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(8(0)))(_sens(18(4))))))
			(line__246(_arch 8 0 246(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(8(1)))(_sens(18(5))))))
			(line__247(_arch 9 0 247(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(8(2)))(_sens(18(6))))))
			(line__248(_arch 10 0 248(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(8(3)))(_sens(18(7))))))
			(line__249(_arch 11 0 249(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(9(0)))(_sens(19(4))))))
			(line__250(_arch 12 0 250(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(9(1)))(_sens(19(5))))))
			(line__251(_arch 13 0 251(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(9(2)))(_sens(19(6))))))
			(line__252(_arch 14 0 252(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(9(3)))(_sens(19(7))))))
			(line__257(_arch 15 0 257(_assignment (_trgt(21)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 16 -1)
)
I 000056 55 3467          1515716774263 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1515716774264 2018.01.12 01:26:14)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code 085a5a0e095f591f035d4d52500e5a0d5e0f0c0e0a)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 0 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 0 15(_ent (_inout((i 2))))))
				(_port (_int CEO -1 0 17(_ent (_out))))
				(_port (_int Y1 0 0 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 0 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 0 20(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 0 21(_ent (_out))))
				(_port (_int Ylatch2 0 0 22(_ent (_out))))
				(_port (_int Ylatch3 0 0 23(_ent (_out))))
				(_port (_int Ycode1 1 0 24(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode2 1 0 25(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode3 1 0 26(_ent (_out(_string \"0000000"\)))))
				(_port (_int fx -1 0 27(_ent (_in((i 2))))))
				(_port (_int LE -1 0 28(_ent (_inout((i 2))))))
				(_port (_int CLK -1 0 29(_ent (_in))))
				(_port (_int CLR -1 0 30(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 64(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((CEO)(CEO))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((Ycode1)(Ycode1))
			((Ycode2)(Ycode2))
			((Ycode3)(Ycode3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((CEO)(CEO))
				((Ycode1)(Ycode1))
				((Ycode2)(Ycode2))
				((Ycode3)(Ycode3))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 24(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int fx -1 0 38(_arch(_uni))))
		(_sig (_int CLR -1 0 39(_arch(_uni))))
		(_sig (_int GATE -1 0 40(_arch(_uni))))
		(_sig (_int CLK -1 0 41(_arch(_uni))))
		(_sig (_int CEO -1 0 42(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 44(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 2 0 44(_arch(_uni))))
		(_sig (_int Y2 2 0 45(_arch(_uni))))
		(_sig (_int Y3 2 0 46(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~134 0 47(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode1 3 0 47(_arch(_uni))))
		(_sig (_int Ycode2 3 0 48(_arch(_uni))))
		(_sig (_int Ycode3 3 0 49(_arch(_uni))))
		(_sig (_int Ylatch1 2 0 50(_arch(_uni))))
		(_sig (_int Ylatch2 2 0 51(_arch(_uni))))
		(_sig (_int Ylatch3 2 0 52(_arch(_uni))))
		(_sig (_int LE -1 0 53(_arch(_uni))))
		(_sig (_int GATEOUT -1 0 54(_arch(_uni))))
		(_sig (_int END_SIM -2 0 57(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 88(_prcs (_wait_for)(_trgt(1)(16)))))
			(fx_CLK(_arch 1 0 116(_prcs (_wait_for)(_trgt(0))(_read(16)))))
			(CLOCK_CLK(_arch 2 0 134(_prcs (_wait_for)(_trgt(3))(_read(16)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 750 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 159 (miernik_tb))
	(_version vd0)
	(_time 1515716774278 2018.01.12 01:26:14)
	(_source (\./../src/miernik_tb.vhd\))
	(_parameters tan)
	(_code 17441510154140001316054d4311421114111f1241)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((CEO)(CEO))
					((Ycode1)(Ycode1))
					((Ycode2)(Ycode2))
					((Ycode3)(Ycode3))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 2069          1515716774366 Core
(_unit VHDL (core 0 6(core 0 24))
	(_version vd0)
	(_time 1515716774367 2018.01.12 01:26:14)
	(_source (\./../src/Core/Core.vhd\))
	(_parameters tan)
	(_code 75277074262323637573662f727277737073767323)
	(_ent
		(_time 1514295835330)
	)
	(_object
		(_port (_int fx -1 0 8(_ent(_in))))
		(_port (_int fautomat -1 0 9(_ent(_in))))
		(_port (_int CLR -1 0 10(_ent(_in)(_event))))
		(_port (_int CE -1 0 11(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 13(_array -1 ((_dto i 2 i 0)))))
		(_port (_int Yx 0 0 13(_ent(_inout(_string \"000"\)))))
		(_port (_int Yautomat -1 0 14(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 15(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 15(_ent(_inout(_string \"0000"\)))))
		(_port (_int Ylatch 1 0 16(_ent(_inout(_string \"0000"\)))))
		(_port (_int CLK -1 0 17(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 2 0 25(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 26(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 3 0 26(_arch(_uni(_string \"000"\)))))
		(_sig (_int laciek 2 0 27(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs (_trgt(10))(_sens(2)(9)(10)(3))(_dssslsensitivity 2))))
			(line__47(_arch 1 0 47(_prcs (_simple)(_trgt(11)(3))(_sens(9))(_read(11)))))
			(line__65(_arch 2 0 65(_assignment (_alias((Yx)(clka)))(_trgt(5))(_sens(11)))))
			(line__66(_arch 3 0 66(_assignment (_alias((Y)(Ylicznik)))(_trgt(7))(_sens(10)))))
			(line__70(_arch 4 0 70(_prcs (_simple)(_trgt(12))(_sens(10)(4))(_read(2)))))
			(line__78(_arch 5 0 78(_assignment (_alias((Ylatch)(laciek)))(_trgt(8))(_sens(12)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33751555)
		(33686018)
		(131587)
		(131586)
		(197379)
	)
	(_model . Core 6 -1)
)
I 000056 55 2510          1515716774426 TB_ARCHITECTURE
(_unit VHDL (core_tb 0 7(tb_architecture 0 10))
	(_version vd0)
	(_time 1515716774427 2018.01.12 01:26:14)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code b3e1b6e7e6e5e5a5b1b6f5e8e6b5b1b5b0b5e5b4b1)
	(_ent
		(_time 1514295835378)
	)
	(_comp
		(Core
			(_object
				(_port (_int LE -1 0 14(_ent (_in))))
				(_port (_int Ylatch 0 0 15(_ent (_inout(_string \"0000"\)))))
				(_port (_int fx -1 0 16(_ent (_in))))
				(_port (_int fautomat -1 0 17(_ent (_in))))
				(_port (_int CLR -1 0 18(_ent (_in))))
				(_port (_int Yx 1 0 19(_ent (_inout(_string \"000"\)))))
				(_port (_int CE -1 0 20(_ent (_inout((i 2))))))
				(_port (_int Yautomat -1 0 21(_ent (_inout))))
				(_port (_int Y 0 0 22(_ent (_inout(_string \"0000"\)))))
				(_port (_int CLK -1 0 23(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 51(_comp Core)
		(_port
			((LE)(LE))
			((Ylatch)(Ylatch))
			((fx)(fx))
			((fautomat)(fautomat))
			((CLR)(CLR))
			((Yx)(Yx))
			((CE)(CE))
			((Yautomat)(Yautomat))
			((Y)(Y))
			((CLK)(CLK))
		)
		(_use (_ent . Core)
			(_port
				((fx)(fx))
				((fautomat)(fautomat))
				((CLR)(CLR))
				((CE)(CE))
				((LE)(LE))
				((Yx)(Yx))
				((Yautomat)(Yautomat))
				((Y)(Y))
				((Ylatch)(Ylatch))
				((CLK)(CLK))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int fx -1 0 32(_arch(_uni))))
		(_sig (_int fautomat -1 0 33(_arch(_uni))))
		(_sig (_int CLR -1 0 34(_arch(_uni))))
		(_sig (_int CE -1 0 35(_arch(_uni))))
		(_sig (_int Yautomat -1 0 36(_arch(_uni))))
		(_sig (_int CLK -1 0 37(_arch(_uni))))
		(_sig (_int LE -1 0 38(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 40(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y 2 0 40(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~134 0 41(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int Yx 3 0 41(_arch(_uni))))
		(_sig (_int Ylatch 2 0 42(_arch(_uni))))
		(_sig (_int END_SIM -2 0 44(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 0 69(_prcs (_wait_for)(_trgt(2)(6)(10)))))
			(CLOCK_CLK(_arch 1 0 90(_prcs (_wait_for)(_trgt(5))(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000037 55 610 0 testbench_for_core
(_configuration VHDL (testbench_for_core 0 115 (core_tb))
	(_version vd0)
	(_time 1515716774438 2018.01.12 01:26:14)
	(_source (\./../src/Core/Core_TB.vhd\))
	(_parameters tan)
	(_code b3e0b1e7b5e5e4a4b7b2a1e9e7b5e6b5b0b5bbb6e5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Core core
				(_port
					((fx)(fx))
					((fautomat)(fautomat))
					((CLR)(CLR))
					((CE)(CE))
					((LE)(LE))
					((Yx)(Yx))
					((Yautomat)(Yautomat))
					((Y)(Y))
					((Ylatch)(Ylatch))
					((CLK)(CLK))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 9292          1515716785213 top
(_unit VHDL (top 0 28(top 0 49))
	(_version vd0)
	(_time 1515716785214 2018.01.12 01:26:25)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code d1d6d583868785c68082978a80d6d5d787d6d1d6d5)
	(_ent
		(_time 1515716774186)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 55(_ent (_in))))
				(_port (_int GATE -1 0 56(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 57(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 98(_ent (_in))))
				(_port (_int Ylatch 6 0 99(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 7 0 100(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Prescaler
			(_object
				(_port (_int CLK -1 0 105(_ent (_in))))
				(_port (_int CLR -1 0 106(_ent (_in))))
				(_port (_int CEO -1 0 107(_ent (_out))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 81(_ent (_in))))
				(_port (_int GATEIN -1 0 82(_ent (_in((i 2))))))
				(_port (_int fx -1 0 83(_ent (_in))))
				(_port (_int GATEOUT -1 0 84(_ent (_out((i 2))))))
				(_port (_int Y 4 0 85(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 62(_ent (_in))))
				(_port (_int GATEIN -1 0 63(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 64(_ent (_in((i 2))))))
				(_port (_int fx -1 0 65(_ent (_in))))
				(_port (_int GATEOUT -1 0 66(_ent (_inout((i 2))))))
				(_port (_int Y 2 0 67(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 90(_ent (_in((i 2))))))
				(_port (_int LE -1 0 91(_ent (_in((i 2))))))
				(_port (_int Ylicznik 5 0 92(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 5 0 93(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 72(_ent (_in))))
				(_port (_int GATEIN -1 0 73(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 74(_ent (_in((i 2))))))
				(_port (_int fx -1 0 75(_ent (_in))))
				(_port (_int Y 3 0 76(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 129(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 136(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U12 0 146(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((CEO)(CEO))
		)
		(_use (_ent . Prescaler)
		)
	)
	(_inst U2 0 153(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 162(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 172(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 182(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 193(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 204(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 215(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U9 0 224(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_port (_int CEO -1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode1 0 0 34(_ent(_out))))
		(_port (_int Ycode2 0 0 35(_ent(_out))))
		(_port (_int Ycode3 0 0 36(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 1 0 37(_ent(_out))))
		(_port (_int Ylatch2 1 0 38(_ent(_out))))
		(_port (_int Ylatch3 1 0 39(_ent(_out))))
		(_port (_int GATE -1 0 40(_ent(_inout))))
		(_port (_int GATEOUT -1 0 41(_ent(_inout))))
		(_port (_int LE -1 0 42(_ent(_inout))))
		(_port (_int Y1 1 0 43(_ent(_inout))))
		(_port (_int Y2 1 0 44(_ent(_inout))))
		(_port (_int Y3 1 0 45(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 76(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 85(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 92(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 99(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 100(_array -1 ((_dto i 6 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 112(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 116(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 117(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 8 0 117(_arch(_uni))))
		(_sig (_int BusOutput2 8 0 118(_arch(_uni))))
		(_sig (_int BusOutput3 8 0 119(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 120(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 9 0 120(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 123(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment (_alias((Ycode1)(Ycode)))(_trgt(4))(_sens(20)))))
			(line__239(_arch 1 0 239(_assignment (_alias((Ycode2)(Ycode)))(_trgt(5))(_sens(20)))))
			(line__240(_arch 2 0 240(_assignment (_alias((Ycode3)(Ycode)))(_trgt(6))(_sens(20)))))
			(line__241(_arch 3 0 241(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(7(0)))(_sens(17(4))))))
			(line__242(_arch 4 0 242(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(7(1)))(_sens(17(5))))))
			(line__243(_arch 5 0 243(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(7(2)))(_sens(17(6))))))
			(line__244(_arch 6 0 244(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(7(3)))(_sens(17(7))))))
			(line__245(_arch 7 0 245(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(8(0)))(_sens(18(4))))))
			(line__246(_arch 8 0 246(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(8(1)))(_sens(18(5))))))
			(line__247(_arch 9 0 247(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(8(2)))(_sens(18(6))))))
			(line__248(_arch 10 0 248(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(8(3)))(_sens(18(7))))))
			(line__249(_arch 11 0 249(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(9(0)))(_sens(19(4))))))
			(line__250(_arch 12 0 250(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(9(1)))(_sens(19(5))))))
			(line__251(_arch 13 0 251(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(9(2)))(_sens(19(6))))))
			(line__252(_arch 14 0 252(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(9(3)))(_sens(19(7))))))
			(line__257(_arch 15 0 257(_assignment (_trgt(21)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 16 -1)
)
I 000050 55 1020          1515716828961 Prescaler
(_unit VHDL (prescaler 0 20(prescaler 0 30))
	(_version vd0)
	(_time 1515716828962 2018.01.12 01:27:08)
	(_source (\./../src/Prescaler.vhd\))
	(_parameters tan)
	(_code b7e1e5e2b2e0e6a0b6b4a4ede7b1e4b1b2b0b5b0b7)
	(_ent
		(_time 1515716661991)
	)
	(_object
		(_port (_int CLK -1 0 22(_ent(_in)(_event))))
		(_port (_int CLR -1 0 23(_ent(_in)(_event))))
		(_port (_int CEO -1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 32(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int DIVIDER 0 0 32(_arch(_uni))))
		(_cnst (_int divide_factor -2 0 33(_arch((i 5)))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs (_trgt(3))(_sens(0)(1)(3))(_dssslsensitivity 2))))
			(line__52(_arch 1 0 52(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(131586)
	)
	(_model . Prescaler 2 -1)
)
I 000044 55 9292          1515716831557 top
(_unit VHDL (top 0 28(top 0 49))
	(_version vd0)
	(_time 1515716831558 2018.01.12 01:27:11)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code d88dd98a868e8ccf898b9e8389dfdcde8edfd8dfdc)
	(_ent
		(_time 1515716774186)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 55(_ent (_in))))
				(_port (_int GATE -1 0 56(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 57(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 98(_ent (_in))))
				(_port (_int Ylatch 6 0 99(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 7 0 100(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Prescaler
			(_object
				(_port (_int CLK -1 0 105(_ent (_in))))
				(_port (_int CLR -1 0 106(_ent (_in))))
				(_port (_int CEO -1 0 107(_ent (_out))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 81(_ent (_in))))
				(_port (_int GATEIN -1 0 82(_ent (_in((i 2))))))
				(_port (_int fx -1 0 83(_ent (_in))))
				(_port (_int GATEOUT -1 0 84(_ent (_out((i 2))))))
				(_port (_int Y 4 0 85(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 62(_ent (_in))))
				(_port (_int GATEIN -1 0 63(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 64(_ent (_in((i 2))))))
				(_port (_int fx -1 0 65(_ent (_in))))
				(_port (_int GATEOUT -1 0 66(_ent (_inout((i 2))))))
				(_port (_int Y 2 0 67(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 90(_ent (_in((i 2))))))
				(_port (_int LE -1 0 91(_ent (_in((i 2))))))
				(_port (_int Ylicznik 5 0 92(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 5 0 93(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 72(_ent (_in))))
				(_port (_int GATEIN -1 0 73(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 74(_ent (_in((i 2))))))
				(_port (_int fx -1 0 75(_ent (_in))))
				(_port (_int Y 3 0 76(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 129(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 136(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U12 0 146(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((CEO)(CEO))
		)
		(_use (_ent . Prescaler)
		)
	)
	(_inst U2 0 153(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 162(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 172(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 182(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 193(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 204(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 215(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U9 0 224(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_port (_int CEO -1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode1 0 0 34(_ent(_out))))
		(_port (_int Ycode2 0 0 35(_ent(_out))))
		(_port (_int Ycode3 0 0 36(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 1 0 37(_ent(_out))))
		(_port (_int Ylatch2 1 0 38(_ent(_out))))
		(_port (_int Ylatch3 1 0 39(_ent(_out))))
		(_port (_int GATE -1 0 40(_ent(_inout))))
		(_port (_int GATEOUT -1 0 41(_ent(_inout))))
		(_port (_int LE -1 0 42(_ent(_inout))))
		(_port (_int Y1 1 0 43(_ent(_inout))))
		(_port (_int Y2 1 0 44(_ent(_inout))))
		(_port (_int Y3 1 0 45(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 76(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 85(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 92(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 99(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 100(_array -1 ((_dto i 6 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 112(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 116(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 117(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 8 0 117(_arch(_uni))))
		(_sig (_int BusOutput2 8 0 118(_arch(_uni))))
		(_sig (_int BusOutput3 8 0 119(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 120(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 9 0 120(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 123(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment (_alias((Ycode1)(Ycode)))(_trgt(4))(_sens(20)))))
			(line__239(_arch 1 0 239(_assignment (_alias((Ycode2)(Ycode)))(_trgt(5))(_sens(20)))))
			(line__240(_arch 2 0 240(_assignment (_alias((Ycode3)(Ycode)))(_trgt(6))(_sens(20)))))
			(line__241(_arch 3 0 241(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(7(0)))(_sens(17(4))))))
			(line__242(_arch 4 0 242(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(7(1)))(_sens(17(5))))))
			(line__243(_arch 5 0 243(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(7(2)))(_sens(17(6))))))
			(line__244(_arch 6 0 244(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(7(3)))(_sens(17(7))))))
			(line__245(_arch 7 0 245(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(8(0)))(_sens(18(4))))))
			(line__246(_arch 8 0 246(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(8(1)))(_sens(18(5))))))
			(line__247(_arch 9 0 247(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(8(2)))(_sens(18(6))))))
			(line__248(_arch 10 0 248(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(8(3)))(_sens(18(7))))))
			(line__249(_arch 11 0 249(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(9(0)))(_sens(19(4))))))
			(line__250(_arch 12 0 250(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(9(1)))(_sens(19(5))))))
			(line__251(_arch 13 0 251(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(9(2)))(_sens(19(6))))))
			(line__252(_arch 14 0 252(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(9(3)))(_sens(19(7))))))
			(line__257(_arch 15 0 257(_assignment (_trgt(21)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 16 -1)
)
I 000044 55 9292          1515716867253 top
(_unit VHDL (top 0 28(top 0 49))
	(_version vd0)
	(_time 1515716867254 2018.01.12 01:27:47)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 40434542161614571113061b114744461647404744)
	(_ent
		(_time 1515716774186)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 55(_ent (_in))))
				(_port (_int GATE -1 0 56(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 57(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 98(_ent (_in))))
				(_port (_int Ylatch 6 0 99(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 7 0 100(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Prescaler
			(_object
				(_port (_int CLK -1 0 105(_ent (_in))))
				(_port (_int CLR -1 0 106(_ent (_in))))
				(_port (_int CEO -1 0 107(_ent (_out))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 81(_ent (_in))))
				(_port (_int GATEIN -1 0 82(_ent (_in((i 2))))))
				(_port (_int fx -1 0 83(_ent (_in))))
				(_port (_int GATEOUT -1 0 84(_ent (_out((i 2))))))
				(_port (_int Y 4 0 85(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 62(_ent (_in))))
				(_port (_int GATEIN -1 0 63(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 64(_ent (_in((i 2))))))
				(_port (_int fx -1 0 65(_ent (_in))))
				(_port (_int GATEOUT -1 0 66(_ent (_inout((i 2))))))
				(_port (_int Y 2 0 67(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 90(_ent (_in((i 2))))))
				(_port (_int LE -1 0 91(_ent (_in((i 2))))))
				(_port (_int Ylicznik 5 0 92(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 5 0 93(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 72(_ent (_in))))
				(_port (_int GATEIN -1 0 73(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 74(_ent (_in((i 2))))))
				(_port (_int fx -1 0 75(_ent (_in))))
				(_port (_int Y 3 0 76(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 129(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 136(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U12 0 146(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((CEO)(CEO))
		)
		(_use (_ent . Prescaler)
		)
	)
	(_inst U2 0 153(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 162(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 172(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 182(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 193(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 204(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 215(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U9 0 224(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_port (_int CEO -1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode1 0 0 34(_ent(_out))))
		(_port (_int Ycode2 0 0 35(_ent(_out))))
		(_port (_int Ycode3 0 0 36(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 1 0 37(_ent(_out))))
		(_port (_int Ylatch2 1 0 38(_ent(_out))))
		(_port (_int Ylatch3 1 0 39(_ent(_out))))
		(_port (_int GATE -1 0 40(_ent(_inout))))
		(_port (_int GATEOUT -1 0 41(_ent(_inout))))
		(_port (_int LE -1 0 42(_ent(_inout))))
		(_port (_int Y1 1 0 43(_ent(_inout))))
		(_port (_int Y2 1 0 44(_ent(_inout))))
		(_port (_int Y3 1 0 45(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 76(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 85(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 92(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 99(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 100(_array -1 ((_dto i 6 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 112(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 116(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 117(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 8 0 117(_arch(_uni))))
		(_sig (_int BusOutput2 8 0 118(_arch(_uni))))
		(_sig (_int BusOutput3 8 0 119(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 120(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 9 0 120(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 123(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment (_alias((Ycode1)(Ycode)))(_trgt(4))(_sens(20)))))
			(line__239(_arch 1 0 239(_assignment (_alias((Ycode2)(Ycode)))(_trgt(5))(_sens(20)))))
			(line__240(_arch 2 0 240(_assignment (_alias((Ycode3)(Ycode)))(_trgt(6))(_sens(20)))))
			(line__241(_arch 3 0 241(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(7(0)))(_sens(17(4))))))
			(line__242(_arch 4 0 242(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(7(1)))(_sens(17(5))))))
			(line__243(_arch 5 0 243(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(7(2)))(_sens(17(6))))))
			(line__244(_arch 6 0 244(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(7(3)))(_sens(17(7))))))
			(line__245(_arch 7 0 245(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(8(0)))(_sens(18(4))))))
			(line__246(_arch 8 0 246(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(8(1)))(_sens(18(5))))))
			(line__247(_arch 9 0 247(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(8(2)))(_sens(18(6))))))
			(line__248(_arch 10 0 248(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(8(3)))(_sens(18(7))))))
			(line__249(_arch 11 0 249(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(9(0)))(_sens(19(4))))))
			(line__250(_arch 12 0 250(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(9(1)))(_sens(19(5))))))
			(line__251(_arch 13 0 251(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(9(2)))(_sens(19(6))))))
			(line__252(_arch 14 0 252(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(9(3)))(_sens(19(7))))))
			(line__257(_arch 15 0 257(_assignment (_trgt(21)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 16 -1)
)
I 000050 55 1015          1515716921405 Prescaler
(_unit VHDL (prescaler 0 20(prescaler 0 30))
	(_version vd0)
	(_time 1515716921406 2018.01.12 01:28:41)
	(_source (\./../src/Prescaler.vhd\))
	(_parameters tan)
	(_code cccac8989d9b9ddbcdcfdf969cca9fcac9cbcecbcc)
	(_ent
		(_time 1515716661991)
	)
	(_object
		(_port (_int CLK -1 0 22(_ent(_in)(_event))))
		(_port (_int CLR -1 0 23(_ent(_in)(_event))))
		(_port (_int CEO -1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int DIVIDER 0 0 32(_arch(_uni))))
		(_cnst (_int divide_factor -2 0 33(_arch((i 10)))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs (_trgt(3))(_sens(0)(1)(3))(_dssslsensitivity 2))))
			(line__52(_arch 1 0 52(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(514)
	)
	(_model . Prescaler 2 -1)
)
I 000044 55 9292          1515716927965 top
(_unit VHDL (top 0 28(top 0 49))
	(_version vd0)
	(_time 1515716927966 2018.01.12 01:28:47)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 6f6a3e6f6f393b783e3c29343e686b6939686f686b)
	(_ent
		(_time 1515716774186)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 55(_ent (_in))))
				(_port (_int GATE -1 0 56(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 57(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 98(_ent (_in))))
				(_port (_int Ylatch 6 0 99(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 7 0 100(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Prescaler
			(_object
				(_port (_int CLK -1 0 105(_ent (_in))))
				(_port (_int CLR -1 0 106(_ent (_in))))
				(_port (_int CEO -1 0 107(_ent (_out))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 81(_ent (_in))))
				(_port (_int GATEIN -1 0 82(_ent (_in((i 2))))))
				(_port (_int fx -1 0 83(_ent (_in))))
				(_port (_int GATEOUT -1 0 84(_ent (_out((i 2))))))
				(_port (_int Y 4 0 85(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 62(_ent (_in))))
				(_port (_int GATEIN -1 0 63(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 64(_ent (_in((i 2))))))
				(_port (_int fx -1 0 65(_ent (_in))))
				(_port (_int GATEOUT -1 0 66(_ent (_inout((i 2))))))
				(_port (_int Y 2 0 67(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 90(_ent (_in((i 2))))))
				(_port (_int LE -1 0 91(_ent (_in((i 2))))))
				(_port (_int Ylicznik 5 0 92(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 5 0 93(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 72(_ent (_in))))
				(_port (_int GATEIN -1 0 73(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 74(_ent (_in((i 2))))))
				(_port (_int fx -1 0 75(_ent (_in))))
				(_port (_int Y 3 0 76(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 129(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 136(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U12 0 146(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((CEO)(CEO))
		)
		(_use (_ent . Prescaler)
		)
	)
	(_inst U2 0 153(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 162(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 172(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 182(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 193(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 204(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 215(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U9 0 224(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_port (_int CEO -1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode1 0 0 34(_ent(_out))))
		(_port (_int Ycode2 0 0 35(_ent(_out))))
		(_port (_int Ycode3 0 0 36(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 1 0 37(_ent(_out))))
		(_port (_int Ylatch2 1 0 38(_ent(_out))))
		(_port (_int Ylatch3 1 0 39(_ent(_out))))
		(_port (_int GATE -1 0 40(_ent(_inout))))
		(_port (_int GATEOUT -1 0 41(_ent(_inout))))
		(_port (_int LE -1 0 42(_ent(_inout))))
		(_port (_int Y1 1 0 43(_ent(_inout))))
		(_port (_int Y2 1 0 44(_ent(_inout))))
		(_port (_int Y3 1 0 45(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 76(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 85(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 92(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 99(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 100(_array -1 ((_dto i 6 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 112(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 116(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 117(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 8 0 117(_arch(_uni))))
		(_sig (_int BusOutput2 8 0 118(_arch(_uni))))
		(_sig (_int BusOutput3 8 0 119(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 120(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 9 0 120(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 123(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment (_alias((Ycode1)(Ycode)))(_trgt(4))(_sens(20)))))
			(line__239(_arch 1 0 239(_assignment (_alias((Ycode2)(Ycode)))(_trgt(5))(_sens(20)))))
			(line__240(_arch 2 0 240(_assignment (_alias((Ycode3)(Ycode)))(_trgt(6))(_sens(20)))))
			(line__241(_arch 3 0 241(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(7(0)))(_sens(17(4))))))
			(line__242(_arch 4 0 242(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(7(1)))(_sens(17(5))))))
			(line__243(_arch 5 0 243(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(7(2)))(_sens(17(6))))))
			(line__244(_arch 6 0 244(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(7(3)))(_sens(17(7))))))
			(line__245(_arch 7 0 245(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(8(0)))(_sens(18(4))))))
			(line__246(_arch 8 0 246(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(8(1)))(_sens(18(5))))))
			(line__247(_arch 9 0 247(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(8(2)))(_sens(18(6))))))
			(line__248(_arch 10 0 248(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(8(3)))(_sens(18(7))))))
			(line__249(_arch 11 0 249(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(9(0)))(_sens(19(4))))))
			(line__250(_arch 12 0 250(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(9(1)))(_sens(19(5))))))
			(line__251(_arch 13 0 251(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(9(2)))(_sens(19(6))))))
			(line__252(_arch 14 0 252(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(9(3)))(_sens(19(7))))))
			(line__257(_arch 15 0 257(_assignment (_trgt(21)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 16 -1)
)
I 000056 55 3497          1515717138992 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1515717138993 2018.01.12 01:32:18)
	(_source (\./../src/miernik_tb.vhd\(\./../src/tb/miernik_tb.vhd\)))
	(_parameters tan)
	(_code c6c69493c99197d1cd93839c9ec094c390c1c2c0c4)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 1 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 1 15(_ent (_inout((i 2))))))
				(_port (_int CEO -1 1 17(_ent (_out))))
				(_port (_int Y1 0 1 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 1 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 1 20(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 1 21(_ent (_out))))
				(_port (_int Ylatch2 0 1 22(_ent (_out))))
				(_port (_int Ylatch3 0 1 23(_ent (_out))))
				(_port (_int Ycode1 1 1 24(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode2 1 1 25(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode3 1 1 26(_ent (_out(_string \"0000000"\)))))
				(_port (_int fx -1 1 27(_ent (_in((i 2))))))
				(_port (_int LE -1 1 28(_ent (_inout((i 2))))))
				(_port (_int CLK -1 1 29(_ent (_in))))
				(_port (_int CLR -1 1 30(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 64(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((CEO)(CEO))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((Ycode1)(Ycode1))
			((Ycode2)(Ycode2))
			((Ycode3)(Ycode3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((CEO)(CEO))
				((Ycode1)(Ycode1))
				((Ycode2)(Ycode2))
				((Ycode3)(Ycode3))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 18(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 24(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int fx -1 1 38(_arch(_uni))))
		(_sig (_int CLR -1 1 39(_arch(_uni))))
		(_sig (_int GATE -1 1 40(_arch(_uni))))
		(_sig (_int CLK -1 1 41(_arch(_uni))))
		(_sig (_int CEO -1 1 42(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 44(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 2 1 44(_arch(_uni))))
		(_sig (_int Y2 2 1 45(_arch(_uni))))
		(_sig (_int Y3 2 1 46(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~134 1 47(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode1 3 1 47(_arch(_uni))))
		(_sig (_int Ycode2 3 1 48(_arch(_uni))))
		(_sig (_int Ycode3 3 1 49(_arch(_uni))))
		(_sig (_int Ylatch1 2 1 50(_arch(_uni))))
		(_sig (_int Ylatch2 2 1 51(_arch(_uni))))
		(_sig (_int Ylatch3 2 1 52(_arch(_uni))))
		(_sig (_int LE -1 1 53(_arch(_uni))))
		(_sig (_int GATEOUT -1 1 54(_arch(_uni))))
		(_sig (_int END_SIM -2 1 57(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 88(_prcs (_wait_for)(_trgt(1)(16)))))
			(fx_CLK(_arch 1 1 116(_prcs (_wait_for)(_trgt(0))(_read(16)))))
			(CLOCK_CLK(_arch 2 1 134(_prcs (_wait_for)(_trgt(3))(_read(16)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 753 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 159 (miernik_tb))
	(_version vd0)
	(_time 1515717139006 2018.01.12 01:32:19)
	(_source (\./../src/tb/miernik_tb.vhd\))
	(_parameters tan)
	(_code d6d7d484d58081c1d2d7c48c82d083d0d5d0ded380)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((CEO)(CEO))
					((Ycode1)(Ycode1))
					((Ycode2)(Ycode2))
					((Ycode3)(Ycode3))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 3497          1515717227495 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1515717227496 2018.01.12 01:33:47)
	(_source (\./../src/miernik_tb.vhd\(\./../src/tb/miernik_tb.vhd\)))
	(_parameters tan)
	(_code 7a2f2e7b222d2b6d712f3f20227c287f2c7d7e7c78)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 1 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 1 15(_ent (_inout((i 2))))))
				(_port (_int CEO -1 1 17(_ent (_out))))
				(_port (_int Y1 0 1 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 1 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 1 20(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 1 21(_ent (_out))))
				(_port (_int Ylatch2 0 1 22(_ent (_out))))
				(_port (_int Ylatch3 0 1 23(_ent (_out))))
				(_port (_int Ycode1 1 1 24(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode2 1 1 25(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode3 1 1 26(_ent (_out(_string \"0000000"\)))))
				(_port (_int fx -1 1 27(_ent (_in((i 2))))))
				(_port (_int LE -1 1 28(_ent (_inout((i 2))))))
				(_port (_int CLK -1 1 29(_ent (_in))))
				(_port (_int CLR -1 1 30(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 64(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((CEO)(CEO))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((Ycode1)(Ycode1))
			((Ycode2)(Ycode2))
			((Ycode3)(Ycode3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((CEO)(CEO))
				((Ycode1)(Ycode1))
				((Ycode2)(Ycode2))
				((Ycode3)(Ycode3))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 18(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 24(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int fx -1 1 38(_arch(_uni))))
		(_sig (_int CLR -1 1 39(_arch(_uni))))
		(_sig (_int GATE -1 1 40(_arch(_uni))))
		(_sig (_int CLK -1 1 41(_arch(_uni))))
		(_sig (_int CEO -1 1 42(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 44(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 2 1 44(_arch(_uni))))
		(_sig (_int Y2 2 1 45(_arch(_uni))))
		(_sig (_int Y3 2 1 46(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~134 1 47(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode1 3 1 47(_arch(_uni))))
		(_sig (_int Ycode2 3 1 48(_arch(_uni))))
		(_sig (_int Ycode3 3 1 49(_arch(_uni))))
		(_sig (_int Ylatch1 2 1 50(_arch(_uni))))
		(_sig (_int Ylatch2 2 1 51(_arch(_uni))))
		(_sig (_int Ylatch3 2 1 52(_arch(_uni))))
		(_sig (_int LE -1 1 53(_arch(_uni))))
		(_sig (_int GATEOUT -1 1 54(_arch(_uni))))
		(_sig (_int END_SIM -2 1 57(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 88(_prcs (_wait_for)(_trgt(1)(16)))))
			(fx_CLK(_arch 1 1 116(_prcs (_wait_for)(_trgt(0))(_read(16)))))
			(CLOCK_CLK(_arch 2 1 134(_prcs (_wait_for)(_trgt(3))(_read(16)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 753 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 159 (miernik_tb))
	(_version vd0)
	(_time 1515717227508 2018.01.12 01:33:47)
	(_source (\./../src/tb/miernik_tb.vhd\))
	(_parameters tan)
	(_code 8ade8e84dedcdd9d8e8b98d0de8cdf8c898c828fdc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((CEO)(CEO))
					((Ycode1)(Ycode1))
					((Ycode2)(Ycode2))
					((Ycode3)(Ycode3))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 3497          1515717319347 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1515717319348 2018.01.12 01:35:19)
	(_source (\./../src/miernik_tb.vhd\(\./../src/tb/miernik_tb.vhd\)))
	(_parameters tan)
	(_code 3e3a6d3b62696f29356b7b6466386c3b68393a383c)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 1 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 1 15(_ent (_inout((i 2))))))
				(_port (_int CEO -1 1 17(_ent (_out))))
				(_port (_int Y1 0 1 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 1 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 1 20(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 1 21(_ent (_out))))
				(_port (_int Ylatch2 0 1 22(_ent (_out))))
				(_port (_int Ylatch3 0 1 23(_ent (_out))))
				(_port (_int Ycode1 1 1 24(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode2 1 1 25(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode3 1 1 26(_ent (_out(_string \"0000000"\)))))
				(_port (_int fx -1 1 27(_ent (_in((i 2))))))
				(_port (_int LE -1 1 28(_ent (_inout((i 2))))))
				(_port (_int CLK -1 1 29(_ent (_in))))
				(_port (_int CLR -1 1 30(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 64(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((CEO)(CEO))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((Ycode1)(Ycode1))
			((Ycode2)(Ycode2))
			((Ycode3)(Ycode3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((CEO)(CEO))
				((Ycode1)(Ycode1))
				((Ycode2)(Ycode2))
				((Ycode3)(Ycode3))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 18(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 24(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int fx -1 1 38(_arch(_uni))))
		(_sig (_int CLR -1 1 39(_arch(_uni))))
		(_sig (_int GATE -1 1 40(_arch(_uni))))
		(_sig (_int CLK -1 1 41(_arch(_uni))))
		(_sig (_int CEO -1 1 42(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 44(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 2 1 44(_arch(_uni))))
		(_sig (_int Y2 2 1 45(_arch(_uni))))
		(_sig (_int Y3 2 1 46(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~134 1 47(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode1 3 1 47(_arch(_uni))))
		(_sig (_int Ycode2 3 1 48(_arch(_uni))))
		(_sig (_int Ycode3 3 1 49(_arch(_uni))))
		(_sig (_int Ylatch1 2 1 50(_arch(_uni))))
		(_sig (_int Ylatch2 2 1 51(_arch(_uni))))
		(_sig (_int Ylatch3 2 1 52(_arch(_uni))))
		(_sig (_int LE -1 1 53(_arch(_uni))))
		(_sig (_int GATEOUT -1 1 54(_arch(_uni))))
		(_sig (_int END_SIM -2 1 57(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 88(_prcs (_wait_for)(_trgt(1)(16)))))
			(fx_CLK(_arch 1 1 116(_prcs (_wait_for)(_trgt(0))(_read(16)))))
			(CLOCK_CLK(_arch 2 1 134(_prcs (_wait_for)(_trgt(3))(_read(16)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 753 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 159 (miernik_tb))
	(_version vd0)
	(_time 1515717319361 2018.01.12 01:35:19)
	(_source (\./../src/tb/miernik_tb.vhd\))
	(_parameters tan)
	(_code 4d484e4f1c1b1a5a494c5f17194b184b4e4b45481b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((CEO)(CEO))
					((Ycode1)(Ycode1))
					((Ycode2)(Ycode2))
					((Ycode3)(Ycode3))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000053 55 1309          1515717564477 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 1 19))
	(_version vd0)
	(_time 1515717564478 2018.01.12 01:39:24)
	(_source (\./../src/Dec_conter3.vhd\(\./../src/Components/Dec_conter3.vhd\)))
	(_parameters tan)
	(_code d281d280d58585c786ddc188d5d5d7d487d5d6d4d7)
	(_ent
		(_time 1514295835280)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in))))
		(_port (_int CLR -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 1 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(5)(0)))))
			(line__42(_arch 1 1 42(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000053 55 1309          1515717678756 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 1 19))
	(_version vd0)
	(_time 1515717678757 2018.01.12 01:41:18)
	(_source (\./../src/Dec_conter3.vhd\(\./../src/Components/Dec_conter3.vhd\)))
	(_parameters tan)
	(_code 3c6b3b396a6b6b2968322f663b3b393a693b383a39)
	(_ent
		(_time 1514295835280)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in))))
		(_port (_int CLR -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 1 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(5)(0)))))
			(line__41(_arch 1 1 41(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000053 55 1312          1515717790527 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 1 19))
	(_version vd0)
	(_time 1515717790528 2018.01.12 01:43:10)
	(_source (\./../src/Dec_conter3.vhd\(\./../src/Components/Dec_conter3.vhd\)))
	(_parameters tan)
	(_code d1d2d283d58686c485dfc28bd6d6d4d784d6d5d7d4)
	(_ent
		(_time 1514295835280)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in))))
		(_port (_int CLR -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 1 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(5))(_sens(3)(4))(_read(5)(0)(1)))))
			(line__41(_arch 1 1 41(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000053 55 1309          1515717813265 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 1 19))
	(_version vd0)
	(_time 1515717813266 2018.01.12 01:43:33)
	(_source (\./../src/Dec_conter3.vhd\(\./../src/Components/Dec_conter3.vhd\)))
	(_parameters tan)
	(_code a0f4a4f7a5f7f7b5f4aeb3faa7a7a5a6f5a7a4a6a5)
	(_ent
		(_time 1514295835280)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in))))
		(_port (_int CLR -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 1 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(5)(0)))))
			(line__41(_arch 1 1 41(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000044 55 9292          1515718081375 top
(_unit VHDL (top 0 28(top 0 49))
	(_version vd0)
	(_time 1515718081376 2018.01.12 01:48:01)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code edb9eebeefbbb9fabcbeabb6bceae9ebbbeaedeae9)
	(_ent
		(_time 1515716774186)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 55(_ent (_in))))
				(_port (_int GATE -1 0 56(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 57(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 98(_ent (_in))))
				(_port (_int Ylatch 6 0 99(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 7 0 100(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Prescaler
			(_object
				(_port (_int CLK -1 0 105(_ent (_in))))
				(_port (_int CLR -1 0 106(_ent (_in))))
				(_port (_int CEO -1 0 107(_ent (_out))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 81(_ent (_in))))
				(_port (_int GATEIN -1 0 82(_ent (_in((i 2))))))
				(_port (_int fx -1 0 83(_ent (_in))))
				(_port (_int GATEOUT -1 0 84(_ent (_out((i 2))))))
				(_port (_int Y 4 0 85(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 62(_ent (_in))))
				(_port (_int GATEIN -1 0 63(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 64(_ent (_in((i 2))))))
				(_port (_int fx -1 0 65(_ent (_in))))
				(_port (_int GATEOUT -1 0 66(_ent (_inout((i 2))))))
				(_port (_int Y 2 0 67(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 90(_ent (_in((i 2))))))
				(_port (_int LE -1 0 91(_ent (_in((i 2))))))
				(_port (_int Ylicznik 5 0 92(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 5 0 93(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 72(_ent (_in))))
				(_port (_int GATEIN -1 0 73(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 74(_ent (_in((i 2))))))
				(_port (_int fx -1 0 75(_ent (_in))))
				(_port (_int Y 3 0 76(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 129(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 136(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U12 0 146(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((CEO)(CEO))
		)
		(_use (_ent . Prescaler)
		)
	)
	(_inst U2 0 153(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 162(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 172(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 182(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 193(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 204(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 215(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U9 0 224(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_port (_int CEO -1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode1 0 0 34(_ent(_out))))
		(_port (_int Ycode2 0 0 35(_ent(_out))))
		(_port (_int Ycode3 0 0 36(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 1 0 37(_ent(_out))))
		(_port (_int Ylatch2 1 0 38(_ent(_out))))
		(_port (_int Ylatch3 1 0 39(_ent(_out))))
		(_port (_int GATE -1 0 40(_ent(_inout))))
		(_port (_int GATEOUT -1 0 41(_ent(_inout))))
		(_port (_int LE -1 0 42(_ent(_inout))))
		(_port (_int Y1 1 0 43(_ent(_inout))))
		(_port (_int Y2 1 0 44(_ent(_inout))))
		(_port (_int Y3 1 0 45(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 76(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 85(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 92(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 99(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 100(_array -1 ((_dto i 6 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 112(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 116(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 117(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 8 0 117(_arch(_uni))))
		(_sig (_int BusOutput2 8 0 118(_arch(_uni))))
		(_sig (_int BusOutput3 8 0 119(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 120(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 9 0 120(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 123(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment (_alias((Ycode1)(Ycode)))(_trgt(4))(_sens(20)))))
			(line__239(_arch 1 0 239(_assignment (_alias((Ycode2)(Ycode)))(_trgt(5))(_sens(20)))))
			(line__240(_arch 2 0 240(_assignment (_alias((Ycode3)(Ycode)))(_trgt(6))(_sens(20)))))
			(line__241(_arch 3 0 241(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(7(0)))(_sens(17(4))))))
			(line__242(_arch 4 0 242(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(7(1)))(_sens(17(5))))))
			(line__243(_arch 5 0 243(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(7(2)))(_sens(17(6))))))
			(line__244(_arch 6 0 244(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(7(3)))(_sens(17(7))))))
			(line__245(_arch 7 0 245(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(8(0)))(_sens(18(4))))))
			(line__246(_arch 8 0 246(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(8(1)))(_sens(18(5))))))
			(line__247(_arch 9 0 247(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(8(2)))(_sens(18(6))))))
			(line__248(_arch 10 0 248(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(8(3)))(_sens(18(7))))))
			(line__249(_arch 11 0 249(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(9(0)))(_sens(19(4))))))
			(line__250(_arch 12 0 250(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(9(1)))(_sens(19(5))))))
			(line__251(_arch 13 0 251(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(9(2)))(_sens(19(6))))))
			(line__252(_arch 14 0 252(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(9(3)))(_sens(19(7))))))
			(line__257(_arch 15 0 257(_assignment (_trgt(21)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 16 -1)
)
I 000056 55 3497          1515718081446 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1515718081447 2018.01.12 01:48:01)
	(_source (\./../src/miernik_tb.vhd\(\./../src/tb/miernik_tb.vhd\)))
	(_parameters tan)
	(_code 3b6e673e606c6a2c306e7e61633d693e6d3c3f3d39)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 1 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 1 15(_ent (_inout((i 2))))))
				(_port (_int CEO -1 1 17(_ent (_out))))
				(_port (_int Y1 0 1 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 1 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 1 20(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 1 21(_ent (_out))))
				(_port (_int Ylatch2 0 1 22(_ent (_out))))
				(_port (_int Ylatch3 0 1 23(_ent (_out))))
				(_port (_int Ycode1 1 1 24(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode2 1 1 25(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode3 1 1 26(_ent (_out(_string \"0000000"\)))))
				(_port (_int fx -1 1 27(_ent (_in((i 2))))))
				(_port (_int LE -1 1 28(_ent (_inout((i 2))))))
				(_port (_int CLK -1 1 29(_ent (_in))))
				(_port (_int CLR -1 1 30(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 64(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((CEO)(CEO))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((Ycode1)(Ycode1))
			((Ycode2)(Ycode2))
			((Ycode3)(Ycode3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((CEO)(CEO))
				((Ycode1)(Ycode1))
				((Ycode2)(Ycode2))
				((Ycode3)(Ycode3))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 18(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 24(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int fx -1 1 38(_arch(_uni))))
		(_sig (_int CLR -1 1 39(_arch(_uni))))
		(_sig (_int GATE -1 1 40(_arch(_uni))))
		(_sig (_int CLK -1 1 41(_arch(_uni))))
		(_sig (_int CEO -1 1 42(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 44(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 2 1 44(_arch(_uni))))
		(_sig (_int Y2 2 1 45(_arch(_uni))))
		(_sig (_int Y3 2 1 46(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~134 1 47(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode1 3 1 47(_arch(_uni))))
		(_sig (_int Ycode2 3 1 48(_arch(_uni))))
		(_sig (_int Ycode3 3 1 49(_arch(_uni))))
		(_sig (_int Ylatch1 2 1 50(_arch(_uni))))
		(_sig (_int Ylatch2 2 1 51(_arch(_uni))))
		(_sig (_int Ylatch3 2 1 52(_arch(_uni))))
		(_sig (_int LE -1 1 53(_arch(_uni))))
		(_sig (_int GATEOUT -1 1 54(_arch(_uni))))
		(_sig (_int END_SIM -2 1 57(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 88(_prcs (_wait_for)(_trgt(1)(16)))))
			(fx_CLK(_arch 1 1 116(_prcs (_wait_for)(_trgt(0))(_read(16)))))
			(CLOCK_CLK(_arch 2 1 134(_prcs (_wait_for)(_trgt(3))(_read(16)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 753 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 159 (miernik_tb))
	(_version vd0)
	(_time 1515718081454 2018.01.12 01:48:01)
	(_source (\./../src/tb/miernik_tb.vhd\))
	(_parameters tan)
	(_code 3b6f373e6c6d6c2c3f3a29616f3d6e3d383d333e6d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((CEO)(CEO))
					((Ycode1)(Ycode1))
					((Ycode2)(Ycode2))
					((Ycode3)(Ycode3))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000053 55 1409          1515718081506 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 1 19))
	(_version vd0)
	(_time 1515718081507 2018.01.12 01:48:01)
	(_source (\./../src/Dec_Counters.vhd\(\./../src/Components/Dec_Counters.vhd\)))
	(_parameters tan)
	(_code 7a2f767b2e2d2d6f2e2f69207d7d7f7c2f7d7e7c7f)
	(_ent
		(_time 1514295834984)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 1 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_trgt(5)(6))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__45(_arch 1 1 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 1 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000046 55 1076          1515718081614 latch
(_unit VHDL (latch 0 6(latch 1 18))
	(_version vd0)
	(_time 1515718081615 2018.01.12 01:48:01)
	(_source (\./../src/latch.vhd\(\./../src/Components/latch.vhd\)))
	(_parameters tan)
	(_code e7b2bcb4e1b1b7f1e6e0ffbde5e1e6e0e3e1e4e1ef)
	(_ent
		(_time 1515715949634)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int le_signal 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 1 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 1 26(_prcs (_simple)(_trgt(2))(_sens(0)(3))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 1 -1)
)
I 000053 55 1309          1515718081680 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 1 19))
	(_version vd0)
	(_time 1515718081681 2018.01.12 01:48:01)
	(_source (\./../src/Dec_conter3.vhd\(\./../src/Components/Dec_conter3.vhd\)))
	(_parameters tan)
	(_code 2570282125727230712b367f222220237022212320)
	(_ent
		(_time 1514295835280)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in))))
		(_port (_int CLR -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 1 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(0)(5)))))
			(line__41(_arch 1 1 41(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000048 55 1095          1515718081764 automat
(_unit VHDL (automat 0 6(automat 1 17))
	(_version vd0)
	(_time 1515718081765 2018.01.12 01:48:01)
	(_source (\./../src/automat.vhd\(\./../src/Components/automat.vhd\)))
	(_parameters tan)
	(_code 74217c74752224622024302e247370727573717370)
	(_ent
		(_time 1514295835186)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 1 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 1 20(_arch(_uni))))
		(_sig (_int laciek -1 1 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(1)(3)(4))(_sens(2))(_read(3)))))
			(line__48(_arch 1 1 48(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 2 -1)
)
I 000048 55 1103          1515718081824 segcode
(_unit VHDL (segcode 0 6(segcode 1 17))
	(_version vd0)
	(_time 1515718081825 2018.01.12 01:48:01)
	(_source (\./../src/segcode.vhd\(\./../src/Components/segcode.vhd\)))
	(_parameters tan)
	(_code b2e6b8e6b5e5e1a4b0e1f4e8e7b4b7b5b1b4b7b4b5)
	(_ent
		(_time 1515715247686)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 1 0 9(_ent(_out(_string \"0000000"\)))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_prcs
			(line__20(_arch 0 1 20(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686018 131586)
	)
	(_model . segcode 1 -1)
)
I 000050 55 1052          1515718081883 Prescaler
(_unit VHDL (prescaler 0 20(prescaler 1 30))
	(_version vd0)
	(_time 1515718081884 2018.01.12 01:48:01)
	(_source (\./../src/Prescaler.vhd\(\./../src/Components/Prescaler.vhd\)))
	(_parameters tan)
	(_code f1a5f8a0f2a6a0e6f0f2e2aba1f7a2f7f4f6f3f6f1)
	(_ent
		(_time 1515716661991)
	)
	(_object
		(_port (_int CLK -1 0 22(_ent(_in)(_event))))
		(_port (_int CLR -1 0 23(_ent(_in)(_event))))
		(_port (_int CEO -1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 32(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int DIVIDER 0 1 32(_arch(_uni))))
		(_cnst (_int divide_factor -2 1 33(_arch((i 10)))))
		(_prcs
			(line__37(_arch 0 1 37(_prcs (_trgt(3))(_sens(0)(1)(3))(_dssslsensitivity 2))))
			(line__52(_arch 1 1 52(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(514)
	)
	(_model . Prescaler 2 -1)
)
I 000053 55 1510          1515718135417 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 1 20))
	(_version vd0)
	(_time 1515718135418 2018.01.12 01:48:55)
	(_source (\./../src/Dec_Counter2.vhd\(\./../src/Components/Dec_Counter2.vhd\)))
	(_parameters tan)
	(_code 0c035a0a5a5b5b19585c1f560b0b090a590b080a09)
	(_ent
		(_time 1514295835032)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 1 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 1 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 1 26(_prcs (_trgt(6)(7))(_sens(4)(5)(6)(0)(1))(_dssslsensitivity 2))))
			(line__46(_arch 1 1 46(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
			(line__48(_arch 2 1 48(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 3 -1)
)
I 000053 55 1450          1515718182403 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 1 20))
	(_version vd0)
	(_time 1515718182404 2018.01.12 01:49:42)
	(_source (\./../src/Dec_Counter2.vhd\(\./../src/Components/Dec_Counter2.vhd\)))
	(_parameters tan)
	(_code 9497929b95c3c381c19387ce93939192c193909291)
	(_ent
		(_time 1514295835032)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 1 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 1 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 1 26(_prcs (_trgt(6)(7)(2))(_sens(4)(5)(6)(0)(1))(_dssslsensitivity 2))))
			(line__48(_arch 1 1 48(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 2 -1)
)
I 000044 55 9292          1515718262576 top
(_unit VHDL (top 0 28(top 0 49))
	(_version vd0)
	(_time 1515718262577 2018.01.12 01:51:02)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code c0cf9695969694d79193869b91c7c4c696c7c0c7c4)
	(_ent
		(_time 1515716774186)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 55(_ent (_in))))
				(_port (_int GATE -1 0 56(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 57(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 98(_ent (_in))))
				(_port (_int Ylatch 6 0 99(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 7 0 100(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Prescaler
			(_object
				(_port (_int CLK -1 0 105(_ent (_in))))
				(_port (_int CLR -1 0 106(_ent (_in))))
				(_port (_int CEO -1 0 107(_ent (_out))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 81(_ent (_in))))
				(_port (_int GATEIN -1 0 82(_ent (_in((i 2))))))
				(_port (_int fx -1 0 83(_ent (_in))))
				(_port (_int GATEOUT -1 0 84(_ent (_out((i 2))))))
				(_port (_int Y 4 0 85(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 62(_ent (_in))))
				(_port (_int GATEIN -1 0 63(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 64(_ent (_in((i 2))))))
				(_port (_int fx -1 0 65(_ent (_in))))
				(_port (_int GATEOUT -1 0 66(_ent (_inout((i 2))))))
				(_port (_int Y 2 0 67(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 90(_ent (_in((i 2))))))
				(_port (_int LE -1 0 91(_ent (_in((i 2))))))
				(_port (_int Ylicznik 5 0 92(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 5 0 93(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 72(_ent (_in))))
				(_port (_int GATEIN -1 0 73(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 74(_ent (_in((i 2))))))
				(_port (_int fx -1 0 75(_ent (_in))))
				(_port (_int Y 3 0 76(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 129(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 136(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U12 0 146(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((CEO)(CEO))
		)
		(_use (_ent . Prescaler)
		)
	)
	(_inst U2 0 153(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 162(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 172(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 182(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 193(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 204(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 215(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U9 0 224(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_port (_int CEO -1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode1 0 0 34(_ent(_out))))
		(_port (_int Ycode2 0 0 35(_ent(_out))))
		(_port (_int Ycode3 0 0 36(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 1 0 37(_ent(_out))))
		(_port (_int Ylatch2 1 0 38(_ent(_out))))
		(_port (_int Ylatch3 1 0 39(_ent(_out))))
		(_port (_int GATE -1 0 40(_ent(_inout))))
		(_port (_int GATEOUT -1 0 41(_ent(_inout))))
		(_port (_int LE -1 0 42(_ent(_inout))))
		(_port (_int Y1 1 0 43(_ent(_inout))))
		(_port (_int Y2 1 0 44(_ent(_inout))))
		(_port (_int Y3 1 0 45(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 76(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 85(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 92(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 99(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 100(_array -1 ((_dto i 6 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 112(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 116(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 117(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 8 0 117(_arch(_uni))))
		(_sig (_int BusOutput2 8 0 118(_arch(_uni))))
		(_sig (_int BusOutput3 8 0 119(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 120(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 9 0 120(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 123(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment (_alias((Ycode1)(Ycode)))(_trgt(4))(_sens(20)))))
			(line__239(_arch 1 0 239(_assignment (_alias((Ycode2)(Ycode)))(_trgt(5))(_sens(20)))))
			(line__240(_arch 2 0 240(_assignment (_alias((Ycode3)(Ycode)))(_trgt(6))(_sens(20)))))
			(line__241(_arch 3 0 241(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(7(0)))(_sens(17(4))))))
			(line__242(_arch 4 0 242(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(7(1)))(_sens(17(5))))))
			(line__243(_arch 5 0 243(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(7(2)))(_sens(17(6))))))
			(line__244(_arch 6 0 244(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(7(3)))(_sens(17(7))))))
			(line__245(_arch 7 0 245(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(8(0)))(_sens(18(4))))))
			(line__246(_arch 8 0 246(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(8(1)))(_sens(18(5))))))
			(line__247(_arch 9 0 247(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(8(2)))(_sens(18(6))))))
			(line__248(_arch 10 0 248(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(8(3)))(_sens(18(7))))))
			(line__249(_arch 11 0 249(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(9(0)))(_sens(19(4))))))
			(line__250(_arch 12 0 250(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(9(1)))(_sens(19(5))))))
			(line__251(_arch 13 0 251(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(9(2)))(_sens(19(6))))))
			(line__252(_arch 14 0 252(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(9(3)))(_sens(19(7))))))
			(line__257(_arch 15 0 257(_assignment (_trgt(21)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 16 -1)
)
I 000056 55 3497          1515718262633 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1515718262634 2018.01.12 01:51:02)
	(_source (\./../src/miernik_tb.vhd\(\./../src/tb/miernik_tb.vhd\)))
	(_parameters tan)
	(_code fff1f9afa0a8aee8f4aabaa5a7f9adfaa9f8fbf9fd)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 1 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 1 15(_ent (_inout((i 2))))))
				(_port (_int CEO -1 1 17(_ent (_out))))
				(_port (_int Y1 0 1 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 1 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 1 20(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 1 21(_ent (_out))))
				(_port (_int Ylatch2 0 1 22(_ent (_out))))
				(_port (_int Ylatch3 0 1 23(_ent (_out))))
				(_port (_int Ycode1 1 1 24(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode2 1 1 25(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode3 1 1 26(_ent (_out(_string \"0000000"\)))))
				(_port (_int fx -1 1 27(_ent (_in((i 2))))))
				(_port (_int LE -1 1 28(_ent (_inout((i 2))))))
				(_port (_int CLK -1 1 29(_ent (_in))))
				(_port (_int CLR -1 1 30(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 64(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((CEO)(CEO))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((Ycode1)(Ycode1))
			((Ycode2)(Ycode2))
			((Ycode3)(Ycode3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((CEO)(CEO))
				((Ycode1)(Ycode1))
				((Ycode2)(Ycode2))
				((Ycode3)(Ycode3))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 18(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 24(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int fx -1 1 38(_arch(_uni))))
		(_sig (_int CLR -1 1 39(_arch(_uni))))
		(_sig (_int GATE -1 1 40(_arch(_uni))))
		(_sig (_int CLK -1 1 41(_arch(_uni))))
		(_sig (_int CEO -1 1 42(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 44(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 2 1 44(_arch(_uni))))
		(_sig (_int Y2 2 1 45(_arch(_uni))))
		(_sig (_int Y3 2 1 46(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~134 1 47(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode1 3 1 47(_arch(_uni))))
		(_sig (_int Ycode2 3 1 48(_arch(_uni))))
		(_sig (_int Ycode3 3 1 49(_arch(_uni))))
		(_sig (_int Ylatch1 2 1 50(_arch(_uni))))
		(_sig (_int Ylatch2 2 1 51(_arch(_uni))))
		(_sig (_int Ylatch3 2 1 52(_arch(_uni))))
		(_sig (_int LE -1 1 53(_arch(_uni))))
		(_sig (_int GATEOUT -1 1 54(_arch(_uni))))
		(_sig (_int END_SIM -2 1 57(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 88(_prcs (_wait_for)(_trgt(1)(16)))))
			(fx_CLK(_arch 1 1 116(_prcs (_wait_for)(_trgt(0))(_read(16)))))
			(CLOCK_CLK(_arch 2 1 134(_prcs (_wait_for)(_trgt(3))(_read(16)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 753 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 159 (miernik_tb))
	(_version vd0)
	(_time 1515718262642 2018.01.12 01:51:02)
	(_source (\./../src/tb/miernik_tb.vhd\))
	(_parameters tan)
	(_code fff0a9afaca9a8e8fbfeeda5abf9aaf9fcf9f7faa9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((CEO)(CEO))
					((Ycode1)(Ycode1))
					((Ycode2)(Ycode2))
					((Ycode3)(Ycode3))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000053 55 1409          1515718262709 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 1 19))
	(_version vd0)
	(_time 1515718262710 2018.01.12 01:51:02)
	(_source (\./../src/Dec_Counters.vhd\(\./../src/Components/Dec_Counters.vhd\)))
	(_parameters tan)
	(_code 4d431a4f1c1a1a5819185e174a4a484b184a494b48)
	(_ent
		(_time 1514295834984)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 1 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_trgt(5)(6))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__45(_arch 1 1 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 1 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000046 55 1076          1515718262781 latch
(_unit VHDL (latch 0 6(latch 1 18))
	(_version vd0)
	(_time 1515718262782 2018.01.12 01:51:02)
	(_source (\./../src/latch.vhd\(\./../src/Components/latch.vhd\)))
	(_parameters tan)
	(_code 8b858b85d8dddb9d8a8c93d1898d8a8c8f8d888d83)
	(_ent
		(_time 1515715949634)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int le_signal 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 1 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 1 26(_prcs (_simple)(_trgt(2))(_sens(0)(3))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 1 -1)
)
I 000053 55 1309          1515718262827 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 1 19))
	(_version vd0)
	(_time 1515718262828 2018.01.12 01:51:02)
	(_source (\./../src/Dec_conter3.vhd\(\./../src/Components/Dec_conter3.vhd\)))
	(_parameters tan)
	(_code bab4edeeeeededafeeb4a9e0bdbdbfbcefbdbebcbf)
	(_ent
		(_time 1514295835280)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in))))
		(_port (_int CLR -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 1 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(0)(5)))))
			(line__41(_arch 1 1 41(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000053 55 1447          1515718262877 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 1 20))
	(_version vd0)
	(_time 1515718262878 2018.01.12 01:51:02)
	(_source (\./../src/Dec_Counter2.vhd\(\./../src/Components/Dec_Counter2.vhd\)))
	(_parameters tan)
	(_code e9e7bebae5bebefcbceefab3eeeeecefbceeedefec)
	(_ent
		(_time 1514295835032)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 1 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 1 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 1 26(_prcs (_trgt(2)(6))(_sens(4)(5)(0)(1)(6))(_dssslsensitivity 2))))
			(line__48(_arch 1 1 48(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 2 -1)
)
I 000048 55 1095          1515718262953 automat
(_unit VHDL (automat 0 6(automat 1 17))
	(_version vd0)
	(_time 1515718262954 2018.01.12 01:51:02)
	(_source (\./../src/automat.vhd\(\./../src/Components/automat.vhd\)))
	(_parameters tan)
	(_code 37396233356167216367736d673033313630323033)
	(_ent
		(_time 1514295835186)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 1 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 1 20(_arch(_uni))))
		(_sig (_int laciek -1 1 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(1)(3)(4))(_sens(2))(_read(3)))))
			(line__48(_arch 1 1 48(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 2 -1)
)
I 000048 55 1103          1515718263010 segcode
(_unit VHDL (segcode 0 6(segcode 1 17))
	(_version vd0)
	(_time 1515718263011 2018.01.12 01:51:03)
	(_source (\./../src/segcode.vhd\(\./../src/Components/segcode.vhd\)))
	(_parameters tan)
	(_code 76792177752125607425302c237073717570737071)
	(_ent
		(_time 1515715247686)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 1 0 9(_ent(_out(_string \"0000000"\)))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_prcs
			(line__20(_arch 0 1 20(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686018 131586)
	)
	(_model . segcode 1 -1)
)
I 000050 55 1052          1515718263116 Prescaler
(_unit VHDL (prescaler 0 20(prescaler 1 30))
	(_version vd0)
	(_time 1515718263117 2018.01.12 01:51:03)
	(_source (\./../src/Prescaler.vhd\(\./../src/Components/Prescaler.vhd\)))
	(_parameters tan)
	(_code e3ecb7b1e2b4b2f4e2e0f0b9b3e5b0e5e6e4e1e4e3)
	(_ent
		(_time 1515716661991)
	)
	(_object
		(_port (_int CLK -1 0 22(_ent(_in)(_event))))
		(_port (_int CLR -1 0 23(_ent(_in)(_event))))
		(_port (_int CEO -1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 32(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int DIVIDER 0 1 32(_arch(_uni))))
		(_cnst (_int divide_factor -2 1 33(_arch((i 10)))))
		(_prcs
			(line__37(_arch 0 1 37(_prcs (_trgt(3))(_sens(0)(1)(3))(_dssslsensitivity 2))))
			(line__52(_arch 1 1 52(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(514)
	)
	(_model . Prescaler 2 -1)
)
I 000053 55 1309          1516132411029 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 1 19))
	(_version vd0)
	(_time 1516132411030 2018.01.16 20:53:31)
	(_source (\./../src/Dec_conter3.vhd\(\./../src/Components/Dec_conter3.vhd\)))
	(_parameters tan)
	(_code edbde9bebcbabaf8b9e3feb7eaeae8ebb8eae9ebe8)
	(_ent
		(_time 1514295835280)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in))))
		(_port (_int CLR -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 1 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(5)(0)))))
			(line__41(_arch 1 1 41(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000044 55 9292          1516132413442 top
(_unit VHDL (top 0 28(top 0 49))
	(_version vd0)
	(_time 1516132413443 2018.01.16 20:53:33)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 633236633635377432302538326467653564636467)
	(_ent
		(_time 1515716774186)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 55(_ent (_in))))
				(_port (_int GATE -1 0 56(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 57(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 98(_ent (_in))))
				(_port (_int Ylatch 6 0 99(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 7 0 100(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Prescaler
			(_object
				(_port (_int CLK -1 0 105(_ent (_in))))
				(_port (_int CLR -1 0 106(_ent (_in))))
				(_port (_int CEO -1 0 107(_ent (_out))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 81(_ent (_in))))
				(_port (_int GATEIN -1 0 82(_ent (_in((i 2))))))
				(_port (_int fx -1 0 83(_ent (_in))))
				(_port (_int GATEOUT -1 0 84(_ent (_out((i 2))))))
				(_port (_int Y 4 0 85(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 62(_ent (_in))))
				(_port (_int GATEIN -1 0 63(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 64(_ent (_in((i 2))))))
				(_port (_int fx -1 0 65(_ent (_in))))
				(_port (_int GATEOUT -1 0 66(_ent (_inout((i 2))))))
				(_port (_int Y 2 0 67(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 90(_ent (_in((i 2))))))
				(_port (_int LE -1 0 91(_ent (_in((i 2))))))
				(_port (_int Ylicznik 5 0 92(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 5 0 93(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 72(_ent (_in))))
				(_port (_int GATEIN -1 0 73(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 74(_ent (_in((i 2))))))
				(_port (_int fx -1 0 75(_ent (_in))))
				(_port (_int Y 3 0 76(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 129(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 136(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U12 0 146(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((CEO)(CEO))
		)
		(_use (_ent . Prescaler)
		)
	)
	(_inst U2 0 153(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 162(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 172(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 182(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 193(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 204(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 215(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U9 0 224(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_port (_int CEO -1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode1 0 0 34(_ent(_out))))
		(_port (_int Ycode2 0 0 35(_ent(_out))))
		(_port (_int Ycode3 0 0 36(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 1 0 37(_ent(_out))))
		(_port (_int Ylatch2 1 0 38(_ent(_out))))
		(_port (_int Ylatch3 1 0 39(_ent(_out))))
		(_port (_int GATE -1 0 40(_ent(_inout))))
		(_port (_int GATEOUT -1 0 41(_ent(_inout))))
		(_port (_int LE -1 0 42(_ent(_inout))))
		(_port (_int Y1 1 0 43(_ent(_inout))))
		(_port (_int Y2 1 0 44(_ent(_inout))))
		(_port (_int Y3 1 0 45(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 76(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 85(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 92(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 99(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 100(_array -1 ((_dto i 6 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 112(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 116(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 117(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 8 0 117(_arch(_uni))))
		(_sig (_int BusOutput2 8 0 118(_arch(_uni))))
		(_sig (_int BusOutput3 8 0 119(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 120(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 9 0 120(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 123(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment (_alias((Ycode1)(Ycode)))(_trgt(4))(_sens(20)))))
			(line__239(_arch 1 0 239(_assignment (_alias((Ycode2)(Ycode)))(_trgt(5))(_sens(20)))))
			(line__240(_arch 2 0 240(_assignment (_alias((Ycode3)(Ycode)))(_trgt(6))(_sens(20)))))
			(line__241(_arch 3 0 241(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(7(0)))(_sens(17(4))))))
			(line__242(_arch 4 0 242(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(7(1)))(_sens(17(5))))))
			(line__243(_arch 5 0 243(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(7(2)))(_sens(17(6))))))
			(line__244(_arch 6 0 244(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(7(3)))(_sens(17(7))))))
			(line__245(_arch 7 0 245(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(8(0)))(_sens(18(4))))))
			(line__246(_arch 8 0 246(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(8(1)))(_sens(18(5))))))
			(line__247(_arch 9 0 247(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(8(2)))(_sens(18(6))))))
			(line__248(_arch 10 0 248(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(8(3)))(_sens(18(7))))))
			(line__249(_arch 11 0 249(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(9(0)))(_sens(19(4))))))
			(line__250(_arch 12 0 250(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(9(1)))(_sens(19(5))))))
			(line__251(_arch 13 0 251(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(9(2)))(_sens(19(6))))))
			(line__252(_arch 14 0 252(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(9(3)))(_sens(19(7))))))
			(line__257(_arch 15 0 257(_assignment (_trgt(21)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 16 -1)
)
I 000056 55 3497          1516132413546 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1516132413547 2018.01.16 20:53:33)
	(_source (\./../src/miernik_tb.vhd\(\./../src/tb/miernik_tb.vhd\)))
	(_parameters tan)
	(_code c191c494c99690d6ca94849b99c793c497c6c5c7c3)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 1 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 1 15(_ent (_inout((i 2))))))
				(_port (_int CEO -1 1 17(_ent (_out))))
				(_port (_int Y1 0 1 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 1 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 1 20(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 1 21(_ent (_out))))
				(_port (_int Ylatch2 0 1 22(_ent (_out))))
				(_port (_int Ylatch3 0 1 23(_ent (_out))))
				(_port (_int Ycode1 1 1 24(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode2 1 1 25(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode3 1 1 26(_ent (_out(_string \"0000000"\)))))
				(_port (_int fx -1 1 27(_ent (_in((i 2))))))
				(_port (_int LE -1 1 28(_ent (_inout((i 2))))))
				(_port (_int CLK -1 1 29(_ent (_in))))
				(_port (_int CLR -1 1 30(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 64(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((CEO)(CEO))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((Ycode1)(Ycode1))
			((Ycode2)(Ycode2))
			((Ycode3)(Ycode3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((CEO)(CEO))
				((Ycode1)(Ycode1))
				((Ycode2)(Ycode2))
				((Ycode3)(Ycode3))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 18(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 24(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int fx -1 1 38(_arch(_uni))))
		(_sig (_int CLR -1 1 39(_arch(_uni))))
		(_sig (_int GATE -1 1 40(_arch(_uni))))
		(_sig (_int CLK -1 1 41(_arch(_uni))))
		(_sig (_int CEO -1 1 42(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 44(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 2 1 44(_arch(_uni))))
		(_sig (_int Y2 2 1 45(_arch(_uni))))
		(_sig (_int Y3 2 1 46(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~134 1 47(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode1 3 1 47(_arch(_uni))))
		(_sig (_int Ycode2 3 1 48(_arch(_uni))))
		(_sig (_int Ycode3 3 1 49(_arch(_uni))))
		(_sig (_int Ylatch1 2 1 50(_arch(_uni))))
		(_sig (_int Ylatch2 2 1 51(_arch(_uni))))
		(_sig (_int Ylatch3 2 1 52(_arch(_uni))))
		(_sig (_int LE -1 1 53(_arch(_uni))))
		(_sig (_int GATEOUT -1 1 54(_arch(_uni))))
		(_sig (_int END_SIM -2 1 57(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 88(_prcs (_wait_for)(_trgt(1)(16)))))
			(fx_CLK(_arch 1 1 116(_prcs (_wait_for)(_trgt(0))(_read(16)))))
			(CLOCK_CLK(_arch 2 1 134(_prcs (_wait_for)(_trgt(3))(_read(16)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 753 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 159 (miernik_tb))
	(_version vd0)
	(_time 1516132413557 2018.01.16 20:53:33)
	(_source (\./../src/tb/miernik_tb.vhd\))
	(_parameters tan)
	(_code d0818582d58687c7d4d1c28a84d685d6d3d6d8d586)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((CEO)(CEO))
					((Ycode1)(Ycode1))
					((Ycode2)(Ycode2))
					((Ycode3)(Ycode3))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000053 55 1409          1516132413610 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 1 19))
	(_version vd0)
	(_time 1516132413611 2018.01.16 20:53:33)
	(_source (\./../src/Dec_Counters.vhd\(\./../src/Components/Dec_Counters.vhd\)))
	(_parameters tan)
	(_code ffafaaafaca8a8eaabaaeca5f8f8faf9aaf8fbf9fa)
	(_ent
		(_time 1514295834984)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 1 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_trgt(5)(6))(_sens(3)(4)(0)(5))(_dssslsensitivity 2))))
			(line__45(_arch 1 1 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 1 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000046 55 1076          1516132413669 latch
(_unit VHDL (latch 0 6(latch 1 18))
	(_version vd0)
	(_time 1516132413670 2018.01.16 20:53:33)
	(_source (\./../src/latch.vhd\(\./../src/Components/latch.vhd\)))
	(_parameters tan)
	(_code 3e6e3f3b6a686e283f3926643c383f393a383d3836)
	(_ent
		(_time 1515715949634)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int le_signal 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 1 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 1 26(_prcs (_simple)(_trgt(2))(_sens(0)(3))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 1 -1)
)
I 000053 55 1309          1516132413725 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 1 19))
	(_version vd0)
	(_time 1516132413726 2018.01.16 20:53:33)
	(_source (\./../src/Dec_conter3.vhd\(\./../src/Components/Dec_conter3.vhd\)))
	(_parameters tan)
	(_code 7c2c2a7d2a2b2b6928726f267b7b797a297b787a79)
	(_ent
		(_time 1514295835280)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in))))
		(_port (_int CLR -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 1 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(0)(5)))))
			(line__41(_arch 1 1 41(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000053 55 1447          1516132413775 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 1 20))
	(_version vd0)
	(_time 1516132413776 2018.01.16 20:53:33)
	(_source (\./../src/Dec_Counter2.vhd\(\./../src/Components/Dec_Counter2.vhd\)))
	(_parameters tan)
	(_code abfbfdfcfcfcfcbefeacb8f1acacaeadfeacafadae)
	(_ent
		(_time 1514295835032)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 1 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 1 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 1 26(_prcs (_trgt(2)(6))(_sens(4)(5)(0)(1)(6))(_dssslsensitivity 2))))
			(line__48(_arch 1 1 48(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 2 -1)
)
I 000048 55 1095          1516132413834 automat
(_unit VHDL (automat 0 6(automat 1 17))
	(_version vd0)
	(_time 1516132413835 2018.01.16 20:53:33)
	(_source (\./../src/automat.vhd\(\./../src/Components/automat.vhd\)))
	(_parameters tan)
	(_code eabab9b8bebcbafcbebaaeb0baedeeecebedefedee)
	(_ent
		(_time 1514295835186)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 1 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 1 20(_arch(_uni))))
		(_sig (_int laciek -1 1 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(1)(3)(4))(_sens(2))(_read(3)))))
			(line__48(_arch 1 1 48(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 2 -1)
)
I 000048 55 1103          1516132413891 segcode
(_unit VHDL (segcode 0 6(segcode 1 17))
	(_version vd0)
	(_time 1516132413892 2018.01.16 20:53:33)
	(_source (\./../src/segcode.vhd\(\./../src/Components/segcode.vhd\)))
	(_parameters tan)
	(_code 1948491e154e4a0f1b4a5f434c1f1c1e1a1f1c1f1e)
	(_ent
		(_time 1515715247686)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 1 0 9(_ent(_out(_string \"0000000"\)))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_prcs
			(line__20(_arch 0 1 20(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686018 131586)
	)
	(_model . segcode 1 -1)
)
I 000050 55 1052          1516132413948 Prescaler
(_unit VHDL (prescaler 0 20(prescaler 1 30))
	(_version vd0)
	(_time 1516132413949 2018.01.16 20:53:33)
	(_source (\./../src/Prescaler.vhd\(\./../src/Components/Prescaler.vhd\)))
	(_parameters tan)
	(_code 57060455520006405654440d075104515250555057)
	(_ent
		(_time 1515716661991)
	)
	(_object
		(_port (_int CLK -1 0 22(_ent(_in)(_event))))
		(_port (_int CLR -1 0 23(_ent(_in)(_event))))
		(_port (_int CEO -1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 32(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int DIVIDER 0 1 32(_arch(_uni))))
		(_cnst (_int divide_factor -2 1 33(_arch((i 10)))))
		(_prcs
			(line__37(_arch 0 1 37(_prcs (_trgt(3))(_sens(0)(1)(3))(_dssslsensitivity 2))))
			(line__52(_arch 1 1 52(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(514)
	)
	(_model . Prescaler 2 -1)
)
I 000044 55 7910          1516132497533 top
(_unit VHDL (top 0 28(top 0 40))
	(_version vd0)
	(_time 1516132497534 2018.01.16 20:54:57)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code d1d2d783868785c68181978a80d6d5d787d6d1d6d5)
	(_ent
		(_time 1516132497526)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 46(_ent (_in))))
				(_port (_int GATE -1 0 47(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 48(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 89(_ent (_in))))
				(_port (_int Ylatch 5 0 90(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 6 0 91(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Prescaler
			(_object
				(_port (_int CLK -1 0 96(_ent (_in))))
				(_port (_int CLR -1 0 97(_ent (_in))))
				(_port (_int CEO -1 0 98(_ent (_out))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 72(_ent (_in))))
				(_port (_int GATEIN -1 0 73(_ent (_in((i 2))))))
				(_port (_int fx -1 0 74(_ent (_in))))
				(_port (_int GATEOUT -1 0 75(_ent (_out((i 2))))))
				(_port (_int Y 3 0 76(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 53(_ent (_in))))
				(_port (_int GATEIN -1 0 54(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 55(_ent (_in((i 2))))))
				(_port (_int fx -1 0 56(_ent (_in))))
				(_port (_int GATEOUT -1 0 57(_ent (_inout((i 2))))))
				(_port (_int Y 1 0 58(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 81(_ent (_in((i 2))))))
				(_port (_int LE -1 0 82(_ent (_in((i 2))))))
				(_port (_int Ylicznik 4 0 83(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 4 0 84(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 63(_ent (_in))))
				(_port (_int GATEIN -1 0 64(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 65(_ent (_in((i 2))))))
				(_port (_int fx -1 0 66(_ent (_in))))
				(_port (_int Y 2 0 67(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 126(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE232))
			((LE)(GATE356))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 133(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U12 0 143(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((CEO)(CEO))
		)
		(_use (_ent . Prescaler)
		)
	)
	(_inst U2 0 150(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE232))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(BUS239))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 159(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE232))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATE653))
			((Y)(BUS246))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 169(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 179(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(GATE356))
			((Ylicznik)(BUS239))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 190(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(GATE356))
			((Ylicznik)(BUS246))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 201(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(GATE356))
			((Ylicznik)(BUS257))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 212(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE232))
			((GATEIN2)(GATE653))
			((fx)(fx))
			((Y)(BUS257))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U9 0 221(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_port (_int CEO -1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode1 0 0 34(_ent(_out))))
		(_port (_int Ycode2 0 0 35(_ent(_out))))
		(_port (_int Ycode3 0 0 36(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 58(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 67(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 76(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 90(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 91(_array -1 ((_dto i 6 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 103(_arch((i 4)))))
		(_sig (_int GATE232 -1 0 107(_arch(_uni))))
		(_sig (_int GATE356 -1 0 108(_arch(_uni))))
		(_sig (_int GATE653 -1 0 109(_arch(_uni))))
		(_sig (_int GATE84 -1 0 110(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 111(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int BUS239 7 0 111(_arch(_uni))))
		(_sig (_int BUS246 7 0 112(_arch(_uni))))
		(_sig (_int BUS257 7 0 113(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 114(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 8 0 114(_arch(_uni))))
		(_sig (_int BusOutput2 8 0 115(_arch(_uni))))
		(_sig (_int BusOutput3 8 0 116(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 117(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 9 0 117(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 120(_arch(_uni))))
		(_prcs
			(line__235(_arch 0 0 235(_assignment (_alias((Ycode1)(Ycode)))(_trgt(4))(_sens(17)))))
			(line__236(_arch 1 0 236(_assignment (_alias((Ycode2)(Ycode)))(_trgt(5))(_sens(17)))))
			(line__237(_arch 2 0 237(_assignment (_alias((Ycode3)(Ycode)))(_trgt(6))(_sens(17)))))
			(line__242(_arch 3 0 242(_assignment (_trgt(18)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 4 -1)
)
I 000056 55 3496          1516132558425 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1516132558426 2018.01.16 20:55:58)
	(_source (\./../src/miernik_tb.vhd\(\./../src/tb/miernik_tb.vhd\)))
	(_parameters tan)
	(_code aca9f8fbf6fbfdbba7f9e9f6f4aafea9faaba8aaae)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 1 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 1 15(_ent (_inout((i 2))))))
				(_port (_int CEO -1 1 17(_ent (_out))))
				(_port (_int Y1 0 1 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 1 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 1 20(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 1 21(_ent (_out))))
				(_port (_int Ylatch2 0 1 22(_ent (_out))))
				(_port (_int Ylatch3 0 1 23(_ent (_out))))
				(_port (_int Ycode1 1 1 24(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode2 1 1 25(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode3 1 1 26(_ent (_out(_string \"0000000"\)))))
				(_port (_int fx -1 1 27(_ent (_in((i 2))))))
				(_port (_int LE -1 1 28(_ent (_inout((i 2))))))
				(_port (_int CLK -1 1 29(_ent (_in))))
				(_port (_int CLR -1 1 30(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 64(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((CEO)(CEO))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((Ycode1)(Ycode1))
			((Ycode2)(Ycode2))
			((Ycode3)(Ycode3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_implicit)
			(_port
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((CEO)(CEO))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((Ycode1)(Ycode1))
				((Ycode2)(Ycode2))
				((Ycode3)(Ycode3))
				((fx)(fx))
				((LE)(LE))
				((CLK)(CLK))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 18(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 24(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int fx -1 1 38(_arch(_uni))))
		(_sig (_int CLR -1 1 39(_arch(_uni))))
		(_sig (_int GATE -1 1 40(_arch(_uni))))
		(_sig (_int CLK -1 1 41(_arch(_uni))))
		(_sig (_int CEO -1 1 42(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 44(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 2 1 44(_arch(_uni))))
		(_sig (_int Y2 2 1 45(_arch(_uni))))
		(_sig (_int Y3 2 1 46(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~134 1 47(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode1 3 1 47(_arch(_uni))))
		(_sig (_int Ycode2 3 1 48(_arch(_uni))))
		(_sig (_int Ycode3 3 1 49(_arch(_uni))))
		(_sig (_int Ylatch1 2 1 50(_arch(_uni))))
		(_sig (_int Ylatch2 2 1 51(_arch(_uni))))
		(_sig (_int Ylatch3 2 1 52(_arch(_uni))))
		(_sig (_int LE -1 1 53(_arch(_uni))))
		(_sig (_int GATEOUT -1 1 54(_arch(_uni))))
		(_sig (_int END_SIM -2 1 57(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 88(_prcs (_wait_for)(_trgt(1)(16)))))
			(fx_CLK(_arch 1 1 116(_prcs (_wait_for)(_trgt(0))(_read(16)))))
			(CLOCK_CLK(_arch 2 1 134(_prcs (_wait_for)(_trgt(3))(_read(16)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000056 55 2409          1516132596118 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1516132596119 2018.01.16 20:56:36)
	(_source (\./../src/miernik_tb.vhd\(\./../src/tb/miernik_tb.vhd\)))
	(_parameters tan)
	(_code f3a6a4a3f9a4a2e4f8a6b6a9abf5a1f6a5f4f7f5f1)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 1 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 1 15(_ent (_inout((i 2))))))
				(_port (_int CEO -1 1 17(_ent (_out))))
				(_port (_int Ycode1 0 1 24(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode2 0 1 25(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode3 0 1 26(_ent (_out(_string \"0000000"\)))))
				(_port (_int fx -1 1 27(_ent (_in((i 2))))))
				(_port (_int LE -1 1 28(_ent (_inout((i 2))))))
				(_port (_int CLK -1 1 29(_ent (_in))))
				(_port (_int CLR -1 1 30(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 64(_comp top)
		(_port
			((GATE)(GATE))
			((CEO)(CEO))
			((Ycode1)(Ycode1))
			((Ycode2)(Ycode2))
			((Ycode3)(Ycode3))
			((fx)(fx))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_implicit)
			(_port
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((CEO)(CEO))
				((Ycode1)(Ycode1))
				((Ycode2)(Ycode2))
				((Ycode3)(Ycode3))
				((fx)(fx))
				((LE)(LE))
				((CLK)(CLK))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 24(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int fx -1 1 38(_arch(_uni))))
		(_sig (_int CLR -1 1 39(_arch(_uni))))
		(_sig (_int GATE -1 1 40(_arch(_uni))))
		(_sig (_int CLK -1 1 41(_arch(_uni))))
		(_sig (_int CEO -1 1 42(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 1 47(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode1 1 1 47(_arch(_uni))))
		(_sig (_int Ycode2 1 1 48(_arch(_uni))))
		(_sig (_int Ycode3 1 1 49(_arch(_uni))))
		(_sig (_int GATEOUT -1 1 54(_arch(_uni))))
		(_sig (_int END_SIM -2 1 57(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 88(_prcs (_wait_for)(_trgt(1)(9)))))
			(fx_CLK(_arch 1 1 116(_prcs (_wait_for)(_trgt(0))(_read(9)))))
			(CLOCK_CLK(_arch 2 1 134(_prcs (_wait_for)(_trgt(3))(_read(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000056 55 2074          1516132653572 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1516132653573 2018.01.16 20:57:33)
	(_source (\./../src/miernik_tb.vhd\(\./../src/tb/miernik_tb.vhd\)))
	(_parameters tan)
	(_code 60373060693731776b35253a386632653667646662)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int CEO -1 1 17(_ent (_out))))
				(_port (_int Ycode1 0 1 24(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode2 0 1 25(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode3 0 1 26(_ent (_out(_string \"0000000"\)))))
				(_port (_int fx -1 1 27(_ent (_in((i 2))))))
				(_port (_int CLK -1 1 29(_ent (_in))))
				(_port (_int CLR -1 1 30(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 64(_comp top)
		(_port
			((CEO)(CEO))
			((Ycode1)(Ycode1))
			((Ycode2)(Ycode2))
			((Ycode3)(Ycode3))
			((fx)(fx))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((CEO)(CEO))
				((Ycode1)(Ycode1))
				((Ycode2)(Ycode2))
				((Ycode3)(Ycode3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 24(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int fx -1 1 38(_arch(_uni))))
		(_sig (_int CLR -1 1 39(_arch(_uni))))
		(_sig (_int CLK -1 1 41(_arch(_uni))))
		(_sig (_int CEO -1 1 42(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~132 1 47(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode1 1 1 47(_arch(_uni))))
		(_sig (_int Ycode2 1 1 48(_arch(_uni))))
		(_sig (_int Ycode3 1 1 49(_arch(_uni))))
		(_sig (_int END_SIM -2 1 57(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 88(_prcs (_wait_for)(_trgt(1)(7)))))
			(fx_CLK(_arch 1 1 116(_prcs (_wait_for)(_trgt(0))(_read(7)))))
			(CLOCK_CLK(_arch 2 1 134(_prcs (_wait_for)(_trgt(2))(_read(7)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 556 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 159 (miernik_tb))
	(_version vd0)
	(_time 1516132653584 2018.01.16 20:57:33)
	(_source (\./../src/tb/miernik_tb.vhd\))
	(_parameters tan)
	(_code 70267071752627677471622a247625767376787526)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((CEO)(CEO))
					((Ycode1)(Ycode1))
					((Ycode2)(Ycode2))
					((Ycode3)(Ycode3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 9292          1516132730208 top
(_unit VHDL (top 0 28(top 0 49))
	(_version vd0)
	(_time 1516132730209 2018.01.16 20:58:50)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code c1959394969795d69092879a90c6c5c797c6c1c6c5)
	(_ent
		(_time 1516132730205)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 55(_ent (_in))))
				(_port (_int GATE -1 0 56(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 57(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 98(_ent (_in))))
				(_port (_int Ylatch 6 0 99(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 7 0 100(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Prescaler
			(_object
				(_port (_int CLK -1 0 105(_ent (_in))))
				(_port (_int CLR -1 0 106(_ent (_in))))
				(_port (_int CEO -1 0 107(_ent (_out))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 81(_ent (_in))))
				(_port (_int GATEIN -1 0 82(_ent (_in((i 2))))))
				(_port (_int fx -1 0 83(_ent (_in))))
				(_port (_int GATEOUT -1 0 84(_ent (_out((i 2))))))
				(_port (_int Y 4 0 85(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 62(_ent (_in))))
				(_port (_int GATEIN -1 0 63(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 64(_ent (_in((i 2))))))
				(_port (_int fx -1 0 65(_ent (_in))))
				(_port (_int GATEOUT -1 0 66(_ent (_inout((i 2))))))
				(_port (_int Y 2 0 67(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 90(_ent (_in((i 2))))))
				(_port (_int LE -1 0 91(_ent (_in((i 2))))))
				(_port (_int Ylicznik 5 0 92(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 5 0 93(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 72(_ent (_in))))
				(_port (_int GATEIN -1 0 73(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 74(_ent (_in((i 2))))))
				(_port (_int fx -1 0 75(_ent (_in))))
				(_port (_int Y 3 0 76(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 129(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 136(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U12 0 146(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((CEO)(CEO))
		)
		(_use (_ent . Prescaler)
		)
	)
	(_inst U2 0 153(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 162(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U4 0 172(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 182(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 193(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 204(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 215(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U9 0 224(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_port (_int CEO -1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode1 0 0 34(_ent(_out))))
		(_port (_int Ycode2 0 0 35(_ent(_out))))
		(_port (_int Ycode3 0 0 36(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 1 0 37(_ent(_out))))
		(_port (_int Ylatch2 1 0 38(_ent(_out))))
		(_port (_int Ylatch3 1 0 39(_ent(_out))))
		(_port (_int GATE -1 0 40(_ent(_inout))))
		(_port (_int GATEOUT -1 0 41(_ent(_inout))))
		(_port (_int LE -1 0 42(_ent(_inout))))
		(_port (_int Y1 1 0 43(_ent(_inout))))
		(_port (_int Y2 1 0 44(_ent(_inout))))
		(_port (_int Y3 1 0 45(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 67(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 76(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 85(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 92(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 99(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 100(_array -1 ((_dto i 6 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 112(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 116(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 117(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 8 0 117(_arch(_uni))))
		(_sig (_int BusOutput2 8 0 118(_arch(_uni))))
		(_sig (_int BusOutput3 8 0 119(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1310 0 120(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 9 0 120(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 123(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment (_alias((Ycode1)(Ycode)))(_trgt(4))(_sens(20)))))
			(line__239(_arch 1 0 239(_assignment (_alias((Ycode2)(Ycode)))(_trgt(5))(_sens(20)))))
			(line__240(_arch 2 0 240(_assignment (_alias((Ycode3)(Ycode)))(_trgt(6))(_sens(20)))))
			(line__241(_arch 3 0 241(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(7(0)))(_sens(17(4))))))
			(line__242(_arch 4 0 242(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(7(1)))(_sens(17(5))))))
			(line__243(_arch 5 0 243(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(7(2)))(_sens(17(6))))))
			(line__244(_arch 6 0 244(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(7(3)))(_sens(17(7))))))
			(line__245(_arch 7 0 245(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(8(0)))(_sens(18(4))))))
			(line__246(_arch 8 0 246(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(8(1)))(_sens(18(5))))))
			(line__247(_arch 9 0 247(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(8(2)))(_sens(18(6))))))
			(line__248(_arch 10 0 248(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(8(3)))(_sens(18(7))))))
			(line__249(_arch 11 0 249(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(9(0)))(_sens(19(4))))))
			(line__250(_arch 12 0 250(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(9(1)))(_sens(19(5))))))
			(line__251(_arch 13 0 251(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(9(2)))(_sens(19(6))))))
			(line__252(_arch 14 0 252(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(9(3)))(_sens(19(7))))))
			(line__257(_arch 15 0 257(_assignment (_trgt(21)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 16 -1)
)
I 000056 55 3497          1516132730279 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1516132730280 2018.01.16 20:58:50)
	(_source (\./../src/miernik_tb.vhd\(\./../src/tb/miernik_tb.vhd\)))
	(_parameters tan)
	(_code ffaafdafa0a8aee8f4aabaa5a7f9adfaa9f8fbf9fd)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 1 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 1 15(_ent (_inout((i 2))))))
				(_port (_int CEO -1 1 17(_ent (_out))))
				(_port (_int Y1 0 1 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 1 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 1 20(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 1 21(_ent (_out))))
				(_port (_int Ylatch2 0 1 22(_ent (_out))))
				(_port (_int Ylatch3 0 1 23(_ent (_out))))
				(_port (_int Ycode1 1 1 24(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode2 1 1 25(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode3 1 1 26(_ent (_out(_string \"0000000"\)))))
				(_port (_int fx -1 1 27(_ent (_in((i 2))))))
				(_port (_int LE -1 1 28(_ent (_inout((i 2))))))
				(_port (_int CLK -1 1 29(_ent (_in))))
				(_port (_int CLR -1 1 30(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 64(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((CEO)(CEO))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((Ycode1)(Ycode1))
			((Ycode2)(Ycode2))
			((Ycode3)(Ycode3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((CEO)(CEO))
				((Ycode1)(Ycode1))
				((Ycode2)(Ycode2))
				((Ycode3)(Ycode3))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 18(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 24(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int fx -1 1 38(_arch(_uni))))
		(_sig (_int CLR -1 1 39(_arch(_uni))))
		(_sig (_int GATE -1 1 40(_arch(_uni))))
		(_sig (_int CLK -1 1 41(_arch(_uni))))
		(_sig (_int CEO -1 1 42(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 44(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 2 1 44(_arch(_uni))))
		(_sig (_int Y2 2 1 45(_arch(_uni))))
		(_sig (_int Y3 2 1 46(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~134 1 47(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode1 3 1 47(_arch(_uni))))
		(_sig (_int Ycode2 3 1 48(_arch(_uni))))
		(_sig (_int Ycode3 3 1 49(_arch(_uni))))
		(_sig (_int Ylatch1 2 1 50(_arch(_uni))))
		(_sig (_int Ylatch2 2 1 51(_arch(_uni))))
		(_sig (_int Ylatch3 2 1 52(_arch(_uni))))
		(_sig (_int LE -1 1 53(_arch(_uni))))
		(_sig (_int GATEOUT -1 1 54(_arch(_uni))))
		(_sig (_int END_SIM -2 1 57(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 88(_prcs (_wait_for)(_trgt(1)(16)))))
			(fx_CLK(_arch 1 1 116(_prcs (_wait_for)(_trgt(0))(_read(16)))))
			(CLOCK_CLK(_arch 2 1 134(_prcs (_wait_for)(_trgt(3))(_read(16)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 753 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 159 (miernik_tb))
	(_version vd0)
	(_time 1516132730283 2018.01.16 20:58:50)
	(_source (\./../src/tb/miernik_tb.vhd\))
	(_parameters tan)
	(_code ffabadafaca9a8e8fbfeeda5abf9aaf9fcf9f7faa9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((CEO)(CEO))
					((Ycode1)(Ycode1))
					((Ycode2)(Ycode2))
					((Ycode3)(Ycode3))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000053 55 1409          1516132730320 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 1 19))
	(_version vd0)
	(_time 1516132730321 2018.01.16 20:58:50)
	(_source (\./../src/Dec_Counters.vhd\(\./../src/Components/Dec_Counters.vhd\)))
	(_parameters tan)
	(_code 2e7c2a2a7e79793b7a7b3d7429292b287b292a282b)
	(_ent
		(_time 1514295834984)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 1 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_trgt(5)(6))(_sens(3)(4)(0)(5))(_dssslsensitivity 2))))
			(line__45(_arch 1 1 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 1 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000046 55 1076          1516132730361 latch
(_unit VHDL (latch 0 6(latch 1 18))
	(_version vd0)
	(_time 1516132730362 2018.01.16 20:58:50)
	(_source (\./../src/latch.vhd\(\./../src/Components/latch.vhd\)))
	(_parameters tan)
	(_code 4d1f1e4f181b1d5b4c4a55174f4b4c4a494b4e4b45)
	(_ent
		(_time 1515715949634)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int le_signal 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 1 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 1 26(_prcs (_simple)(_trgt(2))(_sens(0)(3))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 1 -1)
)
I 000053 55 1309          1516132730397 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 1 19))
	(_version vd0)
	(_time 1516132730398 2018.01.16 20:58:50)
	(_source (\./../src/Dec_conter3.vhd\(\./../src/Components/Dec_conter3.vhd\)))
	(_parameters tan)
	(_code 7c2e787d2a2b2b6928726f267b7b797a297b787a79)
	(_ent
		(_time 1514295835280)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in))))
		(_port (_int CLR -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 1 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(0)(5)))))
			(line__41(_arch 1 1 41(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000053 55 1447          1516132730440 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 1 20))
	(_version vd0)
	(_time 1516132730441 2018.01.16 20:58:50)
	(_source (\./../src/Dec_Counter2.vhd\(\./../src/Components/Dec_Counter2.vhd\)))
	(_parameters tan)
	(_code 9bc99f94cccccc8ece9c88c19c9c9e9dce9c9f9d9e)
	(_ent
		(_time 1514295835032)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 1 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 1 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 1 26(_prcs (_trgt(2)(6))(_sens(4)(5)(0)(1)(6))(_dssslsensitivity 2))))
			(line__48(_arch 1 1 48(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 2 -1)
)
I 000048 55 1095          1516132730482 automat
(_unit VHDL (automat 0 6(automat 1 17))
	(_version vd0)
	(_time 1516132730483 2018.01.16 20:58:50)
	(_source (\./../src/automat.vhd\(\./../src/Components/automat.vhd\)))
	(_parameters tan)
	(_code ca98cb9e9e9c9adc9e9a8e909acdcecccbcdcfcdce)
	(_ent
		(_time 1514295835186)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 1 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 1 20(_arch(_uni))))
		(_sig (_int laciek -1 1 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(3)(4)(1))(_sens(2))(_read(3)))))
			(line__48(_arch 1 1 48(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 2 -1)
)
I 000048 55 1103          1516132730534 segcode
(_unit VHDL (segcode 0 6(segcode 1 17))
	(_version vd0)
	(_time 1516132730535 2018.01.16 20:58:50)
	(_source (\./../src/segcode.vhd\(\./../src/Components/segcode.vhd\)))
	(_parameters tan)
	(_code f9aafaa9f5aeaaeffbaabfa3acfffcfefafffcfffe)
	(_ent
		(_time 1515715247686)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 1 0 9(_ent(_out(_string \"0000000"\)))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_prcs
			(line__20(_arch 0 1 20(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686018 131586)
	)
	(_model . segcode 1 -1)
)
I 000050 55 1052          1516132730570 Prescaler
(_unit VHDL (prescaler 0 20(prescaler 1 30))
	(_version vd0)
	(_time 1516132730571 2018.01.16 20:58:50)
	(_source (\./../src/Prescaler.vhd\(\./../src/Components/Prescaler.vhd\)))
	(_parameters tan)
	(_code 287b292d227f793f292b3b72782e7b2e2d2f2a2f28)
	(_ent
		(_time 1515716661991)
	)
	(_object
		(_port (_int CLK -1 0 22(_ent(_in)(_event))))
		(_port (_int CLR -1 0 23(_ent(_in)(_event))))
		(_port (_int CEO -1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 32(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int DIVIDER 0 1 32(_arch(_uni))))
		(_cnst (_int divide_factor -2 1 33(_arch((i 10)))))
		(_prcs
			(line__37(_arch 0 1 37(_prcs (_trgt(3))(_sens(0)(1)(3))(_dssslsensitivity 2))))
			(line__52(_arch 1 1 52(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(514)
	)
	(_model . Prescaler 2 -1)
)
I 000044 55 1344          1516132811842 Mux
(_unit VHDL (mux 0 6(mux 0 19))
	(_version vd0)
	(_time 1516132811843 2018.01.16 21:00:11)
	(_source (\./../src/Components/Mux.vhd\))
	(_parameters tan)
	(_code 9a9c9b94ceccc68cccce8fc1c39cce9d9f9d929cce)
	(_ent
		(_time 1516132811837)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 0 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 0 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_trgt(5)(6))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__45(_arch 1 0 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 0 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Mux 3 -1)
)
I 000044 55 838           1516133351109 Mux
(_unit VHDL (mux 0 6(mux 0 19))
	(_version vd0)
	(_time 1516133351110 2018.01.16 21:09:11)
	(_source (\./../src/Components/Mux.vhd\))
	(_parameters tan)
	(_code 1b19461d4c4d470d4e4d0e40421d4f1c1e1c131d4f)
	(_ent
		(_time 1516133351107)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 8(_ent(_out(_string \"0000"\)))))
		(_port (_int X1 0 0 9(_ent(_in(_string \"0000"\)))))
		(_port (_int X2 0 0 10(_ent(_in(_string \"0000"\)))))
		(_port (_int X3 0 0 11(_ent(_in(_string \"0000"\)))))
		(_port (_int SEL -1 0 12(_ent(_in))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs (_simple))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Mux 1 -1)
)
I 000053 55 1409          1516133354652 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 1 19))
	(_version vd0)
	(_time 1516133354653 2018.01.16 21:09:14)
	(_source (\./../src/Dec_Counters.vhd\(\./../src/Components/Dec_Counters.vhd\)))
	(_parameters tan)
	(_code f6f5f4a6f5a1a1e3a2a3e5acf1f1f3f0a3f1f2f0f3)
	(_ent
		(_time 1514295834984)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 1 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_trgt(5)(6))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__45(_arch 1 1 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 1 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000044 55 1036          1516134992518 Mux
(_unit VHDL (mux 0 6(mux 0 20))
	(_version vd0)
	(_time 1516134992519 2018.01.16 21:36:32)
	(_source (\./../src/Components/Mux.vhd\))
	(_parameters tan)
	(_code dad98a898e8c86cc8cdccf8183dc8edddfddd2dc8e)
	(_ent
		(_time 1516134960905)
	)
	(_object
		(_type (_int ~INTEGER~range~0~to~2~12 0 8(_scalar (_to i 0 i 2))))
		(_port (_int cnt 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 9(_ent(_out(_string \"0000"\)))))
		(_port (_int X1 1 0 10(_ent(_in(_string \"0000"\)))))
		(_port (_int X2 1 0 11(_ent(_in(_string \"0000"\)))))
		(_port (_int X3 1 0 12(_ent(_in(_string \"0000"\)))))
		(_port (_int SEL -1 0 13(_ent(_in))))
		(_sig (_int mux -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(1))(_sens(5))(_read(0)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Mux 1 -1)
)
I 000044 55 1157          1516135317468 Mux
(_unit VHDL (mux 0 6(mux 0 20))
	(_version vd0)
	(_time 1516135317469 2018.01.16 21:41:57)
	(_source (\./../src/Components/Mux.vhd\))
	(_parameters tan)
	(_code 3331363735656f25653626686a35673436343b3567)
	(_ent
		(_time 1516134960905)
	)
	(_object
		(_type (_int ~INTEGER~range~0~to~2~12 0 8(_scalar (_to i 0 i 2))))
		(_port (_int cnt 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 9(_ent(_out(_string \"0000"\)))))
		(_port (_int X1 1 0 10(_ent(_in(_string \"0000"\)))))
		(_port (_int X2 1 0 11(_ent(_in(_string \"0000"\)))))
		(_port (_int X3 1 0 12(_ent(_in(_string \"0000"\)))))
		(_port (_int SEL -1 0 13(_ent(_in))))
		(_type (_int ~INTEGER~range~0~to~2~13 0 22(_scalar (_to i 0 i 2))))
		(_sig (_int mux 2 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(6)(1))(_sens(5))(_read(6)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Mux 1 -1)
)
I 000044 55 9390          1516135321833 top
(_unit VHDL (top 0 28(top 0 46))
	(_version vd0)
	(_time 1516135321834 2018.01.16 21:42:01)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 4a481c484d1c1e5d184c0c111b4d4e4c1c4d4a4d4e)
	(_ent
		(_time 1516135321830)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 52(_ent (_in))))
				(_port (_int GATE -1 0 53(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 54(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 95(_ent (_in))))
				(_port (_int Ylatch 5 0 96(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 6 0 97(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Mux
			(_object
				(_port (_int SEL -1 0 102(_ent (_in))))
				(_port (_int X1 7 0 103(_ent (_in(_string \"0000"\)))))
				(_port (_int X2 7 0 104(_ent (_in(_string \"0000"\)))))
				(_port (_int X3 7 0 105(_ent (_in(_string \"0000"\)))))
				(_port (_int cnt 8 0 106(_ent (_in))))
				(_port (_int Y 7 0 107(_ent (_out(_string \"0000"\)))))
			)
		)
		(Prescaler
			(_object
				(_port (_int CLK -1 0 112(_ent (_in))))
				(_port (_int CLR -1 0 113(_ent (_in))))
				(_port (_int CEO -1 0 114(_ent (_out))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 78(_ent (_in))))
				(_port (_int GATEIN -1 0 79(_ent (_in((i 2))))))
				(_port (_int fx -1 0 80(_ent (_in))))
				(_port (_int GATEOUT -1 0 81(_ent (_out((i 2))))))
				(_port (_int Y 3 0 82(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 59(_ent (_in))))
				(_port (_int GATEIN -1 0 60(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 61(_ent (_in((i 2))))))
				(_port (_int fx -1 0 62(_ent (_in))))
				(_port (_int GATEOUT -1 0 63(_ent (_inout((i 2))))))
				(_port (_int Y 1 0 64(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 87(_ent (_in((i 2))))))
				(_port (_int LE -1 0 88(_ent (_in((i 2))))))
				(_port (_int Ylicznik 4 0 89(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 4 0 90(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 69(_ent (_in))))
				(_port (_int GATEIN -1 0 70(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 71(_ent (_in((i 2))))))
				(_port (_int fx -1 0 72(_ent (_in))))
				(_port (_int Y 2 0 73(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 138(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 145(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch)(BUS1611))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U11 0 152(_comp Mux)
		(_port
			((SEL)(GATE))
			((X1(3))(BusOutput3(7)))
			((X1(2))(BusOutput3(6)))
			((X1(1))(BusOutput3(5)))
			((X1(0))(BusOutput3(4)))
			((X2(3))(BusOutput1(7)))
			((X2(2))(BusOutput1(6)))
			((X2(1))(BusOutput1(5)))
			((X2(0))(BusOutput1(4)))
			((X3(3))(BusOutput2(7)))
			((X3(2))(BusOutput2(6)))
			((X3(1))(BusOutput2(5)))
			((X3(0))(BusOutput2(4)))
			((cnt)(Dangling_Input_Signal_integer))
			((Y)(BUS1611))
		)
		(_use (_ent . Mux)
			(_port
				((cnt)(cnt))
				((Y)(Y))
				((X1)(X1))
				((X2)(X2))
				((X3)(X3))
				((SEL)(SEL))
			)
		)
	)
	(_inst U12 0 171(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((CEO)(CEO))
		)
		(_use (_ent . Prescaler)
		)
	)
	(_inst U2 0 178(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 187(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 197(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 208(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 219(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 230(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_port (_int CEO -1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 0 0 34(_ent(_out))))
		(_port (_int Ylatch2 0 0 35(_ent(_out))))
		(_port (_int Ylatch3 0 0 36(_ent(_out))))
		(_port (_int GATE -1 0 37(_ent(_inout))))
		(_port (_int GATEOUT -1 0 38(_ent(_inout))))
		(_port (_int LE -1 0 39(_ent(_inout))))
		(_port (_int Y1 0 0 40(_ent(_inout))))
		(_port (_int Y2 0 0 41(_ent(_inout))))
		(_port (_int Y3 0 0 42(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 73(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 82(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 89(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 96(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 97(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 103(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~INTEGER~range~0~to~2~13 0 106(_scalar (_to i 0 i 2))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 119(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 123(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 124(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int BUS1611 9 0 124(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 125(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 10 0 125(_arch(_uni))))
		(_sig (_int BusOutput2 10 0 126(_arch(_uni))))
		(_sig (_int BusOutput3 10 0 127(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1314 0 128(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 11 0 128(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 131(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal_integer -2 0 132(_arch(_uni))))
		(_prcs
			(line__243(_arch 0 0 243(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(4(0)))(_sens(15(4))))))
			(line__244(_arch 1 0 244(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(4(1)))(_sens(15(5))))))
			(line__245(_arch 2 0 245(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(4(2)))(_sens(15(6))))))
			(line__246(_arch 3 0 246(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(4(3)))(_sens(15(7))))))
			(line__247(_arch 4 0 247(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(5(0)))(_sens(16(4))))))
			(line__248(_arch 5 0 248(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(5(1)))(_sens(16(5))))))
			(line__249(_arch 6 0 249(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(5(2)))(_sens(16(6))))))
			(line__250(_arch 7 0 250(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(5(3)))(_sens(16(7))))))
			(line__251(_arch 8 0 251(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(6(0)))(_sens(17(4))))))
			(line__252(_arch 9 0 252(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(6(1)))(_sens(17(5))))))
			(line__253(_arch 10 0 253(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(6(2)))(_sens(17(6))))))
			(line__254(_arch 11 0 254(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(6(3)))(_sens(17(7))))))
			(line__259(_arch 12 0 259(_assignment (_trgt(19)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 13 -1)
)
I 000044 55 9386          1516135378001 top
(_unit VHDL (top 0 28(top 0 47))
	(_version vd0)
	(_time 1516135378002 2018.01.16 21:42:58)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code a6a2a4f1f6f0f2b1f4a0e0fdf7a1a2a0f0a1a6a1a2)
	(_ent
		(_time 1516135377997)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 53(_ent (_in))))
				(_port (_int GATE -1 0 54(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 55(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 96(_ent (_in))))
				(_port (_int Ylatch 6 0 97(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 7 0 98(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Mux
			(_object
				(_port (_int SEL -1 0 103(_ent (_in))))
				(_port (_int X1 8 0 104(_ent (_in(_string \"0000"\)))))
				(_port (_int X2 8 0 105(_ent (_in(_string \"0000"\)))))
				(_port (_int X3 8 0 106(_ent (_in(_string \"0000"\)))))
				(_port (_int cnt 9 0 107(_ent (_in))))
				(_port (_int Y 8 0 108(_ent (_out(_string \"0000"\)))))
			)
		)
		(Prescaler
			(_object
				(_port (_int CLK -1 0 113(_ent (_in))))
				(_port (_int CLR -1 0 114(_ent (_in))))
				(_port (_int CEO -1 0 115(_ent (_out))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 79(_ent (_in))))
				(_port (_int GATEIN -1 0 80(_ent (_in((i 2))))))
				(_port (_int fx -1 0 81(_ent (_in))))
				(_port (_int GATEOUT -1 0 82(_ent (_out((i 2))))))
				(_port (_int Y 4 0 83(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 60(_ent (_in))))
				(_port (_int GATEIN -1 0 61(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 62(_ent (_in((i 2))))))
				(_port (_int fx -1 0 63(_ent (_in))))
				(_port (_int GATEOUT -1 0 64(_ent (_inout((i 2))))))
				(_port (_int Y 2 0 65(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 88(_ent (_in((i 2))))))
				(_port (_int LE -1 0 89(_ent (_in((i 2))))))
				(_port (_int Ylicznik 5 0 90(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 5 0 91(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 70(_ent (_in))))
				(_port (_int GATEIN -1 0 71(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 72(_ent (_in((i 2))))))
				(_port (_int fx -1 0 73(_ent (_in))))
				(_port (_int Y 3 0 74(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 138(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 145(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch)(BUS1611))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U11 0 152(_comp Mux)
		(_port
			((SEL)(GATE))
			((X1(3))(BusOutput3(7)))
			((X1(2))(BusOutput3(6)))
			((X1(1))(BusOutput3(5)))
			((X1(0))(BusOutput3(4)))
			((X2(3))(BusOutput1(7)))
			((X2(2))(BusOutput1(6)))
			((X2(1))(BusOutput1(5)))
			((X2(0))(BusOutput1(4)))
			((X3(3))(BusOutput2(7)))
			((X3(2))(BusOutput2(6)))
			((X3(1))(BusOutput2(5)))
			((X3(0))(BusOutput2(4)))
			((cnt)(Dangling_Input_Signal_integer))
			((Y)(BUS1611))
		)
		(_use (_ent . Mux)
			(_port
				((cnt)(cnt))
				((Y)(Y))
				((X1)(X1))
				((X2)(X2))
				((X3)(X3))
				((SEL)(SEL))
			)
		)
	)
	(_inst U12 0 171(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((CEO)(CEO))
		)
		(_use (_ent . Prescaler)
		)
	)
	(_inst U2 0 178(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 187(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 197(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 208(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 219(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 230(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_port (_int CEO -1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 0 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 1 0 35(_ent(_out))))
		(_port (_int Ylatch2 1 0 36(_ent(_out))))
		(_port (_int Ylatch3 1 0 37(_ent(_out))))
		(_port (_int GATE -1 0 38(_ent(_inout))))
		(_port (_int GATEOUT -1 0 39(_ent(_inout))))
		(_port (_int LE -1 0 40(_ent(_inout))))
		(_port (_int Y1 1 0 41(_ent(_inout))))
		(_port (_int Y2 1 0 42(_ent(_inout))))
		(_port (_int Y3 1 0 43(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 74(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 83(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 90(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 97(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 98(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 104(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~INTEGER~range~0~to~2~13 0 107(_scalar (_to i 0 i 2))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 120(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 124(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 125(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int BUS1611 10 0 125(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 126(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 11 0 126(_arch(_uni))))
		(_sig (_int BusOutput2 11 0 127(_arch(_uni))))
		(_sig (_int BusOutput3 11 0 128(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 131(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal_integer -2 0 132(_arch(_uni))))
		(_prcs
			(line__243(_arch 0 0 243(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(5(0)))(_sens(16(4))))))
			(line__244(_arch 1 0 244(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(5(1)))(_sens(16(5))))))
			(line__245(_arch 2 0 245(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(5(2)))(_sens(16(6))))))
			(line__246(_arch 3 0 246(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(5(3)))(_sens(16(7))))))
			(line__247(_arch 4 0 247(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(6(0)))(_sens(17(4))))))
			(line__248(_arch 5 0 248(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(6(1)))(_sens(17(5))))))
			(line__249(_arch 6 0 249(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(6(2)))(_sens(17(6))))))
			(line__250(_arch 7 0 250(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(6(3)))(_sens(17(7))))))
			(line__251(_arch 8 0 251(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(7(0)))(_sens(18(4))))))
			(line__252(_arch 9 0 252(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(7(1)))(_sens(18(5))))))
			(line__253(_arch 10 0 253(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(7(2)))(_sens(18(6))))))
			(line__254(_arch 11 0 254(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(7(3)))(_sens(18(7))))))
			(line__259(_arch 12 0 259(_assignment (_trgt(19)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 13 -1)
)
I 000056 55 3496          1516135378085 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1516135378086 2018.01.16 21:42:58)
	(_source (\./../src/miernik_tb.vhd\(\./../src/tb/miernik_tb.vhd\)))
	(_parameters tan)
	(_code 04015702095355130f51415e5c0256015203000206)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 1 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 1 15(_ent (_inout((i 2))))))
				(_port (_int CEO -1 1 17(_ent (_out))))
				(_port (_int Y1 0 1 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 1 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 1 20(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 1 21(_ent (_out))))
				(_port (_int Ylatch2 0 1 22(_ent (_out))))
				(_port (_int Ylatch3 0 1 23(_ent (_out))))
				(_port (_int Ycode1 1 1 24(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode2 1 1 25(_ent (_out(_string \"0000000"\)))))
				(_port (_int Ycode3 1 1 26(_ent (_out(_string \"0000000"\)))))
				(_port (_int fx -1 1 27(_ent (_in((i 2))))))
				(_port (_int LE -1 1 28(_ent (_inout((i 2))))))
				(_port (_int CLK -1 1 29(_ent (_in))))
				(_port (_int CLR -1 1 30(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 64(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((CEO)(CEO))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((Ycode1)(Ycode1))
			((Ycode2)(Ycode2))
			((Ycode3)(Ycode3))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_implicit)
			(_port
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((CEO)(CEO))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((Ycode1)(Ycode1))
				((Ycode2)(Ycode2))
				((Ycode3)(Ycode3))
				((fx)(fx))
				((LE)(LE))
				((CLK)(CLK))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 18(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 24(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int fx -1 1 38(_arch(_uni))))
		(_sig (_int CLR -1 1 39(_arch(_uni))))
		(_sig (_int GATE -1 1 40(_arch(_uni))))
		(_sig (_int CLK -1 1 41(_arch(_uni))))
		(_sig (_int CEO -1 1 42(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 44(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 2 1 44(_arch(_uni))))
		(_sig (_int Y2 2 1 45(_arch(_uni))))
		(_sig (_int Y3 2 1 46(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~134 1 47(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode1 3 1 47(_arch(_uni))))
		(_sig (_int Ycode2 3 1 48(_arch(_uni))))
		(_sig (_int Ycode3 3 1 49(_arch(_uni))))
		(_sig (_int Ylatch1 2 1 50(_arch(_uni))))
		(_sig (_int Ylatch2 2 1 51(_arch(_uni))))
		(_sig (_int Ylatch3 2 1 52(_arch(_uni))))
		(_sig (_int LE -1 1 53(_arch(_uni))))
		(_sig (_int GATEOUT -1 1 54(_arch(_uni))))
		(_sig (_int END_SIM -2 1 57(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 88(_prcs (_wait_for)(_trgt(1)(16)))))
			(fx_CLK(_arch 1 1 116(_prcs (_wait_for)(_trgt(0))(_read(16)))))
			(CLOCK_CLK(_arch 2 1 134(_prcs (_wait_for)(_trgt(3))(_read(16)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 1157          1516135378155 Mux
(_unit VHDL (mux 0 6(mux 0 20))
	(_version vd0)
	(_time 1516135378156 2018.01.16 21:42:58)
	(_source (\./../src/Components/Mux.vhd\))
	(_parameters tan)
	(_code 4247114145141e54144757191b44164547454a4416)
	(_ent
		(_time 1516134960905)
	)
	(_object
		(_type (_int ~INTEGER~range~0~to~2~12 0 8(_scalar (_to i 0 i 2))))
		(_port (_int cnt 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 9(_ent(_out(_string \"0000"\)))))
		(_port (_int X1 1 0 10(_ent(_in(_string \"0000"\)))))
		(_port (_int X2 1 0 11(_ent(_in(_string \"0000"\)))))
		(_port (_int X3 1 0 12(_ent(_in(_string \"0000"\)))))
		(_port (_int SEL -1 0 13(_ent(_in))))
		(_type (_int ~INTEGER~range~0~to~2~13 0 22(_scalar (_to i 0 i 2))))
		(_sig (_int mux 2 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(6)(1))(_sens(5))(_read(6)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Mux 1 -1)
)
I 000053 55 1409          1516135378201 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 1 19))
	(_version vd0)
	(_time 1516135378202 2018.01.16 21:42:58)
	(_source (\./../src/Dec_Counters.vhd\(\./../src/Components/Dec_Counters.vhd\)))
	(_parameters tan)
	(_code 71747270752626642524622b767674772476757774)
	(_ent
		(_time 1514295834984)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 1 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_trgt(5)(6))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__45(_arch 1 1 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 1 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000046 55 1076          1516135378254 latch
(_unit VHDL (latch 0 6(latch 1 18))
	(_version vd0)
	(_time 1516135378255 2018.01.16 21:42:58)
	(_source (\./../src/latch.vhd\(\./../src/Components/latch.vhd\)))
	(_parameters tan)
	(_code a0a5f4f7a1f6f0b6a1a7b8faa2a6a1a7a4a6a3a6a8)
	(_ent
		(_time 1515715949634)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int le_signal 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 1 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 1 26(_prcs (_simple)(_trgt(2))(_sens(0)(3))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 1 -1)
)
I 000053 55 1309          1516135378300 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 1 19))
	(_version vd0)
	(_time 1516135378301 2018.01.16 21:42:58)
	(_source (\./../src/Dec_conter3.vhd\(\./../src/Components/Dec_conter3.vhd\)))
	(_parameters tan)
	(_code cfcacc9a9c9898da9bc1dc95c8c8cac99ac8cbc9ca)
	(_ent
		(_time 1514295835280)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in))))
		(_port (_int CLR -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 1 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(5)(0)))))
			(line__41(_arch 1 1 41(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000053 55 1447          1516135378348 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 1 20))
	(_version vd0)
	(_time 1516135378349 2018.01.16 21:42:58)
	(_source (\./../src/Dec_Counter2.vhd\(\./../src/Components/Dec_Counter2.vhd\)))
	(_parameters tan)
	(_code fefbfdaeaea9a9ebabf9eda4f9f9fbf8abf9faf8fb)
	(_ent
		(_time 1514295835032)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 1 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 1 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 1 26(_prcs (_trgt(6)(2))(_sens(4)(5)(6)(0)(1))(_dssslsensitivity 2))))
			(line__48(_arch 1 1 48(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 2 -1)
)
I 000048 55 1095          1516135378406 automat
(_unit VHDL (automat 0 6(automat 1 17))
	(_version vd0)
	(_time 1516135378407 2018.01.16 21:42:58)
	(_source (\./../src/automat.vhd\(\./../src/Components/automat.vhd\)))
	(_parameters tan)
	(_code 3c3935386a6a6c2a686c78666c3b383a3d3b393b38)
	(_ent
		(_time 1514295835186)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 1 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 1 20(_arch(_uni))))
		(_sig (_int laciek -1 1 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(3)(4)(1))(_sens(2))(_read(3)))))
			(line__48(_arch 1 1 48(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 2 -1)
)
I 000048 55 1103          1516135378454 segcode
(_unit VHDL (segcode 0 6(segcode 1 17))
	(_version vd0)
	(_time 1516135378455 2018.01.16 21:42:58)
	(_source (\./../src/segcode.vhd\(\./../src/Components/segcode.vhd\)))
	(_parameters tan)
	(_code 6b6f606b3c3c387d69382d313e6d6e6c686d6e6d6c)
	(_ent
		(_time 1515715247686)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 1 0 9(_ent(_out(_string \"0000000"\)))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_prcs
			(line__20(_arch 0 1 20(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686018 131586)
	)
	(_model . segcode 1 -1)
)
I 000050 55 1052          1516135378509 Prescaler
(_unit VHDL (prescaler 0 20(prescaler 1 30))
	(_version vd0)
	(_time 1516135378510 2018.01.16 21:42:58)
	(_source (\./../src/Prescaler.vhd\(\./../src/Components/Prescaler.vhd\)))
	(_parameters tan)
	(_code aaaea2fcf9fdfbbdaba9b9f0faacf9acafada8adaa)
	(_ent
		(_time 1515716661991)
	)
	(_object
		(_port (_int CLK -1 0 22(_ent(_in)(_event))))
		(_port (_int CLR -1 0 23(_ent(_in)(_event))))
		(_port (_int CEO -1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 32(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int DIVIDER 0 1 32(_arch(_uni))))
		(_cnst (_int divide_factor -2 1 33(_arch((i 10)))))
		(_prcs
			(line__37(_arch 0 1 37(_prcs (_trgt(3))(_sens(0)(1)(3))(_dssslsensitivity 2))))
			(line__52(_arch 1 1 52(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(514)
	)
	(_model . Prescaler 2 -1)
)
I 000056 55 3173          1516135402997 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1516135402998 2018.01.16 21:43:22)
	(_source (\./../src/miernik_tb.vhd\(\./../src/tb/miernik_tb.vhd\)))
	(_parameters tan)
	(_code 4e41124c12191f59451b0b1416481c4b18494a484c)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 1 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 1 15(_ent (_inout((i 2))))))
				(_port (_int CEO -1 1 17(_ent (_out))))
				(_port (_int Y1 0 1 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 1 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 1 20(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 1 21(_ent (_out))))
				(_port (_int Ylatch2 0 1 22(_ent (_out))))
				(_port (_int Ylatch3 0 1 23(_ent (_out))))
				(_port (_int Ycode 1 1 24(_ent (_out(_string \"0000000"\)))))
				(_port (_int fx -1 1 27(_ent (_in((i 2))))))
				(_port (_int LE -1 1 28(_ent (_inout((i 2))))))
				(_port (_int CLK -1 1 29(_ent (_in))))
				(_port (_int CLR -1 1 30(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 64(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((CEO)(CEO))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((Ycode)(Ycode))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((CEO)(CEO))
				((Ycode)(Ycode))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 18(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 24(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int fx -1 1 38(_arch(_uni))))
		(_sig (_int CLR -1 1 39(_arch(_uni))))
		(_sig (_int GATE -1 1 40(_arch(_uni))))
		(_sig (_int CLK -1 1 41(_arch(_uni))))
		(_sig (_int CEO -1 1 42(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 44(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 2 1 44(_arch(_uni))))
		(_sig (_int Y2 2 1 45(_arch(_uni))))
		(_sig (_int Y3 2 1 46(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~134 1 47(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 3 1 47(_arch(_uni))))
		(_sig (_int Ylatch1 2 1 50(_arch(_uni))))
		(_sig (_int Ylatch2 2 1 51(_arch(_uni))))
		(_sig (_int Ylatch3 2 1 52(_arch(_uni))))
		(_sig (_int LE -1 1 53(_arch(_uni))))
		(_sig (_int GATEOUT -1 1 54(_arch(_uni))))
		(_sig (_int END_SIM -2 1 57(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 88(_prcs (_wait_for)(_trgt(1)(14)))))
			(fx_CLK(_arch 1 1 116(_prcs (_wait_for)(_trgt(0))(_read(14)))))
			(CLOCK_CLK(_arch 2 1 134(_prcs (_wait_for)(_trgt(3))(_read(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 701 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 159 (miernik_tb))
	(_version vd0)
	(_time 1516135403010 2018.01.16 21:43:23)
	(_source (\./../src/tb/miernik_tb.vhd\))
	(_parameters tan)
	(_code 5e50525d0e0809495a5f4c040a580b585d58565b08)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((CEO)(CEO))
					((Ycode)(Ycode))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 9386          1516135447592 top
(_unit VHDL (top 0 28(top 0 47))
	(_version vd0)
	(_time 1516135447593 2018.01.16 21:44:07)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 8083828ed6d6d497d286c6dbd1878486d687808784)
	(_ent
		(_time 1516135377996)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 53(_ent (_in))))
				(_port (_int GATE -1 0 54(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 55(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 96(_ent (_in))))
				(_port (_int Ylatch 6 0 97(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 7 0 98(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Mux
			(_object
				(_port (_int SEL -1 0 103(_ent (_in))))
				(_port (_int X1 8 0 104(_ent (_in(_string \"0000"\)))))
				(_port (_int X2 8 0 105(_ent (_in(_string \"0000"\)))))
				(_port (_int X3 8 0 106(_ent (_in(_string \"0000"\)))))
				(_port (_int cnt 9 0 107(_ent (_in))))
				(_port (_int Y 8 0 108(_ent (_out(_string \"0000"\)))))
			)
		)
		(Prescaler
			(_object
				(_port (_int CLK -1 0 113(_ent (_in))))
				(_port (_int CLR -1 0 114(_ent (_in))))
				(_port (_int CEO -1 0 115(_ent (_out))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 79(_ent (_in))))
				(_port (_int GATEIN -1 0 80(_ent (_in((i 2))))))
				(_port (_int fx -1 0 81(_ent (_in))))
				(_port (_int GATEOUT -1 0 82(_ent (_out((i 2))))))
				(_port (_int Y 4 0 83(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 60(_ent (_in))))
				(_port (_int GATEIN -1 0 61(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 62(_ent (_in((i 2))))))
				(_port (_int fx -1 0 63(_ent (_in))))
				(_port (_int GATEOUT -1 0 64(_ent (_inout((i 2))))))
				(_port (_int Y 2 0 65(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 88(_ent (_in((i 2))))))
				(_port (_int LE -1 0 89(_ent (_in((i 2))))))
				(_port (_int Ylicznik 5 0 90(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 5 0 91(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 70(_ent (_in))))
				(_port (_int GATEIN -1 0 71(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 72(_ent (_in((i 2))))))
				(_port (_int fx -1 0 73(_ent (_in))))
				(_port (_int Y 3 0 74(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 138(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 145(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch)(BUS1611))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U11 0 152(_comp Mux)
		(_port
			((SEL)(GATE))
			((X1(3))(BusOutput3(7)))
			((X1(2))(BusOutput3(6)))
			((X1(1))(BusOutput3(5)))
			((X1(0))(BusOutput3(4)))
			((X2(3))(BusOutput1(7)))
			((X2(2))(BusOutput1(6)))
			((X2(1))(BusOutput1(5)))
			((X2(0))(BusOutput1(4)))
			((X3(3))(BusOutput2(7)))
			((X3(2))(BusOutput2(6)))
			((X3(1))(BusOutput2(5)))
			((X3(0))(BusOutput2(4)))
			((cnt)(Dangling_Input_Signal_integer))
			((Y)(BUS1611))
		)
		(_use (_ent . Mux)
			(_port
				((cnt)(cnt))
				((Y)(Y))
				((X1)(X1))
				((X2)(X2))
				((X3)(X3))
				((SEL)(SEL))
			)
		)
	)
	(_inst U12 0 171(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((CEO)(CEO))
		)
		(_use (_ent . Prescaler)
		)
	)
	(_inst U2 0 178(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 187(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 197(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 208(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 219(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 230(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_port (_int CEO -1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 0 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 1 0 35(_ent(_out))))
		(_port (_int Ylatch2 1 0 36(_ent(_out))))
		(_port (_int Ylatch3 1 0 37(_ent(_out))))
		(_port (_int GATE -1 0 38(_ent(_inout))))
		(_port (_int GATEOUT -1 0 39(_ent(_inout))))
		(_port (_int LE -1 0 40(_ent(_inout))))
		(_port (_int Y1 1 0 41(_ent(_inout))))
		(_port (_int Y2 1 0 42(_ent(_inout))))
		(_port (_int Y3 1 0 43(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 74(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 83(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 90(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 97(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 98(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 104(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~INTEGER~range~0~to~2~13 0 107(_scalar (_to i 0 i 2))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 120(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 124(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 125(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int BUS1611 10 0 125(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 126(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 11 0 126(_arch(_uni))))
		(_sig (_int BusOutput2 11 0 127(_arch(_uni))))
		(_sig (_int BusOutput3 11 0 128(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 131(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal_integer -2 0 132(_arch(_uni))))
		(_prcs
			(line__243(_arch 0 0 243(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(5(0)))(_sens(16(4))))))
			(line__244(_arch 1 0 244(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(5(1)))(_sens(16(5))))))
			(line__245(_arch 2 0 245(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(5(2)))(_sens(16(6))))))
			(line__246(_arch 3 0 246(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(5(3)))(_sens(16(7))))))
			(line__247(_arch 4 0 247(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(6(0)))(_sens(17(4))))))
			(line__248(_arch 5 0 248(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(6(1)))(_sens(17(5))))))
			(line__249(_arch 6 0 249(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(6(2)))(_sens(17(6))))))
			(line__250(_arch 7 0 250(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(6(3)))(_sens(17(7))))))
			(line__251(_arch 8 0 251(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(7(0)))(_sens(18(4))))))
			(line__252(_arch 9 0 252(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(7(1)))(_sens(18(5))))))
			(line__253(_arch 10 0 253(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(7(2)))(_sens(18(6))))))
			(line__254(_arch 11 0 254(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(7(3)))(_sens(18(7))))))
			(line__259(_arch 12 0 259(_assignment (_trgt(19)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 13 -1)
)
I 000056 55 3173          1516135447642 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1516135447643 2018.01.16 21:44:07)
	(_source (\./../src/miernik_tb.vhd\(\./../src/tb/miernik_tb.vhd\)))
	(_parameters tan)
	(_code afadfdf8f0f8feb8a4faeaf5f7a9fdaaf9a8aba9ad)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 1 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 1 15(_ent (_inout((i 2))))))
				(_port (_int CEO -1 1 17(_ent (_out))))
				(_port (_int Y1 0 1 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 1 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 1 20(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 1 21(_ent (_out))))
				(_port (_int Ylatch2 0 1 22(_ent (_out))))
				(_port (_int Ylatch3 0 1 23(_ent (_out))))
				(_port (_int Ycode 1 1 24(_ent (_out(_string \"0000000"\)))))
				(_port (_int fx -1 1 27(_ent (_in((i 2))))))
				(_port (_int LE -1 1 28(_ent (_inout((i 2))))))
				(_port (_int CLK -1 1 29(_ent (_in))))
				(_port (_int CLR -1 1 30(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 64(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((CEO)(CEO))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((Ycode)(Ycode))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((CEO)(CEO))
				((Ycode)(Ycode))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 18(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 24(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int fx -1 1 38(_arch(_uni))))
		(_sig (_int CLR -1 1 39(_arch(_uni))))
		(_sig (_int GATE -1 1 40(_arch(_uni))))
		(_sig (_int CLK -1 1 41(_arch(_uni))))
		(_sig (_int CEO -1 1 42(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 44(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 2 1 44(_arch(_uni))))
		(_sig (_int Y2 2 1 45(_arch(_uni))))
		(_sig (_int Y3 2 1 46(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~134 1 47(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 3 1 47(_arch(_uni))))
		(_sig (_int Ylatch1 2 1 50(_arch(_uni))))
		(_sig (_int Ylatch2 2 1 51(_arch(_uni))))
		(_sig (_int Ylatch3 2 1 52(_arch(_uni))))
		(_sig (_int LE -1 1 53(_arch(_uni))))
		(_sig (_int GATEOUT -1 1 54(_arch(_uni))))
		(_sig (_int END_SIM -2 1 57(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 88(_prcs (_wait_for)(_trgt(1)(14)))))
			(fx_CLK(_arch 1 1 116(_prcs (_wait_for)(_trgt(0))(_read(14)))))
			(CLOCK_CLK(_arch 2 1 134(_prcs (_wait_for)(_trgt(3))(_read(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 701 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 159 (miernik_tb))
	(_version vd0)
	(_time 1516135447650 2018.01.16 21:44:07)
	(_source (\./../src/tb/miernik_tb.vhd\))
	(_parameters tan)
	(_code bebdbceaeee8e9a9babface4eab8ebb8bdb8b6bbe8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((CEO)(CEO))
					((Ycode)(Ycode))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 1157          1516135447694 Mux
(_unit VHDL (mux 0 6(mux 0 20))
	(_version vd0)
	(_time 1516135447695 2018.01.16 21:44:07)
	(_source (\./../src/Components/Mux.vhd\))
	(_parameters tan)
	(_code edefbfbfbcbbb1fbbbe8f8b6b4ebb9eae8eae5ebb9)
	(_ent
		(_time 1516134960905)
	)
	(_object
		(_type (_int ~INTEGER~range~0~to~2~12 0 8(_scalar (_to i 0 i 2))))
		(_port (_int cnt 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 9(_ent(_out(_string \"0000"\)))))
		(_port (_int X1 1 0 10(_ent(_in(_string \"0000"\)))))
		(_port (_int X2 1 0 11(_ent(_in(_string \"0000"\)))))
		(_port (_int X3 1 0 12(_ent(_in(_string \"0000"\)))))
		(_port (_int SEL -1 0 13(_ent(_in))))
		(_type (_int ~INTEGER~range~0~to~2~13 0 22(_scalar (_to i 0 i 2))))
		(_sig (_int mux 2 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(6)(1))(_sens(5))(_read(6)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Mux 1 -1)
)
I 000053 55 1409          1516135447745 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 1 19))
	(_version vd0)
	(_time 1516135447746 2018.01.16 21:44:07)
	(_source (\./../src/Dec_Counters.vhd\(\./../src/Components/Dec_Counters.vhd\)))
	(_parameters tan)
	(_code 1c1e1f1b4a4b4b0948490f461b1b191a491b181a19)
	(_ent
		(_time 1514295834984)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 1 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_trgt(5)(6))(_sens(3)(4)(0)(5))(_dssslsensitivity 2))))
			(line__45(_arch 1 1 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 1 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000046 55 1076          1516135447790 latch
(_unit VHDL (latch 0 6(latch 1 18))
	(_version vd0)
	(_time 1516135447791 2018.01.16 21:44:07)
	(_source (\./../src/latch.vhd\(\./../src/Components/latch.vhd\)))
	(_parameters tan)
	(_code 4b491f49181d1b5d4a4c5311494d4a4c4f4d484d43)
	(_ent
		(_time 1515715949634)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int le_signal 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 1 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 1 26(_prcs (_simple)(_trgt(2))(_sens(0)(3))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 1 -1)
)
I 000053 55 1309          1516135447833 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 1 19))
	(_version vd0)
	(_time 1516135447834 2018.01.16 21:44:07)
	(_source (\./../src/Dec_conter3.vhd\(\./../src/Components/Dec_conter3.vhd\)))
	(_parameters tan)
	(_code 7a78797b2e2d2d6f2e7469207d7d7f7c2f7d7e7c7f)
	(_ent
		(_time 1514295835280)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in))))
		(_port (_int CLR -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 1 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(0)(5)))))
			(line__41(_arch 1 1 41(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000053 55 1447          1516135447881 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 1 20))
	(_version vd0)
	(_time 1516135447882 2018.01.16 21:44:07)
	(_source (\./../src/Dec_Counter2.vhd\(\./../src/Components/Dec_Counter2.vhd\)))
	(_parameters tan)
	(_code a9abaafea5fefebcfcaebaf3aeaeacaffcaeadafac)
	(_ent
		(_time 1514295835032)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 1 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 1 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 1 26(_prcs (_trgt(2)(6))(_sens(4)(5)(0)(1)(6))(_dssslsensitivity 2))))
			(line__48(_arch 1 1 48(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 2 -1)
)
I 000048 55 1095          1516135447929 automat
(_unit VHDL (automat 0 6(automat 1 17))
	(_version vd0)
	(_time 1516135447930 2018.01.16 21:44:07)
	(_source (\./../src/automat.vhd\(\./../src/Components/automat.vhd\)))
	(_parameters tan)
	(_code d7d5d184d58187c18387938d87d0d3d1d6d0d2d0d3)
	(_ent
		(_time 1514295835186)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 1 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 1 20(_arch(_uni))))
		(_sig (_int laciek -1 1 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(1)(3)(4))(_sens(2))(_read(3)))))
			(line__48(_arch 1 1 48(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 2 -1)
)
I 000048 55 1103          1516135447975 segcode
(_unit VHDL (segcode 0 6(segcode 1 17))
	(_version vd0)
	(_time 1516135447976 2018.01.16 21:44:07)
	(_source (\./../src/segcode.vhd\(\./../src/Components/segcode.vhd\)))
	(_parameters tan)
	(_code 06050d00055155100455405c530003010500030001)
	(_ent
		(_time 1515715247686)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 1 0 9(_ent(_out(_string \"0000000"\)))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_prcs
			(line__20(_arch 0 1 20(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686018 131586)
	)
	(_model . segcode 1 -1)
)
I 000050 55 1052          1516135448019 Prescaler
(_unit VHDL (prescaler 0 20(prescaler 1 30))
	(_version vd0)
	(_time 1516135448020 2018.01.16 21:44:08)
	(_source (\./../src/Prescaler.vhd\(\./../src/Components/Prescaler.vhd\)))
	(_parameters tan)
	(_code 26252e23227177312725357c762075202321242126)
	(_ent
		(_time 1515716661991)
	)
	(_object
		(_port (_int CLK -1 0 22(_ent(_in)(_event))))
		(_port (_int CLR -1 0 23(_ent(_in)(_event))))
		(_port (_int CEO -1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 32(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int DIVIDER 0 1 32(_arch(_uni))))
		(_cnst (_int divide_factor -2 1 33(_arch((i 10)))))
		(_prcs
			(line__37(_arch 0 1 37(_prcs (_trgt(3))(_sens(0)(1)(3))(_dssslsensitivity 2))))
			(line__52(_arch 1 1 52(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(514)
	)
	(_model . Prescaler 2 -1)
)
I 000044 55 1157          1516135606855 Mux
(_unit VHDL (mux 0 6(mux 0 20))
	(_version vd0)
	(_time 1516135606856 2018.01.16 21:46:46)
	(_source (\./../src/Components/Mux.vhd\))
	(_parameters tan)
	(_code a1f5f1f7a5f7fdb7f7a1b4faf8a7f5a6a4a6a9a7f5)
	(_ent
		(_time 1516134960905)
	)
	(_object
		(_type (_int ~INTEGER~range~0~to~2~12 0 8(_scalar (_to i 0 i 2))))
		(_port (_int cnt 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 1 0 9(_ent(_out(_string \"0000"\)))))
		(_port (_int X1 1 0 10(_ent(_in(_string \"0000"\)))))
		(_port (_int X2 1 0 11(_ent(_in(_string \"0000"\)))))
		(_port (_int X3 1 0 12(_ent(_in(_string \"0000"\)))))
		(_port (_int SEL -1 0 13(_ent(_in))))
		(_type (_int ~INTEGER~range~0~to~2~13 0 22(_scalar (_to i 0 i 2))))
		(_sig (_int mux 2 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(6)(1))(_sens(5))(_read(6)(2)(3)(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Mux 1 -1)
)
I 000044 55 1077          1516135648614 Mux
(_unit VHDL (mux 0 6(mux 0 20))
	(_version vd0)
	(_time 1516135648615 2018.01.16 21:47:28)
	(_source (\./../src/Components/Mux.vhd\))
	(_parameters tan)
	(_code c7c49493c5919bd191c8d29c9ec193c0c2c0cfc193)
	(_ent
		(_time 1516135630604)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 9(_ent(_out(_string \"0000"\)))))
		(_port (_int X1 0 0 10(_ent(_in(_string \"0000"\)))))
		(_port (_int X2 0 0 11(_ent(_in(_string \"0000"\)))))
		(_port (_int X3 0 0 12(_ent(_in(_string \"0000"\)))))
		(_port (_int SEL -1 0 13(_ent(_in))))
		(_type (_int ~INTEGER~range~0~to~3~13 0 22(_scalar (_to i 0 i 3))))
		(_sig (_int mux 1 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(5)(0))(_sens(4))(_read(5)(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . Mux 1 -1)
)
I 000044 55 9385          1516135667629 top
(_unit VHDL (top 0 28(top 0 47))
	(_version vd0)
	(_time 1516135667630 2018.01.16 21:47:47)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 0f5909090f595b185d0949545e080b0959080f080b)
	(_ent
		(_time 1516135377996)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 53(_ent (_in))))
				(_port (_int GATE -1 0 54(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 55(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 96(_ent (_in))))
				(_port (_int Ylatch 6 0 97(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 7 0 98(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Mux
			(_object
				(_port (_int SEL -1 0 103(_ent (_in))))
				(_port (_int X1 8 0 104(_ent (_in(_string \"0000"\)))))
				(_port (_int X2 8 0 105(_ent (_in(_string \"0000"\)))))
				(_port (_int X3 8 0 106(_ent (_in(_string \"0000"\)))))
				(_port (_int cnt 9 0 107(_ent (_in))))
				(_port (_int Y 8 0 108(_ent (_out(_string \"0000"\)))))
			)
		)
		(Prescaler
			(_object
				(_port (_int CLK -1 0 113(_ent (_in))))
				(_port (_int CLR -1 0 114(_ent (_in))))
				(_port (_int CEO -1 0 115(_ent (_out))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 79(_ent (_in))))
				(_port (_int GATEIN -1 0 80(_ent (_in((i 2))))))
				(_port (_int fx -1 0 81(_ent (_in))))
				(_port (_int GATEOUT -1 0 82(_ent (_out((i 2))))))
				(_port (_int Y 4 0 83(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 60(_ent (_in))))
				(_port (_int GATEIN -1 0 61(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 62(_ent (_in((i 2))))))
				(_port (_int fx -1 0 63(_ent (_in))))
				(_port (_int GATEOUT -1 0 64(_ent (_inout((i 2))))))
				(_port (_int Y 2 0 65(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 88(_ent (_in((i 2))))))
				(_port (_int LE -1 0 89(_ent (_in((i 2))))))
				(_port (_int Ylicznik 5 0 90(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 5 0 91(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 70(_ent (_in))))
				(_port (_int GATEIN -1 0 71(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 72(_ent (_in((i 2))))))
				(_port (_int fx -1 0 73(_ent (_in))))
				(_port (_int Y 3 0 74(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 138(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 145(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch)(BUS1611))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U11 0 152(_comp Mux)
		(_port
			((SEL)(GATE))
			((X1(3))(BusOutput3(7)))
			((X1(2))(BusOutput3(6)))
			((X1(1))(BusOutput3(5)))
			((X1(0))(BusOutput3(4)))
			((X2(3))(BusOutput1(7)))
			((X2(2))(BusOutput1(6)))
			((X2(1))(BusOutput1(5)))
			((X2(0))(BusOutput1(4)))
			((X3(3))(BusOutput2(7)))
			((X3(2))(BusOutput2(6)))
			((X3(1))(BusOutput2(5)))
			((X3(0))(BusOutput2(4)))
			((cnt)(Dangling_Input_Signal_integer))
			((Y)(BUS1611))
		)
		(_use (_implicit)
			(_port
				((SEL)(SEL))
				((X1)(X1))
				((X2)(X2))
				((X3)(X3))
				((cnt)(cnt))
				((Y)(Y))
			)
		)
	)
	(_inst U12 0 171(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((CEO)(CEO))
		)
		(_use (_ent . Prescaler)
		)
	)
	(_inst U2 0 178(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 187(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 197(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 208(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 219(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 230(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_port (_int CEO -1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 0 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 1 0 35(_ent(_out))))
		(_port (_int Ylatch2 1 0 36(_ent(_out))))
		(_port (_int Ylatch3 1 0 37(_ent(_out))))
		(_port (_int GATE -1 0 38(_ent(_inout))))
		(_port (_int GATEOUT -1 0 39(_ent(_inout))))
		(_port (_int LE -1 0 40(_ent(_inout))))
		(_port (_int Y1 1 0 41(_ent(_inout))))
		(_port (_int Y2 1 0 42(_ent(_inout))))
		(_port (_int Y3 1 0 43(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 74(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 83(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 90(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 97(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 98(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 104(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~INTEGER~range~0~to~2~13 0 107(_scalar (_to i 0 i 2))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 120(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 124(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 125(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int BUS1611 10 0 125(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 126(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 11 0 126(_arch(_uni))))
		(_sig (_int BusOutput2 11 0 127(_arch(_uni))))
		(_sig (_int BusOutput3 11 0 128(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 131(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal_integer -2 0 132(_arch(_uni))))
		(_prcs
			(line__243(_arch 0 0 243(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(5(0)))(_sens(16(4))))))
			(line__244(_arch 1 0 244(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(5(1)))(_sens(16(5))))))
			(line__245(_arch 2 0 245(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(5(2)))(_sens(16(6))))))
			(line__246(_arch 3 0 246(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(5(3)))(_sens(16(7))))))
			(line__247(_arch 4 0 247(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(6(0)))(_sens(17(4))))))
			(line__248(_arch 5 0 248(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(6(1)))(_sens(17(5))))))
			(line__249(_arch 6 0 249(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(6(2)))(_sens(17(6))))))
			(line__250(_arch 7 0 250(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(6(3)))(_sens(17(7))))))
			(line__251(_arch 8 0 251(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(7(0)))(_sens(18(4))))))
			(line__252(_arch 9 0 252(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(7(1)))(_sens(18(5))))))
			(line__253(_arch 10 0 253(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(7(2)))(_sens(18(6))))))
			(line__254(_arch 11 0 254(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(7(3)))(_sens(18(7))))))
			(line__259(_arch 12 0 259(_assignment (_trgt(19)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 13 -1)
)
I 000056 55 3173          1516135667704 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1516135667705 2018.01.16 21:47:47)
	(_source (\./../src/miernik_tb.vhd\(\./../src/tb/miernik_tb.vhd\)))
	(_parameters tan)
	(_code 4d1a1b4f101a1c5a46180817154b1f481b4a494b4f)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 1 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 1 15(_ent (_inout((i 2))))))
				(_port (_int CEO -1 1 17(_ent (_out))))
				(_port (_int Y1 0 1 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 1 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 1 20(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 1 21(_ent (_out))))
				(_port (_int Ylatch2 0 1 22(_ent (_out))))
				(_port (_int Ylatch3 0 1 23(_ent (_out))))
				(_port (_int Ycode 1 1 24(_ent (_out(_string \"0000000"\)))))
				(_port (_int fx -1 1 27(_ent (_in((i 2))))))
				(_port (_int LE -1 1 28(_ent (_inout((i 2))))))
				(_port (_int CLK -1 1 29(_ent (_in))))
				(_port (_int CLR -1 1 30(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 64(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((CEO)(CEO))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((Ycode)(Ycode))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((CEO)(CEO))
				((Ycode)(Ycode))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 18(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 24(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int fx -1 1 38(_arch(_uni))))
		(_sig (_int CLR -1 1 39(_arch(_uni))))
		(_sig (_int GATE -1 1 40(_arch(_uni))))
		(_sig (_int CLK -1 1 41(_arch(_uni))))
		(_sig (_int CEO -1 1 42(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 44(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 2 1 44(_arch(_uni))))
		(_sig (_int Y2 2 1 45(_arch(_uni))))
		(_sig (_int Y3 2 1 46(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~134 1 47(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 3 1 47(_arch(_uni))))
		(_sig (_int Ylatch1 2 1 50(_arch(_uni))))
		(_sig (_int Ylatch2 2 1 51(_arch(_uni))))
		(_sig (_int Ylatch3 2 1 52(_arch(_uni))))
		(_sig (_int LE -1 1 53(_arch(_uni))))
		(_sig (_int GATEOUT -1 1 54(_arch(_uni))))
		(_sig (_int END_SIM -2 1 57(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 88(_prcs (_wait_for)(_trgt(1)(14)))))
			(fx_CLK(_arch 1 1 116(_prcs (_wait_for)(_trgt(0))(_read(14)))))
			(CLOCK_CLK(_arch 2 1 134(_prcs (_wait_for)(_trgt(3))(_read(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 701 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 159 (miernik_tb))
	(_version vd0)
	(_time 1516135667712 2018.01.16 21:47:47)
	(_source (\./../src/tb/miernik_tb.vhd\))
	(_parameters tan)
	(_code 5d0b5b5e0c0b0a4a595c4f07095b085b5e5b55580b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((CEO)(CEO))
					((Ycode)(Ycode))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 1077          1516135667757 Mux
(_unit VHDL (mux 0 6(mux 0 20))
	(_version vd0)
	(_time 1516135667758 2018.01.16 21:47:47)
	(_source (\./../src/Components/Mux.vhd\))
	(_parameters tan)
	(_code 8cdbda83dadad09ada8399d7d58ad88b898b848ad8)
	(_ent
		(_time 1516135630604)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 9(_ent(_out(_string \"0000"\)))))
		(_port (_int X1 0 0 10(_ent(_in(_string \"0000"\)))))
		(_port (_int X2 0 0 11(_ent(_in(_string \"0000"\)))))
		(_port (_int X3 0 0 12(_ent(_in(_string \"0000"\)))))
		(_port (_int SEL -1 0 13(_ent(_in))))
		(_type (_int ~INTEGER~range~0~to~3~13 0 22(_scalar (_to i 0 i 3))))
		(_sig (_int mux 1 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(5)(0))(_sens(4))(_read(5)(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . Mux 1 -1)
)
I 000053 55 1409          1516135667806 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 1 19))
	(_version vd0)
	(_time 1516135667807 2018.01.16 21:47:47)
	(_source (\./../src/Dec_Counters.vhd\(\./../src/Components/Dec_Counters.vhd\)))
	(_parameters tan)
	(_code baedbceeeeededafeeefa9e0bdbdbfbcefbdbebcbf)
	(_ent
		(_time 1514295834984)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 1 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_trgt(5)(6))(_sens(3)(4)(0)(5))(_dssslsensitivity 2))))
			(line__45(_arch 1 1 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 1 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000046 55 1076          1516135667856 latch
(_unit VHDL (latch 0 6(latch 1 18))
	(_version vd0)
	(_time 1516135667857 2018.01.16 21:47:47)
	(_source (\./../src/latch.vhd\(\./../src/Components/latch.vhd\)))
	(_parameters tan)
	(_code e9beb8bae1bfb9ffe8eef1b3ebefe8eeedefeaefe1)
	(_ent
		(_time 1515715949634)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int le_signal 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 1 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 1 26(_prcs (_simple)(_trgt(2))(_sens(0)(3))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 1 -1)
)
I 000053 55 1309          1516135667904 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 1 19))
	(_version vd0)
	(_time 1516135667905 2018.01.16 21:47:47)
	(_source (\./../src/Dec_conter3.vhd\(\./../src/Components/Dec_conter3.vhd\)))
	(_parameters tan)
	(_code 184f1f1f154f4f0d4c160b421f1f1d1e4d1f1c1e1d)
	(_ent
		(_time 1514295835280)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in))))
		(_port (_int CLR -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 1 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(0)(5)))))
			(line__41(_arch 1 1 41(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000053 55 1447          1516135667952 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 1 20))
	(_version vd0)
	(_time 1516135667953 2018.01.16 21:47:47)
	(_source (\./../src/Dec_Counter2.vhd\(\./../src/Components/Dec_Counter2.vhd\)))
	(_parameters tan)
	(_code 47104045451010521240541d404042411240434142)
	(_ent
		(_time 1514295835032)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 1 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 1 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 1 26(_prcs (_trgt(2)(6))(_sens(4)(5)(0)(1)(6))(_dssslsensitivity 2))))
			(line__48(_arch 1 1 48(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 2 -1)
)
I 000048 55 1095          1516135668001 automat
(_unit VHDL (automat 0 6(automat 1 17))
	(_version vd0)
	(_time 1516135668002 2018.01.16 21:47:48)
	(_source (\./../src/automat.vhd\(\./../src/Components/automat.vhd\)))
	(_parameters tan)
	(_code 76217476752026602226322c267172707771737172)
	(_ent
		(_time 1514295835186)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 1 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 1 20(_arch(_uni))))
		(_sig (_int laciek -1 1 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(1)(3)(4))(_sens(2))(_read(3)))))
			(line__48(_arch 1 1 48(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 2 -1)
)
I 000048 55 1103          1516135668049 segcode
(_unit VHDL (segcode 0 6(segcode 1 17))
	(_version vd0)
	(_time 1516135668050 2018.01.16 21:47:48)
	(_source (\./../src/segcode.vhd\(\./../src/Components/segcode.vhd\)))
	(_parameters tan)
	(_code a5f3a5f2a5f2f6b3a7f6e3fff0a3a0a2a6a3a0a3a2)
	(_ent
		(_time 1515715247686)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 1 0 9(_ent(_out(_string \"0000000"\)))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_prcs
			(line__20(_arch 0 1 20(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686018 131586)
	)
	(_model . segcode 1 -1)
)
I 000050 55 1052          1516135668094 Prescaler
(_unit VHDL (prescaler 0 20(prescaler 1 30))
	(_version vd0)
	(_time 1516135668095 2018.01.16 21:47:48)
	(_source (\./../src/Prescaler.vhd\(\./../src/Components/Prescaler.vhd\)))
	(_parameters tan)
	(_code d482d787d28385c3d5d7c78e84d287d2d1d3d6d3d4)
	(_ent
		(_time 1515716661991)
	)
	(_object
		(_port (_int CLK -1 0 22(_ent(_in)(_event))))
		(_port (_int CLR -1 0 23(_ent(_in)(_event))))
		(_port (_int CEO -1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 32(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int DIVIDER 0 1 32(_arch(_uni))))
		(_cnst (_int divide_factor -2 1 33(_arch((i 10)))))
		(_prcs
			(line__37(_arch 0 1 37(_prcs (_trgt(3))(_sens(0)(1)(3))(_dssslsensitivity 2))))
			(line__52(_arch 1 1 52(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(514)
	)
	(_model . Prescaler 2 -1)
)
I 000044 55 9385          1516135723130 top
(_unit VHDL (top 0 28(top 0 47))
	(_version vd0)
	(_time 1516135723131 2018.01.16 21:48:43)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code dbdb8e89df8d8fcc89dd9d808adcdfdd8ddcdbdcdf)
	(_ent
		(_time 1516135377996)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 53(_ent (_in))))
				(_port (_int GATE -1 0 54(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 55(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 96(_ent (_in))))
				(_port (_int Ylatch 6 0 97(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 7 0 98(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Mux
			(_object
				(_port (_int SEL -1 0 103(_ent (_in))))
				(_port (_int X1 8 0 104(_ent (_in(_string \"0000"\)))))
				(_port (_int X2 8 0 105(_ent (_in(_string \"0000"\)))))
				(_port (_int X3 8 0 106(_ent (_in(_string \"0000"\)))))
				(_port (_int cnt 9 0 107(_ent (_in))))
				(_port (_int Y 8 0 108(_ent (_out(_string \"0000"\)))))
			)
		)
		(Prescaler
			(_object
				(_port (_int CLK -1 0 113(_ent (_in))))
				(_port (_int CLR -1 0 114(_ent (_in))))
				(_port (_int CEO -1 0 115(_ent (_out))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 79(_ent (_in))))
				(_port (_int GATEIN -1 0 80(_ent (_in((i 2))))))
				(_port (_int fx -1 0 81(_ent (_in))))
				(_port (_int GATEOUT -1 0 82(_ent (_out((i 2))))))
				(_port (_int Y 4 0 83(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 60(_ent (_in))))
				(_port (_int GATEIN -1 0 61(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 62(_ent (_in((i 2))))))
				(_port (_int fx -1 0 63(_ent (_in))))
				(_port (_int GATEOUT -1 0 64(_ent (_inout((i 2))))))
				(_port (_int Y 2 0 65(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 88(_ent (_in((i 2))))))
				(_port (_int LE -1 0 89(_ent (_in((i 2))))))
				(_port (_int Ylicznik 5 0 90(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 5 0 91(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 70(_ent (_in))))
				(_port (_int GATEIN -1 0 71(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 72(_ent (_in((i 2))))))
				(_port (_int fx -1 0 73(_ent (_in))))
				(_port (_int Y 3 0 74(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 138(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 145(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch)(BUS1611))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U11 0 152(_comp Mux)
		(_port
			((SEL)(GATE))
			((X1(3))(BusOutput3(7)))
			((X1(2))(BusOutput3(6)))
			((X1(1))(BusOutput3(5)))
			((X1(0))(BusOutput3(4)))
			((X2(3))(BusOutput1(7)))
			((X2(2))(BusOutput1(6)))
			((X2(1))(BusOutput1(5)))
			((X2(0))(BusOutput1(4)))
			((X3(3))(BusOutput2(7)))
			((X3(2))(BusOutput2(6)))
			((X3(1))(BusOutput2(5)))
			((X3(0))(BusOutput2(4)))
			((cnt)(Dangling_Input_Signal_integer))
			((Y)(BUS1611))
		)
		(_use (_implicit)
			(_port
				((SEL)(SEL))
				((X1)(X1))
				((X2)(X2))
				((X3)(X3))
				((cnt)(cnt))
				((Y)(Y))
			)
		)
	)
	(_inst U12 0 171(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((CEO)(CEO))
		)
		(_use (_ent . Prescaler)
		)
	)
	(_inst U2 0 178(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 187(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 197(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 208(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 219(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 230(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_port (_int CEO -1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 0 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 1 0 35(_ent(_out))))
		(_port (_int Ylatch2 1 0 36(_ent(_out))))
		(_port (_int Ylatch3 1 0 37(_ent(_out))))
		(_port (_int GATE -1 0 38(_ent(_inout))))
		(_port (_int GATEOUT -1 0 39(_ent(_inout))))
		(_port (_int LE -1 0 40(_ent(_inout))))
		(_port (_int Y1 1 0 41(_ent(_inout))))
		(_port (_int Y2 1 0 42(_ent(_inout))))
		(_port (_int Y3 1 0 43(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 74(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 83(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 90(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 97(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 98(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 104(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~INTEGER~range~0~to~2~13 0 107(_scalar (_to i 0 i 2))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 120(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 124(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 125(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int BUS1611 10 0 125(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 126(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 11 0 126(_arch(_uni))))
		(_sig (_int BusOutput2 11 0 127(_arch(_uni))))
		(_sig (_int BusOutput3 11 0 128(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 131(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal_integer -2 0 132(_arch(_uni))))
		(_prcs
			(line__243(_arch 0 0 243(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(5(0)))(_sens(16(4))))))
			(line__244(_arch 1 0 244(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(5(1)))(_sens(16(5))))))
			(line__245(_arch 2 0 245(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(5(2)))(_sens(16(6))))))
			(line__246(_arch 3 0 246(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(5(3)))(_sens(16(7))))))
			(line__247(_arch 4 0 247(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(6(0)))(_sens(17(4))))))
			(line__248(_arch 5 0 248(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(6(1)))(_sens(17(5))))))
			(line__249(_arch 6 0 249(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(6(2)))(_sens(17(6))))))
			(line__250(_arch 7 0 250(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(6(3)))(_sens(17(7))))))
			(line__251(_arch 8 0 251(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(7(0)))(_sens(18(4))))))
			(line__252(_arch 9 0 252(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(7(1)))(_sens(18(5))))))
			(line__253(_arch 10 0 253(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(7(2)))(_sens(18(6))))))
			(line__254(_arch 11 0 254(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(7(3)))(_sens(18(7))))))
			(line__259(_arch 12 0 259(_assignment (_trgt(19)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 13 -1)
)
I 000056 55 3173          1516135723185 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1516135723186 2018.01.16 21:48:43)
	(_source (\./../src/miernik_tb.vhd\(\./../src/tb/miernik_tb.vhd\)))
	(_parameters tan)
	(_code 09080f0f095e581e025c4c53510f5b0c5f0e0d0f0b)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 1 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 1 15(_ent (_inout((i 2))))))
				(_port (_int CEO -1 1 17(_ent (_out))))
				(_port (_int Y1 0 1 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 1 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 1 20(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 1 21(_ent (_out))))
				(_port (_int Ylatch2 0 1 22(_ent (_out))))
				(_port (_int Ylatch3 0 1 23(_ent (_out))))
				(_port (_int Ycode 1 1 24(_ent (_out(_string \"0000000"\)))))
				(_port (_int fx -1 1 27(_ent (_in((i 2))))))
				(_port (_int LE -1 1 28(_ent (_inout((i 2))))))
				(_port (_int CLK -1 1 29(_ent (_in))))
				(_port (_int CLR -1 1 30(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 64(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((CEO)(CEO))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((Ycode)(Ycode))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((CEO)(CEO))
				((Ycode)(Ycode))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 18(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 24(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int fx -1 1 38(_arch(_uni))))
		(_sig (_int CLR -1 1 39(_arch(_uni))))
		(_sig (_int GATE -1 1 40(_arch(_uni))))
		(_sig (_int CLK -1 1 41(_arch(_uni))))
		(_sig (_int CEO -1 1 42(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 44(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 2 1 44(_arch(_uni))))
		(_sig (_int Y2 2 1 45(_arch(_uni))))
		(_sig (_int Y3 2 1 46(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~134 1 47(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 3 1 47(_arch(_uni))))
		(_sig (_int Ylatch1 2 1 50(_arch(_uni))))
		(_sig (_int Ylatch2 2 1 51(_arch(_uni))))
		(_sig (_int Ylatch3 2 1 52(_arch(_uni))))
		(_sig (_int LE -1 1 53(_arch(_uni))))
		(_sig (_int GATEOUT -1 1 54(_arch(_uni))))
		(_sig (_int END_SIM -2 1 57(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 88(_prcs (_wait_for)(_trgt(1)(14)))))
			(fx_CLK(_arch 1 1 116(_prcs (_wait_for)(_trgt(0))(_read(14)))))
			(CLOCK_CLK(_arch 2 1 134(_prcs (_wait_for)(_trgt(3))(_read(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 701 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 159 (miernik_tb))
	(_version vd0)
	(_time 1516135723190 2018.01.16 21:48:43)
	(_source (\./../src/tb/miernik_tb.vhd\))
	(_parameters tan)
	(_code 09095f0f055f5e1e0d081b535d0f5c0f0a0f010c5f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((CEO)(CEO))
					((Ycode)(Ycode))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 1077          1516135723228 Mux
(_unit VHDL (mux 0 6(mux 0 20))
	(_version vd0)
	(_time 1516135723229 2018.01.16 21:48:43)
	(_source (\./../src/Components/Mux.vhd\))
	(_parameters tan)
	(_code 38393e3c356e642e6e372d63613e6c3f3d3f303e6c)
	(_ent
		(_time 1516135630604)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 9(_ent(_out(_string \"0000"\)))))
		(_port (_int X1 0 0 10(_ent(_in(_string \"0000"\)))))
		(_port (_int X2 0 0 11(_ent(_in(_string \"0000"\)))))
		(_port (_int X3 0 0 12(_ent(_in(_string \"0000"\)))))
		(_port (_int SEL -1 0 13(_ent(_in))))
		(_type (_int ~INTEGER~range~0~to~3~13 0 22(_scalar (_to i 0 i 3))))
		(_sig (_int mux 1 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(5)(0))(_sens(4))(_read(5)(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . Mux 1 -1)
)
I 000053 55 1409          1516135723267 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 1 19))
	(_version vd0)
	(_time 1516135723268 2018.01.16 21:48:43)
	(_source (\./../src/Dec_Counters.vhd\(\./../src/Components/Dec_Counters.vhd\)))
	(_parameters tan)
	(_code 58590e5b550f0f4d0c0d4b025f5f5d5e0d5f5c5e5d)
	(_ent
		(_time 1514295834984)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 1 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_trgt(5)(6))(_sens(3)(4)(0)(5))(_dssslsensitivity 2))))
			(line__45(_arch 1 1 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 1 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000046 55 1076          1516135723304 latch
(_unit VHDL (latch 0 6(latch 1 18))
	(_version vd0)
	(_time 1516135723305 2018.01.16 21:48:43)
	(_source (\./../src/latch.vhd\(\./../src/Components/latch.vhd\)))
	(_parameters tan)
	(_code 8687878881d0d69087819edc84808781828085808e)
	(_ent
		(_time 1515715949634)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int le_signal 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 1 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 1 26(_prcs (_simple)(_trgt(2))(_sens(0)(3))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 1 -1)
)
I 000053 55 1309          1516135723342 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 1 19))
	(_version vd0)
	(_time 1516135723343 2018.01.16 21:48:43)
	(_source (\./../src/Dec_conter3.vhd\(\./../src/Components/Dec_conter3.vhd\)))
	(_parameters tan)
	(_code a6a7f0f1a5f1f1b3f2a8b5fca1a1a3a0f3a1a2a0a3)
	(_ent
		(_time 1514295835280)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in))))
		(_port (_int CLR -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 1 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(0)(5)))))
			(line__41(_arch 1 1 41(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000053 55 1447          1516135723380 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 1 20))
	(_version vd0)
	(_time 1516135723381 2018.01.16 21:48:43)
	(_source (\./../src/Dec_Counter2.vhd\(\./../src/Components/Dec_Counter2.vhd\)))
	(_parameters tan)
	(_code d5d48387d58282c080d2c68fd2d2d0d380d2d1d3d0)
	(_ent
		(_time 1514295835032)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 1 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 1 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 1 26(_prcs (_trgt(2)(6))(_sens(4)(5)(0)(1)(6))(_dssslsensitivity 2))))
			(line__48(_arch 1 1 48(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 2 -1)
)
I 000048 55 1095          1516135723421 automat
(_unit VHDL (automat 0 6(automat 1 17))
	(_version vd0)
	(_time 1516135723422 2018.01.16 21:48:43)
	(_source (\./../src/automat.vhd\(\./../src/Components/automat.vhd\)))
	(_parameters tan)
	(_code f4f5a7a5f5a2a4e2a0a4b0aea4f3f0f2f5f3f1f3f0)
	(_ent
		(_time 1514295835186)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 1 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 1 20(_arch(_uni))))
		(_sig (_int laciek -1 1 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(1)(3)(4))(_sens(2))(_read(3)))))
			(line__48(_arch 1 1 48(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 2 -1)
)
I 000048 55 1103          1516135723460 segcode
(_unit VHDL (segcode 0 6(segcode 1 17))
	(_version vd0)
	(_time 1516135723461 2018.01.16 21:48:43)
	(_source (\./../src/segcode.vhd\(\./../src/Components/segcode.vhd\)))
	(_parameters tan)
	(_code 232373272574703521706579762526242025262524)
	(_ent
		(_time 1515715247686)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 1 0 9(_ent(_out(_string \"0000000"\)))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_prcs
			(line__20(_arch 0 1 20(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686018 131586)
	)
	(_model . segcode 1 -1)
)
I 000050 55 1052          1516135723497 Prescaler
(_unit VHDL (prescaler 0 20(prescaler 1 30))
	(_version vd0)
	(_time 1516135723498 2018.01.16 21:48:43)
	(_source (\./../src/Prescaler.vhd\(\./../src/Components/Prescaler.vhd\)))
	(_parameters tan)
	(_code 424211414215135543415118124411444745404542)
	(_ent
		(_time 1515716661991)
	)
	(_object
		(_port (_int CLK -1 0 22(_ent(_in)(_event))))
		(_port (_int CLR -1 0 23(_ent(_in)(_event))))
		(_port (_int CEO -1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 32(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int DIVIDER 0 1 32(_arch(_uni))))
		(_cnst (_int divide_factor -2 1 33(_arch((i 10)))))
		(_prcs
			(line__37(_arch 0 1 37(_prcs (_trgt(3))(_sens(0)(1)(3))(_dssslsensitivity 2))))
			(line__52(_arch 1 1 52(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(514)
	)
	(_model . Prescaler 2 -1)
)
I 000044 55 9385          1516135728510 top
(_unit VHDL (top 0 28(top 0 47))
	(_version vd0)
	(_time 1516135728511 2018.01.16 21:48:48)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code dad58888dd8c8ecd88dc9c818bdddedc8cdddaddde)
	(_ent
		(_time 1516135377996)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 53(_ent (_in))))
				(_port (_int GATE -1 0 54(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 55(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 96(_ent (_in))))
				(_port (_int Ylatch 6 0 97(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 7 0 98(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Mux
			(_object
				(_port (_int SEL -1 0 103(_ent (_in))))
				(_port (_int X1 8 0 104(_ent (_in(_string \"0000"\)))))
				(_port (_int X2 8 0 105(_ent (_in(_string \"0000"\)))))
				(_port (_int X3 8 0 106(_ent (_in(_string \"0000"\)))))
				(_port (_int cnt 9 0 107(_ent (_in))))
				(_port (_int Y 8 0 108(_ent (_out(_string \"0000"\)))))
			)
		)
		(Prescaler
			(_object
				(_port (_int CLK -1 0 113(_ent (_in))))
				(_port (_int CLR -1 0 114(_ent (_in))))
				(_port (_int CEO -1 0 115(_ent (_out))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 79(_ent (_in))))
				(_port (_int GATEIN -1 0 80(_ent (_in((i 2))))))
				(_port (_int fx -1 0 81(_ent (_in))))
				(_port (_int GATEOUT -1 0 82(_ent (_out((i 2))))))
				(_port (_int Y 4 0 83(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 60(_ent (_in))))
				(_port (_int GATEIN -1 0 61(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 62(_ent (_in((i 2))))))
				(_port (_int fx -1 0 63(_ent (_in))))
				(_port (_int GATEOUT -1 0 64(_ent (_inout((i 2))))))
				(_port (_int Y 2 0 65(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 88(_ent (_in((i 2))))))
				(_port (_int LE -1 0 89(_ent (_in((i 2))))))
				(_port (_int Ylicznik 5 0 90(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 5 0 91(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 70(_ent (_in))))
				(_port (_int GATEIN -1 0 71(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 72(_ent (_in((i 2))))))
				(_port (_int fx -1 0 73(_ent (_in))))
				(_port (_int Y 3 0 74(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 138(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 145(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ylatch)(BUS1611))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U11 0 152(_comp Mux)
		(_port
			((SEL)(GATE))
			((X1(3))(BusOutput3(7)))
			((X1(2))(BusOutput3(6)))
			((X1(1))(BusOutput3(5)))
			((X1(0))(BusOutput3(4)))
			((X2(3))(BusOutput1(7)))
			((X2(2))(BusOutput1(6)))
			((X2(1))(BusOutput1(5)))
			((X2(0))(BusOutput1(4)))
			((X3(3))(BusOutput2(7)))
			((X3(2))(BusOutput2(6)))
			((X3(1))(BusOutput2(5)))
			((X3(0))(BusOutput2(4)))
			((cnt)(Dangling_Input_Signal_integer))
			((Y)(BUS1611))
		)
		(_use (_implicit)
			(_port
				((SEL)(SEL))
				((X1)(X1))
				((X2)(X2))
				((X3)(X3))
				((cnt)(cnt))
				((Y)(Y))
			)
		)
	)
	(_inst U12 0 171(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((CEO)(CEO))
		)
		(_use (_ent . Prescaler)
		)
	)
	(_inst U2 0 178(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 187(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 197(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 208(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 219(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 230(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_port (_int CEO -1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 0 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 1 0 35(_ent(_out))))
		(_port (_int Ylatch2 1 0 36(_ent(_out))))
		(_port (_int Ylatch3 1 0 37(_ent(_out))))
		(_port (_int GATE -1 0 38(_ent(_inout))))
		(_port (_int GATEOUT -1 0 39(_ent(_inout))))
		(_port (_int LE -1 0 40(_ent(_inout))))
		(_port (_int Y1 1 0 41(_ent(_inout))))
		(_port (_int Y2 1 0 42(_ent(_inout))))
		(_port (_int Y3 1 0 43(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 74(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 83(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 90(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 97(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 98(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 104(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~INTEGER~range~0~to~2~13 0 107(_scalar (_to i 0 i 2))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 120(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 124(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 125(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int BUS1611 10 0 125(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 126(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 11 0 126(_arch(_uni))))
		(_sig (_int BusOutput2 11 0 127(_arch(_uni))))
		(_sig (_int BusOutput3 11 0 128(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 131(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal_integer -2 0 132(_arch(_uni))))
		(_prcs
			(line__243(_arch 0 0 243(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(5(0)))(_sens(16(4))))))
			(line__244(_arch 1 0 244(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(5(1)))(_sens(16(5))))))
			(line__245(_arch 2 0 245(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(5(2)))(_sens(16(6))))))
			(line__246(_arch 3 0 246(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(5(3)))(_sens(16(7))))))
			(line__247(_arch 4 0 247(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(6(0)))(_sens(17(4))))))
			(line__248(_arch 5 0 248(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(6(1)))(_sens(17(5))))))
			(line__249(_arch 6 0 249(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(6(2)))(_sens(17(6))))))
			(line__250(_arch 7 0 250(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(6(3)))(_sens(17(7))))))
			(line__251(_arch 8 0 251(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(7(0)))(_sens(18(4))))))
			(line__252(_arch 9 0 252(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(7(1)))(_sens(18(5))))))
			(line__253(_arch 10 0 253(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(7(2)))(_sens(18(6))))))
			(line__254(_arch 11 0 254(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(7(3)))(_sens(18(7))))))
			(line__259(_arch 12 0 259(_assignment (_trgt(19)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 13 -1)
)
I 000056 55 3173          1516135728592 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1516135728593 2018.01.16 21:48:48)
	(_source (\./../src/miernik_tb.vhd\(\./../src/tb/miernik_tb.vhd\)))
	(_parameters tan)
	(_code 28277c2c297f793f237d6d72702e7a2d7e2f2c2e2a)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 1 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 1 15(_ent (_inout((i 2))))))
				(_port (_int CEO -1 1 17(_ent (_out))))
				(_port (_int Y1 0 1 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 1 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 1 20(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 1 21(_ent (_out))))
				(_port (_int Ylatch2 0 1 22(_ent (_out))))
				(_port (_int Ylatch3 0 1 23(_ent (_out))))
				(_port (_int Ycode 1 1 24(_ent (_out(_string \"0000000"\)))))
				(_port (_int fx -1 1 27(_ent (_in((i 2))))))
				(_port (_int LE -1 1 28(_ent (_inout((i 2))))))
				(_port (_int CLK -1 1 29(_ent (_in))))
				(_port (_int CLR -1 1 30(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 64(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((CEO)(CEO))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((Ycode)(Ycode))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((CEO)(CEO))
				((Ycode)(Ycode))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 18(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 24(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int fx -1 1 38(_arch(_uni))))
		(_sig (_int CLR -1 1 39(_arch(_uni))))
		(_sig (_int GATE -1 1 40(_arch(_uni))))
		(_sig (_int CLK -1 1 41(_arch(_uni))))
		(_sig (_int CEO -1 1 42(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 44(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 2 1 44(_arch(_uni))))
		(_sig (_int Y2 2 1 45(_arch(_uni))))
		(_sig (_int Y3 2 1 46(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~134 1 47(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 3 1 47(_arch(_uni))))
		(_sig (_int Ylatch1 2 1 50(_arch(_uni))))
		(_sig (_int Ylatch2 2 1 51(_arch(_uni))))
		(_sig (_int Ylatch3 2 1 52(_arch(_uni))))
		(_sig (_int LE -1 1 53(_arch(_uni))))
		(_sig (_int GATEOUT -1 1 54(_arch(_uni))))
		(_sig (_int END_SIM -2 1 57(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 88(_prcs (_wait_for)(_trgt(1)(14)))))
			(fx_CLK(_arch 1 1 116(_prcs (_wait_for)(_trgt(0))(_read(14)))))
			(CLOCK_CLK(_arch 2 1 134(_prcs (_wait_for)(_trgt(3))(_read(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 701 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 159 (miernik_tb))
	(_version vd0)
	(_time 1516135728596 2018.01.16 21:48:48)
	(_source (\./../src/tb/miernik_tb.vhd\))
	(_parameters tan)
	(_code 28262c2c257e7f3f2c293a727c2e7d2e2b2e202d7e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((CEO)(CEO))
					((Ycode)(Ycode))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 1077          1516135728633 Mux
(_unit VHDL (mux 0 6(mux 0 20))
	(_version vd0)
	(_time 1516135728634 2018.01.16 21:48:48)
	(_source (\./../src/Components/Mux.vhd\))
	(_parameters tan)
	(_code 5758035555010b410158420c0e51035052505f5103)
	(_ent
		(_time 1516135630604)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 9(_ent(_out(_string \"0000"\)))))
		(_port (_int X1 0 0 10(_ent(_in(_string \"0000"\)))))
		(_port (_int X2 0 0 11(_ent(_in(_string \"0000"\)))))
		(_port (_int X3 0 0 12(_ent(_in(_string \"0000"\)))))
		(_port (_int SEL -1 0 13(_ent(_in))))
		(_type (_int ~INTEGER~range~0~to~3~13 0 22(_scalar (_to i 0 i 3))))
		(_sig (_int mux 1 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(5)(0))(_sens(4))(_read(5)(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . Mux 1 -1)
)
I 000053 55 1409          1516135728669 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 1 19))
	(_version vd0)
	(_time 1516135728670 2018.01.16 21:48:48)
	(_source (\./../src/Dec_Counters.vhd\(\./../src/Components/Dec_Counters.vhd\)))
	(_parameters tan)
	(_code 76797277752121632223652c717173702371727073)
	(_ent
		(_time 1514295834984)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 1 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_trgt(5)(6))(_sens(3)(4)(0)(5))(_dssslsensitivity 2))))
			(line__45(_arch 1 1 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 1 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000046 55 1076          1516135728706 latch
(_unit VHDL (latch 0 6(latch 1 18))
	(_version vd0)
	(_time 1516135728707 2018.01.16 21:48:48)
	(_source (\./../src/latch.vhd\(\./../src/Components/latch.vhd\)))
	(_parameters tan)
	(_code 959ac69a91c3c58394928dcf97939492919396939d)
	(_ent
		(_time 1515715949634)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int le_signal 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 1 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 1 26(_prcs (_simple)(_trgt(2))(_sens(0)(3))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 1 -1)
)
I 000053 55 1309          1516135728740 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 1 19))
	(_version vd0)
	(_time 1516135728741 2018.01.16 21:48:48)
	(_source (\./../src/Dec_conter3.vhd\(\./../src/Components/Dec_conter3.vhd\)))
	(_parameters tan)
	(_code c4cbc091c59393d190cad79ec3c3c1c291c3c0c2c1)
	(_ent
		(_time 1514295835280)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in))))
		(_port (_int CLR -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 1 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(0)(5)))))
			(line__41(_arch 1 1 41(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000053 55 1447          1516135728780 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 1 20))
	(_version vd0)
	(_time 1516135728781 2018.01.16 21:48:48)
	(_source (\./../src/Dec_Counter2.vhd\(\./../src/Components/Dec_Counter2.vhd\)))
	(_parameters tan)
	(_code e3ece7b0e5b4b4f6b6e4f0b9e4e4e6e5b6e4e7e5e6)
	(_ent
		(_time 1514295835032)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 1 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 1 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 1 26(_prcs (_trgt(2)(6))(_sens(4)(5)(0)(1)(6))(_dssslsensitivity 2))))
			(line__48(_arch 1 1 48(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 2 -1)
)
I 000048 55 1095          1516135728816 automat
(_unit VHDL (automat 0 6(automat 1 17))
	(_version vd0)
	(_time 1516135728817 2018.01.16 21:48:48)
	(_source (\./../src/automat.vhd\(\./../src/Components/automat.vhd\)))
	(_parameters tan)
	(_code 020d02050554521456524658520506040305070506)
	(_ent
		(_time 1514295835186)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 1 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 1 20(_arch(_uni))))
		(_sig (_int laciek -1 1 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(1)(3)(4))(_sens(2))(_read(3)))))
			(line__48(_arch 1 1 48(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 2 -1)
)
I 000048 55 1103          1516135728853 segcode
(_unit VHDL (segcode 0 6(segcode 1 17))
	(_version vd0)
	(_time 1516135728854 2018.01.16 21:48:48)
	(_source (\./../src/segcode.vhd\(\./../src/Components/segcode.vhd\)))
	(_parameters tan)
	(_code 313f3334356662273362776b643734363237343736)
	(_ent
		(_time 1515715247686)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 1 0 9(_ent(_out(_string \"0000000"\)))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_prcs
			(line__20(_arch 0 1 20(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686018 131586)
	)
	(_model . segcode 1 -1)
)
I 000050 55 1052          1516135728888 Prescaler
(_unit VHDL (prescaler 0 20(prescaler 1 30))
	(_version vd0)
	(_time 1516135728889 2018.01.16 21:48:48)
	(_source (\./../src/Prescaler.vhd\(\./../src/Components/Prescaler.vhd\)))
	(_parameters tan)
	(_code 515f5053520600465052420b015702575456535651)
	(_ent
		(_time 1515716661991)
	)
	(_object
		(_port (_int CLK -1 0 22(_ent(_in)(_event))))
		(_port (_int CLR -1 0 23(_ent(_in)(_event))))
		(_port (_int CEO -1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 32(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int DIVIDER 0 1 32(_arch(_uni))))
		(_cnst (_int divide_factor -2 1 33(_arch((i 10)))))
		(_prcs
			(line__37(_arch 0 1 37(_prcs (_trgt(3))(_sens(0)(1)(3))(_dssslsensitivity 2))))
			(line__52(_arch 1 1 52(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(514)
	)
	(_model . Prescaler 2 -1)
)
I 000044 55 9300          1516135899191 top
(_unit VHDL (top 0 28(top 0 47))
	(_version vd0)
	(_time 1516135899192 2018.01.16 21:51:39)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 898cdc87d6dfdd9edb8ecfd2d88e8d8fdf8e898e8d)
	(_ent
		(_time 1516135377996)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 53(_ent (_in))))
				(_port (_int GATE -1 0 54(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 55(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 96(_ent (_in))))
				(_port (_int Ylatch 6 0 97(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 7 0 98(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Mux
			(_object
				(_port (_int SEL -1 0 103(_ent (_in))))
				(_port (_int X1 8 0 104(_ent (_in(_string \"0000"\)))))
				(_port (_int X2 8 0 105(_ent (_in(_string \"0000"\)))))
				(_port (_int X3 8 0 106(_ent (_in(_string \"0000"\)))))
				(_port (_int cnt 9 0 107(_ent (_in))))
				(_port (_int Y 8 0 108(_ent (_out(_string \"0000"\)))))
			)
		)
		(Prescaler
			(_object
				(_port (_int CLK -1 0 113(_ent (_in))))
				(_port (_int CLR -1 0 114(_ent (_in))))
				(_port (_int CEO -1 0 115(_ent (_out))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 79(_ent (_in))))
				(_port (_int GATEIN -1 0 80(_ent (_in((i 2))))))
				(_port (_int fx -1 0 81(_ent (_in))))
				(_port (_int GATEOUT -1 0 82(_ent (_out((i 2))))))
				(_port (_int Y 4 0 83(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 60(_ent (_in))))
				(_port (_int GATEIN -1 0 61(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 62(_ent (_in((i 2))))))
				(_port (_int fx -1 0 63(_ent (_in))))
				(_port (_int GATEOUT -1 0 64(_ent (_inout((i 2))))))
				(_port (_int Y 2 0 65(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 88(_ent (_in((i 2))))))
				(_port (_int LE -1 0 89(_ent (_in((i 2))))))
				(_port (_int Ylicznik 5 0 90(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 5 0 91(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 70(_ent (_in))))
				(_port (_int GATEIN -1 0 71(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 72(_ent (_in((i 2))))))
				(_port (_int fx -1 0 73(_ent (_in))))
				(_port (_int Y 3 0 74(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 137(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 144(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U11 0 150(_comp Mux)
		(_port
			((SEL)(GATE))
			((X1(3))(BusOutput3(7)))
			((X1(2))(BusOutput3(6)))
			((X1(1))(BusOutput3(5)))
			((X1(0))(BusOutput3(4)))
			((X2(3))(BusOutput1(7)))
			((X2(2))(BusOutput1(6)))
			((X2(1))(BusOutput1(5)))
			((X2(0))(BusOutput1(4)))
			((X3(3))(BusOutput2(7)))
			((X3(2))(BusOutput2(6)))
			((X3(1))(BusOutput2(5)))
			((X3(0))(BusOutput2(4)))
			((cnt)(Dangling_Input_Signal_integer))
			((Y(3))(Ycode(6)))
			((Y(2))(Ycode(5)))
			((Y(1))(Ycode(4)))
			((Y(0))(Ycode(3)))
		)
		(_use (_implicit)
			(_port
				((SEL)(SEL))
				((X1)(X1))
				((X2)(X2))
				((X3)(X3))
				((cnt)(cnt))
				((Y)(Y))
			)
		)
	)
	(_inst U12 0 172(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((CEO)(CEO))
		)
		(_use (_ent . Prescaler)
		)
	)
	(_inst U2 0 179(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 188(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 198(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 209(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 220(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 231(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_port (_int CEO -1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 34(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 0 0 34(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 35(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch1 1 0 35(_ent(_out))))
		(_port (_int Ylatch2 1 0 36(_ent(_out))))
		(_port (_int Ylatch3 1 0 37(_ent(_out))))
		(_port (_int GATE -1 0 38(_ent(_inout))))
		(_port (_int GATEOUT -1 0 39(_ent(_inout))))
		(_port (_int LE -1 0 40(_ent(_inout))))
		(_port (_int Y1 1 0 41(_ent(_inout))))
		(_port (_int Y2 1 0 42(_ent(_inout))))
		(_port (_int Y3 1 0 43(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 74(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 83(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 90(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 97(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 98(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 104(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~INTEGER~range~0~to~2~13 0 107(_scalar (_to i 0 i 2))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 120(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 124(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 125(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 10 0 125(_arch(_uni))))
		(_sig (_int BusOutput2 10 0 126(_arch(_uni))))
		(_sig (_int BusOutput3 10 0 127(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 130(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal_integer -2 0 131(_arch(_uni))))
		(_prcs
			(line__244(_arch 0 0 244(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__245(_arch 1 0 245(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__246(_arch 2 0 246(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__247(_arch 3 0 247(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(5(3)))(_sens(15(7))))))
			(line__248(_arch 4 0 248(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(6(0)))(_sens(16(4))))))
			(line__249(_arch 5 0 249(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(6(1)))(_sens(16(5))))))
			(line__250(_arch 6 0 250(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(6(2)))(_sens(16(6))))))
			(line__251(_arch 7 0 251(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(6(3)))(_sens(16(7))))))
			(line__252(_arch 8 0 252(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(7(0)))(_sens(17(4))))))
			(line__253(_arch 9 0 253(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(7(1)))(_sens(17(5))))))
			(line__254(_arch 10 0 254(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(7(2)))(_sens(17(6))))))
			(line__255(_arch 11 0 255(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(7(3)))(_sens(17(7))))))
			(line__260(_arch 12 0 260(_assignment (_trgt(18)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 13 -1)
)
I 000044 55 1077          1516135978435 Mux
(_unit VHDL (mux 0 6(mux 0 20))
	(_version vd0)
	(_time 1516135978436 2018.01.16 21:52:58)
	(_source (\./../src/Components/Mux.vhd\))
	(_parameters tan)
	(_code 1b1b4f1d4c4d470d4d140e40421d4f1c1e1c131d4f)
	(_ent
		(_time 1516135630604)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 9(_ent(_out(_string \"0000"\)))))
		(_port (_int X1 0 0 10(_ent(_in(_string \"0000"\)))))
		(_port (_int X2 0 0 11(_ent(_in(_string \"0000"\)))))
		(_port (_int X3 0 0 12(_ent(_in(_string \"0000"\)))))
		(_port (_int SEL -1 0 13(_ent(_in))))
		(_type (_int ~INTEGER~range~0~to~3~13 0 22(_scalar (_to i 0 i 3))))
		(_sig (_int mux 1 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(5)(0))(_sens(4))(_read(5)(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . Mux 1 -1)
)
I 000053 55 1409          1516135978512 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 1 19))
	(_version vd0)
	(_time 1516135978513 2018.01.16 21:52:58)
	(_source (\./../src/Dec_Counters.vhd\(\./../src/Components/Dec_Counters.vhd\)))
	(_parameters tan)
	(_code 6a6a6e6a3e3d3d7f3e3f79306d6d6f6c3f6d6e6c6f)
	(_ent
		(_time 1514295834984)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 1 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_trgt(5)(6))(_sens(3)(4)(0)(5))(_dssslsensitivity 2))))
			(line__45(_arch 1 1 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 1 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000046 55 1076          1516135978564 latch
(_unit VHDL (latch 0 6(latch 1 18))
	(_version vd0)
	(_time 1516135978565 2018.01.16 21:52:58)
	(_source (\./../src/latch.vhd\(\./../src/Components/latch.vhd\)))
	(_parameters tan)
	(_code 9898cb9791cec88e999f80c29a9e999f9c9e9b9e90)
	(_ent
		(_time 1515715949634)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int le_signal 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 1 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 1 26(_prcs (_simple)(_trgt(2))(_sens(0)(3))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 1 -1)
)
I 000053 55 1309          1516135978614 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 1 19))
	(_version vd0)
	(_time 1516135978615 2018.01.16 21:52:58)
	(_source (\./../src/Dec_conter3.vhd\(\./../src/Components/Dec_conter3.vhd\)))
	(_parameters tan)
	(_code d7d7d385d58080c283d9c48dd0d0d2d182d0d3d1d2)
	(_ent
		(_time 1514295835280)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in))))
		(_port (_int CLR -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 1 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(0)(5)))))
			(line__41(_arch 1 1 41(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000053 55 1447          1516135978666 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 1 20))
	(_version vd0)
	(_time 1516135978667 2018.01.16 21:52:58)
	(_source (\./../src/Dec_Counter2.vhd\(\./../src/Components/Dec_Counter2.vhd\)))
	(_parameters tan)
	(_code 06060300055151135301155c010103005301020003)
	(_ent
		(_time 1514295835032)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 1 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 1 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 1 26(_prcs (_trgt(2)(6))(_sens(4)(5)(0)(1)(6))(_dssslsensitivity 2))))
			(line__48(_arch 1 1 48(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 2 -1)
)
I 000048 55 1095          1516135978721 automat
(_unit VHDL (automat 0 6(automat 1 17))
	(_version vd0)
	(_time 1516135978722 2018.01.16 21:52:58)
	(_source (\./../src/automat.vhd\(\./../src/Components/automat.vhd\)))
	(_parameters tan)
	(_code 35353531356365236165716f653231333432303231)
	(_ent
		(_time 1514295835186)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 1 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 1 20(_arch(_uni))))
		(_sig (_int laciek -1 1 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(1)(3)(4))(_sens(2))(_read(3)))))
			(line__48(_arch 1 1 48(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 2 -1)
)
I 000048 55 1103          1516135978774 segcode
(_unit VHDL (segcode 0 6(segcode 1 17))
	(_version vd0)
	(_time 1516135978775 2018.01.16 21:52:58)
	(_source (\./../src/segcode.vhd\(\./../src/Components/segcode.vhd\)))
	(_parameters tan)
	(_code 737271727524206571203529267576747075767574)
	(_ent
		(_time 1515715247686)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 1 0 9(_ent(_out(_string \"0000000"\)))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_prcs
			(line__20(_arch 0 1 20(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686018 131586)
	)
	(_model . segcode 1 -1)
)
I 000050 55 1052          1516135978821 Prescaler
(_unit VHDL (prescaler 0 20(prescaler 1 30))
	(_version vd0)
	(_time 1516135978822 2018.01.16 21:52:58)
	(_source (\./../src/Prescaler.vhd\(\./../src/Components/Prescaler.vhd\)))
	(_parameters tan)
	(_code a2a3a3f4a2f5f3b5a3a1b1f8f2a4f1a4a7a5a0a5a2)
	(_ent
		(_time 1515716661991)
	)
	(_object
		(_port (_int CLK -1 0 22(_ent(_in)(_event))))
		(_port (_int CLR -1 0 23(_ent(_in)(_event))))
		(_port (_int CEO -1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 32(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int DIVIDER 0 1 32(_arch(_uni))))
		(_cnst (_int divide_factor -2 1 33(_arch((i 10)))))
		(_prcs
			(line__37(_arch 0 1 37(_prcs (_trgt(3))(_sens(0)(1)(3))(_dssslsensitivity 2))))
			(line__52(_arch 1 1 52(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(514)
	)
	(_model . Prescaler 2 -1)
)
I 000056 55 3001          1516136028694 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1516136028695 2018.01.16 21:53:48)
	(_source (\./../src/miernik_tb.vhd\(\./../src/tb/miernik_tb.vhd\)))
	(_parameters tan)
	(_code 75712574792224627e20302f2d7327702372717377)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 1 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 1 15(_ent (_inout((i 2))))))
				(_port (_int CEO -1 1 17(_ent (_out))))
				(_port (_int Y1 0 1 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 1 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 1 20(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 1 21(_ent (_out))))
				(_port (_int Ylatch2 0 1 22(_ent (_out))))
				(_port (_int Ylatch3 0 1 23(_ent (_out))))
				(_port (_int Ycode 0 1 24(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 1 27(_ent (_in((i 2))))))
				(_port (_int LE -1 1 28(_ent (_inout((i 2))))))
				(_port (_int CLK -1 1 29(_ent (_in))))
				(_port (_int CLR -1 1 30(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 64(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((CEO)(CEO))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((Ycode)(Ycode))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((CEO)(CEO))
				((Ycode)(Ycode))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 18(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 1 38(_arch(_uni))))
		(_sig (_int CLR -1 1 39(_arch(_uni))))
		(_sig (_int GATE -1 1 40(_arch(_uni))))
		(_sig (_int CLK -1 1 41(_arch(_uni))))
		(_sig (_int CEO -1 1 42(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 44(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 1 44(_arch(_uni))))
		(_sig (_int Y2 1 1 45(_arch(_uni))))
		(_sig (_int Y3 1 1 46(_arch(_uni))))
		(_sig (_int Ycode 1 1 47(_arch(_uni))))
		(_sig (_int Ylatch1 1 1 50(_arch(_uni))))
		(_sig (_int Ylatch2 1 1 51(_arch(_uni))))
		(_sig (_int Ylatch3 1 1 52(_arch(_uni))))
		(_sig (_int LE -1 1 53(_arch(_uni))))
		(_sig (_int GATEOUT -1 1 54(_arch(_uni))))
		(_sig (_int END_SIM -2 1 57(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 88(_prcs (_wait_for)(_trgt(1)(14)))))
			(fx_CLK(_arch 1 1 116(_prcs (_wait_for)(_trgt(0))(_read(14)))))
			(CLOCK_CLK(_arch 2 1 134(_prcs (_wait_for)(_trgt(3))(_read(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 701 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 159 (miernik_tb))
	(_version vd0)
	(_time 1516136028703 2018.01.16 21:53:48)
	(_source (\./../src/tb/miernik_tb.vhd\))
	(_parameters tan)
	(_code 75707574752322627174672f2173207376737d7023)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((CEO)(CEO))
					((Ycode)(Ycode))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 3001          1516136033247 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1516136033248 2018.01.16 21:53:53)
	(_source (\./../src/miernik_tb.vhd\(\./../src/tb/miernik_tb.vhd\)))
	(_parameters tan)
	(_code 383d6a3d396f692f336d7d62603e6a3d6e3f3c3e3a)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 1 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 1 15(_ent (_inout((i 2))))))
				(_port (_int CEO -1 1 17(_ent (_out))))
				(_port (_int Y1 0 1 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 1 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 1 20(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 1 21(_ent (_out))))
				(_port (_int Ylatch2 0 1 22(_ent (_out))))
				(_port (_int Ylatch3 0 1 23(_ent (_out))))
				(_port (_int Ycode 0 1 24(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 1 27(_ent (_in((i 2))))))
				(_port (_int LE -1 1 28(_ent (_inout((i 2))))))
				(_port (_int CLK -1 1 29(_ent (_in))))
				(_port (_int CLR -1 1 30(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 64(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((CEO)(CEO))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((Ycode)(Ycode))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((CEO)(CEO))
				((Ycode)(Ycode))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 18(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 1 38(_arch(_uni))))
		(_sig (_int CLR -1 1 39(_arch(_uni))))
		(_sig (_int GATE -1 1 40(_arch(_uni))))
		(_sig (_int CLK -1 1 41(_arch(_uni))))
		(_sig (_int CEO -1 1 42(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 44(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 1 44(_arch(_uni))))
		(_sig (_int Y2 1 1 45(_arch(_uni))))
		(_sig (_int Y3 1 1 46(_arch(_uni))))
		(_sig (_int Ycode 1 1 47(_arch(_uni))))
		(_sig (_int Ylatch1 1 1 50(_arch(_uni))))
		(_sig (_int Ylatch2 1 1 51(_arch(_uni))))
		(_sig (_int Ylatch3 1 1 52(_arch(_uni))))
		(_sig (_int LE -1 1 53(_arch(_uni))))
		(_sig (_int GATEOUT -1 1 54(_arch(_uni))))
		(_sig (_int END_SIM -2 1 57(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 88(_prcs (_wait_for)(_trgt(1)(14)))))
			(fx_CLK(_arch 1 1 116(_prcs (_wait_for)(_trgt(0))(_read(14)))))
			(CLOCK_CLK(_arch 2 1 134(_prcs (_wait_for)(_trgt(3))(_read(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 701 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 159 (miernik_tb))
	(_version vd0)
	(_time 1516136033255 2018.01.16 21:53:53)
	(_source (\./../src/tb/miernik_tb.vhd\))
	(_parameters tan)
	(_code 484c4a4a451e1f5f4c495a121c4e1d4e4b4e404d1e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((CEO)(CEO))
					((Ycode)(Ycode))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 1077          1516136033330 Mux
(_unit VHDL (mux 0 6(mux 0 20))
	(_version vd0)
	(_time 1516136033331 2018.01.16 21:53:53)
	(_source (\./../src/Components/Mux.vhd\))
	(_parameters tan)
	(_code 8683d48985d0da90d08993dddf80d28183818e80d2)
	(_ent
		(_time 1516135630604)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 9(_ent(_out(_string \"0000"\)))))
		(_port (_int X1 0 0 10(_ent(_in(_string \"0000"\)))))
		(_port (_int X2 0 0 11(_ent(_in(_string \"0000"\)))))
		(_port (_int X3 0 0 12(_ent(_in(_string \"0000"\)))))
		(_port (_int SEL -1 0 13(_ent(_in))))
		(_type (_int ~INTEGER~range~0~to~3~13 0 22(_scalar (_to i 0 i 3))))
		(_sig (_int mux 1 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(0)(5))(_sens(4))(_read(1)(2)(3)(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . Mux 1 -1)
)
I 000053 55 1409          1516136033376 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 1 19))
	(_version vd0)
	(_time 1516136033377 2018.01.16 21:53:53)
	(_source (\./../src/Dec_Counters.vhd\(\./../src/Components/Dec_Counters.vhd\)))
	(_parameters tan)
	(_code b5b0b7e1b5e2e2a0e1e0a6efb2b2b0b3e0b2b1b3b0)
	(_ent
		(_time 1514295834984)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 1 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_trgt(5)(6))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__45(_arch 1 1 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 1 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000046 55 1076          1516136033433 latch
(_unit VHDL (latch 0 6(latch 1 18))
	(_version vd0)
	(_time 1516136033434 2018.01.16 21:53:53)
	(_source (\./../src/latch.vhd\(\./../src/Components/latch.vhd\)))
	(_parameters tan)
	(_code f3f6a6a3f1a5a3e5f2f4eba9f1f5f2f4f7f5f0f5fb)
	(_ent
		(_time 1515715949634)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int le_signal 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 1 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 1 26(_prcs (_simple)(_trgt(2))(_sens(0)(3))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 1 -1)
)
I 000053 55 1309          1516136033479 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 1 19))
	(_version vd0)
	(_time 1516136033480 2018.01.16 21:53:53)
	(_source (\./../src/Dec_conter3.vhd\(\./../src/Components/Dec_conter3.vhd\)))
	(_parameters tan)
	(_code 2227212625757537762c3178252527247725262427)
	(_ent
		(_time 1514295835280)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in))))
		(_port (_int CLR -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 1 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(5)(0)))))
			(line__41(_arch 1 1 41(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000053 55 1447          1516136033525 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 1 20))
	(_version vd0)
	(_time 1516136033526 2018.01.16 21:53:53)
	(_source (\./../src/Dec_Counter2.vhd\(\./../src/Components/Dec_Counter2.vhd\)))
	(_parameters tan)
	(_code 51545252550606440456420b565654570456555754)
	(_ent
		(_time 1514295835032)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 1 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 1 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 1 26(_prcs (_trgt(6)(2))(_sens(4)(5)(6)(0)(1))(_dssslsensitivity 2))))
			(line__48(_arch 1 1 48(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 2 -1)
)
I 000048 55 1095          1516136033580 automat
(_unit VHDL (automat 0 6(automat 1 17))
	(_version vd0)
	(_time 1516136033581 2018.01.16 21:53:53)
	(_source (\./../src/automat.vhd\(\./../src/Components/automat.vhd\)))
	(_parameters tan)
	(_code 8085868f85d6d096d4d0c4dad08784868187858784)
	(_ent
		(_time 1514295835186)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 1 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 1 20(_arch(_uni))))
		(_sig (_int laciek -1 1 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(3)(4)(1))(_sens(2))(_read(3)))))
			(line__48(_arch 1 1 48(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 2 -1)
)
I 000048 55 1103          1516136033628 segcode
(_unit VHDL (segcode 0 6(segcode 1 17))
	(_version vd0)
	(_time 1516136033629 2018.01.16 21:53:53)
	(_source (\./../src/segcode.vhd\(\./../src/Components/segcode.vhd\)))
	(_parameters tan)
	(_code afababf8fcf8fcb9adfce9f5faa9aaa8aca9aaa9a8)
	(_ent
		(_time 1515715247686)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 1 0 9(_ent(_out(_string \"0000000"\)))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_prcs
			(line__20(_arch 0 1 20(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686018 131586)
	)
	(_model . segcode 1 -1)
)
I 000050 55 1052          1516136033674 Prescaler
(_unit VHDL (prescaler 0 20(prescaler 1 30))
	(_version vd0)
	(_time 1516136033675 2018.01.16 21:53:53)
	(_source (\./../src/Prescaler.vhd\(\./../src/Components/Prescaler.vhd\)))
	(_parameters tan)
	(_code dedad98d89898fc9dfddcd848ed88dd8dbd9dcd9de)
	(_ent
		(_time 1515716661991)
	)
	(_object
		(_port (_int CLK -1 0 22(_ent(_in)(_event))))
		(_port (_int CLR -1 0 23(_ent(_in)(_event))))
		(_port (_int CEO -1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 32(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int DIVIDER 0 1 32(_arch(_uni))))
		(_cnst (_int divide_factor -2 1 33(_arch((i 10)))))
		(_prcs
			(line__37(_arch 0 1 37(_prcs (_trgt(3))(_sens(0)(1)(3))(_dssslsensitivity 2))))
			(line__52(_arch 1 1 52(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(514)
	)
	(_model . Prescaler 2 -1)
)
I 000044 55 9737          1516136108297 top
(_unit VHDL (top 0 28(top 0 47))
	(_version vd0)
	(_time 1516136108298 2018.01.16 21:55:08)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 5f5d095c5f090b480d5f19040e585b5909585f585b)
	(_ent
		(_time 1516136108294)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 53(_ent (_in))))
				(_port (_int GATE -1 0 54(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 55(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 96(_ent (_in))))
				(_port (_int Ylatch 5 0 97(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 6 0 98(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Mux
			(_object
				(_port (_int SEL -1 0 103(_ent (_in))))
				(_port (_int X1 7 0 104(_ent (_in(_string \"0000"\)))))
				(_port (_int X2 7 0 105(_ent (_in(_string \"0000"\)))))
				(_port (_int X3 7 0 106(_ent (_in(_string \"0000"\)))))
				(_port (_int cnt 8 0 107(_ent (_in))))
				(_port (_int Y 7 0 108(_ent (_out(_string \"0000"\)))))
			)
		)
		(Prescaler
			(_object
				(_port (_int CLK -1 0 113(_ent (_in))))
				(_port (_int CLR -1 0 114(_ent (_in))))
				(_port (_int CEO -1 0 115(_ent (_out))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 79(_ent (_in))))
				(_port (_int GATEIN -1 0 80(_ent (_in((i 2))))))
				(_port (_int fx -1 0 81(_ent (_in))))
				(_port (_int GATEOUT -1 0 82(_ent (_out((i 2))))))
				(_port (_int Y 3 0 83(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 60(_ent (_in))))
				(_port (_int GATEIN -1 0 61(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 62(_ent (_in((i 2))))))
				(_port (_int fx -1 0 63(_ent (_in))))
				(_port (_int GATEOUT -1 0 64(_ent (_inout((i 2))))))
				(_port (_int Y 1 0 65(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 88(_ent (_in((i 2))))))
				(_port (_int LE -1 0 89(_ent (_in((i 2))))))
				(_port (_int Ylicznik 4 0 90(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 4 0 91(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 70(_ent (_in))))
				(_port (_int GATEIN -1 0 71(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 72(_ent (_in((i 2))))))
				(_port (_int fx -1 0 73(_ent (_in))))
				(_port (_int Y 2 0 74(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 138(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 145(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U11 0 151(_comp Mux)
		(_port
			((SEL)(GATE))
			((X1(3))(BusOutput3(7)))
			((X1(2))(BusOutput3(6)))
			((X1(1))(BusOutput3(5)))
			((X1(0))(BusOutput3(4)))
			((X2(3))(BusOutput1(7)))
			((X2(2))(BusOutput1(6)))
			((X2(1))(BusOutput1(5)))
			((X2(0))(BusOutput1(4)))
			((X3(3))(BusOutput2(7)))
			((X3(2))(BusOutput2(6)))
			((X3(1))(BusOutput2(5)))
			((X3(0))(BusOutput2(4)))
			((cnt)(Dangling_Input_Signal_integer))
			((Y(3))(Ycode(6)))
			((Y(2))(Ycode(5)))
			((Y(1))(Ycode(4)))
			((Y(0))(Ycode(3)))
		)
		(_use (_implicit)
			(_port
				((SEL)(SEL))
				((X1)(X1))
				((X2)(X2))
				((X3)(X3))
				((cnt)(cnt))
				((Y)(Y))
			)
		)
	)
	(_inst U12 0 173(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((CEO)(CEO))
		)
		(_use (_ent . Prescaler)
		)
	)
	(_inst U2 0 180(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 189(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 199(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 210(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 221(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 232(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_port (_int CEO -1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 34(_ent(_out))))
		(_port (_int Ylatch1 0 0 35(_ent(_out))))
		(_port (_int Ylatch2 0 0 36(_ent(_out))))
		(_port (_int Ylatch3 0 0 37(_ent(_out))))
		(_port (_int GATE -1 0 38(_ent(_inout))))
		(_port (_int GATEOUT -1 0 39(_ent(_inout))))
		(_port (_int LE -1 0 40(_ent(_inout))))
		(_port (_int Y1 0 0 41(_ent(_inout))))
		(_port (_int Y2 0 0 42(_ent(_inout))))
		(_port (_int Y3 0 0 43(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 74(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 83(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 90(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 97(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 98(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 104(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~INTEGER~range~0~to~2~13 0 107(_scalar (_to i 0 i 2))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 120(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 124(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 125(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 9 0 125(_arch(_uni))))
		(_sig (_int BusOutput2 9 0 126(_arch(_uni))))
		(_sig (_int BusOutput3 9 0 127(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 128(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 10 0 128(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 131(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal_integer -2 0 132(_arch(_uni))))
		(_prcs
			(line__245(_arch 0 0 245(_assignment (_alias((Y(0))(Ycode(3))))(_trgt(4(0)))(_sens(18(3))))))
			(line__246(_arch 1 0 246(_assignment (_alias((Y(1))(Ycode(4))))(_trgt(4(1)))(_sens(18(4))))))
			(line__247(_arch 2 0 247(_assignment (_alias((Y(2))(Ycode(5))))(_trgt(4(2)))(_sens(18(5))))))
			(line__248(_arch 3 0 248(_assignment (_alias((Y(3))(Ycode(6))))(_trgt(4(3)))(_sens(18(6))))))
			(line__249(_arch 4 0 249(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__250(_arch 5 0 250(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__251(_arch 6 0 251(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__252(_arch 7 0 252(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(5(3)))(_sens(15(7))))))
			(line__253(_arch 8 0 253(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(6(0)))(_sens(16(4))))))
			(line__254(_arch 9 0 254(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(6(1)))(_sens(16(5))))))
			(line__255(_arch 10 0 255(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(6(2)))(_sens(16(6))))))
			(line__256(_arch 11 0 256(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(6(3)))(_sens(16(7))))))
			(line__257(_arch 12 0 257(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(7(0)))(_sens(17(4))))))
			(line__258(_arch 13 0 258(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(7(1)))(_sens(17(5))))))
			(line__259(_arch 14 0 259(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(7(2)))(_sens(17(6))))))
			(line__260(_arch 15 0 260(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(7(3)))(_sens(17(7))))))
			(line__265(_arch 16 0 265(_assignment (_trgt(19)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 17 -1)
)
I 000044 55 9737          1516136110701 top
(_unit VHDL (top 0 28(top 0 47))
	(_version vd0)
	(_time 1516136110702 2018.01.16 21:55:10)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code c5c4c590969391d297c5839e94c2c1c393c2c5c2c1)
	(_ent
		(_time 1516136108293)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 53(_ent (_in))))
				(_port (_int GATE -1 0 54(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 55(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 96(_ent (_in))))
				(_port (_int Ylatch 5 0 97(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 6 0 98(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Mux
			(_object
				(_port (_int SEL -1 0 103(_ent (_in))))
				(_port (_int X1 7 0 104(_ent (_in(_string \"0000"\)))))
				(_port (_int X2 7 0 105(_ent (_in(_string \"0000"\)))))
				(_port (_int X3 7 0 106(_ent (_in(_string \"0000"\)))))
				(_port (_int cnt 8 0 107(_ent (_in))))
				(_port (_int Y 7 0 108(_ent (_out(_string \"0000"\)))))
			)
		)
		(Prescaler
			(_object
				(_port (_int CLK -1 0 113(_ent (_in))))
				(_port (_int CLR -1 0 114(_ent (_in))))
				(_port (_int CEO -1 0 115(_ent (_out))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 79(_ent (_in))))
				(_port (_int GATEIN -1 0 80(_ent (_in((i 2))))))
				(_port (_int fx -1 0 81(_ent (_in))))
				(_port (_int GATEOUT -1 0 82(_ent (_out((i 2))))))
				(_port (_int Y 3 0 83(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 60(_ent (_in))))
				(_port (_int GATEIN -1 0 61(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 62(_ent (_in((i 2))))))
				(_port (_int fx -1 0 63(_ent (_in))))
				(_port (_int GATEOUT -1 0 64(_ent (_inout((i 2))))))
				(_port (_int Y 1 0 65(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 88(_ent (_in((i 2))))))
				(_port (_int LE -1 0 89(_ent (_in((i 2))))))
				(_port (_int Ylicznik 4 0 90(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 4 0 91(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 70(_ent (_in))))
				(_port (_int GATEIN -1 0 71(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 72(_ent (_in((i 2))))))
				(_port (_int fx -1 0 73(_ent (_in))))
				(_port (_int Y 2 0 74(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 138(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 145(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U11 0 151(_comp Mux)
		(_port
			((SEL)(GATE))
			((X1(3))(BusOutput3(7)))
			((X1(2))(BusOutput3(6)))
			((X1(1))(BusOutput3(5)))
			((X1(0))(BusOutput3(4)))
			((X2(3))(BusOutput1(7)))
			((X2(2))(BusOutput1(6)))
			((X2(1))(BusOutput1(5)))
			((X2(0))(BusOutput1(4)))
			((X3(3))(BusOutput2(7)))
			((X3(2))(BusOutput2(6)))
			((X3(1))(BusOutput2(5)))
			((X3(0))(BusOutput2(4)))
			((cnt)(Dangling_Input_Signal_integer))
			((Y(3))(Ycode(6)))
			((Y(2))(Ycode(5)))
			((Y(1))(Ycode(4)))
			((Y(0))(Ycode(3)))
		)
		(_use (_implicit)
			(_port
				((SEL)(SEL))
				((X1)(X1))
				((X2)(X2))
				((X3)(X3))
				((cnt)(cnt))
				((Y)(Y))
			)
		)
	)
	(_inst U12 0 173(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((CEO)(CEO))
		)
		(_use (_ent . Prescaler)
		)
	)
	(_inst U2 0 180(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 189(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 199(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 210(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 221(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 232(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_port (_int CEO -1 0 33(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 34(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 34(_ent(_out))))
		(_port (_int Ylatch1 0 0 35(_ent(_out))))
		(_port (_int Ylatch2 0 0 36(_ent(_out))))
		(_port (_int Ylatch3 0 0 37(_ent(_out))))
		(_port (_int GATE -1 0 38(_ent(_inout))))
		(_port (_int GATEOUT -1 0 39(_ent(_inout))))
		(_port (_int LE -1 0 40(_ent(_inout))))
		(_port (_int Y1 0 0 41(_ent(_inout))))
		(_port (_int Y2 0 0 42(_ent(_inout))))
		(_port (_int Y3 0 0 43(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 65(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 74(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 83(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 90(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 97(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 98(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 104(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~INTEGER~range~0~to~2~13 0 107(_scalar (_to i 0 i 2))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 120(_arch((i 4)))))
		(_sig (_int GATE84 -1 0 124(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 125(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 9 0 125(_arch(_uni))))
		(_sig (_int BusOutput2 9 0 126(_arch(_uni))))
		(_sig (_int BusOutput3 9 0 127(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 128(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 10 0 128(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 131(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal_integer -2 0 132(_arch(_uni))))
		(_prcs
			(line__245(_arch 0 0 245(_assignment (_alias((Y(0))(Ycode(3))))(_trgt(4(0)))(_sens(18(3))))))
			(line__246(_arch 1 0 246(_assignment (_alias((Y(1))(Ycode(4))))(_trgt(4(1)))(_sens(18(4))))))
			(line__247(_arch 2 0 247(_assignment (_alias((Y(2))(Ycode(5))))(_trgt(4(2)))(_sens(18(5))))))
			(line__248(_arch 3 0 248(_assignment (_alias((Y(3))(Ycode(6))))(_trgt(4(3)))(_sens(18(6))))))
			(line__249(_arch 4 0 249(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(5(0)))(_sens(15(4))))))
			(line__250(_arch 5 0 250(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(5(1)))(_sens(15(5))))))
			(line__251(_arch 6 0 251(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(5(2)))(_sens(15(6))))))
			(line__252(_arch 7 0 252(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(5(3)))(_sens(15(7))))))
			(line__253(_arch 8 0 253(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(6(0)))(_sens(16(4))))))
			(line__254(_arch 9 0 254(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(6(1)))(_sens(16(5))))))
			(line__255(_arch 10 0 255(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(6(2)))(_sens(16(6))))))
			(line__256(_arch 11 0 256(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(6(3)))(_sens(16(7))))))
			(line__257(_arch 12 0 257(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(7(0)))(_sens(17(4))))))
			(line__258(_arch 13 0 258(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(7(1)))(_sens(17(5))))))
			(line__259(_arch 14 0 259(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(7(2)))(_sens(17(6))))))
			(line__260(_arch 15 0 260(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(7(3)))(_sens(17(7))))))
			(line__265(_arch 16 0 265(_assignment (_trgt(19)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 17 -1)
)
I 000056 55 2977          1516136110764 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1516136110765 2018.01.16 21:55:10)
	(_source (\./../src/miernik_tb.vhd\(\./../src/tb/miernik_tb.vhd\)))
	(_parameters tan)
	(_code 04045502095355130f51415e5c0256015203000206)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 1 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 1 15(_ent (_inout((i 2))))))
				(_port (_int CEO -1 1 17(_ent (_out))))
				(_port (_int Y1 0 1 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 1 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 1 20(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 1 21(_ent (_out))))
				(_port (_int Ylatch2 0 1 22(_ent (_out))))
				(_port (_int Ylatch3 0 1 23(_ent (_out))))
				(_port (_int Y 0 1 24(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 1 27(_ent (_in((i 2))))))
				(_port (_int LE -1 1 28(_ent (_inout((i 2))))))
				(_port (_int CLK -1 1 29(_ent (_in))))
				(_port (_int CLR -1 1 30(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 64(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((CEO)(CEO))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((Y)(Y))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((CEO)(CEO))
				((Y)(Y))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 18(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 1 38(_arch(_uni))))
		(_sig (_int CLR -1 1 39(_arch(_uni))))
		(_sig (_int GATE -1 1 40(_arch(_uni))))
		(_sig (_int CLK -1 1 41(_arch(_uni))))
		(_sig (_int CEO -1 1 42(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 44(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 1 44(_arch(_uni))))
		(_sig (_int Y2 1 1 45(_arch(_uni))))
		(_sig (_int Y3 1 1 46(_arch(_uni))))
		(_sig (_int Y 1 1 47(_arch(_uni))))
		(_sig (_int Ylatch1 1 1 50(_arch(_uni))))
		(_sig (_int Ylatch2 1 1 51(_arch(_uni))))
		(_sig (_int Ylatch3 1 1 52(_arch(_uni))))
		(_sig (_int LE -1 1 53(_arch(_uni))))
		(_sig (_int GATEOUT -1 1 54(_arch(_uni))))
		(_sig (_int END_SIM -2 1 57(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 88(_prcs (_wait_for)(_trgt(1)(14)))))
			(fx_CLK(_arch 1 1 116(_prcs (_wait_for)(_trgt(0))(_read(14)))))
			(CLOCK_CLK(_arch 2 1 134(_prcs (_wait_for)(_trgt(3))(_read(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 693 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 159 (miernik_tb))
	(_version vd0)
	(_time 1516136110773 2018.01.16 21:55:10)
	(_source (\./../src/tb/miernik_tb.vhd\))
	(_parameters tan)
	(_code 1312121415454404171201494715461510151b1645)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((CEO)(CEO))
					((Y)(Y))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 1077          1516136110819 Mux
(_unit VHDL (mux 0 6(mux 0 20))
	(_version vd0)
	(_time 1516136110820 2018.01.16 21:55:10)
	(_source (\./../src/Components/Mux.vhd\))
	(_parameters tan)
	(_code 4242134145141e54144d57191b44164547454a4416)
	(_ent
		(_time 1516135630604)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 9(_ent(_out(_string \"0000"\)))))
		(_port (_int X1 0 0 10(_ent(_in(_string \"0000"\)))))
		(_port (_int X2 0 0 11(_ent(_in(_string \"0000"\)))))
		(_port (_int X3 0 0 12(_ent(_in(_string \"0000"\)))))
		(_port (_int SEL -1 0 13(_ent(_in))))
		(_type (_int ~INTEGER~range~0~to~3~13 0 22(_scalar (_to i 0 i 3))))
		(_sig (_int mux 1 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(5)(0))(_sens(4))(_read(5)(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . Mux 1 -1)
)
I 000053 55 1409          1516136110864 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 1 19))
	(_version vd0)
	(_time 1516136110865 2018.01.16 21:55:10)
	(_source (\./../src/Dec_Counters.vhd\(\./../src/Components/Dec_Counters.vhd\)))
	(_parameters tan)
	(_code 71717070752626642524622b767674772476757774)
	(_ent
		(_time 1514295834984)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 1 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_trgt(5)(6))(_sens(3)(4)(0)(5))(_dssslsensitivity 2))))
			(line__45(_arch 1 1 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 1 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000046 55 1076          1516136110910 latch
(_unit VHDL (latch 0 6(latch 1 18))
	(_version vd0)
	(_time 1516136110911 2018.01.16 21:55:10)
	(_source (\./../src/latch.vhd\(\./../src/Components/latch.vhd\)))
	(_parameters tan)
	(_code a0a0f6f7a1f6f0b6a1a7b8faa2a6a1a7a4a6a3a6a8)
	(_ent
		(_time 1515715949634)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int le_signal 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 1 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 1 26(_prcs (_simple)(_trgt(2))(_sens(0)(3))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 1 -1)
)
I 000053 55 1309          1516136110962 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 1 19))
	(_version vd0)
	(_time 1516136110963 2018.01.16 21:55:10)
	(_source (\./../src/Dec_conter3.vhd\(\./../src/Components/Dec_conter3.vhd\)))
	(_parameters tan)
	(_code cfcfce9a9c9898da9bc1dc95c8c8cac99ac8cbc9ca)
	(_ent
		(_time 1514295835280)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in))))
		(_port (_int CLR -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 1 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(0)(5)))))
			(line__41(_arch 1 1 41(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000053 55 1447          1516136111008 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 1 20))
	(_version vd0)
	(_time 1516136111009 2018.01.16 21:55:11)
	(_source (\./../src/Dec_Counter2.vhd\(\./../src/Components/Dec_Counter2.vhd\)))
	(_parameters tan)
	(_code fefeffaeaea9a9ebabf9eda4f9f9fbf8abf9faf8fb)
	(_ent
		(_time 1514295835032)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 1 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 1 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 1 26(_prcs (_trgt(2)(6))(_sens(4)(5)(0)(1)(6))(_dssslsensitivity 2))))
			(line__48(_arch 1 1 48(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 2 -1)
)
I 000048 55 1095          1516136111063 automat
(_unit VHDL (automat 0 6(automat 1 17))
	(_version vd0)
	(_time 1516136111064 2018.01.16 21:55:11)
	(_source (\./../src/automat.vhd\(\./../src/Components/automat.vhd\)))
	(_parameters tan)
	(_code 2c2c2b297a7a7c3a787c68767c2b282a2d2b292b28)
	(_ent
		(_time 1514295835186)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 1 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 1 20(_arch(_uni))))
		(_sig (_int laciek -1 1 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(1)(3)(4))(_sens(2))(_read(3)))))
			(line__48(_arch 1 1 48(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 2 -1)
)
I 000048 55 1103          1516136111129 segcode
(_unit VHDL (segcode 0 6(segcode 1 17))
	(_version vd0)
	(_time 1516136111130 2018.01.16 21:55:11)
	(_source (\./../src/segcode.vhd\(\./../src/Components/segcode.vhd\)))
	(_parameters tan)
	(_code 7b7a7e7a2c2c286d79283d212e7d7e7c787d7e7d7c)
	(_ent
		(_time 1515715247686)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 1 0 9(_ent(_out(_string \"0000000"\)))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_prcs
			(line__20(_arch 0 1 20(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686018 131586)
	)
	(_model . segcode 1 -1)
)
I 000050 55 1052          1516136111180 Prescaler
(_unit VHDL (prescaler 0 20(prescaler 1 30))
	(_version vd0)
	(_time 1516136111181 2018.01.16 21:55:11)
	(_source (\./../src/Prescaler.vhd\(\./../src/Components/Prescaler.vhd\)))
	(_parameters tan)
	(_code a9a8afffa2fef8bea8aabaf3f9affaafacaeabaea9)
	(_ent
		(_time 1515716661991)
	)
	(_object
		(_port (_int CLK -1 0 22(_ent(_in)(_event))))
		(_port (_int CLR -1 0 23(_ent(_in)(_event))))
		(_port (_int CEO -1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 32(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int DIVIDER 0 1 32(_arch(_uni))))
		(_cnst (_int divide_factor -2 1 33(_arch((i 10)))))
		(_prcs
			(line__37(_arch 0 1 37(_prcs (_trgt(3))(_sens(0)(1)(3))(_dssslsensitivity 2))))
			(line__52(_arch 1 1 52(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(514)
	)
	(_model . Prescaler 2 -1)
)
I 000044 55 9752          1516136315126 top
(_unit VHDL (top 0 28(top 0 46))
	(_version vd0)
	(_time 1516136315127 2018.01.16 21:58:35)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 4b444c494f1d1f5c194b0d101a4c4f4d1d4c4b4c4f)
	(_ent
		(_time 1516136315123)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 52(_ent (_in))))
				(_port (_int GATE -1 0 53(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 54(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 95(_ent (_in))))
				(_port (_int Ylatch 5 0 96(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 6 0 97(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Mux
			(_object
				(_port (_int SEL -1 0 102(_ent (_in))))
				(_port (_int X1 7 0 103(_ent (_in(_string \"0000"\)))))
				(_port (_int X2 7 0 104(_ent (_in(_string \"0000"\)))))
				(_port (_int X3 7 0 105(_ent (_in(_string \"0000"\)))))
				(_port (_int cnt 8 0 106(_ent (_in))))
				(_port (_int Y 7 0 107(_ent (_out(_string \"0000"\)))))
			)
		)
		(Prescaler
			(_object
				(_port (_int CLK -1 0 112(_ent (_in))))
				(_port (_int CLR -1 0 113(_ent (_in))))
				(_port (_int CEO -1 0 114(_ent (_out))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 78(_ent (_in))))
				(_port (_int GATEIN -1 0 79(_ent (_in((i 2))))))
				(_port (_int fx -1 0 80(_ent (_in))))
				(_port (_int GATEOUT -1 0 81(_ent (_out((i 2))))))
				(_port (_int Y 3 0 82(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 59(_ent (_in))))
				(_port (_int GATEIN -1 0 60(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 61(_ent (_in((i 2))))))
				(_port (_int fx -1 0 62(_ent (_in))))
				(_port (_int GATEOUT -1 0 63(_ent (_inout((i 2))))))
				(_port (_int Y 1 0 64(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 87(_ent (_in((i 2))))))
				(_port (_int LE -1 0 88(_ent (_in((i 2))))))
				(_port (_int Ylicznik 4 0 89(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 4 0 90(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 69(_ent (_in))))
				(_port (_int GATEIN -1 0 70(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 71(_ent (_in((i 2))))))
				(_port (_int fx -1 0 72(_ent (_in))))
				(_port (_int Y 2 0 73(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 138(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 145(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U11 0 151(_comp Mux)
		(_port
			((SEL)(GATE1252))
			((X1(3))(BusOutput3(7)))
			((X1(2))(BusOutput3(6)))
			((X1(1))(BusOutput3(5)))
			((X1(0))(BusOutput3(4)))
			((X2(3))(BusOutput1(7)))
			((X2(2))(BusOutput1(6)))
			((X2(1))(BusOutput1(5)))
			((X2(0))(BusOutput1(4)))
			((X3(3))(BusOutput2(7)))
			((X3(2))(BusOutput2(6)))
			((X3(1))(BusOutput2(5)))
			((X3(0))(BusOutput2(4)))
			((cnt)(Dangling_Input_Signal_integer))
			((Y(3))(Ycode(6)))
			((Y(2))(Ycode(5)))
			((Y(1))(Ycode(4)))
			((Y(0))(Ycode(3)))
		)
		(_use (_implicit)
			(_port
				((SEL)(SEL))
				((X1)(X1))
				((X2)(X2))
				((X3)(X3))
				((cnt)(cnt))
				((Y)(Y))
			)
		)
	)
	(_inst U12 0 173(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((CEO)(GATE1252))
		)
		(_use (_ent . Prescaler)
		)
	)
	(_inst U2 0 180(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 189(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 199(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 210(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 221(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 232(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 33(_ent(_out))))
		(_port (_int Ylatch1 0 0 34(_ent(_out))))
		(_port (_int Ylatch2 0 0 35(_ent(_out))))
		(_port (_int Ylatch3 0 0 36(_ent(_out))))
		(_port (_int GATE -1 0 37(_ent(_inout))))
		(_port (_int GATEOUT -1 0 38(_ent(_inout))))
		(_port (_int LE -1 0 39(_ent(_inout))))
		(_port (_int Y1 0 0 40(_ent(_inout))))
		(_port (_int Y2 0 0 41(_ent(_inout))))
		(_port (_int Y3 0 0 42(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 73(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 82(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 89(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 96(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 97(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 103(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~INTEGER~range~0~to~2~13 0 106(_scalar (_to i 0 i 2))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 119(_arch((i 4)))))
		(_sig (_int GATE1252 -1 0 123(_arch(_uni))))
		(_sig (_int GATE84 -1 0 124(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 125(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 9 0 125(_arch(_uni))))
		(_sig (_int BusOutput2 9 0 126(_arch(_uni))))
		(_sig (_int BusOutput3 9 0 127(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 128(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 10 0 128(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 131(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal_integer -2 0 132(_arch(_uni))))
		(_prcs
			(line__245(_arch 0 0 245(_assignment (_alias((Y(0))(Ycode(3))))(_trgt(3(0)))(_sens(18(3))))))
			(line__246(_arch 1 0 246(_assignment (_alias((Y(1))(Ycode(4))))(_trgt(3(1)))(_sens(18(4))))))
			(line__247(_arch 2 0 247(_assignment (_alias((Y(2))(Ycode(5))))(_trgt(3(2)))(_sens(18(5))))))
			(line__248(_arch 3 0 248(_assignment (_alias((Y(3))(Ycode(6))))(_trgt(3(3)))(_sens(18(6))))))
			(line__249(_arch 4 0 249(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(4(0)))(_sens(15(4))))))
			(line__250(_arch 5 0 250(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(4(1)))(_sens(15(5))))))
			(line__251(_arch 6 0 251(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(4(2)))(_sens(15(6))))))
			(line__252(_arch 7 0 252(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(4(3)))(_sens(15(7))))))
			(line__253(_arch 8 0 253(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(5(0)))(_sens(16(4))))))
			(line__254(_arch 9 0 254(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(5(1)))(_sens(16(5))))))
			(line__255(_arch 10 0 255(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(5(2)))(_sens(16(6))))))
			(line__256(_arch 11 0 256(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(5(3)))(_sens(16(7))))))
			(line__257(_arch 12 0 257(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(6(0)))(_sens(17(4))))))
			(line__258(_arch 13 0 258(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(6(1)))(_sens(17(5))))))
			(line__259(_arch 14 0 259(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(6(2)))(_sens(17(6))))))
			(line__260(_arch 15 0 260(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(6(3)))(_sens(17(7))))))
			(line__265(_arch 16 0 265(_assignment (_trgt(19)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 17 -1)
)
I 000044 55 9752          1516136322247 top
(_unit VHDL (top 0 28(top 0 46))
	(_version vd0)
	(_time 1516136322248 2018.01.16 21:58:42)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 202e7224767674377220667b712724267627202724)
	(_ent
		(_time 1516136315122)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 52(_ent (_in))))
				(_port (_int GATE -1 0 53(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 54(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 95(_ent (_in))))
				(_port (_int Ylatch 5 0 96(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 6 0 97(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Mux
			(_object
				(_port (_int SEL -1 0 102(_ent (_in))))
				(_port (_int X1 7 0 103(_ent (_in(_string \"0000"\)))))
				(_port (_int X2 7 0 104(_ent (_in(_string \"0000"\)))))
				(_port (_int X3 7 0 105(_ent (_in(_string \"0000"\)))))
				(_port (_int cnt 8 0 106(_ent (_in))))
				(_port (_int Y 7 0 107(_ent (_out(_string \"0000"\)))))
			)
		)
		(Prescaler
			(_object
				(_port (_int CLK -1 0 112(_ent (_in))))
				(_port (_int CLR -1 0 113(_ent (_in))))
				(_port (_int CEO -1 0 114(_ent (_out))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 78(_ent (_in))))
				(_port (_int GATEIN -1 0 79(_ent (_in((i 2))))))
				(_port (_int fx -1 0 80(_ent (_in))))
				(_port (_int GATEOUT -1 0 81(_ent (_out((i 2))))))
				(_port (_int Y 3 0 82(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 59(_ent (_in))))
				(_port (_int GATEIN -1 0 60(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 61(_ent (_in((i 2))))))
				(_port (_int fx -1 0 62(_ent (_in))))
				(_port (_int GATEOUT -1 0 63(_ent (_inout((i 2))))))
				(_port (_int Y 1 0 64(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 87(_ent (_in((i 2))))))
				(_port (_int LE -1 0 88(_ent (_in((i 2))))))
				(_port (_int Ylicznik 4 0 89(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 4 0 90(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 69(_ent (_in))))
				(_port (_int GATEIN -1 0 70(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 71(_ent (_in((i 2))))))
				(_port (_int fx -1 0 72(_ent (_in))))
				(_port (_int Y 2 0 73(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 138(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 145(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U11 0 151(_comp Mux)
		(_port
			((SEL)(GATE1252))
			((X1(3))(BusOutput3(7)))
			((X1(2))(BusOutput3(6)))
			((X1(1))(BusOutput3(5)))
			((X1(0))(BusOutput3(4)))
			((X2(3))(BusOutput1(7)))
			((X2(2))(BusOutput1(6)))
			((X2(1))(BusOutput1(5)))
			((X2(0))(BusOutput1(4)))
			((X3(3))(BusOutput2(7)))
			((X3(2))(BusOutput2(6)))
			((X3(1))(BusOutput2(5)))
			((X3(0))(BusOutput2(4)))
			((cnt)(Dangling_Input_Signal_integer))
			((Y(3))(Ycode(6)))
			((Y(2))(Ycode(5)))
			((Y(1))(Ycode(4)))
			((Y(0))(Ycode(3)))
		)
		(_use (_implicit)
			(_port
				((SEL)(SEL))
				((X1)(X1))
				((X2)(X2))
				((X3)(X3))
				((cnt)(cnt))
				((Y)(Y))
			)
		)
	)
	(_inst U12 0 173(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((CEO)(GATE1252))
		)
		(_use (_ent . Prescaler)
		)
	)
	(_inst U2 0 180(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 189(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 199(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 210(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 221(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 232(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 33(_ent(_out))))
		(_port (_int Ylatch1 0 0 34(_ent(_out))))
		(_port (_int Ylatch2 0 0 35(_ent(_out))))
		(_port (_int Ylatch3 0 0 36(_ent(_out))))
		(_port (_int GATE -1 0 37(_ent(_inout))))
		(_port (_int GATEOUT -1 0 38(_ent(_inout))))
		(_port (_int LE -1 0 39(_ent(_inout))))
		(_port (_int Y1 0 0 40(_ent(_inout))))
		(_port (_int Y2 0 0 41(_ent(_inout))))
		(_port (_int Y3 0 0 42(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 73(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 82(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 89(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 96(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 97(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 103(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~INTEGER~range~0~to~2~13 0 106(_scalar (_to i 0 i 2))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 119(_arch((i 4)))))
		(_sig (_int GATE1252 -1 0 123(_arch(_uni))))
		(_sig (_int GATE84 -1 0 124(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 125(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 9 0 125(_arch(_uni))))
		(_sig (_int BusOutput2 9 0 126(_arch(_uni))))
		(_sig (_int BusOutput3 9 0 127(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 128(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 10 0 128(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 131(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal_integer -2 0 132(_arch(_uni))))
		(_prcs
			(line__245(_arch 0 0 245(_assignment (_alias((Y(0))(Ycode(3))))(_trgt(3(0)))(_sens(18(3))))))
			(line__246(_arch 1 0 246(_assignment (_alias((Y(1))(Ycode(4))))(_trgt(3(1)))(_sens(18(4))))))
			(line__247(_arch 2 0 247(_assignment (_alias((Y(2))(Ycode(5))))(_trgt(3(2)))(_sens(18(5))))))
			(line__248(_arch 3 0 248(_assignment (_alias((Y(3))(Ycode(6))))(_trgt(3(3)))(_sens(18(6))))))
			(line__249(_arch 4 0 249(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(4(0)))(_sens(15(4))))))
			(line__250(_arch 5 0 250(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(4(1)))(_sens(15(5))))))
			(line__251(_arch 6 0 251(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(4(2)))(_sens(15(6))))))
			(line__252(_arch 7 0 252(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(4(3)))(_sens(15(7))))))
			(line__253(_arch 8 0 253(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(5(0)))(_sens(16(4))))))
			(line__254(_arch 9 0 254(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(5(1)))(_sens(16(5))))))
			(line__255(_arch 10 0 255(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(5(2)))(_sens(16(6))))))
			(line__256(_arch 11 0 256(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(5(3)))(_sens(16(7))))))
			(line__257(_arch 12 0 257(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(6(0)))(_sens(17(4))))))
			(line__258(_arch 13 0 258(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(6(1)))(_sens(17(5))))))
			(line__259(_arch 14 0 259(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(6(2)))(_sens(17(6))))))
			(line__260(_arch 15 0 260(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(6(3)))(_sens(17(7))))))
			(line__265(_arch 16 0 265(_assignment (_trgt(19)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 17 -1)
)
I 000056 55 2976          1516136322307 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1516136322308 2018.01.16 21:58:42)
	(_source (\./../src/miernik_tb.vhd\(\./../src/tb/miernik_tb.vhd\)))
	(_parameters tan)
	(_code 5e515c5d02090f49550b1b0406580c5b08595a585c)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 1 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 1 15(_ent (_inout((i 2))))))
				(_port (_int CEO -1 1 17(_ent (_out))))
				(_port (_int Y1 0 1 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 1 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 1 20(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 1 21(_ent (_out))))
				(_port (_int Ylatch2 0 1 22(_ent (_out))))
				(_port (_int Ylatch3 0 1 23(_ent (_out))))
				(_port (_int Y 0 1 24(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 1 27(_ent (_in((i 2))))))
				(_port (_int LE -1 1 28(_ent (_inout((i 2))))))
				(_port (_int CLK -1 1 29(_ent (_in))))
				(_port (_int CLR -1 1 30(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 64(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((CEO)(CEO))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((Y)(Y))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_implicit)
			(_port
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((CEO)(CEO))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((Y)(Y))
				((fx)(fx))
				((LE)(LE))
				((CLK)(CLK))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 18(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 1 38(_arch(_uni))))
		(_sig (_int CLR -1 1 39(_arch(_uni))))
		(_sig (_int GATE -1 1 40(_arch(_uni))))
		(_sig (_int CLK -1 1 41(_arch(_uni))))
		(_sig (_int CEO -1 1 42(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 44(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 1 44(_arch(_uni))))
		(_sig (_int Y2 1 1 45(_arch(_uni))))
		(_sig (_int Y3 1 1 46(_arch(_uni))))
		(_sig (_int Y 1 1 47(_arch(_uni))))
		(_sig (_int Ylatch1 1 1 50(_arch(_uni))))
		(_sig (_int Ylatch2 1 1 51(_arch(_uni))))
		(_sig (_int Ylatch3 1 1 52(_arch(_uni))))
		(_sig (_int LE -1 1 53(_arch(_uni))))
		(_sig (_int GATEOUT -1 1 54(_arch(_uni))))
		(_sig (_int END_SIM -2 1 57(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 88(_prcs (_wait_for)(_trgt(1)(14)))))
			(fx_CLK(_arch 1 1 116(_prcs (_wait_for)(_trgt(0))(_read(14)))))
			(CLOCK_CLK(_arch 2 1 134(_prcs (_wait_for)(_trgt(3))(_read(14)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 1077          1516136322368 Mux
(_unit VHDL (mux 0 6(mux 0 20))
	(_version vd0)
	(_time 1516136322369 2018.01.16 21:58:42)
	(_source (\./../src/Components/Mux.vhd\))
	(_parameters tan)
	(_code 9d929f93cccbc18bcb9288c6c49bc99a989a959bc9)
	(_ent
		(_time 1516135630604)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 9(_ent(_out(_string \"0000"\)))))
		(_port (_int X1 0 0 10(_ent(_in(_string \"0000"\)))))
		(_port (_int X2 0 0 11(_ent(_in(_string \"0000"\)))))
		(_port (_int X3 0 0 12(_ent(_in(_string \"0000"\)))))
		(_port (_int SEL -1 0 13(_ent(_in))))
		(_type (_int ~INTEGER~range~0~to~3~13 0 22(_scalar (_to i 0 i 3))))
		(_sig (_int mux 1 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(5)(0))(_sens(4))(_read(5)(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . Mux 1 -1)
)
I 000053 55 1409          1516136322415 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 1 19))
	(_version vd0)
	(_time 1516136322416 2018.01.16 21:58:42)
	(_source (\./../src/Dec_Counters.vhd\(\./../src/Components/Dec_Counters.vhd\)))
	(_parameters tan)
	(_code ccc39e999a9b9bd99899df96cbcbc9ca99cbc8cac9)
	(_ent
		(_time 1514295834984)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 1 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_trgt(5)(6))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__45(_arch 1 1 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 1 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000046 55 1076          1516136322466 latch
(_unit VHDL (latch 0 6(latch 1 18))
	(_version vd0)
	(_time 1516136322467 2018.01.16 21:58:42)
	(_source (\./../src/latch.vhd\(\./../src/Components/latch.vhd\)))
	(_parameters tan)
	(_code fbf4feaba8adabedfafce3a1f9fdfafcfffdf8fdf3)
	(_ent
		(_time 1515715949634)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int le_signal 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 1 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 1 26(_prcs (_simple)(_trgt(2))(_sens(0)(3))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 1 -1)
)
I 000053 55 1309          1516136322511 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 1 19))
	(_version vd0)
	(_time 1516136322512 2018.01.16 21:58:42)
	(_source (\./../src/Dec_conter3.vhd\(\./../src/Components/Dec_conter3.vhd\)))
	(_parameters tan)
	(_code 2a7d2e2e7e7d7d3f7e2439702d2d2f2c7f2d2e2c2f)
	(_ent
		(_time 1514295835280)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in))))
		(_port (_int CLR -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 1 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(5)(0)))))
			(line__41(_arch 1 1 41(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000053 55 1447          1516136322556 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 1 20))
	(_version vd0)
	(_time 1516136322557 2018.01.16 21:58:42)
	(_source (\./../src/Dec_Counter2.vhd\(\./../src/Components/Dec_Counter2.vhd\)))
	(_parameters tan)
	(_code 580f5c5b550f0f4d0d5f4b025f5f5d5e0d5f5c5e5d)
	(_ent
		(_time 1514295835032)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 1 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 1 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 1 26(_prcs (_trgt(6)(2))(_sens(4)(5)(6)(0)(1))(_dssslsensitivity 2))))
			(line__48(_arch 1 1 48(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 2 -1)
)
I 000048 55 1095          1516136322606 automat
(_unit VHDL (automat 0 6(automat 1 17))
	(_version vd0)
	(_time 1516136322607 2018.01.16 21:58:42)
	(_source (\./../src/automat.vhd\(\./../src/Components/automat.vhd\)))
	(_parameters tan)
	(_code 87d0868885d1d791d3d7c3ddd78083818680828083)
	(_ent
		(_time 1514295835186)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 1 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 1 20(_arch(_uni))))
		(_sig (_int laciek -1 1 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(3)(4)(1))(_sens(2))(_read(3)))))
			(line__48(_arch 1 1 48(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 2 -1)
)
I 000048 55 1103          1516136322651 segcode
(_unit VHDL (segcode 0 6(segcode 1 17))
	(_version vd0)
	(_time 1516136322652 2018.01.16 21:58:42)
	(_source (\./../src/segcode.vhd\(\./../src/Components/segcode.vhd\)))
	(_parameters tan)
	(_code b6e0b5e2b5e1e5a0b4e5f0ece3b0b3b1b5b0b3b0b1)
	(_ent
		(_time 1515715247686)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 1 0 9(_ent(_out(_string \"0000000"\)))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_prcs
			(line__20(_arch 0 1 20(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686018 131586)
	)
	(_model . segcode 1 -1)
)
I 000050 55 1052          1516136322695 Prescaler
(_unit VHDL (prescaler 0 20(prescaler 1 30))
	(_version vd0)
	(_time 1516136322696 2018.01.16 21:58:42)
	(_source (\./../src/Prescaler.vhd\(\./../src/Components/Prescaler.vhd\)))
	(_parameters tan)
	(_code e5b3e5b7e2b2b4f2e4e6f6bfb5e3b6e3e0e2e7e2e5)
	(_ent
		(_time 1515716661991)
	)
	(_object
		(_port (_int CLK -1 0 22(_ent(_in)(_event))))
		(_port (_int CLR -1 0 23(_ent(_in)(_event))))
		(_port (_int CEO -1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 32(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int DIVIDER 0 1 32(_arch(_uni))))
		(_cnst (_int divide_factor -2 1 33(_arch((i 10)))))
		(_prcs
			(line__37(_arch 0 1 37(_prcs (_trgt(3))(_sens(0)(1)(3))(_dssslsensitivity 2))))
			(line__52(_arch 1 1 52(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(514)
	)
	(_model . Prescaler 2 -1)
)
I 000056 55 2855          1516136415894 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1516136415895 2018.01.16 22:00:15)
	(_source (\./../src/miernik_tb.vhd\(\./../src/tb/miernik_tb.vhd\)))
	(_parameters tan)
	(_code f8feffa8f9afa9eff3adbda2a0feaafdaefffcfefa)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 1 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 1 15(_ent (_inout((i 2))))))
				(_port (_int Y1 0 1 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 1 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 1 20(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 1 21(_ent (_out))))
				(_port (_int Ylatch2 0 1 22(_ent (_out))))
				(_port (_int Ylatch3 0 1 23(_ent (_out))))
				(_port (_int Y 0 1 24(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 1 27(_ent (_in((i 2))))))
				(_port (_int LE -1 1 28(_ent (_inout((i 2))))))
				(_port (_int CLK -1 1 29(_ent (_in))))
				(_port (_int CLR -1 1 30(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 64(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((Y)(Y))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Y)(Y))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 18(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 1 38(_arch(_uni))))
		(_sig (_int CLR -1 1 39(_arch(_uni))))
		(_sig (_int GATE -1 1 40(_arch(_uni))))
		(_sig (_int CLK -1 1 41(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 44(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 1 44(_arch(_uni))))
		(_sig (_int Y2 1 1 45(_arch(_uni))))
		(_sig (_int Y3 1 1 46(_arch(_uni))))
		(_sig (_int Y 1 1 47(_arch(_uni))))
		(_sig (_int Ylatch1 1 1 50(_arch(_uni))))
		(_sig (_int Ylatch2 1 1 51(_arch(_uni))))
		(_sig (_int Ylatch3 1 1 52(_arch(_uni))))
		(_sig (_int LE -1 1 53(_arch(_uni))))
		(_sig (_int GATEOUT -1 1 54(_arch(_uni))))
		(_sig (_int END_SIM -2 1 57(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 88(_prcs (_wait_for)(_trgt(1)(13)))))
			(fx_CLK(_arch 1 1 116(_prcs (_wait_for)(_trgt(0))(_read(13)))))
			(CLOCK_CLK(_arch 2 1 134(_prcs (_wait_for)(_trgt(3))(_read(13)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 674 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 159 (miernik_tb))
	(_version vd0)
	(_time 1516136415904 2018.01.16 22:00:15)
	(_source (\./../src/tb/miernik_tb.vhd\))
	(_parameters tan)
	(_code f8ffafa8f5aeafeffcf9eaa2acfeadfefbfef0fdae)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Y)(Y))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 9752          1516136417804 top
(_unit VHDL (top 0 28(top 0 46))
	(_version vd0)
	(_time 1516136417805 2018.01.16 22:00:17)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 6a6c6a6a6d3c3e7d386a2c313b6d6e6c3c6d6a6d6e)
	(_ent
		(_time 1516136315122)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 52(_ent (_in))))
				(_port (_int GATE -1 0 53(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 54(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 95(_ent (_in))))
				(_port (_int Ylatch 5 0 96(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 6 0 97(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Mux
			(_object
				(_port (_int SEL -1 0 102(_ent (_in))))
				(_port (_int X1 7 0 103(_ent (_in(_string \"0000"\)))))
				(_port (_int X2 7 0 104(_ent (_in(_string \"0000"\)))))
				(_port (_int X3 7 0 105(_ent (_in(_string \"0000"\)))))
				(_port (_int cnt 8 0 106(_ent (_in))))
				(_port (_int Y 7 0 107(_ent (_out(_string \"0000"\)))))
			)
		)
		(Prescaler
			(_object
				(_port (_int CLK -1 0 112(_ent (_in))))
				(_port (_int CLR -1 0 113(_ent (_in))))
				(_port (_int CEO -1 0 114(_ent (_out))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 78(_ent (_in))))
				(_port (_int GATEIN -1 0 79(_ent (_in((i 2))))))
				(_port (_int fx -1 0 80(_ent (_in))))
				(_port (_int GATEOUT -1 0 81(_ent (_out((i 2))))))
				(_port (_int Y 3 0 82(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 59(_ent (_in))))
				(_port (_int GATEIN -1 0 60(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 61(_ent (_in((i 2))))))
				(_port (_int fx -1 0 62(_ent (_in))))
				(_port (_int GATEOUT -1 0 63(_ent (_inout((i 2))))))
				(_port (_int Y 1 0 64(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 87(_ent (_in((i 2))))))
				(_port (_int LE -1 0 88(_ent (_in((i 2))))))
				(_port (_int Ylicznik 4 0 89(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 4 0 90(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 69(_ent (_in))))
				(_port (_int GATEIN -1 0 70(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 71(_ent (_in((i 2))))))
				(_port (_int fx -1 0 72(_ent (_in))))
				(_port (_int Y 2 0 73(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 138(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 145(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U11 0 151(_comp Mux)
		(_port
			((SEL)(GATE1252))
			((X1(3))(BusOutput3(7)))
			((X1(2))(BusOutput3(6)))
			((X1(1))(BusOutput3(5)))
			((X1(0))(BusOutput3(4)))
			((X2(3))(BusOutput1(7)))
			((X2(2))(BusOutput1(6)))
			((X2(1))(BusOutput1(5)))
			((X2(0))(BusOutput1(4)))
			((X3(3))(BusOutput2(7)))
			((X3(2))(BusOutput2(6)))
			((X3(1))(BusOutput2(5)))
			((X3(0))(BusOutput2(4)))
			((cnt)(Dangling_Input_Signal_integer))
			((Y(3))(Ycode(6)))
			((Y(2))(Ycode(5)))
			((Y(1))(Ycode(4)))
			((Y(0))(Ycode(3)))
		)
		(_use (_implicit)
			(_port
				((SEL)(SEL))
				((X1)(X1))
				((X2)(X2))
				((X3)(X3))
				((cnt)(cnt))
				((Y)(Y))
			)
		)
	)
	(_inst U12 0 173(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((CEO)(GATE1252))
		)
		(_use (_ent . Prescaler)
		)
	)
	(_inst U2 0 180(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 189(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 199(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 210(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 221(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 232(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 33(_ent(_out))))
		(_port (_int Ylatch1 0 0 34(_ent(_out))))
		(_port (_int Ylatch2 0 0 35(_ent(_out))))
		(_port (_int Ylatch3 0 0 36(_ent(_out))))
		(_port (_int GATE -1 0 37(_ent(_inout))))
		(_port (_int GATEOUT -1 0 38(_ent(_inout))))
		(_port (_int LE -1 0 39(_ent(_inout))))
		(_port (_int Y1 0 0 40(_ent(_inout))))
		(_port (_int Y2 0 0 41(_ent(_inout))))
		(_port (_int Y3 0 0 42(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 73(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 82(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 89(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 96(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 97(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 103(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~INTEGER~range~0~to~2~13 0 106(_scalar (_to i 0 i 2))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 119(_arch((i 4)))))
		(_sig (_int GATE1252 -1 0 123(_arch(_uni))))
		(_sig (_int GATE84 -1 0 124(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 125(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 9 0 125(_arch(_uni))))
		(_sig (_int BusOutput2 9 0 126(_arch(_uni))))
		(_sig (_int BusOutput3 9 0 127(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 128(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 10 0 128(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 131(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal_integer -2 0 132(_arch(_uni))))
		(_prcs
			(line__245(_arch 0 0 245(_assignment (_alias((Y(0))(Ycode(3))))(_trgt(3(0)))(_sens(18(3))))))
			(line__246(_arch 1 0 246(_assignment (_alias((Y(1))(Ycode(4))))(_trgt(3(1)))(_sens(18(4))))))
			(line__247(_arch 2 0 247(_assignment (_alias((Y(2))(Ycode(5))))(_trgt(3(2)))(_sens(18(5))))))
			(line__248(_arch 3 0 248(_assignment (_alias((Y(3))(Ycode(6))))(_trgt(3(3)))(_sens(18(6))))))
			(line__249(_arch 4 0 249(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(4(0)))(_sens(15(4))))))
			(line__250(_arch 5 0 250(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(4(1)))(_sens(15(5))))))
			(line__251(_arch 6 0 251(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(4(2)))(_sens(15(6))))))
			(line__252(_arch 7 0 252(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(4(3)))(_sens(15(7))))))
			(line__253(_arch 8 0 253(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(5(0)))(_sens(16(4))))))
			(line__254(_arch 9 0 254(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(5(1)))(_sens(16(5))))))
			(line__255(_arch 10 0 255(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(5(2)))(_sens(16(6))))))
			(line__256(_arch 11 0 256(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(5(3)))(_sens(16(7))))))
			(line__257(_arch 12 0 257(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(6(0)))(_sens(17(4))))))
			(line__258(_arch 13 0 258(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(6(1)))(_sens(17(5))))))
			(line__259(_arch 14 0 259(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(6(2)))(_sens(17(6))))))
			(line__260(_arch 15 0 260(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(6(3)))(_sens(17(7))))))
			(line__265(_arch 16 0 265(_assignment (_trgt(19)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 17 -1)
)
I 000056 55 2855          1516136514858 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1516136514859 2018.01.16 22:01:54)
	(_source (\./../src/miernik_tb.vhd\(\./../src/tb/miernik_tb.vhd\)))
	(_parameters tan)
	(_code 818f838f89d6d0968ad4c4dbd987d384d786858783)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 1 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 1 15(_ent (_inout((i 2))))))
				(_port (_int Y1 0 1 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 1 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 1 20(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 1 21(_ent (_out))))
				(_port (_int Ylatch2 0 1 22(_ent (_out))))
				(_port (_int Ylatch3 0 1 23(_ent (_out))))
				(_port (_int Y 0 1 24(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 1 27(_ent (_in((i 2))))))
				(_port (_int LE -1 1 28(_ent (_inout((i 2))))))
				(_port (_int CLK -1 1 29(_ent (_in))))
				(_port (_int CLR -1 1 30(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 64(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((Y)(Y))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Y)(Y))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 18(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 1 38(_arch(_uni))))
		(_sig (_int CLR -1 1 39(_arch(_uni))))
		(_sig (_int GATE -1 1 40(_arch(_uni))))
		(_sig (_int CLK -1 1 41(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 44(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 1 44(_arch(_uni))))
		(_sig (_int Y2 1 1 45(_arch(_uni))))
		(_sig (_int Y3 1 1 46(_arch(_uni))))
		(_sig (_int Y 1 1 47(_arch(_uni))))
		(_sig (_int Ylatch1 1 1 50(_arch(_uni))))
		(_sig (_int Ylatch2 1 1 51(_arch(_uni))))
		(_sig (_int Ylatch3 1 1 52(_arch(_uni))))
		(_sig (_int LE -1 1 53(_arch(_uni))))
		(_sig (_int GATEOUT -1 1 54(_arch(_uni))))
		(_sig (_int END_SIM -2 1 57(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 88(_prcs (_wait_for)(_trgt(1)(13)))))
			(fx_CLK(_arch 1 1 116(_prcs (_wait_for)(_trgt(0))(_read(13)))))
			(CLOCK_CLK(_arch 2 1 134(_prcs (_wait_for)(_trgt(3))(_read(13)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 674 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 159 (miernik_tb))
	(_version vd0)
	(_time 1516136514868 2018.01.16 22:01:54)
	(_source (\./../src/tb/miernik_tb.vhd\))
	(_parameters tan)
	(_code 919ec39e95c7c686959083cbc597c49792979994c7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Y)(Y))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 9752          1516136588391 top
(_unit VHDL (top 0 28(top 0 46))
	(_version vd0)
	(_time 1516136588392 2018.01.16 22:03:08)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code bdebece9bfebe9aaefbdfbe6ecbab9bbebbabdbab9)
	(_ent
		(_time 1516136315122)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 52(_ent (_in))))
				(_port (_int GATE -1 0 53(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 54(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 95(_ent (_in))))
				(_port (_int Ylatch 5 0 96(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 6 0 97(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Mux
			(_object
				(_port (_int SEL -1 0 102(_ent (_in))))
				(_port (_int X1 7 0 103(_ent (_in(_string \"0000"\)))))
				(_port (_int X2 7 0 104(_ent (_in(_string \"0000"\)))))
				(_port (_int X3 7 0 105(_ent (_in(_string \"0000"\)))))
				(_port (_int cnt 8 0 106(_ent (_in))))
				(_port (_int Y 7 0 107(_ent (_out(_string \"0000"\)))))
			)
		)
		(Prescaler
			(_object
				(_port (_int CLK -1 0 112(_ent (_in))))
				(_port (_int CLR -1 0 113(_ent (_in))))
				(_port (_int CEO -1 0 114(_ent (_out))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 78(_ent (_in))))
				(_port (_int GATEIN -1 0 79(_ent (_in((i 2))))))
				(_port (_int fx -1 0 80(_ent (_in))))
				(_port (_int GATEOUT -1 0 81(_ent (_out((i 2))))))
				(_port (_int Y 3 0 82(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 59(_ent (_in))))
				(_port (_int GATEIN -1 0 60(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 61(_ent (_in((i 2))))))
				(_port (_int fx -1 0 62(_ent (_in))))
				(_port (_int GATEOUT -1 0 63(_ent (_inout((i 2))))))
				(_port (_int Y 1 0 64(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 87(_ent (_in((i 2))))))
				(_port (_int LE -1 0 88(_ent (_in((i 2))))))
				(_port (_int Ylicznik 4 0 89(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 4 0 90(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 69(_ent (_in))))
				(_port (_int GATEIN -1 0 70(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 71(_ent (_in((i 2))))))
				(_port (_int fx -1 0 72(_ent (_in))))
				(_port (_int Y 2 0 73(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 138(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 145(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U11 0 151(_comp Mux)
		(_port
			((SEL)(GATE1252))
			((X1(3))(BusOutput3(7)))
			((X1(2))(BusOutput3(6)))
			((X1(1))(BusOutput3(5)))
			((X1(0))(BusOutput3(4)))
			((X2(3))(BusOutput1(7)))
			((X2(2))(BusOutput1(6)))
			((X2(1))(BusOutput1(5)))
			((X2(0))(BusOutput1(4)))
			((X3(3))(BusOutput2(7)))
			((X3(2))(BusOutput2(6)))
			((X3(1))(BusOutput2(5)))
			((X3(0))(BusOutput2(4)))
			((cnt)(Dangling_Input_Signal_integer))
			((Y(3))(Ycode(6)))
			((Y(2))(Ycode(5)))
			((Y(1))(Ycode(4)))
			((Y(0))(Ycode(3)))
		)
		(_use (_implicit)
			(_port
				((SEL)(SEL))
				((X1)(X1))
				((X2)(X2))
				((X3)(X3))
				((cnt)(cnt))
				((Y)(Y))
			)
		)
	)
	(_inst U12 0 173(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((CEO)(GATE1252))
		)
		(_use (_ent . Prescaler)
		)
	)
	(_inst U2 0 180(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 189(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 199(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 210(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 221(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 232(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 33(_ent(_out))))
		(_port (_int Ylatch1 0 0 34(_ent(_out))))
		(_port (_int Ylatch2 0 0 35(_ent(_out))))
		(_port (_int Ylatch3 0 0 36(_ent(_out))))
		(_port (_int GATE -1 0 37(_ent(_inout))))
		(_port (_int GATEOUT -1 0 38(_ent(_inout))))
		(_port (_int LE -1 0 39(_ent(_inout))))
		(_port (_int Y1 0 0 40(_ent(_inout))))
		(_port (_int Y2 0 0 41(_ent(_inout))))
		(_port (_int Y3 0 0 42(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 73(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 82(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 89(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 96(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 97(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 103(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~INTEGER~range~0~to~2~13 0 106(_scalar (_to i 0 i 2))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 119(_arch((i 4)))))
		(_sig (_int GATE1252 -1 0 123(_arch(_uni))))
		(_sig (_int GATE84 -1 0 124(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 125(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 9 0 125(_arch(_uni))))
		(_sig (_int BusOutput2 9 0 126(_arch(_uni))))
		(_sig (_int BusOutput3 9 0 127(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 128(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 10 0 128(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 131(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal_integer -2 0 132(_arch(_uni))))
		(_prcs
			(line__245(_arch 0 0 245(_assignment (_alias((Y(0))(Ycode(3))))(_trgt(3(0)))(_sens(18(3))))))
			(line__246(_arch 1 0 246(_assignment (_alias((Y(1))(Ycode(4))))(_trgt(3(1)))(_sens(18(4))))))
			(line__247(_arch 2 0 247(_assignment (_alias((Y(2))(Ycode(5))))(_trgt(3(2)))(_sens(18(5))))))
			(line__248(_arch 3 0 248(_assignment (_alias((Y(3))(Ycode(6))))(_trgt(3(3)))(_sens(18(6))))))
			(line__249(_arch 4 0 249(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(4(0)))(_sens(15(4))))))
			(line__250(_arch 5 0 250(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(4(1)))(_sens(15(5))))))
			(line__251(_arch 6 0 251(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(4(2)))(_sens(15(6))))))
			(line__252(_arch 7 0 252(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(4(3)))(_sens(15(7))))))
			(line__253(_arch 8 0 253(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(5(0)))(_sens(16(4))))))
			(line__254(_arch 9 0 254(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(5(1)))(_sens(16(5))))))
			(line__255(_arch 10 0 255(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(5(2)))(_sens(16(6))))))
			(line__256(_arch 11 0 256(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(5(3)))(_sens(16(7))))))
			(line__257(_arch 12 0 257(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(6(0)))(_sens(17(4))))))
			(line__258(_arch 13 0 258(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(6(1)))(_sens(17(5))))))
			(line__259(_arch 14 0 259(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(6(2)))(_sens(17(6))))))
			(line__260(_arch 15 0 260(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(6(3)))(_sens(17(7))))))
			(line__265(_arch 16 0 265(_assignment (_trgt(19)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 17 -1)
)
I 000056 55 2855          1516136588458 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1516136588459 2018.01.16 22:03:08)
	(_source (\./../src/miernik_tb.vhd\(\./../src/tb/miernik_tb.vhd\)))
	(_parameters tan)
	(_code 0b5c090d505c5a1c005e4e51530d590e5d0c0f0d09)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 1 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 1 15(_ent (_inout((i 2))))))
				(_port (_int Y1 0 1 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 1 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 1 20(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 1 21(_ent (_out))))
				(_port (_int Ylatch2 0 1 22(_ent (_out))))
				(_port (_int Ylatch3 0 1 23(_ent (_out))))
				(_port (_int Y 0 1 24(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 1 27(_ent (_in((i 2))))))
				(_port (_int LE -1 1 28(_ent (_inout((i 2))))))
				(_port (_int CLK -1 1 29(_ent (_in))))
				(_port (_int CLR -1 1 30(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 64(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((Y)(Y))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Y)(Y))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 18(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 1 38(_arch(_uni))))
		(_sig (_int CLR -1 1 39(_arch(_uni))))
		(_sig (_int GATE -1 1 40(_arch(_uni))))
		(_sig (_int CLK -1 1 41(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 44(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 1 44(_arch(_uni))))
		(_sig (_int Y2 1 1 45(_arch(_uni))))
		(_sig (_int Y3 1 1 46(_arch(_uni))))
		(_sig (_int Y 1 1 47(_arch(_uni))))
		(_sig (_int Ylatch1 1 1 50(_arch(_uni))))
		(_sig (_int Ylatch2 1 1 51(_arch(_uni))))
		(_sig (_int Ylatch3 1 1 52(_arch(_uni))))
		(_sig (_int LE -1 1 53(_arch(_uni))))
		(_sig (_int GATEOUT -1 1 54(_arch(_uni))))
		(_sig (_int END_SIM -2 1 57(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 88(_prcs (_wait_for)(_trgt(1)(13)))))
			(fx_CLK(_arch 1 1 116(_prcs (_wait_for)(_trgt(0))(_read(13)))))
			(CLOCK_CLK(_arch 2 1 134(_prcs (_wait_for)(_trgt(3))(_read(13)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 674 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 159 (miernik_tb))
	(_version vd0)
	(_time 1516136588467 2018.01.16 22:03:08)
	(_source (\./../src/tb/miernik_tb.vhd\))
	(_parameters tan)
	(_code 0b5d590d5c5d5c1c0f0a19515f0d5e0d080d030e5d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Y)(Y))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 1077          1516136588818 Mux
(_unit VHDL (mux 0 6(mux 0 20))
	(_version vd0)
	(_time 1516136588819 2018.01.16 22:03:08)
	(_source (\./../src/Components/Mux.vhd\))
	(_parameters tan)
	(_code 7226267275242e64247d67292b74267577757a7426)
	(_ent
		(_time 1516135630604)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 9(_ent(_out(_string \"0000"\)))))
		(_port (_int X1 0 0 10(_ent(_in(_string \"0000"\)))))
		(_port (_int X2 0 0 11(_ent(_in(_string \"0000"\)))))
		(_port (_int X3 0 0 12(_ent(_in(_string \"0000"\)))))
		(_port (_int SEL -1 0 13(_ent(_in))))
		(_type (_int ~INTEGER~range~0~to~3~13 0 22(_scalar (_to i 0 i 3))))
		(_sig (_int mux 1 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(5)(0))(_sens(4))(_read(5)(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . Mux 1 -1)
)
I 000053 55 1409          1516136588856 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 1 19))
	(_version vd0)
	(_time 1516136588857 2018.01.16 22:03:08)
	(_source (\./../src/Dec_Counters.vhd\(\./../src/Components/Dec_Counters.vhd\)))
	(_parameters tan)
	(_code 91c5959e95c6c684c5c482cb96969497c496959794)
	(_ent
		(_time 1514295834984)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 1 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_trgt(5)(6))(_sens(3)(4)(0)(5))(_dssslsensitivity 2))))
			(line__45(_arch 1 1 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 1 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000046 55 1076          1516136588899 latch
(_unit VHDL (latch 0 6(latch 1 18))
	(_version vd0)
	(_time 1516136588900 2018.01.16 22:03:08)
	(_source (\./../src/latch.vhd\(\./../src/Components/latch.vhd\)))
	(_parameters tan)
	(_code c0949395c19690d6c1c7d89ac2c6c1c7c4c6c3c6c8)
	(_ent
		(_time 1515715949634)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int le_signal 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 1 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 1 26(_prcs (_simple)(_trgt(2))(_sens(0)(3))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 1 -1)
)
I 000053 55 1309          1516136588938 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 1 19))
	(_version vd0)
	(_time 1516136588939 2018.01.16 22:03:08)
	(_source (\./../src/Dec_conter3.vhd\(\./../src/Components/Dec_conter3.vhd\)))
	(_parameters tan)
	(_code df8bdb8d8c8888ca8bd1cc85d8d8dad98ad8dbd9da)
	(_ent
		(_time 1514295835280)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in))))
		(_port (_int CLR -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 1 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(0)(5)))))
			(line__41(_arch 1 1 41(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000053 55 1447          1516136588975 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 1 20))
	(_version vd0)
	(_time 1516136588976 2018.01.16 22:03:08)
	(_source (\./../src/Dec_Counter2.vhd\(\./../src/Components/Dec_Counter2.vhd\)))
	(_parameters tan)
	(_code 0e5a0b085e59591b5b091d5409090b085b090a080b)
	(_ent
		(_time 1514295835032)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 1 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 1 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 1 26(_prcs (_trgt(2)(6))(_sens(4)(5)(0)(1)(6))(_dssslsensitivity 2))))
			(line__48(_arch 1 1 48(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 2 -1)
)
I 000048 55 1095          1516136589023 automat
(_unit VHDL (automat 0 6(automat 1 17))
	(_version vd0)
	(_time 1516136589024 2018.01.16 22:03:09)
	(_source (\./../src/automat.vhd\(\./../src/Components/automat.vhd\)))
	(_parameters tan)
	(_code 3d693d396c6b6d2b696d79676d3a393b3c3a383a39)
	(_ent
		(_time 1514295835186)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 1 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 1 20(_arch(_uni))))
		(_sig (_int laciek -1 1 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(1)(3)(4))(_sens(2))(_read(3)))))
			(line__48(_arch 1 1 48(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 2 -1)
)
I 000048 55 1103          1516136589063 segcode
(_unit VHDL (segcode 0 6(segcode 1 17))
	(_version vd0)
	(_time 1516136589064 2018.01.16 22:03:09)
	(_source (\./../src/segcode.vhd\(\./../src/Components/segcode.vhd\)))
	(_parameters tan)
	(_code 5c095e5f0a0b0f4a5e0f1a06095a595b5f5a595a5b)
	(_ent
		(_time 1515715247686)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 1 0 9(_ent(_out(_string \"0000000"\)))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_prcs
			(line__20(_arch 0 1 20(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686018 131586)
	)
	(_model . segcode 1 -1)
)
I 000050 55 1052          1516136589101 Prescaler
(_unit VHDL (prescaler 0 20(prescaler 1 30))
	(_version vd0)
	(_time 1516136589102 2018.01.16 22:03:09)
	(_source (\./../src/Prescaler.vhd\(\./../src/Components/Prescaler.vhd\)))
	(_parameters tan)
	(_code 8bde8a84dbdcda9c8a8898d1db8dd88d8e8c898c8b)
	(_ent
		(_time 1515716661991)
	)
	(_object
		(_port (_int CLK -1 0 22(_ent(_in)(_event))))
		(_port (_int CLR -1 0 23(_ent(_in)(_event))))
		(_port (_int CEO -1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 32(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int DIVIDER 0 1 32(_arch(_uni))))
		(_cnst (_int divide_factor -2 1 33(_arch((i 10)))))
		(_prcs
			(line__37(_arch 0 1 37(_prcs (_trgt(3))(_sens(0)(1)(3))(_dssslsensitivity 2))))
			(line__52(_arch 1 1 52(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(514)
	)
	(_model . Prescaler 2 -1)
)
I 000053 55 1309          1516136832374 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 1 19))
	(_version vd0)
	(_time 1516136832375 2018.01.16 22:07:12)
	(_source (\./../src/Dec_conter3.vhd\(\./../src/Components/Dec_conter3.vhd\)))
	(_parameters tan)
	(_code cdcdce989c9a9ad899c3de97cacac8cb98cac9cbc8)
	(_ent
		(_time 1514295835280)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in))))
		(_port (_int CLR -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 1 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(5)(0)))))
			(line__41(_arch 1 1 41(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000044 55 9752          1516136929886 top
(_unit VHDL (top 0 28(top 0 46))
	(_version vd0)
	(_time 1516136929887 2018.01.16 22:08:49)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code b9ebb9ede6efedaeebb9ffe2e8bebdbfefbeb9bebd)
	(_ent
		(_time 1516136315122)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 52(_ent (_in))))
				(_port (_int GATE -1 0 53(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 54(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 95(_ent (_in))))
				(_port (_int Ylatch 5 0 96(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 6 0 97(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Mux
			(_object
				(_port (_int SEL -1 0 102(_ent (_in))))
				(_port (_int X1 7 0 103(_ent (_in(_string \"0000"\)))))
				(_port (_int X2 7 0 104(_ent (_in(_string \"0000"\)))))
				(_port (_int X3 7 0 105(_ent (_in(_string \"0000"\)))))
				(_port (_int cnt 8 0 106(_ent (_in))))
				(_port (_int Y 7 0 107(_ent (_out(_string \"0000"\)))))
			)
		)
		(Prescaler
			(_object
				(_port (_int CLK -1 0 112(_ent (_in))))
				(_port (_int CLR -1 0 113(_ent (_in))))
				(_port (_int CEO -1 0 114(_ent (_out))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 78(_ent (_in))))
				(_port (_int GATEIN -1 0 79(_ent (_in((i 2))))))
				(_port (_int fx -1 0 80(_ent (_in))))
				(_port (_int GATEOUT -1 0 81(_ent (_out((i 2))))))
				(_port (_int Y 3 0 82(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 59(_ent (_in))))
				(_port (_int GATEIN -1 0 60(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 61(_ent (_in((i 2))))))
				(_port (_int fx -1 0 62(_ent (_in))))
				(_port (_int GATEOUT -1 0 63(_ent (_inout((i 2))))))
				(_port (_int Y 1 0 64(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 87(_ent (_in((i 2))))))
				(_port (_int LE -1 0 88(_ent (_in((i 2))))))
				(_port (_int Ylicznik 4 0 89(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 4 0 90(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 69(_ent (_in))))
				(_port (_int GATEIN -1 0 70(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 71(_ent (_in((i 2))))))
				(_port (_int fx -1 0 72(_ent (_in))))
				(_port (_int Y 2 0 73(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 138(_comp automat)
		(_port
			((CLK)(CLK))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 145(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U11 0 151(_comp Mux)
		(_port
			((SEL)(GATE1252))
			((X1(3))(BusOutput3(7)))
			((X1(2))(BusOutput3(6)))
			((X1(1))(BusOutput3(5)))
			((X1(0))(BusOutput3(4)))
			((X2(3))(BusOutput1(7)))
			((X2(2))(BusOutput1(6)))
			((X2(1))(BusOutput1(5)))
			((X2(0))(BusOutput1(4)))
			((X3(3))(BusOutput2(7)))
			((X3(2))(BusOutput2(6)))
			((X3(1))(BusOutput2(5)))
			((X3(0))(BusOutput2(4)))
			((cnt)(Dangling_Input_Signal_integer))
			((Y(3))(Ycode(6)))
			((Y(2))(Ycode(5)))
			((Y(1))(Ycode(4)))
			((Y(0))(Ycode(3)))
		)
		(_use (_implicit)
			(_port
				((SEL)(SEL))
				((X1)(X1))
				((X2)(X2))
				((X3)(X3))
				((cnt)(cnt))
				((Y)(Y))
			)
		)
	)
	(_inst U12 0 173(_comp Prescaler)
		(_port
			((CLK)(CLK))
			((CLR)(CLR))
			((CEO)(GATE1252))
		)
		(_use (_ent . Prescaler)
		)
	)
	(_inst U2 0 180(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 189(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 199(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 210(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 221(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 232(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 33(_ent(_out))))
		(_port (_int Ylatch1 0 0 34(_ent(_out))))
		(_port (_int Ylatch2 0 0 35(_ent(_out))))
		(_port (_int Ylatch3 0 0 36(_ent(_out))))
		(_port (_int GATE -1 0 37(_ent(_inout))))
		(_port (_int GATEOUT -1 0 38(_ent(_inout))))
		(_port (_int LE -1 0 39(_ent(_inout))))
		(_port (_int Y1 0 0 40(_ent(_inout))))
		(_port (_int Y2 0 0 41(_ent(_inout))))
		(_port (_int Y3 0 0 42(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 73(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 82(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 89(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 96(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 97(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 103(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~INTEGER~range~0~to~2~13 0 106(_scalar (_to i 0 i 2))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 119(_arch((i 4)))))
		(_sig (_int GATE1252 -1 0 123(_arch(_uni))))
		(_sig (_int GATE84 -1 0 124(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 125(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 9 0 125(_arch(_uni))))
		(_sig (_int BusOutput2 9 0 126(_arch(_uni))))
		(_sig (_int BusOutput3 9 0 127(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 128(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 10 0 128(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 131(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal_integer -2 0 132(_arch(_uni))))
		(_prcs
			(line__245(_arch 0 0 245(_assignment (_alias((Y(0))(Ycode(3))))(_trgt(3(0)))(_sens(18(3))))))
			(line__246(_arch 1 0 246(_assignment (_alias((Y(1))(Ycode(4))))(_trgt(3(1)))(_sens(18(4))))))
			(line__247(_arch 2 0 247(_assignment (_alias((Y(2))(Ycode(5))))(_trgt(3(2)))(_sens(18(5))))))
			(line__248(_arch 3 0 248(_assignment (_alias((Y(3))(Ycode(6))))(_trgt(3(3)))(_sens(18(6))))))
			(line__249(_arch 4 0 249(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(4(0)))(_sens(15(4))))))
			(line__250(_arch 5 0 250(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(4(1)))(_sens(15(5))))))
			(line__251(_arch 6 0 251(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(4(2)))(_sens(15(6))))))
			(line__252(_arch 7 0 252(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(4(3)))(_sens(15(7))))))
			(line__253(_arch 8 0 253(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(5(0)))(_sens(16(4))))))
			(line__254(_arch 9 0 254(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(5(1)))(_sens(16(5))))))
			(line__255(_arch 10 0 255(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(5(2)))(_sens(16(6))))))
			(line__256(_arch 11 0 256(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(5(3)))(_sens(16(7))))))
			(line__257(_arch 12 0 257(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(6(0)))(_sens(17(4))))))
			(line__258(_arch 13 0 258(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(6(1)))(_sens(17(5))))))
			(line__259(_arch 14 0 259(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(6(2)))(_sens(17(6))))))
			(line__260(_arch 15 0 260(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(6(3)))(_sens(17(7))))))
			(line__265(_arch 16 0 265(_assignment (_trgt(19)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 17 -1)
)
I 000053 55 1309          1516137005240 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 1 19))
	(_version vd0)
	(_time 1516137005241 2018.01.16 22:10:05)
	(_source (\./../src/Dec_conter3.vhd\(\./../src/Components/Dec_conter3.vhd\)))
	(_parameters tan)
	(_code 181e4e1f154f4f0d4c160b421f1f1d1e4d1f1c1e1d)
	(_ent
		(_time 1514295835280)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in))))
		(_port (_int CLR -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 1 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(5)(0)))))
			(line__41(_arch 1 1 41(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000053 55 1309          1516137037175 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 1 19))
	(_version vd0)
	(_time 1516137037176 2018.01.16 22:10:37)
	(_source (\./../src/Dec_conter3.vhd\(\./../src/Components/Dec_conter3.vhd\)))
	(_parameters tan)
	(_code cac4c99f9e9d9ddf9ec5d990cdcdcfcc9fcdcecccf)
	(_ent
		(_time 1514295835280)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in))))
		(_port (_int CLR -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 1 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(5)(0)))))
			(line__42(_arch 1 1 42(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000056 55 2855          1516137078594 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1516137078595 2018.01.16 22:11:18)
	(_source (\./../src/miernik_tb.vhd\(\./../src/tb/miernik_tb.vhd\)))
	(_parameters tan)
	(_code 989cc59799cfc98f93cdddc2c09eca9dce9f9c9e9a)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 1 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 1 15(_ent (_inout((i 2))))))
				(_port (_int Y1 0 1 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 1 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 1 20(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 1 21(_ent (_out))))
				(_port (_int Ylatch2 0 1 22(_ent (_out))))
				(_port (_int Ylatch3 0 1 23(_ent (_out))))
				(_port (_int Y 0 1 24(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 1 27(_ent (_in((i 2))))))
				(_port (_int LE -1 1 28(_ent (_inout((i 2))))))
				(_port (_int CLK -1 1 29(_ent (_in))))
				(_port (_int CLR -1 1 30(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 64(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((Y)(Y))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Y)(Y))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 18(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 1 38(_arch(_uni))))
		(_sig (_int CLR -1 1 39(_arch(_uni))))
		(_sig (_int GATE -1 1 40(_arch(_uni))))
		(_sig (_int CLK -1 1 41(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 44(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 1 44(_arch(_uni))))
		(_sig (_int Y2 1 1 45(_arch(_uni))))
		(_sig (_int Y3 1 1 46(_arch(_uni))))
		(_sig (_int Y 1 1 47(_arch(_uni))))
		(_sig (_int Ylatch1 1 1 50(_arch(_uni))))
		(_sig (_int Ylatch2 1 1 51(_arch(_uni))))
		(_sig (_int Ylatch3 1 1 52(_arch(_uni))))
		(_sig (_int LE -1 1 53(_arch(_uni))))
		(_sig (_int GATEOUT -1 1 54(_arch(_uni))))
		(_sig (_int END_SIM -2 1 57(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 88(_prcs (_wait_for)(_trgt(1)(13)))))
			(fx_CLK(_arch 1 1 116(_prcs (_wait_for)(_trgt(0))(_read(13)))))
			(CLOCK_CLK(_arch 2 1 134(_prcs (_wait_for)(_trgt(3))(_read(13)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 674 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 159 (miernik_tb))
	(_version vd0)
	(_time 1516137078604 2018.01.16 22:11:18)
	(_source (\./../src/tb/miernik_tb.vhd\))
	(_parameters tan)
	(_code a7a2aaf0a5f1f0b0a3a6b5fdf3a1f2a1a4a1afa2f1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Y)(Y))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 2855          1516137116799 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1516137116800 2018.01.16 22:11:56)
	(_source (\./../src/miernik_tb.vhd\(\./../src/tb/miernik_tb.vhd\)))
	(_parameters tan)
	(_code d387d281d98482c4d88696898bd581d685d4d7d5d1)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 1 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 1 15(_ent (_inout((i 2))))))
				(_port (_int Y1 0 1 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 1 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 1 20(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 1 21(_ent (_out))))
				(_port (_int Ylatch2 0 1 22(_ent (_out))))
				(_port (_int Ylatch3 0 1 23(_ent (_out))))
				(_port (_int Y 0 1 24(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 1 27(_ent (_in((i 2))))))
				(_port (_int LE -1 1 28(_ent (_inout((i 2))))))
				(_port (_int CLK -1 1 29(_ent (_in))))
				(_port (_int CLR -1 1 30(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 64(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((Y)(Y))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Y)(Y))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 18(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 1 38(_arch(_uni))))
		(_sig (_int CLR -1 1 39(_arch(_uni))))
		(_sig (_int GATE -1 1 40(_arch(_uni))))
		(_sig (_int CLK -1 1 41(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 44(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 1 44(_arch(_uni))))
		(_sig (_int Y2 1 1 45(_arch(_uni))))
		(_sig (_int Y3 1 1 46(_arch(_uni))))
		(_sig (_int Y 1 1 47(_arch(_uni))))
		(_sig (_int Ylatch1 1 1 50(_arch(_uni))))
		(_sig (_int Ylatch2 1 1 51(_arch(_uni))))
		(_sig (_int Ylatch3 1 1 52(_arch(_uni))))
		(_sig (_int LE -1 1 53(_arch(_uni))))
		(_sig (_int GATEOUT -1 1 54(_arch(_uni))))
		(_sig (_int END_SIM -2 1 57(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 88(_prcs (_wait_for)(_trgt(1)(13)))))
			(fx_CLK(_arch 1 1 116(_prcs (_wait_for)(_trgt(0))(_read(13)))))
			(CLOCK_CLK(_arch 2 1 134(_prcs (_wait_for)(_trgt(3))(_read(13)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 674 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 159 (miernik_tb))
	(_version vd0)
	(_time 1516137116809 2018.01.16 22:11:56)
	(_source (\./../src/tb/miernik_tb.vhd\))
	(_parameters tan)
	(_code e2b7b3b1e5b4b5f5e6e3f0b8b6e4b7e4e1e4eae7b4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Y)(Y))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 1077          1516137159404 Mux
(_unit VHDL (mux 0 6(mux 0 20))
	(_version vd0)
	(_time 1516137159405 2018.01.16 22:12:39)
	(_source (\./../src/Components/Mux.vhd\))
	(_parameters tan)
	(_code 4444154745121852124b511f1d42104341434c4210)
	(_ent
		(_time 1516135630604)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 9(_ent(_out(_string \"0000"\)))))
		(_port (_int X1 0 0 10(_ent(_in(_string \"0000"\)))))
		(_port (_int X2 0 0 11(_ent(_in(_string \"0000"\)))))
		(_port (_int X3 0 0 12(_ent(_in(_string \"0000"\)))))
		(_port (_int SEL -1 0 13(_ent(_in))))
		(_type (_int ~INTEGER~range~0~to~3~13 0 22(_scalar (_to i 0 i 3))))
		(_sig (_int mux 1 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(5)(0))(_sens(4))(_read(5)(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . Mux 1 -1)
)
I 000044 55 1077          1516137231004 Mux
(_unit VHDL (mux 0 6(mux 0 20))
	(_version vd0)
	(_time 1516137231005 2018.01.16 22:13:51)
	(_source (\./../src/Components/Mux.vhd\))
	(_parameters tan)
	(_code fefff9afaea8a2e8a8f1eba5a7f8aaf9fbf9f6f8aa)
	(_ent
		(_time 1516135630604)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 9(_ent(_out(_string \"0000"\)))))
		(_port (_int X1 0 0 10(_ent(_in(_string \"0000"\)))))
		(_port (_int X2 0 0 11(_ent(_in(_string \"0000"\)))))
		(_port (_int X3 0 0 12(_ent(_in(_string \"0000"\)))))
		(_port (_int SEL -1 0 13(_ent(_in))))
		(_type (_int ~INTEGER~range~0~to~3~13 0 22(_scalar (_to i 0 i 3))))
		(_sig (_int mux 1 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(5)(0))(_sens(4))(_read(5)(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . Mux 1 -1)
)
I 000044 55 9922          1516137270422 top
(_unit VHDL (top 0 28(top 0 46))
	(_version vd0)
	(_time 1516137270423 2018.01.16 22:14:30)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code eceaeebfe9bab8fbbee2aab7bdebe8eabaebecebe8)
	(_ent
		(_time 1516136315122)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 52(_ent (_in))))
				(_port (_int GATE -1 0 53(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 54(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 95(_ent (_in))))
				(_port (_int Ylatch 5 0 96(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 6 0 97(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Mux
			(_object
				(_port (_int SEL -1 0 102(_ent (_in))))
				(_port (_int X1 7 0 103(_ent (_in(_string \"0000"\)))))
				(_port (_int X2 7 0 104(_ent (_in(_string \"0000"\)))))
				(_port (_int X3 7 0 105(_ent (_in(_string \"0000"\)))))
				(_port (_int cnt 8 0 106(_ent (_in))))
				(_port (_int Y 7 0 107(_ent (_out(_string \"0000"\)))))
			)
		)
		(Prescaler
			(_object
				(_port (_int CLK -1 0 112(_ent (_in))))
				(_port (_int CLR -1 0 113(_ent (_in))))
				(_port (_int CEO -1 0 114(_ent (_out))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 78(_ent (_in))))
				(_port (_int GATEIN -1 0 79(_ent (_in((i 2))))))
				(_port (_int fx -1 0 80(_ent (_in))))
				(_port (_int GATEOUT -1 0 81(_ent (_out((i 2))))))
				(_port (_int Y 3 0 82(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 59(_ent (_in))))
				(_port (_int GATEIN -1 0 60(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 61(_ent (_in((i 2))))))
				(_port (_int fx -1 0 62(_ent (_in))))
				(_port (_int GATEOUT -1 0 63(_ent (_inout((i 2))))))
				(_port (_int Y 1 0 64(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 87(_ent (_in((i 2))))))
				(_port (_int LE -1 0 88(_ent (_in((i 2))))))
				(_port (_int Ylicznik 4 0 89(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 4 0 90(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 69(_ent (_in))))
				(_port (_int GATEIN -1 0 70(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 71(_ent (_in((i 2))))))
				(_port (_int fx -1 0 72(_ent (_in))))
				(_port (_int Y 2 0 73(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 138(_comp automat)
		(_port
			((CLK)(GATE1252))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 145(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U11 0 151(_comp Mux)
		(_port
			((SEL)(GATE1252))
			((X1(3))(BusOutput3(7)))
			((X1(2))(BusOutput3(6)))
			((X1(1))(BusOutput3(5)))
			((X1(0))(BusOutput3(4)))
			((X2(3))(BusOutput1(7)))
			((X2(2))(BusOutput1(6)))
			((X2(1))(BusOutput1(5)))
			((X2(0))(BusOutput1(4)))
			((X3(3))(BusOutput2(7)))
			((X3(2))(BusOutput2(6)))
			((X3(1))(BusOutput2(5)))
			((X3(0))(BusOutput2(4)))
			((cnt)(Dangling_Input_Signal_integer))
			((Y(3))(Ycode(6)))
			((Y(2))(Ycode(5)))
			((Y(1))(Ycode(4)))
			((Y(0))(Ycode(3)))
		)
		(_use (_implicit)
			(_port
				((SEL)(SEL))
				((X1)(X1))
				((X2)(X2))
				((X3)(X3))
				((cnt)(cnt))
				((Y)(Y))
			)
		)
	)
	(_inst U12 0 173(_comp Prescaler)
		(_port
			((CLK)(GATE1252))
			((CLR)(CLR))
		)
		(_use (_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 179(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 188(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 198(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 209(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 220(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 231(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 33(_ent(_out))))
		(_port (_int Ylatch1 0 0 34(_ent(_out))))
		(_port (_int Ylatch2 0 0 35(_ent(_out))))
		(_port (_int Ylatch3 0 0 36(_ent(_out))))
		(_port (_int GATE -1 0 37(_ent(_inout))))
		(_port (_int GATEOUT -1 0 38(_ent(_inout))))
		(_port (_int LE -1 0 39(_ent(_inout))))
		(_port (_int Y1 0 0 40(_ent(_inout))))
		(_port (_int Y2 0 0 41(_ent(_inout))))
		(_port (_int Y3 0 0 42(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 73(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 82(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 89(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 96(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 97(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 103(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~INTEGER~range~0~to~2~13 0 106(_scalar (_to i 0 i 2))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 119(_arch((i 4)))))
		(_sig (_int GATE1252 -1 0 123(_arch(_uni))))
		(_sig (_int GATE84 -1 0 124(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 125(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 9 0 125(_arch(_uni))))
		(_sig (_int BusOutput2 9 0 126(_arch(_uni))))
		(_sig (_int BusOutput3 9 0 127(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 128(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 10 0 128(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 131(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal_integer -2 0 132(_arch(_uni))))
		(_prcs
			(line__244(_arch 0 0 244(_assignment (_alias((GATE1252)(CLK)))(_simpleassign BUF)(_trgt(13))(_sens(0)))))
			(line__247(_arch 1 0 247(_assignment (_alias((Y(0))(Ycode(3))))(_trgt(3(0)))(_sens(18(3))))))
			(line__248(_arch 2 0 248(_assignment (_alias((Y(1))(Ycode(4))))(_trgt(3(1)))(_sens(18(4))))))
			(line__249(_arch 3 0 249(_assignment (_alias((Y(2))(Ycode(5))))(_trgt(3(2)))(_sens(18(5))))))
			(line__250(_arch 4 0 250(_assignment (_alias((Y(3))(Ycode(6))))(_trgt(3(3)))(_sens(18(6))))))
			(line__251(_arch 5 0 251(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(4(0)))(_sens(15(4))))))
			(line__252(_arch 6 0 252(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(4(1)))(_sens(15(5))))))
			(line__253(_arch 7 0 253(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(4(2)))(_sens(15(6))))))
			(line__254(_arch 8 0 254(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(4(3)))(_sens(15(7))))))
			(line__255(_arch 9 0 255(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(5(0)))(_sens(16(4))))))
			(line__256(_arch 10 0 256(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(5(1)))(_sens(16(5))))))
			(line__257(_arch 11 0 257(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(5(2)))(_sens(16(6))))))
			(line__258(_arch 12 0 258(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(5(3)))(_sens(16(7))))))
			(line__259(_arch 13 0 259(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(6(0)))(_sens(17(4))))))
			(line__260(_arch 14 0 260(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(6(1)))(_sens(17(5))))))
			(line__261(_arch 15 0 261(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(6(2)))(_sens(17(6))))))
			(line__262(_arch 16 0 262(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(6(3)))(_sens(17(7))))))
			(line__267(_arch 17 0 267(_assignment (_trgt(19)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 18 -1)
)
I 000044 55 1077          1516137377236 Mux
(_unit VHDL (mux 0 6(mux 0 20))
	(_version vd0)
	(_time 1516137377237 2018.01.16 22:16:17)
	(_source (\./../src/Components/Mux.vhd\))
	(_parameters tan)
	(_code 287c742d257e743e7f2c3d73712e7c2f2d2f202e7c)
	(_ent
		(_time 1516135630604)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 9(_ent(_out(_string \"0000"\)))))
		(_port (_int X1 0 0 10(_ent(_in(_string \"0000"\)))))
		(_port (_int X2 0 0 11(_ent(_in(_string \"0000"\)))))
		(_port (_int X3 0 0 12(_ent(_in(_string \"0000"\)))))
		(_port (_int SEL -1 0 13(_ent(_in))))
		(_type (_int ~INTEGER~range~0~to~3~13 0 22(_scalar (_to i 0 i 3))))
		(_sig (_int mux 1 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(5)(0))(_sens(4))(_read(5)(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . Mux 1 -1)
)
I 000044 55 1055          1516137410337 Mux
(_unit VHDL (mux 0 6(mux 0 20))
	(_version vd0)
	(_time 1516137410338 2018.01.16 22:16:50)
	(_source (\./../src/Components/Mux.vhd\))
	(_parameters tan)
	(_code 7e7b237e2e28226828286b2527782a797b7976782a)
	(_ent
		(_time 1516135630604)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 9(_ent(_out(_string \"0000"\)))))
		(_port (_int X1 0 0 10(_ent(_in(_string \"0000"\)))))
		(_port (_int X2 0 0 11(_ent(_in(_string \"0000"\)))))
		(_port (_int X3 0 0 12(_ent(_in(_string \"0000"\)))))
		(_port (_int SEL -1 0 13(_ent(_in))))
		(_type (_int ~INTEGER~range~0~to~3~13 0 22(_scalar (_to i 0 i 3))))
		(_sig (_int mux 1 0 22(_arch(_uni((i 0))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(5)(0))(_sens(4))(_read(5)(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Mux 1 -1)
)
I 000044 55 9922          1516137889864 top
(_unit VHDL (top 0 28(top 0 46))
	(_version vd0)
	(_time 1516137889865 2018.01.16 22:24:49)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code a9a6fcfef6fffdbefba7eff2f8aeadafffaea9aead)
	(_ent
		(_time 1516136315122)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 52(_ent (_in))))
				(_port (_int GATE -1 0 53(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 54(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 95(_ent (_in))))
				(_port (_int Ylatch 5 0 96(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 6 0 97(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Mux
			(_object
				(_port (_int SEL -1 0 102(_ent (_in))))
				(_port (_int X1 7 0 103(_ent (_in(_string \"0000"\)))))
				(_port (_int X2 7 0 104(_ent (_in(_string \"0000"\)))))
				(_port (_int X3 7 0 105(_ent (_in(_string \"0000"\)))))
				(_port (_int cnt 8 0 106(_ent (_in))))
				(_port (_int Y 7 0 107(_ent (_out(_string \"0000"\)))))
			)
		)
		(Prescaler
			(_object
				(_port (_int CLK -1 0 112(_ent (_in))))
				(_port (_int CLR -1 0 113(_ent (_in))))
				(_port (_int CEO -1 0 114(_ent (_out))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 78(_ent (_in))))
				(_port (_int GATEIN -1 0 79(_ent (_in((i 2))))))
				(_port (_int fx -1 0 80(_ent (_in))))
				(_port (_int GATEOUT -1 0 81(_ent (_out((i 2))))))
				(_port (_int Y 3 0 82(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 59(_ent (_in))))
				(_port (_int GATEIN -1 0 60(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 61(_ent (_in((i 2))))))
				(_port (_int fx -1 0 62(_ent (_in))))
				(_port (_int GATEOUT -1 0 63(_ent (_inout((i 2))))))
				(_port (_int Y 1 0 64(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 87(_ent (_in((i 2))))))
				(_port (_int LE -1 0 88(_ent (_in((i 2))))))
				(_port (_int Ylicznik 4 0 89(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 4 0 90(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 69(_ent (_in))))
				(_port (_int GATEIN -1 0 70(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 71(_ent (_in((i 2))))))
				(_port (_int fx -1 0 72(_ent (_in))))
				(_port (_int Y 2 0 73(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 138(_comp automat)
		(_port
			((CLK)(GATE1252))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 145(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U11 0 151(_comp Mux)
		(_port
			((SEL)(GATE1252))
			((X1(3))(BusOutput3(7)))
			((X1(2))(BusOutput3(6)))
			((X1(1))(BusOutput3(5)))
			((X1(0))(BusOutput3(4)))
			((X2(3))(BusOutput1(7)))
			((X2(2))(BusOutput1(6)))
			((X2(1))(BusOutput1(5)))
			((X2(0))(BusOutput1(4)))
			((X3(3))(BusOutput2(7)))
			((X3(2))(BusOutput2(6)))
			((X3(1))(BusOutput2(5)))
			((X3(0))(BusOutput2(4)))
			((cnt)(Dangling_Input_Signal_integer))
			((Y(3))(Ycode(6)))
			((Y(2))(Ycode(5)))
			((Y(1))(Ycode(4)))
			((Y(0))(Ycode(3)))
		)
		(_use (_implicit)
			(_port
				((SEL)(SEL))
				((X1)(X1))
				((X2)(X2))
				((X3)(X3))
				((cnt)(cnt))
				((Y)(Y))
			)
		)
	)
	(_inst U12 0 173(_comp Prescaler)
		(_port
			((CLK)(GATE1252))
			((CLR)(CLR))
		)
		(_use (_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 179(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 188(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 198(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 209(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 220(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 231(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 33(_ent(_out))))
		(_port (_int Ylatch1 0 0 34(_ent(_out))))
		(_port (_int Ylatch2 0 0 35(_ent(_out))))
		(_port (_int Ylatch3 0 0 36(_ent(_out))))
		(_port (_int GATE -1 0 37(_ent(_inout))))
		(_port (_int GATEOUT -1 0 38(_ent(_inout))))
		(_port (_int LE -1 0 39(_ent(_inout))))
		(_port (_int Y1 0 0 40(_ent(_inout))))
		(_port (_int Y2 0 0 41(_ent(_inout))))
		(_port (_int Y3 0 0 42(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 73(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 82(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 89(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 96(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 97(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 103(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~INTEGER~range~0~to~2~13 0 106(_scalar (_to i 0 i 2))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 119(_arch((i 4)))))
		(_sig (_int GATE1252 -1 0 123(_arch(_uni))))
		(_sig (_int GATE84 -1 0 124(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 125(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 9 0 125(_arch(_uni))))
		(_sig (_int BusOutput2 9 0 126(_arch(_uni))))
		(_sig (_int BusOutput3 9 0 127(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 128(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 10 0 128(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 131(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal_integer -2 0 132(_arch(_uni))))
		(_prcs
			(line__244(_arch 0 0 244(_assignment (_alias((GATE1252)(CLK)))(_simpleassign BUF)(_trgt(13))(_sens(0)))))
			(line__247(_arch 1 0 247(_assignment (_alias((Y(0))(Ycode(3))))(_trgt(3(0)))(_sens(18(3))))))
			(line__248(_arch 2 0 248(_assignment (_alias((Y(1))(Ycode(4))))(_trgt(3(1)))(_sens(18(4))))))
			(line__249(_arch 3 0 249(_assignment (_alias((Y(2))(Ycode(5))))(_trgt(3(2)))(_sens(18(5))))))
			(line__250(_arch 4 0 250(_assignment (_alias((Y(3))(Ycode(6))))(_trgt(3(3)))(_sens(18(6))))))
			(line__251(_arch 5 0 251(_assignment (_alias((Ylatch1(0))(BusOutput1(4))))(_trgt(4(0)))(_sens(15(4))))))
			(line__252(_arch 6 0 252(_assignment (_alias((Ylatch1(1))(BusOutput1(5))))(_trgt(4(1)))(_sens(15(5))))))
			(line__253(_arch 7 0 253(_assignment (_alias((Ylatch1(2))(BusOutput1(6))))(_trgt(4(2)))(_sens(15(6))))))
			(line__254(_arch 8 0 254(_assignment (_alias((Ylatch1(3))(BusOutput1(7))))(_trgt(4(3)))(_sens(15(7))))))
			(line__255(_arch 9 0 255(_assignment (_alias((Ylatch2(0))(BusOutput2(4))))(_trgt(5(0)))(_sens(16(4))))))
			(line__256(_arch 10 0 256(_assignment (_alias((Ylatch2(1))(BusOutput2(5))))(_trgt(5(1)))(_sens(16(5))))))
			(line__257(_arch 11 0 257(_assignment (_alias((Ylatch2(2))(BusOutput2(6))))(_trgt(5(2)))(_sens(16(6))))))
			(line__258(_arch 12 0 258(_assignment (_alias((Ylatch2(3))(BusOutput2(7))))(_trgt(5(3)))(_sens(16(7))))))
			(line__259(_arch 13 0 259(_assignment (_alias((Ylatch3(0))(BusOutput3(4))))(_trgt(6(0)))(_sens(17(4))))))
			(line__260(_arch 14 0 260(_assignment (_alias((Ylatch3(1))(BusOutput3(5))))(_trgt(6(1)))(_sens(17(5))))))
			(line__261(_arch 15 0 261(_assignment (_alias((Ylatch3(2))(BusOutput3(6))))(_trgt(6(2)))(_sens(17(6))))))
			(line__262(_arch 16 0 262(_assignment (_alias((Ylatch3(3))(BusOutput3(7))))(_trgt(6(3)))(_sens(17(7))))))
			(line__267(_arch 17 0 267(_assignment (_trgt(19)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 18 -1)
)
I 000056 55 2855          1516137889925 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1516137889926 2018.01.16 22:24:49)
	(_source (\./../src/miernik_tb.vhd\(\./../src/tb/miernik_tb.vhd\)))
	(_parameters tan)
	(_code d8d6dd8ad98f89cfd38d9d8280de8add8edfdcdeda)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 1 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 1 15(_ent (_inout((i 2))))))
				(_port (_int Y1 0 1 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 1 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 1 20(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 1 21(_ent (_out))))
				(_port (_int Ylatch2 0 1 22(_ent (_out))))
				(_port (_int Ylatch3 0 1 23(_ent (_out))))
				(_port (_int Y 0 1 24(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 1 27(_ent (_in((i 2))))))
				(_port (_int LE -1 1 28(_ent (_inout((i 2))))))
				(_port (_int CLK -1 1 29(_ent (_in))))
				(_port (_int CLR -1 1 30(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 64(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((Y)(Y))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Y)(Y))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 18(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 1 38(_arch(_uni))))
		(_sig (_int CLR -1 1 39(_arch(_uni))))
		(_sig (_int GATE -1 1 40(_arch(_uni))))
		(_sig (_int CLK -1 1 41(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 44(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 1 44(_arch(_uni))))
		(_sig (_int Y2 1 1 45(_arch(_uni))))
		(_sig (_int Y3 1 1 46(_arch(_uni))))
		(_sig (_int Y 1 1 47(_arch(_uni))))
		(_sig (_int Ylatch1 1 1 50(_arch(_uni))))
		(_sig (_int Ylatch2 1 1 51(_arch(_uni))))
		(_sig (_int Ylatch3 1 1 52(_arch(_uni))))
		(_sig (_int LE -1 1 53(_arch(_uni))))
		(_sig (_int GATEOUT -1 1 54(_arch(_uni))))
		(_sig (_int END_SIM -2 1 57(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 88(_prcs (_wait_for)(_trgt(1)(13)))))
			(fx_CLK(_arch 1 1 116(_prcs (_wait_for)(_trgt(0))(_read(13)))))
			(CLOCK_CLK(_arch 2 1 134(_prcs (_wait_for)(_trgt(3))(_read(13)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 674 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 159 (miernik_tb))
	(_version vd0)
	(_time 1516137889933 2018.01.16 22:24:49)
	(_source (\./../src/tb/miernik_tb.vhd\))
	(_parameters tan)
	(_code e7e8b2b4e5b1b0f0e3e6f5bdb3e1b2e1e4e1efe2b1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Y)(Y))
					((Ylatch1)(Ylatch1))
					((Ylatch2)(Ylatch2))
					((Ylatch3)(Ylatch3))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 1055          1516137889968 Mux
(_unit VHDL (mux 0 6(mux 0 20))
	(_version vd0)
	(_time 1516137889969 2018.01.16 22:24:49)
	(_source (\./../src/Components/Mux.vhd\))
	(_parameters tan)
	(_code 0709010005515b115151125c5e01530002000f0153)
	(_ent
		(_time 1516135630604)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 9(_ent(_out(_string \"0000"\)))))
		(_port (_int X1 0 0 10(_ent(_in(_string \"0000"\)))))
		(_port (_int X2 0 0 11(_ent(_in(_string \"0000"\)))))
		(_port (_int X3 0 0 12(_ent(_in(_string \"0000"\)))))
		(_port (_int SEL -1 0 13(_ent(_in))))
		(_type (_int ~INTEGER~range~0~to~3~13 0 22(_scalar (_to i 0 i 3))))
		(_sig (_int mux 1 0 22(_arch(_uni((i 0))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(5)(0))(_sens(4))(_read(5)(1)(2)(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Mux 1 -1)
)
I 000053 55 1409          1516137890017 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 1 19))
	(_version vd0)
	(_time 1516137890018 2018.01.16 22:24:50)
	(_source (\./../src/Dec_Counters.vhd\(\./../src/Components/Dec_Counters.vhd\)))
	(_parameters tan)
	(_code 36386033356161236263256c313133306331323033)
	(_ent
		(_time 1514295834984)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 1 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_trgt(5)(6))(_sens(3)(4)(0)(5))(_dssslsensitivity 2))))
			(line__45(_arch 1 1 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 1 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000046 55 1076          1516137890065 latch
(_unit VHDL (latch 0 6(latch 1 18))
	(_version vd0)
	(_time 1516137890066 2018.01.16 22:24:50)
	(_source (\./../src/latch.vhd\(\./../src/Components/latch.vhd\)))
	(_parameters tan)
	(_code 646a65646132347265637c3e66626563606267626c)
	(_ent
		(_time 1515715949634)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int le_signal 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 1 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 1 26(_prcs (_simple)(_trgt(2))(_sens(0)(3))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 1 -1)
)
I 000053 55 1309          1516137890109 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 1 19))
	(_version vd0)
	(_time 1516137890110 2018.01.16 22:24:50)
	(_source (\./../src/Dec_conter3.vhd\(\./../src/Components/Dec_conter3.vhd\)))
	(_parameters tan)
	(_code 939dc59c95c4c486c79c80c994949695c694979596)
	(_ent
		(_time 1514295835280)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in))))
		(_port (_int CLR -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 1 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(0)(5)))))
			(line__42(_arch 1 1 42(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000053 55 1447          1516137890147 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 1 20))
	(_version vd0)
	(_time 1516137890148 2018.01.16 22:24:50)
	(_source (\./../src/Dec_Counter2.vhd\(\./../src/Components/Dec_Counter2.vhd\)))
	(_parameters tan)
	(_code c2cc9497c59595d797c5d198c5c5c7c497c5c6c4c7)
	(_ent
		(_time 1514295835032)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 1 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 1 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 1 26(_prcs (_trgt(2)(6))(_sens(4)(5)(0)(1)(6))(_dssslsensitivity 2))))
			(line__48(_arch 1 1 48(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 2 -1)
)
I 000048 55 1095          1516137890195 automat
(_unit VHDL (automat 0 6(automat 1 17))
	(_version vd0)
	(_time 1516137890196 2018.01.16 22:24:50)
	(_source (\./../src/automat.vhd\(\./../src/Components/automat.vhd\)))
	(_parameters tan)
	(_code f1ffa2a0f5a7a1e7a5a1b5aba1f6f5f7f0f6f4f6f5)
	(_ent
		(_time 1514295835186)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 1 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 1 20(_arch(_uni))))
		(_sig (_int laciek -1 1 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(1)(3)(4))(_sens(2))(_read(3)))))
			(line__48(_arch 1 1 48(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 2 -1)
)
I 000048 55 1103          1516137890237 segcode
(_unit VHDL (segcode 0 6(segcode 1 17))
	(_version vd0)
	(_time 1516137890238 2018.01.16 22:24:50)
	(_source (\./../src/segcode.vhd\(\./../src/Components/segcode.vhd\)))
	(_parameters tan)
	(_code 101f4017154743061243564a451615171316151617)
	(_ent
		(_time 1515715247686)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 1 0 9(_ent(_out(_string \"0000000"\)))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_prcs
			(line__20(_arch 0 1 20(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686018 131586)
	)
	(_model . segcode 1 -1)
)
I 000050 55 1052          1516137890279 Prescaler
(_unit VHDL (prescaler 0 20(prescaler 1 30))
	(_version vd0)
	(_time 1516137890280 2018.01.16 22:24:50)
	(_source (\./../src/Prescaler.vhd\(\./../src/Components/Prescaler.vhd\)))
	(_parameters tan)
	(_code 3f306c3b6b686e283e3c2c656f396c393a383d383f)
	(_ent
		(_time 1515716661991)
	)
	(_object
		(_port (_int CLK -1 0 22(_ent(_in)(_event))))
		(_port (_int CLR -1 0 23(_ent(_in)(_event))))
		(_port (_int CEO -1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 32(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int DIVIDER 0 1 32(_arch(_uni))))
		(_cnst (_int divide_factor -2 1 33(_arch((i 10)))))
		(_prcs
			(line__37(_arch 0 1 37(_prcs (_trgt(3))(_sens(0)(1)(3))(_dssslsensitivity 2))))
			(line__52(_arch 1 1 52(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(514)
	)
	(_model . Prescaler 2 -1)
)
I 000044 55 1277          1516137929066 Mux
(_unit VHDL (mux 0 6(mux 0 20))
	(_version vd0)
	(_time 1516137929067 2018.01.16 22:25:29)
	(_source (\./../src/Components/Mux.vhd\))
	(_parameters tan)
	(_code bcb8ebe9eaeae0aaeae9a9e7e5bae8bbb9bbb4bae8)
	(_ent
		(_time 1516135630604)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 9(_ent(_out(_string \"0000"\)))))
		(_port (_int X1 0 0 10(_ent(_in(_string \"0000"\)))))
		(_port (_int X2 0 0 11(_ent(_in(_string \"0000"\)))))
		(_port (_int X3 0 0 12(_ent(_in(_string \"0000"\)))))
		(_port (_int SEL -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Yx 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~INTEGER~range~0~to~3~13 0 22(_scalar (_to i 0 i 3))))
		(_sig (_int mux 2 0 22(_arch(_uni((i 0))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(5)(6))(_sens(4))(_read(6)(1)(2)(3)))))
			(line__46(_arch 1 0 46(_assignment (_alias((Y)(yx)))(_trgt(0))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Mux 2 -1)
)
I 000044 55 7998          1516138019199 top
(_unit VHDL (top 0 28(top 0 43))
	(_version vd0)
	(_time 1516138019200 2018.01.16 22:26:59)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code d9d6de8b868f8dce88df9f8288dedddf8fded9dedd)
	(_ent
		(_time 1516138019196)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 49(_ent (_in))))
				(_port (_int GATE -1 0 50(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 51(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 92(_ent (_in))))
				(_port (_int Ylatch 5 0 93(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 6 0 94(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Mux
			(_object
				(_port (_int SEL -1 0 99(_ent (_in))))
				(_port (_int X1 7 0 100(_ent (_in(_string \"0000"\)))))
				(_port (_int X2 7 0 101(_ent (_in(_string \"0000"\)))))
				(_port (_int X3 7 0 102(_ent (_in(_string \"0000"\)))))
				(_port (_int cnt 8 0 103(_ent (_in))))
				(_port (_int Y 7 0 104(_ent (_out(_string \"0000"\)))))
			)
		)
		(Prescaler
			(_object
				(_port (_int CLK -1 0 109(_ent (_in))))
				(_port (_int CLR -1 0 110(_ent (_in))))
				(_port (_int CEO -1 0 111(_ent (_out))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 75(_ent (_in))))
				(_port (_int GATEIN -1 0 76(_ent (_in((i 2))))))
				(_port (_int fx -1 0 77(_ent (_in))))
				(_port (_int GATEOUT -1 0 78(_ent (_out((i 2))))))
				(_port (_int Y 3 0 79(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 56(_ent (_in))))
				(_port (_int GATEIN -1 0 57(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 58(_ent (_in((i 2))))))
				(_port (_int fx -1 0 59(_ent (_in))))
				(_port (_int GATEOUT -1 0 60(_ent (_inout((i 2))))))
				(_port (_int Y 1 0 61(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 84(_ent (_in((i 2))))))
				(_port (_int LE -1 0 85(_ent (_in((i 2))))))
				(_port (_int Ylicznik 4 0 86(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 4 0 87(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 66(_ent (_in))))
				(_port (_int GATEIN -1 0 67(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int Y 2 0 70(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 135(_comp automat)
		(_port
			((CLK)(GATE1252))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 142(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U11 0 148(_comp Mux)
		(_port
			((SEL)(GATE1252))
			((X1(3))(BusOutput3(7)))
			((X1(2))(BusOutput3(6)))
			((X1(1))(BusOutput3(5)))
			((X1(0))(BusOutput3(4)))
			((X2(3))(BusOutput1(7)))
			((X2(2))(BusOutput1(6)))
			((X2(1))(BusOutput1(5)))
			((X2(0))(BusOutput1(4)))
			((X3(3))(BusOutput2(7)))
			((X3(2))(BusOutput2(6)))
			((X3(1))(BusOutput2(5)))
			((X3(0))(BusOutput2(4)))
			((cnt)(Dangling_Input_Signal_integer))
			((Y)(Y))
		)
		(_use (_implicit)
			(_port
				((SEL)(SEL))
				((X1)(X1))
				((X2)(X2))
				((X3)(X3))
				((cnt)(cnt))
				((Y)(Y))
			)
		)
	)
	(_inst U12 0 167(_comp Prescaler)
		(_port
			((CLK)(GATE1252))
			((CLR)(CLR))
		)
		(_use (_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 173(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 182(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 192(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 203(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 214(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 225(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 33(_ent(_out))))
		(_port (_int GATE -1 0 34(_ent(_inout))))
		(_port (_int GATEOUT -1 0 35(_ent(_inout))))
		(_port (_int LE -1 0 36(_ent(_inout))))
		(_port (_int Y1 0 0 37(_ent(_inout))))
		(_port (_int Y2 0 0 38(_ent(_inout))))
		(_port (_int Y3 0 0 39(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 70(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 79(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 86(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 93(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 94(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 100(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~INTEGER~range~0~to~2~13 0 103(_scalar (_to i 0 i 2))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 116(_arch((i 4)))))
		(_sig (_int GATE1252 -1 0 120(_arch(_uni))))
		(_sig (_int GATE84 -1 0 121(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 122(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 9 0 122(_arch(_uni))))
		(_sig (_int BusOutput2 9 0 123(_arch(_uni))))
		(_sig (_int BusOutput3 9 0 124(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 125(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 10 0 125(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 128(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal_integer -2 0 129(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment (_alias((GATE1252)(CLK)))(_simpleassign BUF)(_trgt(10))(_sens(0)))))
			(line__243(_arch 1 0 243(_assignment (_trgt(16)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 2 -1)
)
I 000056 55 2854          1516138019287 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1516138019288 2018.01.16 22:26:59)
	(_source (\./../src/miernik_tb.vhd\(\./../src/tb/miernik_tb.vhd\)))
	(_parameters tan)
	(_code 37396732396066203c62726d6f3165326130333135)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 1 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 1 15(_ent (_inout((i 2))))))
				(_port (_int Y1 0 1 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 1 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 1 20(_ent (_inout(_string \"0000"\)))))
				(_port (_int Ylatch1 0 1 21(_ent (_out))))
				(_port (_int Ylatch2 0 1 22(_ent (_out))))
				(_port (_int Ylatch3 0 1 23(_ent (_out))))
				(_port (_int Y 0 1 24(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 1 27(_ent (_in((i 2))))))
				(_port (_int LE -1 1 28(_ent (_inout((i 2))))))
				(_port (_int CLK -1 1 29(_ent (_in))))
				(_port (_int CLR -1 1 30(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 64(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Ylatch1)(Ylatch1))
			((Ylatch2)(Ylatch2))
			((Ylatch3)(Ylatch3))
			((Y)(Y))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_implicit)
			(_port
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
				((Ylatch1)(Ylatch1))
				((Ylatch2)(Ylatch2))
				((Ylatch3)(Ylatch3))
				((Y)(Y))
				((fx)(fx))
				((LE)(LE))
				((CLK)(CLK))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 18(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 1 38(_arch(_uni))))
		(_sig (_int CLR -1 1 39(_arch(_uni))))
		(_sig (_int GATE -1 1 40(_arch(_uni))))
		(_sig (_int CLK -1 1 41(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 44(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 1 44(_arch(_uni))))
		(_sig (_int Y2 1 1 45(_arch(_uni))))
		(_sig (_int Y3 1 1 46(_arch(_uni))))
		(_sig (_int Y 1 1 47(_arch(_uni))))
		(_sig (_int Ylatch1 1 1 50(_arch(_uni))))
		(_sig (_int Ylatch2 1 1 51(_arch(_uni))))
		(_sig (_int Ylatch3 1 1 52(_arch(_uni))))
		(_sig (_int LE -1 1 53(_arch(_uni))))
		(_sig (_int GATEOUT -1 1 54(_arch(_uni))))
		(_sig (_int END_SIM -2 1 57(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 88(_prcs (_wait_for)(_trgt(1)(13)))))
			(fx_CLK(_arch 1 1 116(_prcs (_wait_for)(_trgt(0))(_read(13)))))
			(CLOCK_CLK(_arch 2 1 134(_prcs (_wait_for)(_trgt(3))(_read(13)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000044 55 1277          1516138019505 Mux
(_unit VHDL (mux 0 6(mux 0 20))
	(_version vd0)
	(_time 1516138019506 2018.01.16 22:26:59)
	(_source (\./../src/Components/Mux.vhd\))
	(_parameters tan)
	(_code 121c431415444e04444707494b14461517151a1446)
	(_ent
		(_time 1516135630604)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 9(_ent(_out(_string \"0000"\)))))
		(_port (_int X1 0 0 10(_ent(_in(_string \"0000"\)))))
		(_port (_int X2 0 0 11(_ent(_in(_string \"0000"\)))))
		(_port (_int X3 0 0 12(_ent(_in(_string \"0000"\)))))
		(_port (_int SEL -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Yx 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~INTEGER~range~0~to~3~13 0 22(_scalar (_to i 0 i 3))))
		(_sig (_int mux 2 0 22(_arch(_uni((i 0))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(5)(6))(_sens(4))(_read(6)(1)(2)(3)))))
			(line__46(_arch 1 0 46(_assignment (_alias((Y)(yx)))(_trgt(0))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Mux 2 -1)
)
I 000053 55 1409          1516138019554 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 1 19))
	(_version vd0)
	(_time 1516138019555 2018.01.16 22:26:59)
	(_source (\./../src/Dec_Counters.vhd\(\./../src/Components/Dec_Counters.vhd\)))
	(_parameters tan)
	(_code 404e4142451717551415531a474745461547444645)
	(_ent
		(_time 1514295834984)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 1 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_trgt(5)(6))(_sens(3)(4)(5)(0))(_dssslsensitivity 2))))
			(line__45(_arch 1 1 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 1 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
I 000046 55 1076          1516138019611 latch
(_unit VHDL (latch 0 6(latch 1 18))
	(_version vd0)
	(_time 1516138019612 2018.01.16 22:26:59)
	(_source (\./../src/latch.vhd\(\./../src/Components/latch.vhd\)))
	(_parameters tan)
	(_code 6f61396f38393f796e6877356d696e686b696c6967)
	(_ent
		(_time 1515715949634)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int le_signal 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 1 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 1 26(_prcs (_simple)(_trgt(2))(_sens(0)(3))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 1 -1)
)
I 000053 55 1309          1516138019658 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 1 19))
	(_version vd0)
	(_time 1516138019659 2018.01.16 22:26:59)
	(_source (\./../src/Dec_conter3.vhd\(\./../src/Components/Dec_conter3.vhd\)))
	(_parameters tan)
	(_code 9e909f91cec9c98bca918dc499999b98cb999a989b)
	(_ent
		(_time 1514295835280)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in))))
		(_port (_int CLR -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 1 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(5)(0)))))
			(line__42(_arch 1 1 42(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
I 000053 55 1447          1516138019704 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 1 20))
	(_version vd0)
	(_time 1516138019705 2018.01.16 22:26:59)
	(_source (\./../src/Dec_Counter2.vhd\(\./../src/Components/Dec_Counter2.vhd\)))
	(_parameters tan)
	(_code cdc3cc989c9a9ad898cade97cacac8cb98cac9cbc8)
	(_ent
		(_time 1514295835032)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 1 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 1 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 1 26(_prcs (_trgt(6)(2))(_sens(4)(5)(6)(0)(1))(_dssslsensitivity 2))))
			(line__48(_arch 1 1 48(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 2 -1)
)
I 000048 55 1095          1516138019762 automat
(_unit VHDL (automat 0 6(automat 1 17))
	(_version vd0)
	(_time 1516138019763 2018.01.16 22:26:59)
	(_source (\./../src/automat.vhd\(\./../src/Components/automat.vhd\)))
	(_parameters tan)
	(_code 0c020b0b5a5a5c1a585c48565c0b080a0d0b090b08)
	(_ent
		(_time 1514295835186)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 1 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 1 20(_arch(_uni))))
		(_sig (_int laciek -1 1 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(3)(4)(1))(_sens(2))(_read(3)))))
			(line__48(_arch 1 1 48(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 2 -1)
)
I 000048 55 1103          1516138019809 segcode
(_unit VHDL (segcode 0 6(segcode 1 17))
	(_version vd0)
	(_time 1516138019810 2018.01.16 22:26:59)
	(_source (\./../src/segcode.vhd\(\./../src/Components/segcode.vhd\)))
	(_parameters tan)
	(_code 3a353f3f6e6d692c38697c606f3c3f3d393c3f3c3d)
	(_ent
		(_time 1515715247686)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 1 0 9(_ent(_out(_string \"0000000"\)))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_prcs
			(line__20(_arch 0 1 20(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686018 131586)
	)
	(_model . segcode 1 -1)
)
I 000050 55 1052          1516138019860 Prescaler
(_unit VHDL (prescaler 0 20(prescaler 1 30))
	(_version vd0)
	(_time 1516138019861 2018.01.16 22:26:59)
	(_source (\./../src/Prescaler.vhd\(\./../src/Components/Prescaler.vhd\)))
	(_parameters tan)
	(_code 69666f68623e387e686a7a33396f3a6f6c6e6b6e69)
	(_ent
		(_time 1515716661991)
	)
	(_object
		(_port (_int CLK -1 0 22(_ent(_in)(_event))))
		(_port (_int CLR -1 0 23(_ent(_in)(_event))))
		(_port (_int CEO -1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 32(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int DIVIDER 0 1 32(_arch(_uni))))
		(_cnst (_int divide_factor -2 1 33(_arch((i 10)))))
		(_prcs
			(line__37(_arch 0 1 37(_prcs (_trgt(3))(_sens(0)(1)(3))(_dssslsensitivity 2))))
			(line__52(_arch 1 1 52(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(514)
	)
	(_model . Prescaler 2 -1)
)
I 000056 55 2423          1516138032899 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1516138032900 2018.01.16 22:27:12)
	(_source (\./../src/miernik_tb.vhd\(\./../src/tb/miernik_tb.vhd\)))
	(_parameters tan)
	(_code 60343d60693731776b35253a386632653667646662)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 1 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 1 15(_ent (_inout((i 2))))))
				(_port (_int Y1 0 1 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 1 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 1 20(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y 0 1 24(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 1 27(_ent (_in((i 2))))))
				(_port (_int LE -1 1 28(_ent (_inout((i 2))))))
				(_port (_int CLK -1 1 29(_ent (_in))))
				(_port (_int CLR -1 1 30(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 64(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Y)(Y))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Y)(Y))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 18(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 1 38(_arch(_uni))))
		(_sig (_int CLR -1 1 39(_arch(_uni))))
		(_sig (_int GATE -1 1 40(_arch(_uni))))
		(_sig (_int CLK -1 1 41(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 44(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 1 44(_arch(_uni))))
		(_sig (_int Y2 1 1 45(_arch(_uni))))
		(_sig (_int Y3 1 1 46(_arch(_uni))))
		(_sig (_int Y 1 1 47(_arch(_uni))))
		(_sig (_int LE -1 1 53(_arch(_uni))))
		(_sig (_int GATEOUT -1 1 54(_arch(_uni))))
		(_sig (_int END_SIM -2 1 57(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 88(_prcs (_wait_for)(_trgt(1)(10)))))
			(fx_CLK(_arch 1 1 116(_prcs (_wait_for)(_trgt(0))(_read(10)))))
			(CLOCK_CLK(_arch 2 1 134(_prcs (_wait_for)(_trgt(3))(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 593 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 159 (miernik_tb))
	(_version vd0)
	(_time 1516138032908 2018.01.16 22:27:12)
	(_source (\./../src/tb/miernik_tb.vhd\))
	(_parameters tan)
	(_code 60356d60653637776461723a346635666366686536)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Y)(Y))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 7998          1516138034854 top
(_unit VHDL (top 0 28(top 0 43))
	(_version vd0)
	(_time 1516138034855 2018.01.16 22:27:14)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 01550407565755165007475a500605075706010605)
	(_ent
		(_time 1516138019195)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 49(_ent (_in))))
				(_port (_int GATE -1 0 50(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 51(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 92(_ent (_in))))
				(_port (_int Ylatch 5 0 93(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 6 0 94(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Mux
			(_object
				(_port (_int SEL -1 0 99(_ent (_in))))
				(_port (_int X1 7 0 100(_ent (_in(_string \"0000"\)))))
				(_port (_int X2 7 0 101(_ent (_in(_string \"0000"\)))))
				(_port (_int X3 7 0 102(_ent (_in(_string \"0000"\)))))
				(_port (_int cnt 8 0 103(_ent (_in))))
				(_port (_int Y 7 0 104(_ent (_out(_string \"0000"\)))))
			)
		)
		(Prescaler
			(_object
				(_port (_int CLK -1 0 109(_ent (_in))))
				(_port (_int CLR -1 0 110(_ent (_in))))
				(_port (_int CEO -1 0 111(_ent (_out))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 75(_ent (_in))))
				(_port (_int GATEIN -1 0 76(_ent (_in((i 2))))))
				(_port (_int fx -1 0 77(_ent (_in))))
				(_port (_int GATEOUT -1 0 78(_ent (_out((i 2))))))
				(_port (_int Y 3 0 79(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 56(_ent (_in))))
				(_port (_int GATEIN -1 0 57(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 58(_ent (_in((i 2))))))
				(_port (_int fx -1 0 59(_ent (_in))))
				(_port (_int GATEOUT -1 0 60(_ent (_inout((i 2))))))
				(_port (_int Y 1 0 61(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 84(_ent (_in((i 2))))))
				(_port (_int LE -1 0 85(_ent (_in((i 2))))))
				(_port (_int Ylicznik 4 0 86(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 4 0 87(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 66(_ent (_in))))
				(_port (_int GATEIN -1 0 67(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int Y 2 0 70(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 135(_comp automat)
		(_port
			((CLK)(GATE1252))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 142(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U11 0 148(_comp Mux)
		(_port
			((SEL)(GATE1252))
			((X1(3))(BusOutput3(7)))
			((X1(2))(BusOutput3(6)))
			((X1(1))(BusOutput3(5)))
			((X1(0))(BusOutput3(4)))
			((X2(3))(BusOutput1(7)))
			((X2(2))(BusOutput1(6)))
			((X2(1))(BusOutput1(5)))
			((X2(0))(BusOutput1(4)))
			((X3(3))(BusOutput2(7)))
			((X3(2))(BusOutput2(6)))
			((X3(1))(BusOutput2(5)))
			((X3(0))(BusOutput2(4)))
			((cnt)(Dangling_Input_Signal_integer))
			((Y)(Y))
		)
		(_use (_implicit)
			(_port
				((SEL)(SEL))
				((X1)(X1))
				((X2)(X2))
				((X3)(X3))
				((cnt)(cnt))
				((Y)(Y))
			)
		)
	)
	(_inst U12 0 167(_comp Prescaler)
		(_port
			((CLK)(GATE1252))
			((CLR)(CLR))
		)
		(_use (_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 173(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 182(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 192(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 203(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 214(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 225(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 33(_ent(_out))))
		(_port (_int GATE -1 0 34(_ent(_inout))))
		(_port (_int GATEOUT -1 0 35(_ent(_inout))))
		(_port (_int LE -1 0 36(_ent(_inout))))
		(_port (_int Y1 0 0 37(_ent(_inout))))
		(_port (_int Y2 0 0 38(_ent(_inout))))
		(_port (_int Y3 0 0 39(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 70(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 79(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 86(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 93(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 94(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 100(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~INTEGER~range~0~to~2~13 0 103(_scalar (_to i 0 i 2))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 116(_arch((i 4)))))
		(_sig (_int GATE1252 -1 0 120(_arch(_uni))))
		(_sig (_int GATE84 -1 0 121(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 122(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 9 0 122(_arch(_uni))))
		(_sig (_int BusOutput2 9 0 123(_arch(_uni))))
		(_sig (_int BusOutput3 9 0 124(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 125(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 10 0 125(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 128(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal_integer -2 0 129(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment (_alias((GATE1252)(CLK)))(_simpleassign BUF)(_trgt(10))(_sens(0)))))
			(line__243(_arch 1 0 243(_assignment (_trgt(16)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 2 -1)
)
I 000044 55 7998          1516138115134 top
(_unit VHDL (top 0 28(top 0 43))
	(_version vd0)
	(_time 1516138115135 2018.01.16 22:28:35)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 9bcace949fcdcf8cca9dddc0ca9c9f9dcd9c9b9c9f)
	(_ent
		(_time 1516138019195)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 49(_ent (_in))))
				(_port (_int GATE -1 0 50(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 51(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 92(_ent (_in))))
				(_port (_int Ylatch 5 0 93(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 6 0 94(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Mux
			(_object
				(_port (_int SEL -1 0 99(_ent (_in))))
				(_port (_int X1 7 0 100(_ent (_in(_string \"0000"\)))))
				(_port (_int X2 7 0 101(_ent (_in(_string \"0000"\)))))
				(_port (_int X3 7 0 102(_ent (_in(_string \"0000"\)))))
				(_port (_int cnt 8 0 103(_ent (_in))))
				(_port (_int Y 7 0 104(_ent (_out(_string \"0000"\)))))
			)
		)
		(Prescaler
			(_object
				(_port (_int CLK -1 0 109(_ent (_in))))
				(_port (_int CLR -1 0 110(_ent (_in))))
				(_port (_int CEO -1 0 111(_ent (_out))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 75(_ent (_in))))
				(_port (_int GATEIN -1 0 76(_ent (_in((i 2))))))
				(_port (_int fx -1 0 77(_ent (_in))))
				(_port (_int GATEOUT -1 0 78(_ent (_out((i 2))))))
				(_port (_int Y 3 0 79(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 56(_ent (_in))))
				(_port (_int GATEIN -1 0 57(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 58(_ent (_in((i 2))))))
				(_port (_int fx -1 0 59(_ent (_in))))
				(_port (_int GATEOUT -1 0 60(_ent (_inout((i 2))))))
				(_port (_int Y 1 0 61(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 84(_ent (_in((i 2))))))
				(_port (_int LE -1 0 85(_ent (_in((i 2))))))
				(_port (_int Ylicznik 4 0 86(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 4 0 87(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 66(_ent (_in))))
				(_port (_int GATEIN -1 0 67(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int Y 2 0 70(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 135(_comp automat)
		(_port
			((CLK)(GATE1252))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 142(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U11 0 148(_comp Mux)
		(_port
			((SEL)(GATE1252))
			((X1(3))(BusOutput3(7)))
			((X1(2))(BusOutput3(6)))
			((X1(1))(BusOutput3(5)))
			((X1(0))(BusOutput3(4)))
			((X2(3))(BusOutput1(7)))
			((X2(2))(BusOutput1(6)))
			((X2(1))(BusOutput1(5)))
			((X2(0))(BusOutput1(4)))
			((X3(3))(BusOutput2(7)))
			((X3(2))(BusOutput2(6)))
			((X3(1))(BusOutput2(5)))
			((X3(0))(BusOutput2(4)))
			((cnt)(Dangling_Input_Signal_integer))
			((Y)(Y))
		)
		(_use (_implicit)
			(_port
				((SEL)(SEL))
				((X1)(X1))
				((X2)(X2))
				((X3)(X3))
				((cnt)(cnt))
				((Y)(Y))
			)
		)
	)
	(_inst U12 0 167(_comp Prescaler)
		(_port
			((CLK)(GATE1252))
			((CLR)(CLR))
		)
		(_use (_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 173(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 182(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 192(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 203(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 214(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 225(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 33(_ent(_out))))
		(_port (_int GATE -1 0 34(_ent(_inout))))
		(_port (_int GATEOUT -1 0 35(_ent(_inout))))
		(_port (_int LE -1 0 36(_ent(_inout))))
		(_port (_int Y1 0 0 37(_ent(_inout))))
		(_port (_int Y2 0 0 38(_ent(_inout))))
		(_port (_int Y3 0 0 39(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 70(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 79(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 86(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 93(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 94(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 100(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~INTEGER~range~0~to~2~13 0 103(_scalar (_to i 0 i 2))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 116(_arch((i 4)))))
		(_sig (_int GATE1252 -1 0 120(_arch(_uni))))
		(_sig (_int GATE84 -1 0 121(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 122(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 9 0 122(_arch(_uni))))
		(_sig (_int BusOutput2 9 0 123(_arch(_uni))))
		(_sig (_int BusOutput3 9 0 124(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 125(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 10 0 125(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 128(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal_integer -2 0 129(_arch(_uni))))
		(_prcs
			(line__238(_arch 0 0 238(_assignment (_alias((GATE1252)(CLK)))(_simpleassign BUF)(_trgt(10))(_sens(0)))))
			(line__243(_arch 1 0 243(_assignment (_trgt(16)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 2 -1)
)
I 000044 55 1277          1516138186816 Mux
(_unit VHDL (mux 0 6(mux 0 20))
	(_version vd0)
	(_time 1516138186817 2018.01.16 22:29:46)
	(_source (\./../src/Components/Mux.vhd\))
	(_parameters tan)
	(_code a2a5f4f4a5f4feb4f4f7b7f9fba4f6a5a7a5aaa4f6)
	(_ent
		(_time 1516138186814)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 9(_ent(_out(_string \"0000"\)))))
		(_port (_int X1 0 0 10(_ent(_in(_string \"0000"\)))))
		(_port (_int X2 0 0 11(_ent(_in(_string \"0000"\)))))
		(_port (_int X3 0 0 12(_ent(_in(_string \"0000"\)))))
		(_port (_int CLK -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Yx 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~INTEGER~range~0~to~3~13 0 22(_scalar (_to i 0 i 3))))
		(_sig (_int mux 2 0 22(_arch(_uni((i 0))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(5)(6))(_sens(4))(_read(6)(1)(2)(3)))))
			(line__46(_arch 1 0 46(_assignment (_alias((Y)(yx)))(_trgt(0))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Mux 2 -1)
)
I 000044 55 7692          1516138211617 top
(_unit VHDL (top 0 28(top 0 43))
	(_version vd0)
	(_time 1516138211618 2018.01.16 22:30:11)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 7f7f787e7f292b682f2d39242e787b7929787f787b)
	(_ent
		(_time 1516138019195)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 49(_ent (_in))))
				(_port (_int GATE -1 0 50(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 51(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 92(_ent (_in))))
				(_port (_int Ylatch 5 0 93(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 6 0 94(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Mux
			(_object
				(_port (_int CLK -1 0 99(_ent (_in))))
				(_port (_int X1 7 0 100(_ent (_in(_string \"0000"\)))))
				(_port (_int X2 7 0 101(_ent (_in(_string \"0000"\)))))
				(_port (_int X3 7 0 102(_ent (_in(_string \"0000"\)))))
				(_port (_int Y 7 0 103(_ent (_out(_string \"0000"\)))))
			)
		)
		(Prescaler
			(_object
				(_port (_int CLK -1 0 108(_ent (_in))))
				(_port (_int CLR -1 0 109(_ent (_in))))
				(_port (_int CEO -1 0 110(_ent (_out))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 75(_ent (_in))))
				(_port (_int GATEIN -1 0 76(_ent (_in((i 2))))))
				(_port (_int fx -1 0 77(_ent (_in))))
				(_port (_int GATEOUT -1 0 78(_ent (_out((i 2))))))
				(_port (_int Y 3 0 79(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 56(_ent (_in))))
				(_port (_int GATEIN -1 0 57(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 58(_ent (_in((i 2))))))
				(_port (_int fx -1 0 59(_ent (_in))))
				(_port (_int GATEOUT -1 0 60(_ent (_inout((i 2))))))
				(_port (_int Y 1 0 61(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 84(_ent (_in((i 2))))))
				(_port (_int LE -1 0 85(_ent (_in((i 2))))))
				(_port (_int Ylicznik 4 0 86(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 4 0 87(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 66(_ent (_in))))
				(_port (_int GATEIN -1 0 67(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int Y 2 0 70(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 133(_comp automat)
		(_port
			((CLK)(GATE1252))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 140(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U11 0 146(_comp Mux)
		(_port
			((CLK)(CLK))
			((X1(3))(BusOutput3(7)))
			((X1(2))(BusOutput3(6)))
			((X1(1))(BusOutput3(5)))
			((X1(0))(BusOutput3(4)))
			((X2(3))(BusOutput1(7)))
			((X2(2))(BusOutput1(6)))
			((X2(1))(BusOutput1(5)))
			((X2(0))(BusOutput1(4)))
			((X3(3))(BusOutput2(7)))
			((X3(2))(BusOutput2(6)))
			((X3(1))(BusOutput2(5)))
			((X3(0))(BusOutput2(4)))
			((Y)(Y))
		)
		(_use (_ent . Mux)
			(_port
				((Y)(Y))
				((X1)(X1))
				((X2)(X2))
				((X3)(X3))
				((CLK)(CLK))
			)
		)
	)
	(_inst U12 0 164(_comp Prescaler)
		(_port
			((CLK)(GATE1252))
			((CLR)(CLR))
		)
		(_use (_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 170(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 179(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 189(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 200(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 211(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 222(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 33(_ent(_out))))
		(_port (_int GATE -1 0 34(_ent(_inout))))
		(_port (_int GATEOUT -1 0 35(_ent(_inout))))
		(_port (_int LE -1 0 36(_ent(_inout))))
		(_port (_int Y1 0 0 37(_ent(_inout))))
		(_port (_int Y2 0 0 38(_ent(_inout))))
		(_port (_int Y3 0 0 39(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 70(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 79(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 86(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 93(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 94(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 100(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 115(_arch((i 4)))))
		(_sig (_int GATE1252 -1 0 119(_arch(_uni))))
		(_sig (_int GATE84 -1 0 120(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 121(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 8 0 121(_arch(_uni))))
		(_sig (_int BusOutput2 8 0 122(_arch(_uni))))
		(_sig (_int BusOutput3 8 0 123(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 124(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 9 0 124(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 127(_arch(_uni))))
		(_prcs
			(line__235(_arch 0 0 235(_assignment (_alias((GATE1252)(CLK)))(_simpleassign BUF)(_trgt(10))(_sens(0)))))
			(line__240(_arch 1 0 240(_assignment (_trgt(16)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 2 -1)
)
I 000044 55 7692          1516138225254 top
(_unit VHDL (top 0 28(top 0 43))
	(_version vd0)
	(_time 1516138225255 2018.01.16 22:30:25)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code c89ec49d969e9cdf989a8e9399cfccce9ecfc8cfcc)
	(_ent
		(_time 1516138019195)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 49(_ent (_in))))
				(_port (_int GATE -1 0 50(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 51(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 92(_ent (_in))))
				(_port (_int Ylatch 5 0 93(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 6 0 94(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Mux
			(_object
				(_port (_int CLK -1 0 99(_ent (_in))))
				(_port (_int X1 7 0 100(_ent (_in(_string \"0000"\)))))
				(_port (_int X2 7 0 101(_ent (_in(_string \"0000"\)))))
				(_port (_int X3 7 0 102(_ent (_in(_string \"0000"\)))))
				(_port (_int Y 7 0 103(_ent (_out(_string \"0000"\)))))
			)
		)
		(Prescaler
			(_object
				(_port (_int CLK -1 0 108(_ent (_in))))
				(_port (_int CLR -1 0 109(_ent (_in))))
				(_port (_int CEO -1 0 110(_ent (_out))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 75(_ent (_in))))
				(_port (_int GATEIN -1 0 76(_ent (_in((i 2))))))
				(_port (_int fx -1 0 77(_ent (_in))))
				(_port (_int GATEOUT -1 0 78(_ent (_out((i 2))))))
				(_port (_int Y 3 0 79(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 56(_ent (_in))))
				(_port (_int GATEIN -1 0 57(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 58(_ent (_in((i 2))))))
				(_port (_int fx -1 0 59(_ent (_in))))
				(_port (_int GATEOUT -1 0 60(_ent (_inout((i 2))))))
				(_port (_int Y 1 0 61(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 84(_ent (_in((i 2))))))
				(_port (_int LE -1 0 85(_ent (_in((i 2))))))
				(_port (_int Ylicznik 4 0 86(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 4 0 87(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 66(_ent (_in))))
				(_port (_int GATEIN -1 0 67(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int Y 2 0 70(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 133(_comp automat)
		(_port
			((CLK)(GATE1252))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 140(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U11 0 146(_comp Mux)
		(_port
			((CLK)(CLK))
			((X1(3))(BusOutput3(7)))
			((X1(2))(BusOutput3(6)))
			((X1(1))(BusOutput3(5)))
			((X1(0))(BusOutput3(4)))
			((X2(3))(BusOutput1(7)))
			((X2(2))(BusOutput1(6)))
			((X2(1))(BusOutput1(5)))
			((X2(0))(BusOutput1(4)))
			((X3(3))(BusOutput2(7)))
			((X3(2))(BusOutput2(6)))
			((X3(1))(BusOutput2(5)))
			((X3(0))(BusOutput2(4)))
			((Y)(Y))
		)
		(_use (_ent . Mux)
			(_port
				((Y)(Y))
				((X1)(X1))
				((X2)(X2))
				((X3)(X3))
				((CLK)(CLK))
			)
		)
	)
	(_inst U12 0 164(_comp Prescaler)
		(_port
			((CLK)(GATE1252))
			((CLR)(CLR))
		)
		(_use (_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 170(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 179(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 189(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 200(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 211(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 222(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 33(_ent(_out))))
		(_port (_int GATE -1 0 34(_ent(_inout))))
		(_port (_int GATEOUT -1 0 35(_ent(_inout))))
		(_port (_int LE -1 0 36(_ent(_inout))))
		(_port (_int Y1 0 0 37(_ent(_inout))))
		(_port (_int Y2 0 0 38(_ent(_inout))))
		(_port (_int Y3 0 0 39(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 70(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 79(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 86(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 93(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 94(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 100(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 115(_arch((i 4)))))
		(_sig (_int GATE1252 -1 0 119(_arch(_uni))))
		(_sig (_int GATE84 -1 0 120(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 121(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 8 0 121(_arch(_uni))))
		(_sig (_int BusOutput2 8 0 122(_arch(_uni))))
		(_sig (_int BusOutput3 8 0 123(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 124(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 9 0 124(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 127(_arch(_uni))))
		(_prcs
			(line__235(_arch 0 0 235(_assignment (_alias((GATE1252)(CLK)))(_simpleassign BUF)(_trgt(10))(_sens(0)))))
			(line__240(_arch 1 0 240(_assignment (_trgt(16)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 2 -1)
)
I 000056 55 2423          1516138225309 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1516138225310 2018.01.16 22:30:25)
	(_source (\./../src/miernik_tb.vhd\(\./../src/tb/miernik_tb.vhd\)))
	(_parameters tan)
	(_code f6a1aaa6f9a1a7e1fda3b3acaef0a4f3a0f1f2f0f4)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 1 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 1 15(_ent (_inout((i 2))))))
				(_port (_int Y1 0 1 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 1 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 1 20(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y 0 1 24(_ent (_out(_string \"0000"\)))))
				(_port (_int fx -1 1 27(_ent (_in((i 2))))))
				(_port (_int LE -1 1 28(_ent (_inout((i 2))))))
				(_port (_int CLK -1 1 29(_ent (_in))))
				(_port (_int CLR -1 1 30(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 64(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Y)(Y))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Y)(Y))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 18(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int fx -1 1 38(_arch(_uni))))
		(_sig (_int CLR -1 1 39(_arch(_uni))))
		(_sig (_int GATE -1 1 40(_arch(_uni))))
		(_sig (_int CLK -1 1 41(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 44(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 1 1 44(_arch(_uni))))
		(_sig (_int Y2 1 1 45(_arch(_uni))))
		(_sig (_int Y3 1 1 46(_arch(_uni))))
		(_sig (_int Y 1 1 47(_arch(_uni))))
		(_sig (_int LE -1 1 53(_arch(_uni))))
		(_sig (_int GATEOUT -1 1 54(_arch(_uni))))
		(_sig (_int END_SIM -2 1 57(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 88(_prcs (_wait_for)(_trgt(1)(10)))))
			(fx_CLK(_arch 1 1 116(_prcs (_wait_for)(_trgt(0))(_read(10)))))
			(CLOCK_CLK(_arch 2 1 134(_prcs (_wait_for)(_trgt(3))(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000036 55 593 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 159 (miernik_tb))
	(_version vd0)
	(_time 1516138225317 2018.01.16 22:30:25)
	(_source (\./../src/tb/miernik_tb.vhd\))
	(_parameters tan)
	(_code 06500b00055051110207145c5200530005000e0350)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Y)(Y))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000044 55 1277          1516138225355 Mux
(_unit VHDL (mux 0 6(mux 0 20))
	(_version vd0)
	(_time 1516138225356 2018.01.16 22:30:25)
	(_source (\./../src/Components/Mux.vhd\))
	(_parameters tan)
	(_code 25727820257379337370307e7c23712220222d2371)
	(_ent
		(_time 1516138186813)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 9(_ent(_out(_string \"0000"\)))))
		(_port (_int X1 0 0 10(_ent(_in(_string \"0000"\)))))
		(_port (_int X2 0 0 11(_ent(_in(_string \"0000"\)))))
		(_port (_int X3 0 0 12(_ent(_in(_string \"0000"\)))))
		(_port (_int CLK -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Yx 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~INTEGER~range~0~to~3~13 0 22(_scalar (_to i 0 i 3))))
		(_sig (_int mux 2 0 22(_arch(_uni((i 0))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(5)(6))(_sens(4))(_read(6)(1)(2)(3)))))
			(line__46(_arch 1 0 46(_assignment (_alias((Y)(yx)))(_trgt(0))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Mux 2 -1)
)
V 000053 55 1409          1516138225399 Dec_Counters
(_unit VHDL (dec_counters 0 6(dec_counters 1 19))
	(_version vd0)
	(_time 1516138225400 2018.01.16 22:30:25)
	(_source (\./../src/Dec_Counters.vhd\(\./../src/Components/Dec_Counters.vhd\)))
	(_parameters tan)
	(_code 54035957550303410001470e535351520153505251)
	(_ent
		(_time 1514295834984)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 9(_ent(_out((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in)(_event))))
		(_port (_int CLR -1 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 1 21(_arch(_uni((i 2))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_trgt(5)(6))(_sens(3)(4)(0)(5))(_dssslsensitivity 2))))
			(line__45(_arch 1 1 45(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
			(line__46(_arch 2 1 46(_assignment (_alias((GATEOUT)(Gate_out)))(_simpleassign BUF)(_trgt(1))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(33686019)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counters 3 -1)
)
V 000046 55 1076          1516138225459 latch
(_unit VHDL (latch 0 6(latch 1 18))
	(_version vd0)
	(_time 1516138225460 2018.01.16 22:30:25)
	(_source (\./../src/latch.vhd\(\./../src/Components/latch.vhd\)))
	(_parameters tan)
	(_code 93c4c99c91c5c38592948bc991959294979590959b)
	(_ent
		(_time 1515715949634)
	)
	(_object
		(_port (_int LE -1 0 8(_ent(_in((i 2))))))
		(_port (_int CLR -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 10(_ent(_out(_string \"0000"\)))))
		(_port (_int Ylicznik 0 0 11(_ent(_in(_string \"0000"\)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int le_signal 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_t -1 1 21(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 1 26(_prcs (_simple)(_trgt(2))(_sens(0)(3))(_read(1)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . latch 1 -1)
)
V 000053 55 1309          1516138225494 Dec_Counter3
(_unit VHDL (dec_counter3 0 6(dec_counter3 1 19))
	(_version vd0)
	(_time 1516138225495 2018.01.16 22:30:25)
	(_source (\./../src/Dec_conter3.vhd\(\./../src/Components/Dec_conter3.vhd\)))
	(_parameters tan)
	(_code b2e5bfe6b5e5e5a7e6bda1e8b5b5b7b4e7b5b6b4b7)
	(_ent
		(_time 1514295835280)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 10(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 11(_ent(_in))))
		(_port (_int CLR -1 0 12(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 20(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Count -2 1 21(_arch(_uni((i 1))))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(5))(_sens(1)(4))(_read(0)(5)))))
			(line__42(_arch 1 1 42(_assignment (_alias((Y)(Ylicznik)))(_trgt(2))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter3 2 -1)
)
V 000053 55 1447          1516138225534 Dec_Counter2
(_unit VHDL (dec_counter2 0 6(dec_counter2 1 20))
	(_version vd0)
	(_time 1516138225535 2018.01.16 22:30:25)
	(_source (\./../src/Dec_Counter2.vhd\(\./../src/Components/Dec_Counter2.vhd\)))
	(_parameters tan)
	(_code d186dc83d58686c484d6c28bd6d6d4d784d6d5d7d4)
	(_ent
		(_time 1514295835032)
	)
	(_object
		(_port (_int GATEIN -1 0 8(_ent(_in((i 2))))))
		(_port (_int GATEIN2 -1 0 9(_ent(_in((i 2))))))
		(_port (_int GATEOUT -1 0 10(_ent(_inout((i 2))))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 11(_ent(_inout(_string \"0000"\)))))
		(_port (_int fx -1 0 12(_ent(_in)(_event))))
		(_port (_int CLR -1 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Ylicznik 1 1 21(_arch(_uni(_string \"0000"\)))))
		(_sig (_int Gate_out -1 1 22(_arch(_uni((i 2))))))
		(_sig (_int Count -2 1 23(_arch(_uni((i 1))))))
		(_prcs
			(line__26(_arch 0 1 26(_prcs (_trgt(2)(6))(_sens(4)(5)(0)(1)(6))(_dssslsensitivity 2))))
			(line__48(_arch 1 1 48(_assignment (_alias((Y)(Ylicznik)))(_trgt(3))(_sens(6)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
		(50463235)
		(33686018)
	)
	(_model . Dec_Counter2 2 -1)
)
V 000048 55 1095          1516138225577 automat
(_unit VHDL (automat 0 6(automat 1 17))
	(_version vd0)
	(_time 1516138225578 2018.01.16 22:30:25)
	(_source (\./../src/automat.vhd\(\./../src/Components/automat.vhd\)))
	(_parameters tan)
	(_code 00575007055650165450445a500704060107050704)
	(_ent
		(_time 1514295835186)
	)
	(_object
		(_port (_int GATE -1 0 8(_ent(_inout((i 2))))))
		(_port (_int LE -1 0 9(_ent(_inout((i 2))))))
		(_port (_int CLK -1 0 10(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 19(_array -1 ((_dto i 2 i 0)))))
		(_sig (_int clka 0 1 19(_arch(_uni(_string \"000"\)))))
		(_sig (_int Gate_t -1 1 20(_arch(_uni))))
		(_sig (_int laciek -1 1 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 1 24(_prcs (_simple)(_trgt(1)(3)(4))(_sens(2))(_read(3)))))
			(line__48(_arch 1 1 48(_assignment (_alias((GATE)(Gate_t)))(_simpleassign BUF)(_trgt(0))(_sens(4)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131587)
		(131586)
		(197379)
	)
	(_model . automat 2 -1)
)
V 000048 55 1103          1516138225622 segcode
(_unit VHDL (segcode 0 6(segcode 1 17))
	(_version vd0)
	(_time 1516138225623 2018.01.16 22:30:25)
	(_source (\./../src/segcode.vhd\(\./../src/Components/segcode.vhd\)))
	(_parameters tan)
	(_code 2f797d2b7c787c392d7c69757a292a282c292a2928)
	(_ent
		(_time 1515715247686)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Ylatch 0 0 8(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Ycode 1 0 9(_ent(_out(_string \"0000000"\)))))
		(_port (_int CLR -1 0 10(_ent(_in))))
		(_prcs
			(line__20(_arch 0 1 20(_assignment (_trgt(1))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33686018 131586)
	)
	(_model . segcode 1 -1)
)
V 000050 55 1052          1516138225660 Prescaler
(_unit VHDL (prescaler 0 20(prescaler 1 30))
	(_version vd0)
	(_time 1516138225661 2018.01.16 22:30:25)
	(_source (\./../src/Prescaler.vhd\(\./../src/Components/Prescaler.vhd\)))
	(_parameters tan)
	(_code 4e181f4d19191f594f4d5d141e481d484b494c494e)
	(_ent
		(_time 1515716661991)
	)
	(_object
		(_port (_int CLK -1 0 22(_ent(_in)(_event))))
		(_port (_int CLR -1 0 23(_ent(_in)(_event))))
		(_port (_int CEO -1 0 24(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 32(_array -1 ((_dto i 1 i 0)))))
		(_sig (_int DIVIDER 0 1 32(_arch(_uni))))
		(_cnst (_int divide_factor -2 1 33(_arch((i 10)))))
		(_prcs
			(line__37(_arch 0 1 37(_prcs (_trgt(3))(_sens(0)(1)(3))(_dssslsensitivity 2))))
			(line__52(_arch 1 1 52(_assignment (_trgt(2))(_sens(3)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(514)
	)
	(_model . Prescaler 2 -1)
)
I 000044 55 7692          1516138247663 top
(_unit VHDL (top 0 28(top 0 43))
	(_version vd0)
	(_time 1516138247664 2018.01.16 22:30:47)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 4e494a4c4d181a591e1c08151f494a4818494e494a)
	(_ent
		(_time 1516138019195)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 49(_ent (_in))))
				(_port (_int GATE -1 0 50(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 51(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 92(_ent (_in))))
				(_port (_int Ylatch 5 0 93(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 6 0 94(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Mux
			(_object
				(_port (_int CLK -1 0 99(_ent (_in))))
				(_port (_int X1 7 0 100(_ent (_in(_string \"0000"\)))))
				(_port (_int X2 7 0 101(_ent (_in(_string \"0000"\)))))
				(_port (_int X3 7 0 102(_ent (_in(_string \"0000"\)))))
				(_port (_int Y 7 0 103(_ent (_out(_string \"0000"\)))))
			)
		)
		(Prescaler
			(_object
				(_port (_int CLK -1 0 108(_ent (_in))))
				(_port (_int CLR -1 0 109(_ent (_in))))
				(_port (_int CEO -1 0 110(_ent (_out))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 75(_ent (_in))))
				(_port (_int GATEIN -1 0 76(_ent (_in((i 2))))))
				(_port (_int fx -1 0 77(_ent (_in))))
				(_port (_int GATEOUT -1 0 78(_ent (_out((i 2))))))
				(_port (_int Y 3 0 79(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 56(_ent (_in))))
				(_port (_int GATEIN -1 0 57(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 58(_ent (_in((i 2))))))
				(_port (_int fx -1 0 59(_ent (_in))))
				(_port (_int GATEOUT -1 0 60(_ent (_inout((i 2))))))
				(_port (_int Y 1 0 61(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 84(_ent (_in((i 2))))))
				(_port (_int LE -1 0 85(_ent (_in((i 2))))))
				(_port (_int Ylicznik 4 0 86(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 4 0 87(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 66(_ent (_in))))
				(_port (_int GATEIN -1 0 67(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int Y 2 0 70(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 133(_comp automat)
		(_port
			((CLK)(GATE1252))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 140(_comp segcode)
		(_port
			((CLR)(Dangling_Input_Signal))
			((Ycode)(Ycode))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U11 0 146(_comp Mux)
		(_port
			((CLK)(CLK))
			((X1(3))(BusOutput3(7)))
			((X1(2))(BusOutput3(6)))
			((X1(1))(BusOutput3(5)))
			((X1(0))(BusOutput3(4)))
			((X2(3))(BusOutput1(7)))
			((X2(2))(BusOutput1(6)))
			((X2(1))(BusOutput1(5)))
			((X2(0))(BusOutput1(4)))
			((X3(3))(BusOutput2(7)))
			((X3(2))(BusOutput2(6)))
			((X3(1))(BusOutput2(5)))
			((X3(0))(BusOutput2(4)))
			((Y)(Y))
		)
		(_use (_ent . Mux)
			(_port
				((Y)(Y))
				((X1)(X1))
				((X2)(X2))
				((X3)(X3))
				((CLK)(CLK))
			)
		)
	)
	(_inst U12 0 164(_comp Prescaler)
		(_port
			((CLK)(GATE1252))
			((CLR)(CLR))
		)
		(_use (_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 170(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 179(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 189(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 200(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 211(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 222(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 33(_ent(_out))))
		(_port (_int GATE -1 0 34(_ent(_inout))))
		(_port (_int GATEOUT -1 0 35(_ent(_inout))))
		(_port (_int LE -1 0 36(_ent(_inout))))
		(_port (_int Y1 0 0 37(_ent(_inout))))
		(_port (_int Y2 0 0 38(_ent(_inout))))
		(_port (_int Y3 0 0 39(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 70(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 79(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 86(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 93(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 94(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 100(_array -1 ((_dto i 3 i 0)))))
		(_cnst (_int DANGLING_INPUT_CONSTANT -1 0 115(_arch((i 4)))))
		(_sig (_int GATE1252 -1 0 119(_arch(_uni))))
		(_sig (_int GATE84 -1 0 120(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 121(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 8 0 121(_arch(_uni))))
		(_sig (_int BusOutput2 8 0 122(_arch(_uni))))
		(_sig (_int BusOutput3 8 0 123(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 124(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Ycode 9 0 124(_arch(_uni))))
		(_sig (_int Dangling_Input_Signal -1 0 127(_arch(_uni))))
		(_prcs
			(line__235(_arch 0 0 235(_assignment (_alias((GATE1252)(CLK)))(_simpleassign BUF)(_trgt(10))(_sens(0)))))
			(line__240(_arch 1 0 240(_assignment (_trgt(16)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 2 -1)
)
V 000044 55 1277          1516138358781 Mux
(_unit VHDL (mux 0 6(mux 0 20))
	(_version vd0)
	(_time 1516138358782 2018.01.16 22:32:38)
	(_source (\./../src/Components/Mux.vhd\))
	(_parameters tan)
	(_code 5307055155050f45050046080a55075456545b5507)
	(_ent
		(_time 1516138186813)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y 0 0 9(_ent(_out(_string \"0000"\)))))
		(_port (_int X1 0 0 10(_ent(_in(_string \"0000"\)))))
		(_port (_int X2 0 0 11(_ent(_in(_string \"0000"\)))))
		(_port (_int X3 0 0 12(_ent(_in(_string \"0000"\)))))
		(_port (_int CLK -1 0 13(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Yx 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_type (_int ~INTEGER~range~0~to~4~13 0 22(_scalar (_to i 0 i 4))))
		(_sig (_int mux 2 0 22(_arch(_uni((i 0))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs (_simple)(_trgt(5)(6))(_sens(4))(_read(6)(1)(2)(3)))))
			(line__48(_arch 1 0 48(_assignment (_alias((Y)(yx)))(_trgt(0))(_sens(5)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (1 INTEGER)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Mux 2 -1)
)
V 000056 55 2595          1516138522890 TB_ARCHITECTURE
(_unit VHDL (miernik_tb 0 7(tb_architecture 1 10))
	(_version vd0)
	(_time 1516138522891 2018.01.16 22:35:22)
	(_source (\./../src/miernik_tb.vhd\(\./../src/tb/miernik_tb.vhd\)))
	(_parameters tan)
	(_code 61643661693630766a34243b396733643766656763)
	(_ent
		(_time 1514295835136)
	)
	(_comp
		(top
			(_object
				(_port (_int GATE -1 1 14(_ent (_inout((i 2))))))
				(_port (_int GATEOUT -1 1 15(_ent (_inout((i 2))))))
				(_port (_int Y1 0 1 18(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y2 0 1 19(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y3 0 1 20(_ent (_inout(_string \"0000"\)))))
				(_port (_int Y 1 1 24(_ent (_out(_string \"0000000"\)))))
				(_port (_int fx -1 1 27(_ent (_in((i 2))))))
				(_port (_int LE -1 1 28(_ent (_inout((i 2))))))
				(_port (_int CLK -1 1 29(_ent (_in))))
				(_port (_int CLR -1 1 30(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 64(_comp top)
		(_port
			((GATE)(GATE))
			((GATEOUT)(GATEOUT))
			((Y1)(Y1))
			((Y2)(Y2))
			((Y3)(Y3))
			((Y)(Y))
			((fx)(fx))
			((LE)(LE))
			((CLK)(CLK))
			((CLR)(CLR))
		)
		(_use (_ent . top)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((fx)(fx))
				((Y)(Y))
				((GATE)(GATE))
				((GATEOUT)(GATEOUT))
				((LE)(LE))
				((Y1)(Y1))
				((Y2)(Y2))
				((Y3)(Y3))
			)
		)
	)
	(_object
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 18(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 1 24(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int fx -1 1 38(_arch(_uni))))
		(_sig (_int CLR -1 1 39(_arch(_uni))))
		(_sig (_int GATE -1 1 40(_arch(_uni))))
		(_sig (_int CLK -1 1 41(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 1 44(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int Y1 2 1 44(_arch(_uni))))
		(_sig (_int Y2 2 1 45(_arch(_uni))))
		(_sig (_int Y3 2 1 46(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~134 1 47(_array -1 ((_dto i 6 i 0)))))
		(_sig (_int Y 3 1 47(_arch(_uni))))
		(_sig (_int LE -1 1 53(_arch(_uni))))
		(_sig (_int GATEOUT -1 1 54(_arch(_uni))))
		(_sig (_int END_SIM -2 1 57(_arch(_uni((i 0))))))
		(_prcs
			(STIMULUS(_arch 0 1 88(_prcs (_wait_for)(_trgt(1)(10)))))
			(fx_CLK(_arch 1 1 116(_prcs (_wait_for)(_trgt(0))(_read(10)))))
			(CLOCK_CLK(_arch 2 1 134(_prcs (_wait_for)(_trgt(3))(_read(10)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (1 BOOLEAN)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 3 -1)
)
V 000036 55 593 0 testbench_for_top
(_configuration VHDL (testbench_for_top 0 159 (miernik_tb))
	(_version vd0)
	(_time 1516138522894 2018.01.16 22:35:22)
	(_source (\./../src/tb/miernik_tb.vhd\))
	(_parameters tan)
	(_code 61656661653736766560733b356734676267696437)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . top top
				(_port
					((CLK)(CLK))
					((CLR)(CLR))
					((fx)(fx))
					((Y)(Y))
					((GATE)(GATE))
					((GATEOUT)(GATEOUT))
					((LE)(LE))
					((Y1)(Y1))
					((Y2)(Y2))
					((Y3)(Y3))
				)
			)
		)
	)
	(_use (std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000044 55 7607          1516138557916 top
(_unit VHDL (top 0 28(top 0 43))
	(_version vd0)
	(_time 1516138557917 2018.01.16 22:35:57)
	(_source (\./../compile/top.vhd\))
	(_parameters tan)
	(_code 386d6f3d666e6c2f683a7e63693f3c3e6e3f383f3c)
	(_ent
		(_time 1516138495416)
	)
	(_comp
		(automat
			(_object
				(_port (_int CLK -1 0 49(_ent (_in))))
				(_port (_int GATE -1 0 50(_ent (_inout((i 2))))))
				(_port (_int LE -1 0 51(_ent (_inout((i 2))))))
			)
		)
		(segcode
			(_object
				(_port (_int CLR -1 0 92(_ent (_in))))
				(_port (_int Ylatch 6 0 93(_ent (_in(_string \"0000"\)))))
				(_port (_int Ycode 7 0 94(_ent (_out(_string \"0000000"\)))))
			)
		)
		(Mux
			(_object
				(_port (_int CLK -1 0 99(_ent (_in))))
				(_port (_int X1 8 0 100(_ent (_in(_string \"0000"\)))))
				(_port (_int X2 8 0 101(_ent (_in(_string \"0000"\)))))
				(_port (_int X3 8 0 102(_ent (_in(_string \"0000"\)))))
				(_port (_int Y 8 0 103(_ent (_out(_string \"0000"\)))))
			)
		)
		(Prescaler
			(_object
				(_port (_int CLK -1 0 108(_ent (_in))))
				(_port (_int CLR -1 0 109(_ent (_in))))
				(_port (_int CEO -1 0 110(_ent (_out))))
			)
		)
		(Dec_Counters
			(_object
				(_port (_int CLR -1 0 75(_ent (_in))))
				(_port (_int GATEIN -1 0 76(_ent (_in((i 2))))))
				(_port (_int fx -1 0 77(_ent (_in))))
				(_port (_int GATEOUT -1 0 78(_ent (_out((i 2))))))
				(_port (_int Y 4 0 79(_ent (_inout(_string \"0000"\)))))
			)
		)
		(Dec_Counter2
			(_object
				(_port (_int CLR -1 0 56(_ent (_in))))
				(_port (_int GATEIN -1 0 57(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 58(_ent (_in((i 2))))))
				(_port (_int fx -1 0 59(_ent (_in))))
				(_port (_int GATEOUT -1 0 60(_ent (_inout((i 2))))))
				(_port (_int Y 2 0 61(_ent (_inout(_string \"0000"\)))))
			)
		)
		(latch
			(_object
				(_port (_int CLR -1 0 84(_ent (_in((i 2))))))
				(_port (_int LE -1 0 85(_ent (_in((i 2))))))
				(_port (_int Ylicznik 5 0 86(_ent (_in(_string \"0000"\)))))
				(_port (_int Ylatch 5 0 87(_ent (_out(_string \"0000"\)))))
			)
		)
		(Dec_Counter3
			(_object
				(_port (_int CLR -1 0 66(_ent (_in))))
				(_port (_int GATEIN -1 0 67(_ent (_in((i 2))))))
				(_port (_int GATEIN2 -1 0 68(_ent (_in((i 2))))))
				(_port (_int fx -1 0 69(_ent (_in))))
				(_port (_int Y 3 0 70(_ent (_inout(_string \"0000"\)))))
			)
		)
	)
	(_inst U1 0 127(_comp automat)
		(_port
			((CLK)(GATE1252))
			((GATE)(GATE))
			((LE)(LE))
		)
		(_use (_ent . automat)
			(_port
				((GATE)(GATE))
				((LE)(LE))
				((CLK)(CLK))
			)
		)
	)
	(_inst U10 0 134(_comp segcode)
		(_port
			((CLR)(CLR))
			((Ylatch)(BUS3244))
			((Ycode)(Y))
		)
		(_use (_ent . segcode)
			(_port
				((Ylatch)(Ylatch))
				((Ycode)(Ycode))
				((CLR)(CLR))
			)
		)
	)
	(_inst U11 0 141(_comp Mux)
		(_port
			((CLK)(CLK))
			((X1(3))(BusOutput3(7)))
			((X1(2))(BusOutput3(6)))
			((X1(1))(BusOutput3(5)))
			((X1(0))(BusOutput3(4)))
			((X2(3))(BusOutput1(7)))
			((X2(2))(BusOutput1(6)))
			((X2(1))(BusOutput1(5)))
			((X2(0))(BusOutput1(4)))
			((X3(3))(BusOutput2(7)))
			((X3(2))(BusOutput2(6)))
			((X3(1))(BusOutput2(5)))
			((X3(0))(BusOutput2(4)))
			((Y)(BUS3244))
		)
		(_use (_ent . Mux)
			(_port
				((Y)(Y))
				((X1)(X1))
				((X2)(X2))
				((X3)(X3))
				((CLK)(CLK))
			)
		)
	)
	(_inst U12 0 159(_comp Prescaler)
		(_port
			((CLK)(GATE1252))
			((CLR)(CLR))
		)
		(_use (_ent . Prescaler)
			(_port
				((CLK)(CLK))
				((CLR)(CLR))
				((CEO)(CEO))
			)
		)
	)
	(_inst U2 0 165(_comp Dec_Counters)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((fx)(fx))
			((GATEOUT)(GATE84))
			((Y)(Y1))
		)
		(_use (_ent . Dec_Counters)
			(_port
				((GATEIN)(GATEIN))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U3 0 174(_comp Dec_Counter2)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATE84))
			((fx)(fx))
			((GATEOUT)(GATEOUT))
			((Y)(Y2))
		)
		(_use (_ent . Dec_Counter2)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((GATEOUT)(GATEOUT))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_inst U5 0 184(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y1))
			((Ylatch(3))(BusOutput1(7)))
			((Ylatch(2))(BusOutput1(6)))
			((Ylatch(1))(BusOutput1(5)))
			((Ylatch(0))(BusOutput1(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U6 0 195(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y2))
			((Ylatch(3))(BusOutput2(7)))
			((Ylatch(2))(BusOutput2(6)))
			((Ylatch(1))(BusOutput2(5)))
			((Ylatch(0))(BusOutput2(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U7 0 206(_comp latch)
		(_port
			((CLR)(CLR))
			((LE)(LE))
			((Ylicznik)(Y3))
			((Ylatch(3))(BusOutput3(7)))
			((Ylatch(2))(BusOutput3(6)))
			((Ylatch(1))(BusOutput3(5)))
			((Ylatch(0))(BusOutput3(4)))
		)
		(_use (_ent . latch)
			(_port
				((LE)(LE))
				((CLR)(CLR))
				((Ylatch)(Ylatch))
				((Ylicznik)(Ylicznik))
			)
		)
	)
	(_inst U8 0 217(_comp Dec_Counter3)
		(_port
			((CLR)(CLR))
			((GATEIN)(GATE))
			((GATEIN2)(GATEOUT))
			((fx)(fx))
			((Y)(Y3))
		)
		(_use (_ent . Dec_Counter3)
			(_port
				((GATEIN)(GATEIN))
				((GATEIN2)(GATEIN2))
				((Y)(Y))
				((fx)(fx))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port (_int CLK -1 0 30(_ent(_in))))
		(_port (_int CLR -1 0 31(_ent(_in))))
		(_port (_int fx -1 0 32(_ent(_in))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 33(_array -1 ((_dto i 6 i 0)))))
		(_port (_int Y 0 0 33(_ent(_out))))
		(_port (_int GATE -1 0 34(_ent(_inout))))
		(_port (_int GATEOUT -1 0 35(_ent(_inout))))
		(_port (_int LE -1 0 36(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1 ((_dto i 3 i 0)))))
		(_port (_int Y1 1 0 37(_ent(_inout))))
		(_port (_int Y2 1 0 38(_ent(_inout))))
		(_port (_int Y3 1 0 39(_ent(_inout))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 70(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 79(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 86(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 93(_array -1 ((_dto i 3 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 94(_array -1 ((_dto i 6 i 0)))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 100(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int GATE1252 -1 0 116(_arch(_uni))))
		(_sig (_int GATE84 -1 0 117(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 118(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int BUS3244 9 0 118(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 119(_array -1 ((_dto i 7 i 0)))))
		(_sig (_int BusOutput1 10 0 119(_arch(_uni))))
		(_sig (_int BusOutput2 10 0 120(_arch(_uni))))
		(_sig (_int BusOutput3 10 0 121(_arch(_uni))))
		(_prcs
			(line__230(_arch 0 0 230(_assignment (_alias((GATE1252)(CLK)))(_simpleassign BUF)(_trgt(10))(_sens(0)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . top 1 -1)
)
