#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fa995c082d0 .scope module, "tb" "tb" 2 16;
 .timescale -9 -9;
v0x7fa995c24170_0 .var "a_in", 2 0;
v0x7fa995c24220_0 .var "clock", 0 0;
v0x7fa995c242d0_0 .var/i "idx", 31 0;
v0x7fa995c24380_0 .var "reset", 0 0;
v0x7fa995c24430_0 .var/i "seed", 31 0;
v0x7fa995c24500_0 .net "z_out", 2 0, v0x7fa995c24080_0;  1 drivers
S_0x7fa995c08440 .scope module, "DUT" "mealy" 2 25, 2 66 0, S_0x7fa995c082d0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 3 "z_out";
    .port_info 1 /INPUT 3 "a_in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clock";
P_0x7fa995c048f0 .param/l "s0" 0 2 73, C4<00>;
P_0x7fa995c04930 .param/l "s1" 0 2 74, C4<01>;
P_0x7fa995c04970 .param/l "s2" 0 2 75, C4<10>;
v0x7fa995c141f0_0 .net "a_in", 2 0, v0x7fa995c24170_0;  1 drivers
v0x7fa995c23d90_0 .net "clock", 0 0, v0x7fa995c24220_0;  1 drivers
v0x7fa995c23e30_0 .var "n_state", 1 0;
v0x7fa995c23ef0_0 .net "reset", 0 0, v0x7fa995c24380_0;  1 drivers
v0x7fa995c23f90_0 .var "state", 1 0;
v0x7fa995c24080_0 .var "z_out", 2 0;
E_0x7fa995c05b50 .event edge, v0x7fa995c141f0_0, v0x7fa995c23f90_0;
E_0x7fa995c12fe0 .event posedge, v0x7fa995c23d90_0, v0x7fa995c23ef0_0;
    .scope S_0x7fa995c08440;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa995c23f90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa995c23e30_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fa995c24080_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0x7fa995c08440;
T_1 ;
    %wait E_0x7fa995c12fe0;
    %vpi_call 2 88 "$write", " %2b  %2b    %1b    %3b  |  %3b      %4t\012", v0x7fa995c23f90_0, v0x7fa995c23e30_0, v0x7fa995c23ef0_0, v0x7fa995c141f0_0, v0x7fa995c24080_0, $time {0 0 0};
    %load/vec4 v0x7fa995c23ef0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa995c23f90_0, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fa995c24080_0, 0, 3;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fa995c23e30_0;
    %assign/vec4 v0x7fa995c23f90_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fa995c08440;
T_2 ;
    %wait E_0x7fa995c05b50;
    %load/vec4 v0x7fa995c23f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fa995c24080_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa995c23e30_0, 0, 2;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x7fa995c141f0_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.5, 8;
    %pushi/vec4 6, 0, 3;
    %jmp/1 T_2.6, 8;
T_2.5 ; End of true expr.
    %pushi/vec4 7, 0, 3;
    %jmp/0 T_2.6, 8;
 ; End of false expr.
    %blend;
T_2.6;
    %store/vec4 v0x7fa995c24080_0, 0, 3;
    %load/vec4 v0x7fa995c141f0_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %store/vec4 v0x7fa995c23e30_0, 0, 2;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x7fa995c141f0_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %pushi/vec4 7, 0, 3;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %pushi/vec4 5, 0, 3;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %store/vec4 v0x7fa995c24080_0, 0, 3;
    %load/vec4 v0x7fa995c141f0_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.11, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_2.12, 8;
T_2.11 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.12, 8;
 ; End of false expr.
    %blend;
T_2.12;
    %store/vec4 v0x7fa995c23e30_0, 0, 2;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x7fa995c141f0_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.13, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_2.14, 8;
T_2.13 ; End of true expr.
    %pushi/vec4 6, 0, 3;
    %jmp/0 T_2.14, 8;
 ; End of false expr.
    %blend;
T_2.14;
    %store/vec4 v0x7fa995c24080_0, 0, 3;
    %load/vec4 v0x7fa995c141f0_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.15, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_2.16, 8;
T_2.15 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_2.16, 8;
 ; End of false expr.
    %blend;
T_2.16;
    %store/vec4 v0x7fa995c23e30_0, 0, 2;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fa995c082d0;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x7fa995c24220_0;
    %inv;
    %store/vec4 v0x7fa995c24220_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fa995c082d0;
T_4 ;
    %vpi_call 2 38 "$write", "\012 the mealy FSM\012\012" {0 0 0};
    %vpi_call 2 39 "$write", " st  nst  rst  inp   |  outp\012" {0 0 0};
    %vpi_call 2 40 "$write", " ---------------------------\012" {0 0 0};
    %pushi/vec4 444, 0, 32;
    %store/vec4 v0x7fa995c24430_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fa995c24170_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa995c24220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa995c24380_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa995c242d0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x7fa995c242d0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_4.1, 5;
    %vpi_func 2 47 "$random" 32, v0x7fa995c24430_0 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %ix/getv/s 4, v0x7fa995c242d0_0;
    %store/vec4 v0x7fa995c24170_0, 4, 1;
    %load/vec4 v0x7fa995c242d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa995c242d0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa995c242d0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x7fa995c242d0_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_4.3, 5;
    %delay 10, 0;
    %load/vec4 v0x7fa995c242d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa995c242d0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa995c24380_0, 0, 1;
    %delay 16, 0;
    %vpi_call 2 58 "$write", "\012\012\011\011 ~ ~ ~ TEST COMPLETE ~ ~ ~\012\012" {0 0 0};
    %vpi_call 2 59 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "mealy.v";
