GPC_PGC_CPU_PDN	,	V_9
imx_gpc_pre_suspend	,	F_5
__iomem	,	T_2
hwirq	,	V_21
writel_relaxed	,	F_2
GPC_PGC_CPU_PDNSCR	,	V_7
imx_gpc_set_arm_power_in_lpm	,	F_4
imx_gpc_post_resume	,	F_7
u32	,	T_1
sw2iso	,	V_1
reg	,	V_24
imx_gpc_init	,	F_15
imx_gpc_hwirq_unmask	,	F_11
val	,	V_25
imx_gpc_set_arm_power_down_timing	,	F_3
reg_imr1	,	V_11
imx_gpc_set_arm_power_up_timing	,	F_1
gpc_wake_irqs	,	V_16
imx_gpc_irq_unmask	,	F_13
GPC_PGC_SW2ISO_SHIFT	,	V_3
readl_relaxed	,	F_6
imx_gpc_irq_set_wake	,	F_8
imx_gpc_restore_all	,	F_10
idx	,	V_20
irq_set_wake	,	V_31
irq_data	,	V_17
imx_gpc_irq_mask	,	F_14
irq_mask	,	V_29
np	,	V_27
"fsl,imx6q-gpc"	,	L_1
imx_gpc_mask_all	,	F_9
device_node	,	V_26
GPC_PGC_SW_SHIFT	,	V_4
power_off	,	V_8
arm_power_off	,	V_10
of_find_compatible_node	,	F_16
imx_gpc_hwirq_mask	,	F_12
gic_arch_extn	,	V_28
gpc_saved_imrs	,	V_15
on	,	V_19
mask	,	V_22
sw	,	V_2
d	,	V_18
i	,	V_13
WARN_ON	,	F_18
irq_unmask	,	V_30
GPC_PGC_CPU_PUPSCR	,	V_6
IMR_NUM	,	V_14
EINVAL	,	V_23
__init	,	T_3
of_iomap	,	F_17
gpc_base	,	V_5
GPC_IMR1	,	V_12
