Analysis & Synthesis report for MI-CircuitosDigitais-Problema-3
Fri Jan 05 21:57:34 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Port Connectivity Checks: "or_gate_3_inputs:gate_8"
 11. Port Connectivity Checks: "modulo_ff_jk:jk_2"
 12. Port Connectivity Checks: "modulo_ff_jk:jk_1"
 13. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Fri Jan 05 21:57:34 2024       ;
; Quartus Prime Version       ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name               ; MI-CircuitosDigitais-Problema-3             ;
; Top-level Entity Name       ; modulo_MEF_Enchimento_Vedacao               ;
; Family                      ; MAX II                                      ;
; Total logic elements        ; 2                                           ;
; Total pins                  ; 12                                          ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                      ;
+------------------------------------------------------------------+-------------------------------+---------------------------------+
; Option                                                           ; Setting                       ; Default Value                   ;
+------------------------------------------------------------------+-------------------------------+---------------------------------+
; Device                                                           ; EPM240T100C5                  ;                                 ;
; Top-level entity name                                            ; modulo_MEF_Enchimento_Vedacao ; MI-CircuitosDigitais-Problema-3 ;
; Family name                                                      ; MAX II                        ; Cyclone V                       ;
; Use smart compilation                                            ; Off                           ; Off                             ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                            ; On                              ;
; Enable compact report table                                      ; Off                           ; Off                             ;
; Restructure Multiplexers                                         ; Auto                          ; Auto                            ;
; Create Debugging Nodes for IP Cores                              ; Off                           ; Off                             ;
; Preserve fewer node names                                        ; On                            ; On                              ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                        ; Enable                          ;
; Verilog Version                                                  ; Verilog_2001                  ; Verilog_2001                    ;
; VHDL Version                                                     ; VHDL_1993                     ; VHDL_1993                       ;
; State Machine Processing                                         ; Auto                          ; Auto                            ;
; Safe State Machine                                               ; Off                           ; Off                             ;
; Extract Verilog State Machines                                   ; On                            ; On                              ;
; Extract VHDL State Machines                                      ; On                            ; On                              ;
; Ignore Verilog initial constructs                                ; Off                           ; Off                             ;
; Iteration limit for constant Verilog loops                       ; 5000                          ; 5000                            ;
; Iteration limit for non-constant Verilog loops                   ; 250                           ; 250                             ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                            ; On                              ;
; Infer RAMs from Raw Logic                                        ; On                            ; On                              ;
; Parallel Synthesis                                               ; On                            ; On                              ;
; NOT Gate Push-Back                                               ; On                            ; On                              ;
; Power-Up Don't Care                                              ; On                            ; On                              ;
; Remove Redundant Logic Cells                                     ; Off                           ; Off                             ;
; Remove Duplicate Registers                                       ; On                            ; On                              ;
; Ignore CARRY Buffers                                             ; Off                           ; Off                             ;
; Ignore CASCADE Buffers                                           ; Off                           ; Off                             ;
; Ignore GLOBAL Buffers                                            ; Off                           ; Off                             ;
; Ignore ROW GLOBAL Buffers                                        ; Off                           ; Off                             ;
; Ignore LCELL Buffers                                             ; Off                           ; Off                             ;
; Ignore SOFT Buffers                                              ; On                            ; On                              ;
; Limit AHDL Integers to 32 Bits                                   ; Off                           ; Off                             ;
; Optimization Technique                                           ; Balanced                      ; Balanced                        ;
; Carry Chain Length                                               ; 70                            ; 70                              ;
; Auto Carry Chains                                                ; On                            ; On                              ;
; Auto Open-Drain Pins                                             ; On                            ; On                              ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                           ; Off                             ;
; Auto Shift Register Replacement                                  ; Auto                          ; Auto                            ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                          ; Auto                            ;
; Auto Clock Enable Replacement                                    ; On                            ; On                              ;
; Allow Synchronous Control Signals                                ; On                            ; On                              ;
; Force Use of Synchronous Clear Signals                           ; Off                           ; Off                             ;
; Auto Resource Sharing                                            ; Off                           ; Off                             ;
; Use LogicLock Constraints during Resource Balancing              ; On                            ; On                              ;
; Ignore translate_off and synthesis_off directives                ; Off                           ; Off                             ;
; Report Parameter Settings                                        ; On                            ; On                              ;
; Report Source Assignments                                        ; On                            ; On                              ;
; Report Connectivity Checks                                       ; On                            ; On                              ;
; Ignore Maximum Fan-Out Assignments                               ; Off                           ; Off                             ;
; Synchronization Register Chain Length                            ; 2                             ; 2                               ;
; Power Optimization During Synthesis                              ; Normal compilation            ; Normal compilation              ;
; HDL message level                                                ; Level2                        ; Level2                          ;
; Suppress Register Optimization Related Messages                  ; Off                           ; Off                             ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                          ; 5000                            ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                          ; 5000                            ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                           ; 100                             ;
; Clock MUX Protection                                             ; On                            ; On                              ;
; Block Design Naming                                              ; Auto                          ; Auto                            ;
; Synthesis Effort                                                 ; Auto                          ; Auto                            ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                            ; On                              ;
; Analysis & Synthesis Message Level                               ; Medium                        ; Medium                          ;
; Disable Register Merging Across Hierarchies                      ; Auto                          ; Auto                            ;
+------------------------------------------------------------------+-------------------------------+---------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                            ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                              ; Library ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; module_gates.v                   ; yes             ; User Verilog HDL File  ; C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v                  ;         ;
; modulo_MEF_Enchimento_Vedacao.v  ; yes             ; User Verilog HDL File  ; C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_MEF_Enchimento_Vedacao.v ;         ;
; modulo_ff_jk.v                   ; yes             ; User Verilog HDL File  ; C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_ff_jk.v                  ;         ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 2     ;
;     -- Combinational with no register       ; 2     ;
;     -- Register only                        ; 0     ;
;     -- Combinational with a register        ; 0     ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- 2 input functions                    ; 2     ;
;     -- 1 input functions                    ; 0     ;
;     -- 0 input functions                    ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 2     ;
;     -- arithmetic mode                      ; 0     ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 0     ;
;     -- asynchronous clear/load mode         ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
; I/O pins                                    ; 12    ;
; Maximum fan-out node                        ; pg    ;
; Maximum fan-out                             ; 2     ;
; Total fan-out                               ; 6     ;
; Average fan-out                             ; 0.43  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                           ;
+--------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------+-------------------------------+--------------+
; Compilation Hierarchy Node     ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                      ; Entity Name                   ; Library Name ;
+--------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------+-------------------------------+--------------+
; |modulo_MEF_Enchimento_Vedacao ; 2 (0)       ; 0            ; 0          ; 12   ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |modulo_MEF_Enchimento_Vedacao                           ; modulo_MEF_Enchimento_Vedacao ; work         ;
;    |and_gate_4_inputs:gate_11| ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |modulo_MEF_Enchimento_Vedacao|and_gate_4_inputs:gate_11 ; and_gate_4_inputs             ; work         ;
;    |and_gate_4_inputs:gate_6|  ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |modulo_MEF_Enchimento_Vedacao|and_gate_4_inputs:gate_6  ; and_gate_4_inputs             ; work         ;
+--------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------+-------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; modulo_ff_jk:jk_1|q                   ; Merged with modulo_ff_jk:jk_2|q        ;
; modulo_ff_jk:jk_2|q                   ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 2 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "or_gate_3_inputs:gate_8"                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; C    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "modulo_ff_jk:jk_2"      ;
+--------+-------+----------+------------------------+
; Port   ; Type  ; Severity ; Details                ;
+--------+-------+----------+------------------------+
; rst    ; Input ; Info     ; Explicitly unconnected ;
; enable ; Input ; Info     ; Explicitly unconnected ;
+--------+-------+----------+------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "modulo_ff_jk:jk_1"      ;
+--------+-------+----------+------------------------+
; Port   ; Type  ; Severity ; Details                ;
+--------+-------+----------+------------------------+
; rst    ; Input ; Info     ; Explicitly unconnected ;
; enable ; Input ; Info     ; Explicitly unconnected ;
+--------+-------+----------+------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Fri Jan 05 21:57:29 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MI-CircuitosDigitais-Problema-3 -c MI-CircuitosDigitais-Problema-3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (12021): Found 9 design units, including 9 entities, in source file module_gates.v
    Info (12023): Found entity 1: and_gate_3_inputs File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v Line: 1
    Info (12023): Found entity 2: and_gate_4_inputs File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v Line: 10
    Info (12023): Found entity 3: and_gate_7_inputs File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v Line: 19
    Info (12023): Found entity 4: or_gate_4_inputs File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v Line: 28
    Info (12023): Found entity 5: or_gate_3_inputs File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v Line: 38
    Info (12023): Found entity 6: or_gate_2_inputs File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v Line: 48
    Info (12023): Found entity 7: or_gate_5_inputs File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v Line: 59
    Info (12023): Found entity 8: and_gate_2_inputs File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v Line: 69
    Info (12023): Found entity 9: and_gate_5_inputs File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/module_gates.v Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file modulo_ff_t.v
    Info (12023): Found entity 1: modulo_ff_t File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_ff_t.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file leveltopulsemoore.v
    Info (12023): Found entity 1: LevelToPulseMoore File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMoore.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file leveltopulsemealy.v
    Info (12023): Found entity 1: LevelToPulseMealy File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMealy.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file modulo_ff_d.v
    Info (12023): Found entity 1: modulo_ff_d File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_ff_d.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(10): ignored dangling comma in List of Port Connections File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 10
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(14): ignored dangling comma in List of Port Connections File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 14
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(18): ignored dangling comma in List of Port Connections File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 18
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(22): ignored dangling comma in List of Port Connections File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 22
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(26): ignored dangling comma in List of Port Connections File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 26
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(30): ignored dangling comma in List of Port Connections File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 30
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(34): ignored dangling comma in List of Port Connections File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 34
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(38): ignored dangling comma in List of Port Connections File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 38
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(42): ignored dangling comma in List of Port Connections File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 42
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(46): ignored dangling comma in List of Port Connections File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 46
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(50): ignored dangling comma in List of Port Connections File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 50
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(54): ignored dangling comma in List of Port Connections File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 54
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(58): ignored dangling comma in List of Port Connections File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 58
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(62): ignored dangling comma in List of Port Connections File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 62
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(66): ignored dangling comma in List of Port Connections File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 66
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(70): ignored dangling comma in List of Port Connections File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 70
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(74): ignored dangling comma in List of Port Connections File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 74
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(78): ignored dangling comma in List of Port Connections File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 78
Warning (10275): Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(82): ignored dangling comma in List of Port Connections File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file modulo_divisor_frequencia.v
    Info (12023): Found entity 1: modulo_divisor_frequencia File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_divisor_frequencia.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulo_mef_enchimento_vedacao.v
    Info (12023): Found entity 1: modulo_MEF_Enchimento_Vedacao File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_MEF_Enchimento_Vedacao.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulo_ff_jk.v
    Info (12023): Found entity 1: modulo_ff_jk File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_ff_jk.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at LevelToPulseMoore.v(73): created implicit net for "Qi0" File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMoore.v Line: 73
Warning (10236): Verilog HDL Implicit Net warning at LevelToPulseMoore.v(78): created implicit net for "Qi1" File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMoore.v Line: 78
Warning (10236): Verilog HDL Implicit Net warning at LevelToPulseMealy.v(65): created implicit net for "clk_div_r" File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMealy.v Line: 65
Warning (10236): Verilog HDL Implicit Net warning at LevelToPulseMealy.v(67): created implicit net for "Qi" File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMealy.v Line: 67
Warning (10236): Verilog HDL Implicit Net warning at LevelToPulseMealy.v(69): created implicit net for "NQi" File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMealy.v Line: 69
Critical Warning (10846): Verilog HDL Instantiation warning at LevelToPulseMoore.v(76): instance has no name File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMoore.v Line: 76
Critical Warning (10846): Verilog HDL Instantiation warning at LevelToPulseMealy.v(65): instance has no name File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/LevelToPulseMealy.v Line: 65
Info (12127): Elaborating entity "modulo_MEF_Enchimento_Vedacao" for the top level hierarchy
Info (12128): Elaborating entity "and_gate_2_inputs" for hierarchy "and_gate_2_inputs:gate_1" File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_MEF_Enchimento_Vedacao.v Line: 16
Info (12128): Elaborating entity "modulo_ff_jk" for hierarchy "modulo_ff_jk:jk_1" File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_MEF_Enchimento_Vedacao.v Line: 20
Info (12128): Elaborating entity "and_gate_3_inputs" for hierarchy "and_gate_3_inputs:gate_2" File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_MEF_Enchimento_Vedacao.v Line: 24
Info (12128): Elaborating entity "or_gate_2_inputs" for hierarchy "or_gate_2_inputs:gate_4" File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_MEF_Enchimento_Vedacao.v Line: 27
Info (12128): Elaborating entity "and_gate_4_inputs" for hierarchy "and_gate_4_inputs:gate_6" File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_MEF_Enchimento_Vedacao.v Line: 36
Info (12128): Elaborating entity "or_gate_3_inputs" for hierarchy "or_gate_3_inputs:gate_8" File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_MEF_Enchimento_Vedacao.v Line: 40
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ve" is stuck at GND File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_MEF_Enchimento_Vedacao.v Line: 4
    Warning (13410): Pin "al" is stuck at GND File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_MEF_Enchimento_Vedacao.v Line: 4
    Warning (13410): Pin "q0" is stuck at GND File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_MEF_Enchimento_Vedacao.v Line: 4
    Warning (13410): Pin "q1" is stuck at GND File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_MEF_Enchimento_Vedacao.v Line: 4
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "enable" File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_MEF_Enchimento_Vedacao.v Line: 3
    Warning (15610): No output dependent on input pin "ch" File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_MEF_Enchimento_Vedacao.v Line: 3
    Warning (15610): No output dependent on input pin "ro" File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_MEF_Enchimento_Vedacao.v Line: 3
    Warning (15610): No output dependent on input pin "clk" File: C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-3/modulo_MEF_Enchimento_Vedacao.v Line: 3
Info (21057): Implemented 14 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 6 output pins
    Info (21061): Implemented 2 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 4705 megabytes
    Info: Processing ended: Fri Jan 05 21:57:34 2024
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


