vendor_name = ModelSim
source_file = 1, /home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/cache_multi.v
source_file = 1, /home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/computational_unit.sv
source_file = 1, /home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/instruction_decoder.sv
source_file = 1, /home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/microprocessor.sv
source_file = 1, /home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/program_sequencer.sv
source_file = 1, /home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/cache.v
source_file = 1, /home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/program_memory.v
source_file = 1, /home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/ram_2port.v
source_file = 1, /home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/data_memory.v
source_file = 1, /home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/db/microprocessor.cmp.rdb
source_file = 1, /home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/ram_2port.qip
source_file = 1, /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/aglobal221.inc
source_file = 1, /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/altram.inc
source_file = 1, /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/db/altsyncram_b4q1.tdf
source_file = 1, /home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/db/altsyncram_plc1.tdf
source_file = 1, /home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/computational_test_for_cache_Lab5.hex
source_file = 1, /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/lpm_ram_dq.tdf
source_file = 1, /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/altram.tdf
source_file = 1, /opt/intelFPGA/22.1.2/quartus/libraries/others/maxplus2/memmodes.inc
source_file = 1, /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/altsyncram.inc
source_file = 1, /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/altshift.inc
source_file = 1, /home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/db/mux_2tc.tdf
source_file = 1, /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/lpm_decode.tdf
source_file = 1, /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/declut.inc
source_file = 1, /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, /home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/db/decode_51g.tdf
source_file = 1, /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, /opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/multcore.inc
source_file = 1, /home/.engr-ece/vmr846/CME433/vmr846_cme433_lab5/multi_cache/db/mult_j8t.tdf
design_name = microprocessor
instance = comp, \pm_data[0]~output , pm_data[0]~output, microprocessor, 1
instance = comp, \pm_data[1]~output , pm_data[1]~output, microprocessor, 1
instance = comp, \pm_data[2]~output , pm_data[2]~output, microprocessor, 1
instance = comp, \pm_data[3]~output , pm_data[3]~output, microprocessor, 1
instance = comp, \pm_data[4]~output , pm_data[4]~output, microprocessor, 1
instance = comp, \pm_data[5]~output , pm_data[5]~output, microprocessor, 1
instance = comp, \pm_data[6]~output , pm_data[6]~output, microprocessor, 1
instance = comp, \pm_data[7]~output , pm_data[7]~output, microprocessor, 1
instance = comp, \pm_address[0]~output , pm_address[0]~output, microprocessor, 1
instance = comp, \pm_address[1]~output , pm_address[1]~output, microprocessor, 1
instance = comp, \pm_address[2]~output , pm_address[2]~output, microprocessor, 1
instance = comp, \pm_address[3]~output , pm_address[3]~output, microprocessor, 1
instance = comp, \pm_address[4]~output , pm_address[4]~output, microprocessor, 1
instance = comp, \pm_address[5]~output , pm_address[5]~output, microprocessor, 1
instance = comp, \pm_address[6]~output , pm_address[6]~output, microprocessor, 1
instance = comp, \pm_address[7]~output , pm_address[7]~output, microprocessor, 1
instance = comp, \rom_address[0]~output , rom_address[0]~output, microprocessor, 1
instance = comp, \rom_address[1]~output , rom_address[1]~output, microprocessor, 1
instance = comp, \rom_address[2]~output , rom_address[2]~output, microprocessor, 1
instance = comp, \rom_address[3]~output , rom_address[3]~output, microprocessor, 1
instance = comp, \rom_address[4]~output , rom_address[4]~output, microprocessor, 1
instance = comp, \rom_address[5]~output , rom_address[5]~output, microprocessor, 1
instance = comp, \rom_address[6]~output , rom_address[6]~output, microprocessor, 1
instance = comp, \rom_address[7]~output , rom_address[7]~output, microprocessor, 1
instance = comp, \pc[0]~output , pc[0]~output, microprocessor, 1
instance = comp, \pc[1]~output , pc[1]~output, microprocessor, 1
instance = comp, \pc[2]~output , pc[2]~output, microprocessor, 1
instance = comp, \pc[3]~output , pc[3]~output, microprocessor, 1
instance = comp, \pc[4]~output , pc[4]~output, microprocessor, 1
instance = comp, \pc[5]~output , pc[5]~output, microprocessor, 1
instance = comp, \pc[6]~output , pc[6]~output, microprocessor, 1
instance = comp, \pc[7]~output , pc[7]~output, microprocessor, 1
instance = comp, \ir[0]~output , ir[0]~output, microprocessor, 1
instance = comp, \ir[1]~output , ir[1]~output, microprocessor, 1
instance = comp, \ir[2]~output , ir[2]~output, microprocessor, 1
instance = comp, \ir[3]~output , ir[3]~output, microprocessor, 1
instance = comp, \ir[4]~output , ir[4]~output, microprocessor, 1
instance = comp, \ir[5]~output , ir[5]~output, microprocessor, 1
instance = comp, \ir[6]~output , ir[6]~output, microprocessor, 1
instance = comp, \ir[7]~output , ir[7]~output, microprocessor, 1
instance = comp, \from_PS[0]~output , from_PS[0]~output, microprocessor, 1
instance = comp, \from_PS[1]~output , from_PS[1]~output, microprocessor, 1
instance = comp, \from_PS[2]~output , from_PS[2]~output, microprocessor, 1
instance = comp, \from_PS[3]~output , from_PS[3]~output, microprocessor, 1
instance = comp, \from_PS[4]~output , from_PS[4]~output, microprocessor, 1
instance = comp, \from_PS[5]~output , from_PS[5]~output, microprocessor, 1
instance = comp, \from_PS[6]~output , from_PS[6]~output, microprocessor, 1
instance = comp, \from_PS[7]~output , from_PS[7]~output, microprocessor, 1
instance = comp, \from_ID[0]~output , from_ID[0]~output, microprocessor, 1
instance = comp, \from_ID[1]~output , from_ID[1]~output, microprocessor, 1
instance = comp, \from_ID[2]~output , from_ID[2]~output, microprocessor, 1
instance = comp, \from_ID[3]~output , from_ID[3]~output, microprocessor, 1
instance = comp, \from_ID[4]~output , from_ID[4]~output, microprocessor, 1
instance = comp, \from_ID[5]~output , from_ID[5]~output, microprocessor, 1
instance = comp, \from_ID[6]~output , from_ID[6]~output, microprocessor, 1
instance = comp, \from_ID[7]~output , from_ID[7]~output, microprocessor, 1
instance = comp, \from_CU[0]~output , from_CU[0]~output, microprocessor, 1
instance = comp, \from_CU[1]~output , from_CU[1]~output, microprocessor, 1
instance = comp, \from_CU[2]~output , from_CU[2]~output, microprocessor, 1
instance = comp, \from_CU[3]~output , from_CU[3]~output, microprocessor, 1
instance = comp, \from_CU[4]~output , from_CU[4]~output, microprocessor, 1
instance = comp, \from_CU[5]~output , from_CU[5]~output, microprocessor, 1
instance = comp, \from_CU[6]~output , from_CU[6]~output, microprocessor, 1
instance = comp, \from_CU[7]~output , from_CU[7]~output, microprocessor, 1
instance = comp, \reg_enables[0]~output , reg_enables[0]~output, microprocessor, 1
instance = comp, \reg_enables[1]~output , reg_enables[1]~output, microprocessor, 1
instance = comp, \reg_enables[2]~output , reg_enables[2]~output, microprocessor, 1
instance = comp, \reg_enables[3]~output , reg_enables[3]~output, microprocessor, 1
instance = comp, \reg_enables[4]~output , reg_enables[4]~output, microprocessor, 1
instance = comp, \reg_enables[5]~output , reg_enables[5]~output, microprocessor, 1
instance = comp, \reg_enables[6]~output , reg_enables[6]~output, microprocessor, 1
instance = comp, \reg_enables[7]~output , reg_enables[7]~output, microprocessor, 1
instance = comp, \reg_enables[8]~output , reg_enables[8]~output, microprocessor, 1
instance = comp, \zero_flag~output , zero_flag~output, microprocessor, 1
instance = comp, \NOPC8~output , NOPC8~output, microprocessor, 1
instance = comp, \NOPCF~output , NOPCF~output, microprocessor, 1
instance = comp, \NOPD8~output , NOPD8~output, microprocessor, 1
instance = comp, \NOPDF~output , NOPDF~output, microprocessor, 1
instance = comp, \hold_out~output , hold_out~output, microprocessor, 1
instance = comp, \start_hold~output , start_hold~output, microprocessor, 1
instance = comp, \end_hold~output , end_hold~output, microprocessor, 1
instance = comp, \hold~output , hold~output, microprocessor, 1
instance = comp, \cache_wren~output , cache_wren~output, microprocessor, 1
instance = comp, \cache_rdoffset[0]~output , cache_rdoffset[0]~output, microprocessor, 1
instance = comp, \cache_rdoffset[1]~output , cache_rdoffset[1]~output, microprocessor, 1
instance = comp, \cache_rdoffset[2]~output , cache_rdoffset[2]~output, microprocessor, 1
instance = comp, \cache_wroffset[0]~output , cache_wroffset[0]~output, microprocessor, 1
instance = comp, \cache_wroffset[1]~output , cache_wroffset[1]~output, microprocessor, 1
instance = comp, \cache_wroffset[2]~output , cache_wroffset[2]~output, microprocessor, 1
instance = comp, \hold_count[0]~output , hold_count[0]~output, microprocessor, 1
instance = comp, \hold_count[1]~output , hold_count[1]~output, microprocessor, 1
instance = comp, \hold_count[2]~output , hold_count[2]~output, microprocessor, 1
instance = comp, \o_reg[0]~output , o_reg[0]~output, microprocessor, 1
instance = comp, \o_reg[1]~output , o_reg[1]~output, microprocessor, 1
instance = comp, \o_reg[2]~output , o_reg[2]~output, microprocessor, 1
instance = comp, \o_reg[3]~output , o_reg[3]~output, microprocessor, 1
instance = comp, \i[0]~output , i[0]~output, microprocessor, 1
instance = comp, \i[1]~output , i[1]~output, microprocessor, 1
instance = comp, \i[2]~output , i[2]~output, microprocessor, 1
instance = comp, \i[3]~output , i[3]~output, microprocessor, 1
instance = comp, \m[0]~output , m[0]~output, microprocessor, 1
instance = comp, \m[1]~output , m[1]~output, microprocessor, 1
instance = comp, \m[2]~output , m[2]~output, microprocessor, 1
instance = comp, \m[3]~output , m[3]~output, microprocessor, 1
instance = comp, \x0[0]~output , x0[0]~output, microprocessor, 1
instance = comp, \x0[1]~output , x0[1]~output, microprocessor, 1
instance = comp, \x0[2]~output , x0[2]~output, microprocessor, 1
instance = comp, \x0[3]~output , x0[3]~output, microprocessor, 1
instance = comp, \x1[0]~output , x1[0]~output, microprocessor, 1
instance = comp, \x1[1]~output , x1[1]~output, microprocessor, 1
instance = comp, \x1[2]~output , x1[2]~output, microprocessor, 1
instance = comp, \x1[3]~output , x1[3]~output, microprocessor, 1
instance = comp, \y0[0]~output , y0[0]~output, microprocessor, 1
instance = comp, \y0[1]~output , y0[1]~output, microprocessor, 1
instance = comp, \y0[2]~output , y0[2]~output, microprocessor, 1
instance = comp, \y0[3]~output , y0[3]~output, microprocessor, 1
instance = comp, \y1[0]~output , y1[0]~output, microprocessor, 1
instance = comp, \y1[1]~output , y1[1]~output, microprocessor, 1
instance = comp, \y1[2]~output , y1[2]~output, microprocessor, 1
instance = comp, \y1[3]~output , y1[3]~output, microprocessor, 1
instance = comp, \r[0]~output , r[0]~output, microprocessor, 1
instance = comp, \r[1]~output , r[1]~output, microprocessor, 1
instance = comp, \r[2]~output , r[2]~output, microprocessor, 1
instance = comp, \r[3]~output , r[3]~output, microprocessor, 1
instance = comp, \cache_wrline[0]~output , cache_wrline[0]~output, microprocessor, 1
instance = comp, \cache_wrline[1]~output , cache_wrline[1]~output, microprocessor, 1
instance = comp, \cache_rdline[0]~output , cache_rdline[0]~output, microprocessor, 1
instance = comp, \cache_rdline[1]~output , cache_rdline[1]~output, microprocessor, 1
instance = comp, \clk~input , clk~input, microprocessor, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, microprocessor, 1
instance = comp, \reset~input , reset~input, microprocessor, 1
instance = comp, \sync_reset~feeder , sync_reset~feeder, microprocessor, 1
instance = comp, \prog_sequencer|sync_reset_1 , prog_sequencer|sync_reset_1, microprocessor, 1
instance = comp, \prog_sequencer|hold_count~0 , prog_sequencer|hold_count~0, microprocessor, 1
instance = comp, \prog_sequencer|from_PS[6] , prog_sequencer|from_PS[6], microprocessor, 1
instance = comp, \prog_sequencer|from_PS[2] , prog_sequencer|from_PS[2], microprocessor, 1
instance = comp, \prog_sequencer|cache_rdline[0]~1 , prog_sequencer|cache_rdline[0]~1, microprocessor, 1
instance = comp, \prog_sequencer|Add0~4 , prog_sequencer|Add0~4, microprocessor, 1
instance = comp, \prog_sequencer|Add0~6 , prog_sequencer|Add0~6, microprocessor, 1
instance = comp, \prog_sequencer|cache_rdline[0]~2 , prog_sequencer|cache_rdline[0]~2, microprocessor, 1
instance = comp, \prog_sequencer|cache_wrline[0] , prog_sequencer|cache_wrline[0], microprocessor, 1
instance = comp, \prog_sequencer|hold_count~1 , prog_sequencer|hold_count~1, microprocessor, 1
instance = comp, \prog_sequencer|cache_wroffset[1] , prog_sequencer|cache_wroffset[1], microprocessor, 1
instance = comp, \prog_sequencer|always10~0 , prog_sequencer|always10~0, microprocessor, 1
instance = comp, \prog_sequencer|hold_count~2 , prog_sequencer|hold_count~2, microprocessor, 1
instance = comp, \prog_sequencer|cache_wroffset[2] , prog_sequencer|cache_wroffset[2], microprocessor, 1
instance = comp, \cache|ShiftLeft0~2 , cache|ShiftLeft0~2, microprocessor, 1
instance = comp, \prog_sequencer|end_hold~0 , prog_sequencer|end_hold~0, microprocessor, 1
instance = comp, \prog_sequencer|valid~0 , prog_sequencer|valid~0, microprocessor, 1
instance = comp, \prog_sequencer|valid[3] , prog_sequencer|valid[3], microprocessor, 1
instance = comp, \prog_sequencer|start_hold~1 , prog_sequencer|start_hold~1, microprocessor, 1
instance = comp, \prog_sequencer|from_PS[7]~feeder , prog_sequencer|from_PS[7]~feeder, microprocessor, 1
instance = comp, \prog_sequencer|from_PS[7] , prog_sequencer|from_PS[7], microprocessor, 1
instance = comp, \prog_sequencer|start_hold , prog_sequencer|start_hold, microprocessor, 1
instance = comp, \prog_sequencer|rom_address[2]~2 , prog_sequencer|rom_address[2]~2, microprocessor, 1
instance = comp, \prog_sequencer|rom_address[3]~3 , prog_sequencer|rom_address[3]~3, microprocessor, 1
instance = comp, \prog_sequencer|rom_address[4]~4 , prog_sequencer|rom_address[4]~4, microprocessor, 1
instance = comp, \prog_sequencer|rom_address[3]~5 , prog_sequencer|rom_address[3]~5, microprocessor, 1
instance = comp, \prog_sequencer|Add0~8 , prog_sequencer|Add0~8, microprocessor, 1
instance = comp, \prog_sequencer|rom_address[4]~6 , prog_sequencer|rom_address[4]~6, microprocessor, 1
instance = comp, \prog_sequencer|rom_address[4]~7 , prog_sequencer|rom_address[4]~7, microprocessor, 1
instance = comp, \prog_sequencer|from_PS[0] , prog_sequencer|from_PS[0], microprocessor, 1
instance = comp, \prog_sequencer|Add0~0 , prog_sequencer|Add0~0, microprocessor, 1
instance = comp, \prog_sequencer|cache_rdoffset[0]~0 , prog_sequencer|cache_rdoffset[0]~0, microprocessor, 1
instance = comp, \prog_sequencer|cache_rdoffset[0]~1 , prog_sequencer|cache_rdoffset[0]~1, microprocessor, 1
instance = comp, \prog_sequencer|Decoder0~0 , prog_sequencer|Decoder0~0, microprocessor, 1
instance = comp, \prog_sequencer|tagID[0][1] , prog_sequencer|tagID[0][1], microprocessor, 1
instance = comp, \prog_sequencer|tagID[2][2]~0 , prog_sequencer|tagID[2][2]~0, microprocessor, 1
instance = comp, \prog_sequencer|tagID[2][1] , prog_sequencer|tagID[2][1], microprocessor, 1
instance = comp, \prog_sequencer|rom_address[6]~11 , prog_sequencer|rom_address[6]~11, microprocessor, 1
instance = comp, \prog_sequencer|tagID[3][2]~2 , prog_sequencer|tagID[3][2]~2, microprocessor, 1
instance = comp, \prog_sequencer|tagID[3][1] , prog_sequencer|tagID[3][1], microprocessor, 1
instance = comp, \prog_sequencer|tagID[1][1]~1 , prog_sequencer|tagID[1][1]~1, microprocessor, 1
instance = comp, \prog_sequencer|tagID[1][1] , prog_sequencer|tagID[1][1], microprocessor, 1
instance = comp, \prog_sequencer|rom_address[6]~12 , prog_sequencer|rom_address[6]~12, microprocessor, 1
instance = comp, \prog_sequencer|pm_addr[6]~7 , prog_sequencer|pm_addr[6]~7, microprocessor, 1
instance = comp, \prog_sequencer|rom_address[6]~13 , prog_sequencer|rom_address[6]~13, microprocessor, 1
instance = comp, \prog_sequencer|tagID[3][2] , prog_sequencer|tagID[3][2], microprocessor, 1
instance = comp, \prog_sequencer|tagID[0][2] , prog_sequencer|tagID[0][2], microprocessor, 1
instance = comp, \prog_sequencer|tagID[1][2] , prog_sequencer|tagID[1][2], microprocessor, 1
instance = comp, \prog_sequencer|rom_address[7]~14 , prog_sequencer|rom_address[7]~14, microprocessor, 1
instance = comp, \prog_sequencer|rom_address[7]~15 , prog_sequencer|rom_address[7]~15, microprocessor, 1
instance = comp, \prog_sequencer|pm_addr[7]~8 , prog_sequencer|pm_addr[7]~8, microprocessor, 1
instance = comp, \prog_sequencer|rom_address[7]~16 , prog_sequencer|rom_address[7]~16, microprocessor, 1
instance = comp, \prog_mem|altsyncram_component|auto_generated|ram_block1a0 , prog_mem|altsyncram_component|auto_generated|ram_block1a0, microprocessor, 1
instance = comp, \cache|ShiftLeft0~0 , cache|ShiftLeft0~0, microprocessor, 1
instance = comp, \cache|ShiftLeft0~1 , cache|ShiftLeft0~1, microprocessor, 1
instance = comp, \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32 , cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a32, microprocessor, 1
instance = comp, \id_in[1]~25 , id_in[1]~25, microprocessor, 1
instance = comp, \id_in[1]~26 , id_in[1]~26, microprocessor, 1
instance = comp, \cache|ShiftLeft0~5 , cache|ShiftLeft0~5, microprocessor, 1
instance = comp, \cache|ShiftLeft0~4 , cache|ShiftLeft0~4, microprocessor, 1
instance = comp, \cache|ShiftLeft0~3 , cache|ShiftLeft0~3, microprocessor, 1
instance = comp, \cache|ShiftLeft0~6 , cache|ShiftLeft0~6, microprocessor, 1
instance = comp, \cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0 , cache|cache_ram_inst|altsyncram_component|auto_generated|ram_block1a0, microprocessor, 1
instance = comp, \id_in[1]~27 , id_in[1]~27, microprocessor, 1
instance = comp, \id_in[1]~28 , id_in[1]~28, microprocessor, 1
instance = comp, \id_in[1]~29 , id_in[1]~29, microprocessor, 1
instance = comp, \instr_decoder|ir[1] , instr_decoder|ir[1], microprocessor, 1
instance = comp, \prog_sequencer|Add0~10 , prog_sequencer|Add0~10, microprocessor, 1
instance = comp, \prog_sequencer|pm_addr[5]~0 , prog_sequencer|pm_addr[5]~0, microprocessor, 1
instance = comp, \prog_sequencer|pm_addr[5]~1 , prog_sequencer|pm_addr[5]~1, microprocessor, 1
instance = comp, \prog_sequencer|from_PS[5] , prog_sequencer|from_PS[5], microprocessor, 1
instance = comp, \prog_sequencer|pm_addr[5]~6 , prog_sequencer|pm_addr[5]~6, microprocessor, 1
instance = comp, \prog_sequencer|tagID[0][0] , prog_sequencer|tagID[0][0], microprocessor, 1
instance = comp, \prog_sequencer|tagID[1][0] , prog_sequencer|tagID[1][0], microprocessor, 1
instance = comp, \prog_sequencer|rom_address[5]~8 , prog_sequencer|rom_address[5]~8, microprocessor, 1
instance = comp, \prog_sequencer|tagID[3][0] , prog_sequencer|tagID[3][0], microprocessor, 1
instance = comp, \prog_sequencer|tagID[2][0] , prog_sequencer|tagID[2][0], microprocessor, 1
instance = comp, \prog_sequencer|rom_address[5]~9 , prog_sequencer|rom_address[5]~9, microprocessor, 1
instance = comp, \prog_sequencer|rom_address[5]~10 , prog_sequencer|rom_address[5]~10, microprocessor, 1
instance = comp, \id_in[3]~35 , id_in[3]~35, microprocessor, 1
instance = comp, \id_in[3]~36 , id_in[3]~36, microprocessor, 1
instance = comp, \id_in[3]~37 , id_in[3]~37, microprocessor, 1
instance = comp, \id_in[3]~38 , id_in[3]~38, microprocessor, 1
instance = comp, \id_in[3]~39 , id_in[3]~39, microprocessor, 1
instance = comp, \instr_decoder|ir[3] , instr_decoder|ir[3], microprocessor, 1
instance = comp, \prog_sequencer|Add0~12 , prog_sequencer|Add0~12, microprocessor, 1
instance = comp, \prog_sequencer|Add0~14 , prog_sequencer|Add0~14, microprocessor, 1
instance = comp, \prog_sequencer|pm_addr[7]~4 , prog_sequencer|pm_addr[7]~4, microprocessor, 1
instance = comp, \prog_sequencer|pm_addr[7]~5 , prog_sequencer|pm_addr[7]~5, microprocessor, 1
instance = comp, \prog_sequencer|tagID[2][2] , prog_sequencer|tagID[2][2], microprocessor, 1
instance = comp, \prog_sequencer|Mux0~0 , prog_sequencer|Mux0~0, microprocessor, 1
instance = comp, \prog_sequencer|Mux0~1 , prog_sequencer|Mux0~1, microprocessor, 1
instance = comp, \prog_sequencer|start_hold~2 , prog_sequencer|start_hold~2, microprocessor, 1
instance = comp, \prog_sequencer|rom_address[1]~1 , prog_sequencer|rom_address[1]~1, microprocessor, 1
instance = comp, \id_in[0]~20 , id_in[0]~20, microprocessor, 1
instance = comp, \id_in[0]~21 , id_in[0]~21, microprocessor, 1
instance = comp, \id_in[0]~22 , id_in[0]~22, microprocessor, 1
instance = comp, \id_in[0]~23 , id_in[0]~23, microprocessor, 1
instance = comp, \id_in[0]~24 , id_in[0]~24, microprocessor, 1
instance = comp, \instr_decoder|ir[0] , instr_decoder|ir[0], microprocessor, 1
instance = comp, \prog_sequencer|cache_rdline[1]~3 , prog_sequencer|cache_rdline[1]~3, microprocessor, 1
instance = comp, \prog_sequencer|cache_rdline[1]~4 , prog_sequencer|cache_rdline[1]~4, microprocessor, 1
instance = comp, \prog_sequencer|cache_wrline[1] , prog_sequencer|cache_wrline[1], microprocessor, 1
instance = comp, \id_in[4]~2 , id_in[4]~2, microprocessor, 1
instance = comp, \id_in[4]~3 , id_in[4]~3, microprocessor, 1
instance = comp, \id_in[4]~0 , id_in[4]~0, microprocessor, 1
instance = comp, \id_in[4]~1 , id_in[4]~1, microprocessor, 1
instance = comp, \id_in[4]~4 , id_in[4]~4, microprocessor, 1
instance = comp, \instr_decoder|ir[4] , instr_decoder|ir[4], microprocessor, 1
instance = comp, \id_in[6]~5 , id_in[6]~5, microprocessor, 1
instance = comp, \id_in[6]~6 , id_in[6]~6, microprocessor, 1
instance = comp, \id_in[6]~7 , id_in[6]~7, microprocessor, 1
instance = comp, \id_in[6]~8 , id_in[6]~8, microprocessor, 1
instance = comp, \id_in[6]~9 , id_in[6]~9, microprocessor, 1
instance = comp, \instr_decoder|ir[6] , instr_decoder|ir[6], microprocessor, 1
instance = comp, \id_in[5]~12 , id_in[5]~12, microprocessor, 1
instance = comp, \id_in[5]~13 , id_in[5]~13, microprocessor, 1
instance = comp, \id_in[5]~10 , id_in[5]~10, microprocessor, 1
instance = comp, \id_in[5]~11 , id_in[5]~11, microprocessor, 1
instance = comp, \id_in[5]~14 , id_in[5]~14, microprocessor, 1
instance = comp, \instr_decoder|ir[5] , instr_decoder|ir[5], microprocessor, 1
instance = comp, \id_in[7]~15 , id_in[7]~15, microprocessor, 1
instance = comp, \id_in[7]~16 , id_in[7]~16, microprocessor, 1
instance = comp, \id_in[7]~17 , id_in[7]~17, microprocessor, 1
instance = comp, \id_in[7]~18 , id_in[7]~18, microprocessor, 1
instance = comp, \id_in[7]~19 , id_in[7]~19, microprocessor, 1
instance = comp, \instr_decoder|ir[7] , instr_decoder|ir[7], microprocessor, 1
instance = comp, \prog_sequencer|always2~0 , prog_sequencer|always2~0, microprocessor, 1
instance = comp, \instr_decoder|from_ID[4]~10 , instr_decoder|from_ID[4]~10, microprocessor, 1
instance = comp, \comp_unit|r[0] , comp_unit|r[0], microprocessor, 1
instance = comp, \instr_decoder|source_sel[2]~3 , instr_decoder|source_sel[2]~3, microprocessor, 1
instance = comp, \instr_decoder|source_sel[0]~2 , instr_decoder|source_sel[0]~2, microprocessor, 1
instance = comp, \instr_decoder|Equal20~0 , instr_decoder|Equal20~0, microprocessor, 1
instance = comp, \instr_decoder|Equal20~1 , instr_decoder|Equal20~1, microprocessor, 1
instance = comp, \instr_decoder|source_sel[0]~4 , instr_decoder|source_sel[0]~4, microprocessor, 1
instance = comp, \instr_decoder|source_sel[3]~6 , instr_decoder|source_sel[3]~6, microprocessor, 1
instance = comp, \instr_decoder|source_sel[2]~5 , instr_decoder|source_sel[2]~5, microprocessor, 1
instance = comp, \comp_unit|Mux3~4 , comp_unit|Mux3~4, microprocessor, 1
instance = comp, \i_pins[0]~input , i_pins[0]~input, microprocessor, 1
instance = comp, \instr_decoder|from_ID[2]~3 , instr_decoder|from_ID[2]~3, microprocessor, 1
instance = comp, \instr_decoder|from_ID[2]~14 , instr_decoder|from_ID[2]~14, microprocessor, 1
instance = comp, \comp_unit|y0[0] , comp_unit|y0[0], microprocessor, 1
instance = comp, \instr_decoder|source_sel[1]~0 , instr_decoder|source_sel[1]~0, microprocessor, 1
instance = comp, \instr_decoder|source_sel[1]~1 , instr_decoder|source_sel[1]~1, microprocessor, 1
instance = comp, \instr_decoder|from_ID[3]~8 , instr_decoder|from_ID[3]~8, microprocessor, 1
instance = comp, \instr_decoder|from_ID[3]~9 , instr_decoder|from_ID[3]~9, microprocessor, 1
instance = comp, \comp_unit|y1[0] , comp_unit|y1[0], microprocessor, 1
instance = comp, \instr_decoder|Equal4~1 , instr_decoder|Equal4~1, microprocessor, 1
instance = comp, \instr_decoder|Equal5~0 , instr_decoder|Equal5~0, microprocessor, 1
instance = comp, \instr_decoder|from_ID[1]~7 , instr_decoder|from_ID[1]~7, microprocessor, 1
instance = comp, \comp_unit|from_CU[4] , comp_unit|from_CU[4], microprocessor, 1
instance = comp, \comp_unit|Mux3~5 , comp_unit|Mux3~5, microprocessor, 1
instance = comp, \comp_unit|Mux3~6 , comp_unit|Mux3~6, microprocessor, 1
instance = comp, \comp_unit|Mux3~7 , comp_unit|Mux3~7, microprocessor, 1
instance = comp, \instr_decoder|Equal13~0 , instr_decoder|Equal13~0, microprocessor, 1
instance = comp, \instr_decoder|Equal4~2 , instr_decoder|Equal4~2, microprocessor, 1
instance = comp, \instr_decoder|from_ID[5]~11 , instr_decoder|from_ID[5]~11, microprocessor, 1
instance = comp, \comp_unit|m[0] , comp_unit|m[0], microprocessor, 1
instance = comp, \comp_unit|i[0]~4 , comp_unit|i[0]~4, microprocessor, 1
instance = comp, \instr_decoder|i_sel~0 , instr_decoder|i_sel~0, microprocessor, 1
instance = comp, \instr_decoder|Equal4~3 , instr_decoder|Equal4~3, microprocessor, 1
instance = comp, \instr_decoder|Equal4~4 , instr_decoder|Equal4~4, microprocessor, 1
instance = comp, \instr_decoder|Equal5~1 , instr_decoder|Equal5~1, microprocessor, 1
instance = comp, \instr_decoder|Equal1~0 , instr_decoder|Equal1~0, microprocessor, 1
instance = comp, \instr_decoder|reg_en~6 , instr_decoder|reg_en~6, microprocessor, 1
instance = comp, \instr_decoder|reg_en~7 , instr_decoder|reg_en~7, microprocessor, 1
instance = comp, \comp_unit|always15~0 , comp_unit|always15~0, microprocessor, 1
instance = comp, \instr_decoder|from_ID[6]~12 , instr_decoder|from_ID[6]~12, microprocessor, 1
instance = comp, \comp_unit|i[0] , comp_unit|i[0], microprocessor, 1
instance = comp, \comp_unit|Mux3~2 , comp_unit|Mux3~2, microprocessor, 1
instance = comp, \comp_unit|alu_out[3]~6 , comp_unit|alu_out[3]~6, microprocessor, 1
instance = comp, \comp_unit|alu_out[3]~13 , comp_unit|alu_out[3]~13, microprocessor, 1
instance = comp, \comp_unit|y1[3] , comp_unit|y1[3], microprocessor, 1
instance = comp, \comp_unit|y0[3] , comp_unit|y0[3], microprocessor, 1
instance = comp, \instr_decoder|Equal0~0 , instr_decoder|Equal0~0, microprocessor, 1
instance = comp, \comp_unit|y[3]~2 , comp_unit|y[3]~2, microprocessor, 1
instance = comp, \comp_unit|from_CU[3]~feeder , comp_unit|from_CU[3]~feeder, microprocessor, 1
instance = comp, \instr_decoder|Equal4~0 , instr_decoder|Equal4~0, microprocessor, 1
instance = comp, \instr_decoder|from_ID[0]~6 , instr_decoder|from_ID[0]~6, microprocessor, 1
instance = comp, \comp_unit|from_CU[3] , comp_unit|from_CU[3], microprocessor, 1
instance = comp, \comp_unit|from_CU[7] , comp_unit|from_CU[7], microprocessor, 1
instance = comp, \instr_decoder|Equal9~0 , instr_decoder|Equal9~0, microprocessor, 1
instance = comp, \instr_decoder|x_sel~0 , instr_decoder|x_sel~0, microprocessor, 1
instance = comp, \comp_unit|alu_out~10 , comp_unit|alu_out~10, microprocessor, 1
instance = comp, \comp_unit|y[0]~0 , comp_unit|y[0]~0, microprocessor, 1
instance = comp, \comp_unit|from_CU[5] , comp_unit|from_CU[5], microprocessor, 1
instance = comp, \comp_unit|m[1] , comp_unit|m[1], microprocessor, 1
instance = comp, \comp_unit|i[1]~6 , comp_unit|i[1]~6, microprocessor, 1
instance = comp, \comp_unit|i[1] , comp_unit|i[1], microprocessor, 1
instance = comp, \i_pins[1]~input , i_pins[1]~input, microprocessor, 1
instance = comp, \comp_unit|Mux2~2 , comp_unit|Mux2~2, microprocessor, 1
instance = comp, \comp_unit|Mux2~3 , comp_unit|Mux2~3, microprocessor, 1
instance = comp, \comp_unit|from_CU[1] , comp_unit|from_CU[1], microprocessor, 1
instance = comp, \comp_unit|x[1]~3 , comp_unit|x[1]~3, microprocessor, 1
instance = comp, \comp_unit|alu_out~25 , comp_unit|alu_out~25, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le3a[1] , comp_unit|Mult0|auto_generated|le3a[1], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le3a[0] , comp_unit|Mult0|auto_generated|le3a[0], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_3~0 , comp_unit|Mult0|auto_generated|op_3~0, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_3~2 , comp_unit|Mult0|auto_generated|op_3~2, microprocessor, 1
instance = comp, \comp_unit|alu_out[1]~26 , comp_unit|alu_out[1]~26, microprocessor, 1
instance = comp, \comp_unit|alu_out[1]~27 , comp_unit|alu_out[1]~27, microprocessor, 1
instance = comp, \comp_unit|alu_out[3]~7 , comp_unit|alu_out[3]~7, microprocessor, 1
instance = comp, \comp_unit|alu_out[3]~8 , comp_unit|alu_out[3]~8, microprocessor, 1
instance = comp, \comp_unit|Add2~0 , comp_unit|Add2~0, microprocessor, 1
instance = comp, \comp_unit|Add2~2 , comp_unit|Add2~2, microprocessor, 1
instance = comp, \i_pins[2]~input , i_pins[2]~input, microprocessor, 1
instance = comp, \comp_unit|from_CU[6] , comp_unit|from_CU[6], microprocessor, 1
instance = comp, \comp_unit|from_CU[2] , comp_unit|from_CU[2], microprocessor, 1
instance = comp, \comp_unit|y0[2] , comp_unit|y0[2], microprocessor, 1
instance = comp, \comp_unit|Mux1~4 , comp_unit|Mux1~4, microprocessor, 1
instance = comp, \comp_unit|Mux1~5 , comp_unit|Mux1~5, microprocessor, 1
instance = comp, \comp_unit|Mux1~6 , comp_unit|Mux1~6, microprocessor, 1
instance = comp, \comp_unit|m[2]~feeder , comp_unit|m[2]~feeder, microprocessor, 1
instance = comp, \comp_unit|m[2] , comp_unit|m[2], microprocessor, 1
instance = comp, \comp_unit|i[2]~8 , comp_unit|i[2]~8, microprocessor, 1
instance = comp, \comp_unit|i[2] , comp_unit|i[2], microprocessor, 1
instance = comp, \comp_unit|x[2]~2 , comp_unit|x[2]~2, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le3a[2] , comp_unit|Mult0|auto_generated|le3a[2], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le4a[5] , comp_unit|Mult0|auto_generated|le4a[5], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_1~0 , comp_unit|Mult0|auto_generated|op_1~0, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le4a[0] , comp_unit|Mult0|auto_generated|le4a[0], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_3~4 , comp_unit|Mult0|auto_generated|op_3~4, microprocessor, 1
instance = comp, \comp_unit|alu_out~18 , comp_unit|alu_out~18, microprocessor, 1
instance = comp, \comp_unit|alu_out[2]~19 , comp_unit|alu_out[2]~19, microprocessor, 1
instance = comp, \comp_unit|alu_out[2]~20 , comp_unit|alu_out[2]~20, microprocessor, 1
instance = comp, \comp_unit|Add2~4 , comp_unit|Add2~4, microprocessor, 1
instance = comp, \comp_unit|Add0~5 , comp_unit|Add0~5, microprocessor, 1
instance = comp, \comp_unit|Add1~0 , comp_unit|Add1~0, microprocessor, 1
instance = comp, \comp_unit|Add1~2 , comp_unit|Add1~2, microprocessor, 1
instance = comp, \comp_unit|Add1~4 , comp_unit|Add1~4, microprocessor, 1
instance = comp, \comp_unit|alu_out[2]~15 , comp_unit|alu_out[2]~15, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le5a[2] , comp_unit|Mult0|auto_generated|le5a[2], microprocessor, 1
instance = comp, \comp_unit|x[3]~1 , comp_unit|x[3]~1, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le4a[4] , comp_unit|Mult0|auto_generated|le4a[4], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|cs2a[1]~0 , comp_unit|Mult0|auto_generated|cs2a[1]~0, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le4a[3] , comp_unit|Mult0|auto_generated|le4a[3], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le3a[4] , comp_unit|Mult0|auto_generated|le3a[4], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le4a[2] , comp_unit|Mult0|auto_generated|le4a[2], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_1~2 , comp_unit|Mult0|auto_generated|op_1~2, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_1~4 , comp_unit|Mult0|auto_generated|op_1~4, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_1~6 , comp_unit|Mult0|auto_generated|op_1~6, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_1~8 , comp_unit|Mult0|auto_generated|op_1~8, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le5a[0] , comp_unit|Mult0|auto_generated|le5a[0], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le4a[1] , comp_unit|Mult0|auto_generated|le4a[1], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_3~6 , comp_unit|Mult0|auto_generated|op_3~6, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_3~8 , comp_unit|Mult0|auto_generated|op_3~8, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_3~10 , comp_unit|Mult0|auto_generated|op_3~10, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_3~12 , comp_unit|Mult0|auto_generated|op_3~12, microprocessor, 1
instance = comp, \comp_unit|alu_out[2]~16 , comp_unit|alu_out[2]~16, microprocessor, 1
instance = comp, \comp_unit|alu_out[2]~17 , comp_unit|alu_out[2]~17, microprocessor, 1
instance = comp, \comp_unit|alu_out[2]~21 , comp_unit|alu_out[2]~21, microprocessor, 1
instance = comp, \comp_unit|r[2]~feeder , comp_unit|r[2]~feeder, microprocessor, 1
instance = comp, \comp_unit|r[2] , comp_unit|r[2], microprocessor, 1
instance = comp, \comp_unit|Mux1~2 , comp_unit|Mux1~2, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|ffaddress[0] , data_mem|lpm_ram_dq_component|sram|ffaddress[0], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|ffaddress[2] , data_mem|lpm_ram_dq_component|sram|ffaddress[2], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|ffaddress[1] , data_mem|lpm_ram_dq_component|sram|ffaddress[1], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[12][2]~feeder , data_mem|lpm_ram_dq_component|sram|dffs[12][2]~feeder, microprocessor, 1
instance = comp, \instr_decoder|from_ID[7]~13 , instr_decoder|from_ID[7]~13, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode101w[1] , data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode101w[1], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode149w[3] , data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode149w[3], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[12][2] , data_mem|lpm_ram_dq_component|sram|dffs[12][2], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode169w[3] , data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode169w[3], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[14][2] , data_mem|lpm_ram_dq_component|sram|dffs[14][2], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~16 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~16, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[15][2]~feeder , data_mem|lpm_ram_dq_component|sram|dffs[15][2]~feeder, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode179w[3] , data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode179w[3], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[15][2] , data_mem|lpm_ram_dq_component|sram|dffs[15][2], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode159w[3] , data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode159w[3], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[13][2] , data_mem|lpm_ram_dq_component|sram|dffs[13][2], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~15 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~15, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~17 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~17, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[5][2]~feeder , data_mem|lpm_ram_dq_component|sram|dffs[5][2]~feeder, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode3w[1] , data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode3w[1], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode69w[3] , data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode69w[3], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[5][2] , data_mem|lpm_ram_dq_component|sram|dffs[5][2], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode89w[3] , data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode89w[3], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[7][2] , data_mem|lpm_ram_dq_component|sram|dffs[7][2], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[6][2]~feeder , data_mem|lpm_ram_dq_component|sram|dffs[6][2]~feeder, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode79w[3] , data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode79w[3], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[6][2] , data_mem|lpm_ram_dq_component|sram|dffs[6][2], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode59w[3] , data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode59w[3], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[4][2] , data_mem|lpm_ram_dq_component|sram|dffs[4][2], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~8 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~8, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~9 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~9, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[1][2]~feeder , data_mem|lpm_ram_dq_component|sram|dffs[1][2]~feeder, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode29w[3] , data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode29w[3], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[1][2] , data_mem|lpm_ram_dq_component|sram|dffs[1][2], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode49w[3] , data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode49w[3], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[3][2] , data_mem|lpm_ram_dq_component|sram|dffs[3][2], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[2][2]~feeder , data_mem|lpm_ram_dq_component|sram|dffs[2][2]~feeder, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode39w[3] , data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode39w[3], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[2][2] , data_mem|lpm_ram_dq_component|sram|dffs[2][2], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode12w[3] , data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode12w[3], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[0][2] , data_mem|lpm_ram_dq_component|sram|dffs[0][2], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~10 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~10, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~11 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~11, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~11 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~11, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[10][2]~feeder , data_mem|lpm_ram_dq_component|sram|dffs[10][2]~feeder, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode129w[3] , data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode129w[3], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[10][2] , data_mem|lpm_ram_dq_component|sram|dffs[10][2], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[8][2]~feeder , data_mem|lpm_ram_dq_component|sram|dffs[8][2]~feeder, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode108w[3] , data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode108w[3], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[8][2] , data_mem|lpm_ram_dq_component|sram|dffs[8][2], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~12 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~12, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode119w[3] , data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode119w[3], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[9][2] , data_mem|lpm_ram_dq_component|sram|dffs[9][2], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[11][2]~feeder , data_mem|lpm_ram_dq_component|sram|dffs[11][2]~feeder, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode139w[3] , data_mem|lpm_ram_dq_component|sram|decode|auto_generated|w_anode139w[3], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[11][2] , data_mem|lpm_ram_dq_component|sram|dffs[11][2], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~13 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~13, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~14 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~14, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~18 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[2]~18, microprocessor, 1
instance = comp, \comp_unit|Mux1~3 , comp_unit|Mux1~3, microprocessor, 1
instance = comp, \comp_unit|Mux1~7 , comp_unit|Mux1~7, microprocessor, 1
instance = comp, \comp_unit|Mux1~8 , comp_unit|Mux1~8, microprocessor, 1
instance = comp, \comp_unit|y1[2] , comp_unit|y1[2], microprocessor, 1
instance = comp, \comp_unit|y[2]~3 , comp_unit|y[2]~3, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le5a[1] , comp_unit|Mult0|auto_generated|le5a[1], microprocessor, 1
instance = comp, \comp_unit|Add0~6 , comp_unit|Add0~6, microprocessor, 1
instance = comp, \comp_unit|alu_out[1]~22 , comp_unit|alu_out[1]~22, microprocessor, 1
instance = comp, \comp_unit|alu_out[1]~23 , comp_unit|alu_out[1]~23, microprocessor, 1
instance = comp, \comp_unit|alu_out[1]~24 , comp_unit|alu_out[1]~24, microprocessor, 1
instance = comp, \comp_unit|alu_out[1]~28 , comp_unit|alu_out[1]~28, microprocessor, 1
instance = comp, \comp_unit|r[1]~feeder , comp_unit|r[1]~feeder, microprocessor, 1
instance = comp, \comp_unit|r[1] , comp_unit|r[1], microprocessor, 1
instance = comp, \comp_unit|Mux2~4 , comp_unit|Mux2~4, microprocessor, 1
instance = comp, \comp_unit|Mux2~13 , comp_unit|Mux2~13, microprocessor, 1
instance = comp, \comp_unit|y1[1] , comp_unit|y1[1], microprocessor, 1
instance = comp, \comp_unit|Mux2~9 , comp_unit|Mux2~9, microprocessor, 1
instance = comp, \comp_unit|Mux2~10 , comp_unit|Mux2~10, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[1][1]~feeder , data_mem|lpm_ram_dq_component|sram|dffs[1][1]~feeder, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[1][1] , data_mem|lpm_ram_dq_component|sram|dffs[1][1], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[3][1] , data_mem|lpm_ram_dq_component|sram|dffs[3][1], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[2][1]~feeder , data_mem|lpm_ram_dq_component|sram|dffs[2][1]~feeder, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[2][1] , data_mem|lpm_ram_dq_component|sram|dffs[2][1], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[0][1] , data_mem|lpm_ram_dq_component|sram|dffs[0][1], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~6 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~6, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~7 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~7, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[5][1]~feeder , data_mem|lpm_ram_dq_component|sram|dffs[5][1]~feeder, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[5][1] , data_mem|lpm_ram_dq_component|sram|dffs[5][1], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[7][1] , data_mem|lpm_ram_dq_component|sram|dffs[7][1], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[6][1]~feeder , data_mem|lpm_ram_dq_component|sram|dffs[6][1]~feeder, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[6][1] , data_mem|lpm_ram_dq_component|sram|dffs[6][1], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[4][1] , data_mem|lpm_ram_dq_component|sram|dffs[4][1], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~4 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~4, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~5 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~5, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[15][1]~feeder , data_mem|lpm_ram_dq_component|sram|dffs[15][1]~feeder, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[15][1] , data_mem|lpm_ram_dq_component|sram|dffs[15][1], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[13][1] , data_mem|lpm_ram_dq_component|sram|dffs[13][1], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~7 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~7, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[10][1]~feeder , data_mem|lpm_ram_dq_component|sram|dffs[10][1]~feeder, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[10][1] , data_mem|lpm_ram_dq_component|sram|dffs[10][1], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[8][1] , data_mem|lpm_ram_dq_component|sram|dffs[8][1], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~8 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~8, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[9][1] , data_mem|lpm_ram_dq_component|sram|dffs[9][1], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[11][1]~feeder , data_mem|lpm_ram_dq_component|sram|dffs[11][1]~feeder, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[11][1] , data_mem|lpm_ram_dq_component|sram|dffs[11][1], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~9 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~9, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[14][1]~feeder , data_mem|lpm_ram_dq_component|sram|dffs[14][1]~feeder, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[14][1] , data_mem|lpm_ram_dq_component|sram|dffs[14][1], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[12][1] , data_mem|lpm_ram_dq_component|sram|dffs[12][1], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~10 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[1]~10, microprocessor, 1
instance = comp, \comp_unit|Mux2~5 , comp_unit|Mux2~5, microprocessor, 1
instance = comp, \comp_unit|Mux2~6 , comp_unit|Mux2~6, microprocessor, 1
instance = comp, \comp_unit|Mux2~7 , comp_unit|Mux2~7, microprocessor, 1
instance = comp, \comp_unit|Mux2~8 , comp_unit|Mux2~8, microprocessor, 1
instance = comp, \comp_unit|Mux2~11 , comp_unit|Mux2~11, microprocessor, 1
instance = comp, \comp_unit|Mux2~12 , comp_unit|Mux2~12, microprocessor, 1
instance = comp, \comp_unit|y0[1] , comp_unit|y0[1], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le3a[5] , comp_unit|Mult0|auto_generated|le3a[5], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le3a[3] , comp_unit|Mult0|auto_generated|le3a[3], microprocessor, 1
instance = comp, \comp_unit|alu_out[3]~11 , comp_unit|alu_out[3]~11, microprocessor, 1
instance = comp, \comp_unit|alu_out[3]~12 , comp_unit|alu_out[3]~12, microprocessor, 1
instance = comp, \comp_unit|Add0~4 , comp_unit|Add0~4, microprocessor, 1
instance = comp, \comp_unit|Add1~6 , comp_unit|Add1~6, microprocessor, 1
instance = comp, \comp_unit|alu_out[3]~4 , comp_unit|alu_out[3]~4, microprocessor, 1
instance = comp, \comp_unit|Add2~6 , comp_unit|Add2~6, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|le5a[3] , comp_unit|Mult0|auto_generated|le5a[3], microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_1~10 , comp_unit|Mult0|auto_generated|op_1~10, microprocessor, 1
instance = comp, \comp_unit|Mult0|auto_generated|op_3~14 , comp_unit|Mult0|auto_generated|op_3~14, microprocessor, 1
instance = comp, \comp_unit|alu_out[3]~5 , comp_unit|alu_out[3]~5, microprocessor, 1
instance = comp, \comp_unit|alu_out[3]~9 , comp_unit|alu_out[3]~9, microprocessor, 1
instance = comp, \comp_unit|alu_out[3]~14 , comp_unit|alu_out[3]~14, microprocessor, 1
instance = comp, \comp_unit|r[3] , comp_unit|r[3], microprocessor, 1
instance = comp, \comp_unit|Mux0~2 , comp_unit|Mux0~2, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[9][3] , data_mem|lpm_ram_dq_component|sram|dffs[9][3], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[11][3]~feeder , data_mem|lpm_ram_dq_component|sram|dffs[11][3]~feeder, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[11][3] , data_mem|lpm_ram_dq_component|sram|dffs[11][3], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~20 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~20, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[10][3]~feeder , data_mem|lpm_ram_dq_component|sram|dffs[10][3]~feeder, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[10][3] , data_mem|lpm_ram_dq_component|sram|dffs[10][3], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[8][3] , data_mem|lpm_ram_dq_component|sram|dffs[8][3], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~19 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~19, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~21 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~21, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[14][3]~feeder , data_mem|lpm_ram_dq_component|sram|dffs[14][3]~feeder, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[14][3] , data_mem|lpm_ram_dq_component|sram|dffs[14][3], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[12][3] , data_mem|lpm_ram_dq_component|sram|dffs[12][3], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~23 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~23, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[15][3]~feeder , data_mem|lpm_ram_dq_component|sram|dffs[15][3]~feeder, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[15][3] , data_mem|lpm_ram_dq_component|sram|dffs[15][3], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[13][3] , data_mem|lpm_ram_dq_component|sram|dffs[13][3], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~22 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~22, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~24 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~24, microprocessor, 1
instance = comp, \comp_unit|Mux0~3 , comp_unit|Mux0~3, microprocessor, 1
instance = comp, \comp_unit|Mux0~4 , comp_unit|Mux0~4, microprocessor, 1
instance = comp, \comp_unit|Mux0~6 , comp_unit|Mux0~6, microprocessor, 1
instance = comp, \comp_unit|Mux0~7 , comp_unit|Mux0~7, microprocessor, 1
instance = comp, \comp_unit|Mux0~8 , comp_unit|Mux0~8, microprocessor, 1
instance = comp, \i_pins[3]~input , i_pins[3]~input, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[5][3]~feeder , data_mem|lpm_ram_dq_component|sram|dffs[5][3]~feeder, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[5][3] , data_mem|lpm_ram_dq_component|sram|dffs[5][3], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[7][3] , data_mem|lpm_ram_dq_component|sram|dffs[7][3], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[6][3]~feeder , data_mem|lpm_ram_dq_component|sram|dffs[6][3]~feeder, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[6][3] , data_mem|lpm_ram_dq_component|sram|dffs[6][3], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[4][3] , data_mem|lpm_ram_dq_component|sram|dffs[4][3], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~12 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~12, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~13 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~13, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[1][3]~feeder , data_mem|lpm_ram_dq_component|sram|dffs[1][3]~feeder, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[1][3] , data_mem|lpm_ram_dq_component|sram|dffs[1][3], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[3][3] , data_mem|lpm_ram_dq_component|sram|dffs[3][3], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[2][3]~feeder , data_mem|lpm_ram_dq_component|sram|dffs[2][3]~feeder, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[2][3] , data_mem|lpm_ram_dq_component|sram|dffs[2][3], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[0][3] , data_mem|lpm_ram_dq_component|sram|dffs[0][3], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~14 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~14, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~15 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~15, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~25 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[3]~25, microprocessor, 1
instance = comp, \comp_unit|Mux0~5 , comp_unit|Mux0~5, microprocessor, 1
instance = comp, \comp_unit|Mux0~9 , comp_unit|Mux0~9, microprocessor, 1
instance = comp, \comp_unit|Mux0~10 , comp_unit|Mux0~10, microprocessor, 1
instance = comp, \comp_unit|m[3] , comp_unit|m[3], microprocessor, 1
instance = comp, \comp_unit|i[3]~10 , comp_unit|i[3]~10, microprocessor, 1
instance = comp, \comp_unit|i[3] , comp_unit|i[3], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|ffaddress[3] , data_mem|lpm_ram_dq_component|sram|ffaddress[3], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[1][0] , data_mem|lpm_ram_dq_component|sram|dffs[1][0], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[3][0] , data_mem|lpm_ram_dq_component|sram|dffs[3][0], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[2][0]~feeder , data_mem|lpm_ram_dq_component|sram|dffs[2][0]~feeder, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[2][0] , data_mem|lpm_ram_dq_component|sram|dffs[2][0], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[0][0] , data_mem|lpm_ram_dq_component|sram|dffs[0][0], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~2 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~2, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~3 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~3, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[5][0]~feeder , data_mem|lpm_ram_dq_component|sram|dffs[5][0]~feeder, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[5][0] , data_mem|lpm_ram_dq_component|sram|dffs[5][0], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[7][0] , data_mem|lpm_ram_dq_component|sram|dffs[7][0], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[6][0]~feeder , data_mem|lpm_ram_dq_component|sram|dffs[6][0]~feeder, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[6][0] , data_mem|lpm_ram_dq_component|sram|dffs[6][0], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[4][0] , data_mem|lpm_ram_dq_component|sram|dffs[4][0], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~0 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~0, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~1 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|_~1, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[14][0]~feeder , data_mem|lpm_ram_dq_component|sram|dffs[14][0]~feeder, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[14][0] , data_mem|lpm_ram_dq_component|sram|dffs[14][0], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[12][0] , data_mem|lpm_ram_dq_component|sram|dffs[12][0], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~0 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~0, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[10][0]~feeder , data_mem|lpm_ram_dq_component|sram|dffs[10][0]~feeder, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[10][0] , data_mem|lpm_ram_dq_component|sram|dffs[10][0], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[8][0] , data_mem|lpm_ram_dq_component|sram|dffs[8][0], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~1 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~1, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[15][0] , data_mem|lpm_ram_dq_component|sram|dffs[15][0], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[13][0] , data_mem|lpm_ram_dq_component|sram|dffs[13][0], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~3 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~3, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[11][0]~feeder , data_mem|lpm_ram_dq_component|sram|dffs[11][0]~feeder, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[11][0] , data_mem|lpm_ram_dq_component|sram|dffs[11][0], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|dffs[9][0] , data_mem|lpm_ram_dq_component|sram|dffs[9][0], microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~2 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~2, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~4 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~4, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~5 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~5, microprocessor, 1
instance = comp, \data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~6 , data_mem|lpm_ram_dq_component|sram|mux|auto_generated|result_node[0]~6, microprocessor, 1
instance = comp, \comp_unit|Mux3~3 , comp_unit|Mux3~3, microprocessor, 1
instance = comp, \comp_unit|Mux3~8 , comp_unit|Mux3~8, microprocessor, 1
instance = comp, \comp_unit|Mux3~9 , comp_unit|Mux3~9, microprocessor, 1
instance = comp, \comp_unit|from_CU[0]~feeder , comp_unit|from_CU[0]~feeder, microprocessor, 1
instance = comp, \comp_unit|from_CU[0] , comp_unit|from_CU[0], microprocessor, 1
instance = comp, \comp_unit|x[0]~0 , comp_unit|x[0]~0, microprocessor, 1
instance = comp, \comp_unit|alu_out~1 , comp_unit|alu_out~1, microprocessor, 1
instance = comp, \comp_unit|alu_out~0 , comp_unit|alu_out~0, microprocessor, 1
instance = comp, \comp_unit|Mux7~0 , comp_unit|Mux7~0, microprocessor, 1
instance = comp, \comp_unit|Mux7~1 , comp_unit|Mux7~1, microprocessor, 1
instance = comp, \comp_unit|alu_out~2 , comp_unit|alu_out~2, microprocessor, 1
instance = comp, \comp_unit|Mux7~2 , comp_unit|Mux7~2, microprocessor, 1
instance = comp, \comp_unit|Mux7~3 , comp_unit|Mux7~3, microprocessor, 1
instance = comp, \comp_unit|alu_out[0]~3 , comp_unit|alu_out[0]~3, microprocessor, 1
instance = comp, \comp_unit|Equal0~0 , comp_unit|Equal0~0, microprocessor, 1
instance = comp, \comp_unit|r_eq_0~feeder , comp_unit|r_eq_0~feeder, microprocessor, 1
instance = comp, \comp_unit|r_eq_0 , comp_unit|r_eq_0, microprocessor, 1
instance = comp, \prog_sequencer|always2~1 , prog_sequencer|always2~1, microprocessor, 1
instance = comp, \prog_sequencer|cache_rdline[1]~0 , prog_sequencer|cache_rdline[1]~0, microprocessor, 1
instance = comp, \prog_sequencer|Add0~2 , prog_sequencer|Add0~2, microprocessor, 1
instance = comp, \prog_sequencer|cache_rdoffset[1]~2 , prog_sequencer|cache_rdoffset[1]~2, microprocessor, 1
instance = comp, \prog_sequencer|cache_rdoffset[1]~3 , prog_sequencer|cache_rdoffset[1]~3, microprocessor, 1
instance = comp, \prog_sequencer|from_PS[1] , prog_sequencer|from_PS[1], microprocessor, 1
instance = comp, \prog_sequencer|cache_rdoffset[2]~4 , prog_sequencer|cache_rdoffset[2]~4, microprocessor, 1
instance = comp, \prog_sequencer|cache_rdoffset[2]~5 , prog_sequencer|cache_rdoffset[2]~5, microprocessor, 1
instance = comp, \id_in[2]~30 , id_in[2]~30, microprocessor, 1
instance = comp, \id_in[2]~31 , id_in[2]~31, microprocessor, 1
instance = comp, \id_in[2]~32 , id_in[2]~32, microprocessor, 1
instance = comp, \id_in[2]~33 , id_in[2]~33, microprocessor, 1
instance = comp, \id_in[2]~34 , id_in[2]~34, microprocessor, 1
instance = comp, \instr_decoder|ir[2] , instr_decoder|ir[2], microprocessor, 1
instance = comp, \prog_sequencer|pm_addr[6]~2 , prog_sequencer|pm_addr[6]~2, microprocessor, 1
instance = comp, \prog_sequencer|pm_addr[6]~3 , prog_sequencer|pm_addr[6]~3, microprocessor, 1
instance = comp, \prog_sequencer|Mux1~0 , prog_sequencer|Mux1~0, microprocessor, 1
instance = comp, \prog_sequencer|Mux1~1 , prog_sequencer|Mux1~1, microprocessor, 1
instance = comp, \prog_sequencer|Mux2~0 , prog_sequencer|Mux2~0, microprocessor, 1
instance = comp, \prog_sequencer|Mux2~1 , prog_sequencer|Mux2~1, microprocessor, 1
instance = comp, \prog_sequencer|start_hold~0 , prog_sequencer|start_hold~0, microprocessor, 1
instance = comp, \prog_sequencer|hold_out~0 , prog_sequencer|hold_out~0, microprocessor, 1
instance = comp, \prog_sequencer|cache_wren , prog_sequencer|cache_wren, microprocessor, 1
instance = comp, \prog_sequencer|cache_wroffset[0]~0 , prog_sequencer|cache_wroffset[0]~0, microprocessor, 1
instance = comp, \prog_sequencer|cache_wroffset[0] , prog_sequencer|cache_wroffset[0], microprocessor, 1
instance = comp, \prog_sequencer|rom_address[0]~0 , prog_sequencer|rom_address[0]~0, microprocessor, 1
instance = comp, \instr_decoder|reg_en[8]~3 , instr_decoder|reg_en[8]~3, microprocessor, 1
instance = comp, \instr_decoder|reg_en[8]~8 , instr_decoder|reg_en[8]~8, microprocessor, 1
instance = comp, \instr_decoder|Equal0~1 , instr_decoder|Equal0~1, microprocessor, 1
instance = comp, \instr_decoder|Equal0~2 , instr_decoder|Equal0~2, microprocessor, 1
instance = comp, \instr_decoder|Equal1~1 , instr_decoder|Equal1~1, microprocessor, 1
instance = comp, \instr_decoder|Equal2~0 , instr_decoder|Equal2~0, microprocessor, 1
instance = comp, \instr_decoder|Equal3~0 , instr_decoder|Equal3~0, microprocessor, 1
instance = comp, \prog_sequencer|end_hold~1 , prog_sequencer|end_hold~1, microprocessor, 1
instance = comp, \comp_unit|o_reg[0]~feeder , comp_unit|o_reg[0]~feeder, microprocessor, 1
instance = comp, \comp_unit|o_reg[0] , comp_unit|o_reg[0], microprocessor, 1
instance = comp, \comp_unit|o_reg[1]~feeder , comp_unit|o_reg[1]~feeder, microprocessor, 1
instance = comp, \comp_unit|o_reg[1] , comp_unit|o_reg[1], microprocessor, 1
instance = comp, \comp_unit|o_reg[2]~feeder , comp_unit|o_reg[2]~feeder, microprocessor, 1
instance = comp, \comp_unit|o_reg[2] , comp_unit|o_reg[2], microprocessor, 1
instance = comp, \comp_unit|o_reg[3]~feeder , comp_unit|o_reg[3]~feeder, microprocessor, 1
instance = comp, \comp_unit|o_reg[3] , comp_unit|o_reg[3], microprocessor, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
