Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat Mar  2 23:04:36 2024
| Host         : kobal running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file risc_timing_summary_routed.rpt -pb risc_timing_summary_routed.pb -rpx risc_timing_summary_routed.rpx -warn_on_violation
| Design       : risc
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                896         
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  128         
TIMING-20  Warning           Non-clocked latch                                          10          
LATCH-1    Advisory          Existing latches in the design                             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (946)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6218)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (946)
--------------------------
 There are 896 register/latch pins with no clock driven by root clock pin: clkDiv/reg_clk_div_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: top_inst/pc/pc_reg_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: top_inst/pc/pc_reg_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: top_inst/pc/pc_reg_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: top_inst/pc/pc_reg_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: top_inst/pc/pc_reg_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6218)
---------------------------------------------------
 There are 6218 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.803        0.000                      0                   65        0.263        0.000                      0                   65        3.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.803        0.000                      0                   65        0.263        0.000                      0                   65        3.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.803ns  (required time - arrival time)
  Source:                 clkDiv/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.704ns (18.986%)  route 3.004ns (81.014%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.890 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.672     5.340    clkDiv/CLK
    SLICE_X22Y45         FDRE                                         r  clkDiv/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clkDiv/counter_reg[27]/Q
                         net (fo=2, routed)           1.091     6.887    clkDiv/counter[27]
    SLICE_X23Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.011 r  clkDiv/counter[31]_i_7/O
                         net (fo=1, routed)           0.721     7.732    clkDiv/counter[31]_i_7_n_0
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.856 r  clkDiv/counter[31]_i_1/O
                         net (fo=33, routed)          1.192     9.048    clkDiv/reg_clk_div
    SLICE_X22Y46         FDRE                                         r  clkDiv/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.498    12.890    clkDiv/CLK
    SLICE_X22Y46         FDRE                                         r  clkDiv/counter_reg[29]/C
                         clock pessimism              0.425    13.315    
                         clock uncertainty           -0.035    13.280    
    SLICE_X22Y46         FDRE (Setup_fdre_C_R)       -0.429    12.851    clkDiv/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                  3.803    

Slack (MET) :             3.803ns  (required time - arrival time)
  Source:                 clkDiv/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.704ns (18.986%)  route 3.004ns (81.014%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.890 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.672     5.340    clkDiv/CLK
    SLICE_X22Y45         FDRE                                         r  clkDiv/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clkDiv/counter_reg[27]/Q
                         net (fo=2, routed)           1.091     6.887    clkDiv/counter[27]
    SLICE_X23Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.011 r  clkDiv/counter[31]_i_7/O
                         net (fo=1, routed)           0.721     7.732    clkDiv/counter[31]_i_7_n_0
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.856 r  clkDiv/counter[31]_i_1/O
                         net (fo=33, routed)          1.192     9.048    clkDiv/reg_clk_div
    SLICE_X22Y46         FDRE                                         r  clkDiv/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.498    12.890    clkDiv/CLK
    SLICE_X22Y46         FDRE                                         r  clkDiv/counter_reg[30]/C
                         clock pessimism              0.425    13.315    
                         clock uncertainty           -0.035    13.280    
    SLICE_X22Y46         FDRE (Setup_fdre_C_R)       -0.429    12.851    clkDiv/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                  3.803    

Slack (MET) :             3.803ns  (required time - arrival time)
  Source:                 clkDiv/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.704ns (18.986%)  route 3.004ns (81.014%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.890 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.672     5.340    clkDiv/CLK
    SLICE_X22Y45         FDRE                                         r  clkDiv/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clkDiv/counter_reg[27]/Q
                         net (fo=2, routed)           1.091     6.887    clkDiv/counter[27]
    SLICE_X23Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.011 r  clkDiv/counter[31]_i_7/O
                         net (fo=1, routed)           0.721     7.732    clkDiv/counter[31]_i_7_n_0
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.856 r  clkDiv/counter[31]_i_1/O
                         net (fo=33, routed)          1.192     9.048    clkDiv/reg_clk_div
    SLICE_X22Y46         FDRE                                         r  clkDiv/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.498    12.890    clkDiv/CLK
    SLICE_X22Y46         FDRE                                         r  clkDiv/counter_reg[31]/C
                         clock pessimism              0.425    13.315    
                         clock uncertainty           -0.035    13.280    
    SLICE_X22Y46         FDRE (Setup_fdre_C_R)       -0.429    12.851    clkDiv/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                  3.803    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 clkDiv/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 0.704ns (19.722%)  route 2.866ns (80.278%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.890 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.672     5.340    clkDiv/CLK
    SLICE_X22Y45         FDRE                                         r  clkDiv/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clkDiv/counter_reg[27]/Q
                         net (fo=2, routed)           1.091     6.887    clkDiv/counter[27]
    SLICE_X23Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.011 r  clkDiv/counter[31]_i_7/O
                         net (fo=1, routed)           0.721     7.732    clkDiv/counter[31]_i_7_n_0
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.856 r  clkDiv/counter[31]_i_1/O
                         net (fo=33, routed)          1.054     8.910    clkDiv/reg_clk_div
    SLICE_X22Y45         FDRE                                         r  clkDiv/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.498    12.890    clkDiv/CLK
    SLICE_X22Y45         FDRE                                         r  clkDiv/counter_reg[25]/C
                         clock pessimism              0.450    13.340    
                         clock uncertainty           -0.035    13.305    
    SLICE_X22Y45         FDRE (Setup_fdre_C_R)       -0.429    12.876    clkDiv/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 clkDiv/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 0.704ns (19.722%)  route 2.866ns (80.278%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.890 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.672     5.340    clkDiv/CLK
    SLICE_X22Y45         FDRE                                         r  clkDiv/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clkDiv/counter_reg[27]/Q
                         net (fo=2, routed)           1.091     6.887    clkDiv/counter[27]
    SLICE_X23Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.011 r  clkDiv/counter[31]_i_7/O
                         net (fo=1, routed)           0.721     7.732    clkDiv/counter[31]_i_7_n_0
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.856 r  clkDiv/counter[31]_i_1/O
                         net (fo=33, routed)          1.054     8.910    clkDiv/reg_clk_div
    SLICE_X22Y45         FDRE                                         r  clkDiv/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.498    12.890    clkDiv/CLK
    SLICE_X22Y45         FDRE                                         r  clkDiv/counter_reg[26]/C
                         clock pessimism              0.450    13.340    
                         clock uncertainty           -0.035    13.305    
    SLICE_X22Y45         FDRE (Setup_fdre_C_R)       -0.429    12.876    clkDiv/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 clkDiv/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 0.704ns (19.722%)  route 2.866ns (80.278%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.890 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.672     5.340    clkDiv/CLK
    SLICE_X22Y45         FDRE                                         r  clkDiv/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clkDiv/counter_reg[27]/Q
                         net (fo=2, routed)           1.091     6.887    clkDiv/counter[27]
    SLICE_X23Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.011 r  clkDiv/counter[31]_i_7/O
                         net (fo=1, routed)           0.721     7.732    clkDiv/counter[31]_i_7_n_0
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.856 r  clkDiv/counter[31]_i_1/O
                         net (fo=33, routed)          1.054     8.910    clkDiv/reg_clk_div
    SLICE_X22Y45         FDRE                                         r  clkDiv/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.498    12.890    clkDiv/CLK
    SLICE_X22Y45         FDRE                                         r  clkDiv/counter_reg[27]/C
                         clock pessimism              0.450    13.340    
                         clock uncertainty           -0.035    13.305    
    SLICE_X22Y45         FDRE (Setup_fdre_C_R)       -0.429    12.876    clkDiv/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 clkDiv/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 0.704ns (19.722%)  route 2.866ns (80.278%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.890 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.672     5.340    clkDiv/CLK
    SLICE_X22Y45         FDRE                                         r  clkDiv/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clkDiv/counter_reg[27]/Q
                         net (fo=2, routed)           1.091     6.887    clkDiv/counter[27]
    SLICE_X23Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.011 r  clkDiv/counter[31]_i_7/O
                         net (fo=1, routed)           0.721     7.732    clkDiv/counter[31]_i_7_n_0
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.856 r  clkDiv/counter[31]_i_1/O
                         net (fo=33, routed)          1.054     8.910    clkDiv/reg_clk_div
    SLICE_X22Y45         FDRE                                         r  clkDiv/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.498    12.890    clkDiv/CLK
    SLICE_X22Y45         FDRE                                         r  clkDiv/counter_reg[28]/C
                         clock pessimism              0.450    13.340    
                         clock uncertainty           -0.035    13.305    
    SLICE_X22Y45         FDRE (Setup_fdre_C_R)       -0.429    12.876    clkDiv/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             4.079ns  (required time - arrival time)
  Source:                 clkDiv/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv/reg_clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.828ns (21.290%)  route 3.061ns (78.710%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.890 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.672     5.340    clkDiv/CLK
    SLICE_X22Y45         FDRE                                         r  clkDiv/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clkDiv/counter_reg[27]/Q
                         net (fo=2, routed)           1.091     6.887    clkDiv/counter[27]
    SLICE_X23Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.011 r  clkDiv/counter[31]_i_7/O
                         net (fo=1, routed)           0.721     7.732    clkDiv/counter[31]_i_7_n_0
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.856 r  clkDiv/counter[31]_i_1/O
                         net (fo=33, routed)          1.249     9.106    clkDiv/reg_clk_div
    SLICE_X23Y46         LUT2 (Prop_lut2_I0_O)        0.124     9.230 r  clkDiv/reg_clk_div_i_1/O
                         net (fo=1, routed)           0.000     9.230    clkDiv/reg_clk_div_i_1_n_0
    SLICE_X23Y46         FDRE                                         r  clkDiv/reg_clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.498    12.890    clkDiv/CLK
    SLICE_X23Y46         FDRE                                         r  clkDiv/reg_clk_div_reg/C
                         clock pessimism              0.425    13.315    
                         clock uncertainty           -0.035    13.280    
    SLICE_X23Y46         FDRE (Setup_fdre_C_D)        0.029    13.309    clkDiv/reg_clk_div_reg
  -------------------------------------------------------------------
                         required time                         13.309    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  4.079    

Slack (MET) :             4.099ns  (required time - arrival time)
  Source:                 clkDiv/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 0.704ns (20.637%)  route 2.707ns (79.363%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.890 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.672     5.340    clkDiv/CLK
    SLICE_X22Y45         FDRE                                         r  clkDiv/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clkDiv/counter_reg[27]/Q
                         net (fo=2, routed)           1.091     6.887    clkDiv/counter[27]
    SLICE_X23Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.011 r  clkDiv/counter[31]_i_7/O
                         net (fo=1, routed)           0.721     7.732    clkDiv/counter[31]_i_7_n_0
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.856 r  clkDiv/counter[31]_i_1/O
                         net (fo=33, routed)          0.896     8.752    clkDiv/reg_clk_div
    SLICE_X22Y44         FDRE                                         r  clkDiv/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.498    12.890    clkDiv/CLK
    SLICE_X22Y44         FDRE                                         r  clkDiv/counter_reg[21]/C
                         clock pessimism              0.425    13.315    
                         clock uncertainty           -0.035    13.280    
    SLICE_X22Y44         FDRE (Setup_fdre_C_R)       -0.429    12.851    clkDiv/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  4.099    

Slack (MET) :             4.099ns  (required time - arrival time)
  Source:                 clkDiv/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 0.704ns (20.637%)  route 2.707ns (79.363%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.890 - 8.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.672     5.340    clkDiv/CLK
    SLICE_X22Y45         FDRE                                         r  clkDiv/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.456     5.796 r  clkDiv/counter_reg[27]/Q
                         net (fo=2, routed)           1.091     6.887    clkDiv/counter[27]
    SLICE_X23Y45         LUT6 (Prop_lut6_I3_O)        0.124     7.011 r  clkDiv/counter[31]_i_7/O
                         net (fo=1, routed)           0.721     7.732    clkDiv/counter[31]_i_7_n_0
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.856 r  clkDiv/counter[31]_i_1/O
                         net (fo=33, routed)          0.896     8.752    clkDiv/reg_clk_div
    SLICE_X22Y44         FDRE                                         r  clkDiv/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.498    12.890    clkDiv/CLK
    SLICE_X22Y44         FDRE                                         r  clkDiv/counter_reg[22]/C
                         clock pessimism              0.425    13.315    
                         clock uncertainty           -0.035    13.280    
    SLICE_X22Y44         FDRE (Setup_fdre_C_R)       -0.429    12.851    clkDiv/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  4.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkDiv/reg_clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv/reg_clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.474    clkDiv/CLK
    SLICE_X23Y46         FDRE                                         r  clkDiv/reg_clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  clkDiv/reg_clk_div_reg/Q
                         net (fo=2, routed)           0.168     1.783    clkDiv/wire_clk
    SLICE_X23Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.828 r  clkDiv/reg_clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.828    clkDiv/reg_clk_div_i_1_n_0
    SLICE_X23Y46         FDRE                                         r  clkDiv/reg_clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.989    clkDiv/CLK
    SLICE_X23Y46         FDRE                                         r  clkDiv/reg_clk_div_reg/C
                         clock pessimism             -0.515     1.474    
    SLICE_X23Y46         FDRE (Hold_fdre_C_D)         0.091     1.565    clkDiv/reg_clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clkDiv/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.473    clkDiv/CLK
    SLICE_X22Y42         FDRE                                         r  clkDiv/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  clkDiv/counter_reg[15]/Q
                         net (fo=2, routed)           0.133     1.746    clkDiv/counter[15]
    SLICE_X22Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  clkDiv/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.857    clkDiv/p_1_in[15]
    SLICE_X22Y42         FDRE                                         r  clkDiv/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.988    clkDiv/CLK
    SLICE_X22Y42         FDRE                                         r  clkDiv/counter_reg[15]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)         0.105     1.578    clkDiv/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clkDiv/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.473    clkDiv/CLK
    SLICE_X22Y40         FDRE                                         r  clkDiv/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  clkDiv/counter_reg[7]/Q
                         net (fo=2, routed)           0.133     1.746    clkDiv/counter[7]
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  clkDiv/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.857    clkDiv/p_1_in[7]
    SLICE_X22Y40         FDRE                                         r  clkDiv/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.988    clkDiv/CLK
    SLICE_X22Y40         FDRE                                         r  clkDiv/counter_reg[7]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.105     1.578    clkDiv/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clkDiv/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.473    clkDiv/CLK
    SLICE_X22Y41         FDRE                                         r  clkDiv/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  clkDiv/counter_reg[11]/Q
                         net (fo=2, routed)           0.133     1.747    clkDiv/counter[11]
    SLICE_X22Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  clkDiv/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.858    clkDiv/p_1_in[11]
    SLICE_X22Y41         FDRE                                         r  clkDiv/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.988    clkDiv/CLK
    SLICE_X22Y41         FDRE                                         r  clkDiv/counter_reg[11]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X22Y41         FDRE (Hold_fdre_C_D)         0.105     1.578    clkDiv/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clkDiv/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.474    clkDiv/CLK
    SLICE_X22Y46         FDRE                                         r  clkDiv/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  clkDiv/counter_reg[31]/Q
                         net (fo=2, routed)           0.134     1.748    clkDiv/counter[31]
    SLICE_X22Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  clkDiv/counter0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.859    clkDiv/p_1_in[31]
    SLICE_X22Y46         FDRE                                         r  clkDiv/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.989    clkDiv/CLK
    SLICE_X22Y46         FDRE                                         r  clkDiv/counter_reg[31]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y46         FDRE (Hold_fdre_C_D)         0.105     1.579    clkDiv/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clkDiv/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.474    clkDiv/CLK
    SLICE_X22Y43         FDRE                                         r  clkDiv/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  clkDiv/counter_reg[19]/Q
                         net (fo=2, routed)           0.134     1.748    clkDiv/counter[19]
    SLICE_X22Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  clkDiv/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.859    clkDiv/p_1_in[19]
    SLICE_X22Y43         FDRE                                         r  clkDiv/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.989    clkDiv/CLK
    SLICE_X22Y43         FDRE                                         r  clkDiv/counter_reg[19]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)         0.105     1.579    clkDiv/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clkDiv/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.472    clkDiv/CLK
    SLICE_X22Y39         FDRE                                         r  clkDiv/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  clkDiv/counter_reg[3]/Q
                         net (fo=2, routed)           0.134     1.746    clkDiv/counter[3]
    SLICE_X22Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  clkDiv/counter0_carry/O[2]
                         net (fo=1, routed)           0.000     1.857    clkDiv/p_1_in[3]
    SLICE_X22Y39         FDRE                                         r  clkDiv/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.987    clkDiv/CLK
    SLICE_X22Y39         FDRE                                         r  clkDiv/counter_reg[3]/C
                         clock pessimism             -0.515     1.472    
    SLICE_X22Y39         FDRE (Hold_fdre_C_D)         0.105     1.577    clkDiv/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 clkDiv/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.288ns (71.311%)  route 0.116ns (28.689%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.473    clkDiv/CLK
    SLICE_X23Y40         FDRE                                         r  clkDiv/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  clkDiv/counter_reg[0]/Q
                         net (fo=3, routed)           0.116     1.730    clkDiv/counter[0]
    SLICE_X22Y39         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.877 r  clkDiv/counter0_carry/O[0]
                         net (fo=1, routed)           0.000     1.877    clkDiv/p_1_in[1]
    SLICE_X22Y39         FDRE                                         r  clkDiv/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.987    clkDiv/CLK
    SLICE_X22Y39         FDRE                                         r  clkDiv/counter_reg[1]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X22Y39         FDRE (Hold_fdre_C_D)         0.105     1.593    clkDiv/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 clkDiv/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.316ns (73.171%)  route 0.116ns (26.829%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.473    clkDiv/CLK
    SLICE_X23Y40         FDRE                                         r  clkDiv/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  clkDiv/counter_reg[0]/Q
                         net (fo=3, routed)           0.116     1.730    clkDiv/counter[0]
    SLICE_X22Y39         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175     1.905 r  clkDiv/counter0_carry/O[1]
                         net (fo=1, routed)           0.000     1.905    clkDiv/p_1_in[2]
    SLICE_X22Y39         FDRE                                         r  clkDiv/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.987    clkDiv/CLK
    SLICE_X22Y39         FDRE                                         r  clkDiv/counter_reg[2]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X22Y39         FDRE (Hold_fdre_C_D)         0.105     1.593    clkDiv/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clkDiv/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clkDiv/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.473    clkDiv/CLK
    SLICE_X22Y42         FDRE                                         r  clkDiv/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  clkDiv/counter_reg[15]/Q
                         net (fo=2, routed)           0.133     1.746    clkDiv/counter[15]
    SLICE_X22Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.890 r  clkDiv/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.890    clkDiv/p_1_in[16]
    SLICE_X22Y42         FDRE                                         r  clkDiv/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.988    clkDiv/CLK
    SLICE_X22Y42         FDRE                                         r  clkDiv/counter_reg[16]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)         0.105     1.578    clkDiv/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X23Y40    clkDiv/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y41    clkDiv/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y41    clkDiv/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y41    clkDiv/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y42    clkDiv/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y42    clkDiv/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y42    clkDiv/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y42    clkDiv/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X22Y43    clkDiv/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y40    clkDiv/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y40    clkDiv/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y41    clkDiv/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y41    clkDiv/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y41    clkDiv/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y41    clkDiv/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y41    clkDiv/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y41    clkDiv/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y42    clkDiv/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y42    clkDiv/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y40    clkDiv/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y40    clkDiv/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y41    clkDiv/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y41    clkDiv/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y41    clkDiv/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y41    clkDiv/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y41    clkDiv/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y41    clkDiv/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y42    clkDiv/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y42    clkDiv/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          6222 Endpoints
Min Delay          6222 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_inst/pc/pc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top_inst/regFile/register_File_reg[3][18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.840ns  (logic 2.847ns (13.038%)  route 18.992ns (86.962%))
  Logic Levels:           11  (CARRY4=1 FDCE=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE                         0.000     0.000 r  top_inst/pc/pc_reg_reg[4]/C
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  top_inst/pc/pc_reg_reg[4]/Q
                         net (fo=79, routed)          2.488     2.966    top_inst/pc/Q[4]
    SLICE_X33Y65         LUT5 (Prop_lut5_I1_O)        0.321     3.287 r  top_inst/pc/mem_reg_0_255_3_3_i_5/O
                         net (fo=67, routed)          4.420     7.706    top_inst/regFile/mem_reg_0_255_31_31_i_1_1
    SLICE_X24Y53         LUT6 (Prop_lut6_I4_O)        0.326     8.032 r  top_inst/regFile/mem_reg_0_255_3_3_i_2/O
                         net (fo=1, routed)           0.856     8.888    top_inst/pc/mem_reg_0_255_3_3
    SLICE_X27Y53         LUT6 (Prop_lut6_I0_O)        0.124     9.012 r  top_inst/pc/mem_reg_0_255_3_3_i_1/O
                         net (fo=18, routed)          1.218    10.231    top_inst/pc/pc_reg_reg[3]_1[0]
    SLICE_X35Y56         LUT4 (Prop_lut4_I1_O)        0.124    10.355 r  top_inst/pc/register_File[31][3]_i_8/O
                         net (fo=1, routed)           0.000    10.355    top_inst/pc/register_File[31][3]_i_8_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.603 r  top_inst/pc/register_File_reg[31][3]_i_2/O[3]
                         net (fo=514, routed)         6.253    16.856    top_inst/DMEM/mem_reg_768_1023_18_18/A3
    SLICE_X20Y62         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.481    17.337 r  top_inst/DMEM/mem_reg_768_1023_18_18/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.337    top_inst/DMEM/mem_reg_768_1023_18_18/OA
    SLICE_X20Y62         MUXF7 (Prop_muxf7_I1_O)      0.214    17.551 r  top_inst/DMEM/mem_reg_768_1023_18_18/F7.A/O
                         net (fo=1, routed)           0.000    17.551    top_inst/DMEM/mem_reg_768_1023_18_18/O1
    SLICE_X20Y62         MUXF8 (Prop_muxf8_I1_O)      0.088    17.639 r  top_inst/DMEM/mem_reg_768_1023_18_18/F8/O
                         net (fo=1, routed)           0.939    18.579    top_inst/DMEM/mem_reg_768_1023_18_18_n_0
    SLICE_X25Y62         LUT6 (Prop_lut6_I2_O)        0.319    18.898 r  top_inst/DMEM/register_File[31][18]_i_2/O
                         net (fo=1, routed)           1.032    19.929    top_inst/controller/wire_data_R[18]
    SLICE_X28Y62         LUT5 (Prop_lut5_I4_O)        0.124    20.053 r  top_inst/controller/register_File[31][18]_i_1/O
                         net (fo=11, routed)          1.787    21.840    top_inst/regFile/D[18]
    SLICE_X19Y63         FDRE                                         r  top_inst/regFile/register_File_reg[3][18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/pc/pc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top_inst/regFile/register_File_reg[2][15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.832ns  (logic 9.373ns (42.932%)  route 12.459ns (57.068%))
  Logic Levels:           13  (CARRY4=1 FDCE=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE                         0.000     0.000 r  top_inst/pc/pc_reg_reg[1]/C
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  top_inst/pc/pc_reg_reg[1]/Q
                         net (fo=45, routed)          2.176     2.694    top_inst/pc/Q[1]
    SLICE_X29Y61         LUT5 (Prop_lut5_I3_O)        0.150     2.844 r  top_inst/pc/register_File[31][15]_i_21/O
                         net (fo=167, routed)         2.672     5.516    top_inst/regFile/BrEq0_carry_i_62_1
    SLICE_X31Y52         LUT6 (Prop_lut6_I4_O)        0.326     5.842 r  top_inst/regFile/BrEq0_carry_i_92/O
                         net (fo=1, routed)           0.000     5.842    top_inst/regFile/BrEq0_carry_i_92_n_0
    SLICE_X31Y52         MUXF7 (Prop_muxf7_I1_O)      0.217     6.059 r  top_inst/regFile/BrEq0_carry_i_62/O
                         net (fo=2, routed)           1.101     7.159    top_inst/pc/register_File[31][3]_i_7_0
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.327     7.486 r  top_inst/pc/register_File[31][3]_i_19/O
                         net (fo=1, routed)           0.266     7.752    top_inst/pc/register_File[31][3]_i_19_n_0
    SLICE_X31Y54         LUT6 (Prop_lut6_I5_O)        0.332     8.084 r  top_inst/pc/register_File[31][3]_i_7/O
                         net (fo=2, routed)           0.952     9.036    top_inst/controller/wire_A_mux_out_A[0]
    SLICE_X35Y56         LUT6 (Prop_lut6_I5_O)        0.124     9.160 r  top_inst/controller/register_File[31][3]_i_11/O
                         net (fo=1, routed)           0.000     9.160    top_inst/pc/register_File_reg[31][3][0]
    SLICE_X35Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.407 r  top_inst/pc/register_File_reg[31][3]_i_2/O[0]
                         net (fo=514, routed)         1.453    10.860    top_inst/DMEM/mem_reg_256_511_15_15/A0
    SLICE_X42Y58         RAMS64E (Prop_rams64e_ADR0_O)
                                                      6.387    17.247 r  top_inst/DMEM/mem_reg_256_511_15_15/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.247    top_inst/DMEM/mem_reg_256_511_15_15/OA
    SLICE_X42Y58         MUXF7 (Prop_muxf7_I1_O)      0.214    17.461 r  top_inst/DMEM/mem_reg_256_511_15_15/F7.A/O
                         net (fo=1, routed)           0.000    17.461    top_inst/DMEM/mem_reg_256_511_15_15/O1
    SLICE_X42Y58         MUXF8 (Prop_muxf8_I1_O)      0.088    17.549 r  top_inst/DMEM/mem_reg_256_511_15_15/F8/O
                         net (fo=1, routed)           0.794    18.343    top_inst/DMEM/mem_reg_256_511_15_15_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I4_O)        0.319    18.662 r  top_inst/DMEM/register_File[31][15]_i_3/O
                         net (fo=1, routed)           1.029    19.691    top_inst/controller/wire_data_R[15]
    SLICE_X33Y59         LUT5 (Prop_lut5_I2_O)        0.124    19.815 r  top_inst/controller/register_File[31][15]_i_1/O
                         net (fo=11, routed)          2.017    21.832    top_inst/regFile/D[15]
    SLICE_X21Y58         FDRE                                         r  top_inst/regFile/register_File_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/pc/pc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top_inst/regFile/register_File_reg[6][18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.755ns  (logic 2.847ns (13.089%)  route 18.908ns (86.911%))
  Logic Levels:           11  (CARRY4=1 FDCE=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE                         0.000     0.000 r  top_inst/pc/pc_reg_reg[4]/C
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  top_inst/pc/pc_reg_reg[4]/Q
                         net (fo=79, routed)          2.488     2.966    top_inst/pc/Q[4]
    SLICE_X33Y65         LUT5 (Prop_lut5_I1_O)        0.321     3.287 r  top_inst/pc/mem_reg_0_255_3_3_i_5/O
                         net (fo=67, routed)          4.420     7.706    top_inst/regFile/mem_reg_0_255_31_31_i_1_1
    SLICE_X24Y53         LUT6 (Prop_lut6_I4_O)        0.326     8.032 r  top_inst/regFile/mem_reg_0_255_3_3_i_2/O
                         net (fo=1, routed)           0.856     8.888    top_inst/pc/mem_reg_0_255_3_3
    SLICE_X27Y53         LUT6 (Prop_lut6_I0_O)        0.124     9.012 r  top_inst/pc/mem_reg_0_255_3_3_i_1/O
                         net (fo=18, routed)          1.218    10.231    top_inst/pc/pc_reg_reg[3]_1[0]
    SLICE_X35Y56         LUT4 (Prop_lut4_I1_O)        0.124    10.355 r  top_inst/pc/register_File[31][3]_i_8/O
                         net (fo=1, routed)           0.000    10.355    top_inst/pc/register_File[31][3]_i_8_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.603 r  top_inst/pc/register_File_reg[31][3]_i_2/O[3]
                         net (fo=514, routed)         6.253    16.856    top_inst/DMEM/mem_reg_768_1023_18_18/A3
    SLICE_X20Y62         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.481    17.337 r  top_inst/DMEM/mem_reg_768_1023_18_18/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.337    top_inst/DMEM/mem_reg_768_1023_18_18/OA
    SLICE_X20Y62         MUXF7 (Prop_muxf7_I1_O)      0.214    17.551 r  top_inst/DMEM/mem_reg_768_1023_18_18/F7.A/O
                         net (fo=1, routed)           0.000    17.551    top_inst/DMEM/mem_reg_768_1023_18_18/O1
    SLICE_X20Y62         MUXF8 (Prop_muxf8_I1_O)      0.088    17.639 r  top_inst/DMEM/mem_reg_768_1023_18_18/F8/O
                         net (fo=1, routed)           0.939    18.579    top_inst/DMEM/mem_reg_768_1023_18_18_n_0
    SLICE_X25Y62         LUT6 (Prop_lut6_I2_O)        0.319    18.898 r  top_inst/DMEM/register_File[31][18]_i_2/O
                         net (fo=1, routed)           1.032    19.929    top_inst/controller/wire_data_R[18]
    SLICE_X28Y62         LUT5 (Prop_lut5_I4_O)        0.124    20.053 r  top_inst/controller/register_File[31][18]_i_1/O
                         net (fo=11, routed)          1.702    21.755    top_inst/regFile/D[18]
    SLICE_X18Y64         FDRE                                         r  top_inst/regFile/register_File_reg[6][18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/pc/pc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top_inst/regFile/register_File_reg[7][18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.678ns  (logic 2.847ns (13.135%)  route 18.831ns (86.865%))
  Logic Levels:           11  (CARRY4=1 FDCE=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE                         0.000     0.000 r  top_inst/pc/pc_reg_reg[4]/C
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  top_inst/pc/pc_reg_reg[4]/Q
                         net (fo=79, routed)          2.488     2.966    top_inst/pc/Q[4]
    SLICE_X33Y65         LUT5 (Prop_lut5_I1_O)        0.321     3.287 r  top_inst/pc/mem_reg_0_255_3_3_i_5/O
                         net (fo=67, routed)          4.420     7.706    top_inst/regFile/mem_reg_0_255_31_31_i_1_1
    SLICE_X24Y53         LUT6 (Prop_lut6_I4_O)        0.326     8.032 r  top_inst/regFile/mem_reg_0_255_3_3_i_2/O
                         net (fo=1, routed)           0.856     8.888    top_inst/pc/mem_reg_0_255_3_3
    SLICE_X27Y53         LUT6 (Prop_lut6_I0_O)        0.124     9.012 r  top_inst/pc/mem_reg_0_255_3_3_i_1/O
                         net (fo=18, routed)          1.218    10.231    top_inst/pc/pc_reg_reg[3]_1[0]
    SLICE_X35Y56         LUT4 (Prop_lut4_I1_O)        0.124    10.355 r  top_inst/pc/register_File[31][3]_i_8/O
                         net (fo=1, routed)           0.000    10.355    top_inst/pc/register_File[31][3]_i_8_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.603 r  top_inst/pc/register_File_reg[31][3]_i_2/O[3]
                         net (fo=514, routed)         6.253    16.856    top_inst/DMEM/mem_reg_768_1023_18_18/A3
    SLICE_X20Y62         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.481    17.337 r  top_inst/DMEM/mem_reg_768_1023_18_18/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.337    top_inst/DMEM/mem_reg_768_1023_18_18/OA
    SLICE_X20Y62         MUXF7 (Prop_muxf7_I1_O)      0.214    17.551 r  top_inst/DMEM/mem_reg_768_1023_18_18/F7.A/O
                         net (fo=1, routed)           0.000    17.551    top_inst/DMEM/mem_reg_768_1023_18_18/O1
    SLICE_X20Y62         MUXF8 (Prop_muxf8_I1_O)      0.088    17.639 r  top_inst/DMEM/mem_reg_768_1023_18_18/F8/O
                         net (fo=1, routed)           0.939    18.579    top_inst/DMEM/mem_reg_768_1023_18_18_n_0
    SLICE_X25Y62         LUT6 (Prop_lut6_I2_O)        0.319    18.898 r  top_inst/DMEM/register_File[31][18]_i_2/O
                         net (fo=1, routed)           1.032    19.929    top_inst/controller/wire_data_R[18]
    SLICE_X28Y62         LUT5 (Prop_lut5_I4_O)        0.124    20.053 r  top_inst/controller/register_File[31][18]_i_1/O
                         net (fo=11, routed)          1.625    21.678    top_inst/regFile/D[18]
    SLICE_X17Y64         FDRE                                         r  top_inst/regFile/register_File_reg[7][18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/pc/pc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top_inst/regFile/register_File_reg[4][18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.585ns  (logic 2.847ns (13.192%)  route 18.738ns (86.808%))
  Logic Levels:           11  (CARRY4=1 FDCE=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE                         0.000     0.000 r  top_inst/pc/pc_reg_reg[4]/C
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  top_inst/pc/pc_reg_reg[4]/Q
                         net (fo=79, routed)          2.488     2.966    top_inst/pc/Q[4]
    SLICE_X33Y65         LUT5 (Prop_lut5_I1_O)        0.321     3.287 r  top_inst/pc/mem_reg_0_255_3_3_i_5/O
                         net (fo=67, routed)          4.420     7.706    top_inst/regFile/mem_reg_0_255_31_31_i_1_1
    SLICE_X24Y53         LUT6 (Prop_lut6_I4_O)        0.326     8.032 r  top_inst/regFile/mem_reg_0_255_3_3_i_2/O
                         net (fo=1, routed)           0.856     8.888    top_inst/pc/mem_reg_0_255_3_3
    SLICE_X27Y53         LUT6 (Prop_lut6_I0_O)        0.124     9.012 r  top_inst/pc/mem_reg_0_255_3_3_i_1/O
                         net (fo=18, routed)          1.218    10.231    top_inst/pc/pc_reg_reg[3]_1[0]
    SLICE_X35Y56         LUT4 (Prop_lut4_I1_O)        0.124    10.355 r  top_inst/pc/register_File[31][3]_i_8/O
                         net (fo=1, routed)           0.000    10.355    top_inst/pc/register_File[31][3]_i_8_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.603 r  top_inst/pc/register_File_reg[31][3]_i_2/O[3]
                         net (fo=514, routed)         6.253    16.856    top_inst/DMEM/mem_reg_768_1023_18_18/A3
    SLICE_X20Y62         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.481    17.337 r  top_inst/DMEM/mem_reg_768_1023_18_18/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.337    top_inst/DMEM/mem_reg_768_1023_18_18/OA
    SLICE_X20Y62         MUXF7 (Prop_muxf7_I1_O)      0.214    17.551 r  top_inst/DMEM/mem_reg_768_1023_18_18/F7.A/O
                         net (fo=1, routed)           0.000    17.551    top_inst/DMEM/mem_reg_768_1023_18_18/O1
    SLICE_X20Y62         MUXF8 (Prop_muxf8_I1_O)      0.088    17.639 r  top_inst/DMEM/mem_reg_768_1023_18_18/F8/O
                         net (fo=1, routed)           0.939    18.579    top_inst/DMEM/mem_reg_768_1023_18_18_n_0
    SLICE_X25Y62         LUT6 (Prop_lut6_I2_O)        0.319    18.898 r  top_inst/DMEM/register_File[31][18]_i_2/O
                         net (fo=1, routed)           1.032    19.929    top_inst/controller/wire_data_R[18]
    SLICE_X28Y62         LUT5 (Prop_lut5_I4_O)        0.124    20.053 r  top_inst/controller/register_File[31][18]_i_1/O
                         net (fo=11, routed)          1.532    21.585    top_inst/regFile/D[18]
    SLICE_X21Y64         FDRE                                         r  top_inst/regFile/register_File_reg[4][18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/pc/pc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top_inst/regFile/register_File_reg[0][18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.574ns  (logic 2.847ns (13.199%)  route 18.726ns (86.801%))
  Logic Levels:           11  (CARRY4=1 FDCE=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE                         0.000     0.000 r  top_inst/pc/pc_reg_reg[4]/C
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  top_inst/pc/pc_reg_reg[4]/Q
                         net (fo=79, routed)          2.488     2.966    top_inst/pc/Q[4]
    SLICE_X33Y65         LUT5 (Prop_lut5_I1_O)        0.321     3.287 r  top_inst/pc/mem_reg_0_255_3_3_i_5/O
                         net (fo=67, routed)          4.420     7.706    top_inst/regFile/mem_reg_0_255_31_31_i_1_1
    SLICE_X24Y53         LUT6 (Prop_lut6_I4_O)        0.326     8.032 r  top_inst/regFile/mem_reg_0_255_3_3_i_2/O
                         net (fo=1, routed)           0.856     8.888    top_inst/pc/mem_reg_0_255_3_3
    SLICE_X27Y53         LUT6 (Prop_lut6_I0_O)        0.124     9.012 r  top_inst/pc/mem_reg_0_255_3_3_i_1/O
                         net (fo=18, routed)          1.218    10.231    top_inst/pc/pc_reg_reg[3]_1[0]
    SLICE_X35Y56         LUT4 (Prop_lut4_I1_O)        0.124    10.355 r  top_inst/pc/register_File[31][3]_i_8/O
                         net (fo=1, routed)           0.000    10.355    top_inst/pc/register_File[31][3]_i_8_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.603 r  top_inst/pc/register_File_reg[31][3]_i_2/O[3]
                         net (fo=514, routed)         6.253    16.856    top_inst/DMEM/mem_reg_768_1023_18_18/A3
    SLICE_X20Y62         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.481    17.337 r  top_inst/DMEM/mem_reg_768_1023_18_18/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.337    top_inst/DMEM/mem_reg_768_1023_18_18/OA
    SLICE_X20Y62         MUXF7 (Prop_muxf7_I1_O)      0.214    17.551 r  top_inst/DMEM/mem_reg_768_1023_18_18/F7.A/O
                         net (fo=1, routed)           0.000    17.551    top_inst/DMEM/mem_reg_768_1023_18_18/O1
    SLICE_X20Y62         MUXF8 (Prop_muxf8_I1_O)      0.088    17.639 r  top_inst/DMEM/mem_reg_768_1023_18_18/F8/O
                         net (fo=1, routed)           0.939    18.579    top_inst/DMEM/mem_reg_768_1023_18_18_n_0
    SLICE_X25Y62         LUT6 (Prop_lut6_I2_O)        0.319    18.898 r  top_inst/DMEM/register_File[31][18]_i_2/O
                         net (fo=1, routed)           1.032    19.929    top_inst/controller/wire_data_R[18]
    SLICE_X28Y62         LUT5 (Prop_lut5_I4_O)        0.124    20.053 r  top_inst/controller/register_File[31][18]_i_1/O
                         net (fo=11, routed)          1.521    21.574    top_inst/regFile/D[18]
    SLICE_X20Y63         FDRE                                         r  top_inst/regFile/register_File_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/pc/pc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top_inst/regFile/register_File_reg[5][18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.560ns  (logic 2.847ns (13.207%)  route 18.712ns (86.793%))
  Logic Levels:           11  (CARRY4=1 FDCE=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE                         0.000     0.000 r  top_inst/pc/pc_reg_reg[4]/C
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  top_inst/pc/pc_reg_reg[4]/Q
                         net (fo=79, routed)          2.488     2.966    top_inst/pc/Q[4]
    SLICE_X33Y65         LUT5 (Prop_lut5_I1_O)        0.321     3.287 r  top_inst/pc/mem_reg_0_255_3_3_i_5/O
                         net (fo=67, routed)          4.420     7.706    top_inst/regFile/mem_reg_0_255_31_31_i_1_1
    SLICE_X24Y53         LUT6 (Prop_lut6_I4_O)        0.326     8.032 r  top_inst/regFile/mem_reg_0_255_3_3_i_2/O
                         net (fo=1, routed)           0.856     8.888    top_inst/pc/mem_reg_0_255_3_3
    SLICE_X27Y53         LUT6 (Prop_lut6_I0_O)        0.124     9.012 r  top_inst/pc/mem_reg_0_255_3_3_i_1/O
                         net (fo=18, routed)          1.218    10.231    top_inst/pc/pc_reg_reg[3]_1[0]
    SLICE_X35Y56         LUT4 (Prop_lut4_I1_O)        0.124    10.355 r  top_inst/pc/register_File[31][3]_i_8/O
                         net (fo=1, routed)           0.000    10.355    top_inst/pc/register_File[31][3]_i_8_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.603 r  top_inst/pc/register_File_reg[31][3]_i_2/O[3]
                         net (fo=514, routed)         6.253    16.856    top_inst/DMEM/mem_reg_768_1023_18_18/A3
    SLICE_X20Y62         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.481    17.337 r  top_inst/DMEM/mem_reg_768_1023_18_18/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.337    top_inst/DMEM/mem_reg_768_1023_18_18/OA
    SLICE_X20Y62         MUXF7 (Prop_muxf7_I1_O)      0.214    17.551 r  top_inst/DMEM/mem_reg_768_1023_18_18/F7.A/O
                         net (fo=1, routed)           0.000    17.551    top_inst/DMEM/mem_reg_768_1023_18_18/O1
    SLICE_X20Y62         MUXF8 (Prop_muxf8_I1_O)      0.088    17.639 r  top_inst/DMEM/mem_reg_768_1023_18_18/F8/O
                         net (fo=1, routed)           0.939    18.579    top_inst/DMEM/mem_reg_768_1023_18_18_n_0
    SLICE_X25Y62         LUT6 (Prop_lut6_I2_O)        0.319    18.898 r  top_inst/DMEM/register_File[31][18]_i_2/O
                         net (fo=1, routed)           1.032    19.929    top_inst/controller/wire_data_R[18]
    SLICE_X28Y62         LUT5 (Prop_lut5_I4_O)        0.124    20.053 r  top_inst/controller/register_File[31][18]_i_1/O
                         net (fo=11, routed)          1.507    21.560    top_inst/regFile/D[18]
    SLICE_X19Y64         FDRE                                         r  top_inst/regFile/register_File_reg[5][18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/pc/pc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top_inst/regFile/register_File_reg[4][15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.547ns  (logic 9.373ns (43.500%)  route 12.174ns (56.500%))
  Logic Levels:           13  (CARRY4=1 FDCE=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE                         0.000     0.000 r  top_inst/pc/pc_reg_reg[1]/C
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  top_inst/pc/pc_reg_reg[1]/Q
                         net (fo=45, routed)          2.176     2.694    top_inst/pc/Q[1]
    SLICE_X29Y61         LUT5 (Prop_lut5_I3_O)        0.150     2.844 r  top_inst/pc/register_File[31][15]_i_21/O
                         net (fo=167, routed)         2.672     5.516    top_inst/regFile/BrEq0_carry_i_62_1
    SLICE_X31Y52         LUT6 (Prop_lut6_I4_O)        0.326     5.842 r  top_inst/regFile/BrEq0_carry_i_92/O
                         net (fo=1, routed)           0.000     5.842    top_inst/regFile/BrEq0_carry_i_92_n_0
    SLICE_X31Y52         MUXF7 (Prop_muxf7_I1_O)      0.217     6.059 r  top_inst/regFile/BrEq0_carry_i_62/O
                         net (fo=2, routed)           1.101     7.159    top_inst/pc/register_File[31][3]_i_7_0
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.327     7.486 r  top_inst/pc/register_File[31][3]_i_19/O
                         net (fo=1, routed)           0.266     7.752    top_inst/pc/register_File[31][3]_i_19_n_0
    SLICE_X31Y54         LUT6 (Prop_lut6_I5_O)        0.332     8.084 r  top_inst/pc/register_File[31][3]_i_7/O
                         net (fo=2, routed)           0.952     9.036    top_inst/controller/wire_A_mux_out_A[0]
    SLICE_X35Y56         LUT6 (Prop_lut6_I5_O)        0.124     9.160 r  top_inst/controller/register_File[31][3]_i_11/O
                         net (fo=1, routed)           0.000     9.160    top_inst/pc/register_File_reg[31][3][0]
    SLICE_X35Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.407 r  top_inst/pc/register_File_reg[31][3]_i_2/O[0]
                         net (fo=514, routed)         1.453    10.860    top_inst/DMEM/mem_reg_256_511_15_15/A0
    SLICE_X42Y58         RAMS64E (Prop_rams64e_ADR0_O)
                                                      6.387    17.247 r  top_inst/DMEM/mem_reg_256_511_15_15/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.247    top_inst/DMEM/mem_reg_256_511_15_15/OA
    SLICE_X42Y58         MUXF7 (Prop_muxf7_I1_O)      0.214    17.461 r  top_inst/DMEM/mem_reg_256_511_15_15/F7.A/O
                         net (fo=1, routed)           0.000    17.461    top_inst/DMEM/mem_reg_256_511_15_15/O1
    SLICE_X42Y58         MUXF8 (Prop_muxf8_I1_O)      0.088    17.549 r  top_inst/DMEM/mem_reg_256_511_15_15/F8/O
                         net (fo=1, routed)           0.794    18.343    top_inst/DMEM/mem_reg_256_511_15_15_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I4_O)        0.319    18.662 r  top_inst/DMEM/register_File[31][15]_i_3/O
                         net (fo=1, routed)           1.029    19.691    top_inst/controller/wire_data_R[15]
    SLICE_X33Y59         LUT5 (Prop_lut5_I2_O)        0.124    19.815 r  top_inst/controller/register_File[31][15]_i_1/O
                         net (fo=11, routed)          1.732    21.547    top_inst/regFile/D[15]
    SLICE_X21Y59         FDRE                                         r  top_inst/regFile/register_File_reg[4][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/pc/pc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top_inst/regFile/register_File_reg[5][15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.397ns  (logic 9.373ns (43.804%)  route 12.024ns (56.196%))
  Logic Levels:           13  (CARRY4=1 FDCE=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE                         0.000     0.000 r  top_inst/pc/pc_reg_reg[1]/C
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  top_inst/pc/pc_reg_reg[1]/Q
                         net (fo=45, routed)          2.176     2.694    top_inst/pc/Q[1]
    SLICE_X29Y61         LUT5 (Prop_lut5_I3_O)        0.150     2.844 r  top_inst/pc/register_File[31][15]_i_21/O
                         net (fo=167, routed)         2.672     5.516    top_inst/regFile/BrEq0_carry_i_62_1
    SLICE_X31Y52         LUT6 (Prop_lut6_I4_O)        0.326     5.842 r  top_inst/regFile/BrEq0_carry_i_92/O
                         net (fo=1, routed)           0.000     5.842    top_inst/regFile/BrEq0_carry_i_92_n_0
    SLICE_X31Y52         MUXF7 (Prop_muxf7_I1_O)      0.217     6.059 r  top_inst/regFile/BrEq0_carry_i_62/O
                         net (fo=2, routed)           1.101     7.159    top_inst/pc/register_File[31][3]_i_7_0
    SLICE_X31Y54         LUT3 (Prop_lut3_I1_O)        0.327     7.486 r  top_inst/pc/register_File[31][3]_i_19/O
                         net (fo=1, routed)           0.266     7.752    top_inst/pc/register_File[31][3]_i_19_n_0
    SLICE_X31Y54         LUT6 (Prop_lut6_I5_O)        0.332     8.084 r  top_inst/pc/register_File[31][3]_i_7/O
                         net (fo=2, routed)           0.952     9.036    top_inst/controller/wire_A_mux_out_A[0]
    SLICE_X35Y56         LUT6 (Prop_lut6_I5_O)        0.124     9.160 r  top_inst/controller/register_File[31][3]_i_11/O
                         net (fo=1, routed)           0.000     9.160    top_inst/pc/register_File_reg[31][3][0]
    SLICE_X35Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.407 r  top_inst/pc/register_File_reg[31][3]_i_2/O[0]
                         net (fo=514, routed)         1.453    10.860    top_inst/DMEM/mem_reg_256_511_15_15/A0
    SLICE_X42Y58         RAMS64E (Prop_rams64e_ADR0_O)
                                                      6.387    17.247 r  top_inst/DMEM/mem_reg_256_511_15_15/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.247    top_inst/DMEM/mem_reg_256_511_15_15/OA
    SLICE_X42Y58         MUXF7 (Prop_muxf7_I1_O)      0.214    17.461 r  top_inst/DMEM/mem_reg_256_511_15_15/F7.A/O
                         net (fo=1, routed)           0.000    17.461    top_inst/DMEM/mem_reg_256_511_15_15/O1
    SLICE_X42Y58         MUXF8 (Prop_muxf8_I1_O)      0.088    17.549 r  top_inst/DMEM/mem_reg_256_511_15_15/F8/O
                         net (fo=1, routed)           0.794    18.343    top_inst/DMEM/mem_reg_256_511_15_15_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I4_O)        0.319    18.662 r  top_inst/DMEM/register_File[31][15]_i_3/O
                         net (fo=1, routed)           1.029    19.691    top_inst/controller/wire_data_R[15]
    SLICE_X33Y59         LUT5 (Prop_lut5_I2_O)        0.124    19.815 r  top_inst/controller/register_File[31][15]_i_1/O
                         net (fo=11, routed)          1.582    21.397    top_inst/regFile/D[15]
    SLICE_X21Y60         FDRE                                         r  top_inst/regFile/register_File_reg[5][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/pc/pc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top_inst/regFile/register_File_reg[2][18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.396ns  (logic 2.847ns (13.308%)  route 18.549ns (86.692%))
  Logic Levels:           11  (CARRY4=1 FDCE=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDCE                         0.000     0.000 r  top_inst/pc/pc_reg_reg[4]/C
    SLICE_X32Y57         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  top_inst/pc/pc_reg_reg[4]/Q
                         net (fo=79, routed)          2.488     2.966    top_inst/pc/Q[4]
    SLICE_X33Y65         LUT5 (Prop_lut5_I1_O)        0.321     3.287 r  top_inst/pc/mem_reg_0_255_3_3_i_5/O
                         net (fo=67, routed)          4.420     7.706    top_inst/regFile/mem_reg_0_255_31_31_i_1_1
    SLICE_X24Y53         LUT6 (Prop_lut6_I4_O)        0.326     8.032 r  top_inst/regFile/mem_reg_0_255_3_3_i_2/O
                         net (fo=1, routed)           0.856     8.888    top_inst/pc/mem_reg_0_255_3_3
    SLICE_X27Y53         LUT6 (Prop_lut6_I0_O)        0.124     9.012 r  top_inst/pc/mem_reg_0_255_3_3_i_1/O
                         net (fo=18, routed)          1.218    10.231    top_inst/pc/pc_reg_reg[3]_1[0]
    SLICE_X35Y56         LUT4 (Prop_lut4_I1_O)        0.124    10.355 r  top_inst/pc/register_File[31][3]_i_8/O
                         net (fo=1, routed)           0.000    10.355    top_inst/pc/register_File[31][3]_i_8_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.603 r  top_inst/pc/register_File_reg[31][3]_i_2/O[3]
                         net (fo=514, routed)         6.253    16.856    top_inst/DMEM/mem_reg_768_1023_18_18/A3
    SLICE_X20Y62         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.481    17.337 r  top_inst/DMEM/mem_reg_768_1023_18_18/RAMS64E_A/O
                         net (fo=1, routed)           0.000    17.337    top_inst/DMEM/mem_reg_768_1023_18_18/OA
    SLICE_X20Y62         MUXF7 (Prop_muxf7_I1_O)      0.214    17.551 r  top_inst/DMEM/mem_reg_768_1023_18_18/F7.A/O
                         net (fo=1, routed)           0.000    17.551    top_inst/DMEM/mem_reg_768_1023_18_18/O1
    SLICE_X20Y62         MUXF8 (Prop_muxf8_I1_O)      0.088    17.639 r  top_inst/DMEM/mem_reg_768_1023_18_18/F8/O
                         net (fo=1, routed)           0.939    18.579    top_inst/DMEM/mem_reg_768_1023_18_18_n_0
    SLICE_X25Y62         LUT6 (Prop_lut6_I2_O)        0.319    18.898 r  top_inst/DMEM/register_File[31][18]_i_2/O
                         net (fo=1, routed)           1.032    19.929    top_inst/controller/wire_data_R[18]
    SLICE_X28Y62         LUT5 (Prop_lut5_I4_O)        0.124    20.053 r  top_inst/controller/register_File[31][18]_i_1/O
                         net (fo=11, routed)          1.343    21.396    top_inst/regFile/D[18]
    SLICE_X20Y64         FDRE                                         r  top_inst/regFile/register_File_reg[2][18]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_inst/pc/pc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top_inst/pc/pc_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDCE                         0.000     0.000 r  top_inst/pc/pc_reg_reg[0]/C
    SLICE_X32Y64         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  top_inst/pc/pc_reg_reg[0]/Q
                         net (fo=36, routed)          0.175     0.339    top_inst/controller/register_File_reg[31][31]_i_3[0]
    SLICE_X32Y64         LUT3 (Prop_lut3_I2_O)        0.045     0.384 r  top_inst/controller/pc_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.384    top_inst/pc/D[0]
    SLICE_X32Y64         FDCE                                         r  top_inst/pc/pc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/regFile/register_File_reg[2][25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_inst/DMEM/mem_reg_256_511_25_25/RAMS64E_A/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.257ns (56.217%)  route 0.200ns (43.783%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE                         0.000     0.000 r  top_inst/regFile/register_File_reg[2][25]/C
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_inst/regFile/register_File_reg[2][25]/Q
                         net (fo=2, routed)           0.071     0.212    top_inst/regFile/register_File_reg[2]_8[25]
    SLICE_X40Y67         LUT6 (Prop_lut6_I1_O)        0.045     0.257 r  top_inst/regFile/mem_reg_0_255_25_25_i_2/O
                         net (fo=1, routed)           0.000     0.257    top_inst/regFile/mem_reg_0_255_25_25_i_2_n_0
    SLICE_X40Y67         MUXF7 (Prop_muxf7_I0_O)      0.071     0.328 r  top_inst/regFile/mem_reg_0_255_25_25_i_1/O
                         net (fo=18, routed)          0.130     0.457    top_inst/DMEM/mem_reg_256_511_25_25/D
    SLICE_X38Y67         RAMS64E                                      r  top_inst/DMEM/mem_reg_256_511_25_25/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/regFile/register_File_reg[2][25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_inst/DMEM/mem_reg_256_511_25_25/RAMS64E_B/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.257ns (56.217%)  route 0.200ns (43.783%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE                         0.000     0.000 r  top_inst/regFile/register_File_reg[2][25]/C
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_inst/regFile/register_File_reg[2][25]/Q
                         net (fo=2, routed)           0.071     0.212    top_inst/regFile/register_File_reg[2]_8[25]
    SLICE_X40Y67         LUT6 (Prop_lut6_I1_O)        0.045     0.257 r  top_inst/regFile/mem_reg_0_255_25_25_i_2/O
                         net (fo=1, routed)           0.000     0.257    top_inst/regFile/mem_reg_0_255_25_25_i_2_n_0
    SLICE_X40Y67         MUXF7 (Prop_muxf7_I0_O)      0.071     0.328 r  top_inst/regFile/mem_reg_0_255_25_25_i_1/O
                         net (fo=18, routed)          0.130     0.457    top_inst/DMEM/mem_reg_256_511_25_25/D
    SLICE_X38Y67         RAMS64E                                      r  top_inst/DMEM/mem_reg_256_511_25_25/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/regFile/register_File_reg[2][25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_inst/DMEM/mem_reg_256_511_25_25/RAMS64E_C/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.257ns (56.217%)  route 0.200ns (43.783%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE                         0.000     0.000 r  top_inst/regFile/register_File_reg[2][25]/C
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_inst/regFile/register_File_reg[2][25]/Q
                         net (fo=2, routed)           0.071     0.212    top_inst/regFile/register_File_reg[2]_8[25]
    SLICE_X40Y67         LUT6 (Prop_lut6_I1_O)        0.045     0.257 r  top_inst/regFile/mem_reg_0_255_25_25_i_2/O
                         net (fo=1, routed)           0.000     0.257    top_inst/regFile/mem_reg_0_255_25_25_i_2_n_0
    SLICE_X40Y67         MUXF7 (Prop_muxf7_I0_O)      0.071     0.328 r  top_inst/regFile/mem_reg_0_255_25_25_i_1/O
                         net (fo=18, routed)          0.130     0.457    top_inst/DMEM/mem_reg_256_511_25_25/D
    SLICE_X38Y67         RAMS64E                                      r  top_inst/DMEM/mem_reg_256_511_25_25/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/regFile/register_File_reg[2][25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_inst/DMEM/mem_reg_256_511_25_25/RAMS64E_D/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.257ns (56.217%)  route 0.200ns (43.783%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDRE                         0.000     0.000 r  top_inst/regFile/register_File_reg[2][25]/C
    SLICE_X41Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_inst/regFile/register_File_reg[2][25]/Q
                         net (fo=2, routed)           0.071     0.212    top_inst/regFile/register_File_reg[2]_8[25]
    SLICE_X40Y67         LUT6 (Prop_lut6_I1_O)        0.045     0.257 r  top_inst/regFile/mem_reg_0_255_25_25_i_2/O
                         net (fo=1, routed)           0.000     0.257    top_inst/regFile/mem_reg_0_255_25_25_i_2_n_0
    SLICE_X40Y67         MUXF7 (Prop_muxf7_I0_O)      0.071     0.328 r  top_inst/regFile/mem_reg_0_255_25_25_i_1/O
                         net (fo=18, routed)          0.130     0.457    top_inst/DMEM/mem_reg_256_511_25_25/D
    SLICE_X38Y67         RAMS64E                                      r  top_inst/DMEM/mem_reg_256_511_25_25/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/regFile/register_File_reg[2][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_inst/DMEM/mem_reg_256_511_5_5/RAMS64E_A/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.462ns  (logic 0.257ns (55.668%)  route 0.205ns (44.332%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE                         0.000     0.000 r  top_inst/regFile/register_File_reg[2][5]/C
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_inst/regFile/register_File_reg[2][5]/Q
                         net (fo=2, routed)           0.071     0.212    top_inst/regFile/register_File_reg[2]_8[5]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.045     0.257 r  top_inst/regFile/mem_reg_0_255_5_5_i_2/O
                         net (fo=1, routed)           0.000     0.257    top_inst/regFile/mem_reg_0_255_5_5_i_2_n_0
    SLICE_X40Y52         MUXF7 (Prop_muxf7_I0_O)      0.071     0.328 r  top_inst/regFile/mem_reg_0_255_5_5_i_1/O
                         net (fo=18, routed)          0.134     0.462    top_inst/DMEM/mem_reg_256_511_5_5/D
    SLICE_X42Y51         RAMS64E                                      r  top_inst/DMEM/mem_reg_256_511_5_5/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/regFile/register_File_reg[2][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_inst/DMEM/mem_reg_256_511_5_5/RAMS64E_B/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.462ns  (logic 0.257ns (55.668%)  route 0.205ns (44.332%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE                         0.000     0.000 r  top_inst/regFile/register_File_reg[2][5]/C
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_inst/regFile/register_File_reg[2][5]/Q
                         net (fo=2, routed)           0.071     0.212    top_inst/regFile/register_File_reg[2]_8[5]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.045     0.257 r  top_inst/regFile/mem_reg_0_255_5_5_i_2/O
                         net (fo=1, routed)           0.000     0.257    top_inst/regFile/mem_reg_0_255_5_5_i_2_n_0
    SLICE_X40Y52         MUXF7 (Prop_muxf7_I0_O)      0.071     0.328 r  top_inst/regFile/mem_reg_0_255_5_5_i_1/O
                         net (fo=18, routed)          0.134     0.462    top_inst/DMEM/mem_reg_256_511_5_5/D
    SLICE_X42Y51         RAMS64E                                      r  top_inst/DMEM/mem_reg_256_511_5_5/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/regFile/register_File_reg[2][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_inst/DMEM/mem_reg_256_511_5_5/RAMS64E_C/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.462ns  (logic 0.257ns (55.668%)  route 0.205ns (44.332%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE                         0.000     0.000 r  top_inst/regFile/register_File_reg[2][5]/C
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_inst/regFile/register_File_reg[2][5]/Q
                         net (fo=2, routed)           0.071     0.212    top_inst/regFile/register_File_reg[2]_8[5]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.045     0.257 r  top_inst/regFile/mem_reg_0_255_5_5_i_2/O
                         net (fo=1, routed)           0.000     0.257    top_inst/regFile/mem_reg_0_255_5_5_i_2_n_0
    SLICE_X40Y52         MUXF7 (Prop_muxf7_I0_O)      0.071     0.328 r  top_inst/regFile/mem_reg_0_255_5_5_i_1/O
                         net (fo=18, routed)          0.134     0.462    top_inst/DMEM/mem_reg_256_511_5_5/D
    SLICE_X42Y51         RAMS64E                                      r  top_inst/DMEM/mem_reg_256_511_5_5/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/regFile/register_File_reg[2][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_inst/DMEM/mem_reg_256_511_5_5/RAMS64E_D/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.462ns  (logic 0.257ns (55.668%)  route 0.205ns (44.332%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE                         0.000     0.000 r  top_inst/regFile/register_File_reg[2][5]/C
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_inst/regFile/register_File_reg[2][5]/Q
                         net (fo=2, routed)           0.071     0.212    top_inst/regFile/register_File_reg[2]_8[5]
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.045     0.257 r  top_inst/regFile/mem_reg_0_255_5_5_i_2/O
                         net (fo=1, routed)           0.000     0.257    top_inst/regFile/mem_reg_0_255_5_5_i_2_n_0
    SLICE_X40Y52         MUXF7 (Prop_muxf7_I0_O)      0.071     0.328 r  top_inst/regFile/mem_reg_0_255_5_5_i_1/O
                         net (fo=18, routed)          0.134     0.462    top_inst/DMEM/mem_reg_256_511_5_5/D
    SLICE_X42Y51         RAMS64E                                      r  top_inst/DMEM/mem_reg_256_511_5_5/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top_inst/regFile/register_File_reg[1][26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            top_inst/DMEM/mem_reg_0_255_26_26/RAMS64E_A/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.257ns (49.995%)  route 0.257ns (50.005%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y67         FDRE                         0.000     0.000 r  top_inst/regFile/register_File_reg[1][26]/C
    SLICE_X27Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  top_inst/regFile/register_File_reg[1][26]/Q
                         net (fo=2, routed)           0.071     0.212    top_inst/regFile/register_File_reg[1]_9[26]
    SLICE_X26Y67         LUT6 (Prop_lut6_I3_O)        0.045     0.257 r  top_inst/regFile/mem_reg_0_255_26_26_i_2/O
                         net (fo=1, routed)           0.000     0.257    top_inst/regFile/mem_reg_0_255_26_26_i_2_n_0
    SLICE_X26Y67         MUXF7 (Prop_muxf7_I0_O)      0.071     0.328 r  top_inst/regFile/mem_reg_0_255_26_26_i_1/O
                         net (fo=18, routed)          0.186     0.514    top_inst/DMEM/mem_reg_0_255_26_26/D
    SLICE_X30Y67         RAMS64E                                      r  top_inst/DMEM/mem_reg_0_255_26_26/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------





