// Mem file initialization records.
//
// SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
// Vivado v2023.1 (64-bit)
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// Created on Friday January 17, 2025 - 05:19:07 pm, from:
//
//     Map file     - c:\Users\usuario_local\Downloads\Practica5\project_5\project_5.gen\sources_1\bd\design_5\design_5.bmm
//     Data file(s) - c:/Users/usuario_local/Downloads/Practica5/project_5/project_5.gen/sources_1/bd/design_5/ip/design_5_microblaze_0_0/data/mb_bootloop_le.elf
//
// Address space 'design_5_i_microblaze_0.design_5_i_microblaze_0_local_memory_lmb_bram_16K_3_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
